
Kapacitivno_mjerenje_vlage.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004450  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08004508  08004508  00005508  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800459c  0800459c  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800459c  0800459c  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800459c  0800459c  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800459c  0800459c  0000559c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080045a0  080045a0  000055a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080045a4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  2000000c  080045b0  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000010c  080045b0  0000610c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e557  00000000  00000000  00006034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002347  00000000  00000000  0001458b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f50  00000000  00000000  000168d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bd6  00000000  00000000  00017828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016204  00000000  00000000  000183fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010e82  00000000  00000000  0002e602  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091272  00000000  00000000  0003f484  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d06f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003774  00000000  00000000  000d073c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000d3eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080044f0 	.word	0x080044f0

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	080044f0 	.word	0x080044f0

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			@ (mov r8, r8)

08000218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021e:	f000 fc7b 	bl	8000b18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000222:	f000 f8a1 	bl	8000368 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000226:	f000 fa51 	bl	80006cc <MX_GPIO_Init>
  MX_ADC1_Init();
 800022a:	f000 f92b 	bl	8000484 <MX_ADC1_Init>
  MX_RTC_Init();
 800022e:	f000 f993 	bl	8000558 <MX_RTC_Init>
  MX_TIM3_Init();
 8000232:	f000 f9c9 	bl	80005c8 <MX_TIM3_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000236:	f000 f907 	bl	8000448 <MX_NVIC_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
    {

	  HAL_ResumeTick();  // Ponovno uključi SysTick
 800023a:	f000 fd25 	bl	8000c88 <HAL_ResumeTick>
	         HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_8);// Uključi izlaz takta na MCO (PA8)
 800023e:	23c0      	movs	r3, #192	@ 0xc0
 8000240:	059a      	lsls	r2, r3, #22
 8000242:	2380      	movs	r3, #128	@ 0x80
 8000244:	0459      	lsls	r1, r3, #17
 8000246:	2380      	movs	r3, #128	@ 0x80
 8000248:	005b      	lsls	r3, r3, #1
 800024a:	0018      	movs	r0, r3
 800024c:	f002 fbae 	bl	80029ac <HAL_RCC_MCOConfig>
	         HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000250:	4b40      	ldr	r3, [pc, #256]	@ (8000354 <main+0x13c>)
 8000252:	2104      	movs	r1, #4
 8000254:	0018      	movs	r0, r3
 8000256:	f003 f86b 	bl	8003330 <HAL_TIM_PWM_Start>
	         // Provjeri je li tipka (PB8) pritisnuta
	             if(HAL_GPIO_ReadPin(GPIOB, TEST_Pin) == GPIO_PIN_SET)
 800025a:	2380      	movs	r3, #128	@ 0x80
 800025c:	005b      	lsls	r3, r3, #1
 800025e:	4a3e      	ldr	r2, [pc, #248]	@ (8000358 <main+0x140>)
 8000260:	0019      	movs	r1, r3
 8000262:	0010      	movs	r0, r2
 8000264:	f001 fe9a 	bl	8001f9c <HAL_GPIO_ReadPin>
 8000268:	0003      	movs	r3, r0
 800026a:	2b01      	cmp	r3, #1
 800026c:	d164      	bne.n	8000338 <main+0x120>
	             {

	         uint32_t startTime = HAL_GetTick(); // Dohvati trenutno vrijeme (vrijeme početka)
 800026e:	f000 fccf 	bl	8000c10 <HAL_GetTick>
 8000272:	0003      	movs	r3, r0
 8000274:	607b      	str	r3, [r7, #4]

	         while (HAL_GetTick() - startTime < 150) // Radi ADC čitanje 150 ms
 8000276:	e030      	b.n	80002da <main+0xc2>
	         {
	             HAL_ADC_Start(&hadc1); // Pokreni ADC
 8000278:	4b38      	ldr	r3, [pc, #224]	@ (800035c <main+0x144>)
 800027a:	0018      	movs	r0, r3
 800027c:	f001 f824 	bl	80012c8 <HAL_ADC_Start>
	             HAL_ADC_PollForConversion(&hadc1, 20); // Pričekaj završetak konverzije (timeout 20 ms)
 8000280:	4b36      	ldr	r3, [pc, #216]	@ (800035c <main+0x144>)
 8000282:	2114      	movs	r1, #20
 8000284:	0018      	movs	r0, r3
 8000286:	f001 f8a9 	bl	80013dc <HAL_ADC_PollForConversion>
	             value = HAL_ADC_GetValue(&hadc1); // Dohvati izmjerenu vrijednost
 800028a:	4b34      	ldr	r3, [pc, #208]	@ (800035c <main+0x144>)
 800028c:	0018      	movs	r0, r3
 800028e:	f001 f939 	bl	8001504 <HAL_ADC_GetValue>
 8000292:	0003      	movs	r3, r0
 8000294:	b29a      	uxth	r2, r3
 8000296:	4b32      	ldr	r3, [pc, #200]	@ (8000360 <main+0x148>)
 8000298:	801a      	strh	r2, [r3, #0]

	             if (value <= 3500)
 800029a:	4b31      	ldr	r3, [pc, #196]	@ (8000360 <main+0x148>)
 800029c:	881b      	ldrh	r3, [r3, #0]
 800029e:	4a31      	ldr	r2, [pc, #196]	@ (8000364 <main+0x14c>)
 80002a0:	4293      	cmp	r3, r2
 80002a2:	d80b      	bhi.n	80002bc <main+0xa4>
	             {
	                 HAL_GPIO_WritePin(GPIOA, RED_Pin, GPIO_PIN_RESET);// Ugasi izlaz na preba crvenoj LED lampici
 80002a4:	23a0      	movs	r3, #160	@ 0xa0
 80002a6:	05db      	lsls	r3, r3, #23
 80002a8:	2200      	movs	r2, #0
 80002aa:	2104      	movs	r1, #4
 80002ac:	0018      	movs	r0, r3
 80002ae:	f001 fe92 	bl	8001fd6 <HAL_GPIO_WritePin>

	                 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);// PWM isključi (vrijednost usporedbe = 0)
 80002b2:	4b28      	ldr	r3, [pc, #160]	@ (8000354 <main+0x13c>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	2200      	movs	r2, #0
 80002b8:	639a      	str	r2, [r3, #56]	@ 0x38
 80002ba:	e00b      	b.n	80002d4 <main+0xbc>
	             }
	             else
	             {
	                 HAL_GPIO_WritePin(GPIOA, RED_Pin, GPIO_PIN_SET);// Uključi izlaz na za crvenu LED lampicu
 80002bc:	23a0      	movs	r3, #160	@ 0xa0
 80002be:	05db      	lsls	r3, r3, #23
 80002c0:	2201      	movs	r2, #1
 80002c2:	2104      	movs	r1, #4
 80002c4:	0018      	movs	r0, r3
 80002c6:	f001 fe86 	bl	8001fd6 <HAL_GPIO_WritePin>
	                 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1000);// PWM uključi s usporednom vrijednosti 1000 (≈50% DT)
 80002ca:	4b22      	ldr	r3, [pc, #136]	@ (8000354 <main+0x13c>)
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	22fa      	movs	r2, #250	@ 0xfa
 80002d0:	0092      	lsls	r2, r2, #2
 80002d2:	639a      	str	r2, [r3, #56]	@ 0x38
	             }

	             HAL_Delay(10); // Kratka pauza (100 ms) između uzorkovanja
 80002d4:	200a      	movs	r0, #10
 80002d6:	f000 fca5 	bl	8000c24 <HAL_Delay>
	         while (HAL_GetTick() - startTime < 150) // Radi ADC čitanje 150 ms
 80002da:	f000 fc99 	bl	8000c10 <HAL_GetTick>
 80002de:	0002      	movs	r2, r0
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	1ad3      	subs	r3, r2, r3
 80002e4:	2b95      	cmp	r3, #149	@ 0x95
 80002e6:	d9c7      	bls.n	8000278 <main+0x60>
	         }

	         HAL_GPIO_WritePin(GPIOA, RED_Pin, GPIO_PIN_RESET);
 80002e8:	23a0      	movs	r3, #160	@ 0xa0
 80002ea:	05db      	lsls	r3, r3, #23
 80002ec:	2200      	movs	r2, #0
 80002ee:	2104      	movs	r1, #4
 80002f0:	0018      	movs	r0, r3
 80002f2:	f001 fe70 	bl	8001fd6 <HAL_GPIO_WritePin>
	         // Nakon petlje ugasi crvenu LED-icu
	         HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_NOCLOCK, RCC_MCODIV_8);
 80002f6:	23c0      	movs	r3, #192	@ 0xc0
 80002f8:	059a      	lsls	r2, r3, #22
 80002fa:	2380      	movs	r3, #128	@ 0x80
 80002fc:	005b      	lsls	r3, r3, #1
 80002fe:	2100      	movs	r1, #0
 8000300:	0018      	movs	r0, r3
 8000302:	f002 fb53 	bl	80029ac <HAL_RCC_MCOConfig>
	         // Isključi MCO izlaz
	         HAL_ADC_Stop(&hadc1);
 8000306:	4b15      	ldr	r3, [pc, #84]	@ (800035c <main+0x144>)
 8000308:	0018      	movs	r0, r3
 800030a:	f001 f82b 	bl	8001364 <HAL_ADC_Stop>

	         HAL_Delay(100); // Kratka pauza radi stabilnosti
 800030e:	2064      	movs	r0, #100	@ 0x64
 8000310:	f000 fc88 	bl	8000c24 <HAL_Delay>
	         HAL_SuspendTick();
 8000314:	f000 fcaa 	bl	8000c6c <HAL_SuspendTick>
	          // Zaustavi SysTick timer (radi uštede energije)
	         __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0); // PWM OFF
 8000318:	4b0e      	ldr	r3, [pc, #56]	@ (8000354 <main+0x13c>)
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	2200      	movs	r2, #0
 800031e:	639a      	str	r2, [r3, #56]	@ 0x38
	         HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 8000320:	4b0c      	ldr	r3, [pc, #48]	@ (8000354 <main+0x13c>)
 8000322:	2104      	movs	r1, #4
 8000324:	0018      	movs	r0, r3
 8000326:	f003 f8db 	bl	80034e0 <HAL_TIM_PWM_Stop>
	         HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_SLEEPENTRY_WFI); // Uđi u STOP način rada i čekaj prekid
 800032a:	2380      	movs	r3, #128	@ 0x80
 800032c:	01db      	lsls	r3, r3, #7
 800032e:	2101      	movs	r1, #1
 8000330:	0018      	movs	r0, r3
 8000332:	f001 feab 	bl	800208c <HAL_PWR_EnterSTOPMode>
 8000336:	e780      	b.n	800023a <main+0x22>
	         } else //ako je tipkalo pritisnuto izvedi provjeru zujalice i LED-ice
	          {
	           HAL_GPIO_WritePin(GPIOA, RED_Pin, GPIO_PIN_SET);
 8000338:	23a0      	movs	r3, #160	@ 0xa0
 800033a:	05db      	lsls	r3, r3, #23
 800033c:	2201      	movs	r2, #1
 800033e:	2104      	movs	r1, #4
 8000340:	0018      	movs	r0, r3
 8000342:	f001 fe48 	bl	8001fd6 <HAL_GPIO_WritePin>
	            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1000);
 8000346:	4b03      	ldr	r3, [pc, #12]	@ (8000354 <main+0x13c>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	22fa      	movs	r2, #250	@ 0xfa
 800034c:	0092      	lsls	r2, r2, #2
 800034e:	639a      	str	r2, [r3, #56]	@ 0x38
	  HAL_ResumeTick();  // Ponovno uključi SysTick
 8000350:	e773      	b.n	800023a <main+0x22>
 8000352:	46c0      	nop			@ (mov r8, r8)
 8000354:	200000bc 	.word	0x200000bc
 8000358:	50000400 	.word	0x50000400
 800035c:	2000002c 	.word	0x2000002c
 8000360:	20000028 	.word	0x20000028
 8000364:	00000dac 	.word	0x00000dac

08000368 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000368:	b590      	push	{r4, r7, lr}
 800036a:	b093      	sub	sp, #76	@ 0x4c
 800036c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800036e:	2414      	movs	r4, #20
 8000370:	193b      	adds	r3, r7, r4
 8000372:	0018      	movs	r0, r3
 8000374:	2334      	movs	r3, #52	@ 0x34
 8000376:	001a      	movs	r2, r3
 8000378:	2100      	movs	r1, #0
 800037a:	f004 f88d 	bl	8004498 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800037e:	1d3b      	adds	r3, r7, #4
 8000380:	0018      	movs	r0, r3
 8000382:	2310      	movs	r3, #16
 8000384:	001a      	movs	r2, r3
 8000386:	2100      	movs	r1, #0
 8000388:	f004 f886 	bl	8004498 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800038c:	2380      	movs	r3, #128	@ 0x80
 800038e:	009b      	lsls	r3, r3, #2
 8000390:	0018      	movs	r0, r3
 8000392:	f001 feb3 	bl	80020fc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000396:	193b      	adds	r3, r7, r4
 8000398:	220a      	movs	r2, #10
 800039a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800039c:	193b      	adds	r3, r7, r4
 800039e:	2280      	movs	r2, #128	@ 0x80
 80003a0:	0052      	lsls	r2, r2, #1
 80003a2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV4;
 80003a4:	193b      	adds	r3, r7, r4
 80003a6:	2280      	movs	r2, #128	@ 0x80
 80003a8:	0152      	lsls	r2, r2, #5
 80003aa:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003ac:	0021      	movs	r1, r4
 80003ae:	187b      	adds	r3, r7, r1
 80003b0:	2240      	movs	r2, #64	@ 0x40
 80003b2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80003b4:	187b      	adds	r3, r7, r1
 80003b6:	2201      	movs	r2, #1
 80003b8:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003ba:	187b      	adds	r3, r7, r1
 80003bc:	2202      	movs	r2, #2
 80003be:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80003c0:	187b      	adds	r3, r7, r1
 80003c2:	2202      	movs	r2, #2
 80003c4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80003c6:	187b      	adds	r3, r7, r1
 80003c8:	2200      	movs	r2, #0
 80003ca:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80003cc:	187b      	adds	r3, r7, r1
 80003ce:	2208      	movs	r2, #8
 80003d0:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80003d2:	187b      	adds	r3, r7, r1
 80003d4:	2280      	movs	r2, #128	@ 0x80
 80003d6:	0292      	lsls	r2, r2, #10
 80003d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80003da:	187b      	adds	r3, r7, r1
 80003dc:	2280      	movs	r2, #128	@ 0x80
 80003de:	0592      	lsls	r2, r2, #22
 80003e0:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003e2:	187b      	adds	r3, r7, r1
 80003e4:	0018      	movs	r0, r3
 80003e6:	f001 fec9 	bl	800217c <HAL_RCC_OscConfig>
 80003ea:	1e03      	subs	r3, r0, #0
 80003ec:	d001      	beq.n	80003f2 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80003ee:	f000 fa21 	bl	8000834 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003f2:	1d3b      	adds	r3, r7, #4
 80003f4:	2207      	movs	r2, #7
 80003f6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003f8:	1d3b      	adds	r3, r7, #4
 80003fa:	2200      	movs	r2, #0
 80003fc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003fe:	1d3b      	adds	r3, r7, #4
 8000400:	2200      	movs	r2, #0
 8000402:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000404:	1d3b      	adds	r3, r7, #4
 8000406:	2200      	movs	r2, #0
 8000408:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800040a:	1d3b      	adds	r3, r7, #4
 800040c:	2100      	movs	r1, #0
 800040e:	0018      	movs	r0, r3
 8000410:	f002 f9c4 	bl	800279c <HAL_RCC_ClockConfig>
 8000414:	1e03      	subs	r3, r0, #0
 8000416:	d001      	beq.n	800041c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000418:	f000 fa0c 	bl	8000834 <Error_Handler>
  }
  __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800041c:	4b09      	ldr	r3, [pc, #36]	@ (8000444 <SystemClock_Config+0xdc>)
 800041e:	68da      	ldr	r2, [r3, #12]
 8000420:	4b08      	ldr	r3, [pc, #32]	@ (8000444 <SystemClock_Config+0xdc>)
 8000422:	2180      	movs	r1, #128	@ 0x80
 8000424:	0549      	lsls	r1, r1, #21
 8000426:	430a      	orrs	r2, r1
 8000428:	60da      	str	r2, [r3, #12]
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_PLLCLK, RCC_MCODIV_4);
 800042a:	2380      	movs	r3, #128	@ 0x80
 800042c:	059a      	lsls	r2, r3, #22
 800042e:	23a0      	movs	r3, #160	@ 0xa0
 8000430:	04d9      	lsls	r1, r3, #19
 8000432:	2380      	movs	r3, #128	@ 0x80
 8000434:	005b      	lsls	r3, r3, #1
 8000436:	0018      	movs	r0, r3
 8000438:	f002 fab8 	bl	80029ac <HAL_RCC_MCOConfig>
}
 800043c:	46c0      	nop			@ (mov r8, r8)
 800043e:	46bd      	mov	sp, r7
 8000440:	b013      	add	sp, #76	@ 0x4c
 8000442:	bd90      	pop	{r4, r7, pc}
 8000444:	40021000 	.word	0x40021000

08000448 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	af00      	add	r7, sp, #0
  /* RTC_TAMP_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 800044c:	2200      	movs	r2, #0
 800044e:	2100      	movs	r1, #0
 8000450:	2002      	movs	r0, #2
 8000452:	f001 fc0d 	bl	8001c70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8000456:	2002      	movs	r0, #2
 8000458:	f001 fc1f 	bl	8001c9a <HAL_NVIC_EnableIRQ>
  /* EXTI4_15_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 800045c:	2200      	movs	r2, #0
 800045e:	2100      	movs	r1, #0
 8000460:	2007      	movs	r0, #7
 8000462:	f001 fc05 	bl	8001c70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000466:	2007      	movs	r0, #7
 8000468:	f001 fc17 	bl	8001c9a <HAL_NVIC_EnableIRQ>
  /* TIM3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800046c:	2200      	movs	r2, #0
 800046e:	2100      	movs	r1, #0
 8000470:	2010      	movs	r0, #16
 8000472:	f001 fbfd 	bl	8001c70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000476:	2010      	movs	r0, #16
 8000478:	f001 fc0f 	bl	8001c9a <HAL_NVIC_EnableIRQ>
}
 800047c:	46c0      	nop			@ (mov r8, r8)
 800047e:	46bd      	mov	sp, r7
 8000480:	bd80      	pop	{r7, pc}
	...

08000484 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b084      	sub	sp, #16
 8000488:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800048a:	1d3b      	adds	r3, r7, #4
 800048c:	0018      	movs	r0, r3
 800048e:	230c      	movs	r3, #12
 8000490:	001a      	movs	r2, r3
 8000492:	2100      	movs	r1, #0
 8000494:	f004 f800 	bl	8004498 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000498:	4b2d      	ldr	r3, [pc, #180]	@ (8000550 <MX_ADC1_Init+0xcc>)
 800049a:	4a2e      	ldr	r2, [pc, #184]	@ (8000554 <MX_ADC1_Init+0xd0>)
 800049c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800049e:	4b2c      	ldr	r3, [pc, #176]	@ (8000550 <MX_ADC1_Init+0xcc>)
 80004a0:	22c0      	movs	r2, #192	@ 0xc0
 80004a2:	0612      	lsls	r2, r2, #24
 80004a4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80004a6:	4b2a      	ldr	r3, [pc, #168]	@ (8000550 <MX_ADC1_Init+0xcc>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80004ac:	4b28      	ldr	r3, [pc, #160]	@ (8000550 <MX_ADC1_Init+0xcc>)
 80004ae:	2200      	movs	r2, #0
 80004b0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80004b2:	4b27      	ldr	r3, [pc, #156]	@ (8000550 <MX_ADC1_Init+0xcc>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80004b8:	4b25      	ldr	r3, [pc, #148]	@ (8000550 <MX_ADC1_Init+0xcc>)
 80004ba:	2204      	movs	r2, #4
 80004bc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80004be:	4b24      	ldr	r3, [pc, #144]	@ (8000550 <MX_ADC1_Init+0xcc>)
 80004c0:	2200      	movs	r2, #0
 80004c2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80004c4:	4b22      	ldr	r3, [pc, #136]	@ (8000550 <MX_ADC1_Init+0xcc>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80004ca:	4b21      	ldr	r3, [pc, #132]	@ (8000550 <MX_ADC1_Init+0xcc>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 80004d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000550 <MX_ADC1_Init+0xcc>)
 80004d2:	2201      	movs	r2, #1
 80004d4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80004d6:	4b1e      	ldr	r3, [pc, #120]	@ (8000550 <MX_ADC1_Init+0xcc>)
 80004d8:	2220      	movs	r2, #32
 80004da:	2100      	movs	r1, #0
 80004dc:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80004de:	4b1c      	ldr	r3, [pc, #112]	@ (8000550 <MX_ADC1_Init+0xcc>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80004e4:	4b1a      	ldr	r3, [pc, #104]	@ (8000550 <MX_ADC1_Init+0xcc>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80004ea:	4b19      	ldr	r3, [pc, #100]	@ (8000550 <MX_ADC1_Init+0xcc>)
 80004ec:	222c      	movs	r2, #44	@ 0x2c
 80004ee:	2100      	movs	r1, #0
 80004f0:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80004f2:	4b17      	ldr	r3, [pc, #92]	@ (8000550 <MX_ADC1_Init+0xcc>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80004f8:	4b15      	ldr	r3, [pc, #84]	@ (8000550 <MX_ADC1_Init+0xcc>)
 80004fa:	2200      	movs	r2, #0
 80004fc:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80004fe:	4b14      	ldr	r3, [pc, #80]	@ (8000550 <MX_ADC1_Init+0xcc>)
 8000500:	2200      	movs	r2, #0
 8000502:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000504:	4b12      	ldr	r3, [pc, #72]	@ (8000550 <MX_ADC1_Init+0xcc>)
 8000506:	223c      	movs	r2, #60	@ 0x3c
 8000508:	2100      	movs	r1, #0
 800050a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800050c:	4b10      	ldr	r3, [pc, #64]	@ (8000550 <MX_ADC1_Init+0xcc>)
 800050e:	2200      	movs	r2, #0
 8000510:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000512:	4b0f      	ldr	r3, [pc, #60]	@ (8000550 <MX_ADC1_Init+0xcc>)
 8000514:	0018      	movs	r0, r3
 8000516:	f000 fd2f 	bl	8000f78 <HAL_ADC_Init>
 800051a:	1e03      	subs	r3, r0, #0
 800051c:	d001      	beq.n	8000522 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 800051e:	f000 f989 	bl	8000834 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000522:	1d3b      	adds	r3, r7, #4
 8000524:	2201      	movs	r2, #1
 8000526:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000528:	1d3b      	adds	r3, r7, #4
 800052a:	2200      	movs	r2, #0
 800052c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800052e:	1d3b      	adds	r3, r7, #4
 8000530:	2200      	movs	r2, #0
 8000532:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000534:	1d3a      	adds	r2, r7, #4
 8000536:	4b06      	ldr	r3, [pc, #24]	@ (8000550 <MX_ADC1_Init+0xcc>)
 8000538:	0011      	movs	r1, r2
 800053a:	0018      	movs	r0, r3
 800053c:	f000 ffee 	bl	800151c <HAL_ADC_ConfigChannel>
 8000540:	1e03      	subs	r3, r0, #0
 8000542:	d001      	beq.n	8000548 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8000544:	f000 f976 	bl	8000834 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000548:	46c0      	nop			@ (mov r8, r8)
 800054a:	46bd      	mov	sp, r7
 800054c:	b004      	add	sp, #16
 800054e:	bd80      	pop	{r7, pc}
 8000550:	2000002c 	.word	0x2000002c
 8000554:	40012400 	.word	0x40012400

08000558 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800055c:	4b18      	ldr	r3, [pc, #96]	@ (80005c0 <MX_RTC_Init+0x68>)
 800055e:	4a19      	ldr	r2, [pc, #100]	@ (80005c4 <MX_RTC_Init+0x6c>)
 8000560:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000562:	4b17      	ldr	r3, [pc, #92]	@ (80005c0 <MX_RTC_Init+0x68>)
 8000564:	2200      	movs	r2, #0
 8000566:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000568:	4b15      	ldr	r3, [pc, #84]	@ (80005c0 <MX_RTC_Init+0x68>)
 800056a:	227f      	movs	r2, #127	@ 0x7f
 800056c:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 800056e:	4b14      	ldr	r3, [pc, #80]	@ (80005c0 <MX_RTC_Init+0x68>)
 8000570:	22ff      	movs	r2, #255	@ 0xff
 8000572:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000574:	4b12      	ldr	r3, [pc, #72]	@ (80005c0 <MX_RTC_Init+0x68>)
 8000576:	2200      	movs	r2, #0
 8000578:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800057a:	4b11      	ldr	r3, [pc, #68]	@ (80005c0 <MX_RTC_Init+0x68>)
 800057c:	2200      	movs	r2, #0
 800057e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000580:	4b0f      	ldr	r3, [pc, #60]	@ (80005c0 <MX_RTC_Init+0x68>)
 8000582:	2200      	movs	r2, #0
 8000584:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000586:	4b0e      	ldr	r3, [pc, #56]	@ (80005c0 <MX_RTC_Init+0x68>)
 8000588:	2280      	movs	r2, #128	@ 0x80
 800058a:	05d2      	lsls	r2, r2, #23
 800058c:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800058e:	4b0c      	ldr	r3, [pc, #48]	@ (80005c0 <MX_RTC_Init+0x68>)
 8000590:	2200      	movs	r2, #0
 8000592:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000594:	4b0a      	ldr	r3, [pc, #40]	@ (80005c0 <MX_RTC_Init+0x68>)
 8000596:	0018      	movs	r0, r3
 8000598:	f002 fc04 	bl	8002da4 <HAL_RTC_Init>
 800059c:	1e03      	subs	r3, r0, #0
 800059e:	d001      	beq.n	80005a4 <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 80005a0:	f000 f948 	bl	8000834 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 5, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 80005a4:	4b06      	ldr	r3, [pc, #24]	@ (80005c0 <MX_RTC_Init+0x68>)
 80005a6:	2204      	movs	r2, #4
 80005a8:	2105      	movs	r1, #5
 80005aa:	0018      	movs	r0, r3
 80005ac:	f002 fd48 	bl	8003040 <HAL_RTCEx_SetWakeUpTimer_IT>
 80005b0:	1e03      	subs	r3, r0, #0
 80005b2:	d001      	beq.n	80005b8 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 80005b4:	f000 f93e 	bl	8000834 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80005b8:	46c0      	nop			@ (mov r8, r8)
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	46c0      	nop			@ (mov r8, r8)
 80005c0:	20000090 	.word	0x20000090
 80005c4:	40002800 	.word	0x40002800

080005c8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b08e      	sub	sp, #56	@ 0x38
 80005cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005ce:	2328      	movs	r3, #40	@ 0x28
 80005d0:	18fb      	adds	r3, r7, r3
 80005d2:	0018      	movs	r0, r3
 80005d4:	2310      	movs	r3, #16
 80005d6:	001a      	movs	r2, r3
 80005d8:	2100      	movs	r1, #0
 80005da:	f003 ff5d 	bl	8004498 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005de:	231c      	movs	r3, #28
 80005e0:	18fb      	adds	r3, r7, r3
 80005e2:	0018      	movs	r0, r3
 80005e4:	230c      	movs	r3, #12
 80005e6:	001a      	movs	r2, r3
 80005e8:	2100      	movs	r1, #0
 80005ea:	f003 ff55 	bl	8004498 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80005ee:	003b      	movs	r3, r7
 80005f0:	0018      	movs	r0, r3
 80005f2:	231c      	movs	r3, #28
 80005f4:	001a      	movs	r2, r3
 80005f6:	2100      	movs	r1, #0
 80005f8:	f003 ff4e 	bl	8004498 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80005fc:	4b30      	ldr	r3, [pc, #192]	@ (80006c0 <MX_TIM3_Init+0xf8>)
 80005fe:	4a31      	ldr	r2, [pc, #196]	@ (80006c4 <MX_TIM3_Init+0xfc>)
 8000600:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000602:	4b2f      	ldr	r3, [pc, #188]	@ (80006c0 <MX_TIM3_Init+0xf8>)
 8000604:	2200      	movs	r2, #0
 8000606:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000608:	4b2d      	ldr	r3, [pc, #180]	@ (80006c0 <MX_TIM3_Init+0xf8>)
 800060a:	2200      	movs	r2, #0
 800060c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1999;
 800060e:	4b2c      	ldr	r3, [pc, #176]	@ (80006c0 <MX_TIM3_Init+0xf8>)
 8000610:	4a2d      	ldr	r2, [pc, #180]	@ (80006c8 <MX_TIM3_Init+0x100>)
 8000612:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000614:	4b2a      	ldr	r3, [pc, #168]	@ (80006c0 <MX_TIM3_Init+0xf8>)
 8000616:	2200      	movs	r2, #0
 8000618:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800061a:	4b29      	ldr	r3, [pc, #164]	@ (80006c0 <MX_TIM3_Init+0xf8>)
 800061c:	2200      	movs	r2, #0
 800061e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000620:	4b27      	ldr	r3, [pc, #156]	@ (80006c0 <MX_TIM3_Init+0xf8>)
 8000622:	0018      	movs	r0, r3
 8000624:	f002 fdcc 	bl	80031c0 <HAL_TIM_Base_Init>
 8000628:	1e03      	subs	r3, r0, #0
 800062a:	d001      	beq.n	8000630 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800062c:	f000 f902 	bl	8000834 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000630:	2128      	movs	r1, #40	@ 0x28
 8000632:	187b      	adds	r3, r7, r1
 8000634:	2280      	movs	r2, #128	@ 0x80
 8000636:	0152      	lsls	r2, r2, #5
 8000638:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800063a:	187a      	adds	r2, r7, r1
 800063c:	4b20      	ldr	r3, [pc, #128]	@ (80006c0 <MX_TIM3_Init+0xf8>)
 800063e:	0011      	movs	r1, r2
 8000640:	0018      	movs	r0, r3
 8000642:	f003 f9db 	bl	80039fc <HAL_TIM_ConfigClockSource>
 8000646:	1e03      	subs	r3, r0, #0
 8000648:	d001      	beq.n	800064e <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 800064a:	f000 f8f3 	bl	8000834 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800064e:	4b1c      	ldr	r3, [pc, #112]	@ (80006c0 <MX_TIM3_Init+0xf8>)
 8000650:	0018      	movs	r0, r3
 8000652:	f002 fe0d 	bl	8003270 <HAL_TIM_PWM_Init>
 8000656:	1e03      	subs	r3, r0, #0
 8000658:	d001      	beq.n	800065e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800065a:	f000 f8eb 	bl	8000834 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800065e:	211c      	movs	r1, #28
 8000660:	187b      	adds	r3, r7, r1
 8000662:	2200      	movs	r2, #0
 8000664:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000666:	187b      	adds	r3, r7, r1
 8000668:	2200      	movs	r2, #0
 800066a:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800066c:	187a      	adds	r2, r7, r1
 800066e:	4b14      	ldr	r3, [pc, #80]	@ (80006c0 <MX_TIM3_Init+0xf8>)
 8000670:	0011      	movs	r1, r2
 8000672:	0018      	movs	r0, r3
 8000674:	f003 fe96 	bl	80043a4 <HAL_TIMEx_MasterConfigSynchronization>
 8000678:	1e03      	subs	r3, r0, #0
 800067a:	d001      	beq.n	8000680 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 800067c:	f000 f8da 	bl	8000834 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000680:	003b      	movs	r3, r7
 8000682:	2260      	movs	r2, #96	@ 0x60
 8000684:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 1000;
 8000686:	003b      	movs	r3, r7
 8000688:	22fa      	movs	r2, #250	@ 0xfa
 800068a:	0092      	lsls	r2, r2, #2
 800068c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800068e:	003b      	movs	r3, r7
 8000690:	2200      	movs	r2, #0
 8000692:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000694:	003b      	movs	r3, r7
 8000696:	2200      	movs	r2, #0
 8000698:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800069a:	0039      	movs	r1, r7
 800069c:	4b08      	ldr	r3, [pc, #32]	@ (80006c0 <MX_TIM3_Init+0xf8>)
 800069e:	2204      	movs	r2, #4
 80006a0:	0018      	movs	r0, r3
 80006a2:	f003 f8ab 	bl	80037fc <HAL_TIM_PWM_ConfigChannel>
 80006a6:	1e03      	subs	r3, r0, #0
 80006a8:	d001      	beq.n	80006ae <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 80006aa:	f000 f8c3 	bl	8000834 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80006ae:	4b04      	ldr	r3, [pc, #16]	@ (80006c0 <MX_TIM3_Init+0xf8>)
 80006b0:	0018      	movs	r0, r3
 80006b2:	f000 f989 	bl	80009c8 <HAL_TIM_MspPostInit>

}
 80006b6:	46c0      	nop			@ (mov r8, r8)
 80006b8:	46bd      	mov	sp, r7
 80006ba:	b00e      	add	sp, #56	@ 0x38
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	46c0      	nop			@ (mov r8, r8)
 80006c0:	200000bc 	.word	0x200000bc
 80006c4:	40000400 	.word	0x40000400
 80006c8:	000007cf 	.word	0x000007cf

080006cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006cc:	b590      	push	{r4, r7, lr}
 80006ce:	b089      	sub	sp, #36	@ 0x24
 80006d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d2:	240c      	movs	r4, #12
 80006d4:	193b      	adds	r3, r7, r4
 80006d6:	0018      	movs	r0, r3
 80006d8:	2314      	movs	r3, #20
 80006da:	001a      	movs	r2, r3
 80006dc:	2100      	movs	r1, #0
 80006de:	f003 fedb 	bl	8004498 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006e2:	4b4f      	ldr	r3, [pc, #316]	@ (8000820 <MX_GPIO_Init+0x154>)
 80006e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006e6:	4b4e      	ldr	r3, [pc, #312]	@ (8000820 <MX_GPIO_Init+0x154>)
 80006e8:	2102      	movs	r1, #2
 80006ea:	430a      	orrs	r2, r1
 80006ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80006ee:	4b4c      	ldr	r3, [pc, #304]	@ (8000820 <MX_GPIO_Init+0x154>)
 80006f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006f2:	2202      	movs	r2, #2
 80006f4:	4013      	ands	r3, r2
 80006f6:	60bb      	str	r3, [r7, #8]
 80006f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006fa:	4b49      	ldr	r3, [pc, #292]	@ (8000820 <MX_GPIO_Init+0x154>)
 80006fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006fe:	4b48      	ldr	r3, [pc, #288]	@ (8000820 <MX_GPIO_Init+0x154>)
 8000700:	2104      	movs	r1, #4
 8000702:	430a      	orrs	r2, r1
 8000704:	635a      	str	r2, [r3, #52]	@ 0x34
 8000706:	4b46      	ldr	r3, [pc, #280]	@ (8000820 <MX_GPIO_Init+0x154>)
 8000708:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800070a:	2204      	movs	r2, #4
 800070c:	4013      	ands	r3, r2
 800070e:	607b      	str	r3, [r7, #4]
 8000710:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000712:	4b43      	ldr	r3, [pc, #268]	@ (8000820 <MX_GPIO_Init+0x154>)
 8000714:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000716:	4b42      	ldr	r3, [pc, #264]	@ (8000820 <MX_GPIO_Init+0x154>)
 8000718:	2101      	movs	r1, #1
 800071a:	430a      	orrs	r2, r1
 800071c:	635a      	str	r2, [r3, #52]	@ 0x34
 800071e:	4b40      	ldr	r3, [pc, #256]	@ (8000820 <MX_GPIO_Init+0x154>)
 8000720:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000722:	2201      	movs	r2, #1
 8000724:	4013      	ands	r3, r2
 8000726:	603b      	str	r3, [r7, #0]
 8000728:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GREEN_Pin|RED_Pin|BLUE_Pin, GPIO_PIN_RESET);
 800072a:	23a0      	movs	r3, #160	@ 0xa0
 800072c:	05db      	lsls	r3, r3, #23
 800072e:	2200      	movs	r2, #0
 8000730:	210e      	movs	r1, #14
 8000732:	0018      	movs	r0, r3
 8000734:	f001 fc4f 	bl	8001fd6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB7 PB9 PB0 PB1
                           PB2 PB3 PB4 PB5
                           PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_0|GPIO_PIN_1
 8000738:	193b      	adds	r3, r7, r4
 800073a:	4a3a      	ldr	r2, [pc, #232]	@ (8000824 <MX_GPIO_Init+0x158>)
 800073c:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800073e:	193b      	adds	r3, r7, r4
 8000740:	2203      	movs	r2, #3
 8000742:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000744:	193b      	adds	r3, r7, r4
 8000746:	2200      	movs	r2, #0
 8000748:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800074a:	193b      	adds	r3, r7, r4
 800074c:	4a36      	ldr	r2, [pc, #216]	@ (8000828 <MX_GPIO_Init+0x15c>)
 800074e:	0019      	movs	r1, r3
 8000750:	0010      	movs	r0, r2
 8000752:	f001 fabf 	bl	8001cd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : TEST_Pin */
  GPIO_InitStruct.Pin = TEST_Pin;
 8000756:	0021      	movs	r1, r4
 8000758:	187b      	adds	r3, r7, r1
 800075a:	2280      	movs	r2, #128	@ 0x80
 800075c:	0052      	lsls	r2, r2, #1
 800075e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000760:	187b      	adds	r3, r7, r1
 8000762:	2284      	movs	r2, #132	@ 0x84
 8000764:	0392      	lsls	r2, r2, #14
 8000766:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000768:	187b      	adds	r3, r7, r1
 800076a:	2201      	movs	r2, #1
 800076c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(TEST_GPIO_Port, &GPIO_InitStruct);
 800076e:	000c      	movs	r4, r1
 8000770:	187b      	adds	r3, r7, r1
 8000772:	4a2d      	ldr	r2, [pc, #180]	@ (8000828 <MX_GPIO_Init+0x15c>)
 8000774:	0019      	movs	r1, r3
 8000776:	0010      	movs	r0, r2
 8000778:	f001 faac 	bl	8001cd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800077c:	0021      	movs	r1, r4
 800077e:	187b      	adds	r3, r7, r1
 8000780:	22c0      	movs	r2, #192	@ 0xc0
 8000782:	0212      	lsls	r2, r2, #8
 8000784:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000786:	000c      	movs	r4, r1
 8000788:	193b      	adds	r3, r7, r4
 800078a:	2203      	movs	r2, #3
 800078c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078e:	193b      	adds	r3, r7, r4
 8000790:	2200      	movs	r2, #0
 8000792:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000794:	193b      	adds	r3, r7, r4
 8000796:	4a25      	ldr	r2, [pc, #148]	@ (800082c <MX_GPIO_Init+0x160>)
 8000798:	0019      	movs	r1, r3
 800079a:	0010      	movs	r0, r2
 800079c:	f001 fa9a 	bl	8001cd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : GREEN_Pin RED_Pin BLUE_Pin */
  GPIO_InitStruct.Pin = GREEN_Pin|RED_Pin|BLUE_Pin;
 80007a0:	193b      	adds	r3, r7, r4
 80007a2:	220e      	movs	r2, #14
 80007a4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a6:	193b      	adds	r3, r7, r4
 80007a8:	2201      	movs	r2, #1
 80007aa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ac:	193b      	adds	r3, r7, r4
 80007ae:	2200      	movs	r2, #0
 80007b0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b2:	193b      	adds	r3, r7, r4
 80007b4:	2200      	movs	r2, #0
 80007b6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b8:	193a      	adds	r2, r7, r4
 80007ba:	23a0      	movs	r3, #160	@ 0xa0
 80007bc:	05db      	lsls	r3, r3, #23
 80007be:	0011      	movs	r1, r2
 80007c0:	0018      	movs	r0, r3
 80007c2:	f001 fa87 	bl	8001cd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA11
                           PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_11
 80007c6:	193b      	adds	r3, r7, r4
 80007c8:	4a19      	ldr	r2, [pc, #100]	@ (8000830 <MX_GPIO_Init+0x164>)
 80007ca:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007cc:	193b      	adds	r3, r7, r4
 80007ce:	2203      	movs	r2, #3
 80007d0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d2:	193b      	adds	r3, r7, r4
 80007d4:	2200      	movs	r2, #0
 80007d6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d8:	193a      	adds	r2, r7, r4
 80007da:	23a0      	movs	r3, #160	@ 0xa0
 80007dc:	05db      	lsls	r3, r3, #23
 80007de:	0011      	movs	r1, r2
 80007e0:	0018      	movs	r0, r3
 80007e2:	f001 fa77 	bl	8001cd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80007e6:	0021      	movs	r1, r4
 80007e8:	187b      	adds	r3, r7, r1
 80007ea:	2280      	movs	r2, #128	@ 0x80
 80007ec:	0052      	lsls	r2, r2, #1
 80007ee:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007f0:	187b      	adds	r3, r7, r1
 80007f2:	2202      	movs	r2, #2
 80007f4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f6:	187b      	adds	r3, r7, r1
 80007f8:	2200      	movs	r2, #0
 80007fa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007fc:	187b      	adds	r3, r7, r1
 80007fe:	2203      	movs	r2, #3
 8000800:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000802:	187b      	adds	r3, r7, r1
 8000804:	2200      	movs	r2, #0
 8000806:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000808:	187a      	adds	r2, r7, r1
 800080a:	23a0      	movs	r3, #160	@ 0xa0
 800080c:	05db      	lsls	r3, r3, #23
 800080e:	0011      	movs	r1, r2
 8000810:	0018      	movs	r0, r3
 8000812:	f001 fa5f 	bl	8001cd4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000816:	46c0      	nop			@ (mov r8, r8)
 8000818:	46bd      	mov	sp, r7
 800081a:	b009      	add	sp, #36	@ 0x24
 800081c:	bd90      	pop	{r4, r7, pc}
 800081e:	46c0      	nop			@ (mov r8, r8)
 8000820:	40021000 	.word	0x40021000
 8000824:	000002ff 	.word	0x000002ff
 8000828:	50000400 	.word	0x50000400
 800082c:	50000800 	.word	0x50000800
 8000830:	00009870 	.word	0x00009870

08000834 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000838:	b672      	cpsid	i
}
 800083a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800083c:	46c0      	nop			@ (mov r8, r8)
 800083e:	e7fd      	b.n	800083c <Error_Handler+0x8>

08000840 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000846:	4b0f      	ldr	r3, [pc, #60]	@ (8000884 <HAL_MspInit+0x44>)
 8000848:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800084a:	4b0e      	ldr	r3, [pc, #56]	@ (8000884 <HAL_MspInit+0x44>)
 800084c:	2101      	movs	r1, #1
 800084e:	430a      	orrs	r2, r1
 8000850:	641a      	str	r2, [r3, #64]	@ 0x40
 8000852:	4b0c      	ldr	r3, [pc, #48]	@ (8000884 <HAL_MspInit+0x44>)
 8000854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000856:	2201      	movs	r2, #1
 8000858:	4013      	ands	r3, r2
 800085a:	607b      	str	r3, [r7, #4]
 800085c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800085e:	4b09      	ldr	r3, [pc, #36]	@ (8000884 <HAL_MspInit+0x44>)
 8000860:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000862:	4b08      	ldr	r3, [pc, #32]	@ (8000884 <HAL_MspInit+0x44>)
 8000864:	2180      	movs	r1, #128	@ 0x80
 8000866:	0549      	lsls	r1, r1, #21
 8000868:	430a      	orrs	r2, r1
 800086a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800086c:	4b05      	ldr	r3, [pc, #20]	@ (8000884 <HAL_MspInit+0x44>)
 800086e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000870:	2380      	movs	r3, #128	@ 0x80
 8000872:	055b      	lsls	r3, r3, #21
 8000874:	4013      	ands	r3, r2
 8000876:	603b      	str	r3, [r7, #0]
 8000878:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800087a:	46c0      	nop			@ (mov r8, r8)
 800087c:	46bd      	mov	sp, r7
 800087e:	b002      	add	sp, #8
 8000880:	bd80      	pop	{r7, pc}
 8000882:	46c0      	nop			@ (mov r8, r8)
 8000884:	40021000 	.word	0x40021000

08000888 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000888:	b590      	push	{r4, r7, lr}
 800088a:	b08b      	sub	sp, #44	@ 0x2c
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000890:	2414      	movs	r4, #20
 8000892:	193b      	adds	r3, r7, r4
 8000894:	0018      	movs	r0, r3
 8000896:	2314      	movs	r3, #20
 8000898:	001a      	movs	r2, r3
 800089a:	2100      	movs	r1, #0
 800089c:	f003 fdfc 	bl	8004498 <memset>
  if(hadc->Instance==ADC1)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4a18      	ldr	r2, [pc, #96]	@ (8000908 <HAL_ADC_MspInit+0x80>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	d129      	bne.n	80008fe <HAL_ADC_MspInit+0x76>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80008aa:	4b18      	ldr	r3, [pc, #96]	@ (800090c <HAL_ADC_MspInit+0x84>)
 80008ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80008ae:	4b17      	ldr	r3, [pc, #92]	@ (800090c <HAL_ADC_MspInit+0x84>)
 80008b0:	2180      	movs	r1, #128	@ 0x80
 80008b2:	0349      	lsls	r1, r1, #13
 80008b4:	430a      	orrs	r2, r1
 80008b6:	641a      	str	r2, [r3, #64]	@ 0x40
 80008b8:	4b14      	ldr	r3, [pc, #80]	@ (800090c <HAL_ADC_MspInit+0x84>)
 80008ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80008bc:	2380      	movs	r3, #128	@ 0x80
 80008be:	035b      	lsls	r3, r3, #13
 80008c0:	4013      	ands	r3, r2
 80008c2:	613b      	str	r3, [r7, #16]
 80008c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008c6:	4b11      	ldr	r3, [pc, #68]	@ (800090c <HAL_ADC_MspInit+0x84>)
 80008c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008ca:	4b10      	ldr	r3, [pc, #64]	@ (800090c <HAL_ADC_MspInit+0x84>)
 80008cc:	2101      	movs	r1, #1
 80008ce:	430a      	orrs	r2, r1
 80008d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80008d2:	4b0e      	ldr	r3, [pc, #56]	@ (800090c <HAL_ADC_MspInit+0x84>)
 80008d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008d6:	2201      	movs	r2, #1
 80008d8:	4013      	ands	r3, r2
 80008da:	60fb      	str	r3, [r7, #12]
 80008dc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = ADC_Pin;
 80008de:	193b      	adds	r3, r7, r4
 80008e0:	2201      	movs	r2, #1
 80008e2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008e4:	193b      	adds	r3, r7, r4
 80008e6:	2203      	movs	r2, #3
 80008e8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	193b      	adds	r3, r7, r4
 80008ec:	2200      	movs	r2, #0
 80008ee:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(ADC_GPIO_Port, &GPIO_InitStruct);
 80008f0:	193a      	adds	r2, r7, r4
 80008f2:	23a0      	movs	r3, #160	@ 0xa0
 80008f4:	05db      	lsls	r3, r3, #23
 80008f6:	0011      	movs	r1, r2
 80008f8:	0018      	movs	r0, r3
 80008fa:	f001 f9eb 	bl	8001cd4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80008fe:	46c0      	nop			@ (mov r8, r8)
 8000900:	46bd      	mov	sp, r7
 8000902:	b00b      	add	sp, #44	@ 0x2c
 8000904:	bd90      	pop	{r4, r7, pc}
 8000906:	46c0      	nop			@ (mov r8, r8)
 8000908:	40012400 	.word	0x40012400
 800090c:	40021000 	.word	0x40021000

08000910 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000910:	b590      	push	{r4, r7, lr}
 8000912:	b08b      	sub	sp, #44	@ 0x2c
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000918:	2410      	movs	r4, #16
 800091a:	193b      	adds	r3, r7, r4
 800091c:	0018      	movs	r0, r3
 800091e:	2318      	movs	r3, #24
 8000920:	001a      	movs	r2, r3
 8000922:	2100      	movs	r1, #0
 8000924:	f003 fdb8 	bl	8004498 <memset>
  if(hrtc->Instance==RTC)
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a15      	ldr	r2, [pc, #84]	@ (8000984 <HAL_RTC_MspInit+0x74>)
 800092e:	4293      	cmp	r3, r2
 8000930:	d124      	bne.n	800097c <HAL_RTC_MspInit+0x6c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000932:	193b      	adds	r3, r7, r4
 8000934:	2280      	movs	r2, #128	@ 0x80
 8000936:	0292      	lsls	r2, r2, #10
 8000938:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800093a:	193b      	adds	r3, r7, r4
 800093c:	2280      	movs	r2, #128	@ 0x80
 800093e:	0092      	lsls	r2, r2, #2
 8000940:	615a      	str	r2, [r3, #20]

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000942:	193b      	adds	r3, r7, r4
 8000944:	0018      	movs	r0, r3
 8000946:	f002 f907 	bl	8002b58 <HAL_RCCEx_PeriphCLKConfig>
 800094a:	1e03      	subs	r3, r0, #0
 800094c:	d001      	beq.n	8000952 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800094e:	f7ff ff71 	bl	8000834 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000952:	4b0d      	ldr	r3, [pc, #52]	@ (8000988 <HAL_RTC_MspInit+0x78>)
 8000954:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000956:	4b0c      	ldr	r3, [pc, #48]	@ (8000988 <HAL_RTC_MspInit+0x78>)
 8000958:	2180      	movs	r1, #128	@ 0x80
 800095a:	0209      	lsls	r1, r1, #8
 800095c:	430a      	orrs	r2, r1
 800095e:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000960:	4b09      	ldr	r3, [pc, #36]	@ (8000988 <HAL_RTC_MspInit+0x78>)
 8000962:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000964:	4b08      	ldr	r3, [pc, #32]	@ (8000988 <HAL_RTC_MspInit+0x78>)
 8000966:	2180      	movs	r1, #128	@ 0x80
 8000968:	00c9      	lsls	r1, r1, #3
 800096a:	430a      	orrs	r2, r1
 800096c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800096e:	4b06      	ldr	r3, [pc, #24]	@ (8000988 <HAL_RTC_MspInit+0x78>)
 8000970:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000972:	2380      	movs	r3, #128	@ 0x80
 8000974:	00db      	lsls	r3, r3, #3
 8000976:	4013      	ands	r3, r2
 8000978:	60fb      	str	r3, [r7, #12]
 800097a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800097c:	46c0      	nop			@ (mov r8, r8)
 800097e:	46bd      	mov	sp, r7
 8000980:	b00b      	add	sp, #44	@ 0x2c
 8000982:	bd90      	pop	{r4, r7, pc}
 8000984:	40002800 	.word	0x40002800
 8000988:	40021000 	.word	0x40021000

0800098c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b084      	sub	sp, #16
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	4a09      	ldr	r2, [pc, #36]	@ (80009c0 <HAL_TIM_Base_MspInit+0x34>)
 800099a:	4293      	cmp	r3, r2
 800099c:	d10b      	bne.n	80009b6 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800099e:	4b09      	ldr	r3, [pc, #36]	@ (80009c4 <HAL_TIM_Base_MspInit+0x38>)
 80009a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80009a2:	4b08      	ldr	r3, [pc, #32]	@ (80009c4 <HAL_TIM_Base_MspInit+0x38>)
 80009a4:	2102      	movs	r1, #2
 80009a6:	430a      	orrs	r2, r1
 80009a8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80009aa:	4b06      	ldr	r3, [pc, #24]	@ (80009c4 <HAL_TIM_Base_MspInit+0x38>)
 80009ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80009ae:	2202      	movs	r2, #2
 80009b0:	4013      	ands	r3, r2
 80009b2:	60fb      	str	r3, [r7, #12]
 80009b4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80009b6:	46c0      	nop			@ (mov r8, r8)
 80009b8:	46bd      	mov	sp, r7
 80009ba:	b004      	add	sp, #16
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	46c0      	nop			@ (mov r8, r8)
 80009c0:	40000400 	.word	0x40000400
 80009c4:	40021000 	.word	0x40021000

080009c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80009c8:	b590      	push	{r4, r7, lr}
 80009ca:	b089      	sub	sp, #36	@ 0x24
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d0:	240c      	movs	r4, #12
 80009d2:	193b      	adds	r3, r7, r4
 80009d4:	0018      	movs	r0, r3
 80009d6:	2314      	movs	r3, #20
 80009d8:	001a      	movs	r2, r3
 80009da:	2100      	movs	r1, #0
 80009dc:	f003 fd5c 	bl	8004498 <memset>
  if(htim->Instance==TIM3)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a14      	ldr	r2, [pc, #80]	@ (8000a38 <HAL_TIM_MspPostInit+0x70>)
 80009e6:	4293      	cmp	r3, r2
 80009e8:	d122      	bne.n	8000a30 <HAL_TIM_MspPostInit+0x68>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ea:	4b14      	ldr	r3, [pc, #80]	@ (8000a3c <HAL_TIM_MspPostInit+0x74>)
 80009ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80009ee:	4b13      	ldr	r3, [pc, #76]	@ (8000a3c <HAL_TIM_MspPostInit+0x74>)
 80009f0:	2101      	movs	r1, #1
 80009f2:	430a      	orrs	r2, r1
 80009f4:	635a      	str	r2, [r3, #52]	@ 0x34
 80009f6:	4b11      	ldr	r3, [pc, #68]	@ (8000a3c <HAL_TIM_MspPostInit+0x74>)
 80009f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009fa:	2201      	movs	r2, #1
 80009fc:	4013      	ands	r3, r2
 80009fe:	60bb      	str	r3, [r7, #8]
 8000a00:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = BUZZER_Pin;
 8000a02:	0021      	movs	r1, r4
 8000a04:	187b      	adds	r3, r7, r1
 8000a06:	2280      	movs	r2, #128	@ 0x80
 8000a08:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a0a:	187b      	adds	r3, r7, r1
 8000a0c:	2202      	movs	r2, #2
 8000a0e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a10:	187b      	adds	r3, r7, r1
 8000a12:	2200      	movs	r2, #0
 8000a14:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a16:	187b      	adds	r3, r7, r1
 8000a18:	2200      	movs	r2, #0
 8000a1a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000a1c:	187b      	adds	r3, r7, r1
 8000a1e:	2201      	movs	r2, #1
 8000a20:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8000a22:	187a      	adds	r2, r7, r1
 8000a24:	23a0      	movs	r3, #160	@ 0xa0
 8000a26:	05db      	lsls	r3, r3, #23
 8000a28:	0011      	movs	r1, r2
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	f001 f952 	bl	8001cd4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000a30:	46c0      	nop			@ (mov r8, r8)
 8000a32:	46bd      	mov	sp, r7
 8000a34:	b009      	add	sp, #36	@ 0x24
 8000a36:	bd90      	pop	{r4, r7, pc}
 8000a38:	40000400 	.word	0x40000400
 8000a3c:	40021000 	.word	0x40021000

08000a40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a44:	46c0      	nop			@ (mov r8, r8)
 8000a46:	e7fd      	b.n	8000a44 <NMI_Handler+0x4>

08000a48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a4c:	46c0      	nop			@ (mov r8, r8)
 8000a4e:	e7fd      	b.n	8000a4c <HardFault_Handler+0x4>

08000a50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a54:	46c0      	nop			@ (mov r8, r8)
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}

08000a5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a5a:	b580      	push	{r7, lr}
 8000a5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a5e:	46c0      	nop			@ (mov r8, r8)
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}

08000a64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a68:	f000 f8c0 	bl	8000bec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a6c:	46c0      	nop			@ (mov r8, r8)
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
	...

08000a74 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8000a78:	4b03      	ldr	r3, [pc, #12]	@ (8000a88 <RTC_TAMP_IRQHandler+0x14>)
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	f002 fb7a 	bl	8003174 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8000a80:	46c0      	nop			@ (mov r8, r8)
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	46c0      	nop			@ (mov r8, r8)
 8000a88:	20000090 	.word	0x20000090

08000a8c <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TEST_Pin);
 8000a90:	2380      	movs	r3, #128	@ 0x80
 8000a92:	005b      	lsls	r3, r3, #1
 8000a94:	0018      	movs	r0, r3
 8000a96:	f001 fabb 	bl	8002010 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000a9a:	46c0      	nop			@ (mov r8, r8)
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}

08000aa0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000aa4:	4b03      	ldr	r3, [pc, #12]	@ (8000ab4 <TIM3_IRQHandler+0x14>)
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	f002 fda0 	bl	80035ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000aac:	46c0      	nop			@ (mov r8, r8)
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	46c0      	nop			@ (mov r8, r8)
 8000ab4:	200000bc 	.word	0x200000bc

08000ab8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000abc:	46c0      	nop			@ (mov r8, r8)
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
	...

08000ac4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ac4:	480d      	ldr	r0, [pc, #52]	@ (8000afc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ac6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ac8:	f7ff fff6 	bl	8000ab8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000acc:	480c      	ldr	r0, [pc, #48]	@ (8000b00 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ace:	490d      	ldr	r1, [pc, #52]	@ (8000b04 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ad0:	4a0d      	ldr	r2, [pc, #52]	@ (8000b08 <LoopForever+0xe>)
  movs r3, #0
 8000ad2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ad4:	e002      	b.n	8000adc <LoopCopyDataInit>

08000ad6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ad6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ad8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ada:	3304      	adds	r3, #4

08000adc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000adc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ade:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ae0:	d3f9      	bcc.n	8000ad6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ae2:	4a0a      	ldr	r2, [pc, #40]	@ (8000b0c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ae4:	4c0a      	ldr	r4, [pc, #40]	@ (8000b10 <LoopForever+0x16>)
  movs r3, #0
 8000ae6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ae8:	e001      	b.n	8000aee <LoopFillZerobss>

08000aea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000aec:	3204      	adds	r2, #4

08000aee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000af0:	d3fb      	bcc.n	8000aea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000af2:	f003 fcd9 	bl	80044a8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000af6:	f7ff fb8f 	bl	8000218 <main>

08000afa <LoopForever>:

LoopForever:
  b LoopForever
 8000afa:	e7fe      	b.n	8000afa <LoopForever>
  ldr   r0, =_estack
 8000afc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000b00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b04:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b08:	080045a4 	.word	0x080045a4
  ldr r2, =_sbss
 8000b0c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b10:	2000010c 	.word	0x2000010c

08000b14 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b14:	e7fe      	b.n	8000b14 <ADC1_IRQHandler>
	...

08000b18 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b1e:	1dfb      	adds	r3, r7, #7
 8000b20:	2200      	movs	r2, #0
 8000b22:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b24:	4b0b      	ldr	r3, [pc, #44]	@ (8000b54 <HAL_Init+0x3c>)
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	4b0a      	ldr	r3, [pc, #40]	@ (8000b54 <HAL_Init+0x3c>)
 8000b2a:	2180      	movs	r1, #128	@ 0x80
 8000b2c:	0049      	lsls	r1, r1, #1
 8000b2e:	430a      	orrs	r2, r1
 8000b30:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b32:	2003      	movs	r0, #3
 8000b34:	f000 f810 	bl	8000b58 <HAL_InitTick>
 8000b38:	1e03      	subs	r3, r0, #0
 8000b3a:	d003      	beq.n	8000b44 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000b3c:	1dfb      	adds	r3, r7, #7
 8000b3e:	2201      	movs	r2, #1
 8000b40:	701a      	strb	r2, [r3, #0]
 8000b42:	e001      	b.n	8000b48 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000b44:	f7ff fe7c 	bl	8000840 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b48:	1dfb      	adds	r3, r7, #7
 8000b4a:	781b      	ldrb	r3, [r3, #0]
}
 8000b4c:	0018      	movs	r0, r3
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	b002      	add	sp, #8
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	40022000 	.word	0x40022000

08000b58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b58:	b590      	push	{r4, r7, lr}
 8000b5a:	b085      	sub	sp, #20
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b60:	230f      	movs	r3, #15
 8000b62:	18fb      	adds	r3, r7, r3
 8000b64:	2200      	movs	r2, #0
 8000b66:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000b68:	4b1d      	ldr	r3, [pc, #116]	@ (8000be0 <HAL_InitTick+0x88>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d02b      	beq.n	8000bc8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000b70:	4b1c      	ldr	r3, [pc, #112]	@ (8000be4 <HAL_InitTick+0x8c>)
 8000b72:	681c      	ldr	r4, [r3, #0]
 8000b74:	4b1a      	ldr	r3, [pc, #104]	@ (8000be0 <HAL_InitTick+0x88>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	0019      	movs	r1, r3
 8000b7a:	23fa      	movs	r3, #250	@ 0xfa
 8000b7c:	0098      	lsls	r0, r3, #2
 8000b7e:	f7ff fabf 	bl	8000100 <__udivsi3>
 8000b82:	0003      	movs	r3, r0
 8000b84:	0019      	movs	r1, r3
 8000b86:	0020      	movs	r0, r4
 8000b88:	f7ff faba 	bl	8000100 <__udivsi3>
 8000b8c:	0003      	movs	r3, r0
 8000b8e:	0018      	movs	r0, r3
 8000b90:	f001 f893 	bl	8001cba <HAL_SYSTICK_Config>
 8000b94:	1e03      	subs	r3, r0, #0
 8000b96:	d112      	bne.n	8000bbe <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	2b03      	cmp	r3, #3
 8000b9c:	d80a      	bhi.n	8000bb4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b9e:	6879      	ldr	r1, [r7, #4]
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	425b      	negs	r3, r3
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	f001 f862 	bl	8001c70 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bac:	4b0e      	ldr	r3, [pc, #56]	@ (8000be8 <HAL_InitTick+0x90>)
 8000bae:	687a      	ldr	r2, [r7, #4]
 8000bb0:	601a      	str	r2, [r3, #0]
 8000bb2:	e00d      	b.n	8000bd0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000bb4:	230f      	movs	r3, #15
 8000bb6:	18fb      	adds	r3, r7, r3
 8000bb8:	2201      	movs	r2, #1
 8000bba:	701a      	strb	r2, [r3, #0]
 8000bbc:	e008      	b.n	8000bd0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000bbe:	230f      	movs	r3, #15
 8000bc0:	18fb      	adds	r3, r7, r3
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	701a      	strb	r2, [r3, #0]
 8000bc6:	e003      	b.n	8000bd0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000bc8:	230f      	movs	r3, #15
 8000bca:	18fb      	adds	r3, r7, r3
 8000bcc:	2201      	movs	r2, #1
 8000bce:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000bd0:	230f      	movs	r3, #15
 8000bd2:	18fb      	adds	r3, r7, r3
 8000bd4:	781b      	ldrb	r3, [r3, #0]
}
 8000bd6:	0018      	movs	r0, r3
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	b005      	add	sp, #20
 8000bdc:	bd90      	pop	{r4, r7, pc}
 8000bde:	46c0      	nop			@ (mov r8, r8)
 8000be0:	20000008 	.word	0x20000008
 8000be4:	20000000 	.word	0x20000000
 8000be8:	20000004 	.word	0x20000004

08000bec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000bf0:	4b05      	ldr	r3, [pc, #20]	@ (8000c08 <HAL_IncTick+0x1c>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	001a      	movs	r2, r3
 8000bf6:	4b05      	ldr	r3, [pc, #20]	@ (8000c0c <HAL_IncTick+0x20>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	18d2      	adds	r2, r2, r3
 8000bfc:	4b03      	ldr	r3, [pc, #12]	@ (8000c0c <HAL_IncTick+0x20>)
 8000bfe:	601a      	str	r2, [r3, #0]
}
 8000c00:	46c0      	nop			@ (mov r8, r8)
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	46c0      	nop			@ (mov r8, r8)
 8000c08:	20000008 	.word	0x20000008
 8000c0c:	20000108 	.word	0x20000108

08000c10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
  return uwTick;
 8000c14:	4b02      	ldr	r3, [pc, #8]	@ (8000c20 <HAL_GetTick+0x10>)
 8000c16:	681b      	ldr	r3, [r3, #0]
}
 8000c18:	0018      	movs	r0, r3
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	46c0      	nop			@ (mov r8, r8)
 8000c20:	20000108 	.word	0x20000108

08000c24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b084      	sub	sp, #16
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c2c:	f7ff fff0 	bl	8000c10 <HAL_GetTick>
 8000c30:	0003      	movs	r3, r0
 8000c32:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	d005      	beq.n	8000c4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c3e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c68 <HAL_Delay+0x44>)
 8000c40:	781b      	ldrb	r3, [r3, #0]
 8000c42:	001a      	movs	r2, r3
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	189b      	adds	r3, r3, r2
 8000c48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c4a:	46c0      	nop			@ (mov r8, r8)
 8000c4c:	f7ff ffe0 	bl	8000c10 <HAL_GetTick>
 8000c50:	0002      	movs	r2, r0
 8000c52:	68bb      	ldr	r3, [r7, #8]
 8000c54:	1ad3      	subs	r3, r2, r3
 8000c56:	68fa      	ldr	r2, [r7, #12]
 8000c58:	429a      	cmp	r2, r3
 8000c5a:	d8f7      	bhi.n	8000c4c <HAL_Delay+0x28>
  {
  }
}
 8000c5c:	46c0      	nop			@ (mov r8, r8)
 8000c5e:	46c0      	nop			@ (mov r8, r8)
 8000c60:	46bd      	mov	sp, r7
 8000c62:	b004      	add	sp, #16
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	46c0      	nop			@ (mov r8, r8)
 8000c68:	20000008 	.word	0x20000008

08000c6c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8000c70:	4b04      	ldr	r3, [pc, #16]	@ (8000c84 <HAL_SuspendTick+0x18>)
 8000c72:	681a      	ldr	r2, [r3, #0]
 8000c74:	4b03      	ldr	r3, [pc, #12]	@ (8000c84 <HAL_SuspendTick+0x18>)
 8000c76:	2102      	movs	r1, #2
 8000c78:	438a      	bics	r2, r1
 8000c7a:	601a      	str	r2, [r3, #0]
}
 8000c7c:	46c0      	nop			@ (mov r8, r8)
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	46c0      	nop			@ (mov r8, r8)
 8000c84:	e000e010 	.word	0xe000e010

08000c88 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8000c8c:	4b04      	ldr	r3, [pc, #16]	@ (8000ca0 <HAL_ResumeTick+0x18>)
 8000c8e:	681a      	ldr	r2, [r3, #0]
 8000c90:	4b03      	ldr	r3, [pc, #12]	@ (8000ca0 <HAL_ResumeTick+0x18>)
 8000c92:	2102      	movs	r1, #2
 8000c94:	430a      	orrs	r2, r1
 8000c96:	601a      	str	r2, [r3, #0]
}
 8000c98:	46c0      	nop			@ (mov r8, r8)
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	46c0      	nop			@ (mov r8, r8)
 8000ca0:	e000e010 	.word	0xe000e010

08000ca4 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
 8000cac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	4a05      	ldr	r2, [pc, #20]	@ (8000cc8 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000cb4:	401a      	ands	r2, r3
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	431a      	orrs	r2, r3
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	601a      	str	r2, [r3, #0]
}
 8000cbe:	46c0      	nop			@ (mov r8, r8)
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	b002      	add	sp, #8
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	46c0      	nop			@ (mov r8, r8)
 8000cc8:	fe3fffff 	.word	0xfe3fffff

08000ccc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	23e0      	movs	r3, #224	@ 0xe0
 8000cda:	045b      	lsls	r3, r3, #17
 8000cdc:	4013      	ands	r3, r2
}
 8000cde:	0018      	movs	r0, r3
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	b002      	add	sp, #8
 8000ce4:	bd80      	pop	{r7, pc}

08000ce6 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000ce6:	b580      	push	{r7, lr}
 8000ce8:	b084      	sub	sp, #16
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	60f8      	str	r0, [r7, #12]
 8000cee:	60b9      	str	r1, [r7, #8]
 8000cf0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	695b      	ldr	r3, [r3, #20]
 8000cf6:	68ba      	ldr	r2, [r7, #8]
 8000cf8:	2104      	movs	r1, #4
 8000cfa:	400a      	ands	r2, r1
 8000cfc:	2107      	movs	r1, #7
 8000cfe:	4091      	lsls	r1, r2
 8000d00:	000a      	movs	r2, r1
 8000d02:	43d2      	mvns	r2, r2
 8000d04:	401a      	ands	r2, r3
 8000d06:	68bb      	ldr	r3, [r7, #8]
 8000d08:	2104      	movs	r1, #4
 8000d0a:	400b      	ands	r3, r1
 8000d0c:	6879      	ldr	r1, [r7, #4]
 8000d0e:	4099      	lsls	r1, r3
 8000d10:	000b      	movs	r3, r1
 8000d12:	431a      	orrs	r2, r3
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000d18:	46c0      	nop			@ (mov r8, r8)
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	b004      	add	sp, #16
 8000d1e:	bd80      	pop	{r7, pc}

08000d20 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
 8000d28:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	695b      	ldr	r3, [r3, #20]
 8000d2e:	683a      	ldr	r2, [r7, #0]
 8000d30:	2104      	movs	r1, #4
 8000d32:	400a      	ands	r2, r1
 8000d34:	2107      	movs	r1, #7
 8000d36:	4091      	lsls	r1, r2
 8000d38:	000a      	movs	r2, r1
 8000d3a:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	2104      	movs	r1, #4
 8000d40:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000d42:	40da      	lsrs	r2, r3
 8000d44:	0013      	movs	r3, r2
}
 8000d46:	0018      	movs	r0, r3
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	b002      	add	sp, #8
 8000d4c:	bd80      	pop	{r7, pc}

08000d4e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000d4e:	b580      	push	{r7, lr}
 8000d50:	b082      	sub	sp, #8
 8000d52:	af00      	add	r7, sp, #0
 8000d54:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	68da      	ldr	r2, [r3, #12]
 8000d5a:	23c0      	movs	r3, #192	@ 0xc0
 8000d5c:	011b      	lsls	r3, r3, #4
 8000d5e:	4013      	ands	r3, r2
 8000d60:	d101      	bne.n	8000d66 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000d62:	2301      	movs	r3, #1
 8000d64:	e000      	b.n	8000d68 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000d66:	2300      	movs	r3, #0
}
 8000d68:	0018      	movs	r0, r3
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	b002      	add	sp, #8
 8000d6e:	bd80      	pop	{r7, pc}

08000d70 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b084      	sub	sp, #16
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	60f8      	str	r0, [r7, #12]
 8000d78:	60b9      	str	r1, [r7, #8]
 8000d7a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d80:	68ba      	ldr	r2, [r7, #8]
 8000d82:	211f      	movs	r1, #31
 8000d84:	400a      	ands	r2, r1
 8000d86:	210f      	movs	r1, #15
 8000d88:	4091      	lsls	r1, r2
 8000d8a:	000a      	movs	r2, r1
 8000d8c:	43d2      	mvns	r2, r2
 8000d8e:	401a      	ands	r2, r3
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	0e9b      	lsrs	r3, r3, #26
 8000d94:	210f      	movs	r1, #15
 8000d96:	4019      	ands	r1, r3
 8000d98:	68bb      	ldr	r3, [r7, #8]
 8000d9a:	201f      	movs	r0, #31
 8000d9c:	4003      	ands	r3, r0
 8000d9e:	4099      	lsls	r1, r3
 8000da0:	000b      	movs	r3, r1
 8000da2:	431a      	orrs	r2, r3
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000da8:	46c0      	nop			@ (mov r8, r8)
 8000daa:	46bd      	mov	sp, r7
 8000dac:	b004      	add	sp, #16
 8000dae:	bd80      	pop	{r7, pc}

08000db0 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	035b      	lsls	r3, r3, #13
 8000dc2:	0b5b      	lsrs	r3, r3, #13
 8000dc4:	431a      	orrs	r2, r3
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000dca:	46c0      	nop			@ (mov r8, r8)
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	b002      	add	sp, #8
 8000dd0:	bd80      	pop	{r7, pc}

08000dd2 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000dd2:	b580      	push	{r7, lr}
 8000dd4:	b082      	sub	sp, #8
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	6078      	str	r0, [r7, #4]
 8000dda:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000de0:	683a      	ldr	r2, [r7, #0]
 8000de2:	0352      	lsls	r2, r2, #13
 8000de4:	0b52      	lsrs	r2, r2, #13
 8000de6:	43d2      	mvns	r2, r2
 8000de8:	401a      	ands	r2, r3
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000dee:	46c0      	nop			@ (mov r8, r8)
 8000df0:	46bd      	mov	sp, r7
 8000df2:	b002      	add	sp, #8
 8000df4:	bd80      	pop	{r7, pc}
	...

08000df8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	60f8      	str	r0, [r7, #12]
 8000e00:	60b9      	str	r1, [r7, #8]
 8000e02:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	695b      	ldr	r3, [r3, #20]
 8000e08:	68ba      	ldr	r2, [r7, #8]
 8000e0a:	0212      	lsls	r2, r2, #8
 8000e0c:	43d2      	mvns	r2, r2
 8000e0e:	401a      	ands	r2, r3
 8000e10:	68bb      	ldr	r3, [r7, #8]
 8000e12:	021b      	lsls	r3, r3, #8
 8000e14:	6879      	ldr	r1, [r7, #4]
 8000e16:	400b      	ands	r3, r1
 8000e18:	4904      	ldr	r1, [pc, #16]	@ (8000e2c <LL_ADC_SetChannelSamplingTime+0x34>)
 8000e1a:	400b      	ands	r3, r1
 8000e1c:	431a      	orrs	r2, r3
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8000e22:	46c0      	nop			@ (mov r8, r8)
 8000e24:	46bd      	mov	sp, r7
 8000e26:	b004      	add	sp, #16
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	46c0      	nop			@ (mov r8, r8)
 8000e2c:	07ffff00 	.word	0x07ffff00

08000e30 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	689b      	ldr	r3, [r3, #8]
 8000e3c:	4a05      	ldr	r2, [pc, #20]	@ (8000e54 <LL_ADC_EnableInternalRegulator+0x24>)
 8000e3e:	4013      	ands	r3, r2
 8000e40:	2280      	movs	r2, #128	@ 0x80
 8000e42:	0552      	lsls	r2, r2, #21
 8000e44:	431a      	orrs	r2, r3
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000e4a:	46c0      	nop			@ (mov r8, r8)
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	b002      	add	sp, #8
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	46c0      	nop			@ (mov r8, r8)
 8000e54:	6fffffe8 	.word	0x6fffffe8

08000e58 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	689a      	ldr	r2, [r3, #8]
 8000e64:	2380      	movs	r3, #128	@ 0x80
 8000e66:	055b      	lsls	r3, r3, #21
 8000e68:	401a      	ands	r2, r3
 8000e6a:	2380      	movs	r3, #128	@ 0x80
 8000e6c:	055b      	lsls	r3, r3, #21
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d101      	bne.n	8000e76 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8000e72:	2301      	movs	r3, #1
 8000e74:	e000      	b.n	8000e78 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8000e76:	2300      	movs	r3, #0
}
 8000e78:	0018      	movs	r0, r3
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	b002      	add	sp, #8
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	689b      	ldr	r3, [r3, #8]
 8000e8c:	4a04      	ldr	r2, [pc, #16]	@ (8000ea0 <LL_ADC_Enable+0x20>)
 8000e8e:	4013      	ands	r3, r2
 8000e90:	2201      	movs	r2, #1
 8000e92:	431a      	orrs	r2, r3
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000e98:	46c0      	nop			@ (mov r8, r8)
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	b002      	add	sp, #8
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	7fffffe8 	.word	0x7fffffe8

08000ea4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	689b      	ldr	r3, [r3, #8]
 8000eb0:	4a04      	ldr	r2, [pc, #16]	@ (8000ec4 <LL_ADC_Disable+0x20>)
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	2202      	movs	r2, #2
 8000eb6:	431a      	orrs	r2, r3
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8000ebc:	46c0      	nop			@ (mov r8, r8)
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	b002      	add	sp, #8
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	7fffffe8 	.word	0x7fffffe8

08000ec8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	689b      	ldr	r3, [r3, #8]
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	2b01      	cmp	r3, #1
 8000eda:	d101      	bne.n	8000ee0 <LL_ADC_IsEnabled+0x18>
 8000edc:	2301      	movs	r3, #1
 8000ede:	e000      	b.n	8000ee2 <LL_ADC_IsEnabled+0x1a>
 8000ee0:	2300      	movs	r3, #0
}
 8000ee2:	0018      	movs	r0, r3
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	b002      	add	sp, #8
 8000ee8:	bd80      	pop	{r7, pc}

08000eea <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8000eea:	b580      	push	{r7, lr}
 8000eec:	b082      	sub	sp, #8
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	689b      	ldr	r3, [r3, #8]
 8000ef6:	2202      	movs	r2, #2
 8000ef8:	4013      	ands	r3, r2
 8000efa:	2b02      	cmp	r3, #2
 8000efc:	d101      	bne.n	8000f02 <LL_ADC_IsDisableOngoing+0x18>
 8000efe:	2301      	movs	r3, #1
 8000f00:	e000      	b.n	8000f04 <LL_ADC_IsDisableOngoing+0x1a>
 8000f02:	2300      	movs	r3, #0
}
 8000f04:	0018      	movs	r0, r3
 8000f06:	46bd      	mov	sp, r7
 8000f08:	b002      	add	sp, #8
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	689b      	ldr	r3, [r3, #8]
 8000f18:	4a04      	ldr	r2, [pc, #16]	@ (8000f2c <LL_ADC_REG_StartConversion+0x20>)
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	2204      	movs	r2, #4
 8000f1e:	431a      	orrs	r2, r3
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000f24:	46c0      	nop			@ (mov r8, r8)
 8000f26:	46bd      	mov	sp, r7
 8000f28:	b002      	add	sp, #8
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	7fffffe8 	.word	0x7fffffe8

08000f30 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	689b      	ldr	r3, [r3, #8]
 8000f3c:	4a04      	ldr	r2, [pc, #16]	@ (8000f50 <LL_ADC_REG_StopConversion+0x20>)
 8000f3e:	4013      	ands	r3, r2
 8000f40:	2210      	movs	r2, #16
 8000f42:	431a      	orrs	r2, r3
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8000f48:	46c0      	nop			@ (mov r8, r8)
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	b002      	add	sp, #8
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	7fffffe8 	.word	0x7fffffe8

08000f54 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	689b      	ldr	r3, [r3, #8]
 8000f60:	2204      	movs	r2, #4
 8000f62:	4013      	ands	r3, r2
 8000f64:	2b04      	cmp	r3, #4
 8000f66:	d101      	bne.n	8000f6c <LL_ADC_REG_IsConversionOngoing+0x18>
 8000f68:	2301      	movs	r3, #1
 8000f6a:	e000      	b.n	8000f6e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000f6c:	2300      	movs	r3, #0
}
 8000f6e:	0018      	movs	r0, r3
 8000f70:	46bd      	mov	sp, r7
 8000f72:	b002      	add	sp, #8
 8000f74:	bd80      	pop	{r7, pc}
	...

08000f78 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b088      	sub	sp, #32
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f80:	231f      	movs	r3, #31
 8000f82:	18fb      	adds	r3, r7, r3
 8000f84:	2200      	movs	r2, #0
 8000f86:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000f90:	2300      	movs	r3, #0
 8000f92:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d101      	bne.n	8000f9e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e17f      	b.n	800129e <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d10a      	bne.n	8000fbc <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	0018      	movs	r0, r3
 8000faa:	f7ff fc6d 	bl	8000888 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2254      	movs	r2, #84	@ 0x54
 8000fb8:	2100      	movs	r1, #0
 8000fba:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	0018      	movs	r0, r3
 8000fc2:	f7ff ff49 	bl	8000e58 <LL_ADC_IsInternalRegulatorEnabled>
 8000fc6:	1e03      	subs	r3, r0, #0
 8000fc8:	d115      	bne.n	8000ff6 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	0018      	movs	r0, r3
 8000fd0:	f7ff ff2e 	bl	8000e30 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000fd4:	4bb4      	ldr	r3, [pc, #720]	@ (80012a8 <HAL_ADC_Init+0x330>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	49b4      	ldr	r1, [pc, #720]	@ (80012ac <HAL_ADC_Init+0x334>)
 8000fda:	0018      	movs	r0, r3
 8000fdc:	f7ff f890 	bl	8000100 <__udivsi3>
 8000fe0:	0003      	movs	r3, r0
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	005b      	lsls	r3, r3, #1
 8000fe6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000fe8:	e002      	b.n	8000ff0 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	3b01      	subs	r3, #1
 8000fee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d1f9      	bne.n	8000fea <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	0018      	movs	r0, r3
 8000ffc:	f7ff ff2c 	bl	8000e58 <LL_ADC_IsInternalRegulatorEnabled>
 8001000:	1e03      	subs	r3, r0, #0
 8001002:	d10f      	bne.n	8001024 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001008:	2210      	movs	r2, #16
 800100a:	431a      	orrs	r2, r3
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001014:	2201      	movs	r2, #1
 8001016:	431a      	orrs	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800101c:	231f      	movs	r3, #31
 800101e:	18fb      	adds	r3, r7, r3
 8001020:	2201      	movs	r2, #1
 8001022:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	0018      	movs	r0, r3
 800102a:	f7ff ff93 	bl	8000f54 <LL_ADC_REG_IsConversionOngoing>
 800102e:	0003      	movs	r3, r0
 8001030:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001036:	2210      	movs	r2, #16
 8001038:	4013      	ands	r3, r2
 800103a:	d000      	beq.n	800103e <HAL_ADC_Init+0xc6>
 800103c:	e122      	b.n	8001284 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800103e:	693b      	ldr	r3, [r7, #16]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d000      	beq.n	8001046 <HAL_ADC_Init+0xce>
 8001044:	e11e      	b.n	8001284 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800104a:	4a99      	ldr	r2, [pc, #612]	@ (80012b0 <HAL_ADC_Init+0x338>)
 800104c:	4013      	ands	r3, r2
 800104e:	2202      	movs	r2, #2
 8001050:	431a      	orrs	r2, r3
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	0018      	movs	r0, r3
 800105c:	f7ff ff34 	bl	8000ec8 <LL_ADC_IsEnabled>
 8001060:	1e03      	subs	r3, r0, #0
 8001062:	d000      	beq.n	8001066 <HAL_ADC_Init+0xee>
 8001064:	e0ad      	b.n	80011c2 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	7e1b      	ldrb	r3, [r3, #24]
 800106e:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001070:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	7e5b      	ldrb	r3, [r3, #25]
 8001076:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001078:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	7e9b      	ldrb	r3, [r3, #26]
 800107e:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001080:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001086:	2b00      	cmp	r3, #0
 8001088:	d002      	beq.n	8001090 <HAL_ADC_Init+0x118>
 800108a:	2380      	movs	r3, #128	@ 0x80
 800108c:	015b      	lsls	r3, r3, #5
 800108e:	e000      	b.n	8001092 <HAL_ADC_Init+0x11a>
 8001090:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001092:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001098:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	691b      	ldr	r3, [r3, #16]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	da04      	bge.n	80010ac <HAL_ADC_Init+0x134>
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	691b      	ldr	r3, [r3, #16]
 80010a6:	005b      	lsls	r3, r3, #1
 80010a8:	085b      	lsrs	r3, r3, #1
 80010aa:	e001      	b.n	80010b0 <HAL_ADC_Init+0x138>
 80010ac:	2380      	movs	r3, #128	@ 0x80
 80010ae:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80010b0:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	212c      	movs	r1, #44	@ 0x2c
 80010b6:	5c5b      	ldrb	r3, [r3, r1]
 80010b8:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80010ba:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80010bc:	69ba      	ldr	r2, [r7, #24]
 80010be:	4313      	orrs	r3, r2
 80010c0:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2220      	movs	r2, #32
 80010c6:	5c9b      	ldrb	r3, [r3, r2]
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d115      	bne.n	80010f8 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	7e9b      	ldrb	r3, [r3, #26]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d105      	bne.n	80010e0 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80010d4:	69bb      	ldr	r3, [r7, #24]
 80010d6:	2280      	movs	r2, #128	@ 0x80
 80010d8:	0252      	lsls	r2, r2, #9
 80010da:	4313      	orrs	r3, r2
 80010dc:	61bb      	str	r3, [r7, #24]
 80010de:	e00b      	b.n	80010f8 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010e4:	2220      	movs	r2, #32
 80010e6:	431a      	orrs	r2, r3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010f0:	2201      	movs	r2, #1
 80010f2:	431a      	orrs	r2, r3
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d00a      	beq.n	8001116 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001104:	23e0      	movs	r3, #224	@ 0xe0
 8001106:	005b      	lsls	r3, r3, #1
 8001108:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800110e:	4313      	orrs	r3, r2
 8001110:	69ba      	ldr	r2, [r7, #24]
 8001112:	4313      	orrs	r3, r2
 8001114:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	68db      	ldr	r3, [r3, #12]
 800111c:	4a65      	ldr	r2, [pc, #404]	@ (80012b4 <HAL_ADC_Init+0x33c>)
 800111e:	4013      	ands	r3, r2
 8001120:	0019      	movs	r1, r3
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	69ba      	ldr	r2, [r7, #24]
 8001128:	430a      	orrs	r2, r1
 800112a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	0f9b      	lsrs	r3, r3, #30
 8001132:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001138:	4313      	orrs	r3, r2
 800113a:	697a      	ldr	r2, [r7, #20]
 800113c:	4313      	orrs	r3, r2
 800113e:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	223c      	movs	r2, #60	@ 0x3c
 8001144:	5c9b      	ldrb	r3, [r3, r2]
 8001146:	2b01      	cmp	r3, #1
 8001148:	d111      	bne.n	800116e <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	0f9b      	lsrs	r3, r3, #30
 8001150:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001156:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 800115c:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8001162:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	4313      	orrs	r3, r2
 8001168:	2201      	movs	r2, #1
 800116a:	4313      	orrs	r3, r2
 800116c:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	691b      	ldr	r3, [r3, #16]
 8001174:	4a50      	ldr	r2, [pc, #320]	@ (80012b8 <HAL_ADC_Init+0x340>)
 8001176:	4013      	ands	r3, r2
 8001178:	0019      	movs	r1, r3
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	697a      	ldr	r2, [r7, #20]
 8001180:	430a      	orrs	r2, r1
 8001182:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	685a      	ldr	r2, [r3, #4]
 8001188:	23c0      	movs	r3, #192	@ 0xc0
 800118a:	061b      	lsls	r3, r3, #24
 800118c:	429a      	cmp	r2, r3
 800118e:	d018      	beq.n	80011c2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001194:	2380      	movs	r3, #128	@ 0x80
 8001196:	05db      	lsls	r3, r3, #23
 8001198:	429a      	cmp	r2, r3
 800119a:	d012      	beq.n	80011c2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80011a0:	2380      	movs	r3, #128	@ 0x80
 80011a2:	061b      	lsls	r3, r3, #24
 80011a4:	429a      	cmp	r2, r3
 80011a6:	d00c      	beq.n	80011c2 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80011a8:	4b44      	ldr	r3, [pc, #272]	@ (80012bc <HAL_ADC_Init+0x344>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a44      	ldr	r2, [pc, #272]	@ (80012c0 <HAL_ADC_Init+0x348>)
 80011ae:	4013      	ands	r3, r2
 80011b0:	0019      	movs	r1, r3
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	685a      	ldr	r2, [r3, #4]
 80011b6:	23f0      	movs	r3, #240	@ 0xf0
 80011b8:	039b      	lsls	r3, r3, #14
 80011ba:	401a      	ands	r2, r3
 80011bc:	4b3f      	ldr	r3, [pc, #252]	@ (80012bc <HAL_ADC_Init+0x344>)
 80011be:	430a      	orrs	r2, r1
 80011c0:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6818      	ldr	r0, [r3, #0]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011ca:	001a      	movs	r2, r3
 80011cc:	2100      	movs	r1, #0
 80011ce:	f7ff fd8a 	bl	8000ce6 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6818      	ldr	r0, [r3, #0]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011da:	493a      	ldr	r1, [pc, #232]	@ (80012c4 <HAL_ADC_Init+0x34c>)
 80011dc:	001a      	movs	r2, r3
 80011de:	f7ff fd82 	bl	8000ce6 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	691b      	ldr	r3, [r3, #16]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d109      	bne.n	80011fe <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	2110      	movs	r1, #16
 80011f6:	4249      	negs	r1, r1
 80011f8:	430a      	orrs	r2, r1
 80011fa:	629a      	str	r2, [r3, #40]	@ 0x28
 80011fc:	e018      	b.n	8001230 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	691a      	ldr	r2, [r3, #16]
 8001202:	2380      	movs	r3, #128	@ 0x80
 8001204:	039b      	lsls	r3, r3, #14
 8001206:	429a      	cmp	r2, r3
 8001208:	d112      	bne.n	8001230 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	69db      	ldr	r3, [r3, #28]
 8001214:	3b01      	subs	r3, #1
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	221c      	movs	r2, #28
 800121a:	4013      	ands	r3, r2
 800121c:	2210      	movs	r2, #16
 800121e:	4252      	negs	r2, r2
 8001220:	409a      	lsls	r2, r3
 8001222:	0011      	movs	r1, r2
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	430a      	orrs	r2, r1
 800122e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	2100      	movs	r1, #0
 8001236:	0018      	movs	r0, r3
 8001238:	f7ff fd72 	bl	8000d20 <LL_ADC_GetSamplingTimeCommonChannels>
 800123c:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001242:	429a      	cmp	r2, r3
 8001244:	d10b      	bne.n	800125e <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2200      	movs	r2, #0
 800124a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001250:	2203      	movs	r2, #3
 8001252:	4393      	bics	r3, r2
 8001254:	2201      	movs	r2, #1
 8001256:	431a      	orrs	r2, r3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800125c:	e01c      	b.n	8001298 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001262:	2212      	movs	r2, #18
 8001264:	4393      	bics	r3, r2
 8001266:	2210      	movs	r2, #16
 8001268:	431a      	orrs	r2, r3
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001272:	2201      	movs	r2, #1
 8001274:	431a      	orrs	r2, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800127a:	231f      	movs	r3, #31
 800127c:	18fb      	adds	r3, r7, r3
 800127e:	2201      	movs	r2, #1
 8001280:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001282:	e009      	b.n	8001298 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001288:	2210      	movs	r2, #16
 800128a:	431a      	orrs	r2, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001290:	231f      	movs	r3, #31
 8001292:	18fb      	adds	r3, r7, r3
 8001294:	2201      	movs	r2, #1
 8001296:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001298:	231f      	movs	r3, #31
 800129a:	18fb      	adds	r3, r7, r3
 800129c:	781b      	ldrb	r3, [r3, #0]
}
 800129e:	0018      	movs	r0, r3
 80012a0:	46bd      	mov	sp, r7
 80012a2:	b008      	add	sp, #32
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	46c0      	nop			@ (mov r8, r8)
 80012a8:	20000000 	.word	0x20000000
 80012ac:	00030d40 	.word	0x00030d40
 80012b0:	fffffefd 	.word	0xfffffefd
 80012b4:	ffde0201 	.word	0xffde0201
 80012b8:	1ffffc02 	.word	0x1ffffc02
 80012bc:	40012708 	.word	0x40012708
 80012c0:	ffc3ffff 	.word	0xffc3ffff
 80012c4:	07ffff04 	.word	0x07ffff04

080012c8 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80012c8:	b5b0      	push	{r4, r5, r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	0018      	movs	r0, r3
 80012d6:	f7ff fe3d 	bl	8000f54 <LL_ADC_REG_IsConversionOngoing>
 80012da:	1e03      	subs	r3, r0, #0
 80012dc:	d135      	bne.n	800134a <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2254      	movs	r2, #84	@ 0x54
 80012e2:	5c9b      	ldrb	r3, [r3, r2]
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d101      	bne.n	80012ec <HAL_ADC_Start+0x24>
 80012e8:	2302      	movs	r3, #2
 80012ea:	e035      	b.n	8001358 <HAL_ADC_Start+0x90>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2254      	movs	r2, #84	@ 0x54
 80012f0:	2101      	movs	r1, #1
 80012f2:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80012f4:	250f      	movs	r5, #15
 80012f6:	197c      	adds	r4, r7, r5
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	0018      	movs	r0, r3
 80012fc:	f000 fb28 	bl	8001950 <ADC_Enable>
 8001300:	0003      	movs	r3, r0
 8001302:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001304:	197b      	adds	r3, r7, r5
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d119      	bne.n	8001340 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001310:	4a13      	ldr	r2, [pc, #76]	@ (8001360 <HAL_ADC_Start+0x98>)
 8001312:	4013      	ands	r3, r2
 8001314:	2280      	movs	r2, #128	@ 0x80
 8001316:	0052      	lsls	r2, r2, #1
 8001318:	431a      	orrs	r2, r3
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	2200      	movs	r2, #0
 8001322:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	221c      	movs	r2, #28
 800132a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2254      	movs	r2, #84	@ 0x54
 8001330:	2100      	movs	r1, #0
 8001332:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	0018      	movs	r0, r3
 800133a:	f7ff fde7 	bl	8000f0c <LL_ADC_REG_StartConversion>
 800133e:	e008      	b.n	8001352 <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2254      	movs	r2, #84	@ 0x54
 8001344:	2100      	movs	r1, #0
 8001346:	5499      	strb	r1, [r3, r2]
 8001348:	e003      	b.n	8001352 <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800134a:	230f      	movs	r3, #15
 800134c:	18fb      	adds	r3, r7, r3
 800134e:	2202      	movs	r2, #2
 8001350:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001352:	230f      	movs	r3, #15
 8001354:	18fb      	adds	r3, r7, r3
 8001356:	781b      	ldrb	r3, [r3, #0]
}
 8001358:	0018      	movs	r0, r3
 800135a:	46bd      	mov	sp, r7
 800135c:	b004      	add	sp, #16
 800135e:	bdb0      	pop	{r4, r5, r7, pc}
 8001360:	fffff0fe 	.word	0xfffff0fe

08001364 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001364:	b5b0      	push	{r4, r5, r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2254      	movs	r2, #84	@ 0x54
 8001370:	5c9b      	ldrb	r3, [r3, r2]
 8001372:	2b01      	cmp	r3, #1
 8001374:	d101      	bne.n	800137a <HAL_ADC_Stop+0x16>
 8001376:	2302      	movs	r3, #2
 8001378:	e029      	b.n	80013ce <HAL_ADC_Stop+0x6a>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2254      	movs	r2, #84	@ 0x54
 800137e:	2101      	movs	r1, #1
 8001380:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8001382:	250f      	movs	r5, #15
 8001384:	197c      	adds	r4, r7, r5
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	0018      	movs	r0, r3
 800138a:	f000 fa9f 	bl	80018cc <ADC_ConversionStop>
 800138e:	0003      	movs	r3, r0
 8001390:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001392:	197b      	adds	r3, r7, r5
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d112      	bne.n	80013c0 <HAL_ADC_Stop+0x5c>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800139a:	197c      	adds	r4, r7, r5
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	0018      	movs	r0, r3
 80013a0:	f000 fb5c 	bl	8001a5c <ADC_Disable>
 80013a4:	0003      	movs	r3, r0
 80013a6:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80013a8:	197b      	adds	r3, r7, r5
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d107      	bne.n	80013c0 <HAL_ADC_Stop+0x5c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013b4:	4a08      	ldr	r2, [pc, #32]	@ (80013d8 <HAL_ADC_Stop+0x74>)
 80013b6:	4013      	ands	r3, r2
 80013b8:	2201      	movs	r2, #1
 80013ba:	431a      	orrs	r2, r3
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2254      	movs	r2, #84	@ 0x54
 80013c4:	2100      	movs	r1, #0
 80013c6:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80013c8:	230f      	movs	r3, #15
 80013ca:	18fb      	adds	r3, r7, r3
 80013cc:	781b      	ldrb	r3, [r3, #0]
}
 80013ce:	0018      	movs	r0, r3
 80013d0:	46bd      	mov	sp, r7
 80013d2:	b004      	add	sp, #16
 80013d4:	bdb0      	pop	{r4, r5, r7, pc}
 80013d6:	46c0      	nop			@ (mov r8, r8)
 80013d8:	fffffefe 	.word	0xfffffefe

080013dc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	695b      	ldr	r3, [r3, #20]
 80013ea:	2b08      	cmp	r3, #8
 80013ec:	d102      	bne.n	80013f4 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 80013ee:	2308      	movs	r3, #8
 80013f0:	60fb      	str	r3, [r7, #12]
 80013f2:	e00f      	b.n	8001414 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	68db      	ldr	r3, [r3, #12]
 80013fa:	2201      	movs	r2, #1
 80013fc:	4013      	ands	r3, r2
 80013fe:	d007      	beq.n	8001410 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001404:	2220      	movs	r2, #32
 8001406:	431a      	orrs	r2, r3
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	e072      	b.n	80014f6 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8001410:	2304      	movs	r3, #4
 8001412:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001414:	f7ff fbfc 	bl	8000c10 <HAL_GetTick>
 8001418:	0003      	movs	r3, r0
 800141a:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800141c:	e01f      	b.n	800145e <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	3301      	adds	r3, #1
 8001422:	d01c      	beq.n	800145e <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001424:	f7ff fbf4 	bl	8000c10 <HAL_GetTick>
 8001428:	0002      	movs	r2, r0
 800142a:	68bb      	ldr	r3, [r7, #8]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	683a      	ldr	r2, [r7, #0]
 8001430:	429a      	cmp	r2, r3
 8001432:	d302      	bcc.n	800143a <HAL_ADC_PollForConversion+0x5e>
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d111      	bne.n	800145e <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	68fa      	ldr	r2, [r7, #12]
 8001442:	4013      	ands	r3, r2
 8001444:	d10b      	bne.n	800145e <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800144a:	2204      	movs	r2, #4
 800144c:	431a      	orrs	r2, r3
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2254      	movs	r2, #84	@ 0x54
 8001456:	2100      	movs	r1, #0
 8001458:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800145a:	2303      	movs	r3, #3
 800145c:	e04b      	b.n	80014f6 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	68fa      	ldr	r2, [r7, #12]
 8001466:	4013      	ands	r3, r2
 8001468:	d0d9      	beq.n	800141e <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800146e:	2280      	movs	r2, #128	@ 0x80
 8001470:	0092      	lsls	r2, r2, #2
 8001472:	431a      	orrs	r2, r3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	0018      	movs	r0, r3
 800147e:	f7ff fc66 	bl	8000d4e <LL_ADC_REG_IsTriggerSourceSWStart>
 8001482:	1e03      	subs	r3, r0, #0
 8001484:	d02e      	beq.n	80014e4 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	7e9b      	ldrb	r3, [r3, #26]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d12a      	bne.n	80014e4 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	2208      	movs	r2, #8
 8001496:	4013      	ands	r3, r2
 8001498:	2b08      	cmp	r3, #8
 800149a:	d123      	bne.n	80014e4 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	0018      	movs	r0, r3
 80014a2:	f7ff fd57 	bl	8000f54 <LL_ADC_REG_IsConversionOngoing>
 80014a6:	1e03      	subs	r3, r0, #0
 80014a8:	d110      	bne.n	80014cc <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	685a      	ldr	r2, [r3, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	210c      	movs	r1, #12
 80014b6:	438a      	bics	r2, r1
 80014b8:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014be:	4a10      	ldr	r2, [pc, #64]	@ (8001500 <HAL_ADC_PollForConversion+0x124>)
 80014c0:	4013      	ands	r3, r2
 80014c2:	2201      	movs	r2, #1
 80014c4:	431a      	orrs	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	659a      	str	r2, [r3, #88]	@ 0x58
 80014ca:	e00b      	b.n	80014e4 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014d0:	2220      	movs	r2, #32
 80014d2:	431a      	orrs	r2, r3
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014dc:	2201      	movs	r2, #1
 80014de:	431a      	orrs	r2, r3
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	7e1b      	ldrb	r3, [r3, #24]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d103      	bne.n	80014f4 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	220c      	movs	r2, #12
 80014f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80014f4:	2300      	movs	r3, #0
}
 80014f6:	0018      	movs	r0, r3
 80014f8:	46bd      	mov	sp, r7
 80014fa:	b004      	add	sp, #16
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	46c0      	nop			@ (mov r8, r8)
 8001500:	fffffefe 	.word	0xfffffefe

08001504 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001512:	0018      	movs	r0, r3
 8001514:	46bd      	mov	sp, r7
 8001516:	b002      	add	sp, #8
 8001518:	bd80      	pop	{r7, pc}
	...

0800151c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
 8001524:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001526:	2317      	movs	r3, #23
 8001528:	18fb      	adds	r3, r7, r3
 800152a:	2200      	movs	r2, #0
 800152c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800152e:	2300      	movs	r3, #0
 8001530:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2254      	movs	r2, #84	@ 0x54
 8001536:	5c9b      	ldrb	r3, [r3, r2]
 8001538:	2b01      	cmp	r3, #1
 800153a:	d101      	bne.n	8001540 <HAL_ADC_ConfigChannel+0x24>
 800153c:	2302      	movs	r3, #2
 800153e:	e1c0      	b.n	80018c2 <HAL_ADC_ConfigChannel+0x3a6>
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2254      	movs	r2, #84	@ 0x54
 8001544:	2101      	movs	r1, #1
 8001546:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	0018      	movs	r0, r3
 800154e:	f7ff fd01 	bl	8000f54 <LL_ADC_REG_IsConversionOngoing>
 8001552:	1e03      	subs	r3, r0, #0
 8001554:	d000      	beq.n	8001558 <HAL_ADC_ConfigChannel+0x3c>
 8001556:	e1a3      	b.n	80018a0 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	2b02      	cmp	r3, #2
 800155e:	d100      	bne.n	8001562 <HAL_ADC_ConfigChannel+0x46>
 8001560:	e143      	b.n	80017ea <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	691a      	ldr	r2, [r3, #16]
 8001566:	2380      	movs	r3, #128	@ 0x80
 8001568:	061b      	lsls	r3, r3, #24
 800156a:	429a      	cmp	r2, r3
 800156c:	d004      	beq.n	8001578 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001572:	4ac1      	ldr	r2, [pc, #772]	@ (8001878 <HAL_ADC_ConfigChannel+0x35c>)
 8001574:	4293      	cmp	r3, r2
 8001576:	d108      	bne.n	800158a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	0019      	movs	r1, r3
 8001582:	0010      	movs	r0, r2
 8001584:	f7ff fc14 	bl	8000db0 <LL_ADC_REG_SetSequencerChAdd>
 8001588:	e0c9      	b.n	800171e <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	211f      	movs	r1, #31
 8001594:	400b      	ands	r3, r1
 8001596:	210f      	movs	r1, #15
 8001598:	4099      	lsls	r1, r3
 800159a:	000b      	movs	r3, r1
 800159c:	43db      	mvns	r3, r3
 800159e:	4013      	ands	r3, r2
 80015a0:	0019      	movs	r1, r3
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	035b      	lsls	r3, r3, #13
 80015a8:	0b5b      	lsrs	r3, r3, #13
 80015aa:	d105      	bne.n	80015b8 <HAL_ADC_ConfigChannel+0x9c>
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	0e9b      	lsrs	r3, r3, #26
 80015b2:	221f      	movs	r2, #31
 80015b4:	4013      	ands	r3, r2
 80015b6:	e098      	b.n	80016ea <HAL_ADC_ConfigChannel+0x1ce>
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2201      	movs	r2, #1
 80015be:	4013      	ands	r3, r2
 80015c0:	d000      	beq.n	80015c4 <HAL_ADC_ConfigChannel+0xa8>
 80015c2:	e091      	b.n	80016e8 <HAL_ADC_ConfigChannel+0x1cc>
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	2202      	movs	r2, #2
 80015ca:	4013      	ands	r3, r2
 80015cc:	d000      	beq.n	80015d0 <HAL_ADC_ConfigChannel+0xb4>
 80015ce:	e089      	b.n	80016e4 <HAL_ADC_ConfigChannel+0x1c8>
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	2204      	movs	r2, #4
 80015d6:	4013      	ands	r3, r2
 80015d8:	d000      	beq.n	80015dc <HAL_ADC_ConfigChannel+0xc0>
 80015da:	e081      	b.n	80016e0 <HAL_ADC_ConfigChannel+0x1c4>
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	2208      	movs	r2, #8
 80015e2:	4013      	ands	r3, r2
 80015e4:	d000      	beq.n	80015e8 <HAL_ADC_ConfigChannel+0xcc>
 80015e6:	e079      	b.n	80016dc <HAL_ADC_ConfigChannel+0x1c0>
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2210      	movs	r2, #16
 80015ee:	4013      	ands	r3, r2
 80015f0:	d000      	beq.n	80015f4 <HAL_ADC_ConfigChannel+0xd8>
 80015f2:	e071      	b.n	80016d8 <HAL_ADC_ConfigChannel+0x1bc>
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2220      	movs	r2, #32
 80015fa:	4013      	ands	r3, r2
 80015fc:	d000      	beq.n	8001600 <HAL_ADC_ConfigChannel+0xe4>
 80015fe:	e069      	b.n	80016d4 <HAL_ADC_ConfigChannel+0x1b8>
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2240      	movs	r2, #64	@ 0x40
 8001606:	4013      	ands	r3, r2
 8001608:	d000      	beq.n	800160c <HAL_ADC_ConfigChannel+0xf0>
 800160a:	e061      	b.n	80016d0 <HAL_ADC_ConfigChannel+0x1b4>
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2280      	movs	r2, #128	@ 0x80
 8001612:	4013      	ands	r3, r2
 8001614:	d000      	beq.n	8001618 <HAL_ADC_ConfigChannel+0xfc>
 8001616:	e059      	b.n	80016cc <HAL_ADC_ConfigChannel+0x1b0>
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	2380      	movs	r3, #128	@ 0x80
 800161e:	005b      	lsls	r3, r3, #1
 8001620:	4013      	ands	r3, r2
 8001622:	d151      	bne.n	80016c8 <HAL_ADC_ConfigChannel+0x1ac>
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	2380      	movs	r3, #128	@ 0x80
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	4013      	ands	r3, r2
 800162e:	d149      	bne.n	80016c4 <HAL_ADC_ConfigChannel+0x1a8>
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	2380      	movs	r3, #128	@ 0x80
 8001636:	00db      	lsls	r3, r3, #3
 8001638:	4013      	ands	r3, r2
 800163a:	d141      	bne.n	80016c0 <HAL_ADC_ConfigChannel+0x1a4>
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	2380      	movs	r3, #128	@ 0x80
 8001642:	011b      	lsls	r3, r3, #4
 8001644:	4013      	ands	r3, r2
 8001646:	d139      	bne.n	80016bc <HAL_ADC_ConfigChannel+0x1a0>
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	2380      	movs	r3, #128	@ 0x80
 800164e:	015b      	lsls	r3, r3, #5
 8001650:	4013      	ands	r3, r2
 8001652:	d131      	bne.n	80016b8 <HAL_ADC_ConfigChannel+0x19c>
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	2380      	movs	r3, #128	@ 0x80
 800165a:	019b      	lsls	r3, r3, #6
 800165c:	4013      	ands	r3, r2
 800165e:	d129      	bne.n	80016b4 <HAL_ADC_ConfigChannel+0x198>
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	2380      	movs	r3, #128	@ 0x80
 8001666:	01db      	lsls	r3, r3, #7
 8001668:	4013      	ands	r3, r2
 800166a:	d121      	bne.n	80016b0 <HAL_ADC_ConfigChannel+0x194>
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	2380      	movs	r3, #128	@ 0x80
 8001672:	021b      	lsls	r3, r3, #8
 8001674:	4013      	ands	r3, r2
 8001676:	d119      	bne.n	80016ac <HAL_ADC_ConfigChannel+0x190>
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	2380      	movs	r3, #128	@ 0x80
 800167e:	025b      	lsls	r3, r3, #9
 8001680:	4013      	ands	r3, r2
 8001682:	d111      	bne.n	80016a8 <HAL_ADC_ConfigChannel+0x18c>
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	2380      	movs	r3, #128	@ 0x80
 800168a:	029b      	lsls	r3, r3, #10
 800168c:	4013      	ands	r3, r2
 800168e:	d109      	bne.n	80016a4 <HAL_ADC_ConfigChannel+0x188>
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	2380      	movs	r3, #128	@ 0x80
 8001696:	02db      	lsls	r3, r3, #11
 8001698:	4013      	ands	r3, r2
 800169a:	d001      	beq.n	80016a0 <HAL_ADC_ConfigChannel+0x184>
 800169c:	2312      	movs	r3, #18
 800169e:	e024      	b.n	80016ea <HAL_ADC_ConfigChannel+0x1ce>
 80016a0:	2300      	movs	r3, #0
 80016a2:	e022      	b.n	80016ea <HAL_ADC_ConfigChannel+0x1ce>
 80016a4:	2311      	movs	r3, #17
 80016a6:	e020      	b.n	80016ea <HAL_ADC_ConfigChannel+0x1ce>
 80016a8:	2310      	movs	r3, #16
 80016aa:	e01e      	b.n	80016ea <HAL_ADC_ConfigChannel+0x1ce>
 80016ac:	230f      	movs	r3, #15
 80016ae:	e01c      	b.n	80016ea <HAL_ADC_ConfigChannel+0x1ce>
 80016b0:	230e      	movs	r3, #14
 80016b2:	e01a      	b.n	80016ea <HAL_ADC_ConfigChannel+0x1ce>
 80016b4:	230d      	movs	r3, #13
 80016b6:	e018      	b.n	80016ea <HAL_ADC_ConfigChannel+0x1ce>
 80016b8:	230c      	movs	r3, #12
 80016ba:	e016      	b.n	80016ea <HAL_ADC_ConfigChannel+0x1ce>
 80016bc:	230b      	movs	r3, #11
 80016be:	e014      	b.n	80016ea <HAL_ADC_ConfigChannel+0x1ce>
 80016c0:	230a      	movs	r3, #10
 80016c2:	e012      	b.n	80016ea <HAL_ADC_ConfigChannel+0x1ce>
 80016c4:	2309      	movs	r3, #9
 80016c6:	e010      	b.n	80016ea <HAL_ADC_ConfigChannel+0x1ce>
 80016c8:	2308      	movs	r3, #8
 80016ca:	e00e      	b.n	80016ea <HAL_ADC_ConfigChannel+0x1ce>
 80016cc:	2307      	movs	r3, #7
 80016ce:	e00c      	b.n	80016ea <HAL_ADC_ConfigChannel+0x1ce>
 80016d0:	2306      	movs	r3, #6
 80016d2:	e00a      	b.n	80016ea <HAL_ADC_ConfigChannel+0x1ce>
 80016d4:	2305      	movs	r3, #5
 80016d6:	e008      	b.n	80016ea <HAL_ADC_ConfigChannel+0x1ce>
 80016d8:	2304      	movs	r3, #4
 80016da:	e006      	b.n	80016ea <HAL_ADC_ConfigChannel+0x1ce>
 80016dc:	2303      	movs	r3, #3
 80016de:	e004      	b.n	80016ea <HAL_ADC_ConfigChannel+0x1ce>
 80016e0:	2302      	movs	r3, #2
 80016e2:	e002      	b.n	80016ea <HAL_ADC_ConfigChannel+0x1ce>
 80016e4:	2301      	movs	r3, #1
 80016e6:	e000      	b.n	80016ea <HAL_ADC_ConfigChannel+0x1ce>
 80016e8:	2300      	movs	r3, #0
 80016ea:	683a      	ldr	r2, [r7, #0]
 80016ec:	6852      	ldr	r2, [r2, #4]
 80016ee:	201f      	movs	r0, #31
 80016f0:	4002      	ands	r2, r0
 80016f2:	4093      	lsls	r3, r2
 80016f4:	000a      	movs	r2, r1
 80016f6:	431a      	orrs	r2, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	089b      	lsrs	r3, r3, #2
 8001702:	1c5a      	adds	r2, r3, #1
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	69db      	ldr	r3, [r3, #28]
 8001708:	429a      	cmp	r2, r3
 800170a:	d808      	bhi.n	800171e <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6818      	ldr	r0, [r3, #0]
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	6859      	ldr	r1, [r3, #4]
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	001a      	movs	r2, r3
 800171a:	f7ff fb29 	bl	8000d70 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6818      	ldr	r0, [r3, #0]
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	6819      	ldr	r1, [r3, #0]
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	001a      	movs	r2, r3
 800172c:	f7ff fb64 	bl	8000df8 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2b00      	cmp	r3, #0
 8001736:	db00      	blt.n	800173a <HAL_ADC_ConfigChannel+0x21e>
 8001738:	e0bc      	b.n	80018b4 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800173a:	4b50      	ldr	r3, [pc, #320]	@ (800187c <HAL_ADC_ConfigChannel+0x360>)
 800173c:	0018      	movs	r0, r3
 800173e:	f7ff fac5 	bl	8000ccc <LL_ADC_GetCommonPathInternalCh>
 8001742:	0003      	movs	r3, r0
 8001744:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a4d      	ldr	r2, [pc, #308]	@ (8001880 <HAL_ADC_ConfigChannel+0x364>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d122      	bne.n	8001796 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001750:	693a      	ldr	r2, [r7, #16]
 8001752:	2380      	movs	r3, #128	@ 0x80
 8001754:	041b      	lsls	r3, r3, #16
 8001756:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001758:	d11d      	bne.n	8001796 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	2280      	movs	r2, #128	@ 0x80
 800175e:	0412      	lsls	r2, r2, #16
 8001760:	4313      	orrs	r3, r2
 8001762:	4a46      	ldr	r2, [pc, #280]	@ (800187c <HAL_ADC_ConfigChannel+0x360>)
 8001764:	0019      	movs	r1, r3
 8001766:	0010      	movs	r0, r2
 8001768:	f7ff fa9c 	bl	8000ca4 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800176c:	4b45      	ldr	r3, [pc, #276]	@ (8001884 <HAL_ADC_ConfigChannel+0x368>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4945      	ldr	r1, [pc, #276]	@ (8001888 <HAL_ADC_ConfigChannel+0x36c>)
 8001772:	0018      	movs	r0, r3
 8001774:	f7fe fcc4 	bl	8000100 <__udivsi3>
 8001778:	0003      	movs	r3, r0
 800177a:	1c5a      	adds	r2, r3, #1
 800177c:	0013      	movs	r3, r2
 800177e:	005b      	lsls	r3, r3, #1
 8001780:	189b      	adds	r3, r3, r2
 8001782:	009b      	lsls	r3, r3, #2
 8001784:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001786:	e002      	b.n	800178e <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	3b01      	subs	r3, #1
 800178c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d1f9      	bne.n	8001788 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001794:	e08e      	b.n	80018b4 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a3c      	ldr	r2, [pc, #240]	@ (800188c <HAL_ADC_ConfigChannel+0x370>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d10e      	bne.n	80017be <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80017a0:	693a      	ldr	r2, [r7, #16]
 80017a2:	2380      	movs	r3, #128	@ 0x80
 80017a4:	045b      	lsls	r3, r3, #17
 80017a6:	4013      	ands	r3, r2
 80017a8:	d109      	bne.n	80017be <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	2280      	movs	r2, #128	@ 0x80
 80017ae:	0452      	lsls	r2, r2, #17
 80017b0:	4313      	orrs	r3, r2
 80017b2:	4a32      	ldr	r2, [pc, #200]	@ (800187c <HAL_ADC_ConfigChannel+0x360>)
 80017b4:	0019      	movs	r1, r3
 80017b6:	0010      	movs	r0, r2
 80017b8:	f7ff fa74 	bl	8000ca4 <LL_ADC_SetCommonPathInternalCh>
 80017bc:	e07a      	b.n	80018b4 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a33      	ldr	r2, [pc, #204]	@ (8001890 <HAL_ADC_ConfigChannel+0x374>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d000      	beq.n	80017ca <HAL_ADC_ConfigChannel+0x2ae>
 80017c8:	e074      	b.n	80018b4 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80017ca:	693a      	ldr	r2, [r7, #16]
 80017cc:	2380      	movs	r3, #128	@ 0x80
 80017ce:	03db      	lsls	r3, r3, #15
 80017d0:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80017d2:	d000      	beq.n	80017d6 <HAL_ADC_ConfigChannel+0x2ba>
 80017d4:	e06e      	b.n	80018b4 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	2280      	movs	r2, #128	@ 0x80
 80017da:	03d2      	lsls	r2, r2, #15
 80017dc:	4313      	orrs	r3, r2
 80017de:	4a27      	ldr	r2, [pc, #156]	@ (800187c <HAL_ADC_ConfigChannel+0x360>)
 80017e0:	0019      	movs	r1, r3
 80017e2:	0010      	movs	r0, r2
 80017e4:	f7ff fa5e 	bl	8000ca4 <LL_ADC_SetCommonPathInternalCh>
 80017e8:	e064      	b.n	80018b4 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	691a      	ldr	r2, [r3, #16]
 80017ee:	2380      	movs	r3, #128	@ 0x80
 80017f0:	061b      	lsls	r3, r3, #24
 80017f2:	429a      	cmp	r2, r3
 80017f4:	d004      	beq.n	8001800 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80017fa:	4a1f      	ldr	r2, [pc, #124]	@ (8001878 <HAL_ADC_ConfigChannel+0x35c>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d107      	bne.n	8001810 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	0019      	movs	r1, r3
 800180a:	0010      	movs	r0, r2
 800180c:	f7ff fae1 	bl	8000dd2 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	2b00      	cmp	r3, #0
 8001816:	da4d      	bge.n	80018b4 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001818:	4b18      	ldr	r3, [pc, #96]	@ (800187c <HAL_ADC_ConfigChannel+0x360>)
 800181a:	0018      	movs	r0, r3
 800181c:	f7ff fa56 	bl	8000ccc <LL_ADC_GetCommonPathInternalCh>
 8001820:	0003      	movs	r3, r0
 8001822:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a15      	ldr	r2, [pc, #84]	@ (8001880 <HAL_ADC_ConfigChannel+0x364>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d108      	bne.n	8001840 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	4a18      	ldr	r2, [pc, #96]	@ (8001894 <HAL_ADC_ConfigChannel+0x378>)
 8001832:	4013      	ands	r3, r2
 8001834:	4a11      	ldr	r2, [pc, #68]	@ (800187c <HAL_ADC_ConfigChannel+0x360>)
 8001836:	0019      	movs	r1, r3
 8001838:	0010      	movs	r0, r2
 800183a:	f7ff fa33 	bl	8000ca4 <LL_ADC_SetCommonPathInternalCh>
 800183e:	e039      	b.n	80018b4 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a11      	ldr	r2, [pc, #68]	@ (800188c <HAL_ADC_ConfigChannel+0x370>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d108      	bne.n	800185c <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	4a12      	ldr	r2, [pc, #72]	@ (8001898 <HAL_ADC_ConfigChannel+0x37c>)
 800184e:	4013      	ands	r3, r2
 8001850:	4a0a      	ldr	r2, [pc, #40]	@ (800187c <HAL_ADC_ConfigChannel+0x360>)
 8001852:	0019      	movs	r1, r3
 8001854:	0010      	movs	r0, r2
 8001856:	f7ff fa25 	bl	8000ca4 <LL_ADC_SetCommonPathInternalCh>
 800185a:	e02b      	b.n	80018b4 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a0b      	ldr	r2, [pc, #44]	@ (8001890 <HAL_ADC_ConfigChannel+0x374>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d126      	bne.n	80018b4 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	4a0c      	ldr	r2, [pc, #48]	@ (800189c <HAL_ADC_ConfigChannel+0x380>)
 800186a:	4013      	ands	r3, r2
 800186c:	4a03      	ldr	r2, [pc, #12]	@ (800187c <HAL_ADC_ConfigChannel+0x360>)
 800186e:	0019      	movs	r1, r3
 8001870:	0010      	movs	r0, r2
 8001872:	f7ff fa17 	bl	8000ca4 <LL_ADC_SetCommonPathInternalCh>
 8001876:	e01d      	b.n	80018b4 <HAL_ADC_ConfigChannel+0x398>
 8001878:	80000004 	.word	0x80000004
 800187c:	40012708 	.word	0x40012708
 8001880:	b0001000 	.word	0xb0001000
 8001884:	20000000 	.word	0x20000000
 8001888:	00030d40 	.word	0x00030d40
 800188c:	b8004000 	.word	0xb8004000
 8001890:	b4002000 	.word	0xb4002000
 8001894:	ff7fffff 	.word	0xff7fffff
 8001898:	feffffff 	.word	0xfeffffff
 800189c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018a4:	2220      	movs	r2, #32
 80018a6:	431a      	orrs	r2, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80018ac:	2317      	movs	r3, #23
 80018ae:	18fb      	adds	r3, r7, r3
 80018b0:	2201      	movs	r2, #1
 80018b2:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2254      	movs	r2, #84	@ 0x54
 80018b8:	2100      	movs	r1, #0
 80018ba:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80018bc:	2317      	movs	r3, #23
 80018be:	18fb      	adds	r3, r7, r3
 80018c0:	781b      	ldrb	r3, [r3, #0]
}
 80018c2:	0018      	movs	r0, r3
 80018c4:	46bd      	mov	sp, r7
 80018c6:	b006      	add	sp, #24
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	46c0      	nop			@ (mov r8, r8)

080018cc <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b084      	sub	sp, #16
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	0018      	movs	r0, r3
 80018da:	f7ff fb3b 	bl	8000f54 <LL_ADC_REG_IsConversionOngoing>
 80018de:	1e03      	subs	r3, r0, #0
 80018e0:	d031      	beq.n	8001946 <ADC_ConversionStop+0x7a>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	0018      	movs	r0, r3
 80018e8:	f7ff faff 	bl	8000eea <LL_ADC_IsDisableOngoing>
 80018ec:	1e03      	subs	r3, r0, #0
 80018ee:	d104      	bne.n	80018fa <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	0018      	movs	r0, r3
 80018f6:	f7ff fb1b 	bl	8000f30 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80018fa:	f7ff f989 	bl	8000c10 <HAL_GetTick>
 80018fe:	0003      	movs	r3, r0
 8001900:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8001902:	e01a      	b.n	800193a <ADC_ConversionStop+0x6e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001904:	f7ff f984 	bl	8000c10 <HAL_GetTick>
 8001908:	0002      	movs	r2, r0
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b02      	cmp	r3, #2
 8001910:	d913      	bls.n	800193a <ADC_ConversionStop+0x6e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	2204      	movs	r2, #4
 800191a:	4013      	ands	r3, r2
 800191c:	d00d      	beq.n	800193a <ADC_ConversionStop+0x6e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001922:	2210      	movs	r2, #16
 8001924:	431a      	orrs	r2, r3
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800192e:	2201      	movs	r2, #1
 8001930:	431a      	orrs	r2, r3
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e006      	b.n	8001948 <ADC_ConversionStop+0x7c>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	2204      	movs	r2, #4
 8001942:	4013      	ands	r3, r2
 8001944:	d1de      	bne.n	8001904 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8001946:	2300      	movs	r3, #0
}
 8001948:	0018      	movs	r0, r3
 800194a:	46bd      	mov	sp, r7
 800194c:	b004      	add	sp, #16
 800194e:	bd80      	pop	{r7, pc}

08001950 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b084      	sub	sp, #16
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001958:	2300      	movs	r3, #0
 800195a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	0018      	movs	r0, r3
 8001962:	f7ff fab1 	bl	8000ec8 <LL_ADC_IsEnabled>
 8001966:	1e03      	subs	r3, r0, #0
 8001968:	d000      	beq.n	800196c <ADC_Enable+0x1c>
 800196a:	e069      	b.n	8001a40 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	689b      	ldr	r3, [r3, #8]
 8001972:	4a36      	ldr	r2, [pc, #216]	@ (8001a4c <ADC_Enable+0xfc>)
 8001974:	4013      	ands	r3, r2
 8001976:	d00d      	beq.n	8001994 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800197c:	2210      	movs	r2, #16
 800197e:	431a      	orrs	r2, r3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001988:	2201      	movs	r2, #1
 800198a:	431a      	orrs	r2, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	e056      	b.n	8001a42 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	0018      	movs	r0, r3
 800199a:	f7ff fa71 	bl	8000e80 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 800199e:	4b2c      	ldr	r3, [pc, #176]	@ (8001a50 <ADC_Enable+0x100>)
 80019a0:	0018      	movs	r0, r3
 80019a2:	f7ff f993 	bl	8000ccc <LL_ADC_GetCommonPathInternalCh>
 80019a6:	0002      	movs	r2, r0
 80019a8:	2380      	movs	r3, #128	@ 0x80
 80019aa:	041b      	lsls	r3, r3, #16
 80019ac:	4013      	ands	r3, r2
 80019ae:	d00f      	beq.n	80019d0 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80019b0:	4b28      	ldr	r3, [pc, #160]	@ (8001a54 <ADC_Enable+0x104>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4928      	ldr	r1, [pc, #160]	@ (8001a58 <ADC_Enable+0x108>)
 80019b6:	0018      	movs	r0, r3
 80019b8:	f7fe fba2 	bl	8000100 <__udivsi3>
 80019bc:	0003      	movs	r3, r0
 80019be:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 80019c0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80019c2:	e002      	b.n	80019ca <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	3b01      	subs	r3, #1
 80019c8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80019ca:	68bb      	ldr	r3, [r7, #8]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d1f9      	bne.n	80019c4 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	7e5b      	ldrb	r3, [r3, #25]
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	d033      	beq.n	8001a40 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80019d8:	f7ff f91a 	bl	8000c10 <HAL_GetTick>
 80019dc:	0003      	movs	r3, r0
 80019de:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80019e0:	e027      	b.n	8001a32 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	0018      	movs	r0, r3
 80019e8:	f7ff fa6e 	bl	8000ec8 <LL_ADC_IsEnabled>
 80019ec:	1e03      	subs	r3, r0, #0
 80019ee:	d104      	bne.n	80019fa <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	0018      	movs	r0, r3
 80019f6:	f7ff fa43 	bl	8000e80 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80019fa:	f7ff f909 	bl	8000c10 <HAL_GetTick>
 80019fe:	0002      	movs	r2, r0
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d914      	bls.n	8001a32 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	2201      	movs	r2, #1
 8001a10:	4013      	ands	r3, r2
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d00d      	beq.n	8001a32 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a1a:	2210      	movs	r2, #16
 8001a1c:	431a      	orrs	r2, r3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a26:	2201      	movs	r2, #1
 8001a28:	431a      	orrs	r2, r3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e007      	b.n	8001a42 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2201      	movs	r2, #1
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d1d0      	bne.n	80019e2 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001a40:	2300      	movs	r3, #0
}
 8001a42:	0018      	movs	r0, r3
 8001a44:	46bd      	mov	sp, r7
 8001a46:	b004      	add	sp, #16
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	46c0      	nop			@ (mov r8, r8)
 8001a4c:	80000017 	.word	0x80000017
 8001a50:	40012708 	.word	0x40012708
 8001a54:	20000000 	.word	0x20000000
 8001a58:	00030d40 	.word	0x00030d40

08001a5c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	0018      	movs	r0, r3
 8001a6a:	f7ff fa3e 	bl	8000eea <LL_ADC_IsDisableOngoing>
 8001a6e:	0003      	movs	r3, r0
 8001a70:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	0018      	movs	r0, r3
 8001a78:	f7ff fa26 	bl	8000ec8 <LL_ADC_IsEnabled>
 8001a7c:	1e03      	subs	r3, r0, #0
 8001a7e:	d046      	beq.n	8001b0e <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d143      	bne.n	8001b0e <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	2205      	movs	r2, #5
 8001a8e:	4013      	ands	r3, r2
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d10d      	bne.n	8001ab0 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	0018      	movs	r0, r3
 8001a9a:	f7ff fa03 	bl	8000ea4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	2203      	movs	r2, #3
 8001aa4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001aa6:	f7ff f8b3 	bl	8000c10 <HAL_GetTick>
 8001aaa:	0003      	movs	r3, r0
 8001aac:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001aae:	e028      	b.n	8001b02 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ab4:	2210      	movs	r2, #16
 8001ab6:	431a      	orrs	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	431a      	orrs	r2, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e021      	b.n	8001b10 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001acc:	f7ff f8a0 	bl	8000c10 <HAL_GetTick>
 8001ad0:	0002      	movs	r2, r0
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d913      	bls.n	8001b02 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	d00d      	beq.n	8001b02 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aea:	2210      	movs	r2, #16
 8001aec:	431a      	orrs	r2, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001af6:	2201      	movs	r2, #1
 8001af8:	431a      	orrs	r2, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e006      	b.n	8001b10 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	2201      	movs	r2, #1
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	d1de      	bne.n	8001acc <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001b0e:	2300      	movs	r3, #0
}
 8001b10:	0018      	movs	r0, r3
 8001b12:	46bd      	mov	sp, r7
 8001b14:	b004      	add	sp, #16
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	0002      	movs	r2, r0
 8001b20:	1dfb      	adds	r3, r7, #7
 8001b22:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001b24:	1dfb      	adds	r3, r7, #7
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	2b7f      	cmp	r3, #127	@ 0x7f
 8001b2a:	d809      	bhi.n	8001b40 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b2c:	1dfb      	adds	r3, r7, #7
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	001a      	movs	r2, r3
 8001b32:	231f      	movs	r3, #31
 8001b34:	401a      	ands	r2, r3
 8001b36:	4b04      	ldr	r3, [pc, #16]	@ (8001b48 <__NVIC_EnableIRQ+0x30>)
 8001b38:	2101      	movs	r1, #1
 8001b3a:	4091      	lsls	r1, r2
 8001b3c:	000a      	movs	r2, r1
 8001b3e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001b40:	46c0      	nop			@ (mov r8, r8)
 8001b42:	46bd      	mov	sp, r7
 8001b44:	b002      	add	sp, #8
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	e000e100 	.word	0xe000e100

08001b4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b4c:	b590      	push	{r4, r7, lr}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	0002      	movs	r2, r0
 8001b54:	6039      	str	r1, [r7, #0]
 8001b56:	1dfb      	adds	r3, r7, #7
 8001b58:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001b5a:	1dfb      	adds	r3, r7, #7
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001b60:	d828      	bhi.n	8001bb4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b62:	4a2f      	ldr	r2, [pc, #188]	@ (8001c20 <__NVIC_SetPriority+0xd4>)
 8001b64:	1dfb      	adds	r3, r7, #7
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	b25b      	sxtb	r3, r3
 8001b6a:	089b      	lsrs	r3, r3, #2
 8001b6c:	33c0      	adds	r3, #192	@ 0xc0
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	589b      	ldr	r3, [r3, r2]
 8001b72:	1dfa      	adds	r2, r7, #7
 8001b74:	7812      	ldrb	r2, [r2, #0]
 8001b76:	0011      	movs	r1, r2
 8001b78:	2203      	movs	r2, #3
 8001b7a:	400a      	ands	r2, r1
 8001b7c:	00d2      	lsls	r2, r2, #3
 8001b7e:	21ff      	movs	r1, #255	@ 0xff
 8001b80:	4091      	lsls	r1, r2
 8001b82:	000a      	movs	r2, r1
 8001b84:	43d2      	mvns	r2, r2
 8001b86:	401a      	ands	r2, r3
 8001b88:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	019b      	lsls	r3, r3, #6
 8001b8e:	22ff      	movs	r2, #255	@ 0xff
 8001b90:	401a      	ands	r2, r3
 8001b92:	1dfb      	adds	r3, r7, #7
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	0018      	movs	r0, r3
 8001b98:	2303      	movs	r3, #3
 8001b9a:	4003      	ands	r3, r0
 8001b9c:	00db      	lsls	r3, r3, #3
 8001b9e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ba0:	481f      	ldr	r0, [pc, #124]	@ (8001c20 <__NVIC_SetPriority+0xd4>)
 8001ba2:	1dfb      	adds	r3, r7, #7
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	b25b      	sxtb	r3, r3
 8001ba8:	089b      	lsrs	r3, r3, #2
 8001baa:	430a      	orrs	r2, r1
 8001bac:	33c0      	adds	r3, #192	@ 0xc0
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001bb2:	e031      	b.n	8001c18 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001bb4:	4a1b      	ldr	r2, [pc, #108]	@ (8001c24 <__NVIC_SetPriority+0xd8>)
 8001bb6:	1dfb      	adds	r3, r7, #7
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	0019      	movs	r1, r3
 8001bbc:	230f      	movs	r3, #15
 8001bbe:	400b      	ands	r3, r1
 8001bc0:	3b08      	subs	r3, #8
 8001bc2:	089b      	lsrs	r3, r3, #2
 8001bc4:	3306      	adds	r3, #6
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	18d3      	adds	r3, r2, r3
 8001bca:	3304      	adds	r3, #4
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	1dfa      	adds	r2, r7, #7
 8001bd0:	7812      	ldrb	r2, [r2, #0]
 8001bd2:	0011      	movs	r1, r2
 8001bd4:	2203      	movs	r2, #3
 8001bd6:	400a      	ands	r2, r1
 8001bd8:	00d2      	lsls	r2, r2, #3
 8001bda:	21ff      	movs	r1, #255	@ 0xff
 8001bdc:	4091      	lsls	r1, r2
 8001bde:	000a      	movs	r2, r1
 8001be0:	43d2      	mvns	r2, r2
 8001be2:	401a      	ands	r2, r3
 8001be4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	019b      	lsls	r3, r3, #6
 8001bea:	22ff      	movs	r2, #255	@ 0xff
 8001bec:	401a      	ands	r2, r3
 8001bee:	1dfb      	adds	r3, r7, #7
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	0018      	movs	r0, r3
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	4003      	ands	r3, r0
 8001bf8:	00db      	lsls	r3, r3, #3
 8001bfa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001bfc:	4809      	ldr	r0, [pc, #36]	@ (8001c24 <__NVIC_SetPriority+0xd8>)
 8001bfe:	1dfb      	adds	r3, r7, #7
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	001c      	movs	r4, r3
 8001c04:	230f      	movs	r3, #15
 8001c06:	4023      	ands	r3, r4
 8001c08:	3b08      	subs	r3, #8
 8001c0a:	089b      	lsrs	r3, r3, #2
 8001c0c:	430a      	orrs	r2, r1
 8001c0e:	3306      	adds	r3, #6
 8001c10:	009b      	lsls	r3, r3, #2
 8001c12:	18c3      	adds	r3, r0, r3
 8001c14:	3304      	adds	r3, #4
 8001c16:	601a      	str	r2, [r3, #0]
}
 8001c18:	46c0      	nop			@ (mov r8, r8)
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	b003      	add	sp, #12
 8001c1e:	bd90      	pop	{r4, r7, pc}
 8001c20:	e000e100 	.word	0xe000e100
 8001c24:	e000ed00 	.word	0xe000ed00

08001c28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	1e5a      	subs	r2, r3, #1
 8001c34:	2380      	movs	r3, #128	@ 0x80
 8001c36:	045b      	lsls	r3, r3, #17
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d301      	bcc.n	8001c40 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e010      	b.n	8001c62 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c40:	4b0a      	ldr	r3, [pc, #40]	@ (8001c6c <SysTick_Config+0x44>)
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	3a01      	subs	r2, #1
 8001c46:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c48:	2301      	movs	r3, #1
 8001c4a:	425b      	negs	r3, r3
 8001c4c:	2103      	movs	r1, #3
 8001c4e:	0018      	movs	r0, r3
 8001c50:	f7ff ff7c 	bl	8001b4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c54:	4b05      	ldr	r3, [pc, #20]	@ (8001c6c <SysTick_Config+0x44>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c5a:	4b04      	ldr	r3, [pc, #16]	@ (8001c6c <SysTick_Config+0x44>)
 8001c5c:	2207      	movs	r2, #7
 8001c5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	0018      	movs	r0, r3
 8001c64:	46bd      	mov	sp, r7
 8001c66:	b002      	add	sp, #8
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	46c0      	nop			@ (mov r8, r8)
 8001c6c:	e000e010 	.word	0xe000e010

08001c70 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	60b9      	str	r1, [r7, #8]
 8001c78:	607a      	str	r2, [r7, #4]
 8001c7a:	210f      	movs	r1, #15
 8001c7c:	187b      	adds	r3, r7, r1
 8001c7e:	1c02      	adds	r2, r0, #0
 8001c80:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001c82:	68ba      	ldr	r2, [r7, #8]
 8001c84:	187b      	adds	r3, r7, r1
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	b25b      	sxtb	r3, r3
 8001c8a:	0011      	movs	r1, r2
 8001c8c:	0018      	movs	r0, r3
 8001c8e:	f7ff ff5d 	bl	8001b4c <__NVIC_SetPriority>
}
 8001c92:	46c0      	nop			@ (mov r8, r8)
 8001c94:	46bd      	mov	sp, r7
 8001c96:	b004      	add	sp, #16
 8001c98:	bd80      	pop	{r7, pc}

08001c9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c9a:	b580      	push	{r7, lr}
 8001c9c:	b082      	sub	sp, #8
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	0002      	movs	r2, r0
 8001ca2:	1dfb      	adds	r3, r7, #7
 8001ca4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ca6:	1dfb      	adds	r3, r7, #7
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	b25b      	sxtb	r3, r3
 8001cac:	0018      	movs	r0, r3
 8001cae:	f7ff ff33 	bl	8001b18 <__NVIC_EnableIRQ>
}
 8001cb2:	46c0      	nop			@ (mov r8, r8)
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	b002      	add	sp, #8
 8001cb8:	bd80      	pop	{r7, pc}

08001cba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b082      	sub	sp, #8
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	0018      	movs	r0, r3
 8001cc6:	f7ff ffaf 	bl	8001c28 <SysTick_Config>
 8001cca:	0003      	movs	r3, r0
}
 8001ccc:	0018      	movs	r0, r3
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	b002      	add	sp, #8
 8001cd2:	bd80      	pop	{r7, pc}

08001cd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b086      	sub	sp, #24
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ce2:	e147      	b.n	8001f74 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	2101      	movs	r1, #1
 8001cea:	697a      	ldr	r2, [r7, #20]
 8001cec:	4091      	lsls	r1, r2
 8001cee:	000a      	movs	r2, r1
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d100      	bne.n	8001cfc <HAL_GPIO_Init+0x28>
 8001cfa:	e138      	b.n	8001f6e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	2203      	movs	r2, #3
 8001d02:	4013      	ands	r3, r2
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d005      	beq.n	8001d14 <HAL_GPIO_Init+0x40>
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	2203      	movs	r2, #3
 8001d0e:	4013      	ands	r3, r2
 8001d10:	2b02      	cmp	r3, #2
 8001d12:	d130      	bne.n	8001d76 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d1a:	697b      	ldr	r3, [r7, #20]
 8001d1c:	005b      	lsls	r3, r3, #1
 8001d1e:	2203      	movs	r2, #3
 8001d20:	409a      	lsls	r2, r3
 8001d22:	0013      	movs	r3, r2
 8001d24:	43da      	mvns	r2, r3
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	4013      	ands	r3, r2
 8001d2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	68da      	ldr	r2, [r3, #12]
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	005b      	lsls	r3, r3, #1
 8001d34:	409a      	lsls	r2, r3
 8001d36:	0013      	movs	r3, r2
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	693a      	ldr	r2, [r7, #16]
 8001d42:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	409a      	lsls	r2, r3
 8001d50:	0013      	movs	r3, r2
 8001d52:	43da      	mvns	r2, r3
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	4013      	ands	r3, r2
 8001d58:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	091b      	lsrs	r3, r3, #4
 8001d60:	2201      	movs	r2, #1
 8001d62:	401a      	ands	r2, r3
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	409a      	lsls	r2, r3
 8001d68:	0013      	movs	r3, r2
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	693a      	ldr	r2, [r7, #16]
 8001d74:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	2203      	movs	r2, #3
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	2b03      	cmp	r3, #3
 8001d80:	d017      	beq.n	8001db2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	005b      	lsls	r3, r3, #1
 8001d8c:	2203      	movs	r2, #3
 8001d8e:	409a      	lsls	r2, r3
 8001d90:	0013      	movs	r3, r2
 8001d92:	43da      	mvns	r2, r3
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	4013      	ands	r3, r2
 8001d98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	689a      	ldr	r2, [r3, #8]
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	005b      	lsls	r3, r3, #1
 8001da2:	409a      	lsls	r2, r3
 8001da4:	0013      	movs	r3, r2
 8001da6:	693a      	ldr	r2, [r7, #16]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	693a      	ldr	r2, [r7, #16]
 8001db0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	2203      	movs	r2, #3
 8001db8:	4013      	ands	r3, r2
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	d123      	bne.n	8001e06 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	08da      	lsrs	r2, r3, #3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	3208      	adds	r2, #8
 8001dc6:	0092      	lsls	r2, r2, #2
 8001dc8:	58d3      	ldr	r3, [r2, r3]
 8001dca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	2207      	movs	r2, #7
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	220f      	movs	r2, #15
 8001dd6:	409a      	lsls	r2, r3
 8001dd8:	0013      	movs	r3, r2
 8001dda:	43da      	mvns	r2, r3
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	4013      	ands	r3, r2
 8001de0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	691a      	ldr	r2, [r3, #16]
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	2107      	movs	r1, #7
 8001dea:	400b      	ands	r3, r1
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	409a      	lsls	r2, r3
 8001df0:	0013      	movs	r3, r2
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	08da      	lsrs	r2, r3, #3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	3208      	adds	r2, #8
 8001e00:	0092      	lsls	r2, r2, #2
 8001e02:	6939      	ldr	r1, [r7, #16]
 8001e04:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	005b      	lsls	r3, r3, #1
 8001e10:	2203      	movs	r2, #3
 8001e12:	409a      	lsls	r2, r3
 8001e14:	0013      	movs	r3, r2
 8001e16:	43da      	mvns	r2, r3
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	2203      	movs	r2, #3
 8001e24:	401a      	ands	r2, r3
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	005b      	lsls	r3, r3, #1
 8001e2a:	409a      	lsls	r2, r3
 8001e2c:	0013      	movs	r3, r2
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	4313      	orrs	r3, r2
 8001e32:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	693a      	ldr	r2, [r7, #16]
 8001e38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	685a      	ldr	r2, [r3, #4]
 8001e3e:	23c0      	movs	r3, #192	@ 0xc0
 8001e40:	029b      	lsls	r3, r3, #10
 8001e42:	4013      	ands	r3, r2
 8001e44:	d100      	bne.n	8001e48 <HAL_GPIO_Init+0x174>
 8001e46:	e092      	b.n	8001f6e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001e48:	4a50      	ldr	r2, [pc, #320]	@ (8001f8c <HAL_GPIO_Init+0x2b8>)
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	089b      	lsrs	r3, r3, #2
 8001e4e:	3318      	adds	r3, #24
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	589b      	ldr	r3, [r3, r2]
 8001e54:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	2203      	movs	r2, #3
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	00db      	lsls	r3, r3, #3
 8001e5e:	220f      	movs	r2, #15
 8001e60:	409a      	lsls	r2, r3
 8001e62:	0013      	movs	r3, r2
 8001e64:	43da      	mvns	r2, r3
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	4013      	ands	r3, r2
 8001e6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	23a0      	movs	r3, #160	@ 0xa0
 8001e70:	05db      	lsls	r3, r3, #23
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d013      	beq.n	8001e9e <HAL_GPIO_Init+0x1ca>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4a45      	ldr	r2, [pc, #276]	@ (8001f90 <HAL_GPIO_Init+0x2bc>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d00d      	beq.n	8001e9a <HAL_GPIO_Init+0x1c6>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4a44      	ldr	r2, [pc, #272]	@ (8001f94 <HAL_GPIO_Init+0x2c0>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d007      	beq.n	8001e96 <HAL_GPIO_Init+0x1c2>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4a43      	ldr	r2, [pc, #268]	@ (8001f98 <HAL_GPIO_Init+0x2c4>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d101      	bne.n	8001e92 <HAL_GPIO_Init+0x1be>
 8001e8e:	2303      	movs	r3, #3
 8001e90:	e006      	b.n	8001ea0 <HAL_GPIO_Init+0x1cc>
 8001e92:	2305      	movs	r3, #5
 8001e94:	e004      	b.n	8001ea0 <HAL_GPIO_Init+0x1cc>
 8001e96:	2302      	movs	r3, #2
 8001e98:	e002      	b.n	8001ea0 <HAL_GPIO_Init+0x1cc>
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e000      	b.n	8001ea0 <HAL_GPIO_Init+0x1cc>
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	697a      	ldr	r2, [r7, #20]
 8001ea2:	2103      	movs	r1, #3
 8001ea4:	400a      	ands	r2, r1
 8001ea6:	00d2      	lsls	r2, r2, #3
 8001ea8:	4093      	lsls	r3, r2
 8001eaa:	693a      	ldr	r2, [r7, #16]
 8001eac:	4313      	orrs	r3, r2
 8001eae:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001eb0:	4936      	ldr	r1, [pc, #216]	@ (8001f8c <HAL_GPIO_Init+0x2b8>)
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	089b      	lsrs	r3, r3, #2
 8001eb6:	3318      	adds	r3, #24
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	693a      	ldr	r2, [r7, #16]
 8001ebc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ebe:	4b33      	ldr	r3, [pc, #204]	@ (8001f8c <HAL_GPIO_Init+0x2b8>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	43da      	mvns	r2, r3
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	4013      	ands	r3, r2
 8001ecc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	685a      	ldr	r2, [r3, #4]
 8001ed2:	2380      	movs	r3, #128	@ 0x80
 8001ed4:	035b      	lsls	r3, r3, #13
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	d003      	beq.n	8001ee2 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001eda:	693a      	ldr	r2, [r7, #16]
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ee2:	4b2a      	ldr	r3, [pc, #168]	@ (8001f8c <HAL_GPIO_Init+0x2b8>)
 8001ee4:	693a      	ldr	r2, [r7, #16]
 8001ee6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001ee8:	4b28      	ldr	r3, [pc, #160]	@ (8001f8c <HAL_GPIO_Init+0x2b8>)
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	43da      	mvns	r2, r3
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685a      	ldr	r2, [r3, #4]
 8001efc:	2380      	movs	r3, #128	@ 0x80
 8001efe:	039b      	lsls	r3, r3, #14
 8001f00:	4013      	ands	r3, r2
 8001f02:	d003      	beq.n	8001f0c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001f04:	693a      	ldr	r2, [r7, #16]
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f0c:	4b1f      	ldr	r3, [pc, #124]	@ (8001f8c <HAL_GPIO_Init+0x2b8>)
 8001f0e:	693a      	ldr	r2, [r7, #16]
 8001f10:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001f12:	4a1e      	ldr	r2, [pc, #120]	@ (8001f8c <HAL_GPIO_Init+0x2b8>)
 8001f14:	2384      	movs	r3, #132	@ 0x84
 8001f16:	58d3      	ldr	r3, [r2, r3]
 8001f18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	43da      	mvns	r2, r3
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	4013      	ands	r3, r2
 8001f22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	685a      	ldr	r2, [r3, #4]
 8001f28:	2380      	movs	r3, #128	@ 0x80
 8001f2a:	029b      	lsls	r3, r3, #10
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	d003      	beq.n	8001f38 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001f30:	693a      	ldr	r2, [r7, #16]
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	4313      	orrs	r3, r2
 8001f36:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f38:	4914      	ldr	r1, [pc, #80]	@ (8001f8c <HAL_GPIO_Init+0x2b8>)
 8001f3a:	2284      	movs	r2, #132	@ 0x84
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001f40:	4a12      	ldr	r2, [pc, #72]	@ (8001f8c <HAL_GPIO_Init+0x2b8>)
 8001f42:	2380      	movs	r3, #128	@ 0x80
 8001f44:	58d3      	ldr	r3, [r2, r3]
 8001f46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	43da      	mvns	r2, r3
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	4013      	ands	r3, r2
 8001f50:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	685a      	ldr	r2, [r3, #4]
 8001f56:	2380      	movs	r3, #128	@ 0x80
 8001f58:	025b      	lsls	r3, r3, #9
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	d003      	beq.n	8001f66 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001f5e:	693a      	ldr	r2, [r7, #16]
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	4313      	orrs	r3, r2
 8001f64:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f66:	4909      	ldr	r1, [pc, #36]	@ (8001f8c <HAL_GPIO_Init+0x2b8>)
 8001f68:	2280      	movs	r2, #128	@ 0x80
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	3301      	adds	r3, #1
 8001f72:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	40da      	lsrs	r2, r3
 8001f7c:	1e13      	subs	r3, r2, #0
 8001f7e:	d000      	beq.n	8001f82 <HAL_GPIO_Init+0x2ae>
 8001f80:	e6b0      	b.n	8001ce4 <HAL_GPIO_Init+0x10>
  }
}
 8001f82:	46c0      	nop			@ (mov r8, r8)
 8001f84:	46c0      	nop			@ (mov r8, r8)
 8001f86:	46bd      	mov	sp, r7
 8001f88:	b006      	add	sp, #24
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	40021800 	.word	0x40021800
 8001f90:	50000400 	.word	0x50000400
 8001f94:	50000800 	.word	0x50000800
 8001f98:	50000c00 	.word	0x50000c00

08001f9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b084      	sub	sp, #16
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
 8001fa4:	000a      	movs	r2, r1
 8001fa6:	1cbb      	adds	r3, r7, #2
 8001fa8:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	691b      	ldr	r3, [r3, #16]
 8001fae:	1cba      	adds	r2, r7, #2
 8001fb0:	8812      	ldrh	r2, [r2, #0]
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	d004      	beq.n	8001fc0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001fb6:	230f      	movs	r3, #15
 8001fb8:	18fb      	adds	r3, r7, r3
 8001fba:	2201      	movs	r2, #1
 8001fbc:	701a      	strb	r2, [r3, #0]
 8001fbe:	e003      	b.n	8001fc8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001fc0:	230f      	movs	r3, #15
 8001fc2:	18fb      	adds	r3, r7, r3
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001fc8:	230f      	movs	r3, #15
 8001fca:	18fb      	adds	r3, r7, r3
 8001fcc:	781b      	ldrb	r3, [r3, #0]
}
 8001fce:	0018      	movs	r0, r3
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	b004      	add	sp, #16
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fd6:	b580      	push	{r7, lr}
 8001fd8:	b082      	sub	sp, #8
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
 8001fde:	0008      	movs	r0, r1
 8001fe0:	0011      	movs	r1, r2
 8001fe2:	1cbb      	adds	r3, r7, #2
 8001fe4:	1c02      	adds	r2, r0, #0
 8001fe6:	801a      	strh	r2, [r3, #0]
 8001fe8:	1c7b      	adds	r3, r7, #1
 8001fea:	1c0a      	adds	r2, r1, #0
 8001fec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fee:	1c7b      	adds	r3, r7, #1
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d004      	beq.n	8002000 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ff6:	1cbb      	adds	r3, r7, #2
 8001ff8:	881a      	ldrh	r2, [r3, #0]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ffe:	e003      	b.n	8002008 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002000:	1cbb      	adds	r3, r7, #2
 8002002:	881a      	ldrh	r2, [r3, #0]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002008:	46c0      	nop			@ (mov r8, r8)
 800200a:	46bd      	mov	sp, r7
 800200c:	b002      	add	sp, #8
 800200e:	bd80      	pop	{r7, pc}

08002010 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	0002      	movs	r2, r0
 8002018:	1dbb      	adds	r3, r7, #6
 800201a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 800201c:	4b10      	ldr	r3, [pc, #64]	@ (8002060 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	1dba      	adds	r2, r7, #6
 8002022:	8812      	ldrh	r2, [r2, #0]
 8002024:	4013      	ands	r3, r2
 8002026:	d008      	beq.n	800203a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002028:	4b0d      	ldr	r3, [pc, #52]	@ (8002060 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800202a:	1dba      	adds	r2, r7, #6
 800202c:	8812      	ldrh	r2, [r2, #0]
 800202e:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002030:	1dbb      	adds	r3, r7, #6
 8002032:	881b      	ldrh	r3, [r3, #0]
 8002034:	0018      	movs	r0, r3
 8002036:	f000 f815 	bl	8002064 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 800203a:	4b09      	ldr	r3, [pc, #36]	@ (8002060 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800203c:	691b      	ldr	r3, [r3, #16]
 800203e:	1dba      	adds	r2, r7, #6
 8002040:	8812      	ldrh	r2, [r2, #0]
 8002042:	4013      	ands	r3, r2
 8002044:	d008      	beq.n	8002058 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002046:	4b06      	ldr	r3, [pc, #24]	@ (8002060 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002048:	1dba      	adds	r2, r7, #6
 800204a:	8812      	ldrh	r2, [r2, #0]
 800204c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800204e:	1dbb      	adds	r3, r7, #6
 8002050:	881b      	ldrh	r3, [r3, #0]
 8002052:	0018      	movs	r0, r3
 8002054:	f000 f810 	bl	8002078 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002058:	46c0      	nop			@ (mov r8, r8)
 800205a:	46bd      	mov	sp, r7
 800205c:	b002      	add	sp, #8
 800205e:	bd80      	pop	{r7, pc}
 8002060:	40021800 	.word	0x40021800

08002064 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
 800206a:	0002      	movs	r2, r0
 800206c:	1dbb      	adds	r3, r7, #6
 800206e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8002070:	46c0      	nop			@ (mov r8, r8)
 8002072:	46bd      	mov	sp, r7
 8002074:	b002      	add	sp, #8
 8002076:	bd80      	pop	{r7, pc}

08002078 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	0002      	movs	r2, r0
 8002080:	1dbb      	adds	r3, r7, #6
 8002082:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8002084:	46c0      	nop			@ (mov r8, r8)
 8002086:	46bd      	mov	sp, r7
 8002088:	b002      	add	sp, #8
 800208a:	bd80      	pop	{r7, pc}

0800208c <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE
  *                                         instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
 8002094:	000a      	movs	r2, r1
 8002096:	1cfb      	adds	r3, r7, #3
 8002098:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  if (Regulator != PWR_MAINREGULATOR_ON)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d009      	beq.n	80020b4 <HAL_PWR_EnterSTOPMode+0x28>
  {
    /* Stop mode with Low-Power Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP1);
 80020a0:	4b14      	ldr	r3, [pc, #80]	@ (80020f4 <HAL_PWR_EnterSTOPMode+0x68>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	2207      	movs	r2, #7
 80020a6:	4393      	bics	r3, r2
 80020a8:	001a      	movs	r2, r3
 80020aa:	4b12      	ldr	r3, [pc, #72]	@ (80020f4 <HAL_PWR_EnterSTOPMode+0x68>)
 80020ac:	2101      	movs	r1, #1
 80020ae:	430a      	orrs	r2, r1
 80020b0:	601a      	str	r2, [r3, #0]
 80020b2:	e005      	b.n	80020c0 <HAL_PWR_EnterSTOPMode+0x34>
  }
  else
  {
    /* Stop mode with Main Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP0);
 80020b4:	4b0f      	ldr	r3, [pc, #60]	@ (80020f4 <HAL_PWR_EnterSTOPMode+0x68>)
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	4b0e      	ldr	r3, [pc, #56]	@ (80020f4 <HAL_PWR_EnterSTOPMode+0x68>)
 80020ba:	2107      	movs	r1, #7
 80020bc:	438a      	bics	r2, r1
 80020be:	601a      	str	r2, [r3, #0]
  }

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80020c0:	4b0d      	ldr	r3, [pc, #52]	@ (80020f8 <HAL_PWR_EnterSTOPMode+0x6c>)
 80020c2:	691a      	ldr	r2, [r3, #16]
 80020c4:	4b0c      	ldr	r3, [pc, #48]	@ (80020f8 <HAL_PWR_EnterSTOPMode+0x6c>)
 80020c6:	2104      	movs	r1, #4
 80020c8:	430a      	orrs	r2, r1
 80020ca:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 80020cc:	1cfb      	adds	r3, r7, #3
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d101      	bne.n	80020d8 <HAL_PWR_EnterSTOPMode+0x4c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80020d4:	bf30      	wfi
 80020d6:	e002      	b.n	80020de <HAL_PWR_EnterSTOPMode+0x52>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80020d8:	bf40      	sev
    __WFE();
 80020da:	bf20      	wfe
    __WFE();
 80020dc:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80020de:	4b06      	ldr	r3, [pc, #24]	@ (80020f8 <HAL_PWR_EnterSTOPMode+0x6c>)
 80020e0:	691a      	ldr	r2, [r3, #16]
 80020e2:	4b05      	ldr	r3, [pc, #20]	@ (80020f8 <HAL_PWR_EnterSTOPMode+0x6c>)
 80020e4:	2104      	movs	r1, #4
 80020e6:	438a      	bics	r2, r1
 80020e8:	611a      	str	r2, [r3, #16]
}
 80020ea:	46c0      	nop			@ (mov r8, r8)
 80020ec:	46bd      	mov	sp, r7
 80020ee:	b002      	add	sp, #8
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	46c0      	nop			@ (mov r8, r8)
 80020f4:	40007000 	.word	0x40007000
 80020f8:	e000ed00 	.word	0xe000ed00

080020fc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002104:	4b19      	ldr	r3, [pc, #100]	@ (800216c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a19      	ldr	r2, [pc, #100]	@ (8002170 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800210a:	4013      	ands	r3, r2
 800210c:	0019      	movs	r1, r3
 800210e:	4b17      	ldr	r3, [pc, #92]	@ (800216c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002110:	687a      	ldr	r2, [r7, #4]
 8002112:	430a      	orrs	r2, r1
 8002114:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002116:	687a      	ldr	r2, [r7, #4]
 8002118:	2380      	movs	r3, #128	@ 0x80
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	429a      	cmp	r2, r3
 800211e:	d11f      	bne.n	8002160 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002120:	4b14      	ldr	r3, [pc, #80]	@ (8002174 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	0013      	movs	r3, r2
 8002126:	005b      	lsls	r3, r3, #1
 8002128:	189b      	adds	r3, r3, r2
 800212a:	005b      	lsls	r3, r3, #1
 800212c:	4912      	ldr	r1, [pc, #72]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800212e:	0018      	movs	r0, r3
 8002130:	f7fd ffe6 	bl	8000100 <__udivsi3>
 8002134:	0003      	movs	r3, r0
 8002136:	3301      	adds	r3, #1
 8002138:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800213a:	e008      	b.n	800214e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d003      	beq.n	800214a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	3b01      	subs	r3, #1
 8002146:	60fb      	str	r3, [r7, #12]
 8002148:	e001      	b.n	800214e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e009      	b.n	8002162 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800214e:	4b07      	ldr	r3, [pc, #28]	@ (800216c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002150:	695a      	ldr	r2, [r3, #20]
 8002152:	2380      	movs	r3, #128	@ 0x80
 8002154:	00db      	lsls	r3, r3, #3
 8002156:	401a      	ands	r2, r3
 8002158:	2380      	movs	r3, #128	@ 0x80
 800215a:	00db      	lsls	r3, r3, #3
 800215c:	429a      	cmp	r2, r3
 800215e:	d0ed      	beq.n	800213c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002160:	2300      	movs	r3, #0
}
 8002162:	0018      	movs	r0, r3
 8002164:	46bd      	mov	sp, r7
 8002166:	b004      	add	sp, #16
 8002168:	bd80      	pop	{r7, pc}
 800216a:	46c0      	nop			@ (mov r8, r8)
 800216c:	40007000 	.word	0x40007000
 8002170:	fffff9ff 	.word	0xfffff9ff
 8002174:	20000000 	.word	0x20000000
 8002178:	000f4240 	.word	0x000f4240

0800217c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b088      	sub	sp, #32
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d101      	bne.n	800218e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e2f3      	b.n	8002776 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	2201      	movs	r2, #1
 8002194:	4013      	ands	r3, r2
 8002196:	d100      	bne.n	800219a <HAL_RCC_OscConfig+0x1e>
 8002198:	e07c      	b.n	8002294 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800219a:	4bc3      	ldr	r3, [pc, #780]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	2238      	movs	r2, #56	@ 0x38
 80021a0:	4013      	ands	r3, r2
 80021a2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021a4:	4bc0      	ldr	r3, [pc, #768]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	2203      	movs	r2, #3
 80021aa:	4013      	ands	r3, r2
 80021ac:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80021ae:	69bb      	ldr	r3, [r7, #24]
 80021b0:	2b10      	cmp	r3, #16
 80021b2:	d102      	bne.n	80021ba <HAL_RCC_OscConfig+0x3e>
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	2b03      	cmp	r3, #3
 80021b8:	d002      	beq.n	80021c0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80021ba:	69bb      	ldr	r3, [r7, #24]
 80021bc:	2b08      	cmp	r3, #8
 80021be:	d10b      	bne.n	80021d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021c0:	4bb9      	ldr	r3, [pc, #740]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	2380      	movs	r3, #128	@ 0x80
 80021c6:	029b      	lsls	r3, r3, #10
 80021c8:	4013      	ands	r3, r2
 80021ca:	d062      	beq.n	8002292 <HAL_RCC_OscConfig+0x116>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d15e      	bne.n	8002292 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80021d4:	2301      	movs	r3, #1
 80021d6:	e2ce      	b.n	8002776 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	685a      	ldr	r2, [r3, #4]
 80021dc:	2380      	movs	r3, #128	@ 0x80
 80021de:	025b      	lsls	r3, r3, #9
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d107      	bne.n	80021f4 <HAL_RCC_OscConfig+0x78>
 80021e4:	4bb0      	ldr	r3, [pc, #704]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	4baf      	ldr	r3, [pc, #700]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 80021ea:	2180      	movs	r1, #128	@ 0x80
 80021ec:	0249      	lsls	r1, r1, #9
 80021ee:	430a      	orrs	r2, r1
 80021f0:	601a      	str	r2, [r3, #0]
 80021f2:	e020      	b.n	8002236 <HAL_RCC_OscConfig+0xba>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685a      	ldr	r2, [r3, #4]
 80021f8:	23a0      	movs	r3, #160	@ 0xa0
 80021fa:	02db      	lsls	r3, r3, #11
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d10e      	bne.n	800221e <HAL_RCC_OscConfig+0xa2>
 8002200:	4ba9      	ldr	r3, [pc, #676]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	4ba8      	ldr	r3, [pc, #672]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 8002206:	2180      	movs	r1, #128	@ 0x80
 8002208:	02c9      	lsls	r1, r1, #11
 800220a:	430a      	orrs	r2, r1
 800220c:	601a      	str	r2, [r3, #0]
 800220e:	4ba6      	ldr	r3, [pc, #664]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	4ba5      	ldr	r3, [pc, #660]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 8002214:	2180      	movs	r1, #128	@ 0x80
 8002216:	0249      	lsls	r1, r1, #9
 8002218:	430a      	orrs	r2, r1
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	e00b      	b.n	8002236 <HAL_RCC_OscConfig+0xba>
 800221e:	4ba2      	ldr	r3, [pc, #648]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	4ba1      	ldr	r3, [pc, #644]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 8002224:	49a1      	ldr	r1, [pc, #644]	@ (80024ac <HAL_RCC_OscConfig+0x330>)
 8002226:	400a      	ands	r2, r1
 8002228:	601a      	str	r2, [r3, #0]
 800222a:	4b9f      	ldr	r3, [pc, #636]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	4b9e      	ldr	r3, [pc, #632]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 8002230:	499f      	ldr	r1, [pc, #636]	@ (80024b0 <HAL_RCC_OscConfig+0x334>)
 8002232:	400a      	ands	r2, r1
 8002234:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d014      	beq.n	8002268 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800223e:	f7fe fce7 	bl	8000c10 <HAL_GetTick>
 8002242:	0003      	movs	r3, r0
 8002244:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002246:	e008      	b.n	800225a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002248:	f7fe fce2 	bl	8000c10 <HAL_GetTick>
 800224c:	0002      	movs	r2, r0
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	2b64      	cmp	r3, #100	@ 0x64
 8002254:	d901      	bls.n	800225a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002256:	2303      	movs	r3, #3
 8002258:	e28d      	b.n	8002776 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800225a:	4b93      	ldr	r3, [pc, #588]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	2380      	movs	r3, #128	@ 0x80
 8002260:	029b      	lsls	r3, r3, #10
 8002262:	4013      	ands	r3, r2
 8002264:	d0f0      	beq.n	8002248 <HAL_RCC_OscConfig+0xcc>
 8002266:	e015      	b.n	8002294 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002268:	f7fe fcd2 	bl	8000c10 <HAL_GetTick>
 800226c:	0003      	movs	r3, r0
 800226e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002270:	e008      	b.n	8002284 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002272:	f7fe fccd 	bl	8000c10 <HAL_GetTick>
 8002276:	0002      	movs	r2, r0
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	1ad3      	subs	r3, r2, r3
 800227c:	2b64      	cmp	r3, #100	@ 0x64
 800227e:	d901      	bls.n	8002284 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002280:	2303      	movs	r3, #3
 8002282:	e278      	b.n	8002776 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002284:	4b88      	ldr	r3, [pc, #544]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	2380      	movs	r3, #128	@ 0x80
 800228a:	029b      	lsls	r3, r3, #10
 800228c:	4013      	ands	r3, r2
 800228e:	d1f0      	bne.n	8002272 <HAL_RCC_OscConfig+0xf6>
 8002290:	e000      	b.n	8002294 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002292:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	2202      	movs	r2, #2
 800229a:	4013      	ands	r3, r2
 800229c:	d100      	bne.n	80022a0 <HAL_RCC_OscConfig+0x124>
 800229e:	e099      	b.n	80023d4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022a0:	4b81      	ldr	r3, [pc, #516]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	2238      	movs	r2, #56	@ 0x38
 80022a6:	4013      	ands	r3, r2
 80022a8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022aa:	4b7f      	ldr	r3, [pc, #508]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 80022ac:	68db      	ldr	r3, [r3, #12]
 80022ae:	2203      	movs	r2, #3
 80022b0:	4013      	ands	r3, r2
 80022b2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80022b4:	69bb      	ldr	r3, [r7, #24]
 80022b6:	2b10      	cmp	r3, #16
 80022b8:	d102      	bne.n	80022c0 <HAL_RCC_OscConfig+0x144>
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d002      	beq.n	80022c6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80022c0:	69bb      	ldr	r3, [r7, #24]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d135      	bne.n	8002332 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022c6:	4b78      	ldr	r3, [pc, #480]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	2380      	movs	r3, #128	@ 0x80
 80022cc:	00db      	lsls	r3, r3, #3
 80022ce:	4013      	ands	r3, r2
 80022d0:	d005      	beq.n	80022de <HAL_RCC_OscConfig+0x162>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	68db      	ldr	r3, [r3, #12]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d101      	bne.n	80022de <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e24b      	b.n	8002776 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022de:	4b72      	ldr	r3, [pc, #456]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	4a74      	ldr	r2, [pc, #464]	@ (80024b4 <HAL_RCC_OscConfig+0x338>)
 80022e4:	4013      	ands	r3, r2
 80022e6:	0019      	movs	r1, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	695b      	ldr	r3, [r3, #20]
 80022ec:	021a      	lsls	r2, r3, #8
 80022ee:	4b6e      	ldr	r3, [pc, #440]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 80022f0:	430a      	orrs	r2, r1
 80022f2:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022f4:	69bb      	ldr	r3, [r7, #24]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d112      	bne.n	8002320 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80022fa:	4b6b      	ldr	r3, [pc, #428]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a6e      	ldr	r2, [pc, #440]	@ (80024b8 <HAL_RCC_OscConfig+0x33c>)
 8002300:	4013      	ands	r3, r2
 8002302:	0019      	movs	r1, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	691a      	ldr	r2, [r3, #16]
 8002308:	4b67      	ldr	r3, [pc, #412]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 800230a:	430a      	orrs	r2, r1
 800230c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800230e:	4b66      	ldr	r3, [pc, #408]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	0adb      	lsrs	r3, r3, #11
 8002314:	2207      	movs	r2, #7
 8002316:	4013      	ands	r3, r2
 8002318:	4a68      	ldr	r2, [pc, #416]	@ (80024bc <HAL_RCC_OscConfig+0x340>)
 800231a:	40da      	lsrs	r2, r3
 800231c:	4b68      	ldr	r3, [pc, #416]	@ (80024c0 <HAL_RCC_OscConfig+0x344>)
 800231e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002320:	4b68      	ldr	r3, [pc, #416]	@ (80024c4 <HAL_RCC_OscConfig+0x348>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	0018      	movs	r0, r3
 8002326:	f7fe fc17 	bl	8000b58 <HAL_InitTick>
 800232a:	1e03      	subs	r3, r0, #0
 800232c:	d051      	beq.n	80023d2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	e221      	b.n	8002776 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	68db      	ldr	r3, [r3, #12]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d030      	beq.n	800239c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800233a:	4b5b      	ldr	r3, [pc, #364]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a5e      	ldr	r2, [pc, #376]	@ (80024b8 <HAL_RCC_OscConfig+0x33c>)
 8002340:	4013      	ands	r3, r2
 8002342:	0019      	movs	r1, r3
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	691a      	ldr	r2, [r3, #16]
 8002348:	4b57      	ldr	r3, [pc, #348]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 800234a:	430a      	orrs	r2, r1
 800234c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800234e:	4b56      	ldr	r3, [pc, #344]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	4b55      	ldr	r3, [pc, #340]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 8002354:	2180      	movs	r1, #128	@ 0x80
 8002356:	0049      	lsls	r1, r1, #1
 8002358:	430a      	orrs	r2, r1
 800235a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800235c:	f7fe fc58 	bl	8000c10 <HAL_GetTick>
 8002360:	0003      	movs	r3, r0
 8002362:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002364:	e008      	b.n	8002378 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002366:	f7fe fc53 	bl	8000c10 <HAL_GetTick>
 800236a:	0002      	movs	r2, r0
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	2b02      	cmp	r3, #2
 8002372:	d901      	bls.n	8002378 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002374:	2303      	movs	r3, #3
 8002376:	e1fe      	b.n	8002776 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002378:	4b4b      	ldr	r3, [pc, #300]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	2380      	movs	r3, #128	@ 0x80
 800237e:	00db      	lsls	r3, r3, #3
 8002380:	4013      	ands	r3, r2
 8002382:	d0f0      	beq.n	8002366 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002384:	4b48      	ldr	r3, [pc, #288]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	4a4a      	ldr	r2, [pc, #296]	@ (80024b4 <HAL_RCC_OscConfig+0x338>)
 800238a:	4013      	ands	r3, r2
 800238c:	0019      	movs	r1, r3
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	695b      	ldr	r3, [r3, #20]
 8002392:	021a      	lsls	r2, r3, #8
 8002394:	4b44      	ldr	r3, [pc, #272]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 8002396:	430a      	orrs	r2, r1
 8002398:	605a      	str	r2, [r3, #4]
 800239a:	e01b      	b.n	80023d4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800239c:	4b42      	ldr	r3, [pc, #264]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	4b41      	ldr	r3, [pc, #260]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 80023a2:	4949      	ldr	r1, [pc, #292]	@ (80024c8 <HAL_RCC_OscConfig+0x34c>)
 80023a4:	400a      	ands	r2, r1
 80023a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023a8:	f7fe fc32 	bl	8000c10 <HAL_GetTick>
 80023ac:	0003      	movs	r3, r0
 80023ae:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80023b0:	e008      	b.n	80023c4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023b2:	f7fe fc2d 	bl	8000c10 <HAL_GetTick>
 80023b6:	0002      	movs	r2, r0
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d901      	bls.n	80023c4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80023c0:	2303      	movs	r3, #3
 80023c2:	e1d8      	b.n	8002776 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80023c4:	4b38      	ldr	r3, [pc, #224]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	2380      	movs	r3, #128	@ 0x80
 80023ca:	00db      	lsls	r3, r3, #3
 80023cc:	4013      	ands	r3, r2
 80023ce:	d1f0      	bne.n	80023b2 <HAL_RCC_OscConfig+0x236>
 80023d0:	e000      	b.n	80023d4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023d2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2208      	movs	r2, #8
 80023da:	4013      	ands	r3, r2
 80023dc:	d047      	beq.n	800246e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80023de:	4b32      	ldr	r3, [pc, #200]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	2238      	movs	r2, #56	@ 0x38
 80023e4:	4013      	ands	r3, r2
 80023e6:	2b18      	cmp	r3, #24
 80023e8:	d10a      	bne.n	8002400 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80023ea:	4b2f      	ldr	r3, [pc, #188]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 80023ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023ee:	2202      	movs	r2, #2
 80023f0:	4013      	ands	r3, r2
 80023f2:	d03c      	beq.n	800246e <HAL_RCC_OscConfig+0x2f2>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	699b      	ldr	r3, [r3, #24]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d138      	bne.n	800246e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e1ba      	b.n	8002776 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	699b      	ldr	r3, [r3, #24]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d019      	beq.n	800243c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002408:	4b27      	ldr	r3, [pc, #156]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 800240a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800240c:	4b26      	ldr	r3, [pc, #152]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 800240e:	2101      	movs	r1, #1
 8002410:	430a      	orrs	r2, r1
 8002412:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002414:	f7fe fbfc 	bl	8000c10 <HAL_GetTick>
 8002418:	0003      	movs	r3, r0
 800241a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800241c:	e008      	b.n	8002430 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800241e:	f7fe fbf7 	bl	8000c10 <HAL_GetTick>
 8002422:	0002      	movs	r2, r0
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	2b02      	cmp	r3, #2
 800242a:	d901      	bls.n	8002430 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800242c:	2303      	movs	r3, #3
 800242e:	e1a2      	b.n	8002776 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002430:	4b1d      	ldr	r3, [pc, #116]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 8002432:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002434:	2202      	movs	r2, #2
 8002436:	4013      	ands	r3, r2
 8002438:	d0f1      	beq.n	800241e <HAL_RCC_OscConfig+0x2a2>
 800243a:	e018      	b.n	800246e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800243c:	4b1a      	ldr	r3, [pc, #104]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 800243e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002440:	4b19      	ldr	r3, [pc, #100]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 8002442:	2101      	movs	r1, #1
 8002444:	438a      	bics	r2, r1
 8002446:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002448:	f7fe fbe2 	bl	8000c10 <HAL_GetTick>
 800244c:	0003      	movs	r3, r0
 800244e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002450:	e008      	b.n	8002464 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002452:	f7fe fbdd 	bl	8000c10 <HAL_GetTick>
 8002456:	0002      	movs	r2, r0
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	2b02      	cmp	r3, #2
 800245e:	d901      	bls.n	8002464 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002460:	2303      	movs	r3, #3
 8002462:	e188      	b.n	8002776 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002464:	4b10      	ldr	r3, [pc, #64]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 8002466:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002468:	2202      	movs	r2, #2
 800246a:	4013      	ands	r3, r2
 800246c:	d1f1      	bne.n	8002452 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	2204      	movs	r2, #4
 8002474:	4013      	ands	r3, r2
 8002476:	d100      	bne.n	800247a <HAL_RCC_OscConfig+0x2fe>
 8002478:	e0c6      	b.n	8002608 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800247a:	231f      	movs	r3, #31
 800247c:	18fb      	adds	r3, r7, r3
 800247e:	2200      	movs	r2, #0
 8002480:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002482:	4b09      	ldr	r3, [pc, #36]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	2238      	movs	r2, #56	@ 0x38
 8002488:	4013      	ands	r3, r2
 800248a:	2b20      	cmp	r3, #32
 800248c:	d11e      	bne.n	80024cc <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800248e:	4b06      	ldr	r3, [pc, #24]	@ (80024a8 <HAL_RCC_OscConfig+0x32c>)
 8002490:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002492:	2202      	movs	r2, #2
 8002494:	4013      	ands	r3, r2
 8002496:	d100      	bne.n	800249a <HAL_RCC_OscConfig+0x31e>
 8002498:	e0b6      	b.n	8002608 <HAL_RCC_OscConfig+0x48c>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d000      	beq.n	80024a4 <HAL_RCC_OscConfig+0x328>
 80024a2:	e0b1      	b.n	8002608 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	e166      	b.n	8002776 <HAL_RCC_OscConfig+0x5fa>
 80024a8:	40021000 	.word	0x40021000
 80024ac:	fffeffff 	.word	0xfffeffff
 80024b0:	fffbffff 	.word	0xfffbffff
 80024b4:	ffff80ff 	.word	0xffff80ff
 80024b8:	ffffc7ff 	.word	0xffffc7ff
 80024bc:	00f42400 	.word	0x00f42400
 80024c0:	20000000 	.word	0x20000000
 80024c4:	20000004 	.word	0x20000004
 80024c8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80024cc:	4bac      	ldr	r3, [pc, #688]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 80024ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80024d0:	2380      	movs	r3, #128	@ 0x80
 80024d2:	055b      	lsls	r3, r3, #21
 80024d4:	4013      	ands	r3, r2
 80024d6:	d101      	bne.n	80024dc <HAL_RCC_OscConfig+0x360>
 80024d8:	2301      	movs	r3, #1
 80024da:	e000      	b.n	80024de <HAL_RCC_OscConfig+0x362>
 80024dc:	2300      	movs	r3, #0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d011      	beq.n	8002506 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80024e2:	4ba7      	ldr	r3, [pc, #668]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 80024e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80024e6:	4ba6      	ldr	r3, [pc, #664]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 80024e8:	2180      	movs	r1, #128	@ 0x80
 80024ea:	0549      	lsls	r1, r1, #21
 80024ec:	430a      	orrs	r2, r1
 80024ee:	63da      	str	r2, [r3, #60]	@ 0x3c
 80024f0:	4ba3      	ldr	r3, [pc, #652]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 80024f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80024f4:	2380      	movs	r3, #128	@ 0x80
 80024f6:	055b      	lsls	r3, r3, #21
 80024f8:	4013      	ands	r3, r2
 80024fa:	60fb      	str	r3, [r7, #12]
 80024fc:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80024fe:	231f      	movs	r3, #31
 8002500:	18fb      	adds	r3, r7, r3
 8002502:	2201      	movs	r2, #1
 8002504:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002506:	4b9f      	ldr	r3, [pc, #636]	@ (8002784 <HAL_RCC_OscConfig+0x608>)
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	2380      	movs	r3, #128	@ 0x80
 800250c:	005b      	lsls	r3, r3, #1
 800250e:	4013      	ands	r3, r2
 8002510:	d11a      	bne.n	8002548 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002512:	4b9c      	ldr	r3, [pc, #624]	@ (8002784 <HAL_RCC_OscConfig+0x608>)
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	4b9b      	ldr	r3, [pc, #620]	@ (8002784 <HAL_RCC_OscConfig+0x608>)
 8002518:	2180      	movs	r1, #128	@ 0x80
 800251a:	0049      	lsls	r1, r1, #1
 800251c:	430a      	orrs	r2, r1
 800251e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002520:	f7fe fb76 	bl	8000c10 <HAL_GetTick>
 8002524:	0003      	movs	r3, r0
 8002526:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002528:	e008      	b.n	800253c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800252a:	f7fe fb71 	bl	8000c10 <HAL_GetTick>
 800252e:	0002      	movs	r2, r0
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	2b02      	cmp	r3, #2
 8002536:	d901      	bls.n	800253c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002538:	2303      	movs	r3, #3
 800253a:	e11c      	b.n	8002776 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800253c:	4b91      	ldr	r3, [pc, #580]	@ (8002784 <HAL_RCC_OscConfig+0x608>)
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	2380      	movs	r3, #128	@ 0x80
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	4013      	ands	r3, r2
 8002546:	d0f0      	beq.n	800252a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	2b01      	cmp	r3, #1
 800254e:	d106      	bne.n	800255e <HAL_RCC_OscConfig+0x3e2>
 8002550:	4b8b      	ldr	r3, [pc, #556]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 8002552:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002554:	4b8a      	ldr	r3, [pc, #552]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 8002556:	2101      	movs	r1, #1
 8002558:	430a      	orrs	r2, r1
 800255a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800255c:	e01c      	b.n	8002598 <HAL_RCC_OscConfig+0x41c>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	2b05      	cmp	r3, #5
 8002564:	d10c      	bne.n	8002580 <HAL_RCC_OscConfig+0x404>
 8002566:	4b86      	ldr	r3, [pc, #536]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 8002568:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800256a:	4b85      	ldr	r3, [pc, #532]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 800256c:	2104      	movs	r1, #4
 800256e:	430a      	orrs	r2, r1
 8002570:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002572:	4b83      	ldr	r3, [pc, #524]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 8002574:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002576:	4b82      	ldr	r3, [pc, #520]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 8002578:	2101      	movs	r1, #1
 800257a:	430a      	orrs	r2, r1
 800257c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800257e:	e00b      	b.n	8002598 <HAL_RCC_OscConfig+0x41c>
 8002580:	4b7f      	ldr	r3, [pc, #508]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 8002582:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002584:	4b7e      	ldr	r3, [pc, #504]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 8002586:	2101      	movs	r1, #1
 8002588:	438a      	bics	r2, r1
 800258a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800258c:	4b7c      	ldr	r3, [pc, #496]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 800258e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002590:	4b7b      	ldr	r3, [pc, #492]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 8002592:	2104      	movs	r1, #4
 8002594:	438a      	bics	r2, r1
 8002596:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d014      	beq.n	80025ca <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a0:	f7fe fb36 	bl	8000c10 <HAL_GetTick>
 80025a4:	0003      	movs	r3, r0
 80025a6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025a8:	e009      	b.n	80025be <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025aa:	f7fe fb31 	bl	8000c10 <HAL_GetTick>
 80025ae:	0002      	movs	r2, r0
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	1ad3      	subs	r3, r2, r3
 80025b4:	4a74      	ldr	r2, [pc, #464]	@ (8002788 <HAL_RCC_OscConfig+0x60c>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d901      	bls.n	80025be <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	e0db      	b.n	8002776 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025be:	4b70      	ldr	r3, [pc, #448]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 80025c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025c2:	2202      	movs	r2, #2
 80025c4:	4013      	ands	r3, r2
 80025c6:	d0f0      	beq.n	80025aa <HAL_RCC_OscConfig+0x42e>
 80025c8:	e013      	b.n	80025f2 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ca:	f7fe fb21 	bl	8000c10 <HAL_GetTick>
 80025ce:	0003      	movs	r3, r0
 80025d0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80025d2:	e009      	b.n	80025e8 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025d4:	f7fe fb1c 	bl	8000c10 <HAL_GetTick>
 80025d8:	0002      	movs	r2, r0
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	4a6a      	ldr	r2, [pc, #424]	@ (8002788 <HAL_RCC_OscConfig+0x60c>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d901      	bls.n	80025e8 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80025e4:	2303      	movs	r3, #3
 80025e6:	e0c6      	b.n	8002776 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80025e8:	4b65      	ldr	r3, [pc, #404]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 80025ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025ec:	2202      	movs	r2, #2
 80025ee:	4013      	ands	r3, r2
 80025f0:	d1f0      	bne.n	80025d4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80025f2:	231f      	movs	r3, #31
 80025f4:	18fb      	adds	r3, r7, r3
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d105      	bne.n	8002608 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80025fc:	4b60      	ldr	r3, [pc, #384]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 80025fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002600:	4b5f      	ldr	r3, [pc, #380]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 8002602:	4962      	ldr	r1, [pc, #392]	@ (800278c <HAL_RCC_OscConfig+0x610>)
 8002604:	400a      	ands	r2, r1
 8002606:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	69db      	ldr	r3, [r3, #28]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d100      	bne.n	8002612 <HAL_RCC_OscConfig+0x496>
 8002610:	e0b0      	b.n	8002774 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002612:	4b5b      	ldr	r3, [pc, #364]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	2238      	movs	r2, #56	@ 0x38
 8002618:	4013      	ands	r3, r2
 800261a:	2b10      	cmp	r3, #16
 800261c:	d100      	bne.n	8002620 <HAL_RCC_OscConfig+0x4a4>
 800261e:	e078      	b.n	8002712 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	69db      	ldr	r3, [r3, #28]
 8002624:	2b02      	cmp	r3, #2
 8002626:	d153      	bne.n	80026d0 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002628:	4b55      	ldr	r3, [pc, #340]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	4b54      	ldr	r3, [pc, #336]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 800262e:	4958      	ldr	r1, [pc, #352]	@ (8002790 <HAL_RCC_OscConfig+0x614>)
 8002630:	400a      	ands	r2, r1
 8002632:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002634:	f7fe faec 	bl	8000c10 <HAL_GetTick>
 8002638:	0003      	movs	r3, r0
 800263a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800263c:	e008      	b.n	8002650 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800263e:	f7fe fae7 	bl	8000c10 <HAL_GetTick>
 8002642:	0002      	movs	r2, r0
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	2b02      	cmp	r3, #2
 800264a:	d901      	bls.n	8002650 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	e092      	b.n	8002776 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002650:	4b4b      	ldr	r3, [pc, #300]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	2380      	movs	r3, #128	@ 0x80
 8002656:	049b      	lsls	r3, r3, #18
 8002658:	4013      	ands	r3, r2
 800265a:	d1f0      	bne.n	800263e <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800265c:	4b48      	ldr	r3, [pc, #288]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	4a4c      	ldr	r2, [pc, #304]	@ (8002794 <HAL_RCC_OscConfig+0x618>)
 8002662:	4013      	ands	r3, r2
 8002664:	0019      	movs	r1, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6a1a      	ldr	r2, [r3, #32]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800266e:	431a      	orrs	r2, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002674:	021b      	lsls	r3, r3, #8
 8002676:	431a      	orrs	r2, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800267c:	431a      	orrs	r2, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002682:	431a      	orrs	r2, r3
 8002684:	4b3e      	ldr	r3, [pc, #248]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 8002686:	430a      	orrs	r2, r1
 8002688:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800268a:	4b3d      	ldr	r3, [pc, #244]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	4b3c      	ldr	r3, [pc, #240]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 8002690:	2180      	movs	r1, #128	@ 0x80
 8002692:	0449      	lsls	r1, r1, #17
 8002694:	430a      	orrs	r2, r1
 8002696:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002698:	4b39      	ldr	r3, [pc, #228]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 800269a:	68da      	ldr	r2, [r3, #12]
 800269c:	4b38      	ldr	r3, [pc, #224]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 800269e:	2180      	movs	r1, #128	@ 0x80
 80026a0:	0549      	lsls	r1, r1, #21
 80026a2:	430a      	orrs	r2, r1
 80026a4:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a6:	f7fe fab3 	bl	8000c10 <HAL_GetTick>
 80026aa:	0003      	movs	r3, r0
 80026ac:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026ae:	e008      	b.n	80026c2 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026b0:	f7fe faae 	bl	8000c10 <HAL_GetTick>
 80026b4:	0002      	movs	r2, r0
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	1ad3      	subs	r3, r2, r3
 80026ba:	2b02      	cmp	r3, #2
 80026bc:	d901      	bls.n	80026c2 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80026be:	2303      	movs	r3, #3
 80026c0:	e059      	b.n	8002776 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026c2:	4b2f      	ldr	r3, [pc, #188]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	2380      	movs	r3, #128	@ 0x80
 80026c8:	049b      	lsls	r3, r3, #18
 80026ca:	4013      	ands	r3, r2
 80026cc:	d0f0      	beq.n	80026b0 <HAL_RCC_OscConfig+0x534>
 80026ce:	e051      	b.n	8002774 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026d0:	4b2b      	ldr	r3, [pc, #172]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	4b2a      	ldr	r3, [pc, #168]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 80026d6:	492e      	ldr	r1, [pc, #184]	@ (8002790 <HAL_RCC_OscConfig+0x614>)
 80026d8:	400a      	ands	r2, r1
 80026da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026dc:	f7fe fa98 	bl	8000c10 <HAL_GetTick>
 80026e0:	0003      	movs	r3, r0
 80026e2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026e4:	e008      	b.n	80026f8 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026e6:	f7fe fa93 	bl	8000c10 <HAL_GetTick>
 80026ea:	0002      	movs	r2, r0
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d901      	bls.n	80026f8 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 80026f4:	2303      	movs	r3, #3
 80026f6:	e03e      	b.n	8002776 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026f8:	4b21      	ldr	r3, [pc, #132]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	2380      	movs	r3, #128	@ 0x80
 80026fe:	049b      	lsls	r3, r3, #18
 8002700:	4013      	ands	r3, r2
 8002702:	d1f0      	bne.n	80026e6 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8002704:	4b1e      	ldr	r3, [pc, #120]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 8002706:	68da      	ldr	r2, [r3, #12]
 8002708:	4b1d      	ldr	r3, [pc, #116]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 800270a:	4923      	ldr	r1, [pc, #140]	@ (8002798 <HAL_RCC_OscConfig+0x61c>)
 800270c:	400a      	ands	r2, r1
 800270e:	60da      	str	r2, [r3, #12]
 8002710:	e030      	b.n	8002774 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	69db      	ldr	r3, [r3, #28]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d101      	bne.n	800271e <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e02b      	b.n	8002776 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800271e:	4b18      	ldr	r3, [pc, #96]	@ (8002780 <HAL_RCC_OscConfig+0x604>)
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	2203      	movs	r2, #3
 8002728:	401a      	ands	r2, r3
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6a1b      	ldr	r3, [r3, #32]
 800272e:	429a      	cmp	r2, r3
 8002730:	d11e      	bne.n	8002770 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	2270      	movs	r2, #112	@ 0x70
 8002736:	401a      	ands	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800273c:	429a      	cmp	r2, r3
 800273e:	d117      	bne.n	8002770 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002740:	697a      	ldr	r2, [r7, #20]
 8002742:	23fe      	movs	r3, #254	@ 0xfe
 8002744:	01db      	lsls	r3, r3, #7
 8002746:	401a      	ands	r2, r3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800274c:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800274e:	429a      	cmp	r2, r3
 8002750:	d10e      	bne.n	8002770 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002752:	697a      	ldr	r2, [r7, #20]
 8002754:	23f8      	movs	r3, #248	@ 0xf8
 8002756:	039b      	lsls	r3, r3, #14
 8002758:	401a      	ands	r2, r3
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800275e:	429a      	cmp	r2, r3
 8002760:	d106      	bne.n	8002770 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	0f5b      	lsrs	r3, r3, #29
 8002766:	075a      	lsls	r2, r3, #29
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800276c:	429a      	cmp	r2, r3
 800276e:	d001      	beq.n	8002774 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e000      	b.n	8002776 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8002774:	2300      	movs	r3, #0
}
 8002776:	0018      	movs	r0, r3
 8002778:	46bd      	mov	sp, r7
 800277a:	b008      	add	sp, #32
 800277c:	bd80      	pop	{r7, pc}
 800277e:	46c0      	nop			@ (mov r8, r8)
 8002780:	40021000 	.word	0x40021000
 8002784:	40007000 	.word	0x40007000
 8002788:	00001388 	.word	0x00001388
 800278c:	efffffff 	.word	0xefffffff
 8002790:	feffffff 	.word	0xfeffffff
 8002794:	1fc1808c 	.word	0x1fc1808c
 8002798:	effefffc 	.word	0xeffefffc

0800279c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
 80027a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d101      	bne.n	80027b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e0e9      	b.n	8002984 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027b0:	4b76      	ldr	r3, [pc, #472]	@ (800298c <HAL_RCC_ClockConfig+0x1f0>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	2207      	movs	r2, #7
 80027b6:	4013      	ands	r3, r2
 80027b8:	683a      	ldr	r2, [r7, #0]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d91e      	bls.n	80027fc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027be:	4b73      	ldr	r3, [pc, #460]	@ (800298c <HAL_RCC_ClockConfig+0x1f0>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2207      	movs	r2, #7
 80027c4:	4393      	bics	r3, r2
 80027c6:	0019      	movs	r1, r3
 80027c8:	4b70      	ldr	r3, [pc, #448]	@ (800298c <HAL_RCC_ClockConfig+0x1f0>)
 80027ca:	683a      	ldr	r2, [r7, #0]
 80027cc:	430a      	orrs	r2, r1
 80027ce:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80027d0:	f7fe fa1e 	bl	8000c10 <HAL_GetTick>
 80027d4:	0003      	movs	r3, r0
 80027d6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80027d8:	e009      	b.n	80027ee <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027da:	f7fe fa19 	bl	8000c10 <HAL_GetTick>
 80027de:	0002      	movs	r2, r0
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	4a6a      	ldr	r2, [pc, #424]	@ (8002990 <HAL_RCC_ClockConfig+0x1f4>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d901      	bls.n	80027ee <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80027ea:	2303      	movs	r3, #3
 80027ec:	e0ca      	b.n	8002984 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80027ee:	4b67      	ldr	r3, [pc, #412]	@ (800298c <HAL_RCC_ClockConfig+0x1f0>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	2207      	movs	r2, #7
 80027f4:	4013      	ands	r3, r2
 80027f6:	683a      	ldr	r2, [r7, #0]
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d1ee      	bne.n	80027da <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2202      	movs	r2, #2
 8002802:	4013      	ands	r3, r2
 8002804:	d015      	beq.n	8002832 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2204      	movs	r2, #4
 800280c:	4013      	ands	r3, r2
 800280e:	d006      	beq.n	800281e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002810:	4b60      	ldr	r3, [pc, #384]	@ (8002994 <HAL_RCC_ClockConfig+0x1f8>)
 8002812:	689a      	ldr	r2, [r3, #8]
 8002814:	4b5f      	ldr	r3, [pc, #380]	@ (8002994 <HAL_RCC_ClockConfig+0x1f8>)
 8002816:	21e0      	movs	r1, #224	@ 0xe0
 8002818:	01c9      	lsls	r1, r1, #7
 800281a:	430a      	orrs	r2, r1
 800281c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800281e:	4b5d      	ldr	r3, [pc, #372]	@ (8002994 <HAL_RCC_ClockConfig+0x1f8>)
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	4a5d      	ldr	r2, [pc, #372]	@ (8002998 <HAL_RCC_ClockConfig+0x1fc>)
 8002824:	4013      	ands	r3, r2
 8002826:	0019      	movs	r1, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	689a      	ldr	r2, [r3, #8]
 800282c:	4b59      	ldr	r3, [pc, #356]	@ (8002994 <HAL_RCC_ClockConfig+0x1f8>)
 800282e:	430a      	orrs	r2, r1
 8002830:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2201      	movs	r2, #1
 8002838:	4013      	ands	r3, r2
 800283a:	d057      	beq.n	80028ec <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	2b01      	cmp	r3, #1
 8002842:	d107      	bne.n	8002854 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002844:	4b53      	ldr	r3, [pc, #332]	@ (8002994 <HAL_RCC_ClockConfig+0x1f8>)
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	2380      	movs	r3, #128	@ 0x80
 800284a:	029b      	lsls	r3, r3, #10
 800284c:	4013      	ands	r3, r2
 800284e:	d12b      	bne.n	80028a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e097      	b.n	8002984 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	2b02      	cmp	r3, #2
 800285a:	d107      	bne.n	800286c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800285c:	4b4d      	ldr	r3, [pc, #308]	@ (8002994 <HAL_RCC_ClockConfig+0x1f8>)
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	2380      	movs	r3, #128	@ 0x80
 8002862:	049b      	lsls	r3, r3, #18
 8002864:	4013      	ands	r3, r2
 8002866:	d11f      	bne.n	80028a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e08b      	b.n	8002984 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d107      	bne.n	8002884 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002874:	4b47      	ldr	r3, [pc, #284]	@ (8002994 <HAL_RCC_ClockConfig+0x1f8>)
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	2380      	movs	r3, #128	@ 0x80
 800287a:	00db      	lsls	r3, r3, #3
 800287c:	4013      	ands	r3, r2
 800287e:	d113      	bne.n	80028a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e07f      	b.n	8002984 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	2b03      	cmp	r3, #3
 800288a:	d106      	bne.n	800289a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800288c:	4b41      	ldr	r3, [pc, #260]	@ (8002994 <HAL_RCC_ClockConfig+0x1f8>)
 800288e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002890:	2202      	movs	r2, #2
 8002892:	4013      	ands	r3, r2
 8002894:	d108      	bne.n	80028a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e074      	b.n	8002984 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800289a:	4b3e      	ldr	r3, [pc, #248]	@ (8002994 <HAL_RCC_ClockConfig+0x1f8>)
 800289c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800289e:	2202      	movs	r2, #2
 80028a0:	4013      	ands	r3, r2
 80028a2:	d101      	bne.n	80028a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e06d      	b.n	8002984 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80028a8:	4b3a      	ldr	r3, [pc, #232]	@ (8002994 <HAL_RCC_ClockConfig+0x1f8>)
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	2207      	movs	r2, #7
 80028ae:	4393      	bics	r3, r2
 80028b0:	0019      	movs	r1, r3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	685a      	ldr	r2, [r3, #4]
 80028b6:	4b37      	ldr	r3, [pc, #220]	@ (8002994 <HAL_RCC_ClockConfig+0x1f8>)
 80028b8:	430a      	orrs	r2, r1
 80028ba:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028bc:	f7fe f9a8 	bl	8000c10 <HAL_GetTick>
 80028c0:	0003      	movs	r3, r0
 80028c2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028c4:	e009      	b.n	80028da <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028c6:	f7fe f9a3 	bl	8000c10 <HAL_GetTick>
 80028ca:	0002      	movs	r2, r0
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	4a2f      	ldr	r2, [pc, #188]	@ (8002990 <HAL_RCC_ClockConfig+0x1f4>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e054      	b.n	8002984 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028da:	4b2e      	ldr	r3, [pc, #184]	@ (8002994 <HAL_RCC_ClockConfig+0x1f8>)
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	2238      	movs	r2, #56	@ 0x38
 80028e0:	401a      	ands	r2, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	00db      	lsls	r3, r3, #3
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d1ec      	bne.n	80028c6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80028ec:	4b27      	ldr	r3, [pc, #156]	@ (800298c <HAL_RCC_ClockConfig+0x1f0>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	2207      	movs	r2, #7
 80028f2:	4013      	ands	r3, r2
 80028f4:	683a      	ldr	r2, [r7, #0]
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d21e      	bcs.n	8002938 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028fa:	4b24      	ldr	r3, [pc, #144]	@ (800298c <HAL_RCC_ClockConfig+0x1f0>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2207      	movs	r2, #7
 8002900:	4393      	bics	r3, r2
 8002902:	0019      	movs	r1, r3
 8002904:	4b21      	ldr	r3, [pc, #132]	@ (800298c <HAL_RCC_ClockConfig+0x1f0>)
 8002906:	683a      	ldr	r2, [r7, #0]
 8002908:	430a      	orrs	r2, r1
 800290a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800290c:	f7fe f980 	bl	8000c10 <HAL_GetTick>
 8002910:	0003      	movs	r3, r0
 8002912:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002914:	e009      	b.n	800292a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002916:	f7fe f97b 	bl	8000c10 <HAL_GetTick>
 800291a:	0002      	movs	r2, r0
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	1ad3      	subs	r3, r2, r3
 8002920:	4a1b      	ldr	r2, [pc, #108]	@ (8002990 <HAL_RCC_ClockConfig+0x1f4>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d901      	bls.n	800292a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e02c      	b.n	8002984 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800292a:	4b18      	ldr	r3, [pc, #96]	@ (800298c <HAL_RCC_ClockConfig+0x1f0>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2207      	movs	r2, #7
 8002930:	4013      	ands	r3, r2
 8002932:	683a      	ldr	r2, [r7, #0]
 8002934:	429a      	cmp	r2, r3
 8002936:	d1ee      	bne.n	8002916 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	2204      	movs	r2, #4
 800293e:	4013      	ands	r3, r2
 8002940:	d009      	beq.n	8002956 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002942:	4b14      	ldr	r3, [pc, #80]	@ (8002994 <HAL_RCC_ClockConfig+0x1f8>)
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	4a15      	ldr	r2, [pc, #84]	@ (800299c <HAL_RCC_ClockConfig+0x200>)
 8002948:	4013      	ands	r3, r2
 800294a:	0019      	movs	r1, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	68da      	ldr	r2, [r3, #12]
 8002950:	4b10      	ldr	r3, [pc, #64]	@ (8002994 <HAL_RCC_ClockConfig+0x1f8>)
 8002952:	430a      	orrs	r2, r1
 8002954:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002956:	f000 f87d 	bl	8002a54 <HAL_RCC_GetSysClockFreq>
 800295a:	0001      	movs	r1, r0
 800295c:	4b0d      	ldr	r3, [pc, #52]	@ (8002994 <HAL_RCC_ClockConfig+0x1f8>)
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	0a1b      	lsrs	r3, r3, #8
 8002962:	220f      	movs	r2, #15
 8002964:	401a      	ands	r2, r3
 8002966:	4b0e      	ldr	r3, [pc, #56]	@ (80029a0 <HAL_RCC_ClockConfig+0x204>)
 8002968:	0092      	lsls	r2, r2, #2
 800296a:	58d3      	ldr	r3, [r2, r3]
 800296c:	221f      	movs	r2, #31
 800296e:	4013      	ands	r3, r2
 8002970:	000a      	movs	r2, r1
 8002972:	40da      	lsrs	r2, r3
 8002974:	4b0b      	ldr	r3, [pc, #44]	@ (80029a4 <HAL_RCC_ClockConfig+0x208>)
 8002976:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002978:	4b0b      	ldr	r3, [pc, #44]	@ (80029a8 <HAL_RCC_ClockConfig+0x20c>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	0018      	movs	r0, r3
 800297e:	f7fe f8eb 	bl	8000b58 <HAL_InitTick>
 8002982:	0003      	movs	r3, r0
}
 8002984:	0018      	movs	r0, r3
 8002986:	46bd      	mov	sp, r7
 8002988:	b004      	add	sp, #16
 800298a:	bd80      	pop	{r7, pc}
 800298c:	40022000 	.word	0x40022000
 8002990:	00001388 	.word	0x00001388
 8002994:	40021000 	.word	0x40021000
 8002998:	fffff0ff 	.word	0xfffff0ff
 800299c:	ffff8fff 	.word	0xffff8fff
 80029a0:	08004508 	.word	0x08004508
 80029a4:	20000000 	.word	0x20000000
 80029a8:	20000004 	.word	0x20000004

080029ac <HAL_RCC_MCOConfig>:
  *
  * (*) Feature not available on all devices of the family
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b08c      	sub	sp, #48	@ 0x30
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	60f8      	str	r0, [r7, #12]
 80029b4:	60b9      	str	r1, [r7, #8]
 80029b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));

  /* Common GPIO init parameters */
  gpio_initstruct.Mode      = GPIO_MODE_AF_PP;
 80029b8:	2010      	movs	r0, #16
 80029ba:	183b      	adds	r3, r7, r0
 80029bc:	2202      	movs	r2, #2
 80029be:	605a      	str	r2, [r3, #4]
  gpio_initstruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80029c0:	183b      	adds	r3, r7, r0
 80029c2:	2203      	movs	r2, #3
 80029c4:	60da      	str	r2, [r3, #12]
  gpio_initstruct.Pull      = GPIO_NOPULL;
 80029c6:	183b      	adds	r3, r7, r0
 80029c8:	2200      	movs	r2, #0
 80029ca:	609a      	str	r2, [r3, #8]

  /* Get MCOx selection */
  mcoindex = RCC_MCOx & RCC_MCO_INDEX_MASK;
 80029cc:	68fa      	ldr	r2, [r7, #12]
 80029ce:	2380      	movs	r3, #128	@ 0x80
 80029d0:	055b      	lsls	r3, r3, #21
 80029d2:	4013      	ands	r3, r2
 80029d4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get MCOx GPIO Port */
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	0c1b      	lsrs	r3, r3, #16
 80029da:	220f      	movs	r2, #15
 80029dc:	4013      	ands	r3, r2
 80029de:	22a0      	movs	r2, #160	@ 0xa0
 80029e0:	0352      	lsls	r2, r2, #13
 80029e2:	4694      	mov	ip, r2
 80029e4:	4463      	add	r3, ip
 80029e6:	029b      	lsls	r3, r3, #10
 80029e8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* MCOx Clock Enable */
  mco_gpio_index = RCC_GET_MCO_GPIO_INDEX(RCC_MCOx);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	0c1b      	lsrs	r3, r3, #16
 80029ee:	220f      	movs	r2, #15
 80029f0:	4013      	ands	r3, r2
 80029f2:	627b      	str	r3, [r7, #36]	@ 0x24
  SET_BIT(RCC->IOPENR, (1UL << mco_gpio_index ));
 80029f4:	4b15      	ldr	r3, [pc, #84]	@ (8002a4c <HAL_RCC_MCOConfig+0xa0>)
 80029f6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80029f8:	2201      	movs	r2, #1
 80029fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029fc:	409a      	lsls	r2, r3
 80029fe:	4b13      	ldr	r3, [pc, #76]	@ (8002a4c <HAL_RCC_MCOConfig+0xa0>)
 8002a00:	430a      	orrs	r2, r1
 8002a02:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Configure the MCOx pin in alternate function mode */
  gpio_initstruct.Pin = RCC_GET_MCO_GPIO_PIN(RCC_MCOx);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	041b      	lsls	r3, r3, #16
 8002a08:	0c1a      	lsrs	r2, r3, #16
 8002a0a:	183b      	adds	r3, r7, r0
 8002a0c:	601a      	str	r2, [r3, #0]
  gpio_initstruct.Alternate = RCC_GET_MCO_GPIO_AF(RCC_MCOx);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	0d1b      	lsrs	r3, r3, #20
 8002a12:	22ff      	movs	r2, #255	@ 0xff
 8002a14:	401a      	ands	r2, r3
 8002a16:	183b      	adds	r3, r7, r0
 8002a18:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(mco_gpio_port, &gpio_initstruct);
 8002a1a:	183a      	adds	r2, r7, r0
 8002a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a1e:	0011      	movs	r1, r2
 8002a20:	0018      	movs	r0, r3
 8002a22:	f7ff f957 	bl	8001cd4 <HAL_GPIO_Init>

  if (mcoindex == RCC_MCO1_INDEX)
 8002a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d10a      	bne.n	8002a42 <HAL_RCC_MCOConfig+0x96>
  {
    assert_param(IS_RCC_MCODIV(RCC_MCODiv));
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
    /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 8002a2c:	4b07      	ldr	r3, [pc, #28]	@ (8002a4c <HAL_RCC_MCOConfig+0xa0>)
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	4a07      	ldr	r2, [pc, #28]	@ (8002a50 <HAL_RCC_MCOConfig+0xa4>)
 8002a32:	4013      	ands	r3, r2
 8002a34:	0019      	movs	r1, r3
 8002a36:	68ba      	ldr	r2, [r7, #8]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	431a      	orrs	r2, r3
 8002a3c:	4b03      	ldr	r3, [pc, #12]	@ (8002a4c <HAL_RCC_MCOConfig+0xa0>)
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	609a      	str	r2, [r3, #8]
#endif /* RCC_MCO2_SUPPORT */
  else
  {
    /* Nothing to do */
  }
}
 8002a42:	46c0      	nop			@ (mov r8, r8)
 8002a44:	46bd      	mov	sp, r7
 8002a46:	b00c      	add	sp, #48	@ 0x30
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	46c0      	nop			@ (mov r8, r8)
 8002a4c:	40021000 	.word	0x40021000
 8002a50:	88ffffff 	.word	0x88ffffff

08002a54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b086      	sub	sp, #24
 8002a58:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a5a:	4b3c      	ldr	r3, [pc, #240]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	2238      	movs	r2, #56	@ 0x38
 8002a60:	4013      	ands	r3, r2
 8002a62:	d10f      	bne.n	8002a84 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002a64:	4b39      	ldr	r3, [pc, #228]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	0adb      	lsrs	r3, r3, #11
 8002a6a:	2207      	movs	r2, #7
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	2201      	movs	r2, #1
 8002a70:	409a      	lsls	r2, r3
 8002a72:	0013      	movs	r3, r2
 8002a74:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002a76:	6839      	ldr	r1, [r7, #0]
 8002a78:	4835      	ldr	r0, [pc, #212]	@ (8002b50 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002a7a:	f7fd fb41 	bl	8000100 <__udivsi3>
 8002a7e:	0003      	movs	r3, r0
 8002a80:	613b      	str	r3, [r7, #16]
 8002a82:	e05d      	b.n	8002b40 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a84:	4b31      	ldr	r3, [pc, #196]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	2238      	movs	r2, #56	@ 0x38
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	2b08      	cmp	r3, #8
 8002a8e:	d102      	bne.n	8002a96 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002a90:	4b30      	ldr	r3, [pc, #192]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x100>)
 8002a92:	613b      	str	r3, [r7, #16]
 8002a94:	e054      	b.n	8002b40 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a96:	4b2d      	ldr	r3, [pc, #180]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	2238      	movs	r2, #56	@ 0x38
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	2b10      	cmp	r3, #16
 8002aa0:	d138      	bne.n	8002b14 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002aa2:	4b2a      	ldr	r3, [pc, #168]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	2203      	movs	r2, #3
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002aac:	4b27      	ldr	r3, [pc, #156]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	091b      	lsrs	r3, r3, #4
 8002ab2:	2207      	movs	r2, #7
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	3301      	adds	r3, #1
 8002ab8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	2b03      	cmp	r3, #3
 8002abe:	d10d      	bne.n	8002adc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002ac0:	68b9      	ldr	r1, [r7, #8]
 8002ac2:	4824      	ldr	r0, [pc, #144]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x100>)
 8002ac4:	f7fd fb1c 	bl	8000100 <__udivsi3>
 8002ac8:	0003      	movs	r3, r0
 8002aca:	0019      	movs	r1, r3
 8002acc:	4b1f      	ldr	r3, [pc, #124]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	0a1b      	lsrs	r3, r3, #8
 8002ad2:	227f      	movs	r2, #127	@ 0x7f
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	434b      	muls	r3, r1
 8002ad8:	617b      	str	r3, [r7, #20]
        break;
 8002ada:	e00d      	b.n	8002af8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002adc:	68b9      	ldr	r1, [r7, #8]
 8002ade:	481c      	ldr	r0, [pc, #112]	@ (8002b50 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002ae0:	f7fd fb0e 	bl	8000100 <__udivsi3>
 8002ae4:	0003      	movs	r3, r0
 8002ae6:	0019      	movs	r1, r3
 8002ae8:	4b18      	ldr	r3, [pc, #96]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	0a1b      	lsrs	r3, r3, #8
 8002aee:	227f      	movs	r2, #127	@ 0x7f
 8002af0:	4013      	ands	r3, r2
 8002af2:	434b      	muls	r3, r1
 8002af4:	617b      	str	r3, [r7, #20]
        break;
 8002af6:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002af8:	4b14      	ldr	r3, [pc, #80]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	0f5b      	lsrs	r3, r3, #29
 8002afe:	2207      	movs	r2, #7
 8002b00:	4013      	ands	r3, r2
 8002b02:	3301      	adds	r3, #1
 8002b04:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002b06:	6879      	ldr	r1, [r7, #4]
 8002b08:	6978      	ldr	r0, [r7, #20]
 8002b0a:	f7fd faf9 	bl	8000100 <__udivsi3>
 8002b0e:	0003      	movs	r3, r0
 8002b10:	613b      	str	r3, [r7, #16]
 8002b12:	e015      	b.n	8002b40 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002b14:	4b0d      	ldr	r3, [pc, #52]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	2238      	movs	r2, #56	@ 0x38
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	2b20      	cmp	r3, #32
 8002b1e:	d103      	bne.n	8002b28 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002b20:	2380      	movs	r3, #128	@ 0x80
 8002b22:	021b      	lsls	r3, r3, #8
 8002b24:	613b      	str	r3, [r7, #16]
 8002b26:	e00b      	b.n	8002b40 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002b28:	4b08      	ldr	r3, [pc, #32]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	2238      	movs	r2, #56	@ 0x38
 8002b2e:	4013      	ands	r3, r2
 8002b30:	2b18      	cmp	r3, #24
 8002b32:	d103      	bne.n	8002b3c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002b34:	23fa      	movs	r3, #250	@ 0xfa
 8002b36:	01db      	lsls	r3, r3, #7
 8002b38:	613b      	str	r3, [r7, #16]
 8002b3a:	e001      	b.n	8002b40 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002b40:	693b      	ldr	r3, [r7, #16]
}
 8002b42:	0018      	movs	r0, r3
 8002b44:	46bd      	mov	sp, r7
 8002b46:	b006      	add	sp, #24
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	46c0      	nop			@ (mov r8, r8)
 8002b4c:	40021000 	.word	0x40021000
 8002b50:	00f42400 	.word	0x00f42400
 8002b54:	007a1200 	.word	0x007a1200

08002b58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b086      	sub	sp, #24
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002b60:	2313      	movs	r3, #19
 8002b62:	18fb      	adds	r3, r7, r3
 8002b64:	2200      	movs	r2, #0
 8002b66:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002b68:	2312      	movs	r3, #18
 8002b6a:	18fb      	adds	r3, r7, r3
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	2380      	movs	r3, #128	@ 0x80
 8002b76:	029b      	lsls	r3, r3, #10
 8002b78:	4013      	ands	r3, r2
 8002b7a:	d100      	bne.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002b7c:	e0a3      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b7e:	2011      	movs	r0, #17
 8002b80:	183b      	adds	r3, r7, r0
 8002b82:	2200      	movs	r2, #0
 8002b84:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b86:	4b7f      	ldr	r3, [pc, #508]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002b88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b8a:	2380      	movs	r3, #128	@ 0x80
 8002b8c:	055b      	lsls	r3, r3, #21
 8002b8e:	4013      	ands	r3, r2
 8002b90:	d110      	bne.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b92:	4b7c      	ldr	r3, [pc, #496]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002b94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b96:	4b7b      	ldr	r3, [pc, #492]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002b98:	2180      	movs	r1, #128	@ 0x80
 8002b9a:	0549      	lsls	r1, r1, #21
 8002b9c:	430a      	orrs	r2, r1
 8002b9e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002ba0:	4b78      	ldr	r3, [pc, #480]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002ba2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ba4:	2380      	movs	r3, #128	@ 0x80
 8002ba6:	055b      	lsls	r3, r3, #21
 8002ba8:	4013      	ands	r3, r2
 8002baa:	60bb      	str	r3, [r7, #8]
 8002bac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bae:	183b      	adds	r3, r7, r0
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002bb4:	4b74      	ldr	r3, [pc, #464]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	4b73      	ldr	r3, [pc, #460]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002bba:	2180      	movs	r1, #128	@ 0x80
 8002bbc:	0049      	lsls	r1, r1, #1
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002bc2:	f7fe f825 	bl	8000c10 <HAL_GetTick>
 8002bc6:	0003      	movs	r3, r0
 8002bc8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002bca:	e00b      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bcc:	f7fe f820 	bl	8000c10 <HAL_GetTick>
 8002bd0:	0002      	movs	r2, r0
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d904      	bls.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002bda:	2313      	movs	r3, #19
 8002bdc:	18fb      	adds	r3, r7, r3
 8002bde:	2203      	movs	r2, #3
 8002be0:	701a      	strb	r2, [r3, #0]
        break;
 8002be2:	e005      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002be4:	4b68      	ldr	r3, [pc, #416]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	2380      	movs	r3, #128	@ 0x80
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	4013      	ands	r3, r2
 8002bee:	d0ed      	beq.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002bf0:	2313      	movs	r3, #19
 8002bf2:	18fb      	adds	r3, r7, r3
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d154      	bne.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002bfa:	4b62      	ldr	r3, [pc, #392]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002bfc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002bfe:	23c0      	movs	r3, #192	@ 0xc0
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	4013      	ands	r3, r2
 8002c04:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d019      	beq.n	8002c40 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	695b      	ldr	r3, [r3, #20]
 8002c10:	697a      	ldr	r2, [r7, #20]
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d014      	beq.n	8002c40 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002c16:	4b5b      	ldr	r3, [pc, #364]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002c18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c1a:	4a5c      	ldr	r2, [pc, #368]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002c20:	4b58      	ldr	r3, [pc, #352]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002c22:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002c24:	4b57      	ldr	r3, [pc, #348]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002c26:	2180      	movs	r1, #128	@ 0x80
 8002c28:	0249      	lsls	r1, r1, #9
 8002c2a:	430a      	orrs	r2, r1
 8002c2c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002c2e:	4b55      	ldr	r3, [pc, #340]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002c30:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002c32:	4b54      	ldr	r3, [pc, #336]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002c34:	4956      	ldr	r1, [pc, #344]	@ (8002d90 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8002c36:	400a      	ands	r2, r1
 8002c38:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002c3a:	4b52      	ldr	r3, [pc, #328]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002c3c:	697a      	ldr	r2, [r7, #20]
 8002c3e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	2201      	movs	r2, #1
 8002c44:	4013      	ands	r3, r2
 8002c46:	d016      	beq.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c48:	f7fd ffe2 	bl	8000c10 <HAL_GetTick>
 8002c4c:	0003      	movs	r3, r0
 8002c4e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c50:	e00c      	b.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c52:	f7fd ffdd 	bl	8000c10 <HAL_GetTick>
 8002c56:	0002      	movs	r2, r0
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	1ad3      	subs	r3, r2, r3
 8002c5c:	4a4d      	ldr	r2, [pc, #308]	@ (8002d94 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d904      	bls.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002c62:	2313      	movs	r3, #19
 8002c64:	18fb      	adds	r3, r7, r3
 8002c66:	2203      	movs	r2, #3
 8002c68:	701a      	strb	r2, [r3, #0]
            break;
 8002c6a:	e004      	b.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c6c:	4b45      	ldr	r3, [pc, #276]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002c6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c70:	2202      	movs	r2, #2
 8002c72:	4013      	ands	r3, r2
 8002c74:	d0ed      	beq.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002c76:	2313      	movs	r3, #19
 8002c78:	18fb      	adds	r3, r7, r3
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d10a      	bne.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c80:	4b40      	ldr	r3, [pc, #256]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002c82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c84:	4a41      	ldr	r2, [pc, #260]	@ (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002c86:	4013      	ands	r3, r2
 8002c88:	0019      	movs	r1, r3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	695a      	ldr	r2, [r3, #20]
 8002c8e:	4b3d      	ldr	r3, [pc, #244]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002c90:	430a      	orrs	r2, r1
 8002c92:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002c94:	e00c      	b.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002c96:	2312      	movs	r3, #18
 8002c98:	18fb      	adds	r3, r7, r3
 8002c9a:	2213      	movs	r2, #19
 8002c9c:	18ba      	adds	r2, r7, r2
 8002c9e:	7812      	ldrb	r2, [r2, #0]
 8002ca0:	701a      	strb	r2, [r3, #0]
 8002ca2:	e005      	b.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ca4:	2312      	movs	r3, #18
 8002ca6:	18fb      	adds	r3, r7, r3
 8002ca8:	2213      	movs	r2, #19
 8002caa:	18ba      	adds	r2, r7, r2
 8002cac:	7812      	ldrb	r2, [r2, #0]
 8002cae:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002cb0:	2311      	movs	r3, #17
 8002cb2:	18fb      	adds	r3, r7, r3
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d105      	bne.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cba:	4b32      	ldr	r3, [pc, #200]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002cbc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002cbe:	4b31      	ldr	r3, [pc, #196]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002cc0:	4935      	ldr	r1, [pc, #212]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002cc2:	400a      	ands	r2, r1
 8002cc4:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	2201      	movs	r2, #1
 8002ccc:	4013      	ands	r3, r2
 8002cce:	d009      	beq.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002cd0:	4b2c      	ldr	r3, [pc, #176]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002cd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cd4:	2203      	movs	r2, #3
 8002cd6:	4393      	bics	r3, r2
 8002cd8:	0019      	movs	r1, r3
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	685a      	ldr	r2, [r3, #4]
 8002cde:	4b29      	ldr	r3, [pc, #164]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002ce0:	430a      	orrs	r2, r1
 8002ce2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2220      	movs	r2, #32
 8002cea:	4013      	ands	r3, r2
 8002cec:	d009      	beq.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002cee:	4b25      	ldr	r3, [pc, #148]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002cf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cf2:	4a2a      	ldr	r2, [pc, #168]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	0019      	movs	r1, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	689a      	ldr	r2, [r3, #8]
 8002cfc:	4b21      	ldr	r3, [pc, #132]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002cfe:	430a      	orrs	r2, r1
 8002d00:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	2380      	movs	r3, #128	@ 0x80
 8002d08:	01db      	lsls	r3, r3, #7
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	d015      	beq.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002d0e:	4b1d      	ldr	r3, [pc, #116]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002d10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	0899      	lsrs	r1, r3, #2
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	691a      	ldr	r2, [r3, #16]
 8002d1a:	4b1a      	ldr	r3, [pc, #104]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002d1c:	430a      	orrs	r2, r1
 8002d1e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	691a      	ldr	r2, [r3, #16]
 8002d24:	2380      	movs	r3, #128	@ 0x80
 8002d26:	05db      	lsls	r3, r3, #23
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d106      	bne.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002d2c:	4b15      	ldr	r3, [pc, #84]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002d2e:	68da      	ldr	r2, [r3, #12]
 8002d30:	4b14      	ldr	r3, [pc, #80]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002d32:	2180      	movs	r1, #128	@ 0x80
 8002d34:	0249      	lsls	r1, r1, #9
 8002d36:	430a      	orrs	r2, r1
 8002d38:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	2380      	movs	r3, #128	@ 0x80
 8002d40:	011b      	lsls	r3, r3, #4
 8002d42:	4013      	ands	r3, r2
 8002d44:	d016      	beq.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002d46:	4b0f      	ldr	r3, [pc, #60]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002d48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d4a:	4a15      	ldr	r2, [pc, #84]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	0019      	movs	r1, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	68da      	ldr	r2, [r3, #12]
 8002d54:	4b0b      	ldr	r3, [pc, #44]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002d56:	430a      	orrs	r2, r1
 8002d58:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	68da      	ldr	r2, [r3, #12]
 8002d5e:	2380      	movs	r3, #128	@ 0x80
 8002d60:	01db      	lsls	r3, r3, #7
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d106      	bne.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002d66:	4b07      	ldr	r3, [pc, #28]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002d68:	68da      	ldr	r2, [r3, #12]
 8002d6a:	4b06      	ldr	r3, [pc, #24]	@ (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002d6c:	2180      	movs	r1, #128	@ 0x80
 8002d6e:	0249      	lsls	r1, r1, #9
 8002d70:	430a      	orrs	r2, r1
 8002d72:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002d74:	2312      	movs	r3, #18
 8002d76:	18fb      	adds	r3, r7, r3
 8002d78:	781b      	ldrb	r3, [r3, #0]
}
 8002d7a:	0018      	movs	r0, r3
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	b006      	add	sp, #24
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	46c0      	nop			@ (mov r8, r8)
 8002d84:	40021000 	.word	0x40021000
 8002d88:	40007000 	.word	0x40007000
 8002d8c:	fffffcff 	.word	0xfffffcff
 8002d90:	fffeffff 	.word	0xfffeffff
 8002d94:	00001388 	.word	0x00001388
 8002d98:	efffffff 	.word	0xefffffff
 8002d9c:	ffffcfff 	.word	0xffffcfff
 8002da0:	ffff3fff 	.word	0xffff3fff

08002da4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002da4:	b5b0      	push	{r4, r5, r7, lr}
 8002da6:	b084      	sub	sp, #16
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002dac:	230f      	movs	r3, #15
 8002dae:	18fb      	adds	r3, r7, r3
 8002db0:	2201      	movs	r2, #1
 8002db2:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d100      	bne.n	8002dbc <HAL_RTC_Init+0x18>
 8002dba:	e08c      	b.n	8002ed6 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2229      	movs	r2, #41	@ 0x29
 8002dc0:	5c9b      	ldrb	r3, [r3, r2]
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d10b      	bne.n	8002de0 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2228      	movs	r2, #40	@ 0x28
 8002dcc:	2100      	movs	r1, #0
 8002dce:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2288      	movs	r2, #136	@ 0x88
 8002dd4:	0212      	lsls	r2, r2, #8
 8002dd6:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	0018      	movs	r0, r3
 8002ddc:	f7fd fd98 	bl	8000910 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2229      	movs	r2, #41	@ 0x29
 8002de4:	2102      	movs	r1, #2
 8002de6:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	68db      	ldr	r3, [r3, #12]
 8002dee:	2210      	movs	r2, #16
 8002df0:	4013      	ands	r3, r2
 8002df2:	2b10      	cmp	r3, #16
 8002df4:	d062      	beq.n	8002ebc <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	22ca      	movs	r2, #202	@ 0xca
 8002dfc:	625a      	str	r2, [r3, #36]	@ 0x24
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	2253      	movs	r2, #83	@ 0x53
 8002e04:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8002e06:	250f      	movs	r5, #15
 8002e08:	197c      	adds	r4, r7, r5
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	0018      	movs	r0, r3
 8002e0e:	f000 f891 	bl	8002f34 <RTC_EnterInitMode>
 8002e12:	0003      	movs	r3, r0
 8002e14:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8002e16:	0028      	movs	r0, r5
 8002e18:	183b      	adds	r3, r7, r0
 8002e1a:	781b      	ldrb	r3, [r3, #0]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d12c      	bne.n	8002e7a <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	699a      	ldr	r2, [r3, #24]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	492e      	ldr	r1, [pc, #184]	@ (8002ee4 <HAL_RTC_Init+0x140>)
 8002e2c:	400a      	ands	r2, r1
 8002e2e:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	6999      	ldr	r1, [r3, #24]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	689a      	ldr	r2, [r3, #8]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	695b      	ldr	r3, [r3, #20]
 8002e3e:	431a      	orrs	r2, r3
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	69db      	ldr	r3, [r3, #28]
 8002e44:	431a      	orrs	r2, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	430a      	orrs	r2, r1
 8002e4c:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	687a      	ldr	r2, [r7, #4]
 8002e54:	6912      	ldr	r2, [r2, #16]
 8002e56:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	6919      	ldr	r1, [r3, #16]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	68db      	ldr	r3, [r3, #12]
 8002e62:	041a      	lsls	r2, r3, #16
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8002e6c:	183c      	adds	r4, r7, r0
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	0018      	movs	r0, r3
 8002e72:	f000 f8a1 	bl	8002fb8 <RTC_ExitInitMode>
 8002e76:	0003      	movs	r3, r0
 8002e78:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8002e7a:	230f      	movs	r3, #15
 8002e7c:	18fb      	adds	r3, r7, r3
 8002e7e:	781b      	ldrb	r3, [r3, #0]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d116      	bne.n	8002eb2 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	699a      	ldr	r2, [r3, #24]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	00d2      	lsls	r2, r2, #3
 8002e90:	08d2      	lsrs	r2, r2, #3
 8002e92:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	6999      	ldr	r1, [r3, #24]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a1b      	ldr	r3, [r3, #32]
 8002ea2:	431a      	orrs	r2, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	699b      	ldr	r3, [r3, #24]
 8002ea8:	431a      	orrs	r2, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	22ff      	movs	r2, #255	@ 0xff
 8002eb8:	625a      	str	r2, [r3, #36]	@ 0x24
 8002eba:	e003      	b.n	8002ec4 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8002ebc:	230f      	movs	r3, #15
 8002ebe:	18fb      	adds	r3, r7, r3
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8002ec4:	230f      	movs	r3, #15
 8002ec6:	18fb      	adds	r3, r7, r3
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d103      	bne.n	8002ed6 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2229      	movs	r2, #41	@ 0x29
 8002ed2:	2101      	movs	r1, #1
 8002ed4:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8002ed6:	230f      	movs	r3, #15
 8002ed8:	18fb      	adds	r3, r7, r3
 8002eda:	781b      	ldrb	r3, [r3, #0]
}
 8002edc:	0018      	movs	r0, r3
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	b004      	add	sp, #16
 8002ee2:	bdb0      	pop	{r4, r5, r7, pc}
 8002ee4:	fb8fffbf 	.word	0xfb8fffbf

08002ee8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b084      	sub	sp, #16
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a0e      	ldr	r2, [pc, #56]	@ (8002f30 <HAL_RTC_WaitForSynchro+0x48>)
 8002ef6:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8002ef8:	f7fd fe8a 	bl	8000c10 <HAL_GetTick>
 8002efc:	0003      	movs	r3, r0
 8002efe:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8002f00:	e00a      	b.n	8002f18 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002f02:	f7fd fe85 	bl	8000c10 <HAL_GetTick>
 8002f06:	0002      	movs	r2, r0
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	1ad2      	subs	r2, r2, r3
 8002f0c:	23fa      	movs	r3, #250	@ 0xfa
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d901      	bls.n	8002f18 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	e006      	b.n	8002f26 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	68db      	ldr	r3, [r3, #12]
 8002f1e:	2220      	movs	r2, #32
 8002f20:	4013      	ands	r3, r2
 8002f22:	d0ee      	beq.n	8002f02 <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8002f24:	2300      	movs	r3, #0
}
 8002f26:	0018      	movs	r0, r3
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	b004      	add	sp, #16
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	46c0      	nop			@ (mov r8, r8)
 8002f30:	0001005f 	.word	0x0001005f

08002f34 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b084      	sub	sp, #16
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8002f3c:	230f      	movs	r3, #15
 8002f3e:	18fb      	adds	r3, r7, r3
 8002f40:	2200      	movs	r2, #0
 8002f42:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	2240      	movs	r2, #64	@ 0x40
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	d12c      	bne.n	8002faa <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	68da      	ldr	r2, [r3, #12]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	2180      	movs	r1, #128	@ 0x80
 8002f5c:	430a      	orrs	r2, r1
 8002f5e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002f60:	f7fd fe56 	bl	8000c10 <HAL_GetTick>
 8002f64:	0003      	movs	r3, r0
 8002f66:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002f68:	e014      	b.n	8002f94 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8002f6a:	f7fd fe51 	bl	8000c10 <HAL_GetTick>
 8002f6e:	0002      	movs	r2, r0
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	1ad2      	subs	r2, r2, r3
 8002f74:	200f      	movs	r0, #15
 8002f76:	183b      	adds	r3, r7, r0
 8002f78:	1839      	adds	r1, r7, r0
 8002f7a:	7809      	ldrb	r1, [r1, #0]
 8002f7c:	7019      	strb	r1, [r3, #0]
 8002f7e:	23fa      	movs	r3, #250	@ 0xfa
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d906      	bls.n	8002f94 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8002f86:	183b      	adds	r3, r7, r0
 8002f88:	2203      	movs	r2, #3
 8002f8a:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2229      	movs	r2, #41	@ 0x29
 8002f90:	2103      	movs	r1, #3
 8002f92:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	68db      	ldr	r3, [r3, #12]
 8002f9a:	2240      	movs	r2, #64	@ 0x40
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	d104      	bne.n	8002faa <RTC_EnterInitMode+0x76>
 8002fa0:	230f      	movs	r3, #15
 8002fa2:	18fb      	adds	r3, r7, r3
 8002fa4:	781b      	ldrb	r3, [r3, #0]
 8002fa6:	2b03      	cmp	r3, #3
 8002fa8:	d1df      	bne.n	8002f6a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002faa:	230f      	movs	r3, #15
 8002fac:	18fb      	adds	r3, r7, r3
 8002fae:	781b      	ldrb	r3, [r3, #0]
}
 8002fb0:	0018      	movs	r0, r3
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	b004      	add	sp, #16
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002fb8:	b590      	push	{r4, r7, lr}
 8002fba:	b085      	sub	sp, #20
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fc0:	240f      	movs	r4, #15
 8002fc2:	193b      	adds	r3, r7, r4
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8002fc8:	4b1c      	ldr	r3, [pc, #112]	@ (800303c <RTC_ExitInitMode+0x84>)
 8002fca:	68da      	ldr	r2, [r3, #12]
 8002fcc:	4b1b      	ldr	r3, [pc, #108]	@ (800303c <RTC_ExitInitMode+0x84>)
 8002fce:	2180      	movs	r1, #128	@ 0x80
 8002fd0:	438a      	bics	r2, r1
 8002fd2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8002fd4:	4b19      	ldr	r3, [pc, #100]	@ (800303c <RTC_ExitInitMode+0x84>)
 8002fd6:	699b      	ldr	r3, [r3, #24]
 8002fd8:	2220      	movs	r2, #32
 8002fda:	4013      	ands	r3, r2
 8002fdc:	d10d      	bne.n	8002ffa <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	0018      	movs	r0, r3
 8002fe2:	f7ff ff81 	bl	8002ee8 <HAL_RTC_WaitForSynchro>
 8002fe6:	1e03      	subs	r3, r0, #0
 8002fe8:	d021      	beq.n	800302e <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2229      	movs	r2, #41	@ 0x29
 8002fee:	2103      	movs	r1, #3
 8002ff0:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8002ff2:	193b      	adds	r3, r7, r4
 8002ff4:	2203      	movs	r2, #3
 8002ff6:	701a      	strb	r2, [r3, #0]
 8002ff8:	e019      	b.n	800302e <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002ffa:	4b10      	ldr	r3, [pc, #64]	@ (800303c <RTC_ExitInitMode+0x84>)
 8002ffc:	699a      	ldr	r2, [r3, #24]
 8002ffe:	4b0f      	ldr	r3, [pc, #60]	@ (800303c <RTC_ExitInitMode+0x84>)
 8003000:	2120      	movs	r1, #32
 8003002:	438a      	bics	r2, r1
 8003004:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	0018      	movs	r0, r3
 800300a:	f7ff ff6d 	bl	8002ee8 <HAL_RTC_WaitForSynchro>
 800300e:	1e03      	subs	r3, r0, #0
 8003010:	d007      	beq.n	8003022 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2229      	movs	r2, #41	@ 0x29
 8003016:	2103      	movs	r1, #3
 8003018:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800301a:	230f      	movs	r3, #15
 800301c:	18fb      	adds	r3, r7, r3
 800301e:	2203      	movs	r2, #3
 8003020:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003022:	4b06      	ldr	r3, [pc, #24]	@ (800303c <RTC_ExitInitMode+0x84>)
 8003024:	699a      	ldr	r2, [r3, #24]
 8003026:	4b05      	ldr	r3, [pc, #20]	@ (800303c <RTC_ExitInitMode+0x84>)
 8003028:	2120      	movs	r1, #32
 800302a:	430a      	orrs	r2, r1
 800302c:	619a      	str	r2, [r3, #24]
  }

  return status;
 800302e:	230f      	movs	r3, #15
 8003030:	18fb      	adds	r3, r7, r3
 8003032:	781b      	ldrb	r3, [r3, #0]
}
 8003034:	0018      	movs	r0, r3
 8003036:	46bd      	mov	sp, r7
 8003038:	b005      	add	sp, #20
 800303a:	bd90      	pop	{r4, r7, pc}
 800303c:	40002800 	.word	0x40002800

08003040 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b086      	sub	sp, #24
 8003044:	af00      	add	r7, sp, #0
 8003046:	60f8      	str	r0, [r7, #12]
 8003048:	60b9      	str	r1, [r7, #8]
 800304a:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2228      	movs	r2, #40	@ 0x28
 8003050:	5c9b      	ldrb	r3, [r3, r2]
 8003052:	2b01      	cmp	r3, #1
 8003054:	d101      	bne.n	800305a <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 8003056:	2302      	movs	r3, #2
 8003058:	e082      	b.n	8003160 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2228      	movs	r2, #40	@ 0x28
 800305e:	2101      	movs	r1, #1
 8003060:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2229      	movs	r2, #41	@ 0x29
 8003066:	2102      	movs	r1, #2
 8003068:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	22ca      	movs	r2, #202	@ 0xca
 8003070:	625a      	str	r2, [r3, #36]	@ 0x24
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	2253      	movs	r2, #83	@ 0x53
 8003078:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	699a      	ldr	r2, [r3, #24]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4938      	ldr	r1, [pc, #224]	@ (8003168 <HAL_RTCEx_SetWakeUpTimer_IT+0x128>)
 8003086:	400a      	ands	r2, r1
 8003088:	619a      	str	r2, [r3, #24]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	2104      	movs	r1, #4
 8003096:	430a      	orrs	r2, r1
 8003098:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Poll WUTWF until it is set in RTC_ICSR to make sure the access to wakeup autoreload
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800309a:	4b34      	ldr	r3, [pc, #208]	@ (800316c <HAL_RTCEx_SetWakeUpTimer_IT+0x12c>)
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	2240      	movs	r2, #64	@ 0x40
 80030a0:	4013      	ands	r3, r2
 80030a2:	d121      	bne.n	80030e8 <HAL_RTCEx_SetWakeUpTimer_IT+0xa8>
  {
    tickstart = HAL_GetTick();
 80030a4:	f7fd fdb4 	bl	8000c10 <HAL_GetTick>
 80030a8:	0003      	movs	r3, r0
 80030aa:	617b      	str	r3, [r7, #20]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80030ac:	e016      	b.n	80030dc <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80030ae:	f7fd fdaf 	bl	8000c10 <HAL_GetTick>
 80030b2:	0002      	movs	r2, r0
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	1ad2      	subs	r2, r2, r3
 80030b8:	23fa      	movs	r3, #250	@ 0xfa
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	429a      	cmp	r2, r3
 80030be:	d90d      	bls.n	80030dc <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	22ff      	movs	r2, #255	@ 0xff
 80030c6:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2229      	movs	r2, #41	@ 0x29
 80030cc:	2103      	movs	r1, #3
 80030ce:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2228      	movs	r2, #40	@ 0x28
 80030d4:	2100      	movs	r1, #0
 80030d6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80030d8:	2303      	movs	r3, #3
 80030da:	e041      	b.n	8003160 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	2204      	movs	r2, #4
 80030e4:	4013      	ands	r3, r2
 80030e6:	d0e2      	beq.n	80030ae <HAL_RTCEx_SetWakeUpTimer_IT+0x6e>
      }
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	68ba      	ldr	r2, [r7, #8]
 80030ee:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	699a      	ldr	r2, [r3, #24]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	2107      	movs	r1, #7
 80030fc:	438a      	bics	r2, r1
 80030fe:	619a      	str	r2, [r3, #24]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	6999      	ldr	r1, [r3, #24]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	430a      	orrs	r2, r1
 800310e:	619a      	str	r2, [r3, #24]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8003110:	4a17      	ldr	r2, [pc, #92]	@ (8003170 <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 8003112:	2380      	movs	r3, #128	@ 0x80
 8003114:	58d3      	ldr	r3, [r2, r3]
 8003116:	4916      	ldr	r1, [pc, #88]	@ (8003170 <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 8003118:	2280      	movs	r2, #128	@ 0x80
 800311a:	0312      	lsls	r2, r2, #12
 800311c:	4313      	orrs	r3, r2
 800311e:	2280      	movs	r2, #128	@ 0x80
 8003120:	508b      	str	r3, [r1, r2]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	699a      	ldr	r2, [r3, #24]
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	2180      	movs	r1, #128	@ 0x80
 800312e:	01c9      	lsls	r1, r1, #7
 8003130:	430a      	orrs	r2, r1
 8003132:	619a      	str	r2, [r3, #24]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	699a      	ldr	r2, [r3, #24]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	2180      	movs	r1, #128	@ 0x80
 8003140:	00c9      	lsls	r1, r1, #3
 8003142:	430a      	orrs	r2, r1
 8003144:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	22ff      	movs	r2, #255	@ 0xff
 800314c:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2229      	movs	r2, #41	@ 0x29
 8003152:	2101      	movs	r1, #1
 8003154:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2228      	movs	r2, #40	@ 0x28
 800315a:	2100      	movs	r1, #0
 800315c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800315e:	2300      	movs	r3, #0
}
 8003160:	0018      	movs	r0, r3
 8003162:	46bd      	mov	sp, r7
 8003164:	b006      	add	sp, #24
 8003166:	bd80      	pop	{r7, pc}
 8003168:	fffffbff 	.word	0xfffffbff
 800316c:	40002800 	.word	0x40002800
 8003170:	40021800 	.word	0x40021800

08003174 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b082      	sub	sp, #8
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
    /* Get the pending status of the WAKEUPTIMER Interrupt */
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003182:	2204      	movs	r2, #4
 8003184:	4013      	ands	r3, r2
 8003186:	d00b      	beq.n	80031a0 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2c>
    {
      /* Clear the WAKEUPTIMER interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	2104      	movs	r1, #4
 8003194:	430a      	orrs	r2, r1
 8003196:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call WakeUpTimerEvent registered Callback */
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      /* WAKEUPTIMER callback */
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	0018      	movs	r0, r3
 800319c:	f000 f808 	bl	80031b0 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2229      	movs	r2, #41	@ 0x29
 80031a4:	2101      	movs	r1, #1
 80031a6:	5499      	strb	r1, [r3, r2]
}
 80031a8:	46c0      	nop			@ (mov r8, r8)
 80031aa:	46bd      	mov	sp, r7
 80031ac:	b002      	add	sp, #8
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 80031b8:	46c0      	nop			@ (mov r8, r8)
 80031ba:	46bd      	mov	sp, r7
 80031bc:	b002      	add	sp, #8
 80031be:	bd80      	pop	{r7, pc}

080031c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d101      	bne.n	80031d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e04a      	b.n	8003268 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	223d      	movs	r2, #61	@ 0x3d
 80031d6:	5c9b      	ldrb	r3, [r3, r2]
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d107      	bne.n	80031ee <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	223c      	movs	r2, #60	@ 0x3c
 80031e2:	2100      	movs	r1, #0
 80031e4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	0018      	movs	r0, r3
 80031ea:	f7fd fbcf 	bl	800098c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	223d      	movs	r2, #61	@ 0x3d
 80031f2:	2102      	movs	r1, #2
 80031f4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	3304      	adds	r3, #4
 80031fe:	0019      	movs	r1, r3
 8003200:	0010      	movs	r0, r2
 8003202:	f000 fcf9 	bl	8003bf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2248      	movs	r2, #72	@ 0x48
 800320a:	2101      	movs	r1, #1
 800320c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	223e      	movs	r2, #62	@ 0x3e
 8003212:	2101      	movs	r1, #1
 8003214:	5499      	strb	r1, [r3, r2]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	223f      	movs	r2, #63	@ 0x3f
 800321a:	2101      	movs	r1, #1
 800321c:	5499      	strb	r1, [r3, r2]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2240      	movs	r2, #64	@ 0x40
 8003222:	2101      	movs	r1, #1
 8003224:	5499      	strb	r1, [r3, r2]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2241      	movs	r2, #65	@ 0x41
 800322a:	2101      	movs	r1, #1
 800322c:	5499      	strb	r1, [r3, r2]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2242      	movs	r2, #66	@ 0x42
 8003232:	2101      	movs	r1, #1
 8003234:	5499      	strb	r1, [r3, r2]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2243      	movs	r2, #67	@ 0x43
 800323a:	2101      	movs	r1, #1
 800323c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2244      	movs	r2, #68	@ 0x44
 8003242:	2101      	movs	r1, #1
 8003244:	5499      	strb	r1, [r3, r2]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2245      	movs	r2, #69	@ 0x45
 800324a:	2101      	movs	r1, #1
 800324c:	5499      	strb	r1, [r3, r2]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2246      	movs	r2, #70	@ 0x46
 8003252:	2101      	movs	r1, #1
 8003254:	5499      	strb	r1, [r3, r2]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2247      	movs	r2, #71	@ 0x47
 800325a:	2101      	movs	r1, #1
 800325c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	223d      	movs	r2, #61	@ 0x3d
 8003262:	2101      	movs	r1, #1
 8003264:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003266:	2300      	movs	r3, #0
}
 8003268:	0018      	movs	r0, r3
 800326a:	46bd      	mov	sp, r7
 800326c:	b002      	add	sp, #8
 800326e:	bd80      	pop	{r7, pc}

08003270 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d101      	bne.n	8003282 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e04a      	b.n	8003318 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	223d      	movs	r2, #61	@ 0x3d
 8003286:	5c9b      	ldrb	r3, [r3, r2]
 8003288:	b2db      	uxtb	r3, r3
 800328a:	2b00      	cmp	r3, #0
 800328c:	d107      	bne.n	800329e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	223c      	movs	r2, #60	@ 0x3c
 8003292:	2100      	movs	r1, #0
 8003294:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	0018      	movs	r0, r3
 800329a:	f000 f841 	bl	8003320 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	223d      	movs	r2, #61	@ 0x3d
 80032a2:	2102      	movs	r1, #2
 80032a4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	3304      	adds	r3, #4
 80032ae:	0019      	movs	r1, r3
 80032b0:	0010      	movs	r0, r2
 80032b2:	f000 fca1 	bl	8003bf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2248      	movs	r2, #72	@ 0x48
 80032ba:	2101      	movs	r1, #1
 80032bc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	223e      	movs	r2, #62	@ 0x3e
 80032c2:	2101      	movs	r1, #1
 80032c4:	5499      	strb	r1, [r3, r2]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	223f      	movs	r2, #63	@ 0x3f
 80032ca:	2101      	movs	r1, #1
 80032cc:	5499      	strb	r1, [r3, r2]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2240      	movs	r2, #64	@ 0x40
 80032d2:	2101      	movs	r1, #1
 80032d4:	5499      	strb	r1, [r3, r2]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2241      	movs	r2, #65	@ 0x41
 80032da:	2101      	movs	r1, #1
 80032dc:	5499      	strb	r1, [r3, r2]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2242      	movs	r2, #66	@ 0x42
 80032e2:	2101      	movs	r1, #1
 80032e4:	5499      	strb	r1, [r3, r2]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2243      	movs	r2, #67	@ 0x43
 80032ea:	2101      	movs	r1, #1
 80032ec:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2244      	movs	r2, #68	@ 0x44
 80032f2:	2101      	movs	r1, #1
 80032f4:	5499      	strb	r1, [r3, r2]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2245      	movs	r2, #69	@ 0x45
 80032fa:	2101      	movs	r1, #1
 80032fc:	5499      	strb	r1, [r3, r2]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2246      	movs	r2, #70	@ 0x46
 8003302:	2101      	movs	r1, #1
 8003304:	5499      	strb	r1, [r3, r2]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2247      	movs	r2, #71	@ 0x47
 800330a:	2101      	movs	r1, #1
 800330c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	223d      	movs	r2, #61	@ 0x3d
 8003312:	2101      	movs	r1, #1
 8003314:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003316:	2300      	movs	r3, #0
}
 8003318:	0018      	movs	r0, r3
 800331a:	46bd      	mov	sp, r7
 800331c:	b002      	add	sp, #8
 800331e:	bd80      	pop	{r7, pc}

08003320 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b082      	sub	sp, #8
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003328:	46c0      	nop			@ (mov r8, r8)
 800332a:	46bd      	mov	sp, r7
 800332c:	b002      	add	sp, #8
 800332e:	bd80      	pop	{r7, pc}

08003330 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b084      	sub	sp, #16
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d108      	bne.n	8003352 <HAL_TIM_PWM_Start+0x22>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	223e      	movs	r2, #62	@ 0x3e
 8003344:	5c9b      	ldrb	r3, [r3, r2]
 8003346:	b2db      	uxtb	r3, r3
 8003348:	3b01      	subs	r3, #1
 800334a:	1e5a      	subs	r2, r3, #1
 800334c:	4193      	sbcs	r3, r2
 800334e:	b2db      	uxtb	r3, r3
 8003350:	e037      	b.n	80033c2 <HAL_TIM_PWM_Start+0x92>
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	2b04      	cmp	r3, #4
 8003356:	d108      	bne.n	800336a <HAL_TIM_PWM_Start+0x3a>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	223f      	movs	r2, #63	@ 0x3f
 800335c:	5c9b      	ldrb	r3, [r3, r2]
 800335e:	b2db      	uxtb	r3, r3
 8003360:	3b01      	subs	r3, #1
 8003362:	1e5a      	subs	r2, r3, #1
 8003364:	4193      	sbcs	r3, r2
 8003366:	b2db      	uxtb	r3, r3
 8003368:	e02b      	b.n	80033c2 <HAL_TIM_PWM_Start+0x92>
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	2b08      	cmp	r3, #8
 800336e:	d108      	bne.n	8003382 <HAL_TIM_PWM_Start+0x52>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2240      	movs	r2, #64	@ 0x40
 8003374:	5c9b      	ldrb	r3, [r3, r2]
 8003376:	b2db      	uxtb	r3, r3
 8003378:	3b01      	subs	r3, #1
 800337a:	1e5a      	subs	r2, r3, #1
 800337c:	4193      	sbcs	r3, r2
 800337e:	b2db      	uxtb	r3, r3
 8003380:	e01f      	b.n	80033c2 <HAL_TIM_PWM_Start+0x92>
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	2b0c      	cmp	r3, #12
 8003386:	d108      	bne.n	800339a <HAL_TIM_PWM_Start+0x6a>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2241      	movs	r2, #65	@ 0x41
 800338c:	5c9b      	ldrb	r3, [r3, r2]
 800338e:	b2db      	uxtb	r3, r3
 8003390:	3b01      	subs	r3, #1
 8003392:	1e5a      	subs	r2, r3, #1
 8003394:	4193      	sbcs	r3, r2
 8003396:	b2db      	uxtb	r3, r3
 8003398:	e013      	b.n	80033c2 <HAL_TIM_PWM_Start+0x92>
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	2b10      	cmp	r3, #16
 800339e:	d108      	bne.n	80033b2 <HAL_TIM_PWM_Start+0x82>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2242      	movs	r2, #66	@ 0x42
 80033a4:	5c9b      	ldrb	r3, [r3, r2]
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	3b01      	subs	r3, #1
 80033aa:	1e5a      	subs	r2, r3, #1
 80033ac:	4193      	sbcs	r3, r2
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	e007      	b.n	80033c2 <HAL_TIM_PWM_Start+0x92>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2243      	movs	r2, #67	@ 0x43
 80033b6:	5c9b      	ldrb	r3, [r3, r2]
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	3b01      	subs	r3, #1
 80033bc:	1e5a      	subs	r2, r3, #1
 80033be:	4193      	sbcs	r3, r2
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d001      	beq.n	80033ca <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e07b      	b.n	80034c2 <HAL_TIM_PWM_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d104      	bne.n	80033da <HAL_TIM_PWM_Start+0xaa>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	223e      	movs	r2, #62	@ 0x3e
 80033d4:	2102      	movs	r1, #2
 80033d6:	5499      	strb	r1, [r3, r2]
 80033d8:	e023      	b.n	8003422 <HAL_TIM_PWM_Start+0xf2>
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	2b04      	cmp	r3, #4
 80033de:	d104      	bne.n	80033ea <HAL_TIM_PWM_Start+0xba>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	223f      	movs	r2, #63	@ 0x3f
 80033e4:	2102      	movs	r1, #2
 80033e6:	5499      	strb	r1, [r3, r2]
 80033e8:	e01b      	b.n	8003422 <HAL_TIM_PWM_Start+0xf2>
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	2b08      	cmp	r3, #8
 80033ee:	d104      	bne.n	80033fa <HAL_TIM_PWM_Start+0xca>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2240      	movs	r2, #64	@ 0x40
 80033f4:	2102      	movs	r1, #2
 80033f6:	5499      	strb	r1, [r3, r2]
 80033f8:	e013      	b.n	8003422 <HAL_TIM_PWM_Start+0xf2>
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	2b0c      	cmp	r3, #12
 80033fe:	d104      	bne.n	800340a <HAL_TIM_PWM_Start+0xda>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2241      	movs	r2, #65	@ 0x41
 8003404:	2102      	movs	r1, #2
 8003406:	5499      	strb	r1, [r3, r2]
 8003408:	e00b      	b.n	8003422 <HAL_TIM_PWM_Start+0xf2>
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	2b10      	cmp	r3, #16
 800340e:	d104      	bne.n	800341a <HAL_TIM_PWM_Start+0xea>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2242      	movs	r2, #66	@ 0x42
 8003414:	2102      	movs	r1, #2
 8003416:	5499      	strb	r1, [r3, r2]
 8003418:	e003      	b.n	8003422 <HAL_TIM_PWM_Start+0xf2>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2243      	movs	r2, #67	@ 0x43
 800341e:	2102      	movs	r1, #2
 8003420:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	6839      	ldr	r1, [r7, #0]
 8003428:	2201      	movs	r2, #1
 800342a:	0018      	movs	r0, r3
 800342c:	f000 ff96 	bl	800435c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a25      	ldr	r2, [pc, #148]	@ (80034cc <HAL_TIM_PWM_Start+0x19c>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d009      	beq.n	800344e <HAL_TIM_PWM_Start+0x11e>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a24      	ldr	r2, [pc, #144]	@ (80034d0 <HAL_TIM_PWM_Start+0x1a0>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d004      	beq.n	800344e <HAL_TIM_PWM_Start+0x11e>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a22      	ldr	r2, [pc, #136]	@ (80034d4 <HAL_TIM_PWM_Start+0x1a4>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d101      	bne.n	8003452 <HAL_TIM_PWM_Start+0x122>
 800344e:	2301      	movs	r3, #1
 8003450:	e000      	b.n	8003454 <HAL_TIM_PWM_Start+0x124>
 8003452:	2300      	movs	r3, #0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d008      	beq.n	800346a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	2180      	movs	r1, #128	@ 0x80
 8003464:	0209      	lsls	r1, r1, #8
 8003466:	430a      	orrs	r2, r1
 8003468:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a17      	ldr	r2, [pc, #92]	@ (80034cc <HAL_TIM_PWM_Start+0x19c>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d004      	beq.n	800347e <HAL_TIM_PWM_Start+0x14e>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a17      	ldr	r2, [pc, #92]	@ (80034d8 <HAL_TIM_PWM_Start+0x1a8>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d116      	bne.n	80034ac <HAL_TIM_PWM_Start+0x17c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	4a15      	ldr	r2, [pc, #84]	@ (80034dc <HAL_TIM_PWM_Start+0x1ac>)
 8003486:	4013      	ands	r3, r2
 8003488:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2b06      	cmp	r3, #6
 800348e:	d016      	beq.n	80034be <HAL_TIM_PWM_Start+0x18e>
 8003490:	68fa      	ldr	r2, [r7, #12]
 8003492:	2380      	movs	r3, #128	@ 0x80
 8003494:	025b      	lsls	r3, r3, #9
 8003496:	429a      	cmp	r2, r3
 8003498:	d011      	beq.n	80034be <HAL_TIM_PWM_Start+0x18e>
    {
      __HAL_TIM_ENABLE(htim);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2101      	movs	r1, #1
 80034a6:	430a      	orrs	r2, r1
 80034a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034aa:	e008      	b.n	80034be <HAL_TIM_PWM_Start+0x18e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2101      	movs	r1, #1
 80034b8:	430a      	orrs	r2, r1
 80034ba:	601a      	str	r2, [r3, #0]
 80034bc:	e000      	b.n	80034c0 <HAL_TIM_PWM_Start+0x190>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034be:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80034c0:	2300      	movs	r3, #0
}
 80034c2:	0018      	movs	r0, r3
 80034c4:	46bd      	mov	sp, r7
 80034c6:	b004      	add	sp, #16
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	46c0      	nop			@ (mov r8, r8)
 80034cc:	40012c00 	.word	0x40012c00
 80034d0:	40014400 	.word	0x40014400
 80034d4:	40014800 	.word	0x40014800
 80034d8:	40000400 	.word	0x40000400
 80034dc:	00010007 	.word	0x00010007

080034e0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	6839      	ldr	r1, [r7, #0]
 80034f0:	2200      	movs	r2, #0
 80034f2:	0018      	movs	r0, r3
 80034f4:	f000 ff32 	bl	800435c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a35      	ldr	r2, [pc, #212]	@ (80035d4 <HAL_TIM_PWM_Stop+0xf4>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d009      	beq.n	8003516 <HAL_TIM_PWM_Stop+0x36>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a34      	ldr	r2, [pc, #208]	@ (80035d8 <HAL_TIM_PWM_Stop+0xf8>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d004      	beq.n	8003516 <HAL_TIM_PWM_Stop+0x36>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a32      	ldr	r2, [pc, #200]	@ (80035dc <HAL_TIM_PWM_Stop+0xfc>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d101      	bne.n	800351a <HAL_TIM_PWM_Stop+0x3a>
 8003516:	2301      	movs	r3, #1
 8003518:	e000      	b.n	800351c <HAL_TIM_PWM_Stop+0x3c>
 800351a:	2300      	movs	r3, #0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d013      	beq.n	8003548 <HAL_TIM_PWM_Stop+0x68>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	6a1b      	ldr	r3, [r3, #32]
 8003526:	4a2e      	ldr	r2, [pc, #184]	@ (80035e0 <HAL_TIM_PWM_Stop+0x100>)
 8003528:	4013      	ands	r3, r2
 800352a:	d10d      	bne.n	8003548 <HAL_TIM_PWM_Stop+0x68>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	6a1b      	ldr	r3, [r3, #32]
 8003532:	4a2c      	ldr	r2, [pc, #176]	@ (80035e4 <HAL_TIM_PWM_Stop+0x104>)
 8003534:	4013      	ands	r3, r2
 8003536:	d107      	bne.n	8003548 <HAL_TIM_PWM_Stop+0x68>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4929      	ldr	r1, [pc, #164]	@ (80035e8 <HAL_TIM_PWM_Stop+0x108>)
 8003544:	400a      	ands	r2, r1
 8003546:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	6a1b      	ldr	r3, [r3, #32]
 800354e:	4a24      	ldr	r2, [pc, #144]	@ (80035e0 <HAL_TIM_PWM_Stop+0x100>)
 8003550:	4013      	ands	r3, r2
 8003552:	d10d      	bne.n	8003570 <HAL_TIM_PWM_Stop+0x90>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	6a1b      	ldr	r3, [r3, #32]
 800355a:	4a22      	ldr	r2, [pc, #136]	@ (80035e4 <HAL_TIM_PWM_Stop+0x104>)
 800355c:	4013      	ands	r3, r2
 800355e:	d107      	bne.n	8003570 <HAL_TIM_PWM_Stop+0x90>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	2101      	movs	r1, #1
 800356c:	438a      	bics	r2, r1
 800356e:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d104      	bne.n	8003580 <HAL_TIM_PWM_Stop+0xa0>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	223e      	movs	r2, #62	@ 0x3e
 800357a:	2101      	movs	r1, #1
 800357c:	5499      	strb	r1, [r3, r2]
 800357e:	e023      	b.n	80035c8 <HAL_TIM_PWM_Stop+0xe8>
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	2b04      	cmp	r3, #4
 8003584:	d104      	bne.n	8003590 <HAL_TIM_PWM_Stop+0xb0>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	223f      	movs	r2, #63	@ 0x3f
 800358a:	2101      	movs	r1, #1
 800358c:	5499      	strb	r1, [r3, r2]
 800358e:	e01b      	b.n	80035c8 <HAL_TIM_PWM_Stop+0xe8>
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	2b08      	cmp	r3, #8
 8003594:	d104      	bne.n	80035a0 <HAL_TIM_PWM_Stop+0xc0>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2240      	movs	r2, #64	@ 0x40
 800359a:	2101      	movs	r1, #1
 800359c:	5499      	strb	r1, [r3, r2]
 800359e:	e013      	b.n	80035c8 <HAL_TIM_PWM_Stop+0xe8>
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	2b0c      	cmp	r3, #12
 80035a4:	d104      	bne.n	80035b0 <HAL_TIM_PWM_Stop+0xd0>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2241      	movs	r2, #65	@ 0x41
 80035aa:	2101      	movs	r1, #1
 80035ac:	5499      	strb	r1, [r3, r2]
 80035ae:	e00b      	b.n	80035c8 <HAL_TIM_PWM_Stop+0xe8>
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	2b10      	cmp	r3, #16
 80035b4:	d104      	bne.n	80035c0 <HAL_TIM_PWM_Stop+0xe0>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2242      	movs	r2, #66	@ 0x42
 80035ba:	2101      	movs	r1, #1
 80035bc:	5499      	strb	r1, [r3, r2]
 80035be:	e003      	b.n	80035c8 <HAL_TIM_PWM_Stop+0xe8>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2243      	movs	r2, #67	@ 0x43
 80035c4:	2101      	movs	r1, #1
 80035c6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80035c8:	2300      	movs	r3, #0
}
 80035ca:	0018      	movs	r0, r3
 80035cc:	46bd      	mov	sp, r7
 80035ce:	b002      	add	sp, #8
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	46c0      	nop			@ (mov r8, r8)
 80035d4:	40012c00 	.word	0x40012c00
 80035d8:	40014400 	.word	0x40014400
 80035dc:	40014800 	.word	0x40014800
 80035e0:	00001111 	.word	0x00001111
 80035e4:	00000444 	.word	0x00000444
 80035e8:	ffff7fff 	.word	0xffff7fff

080035ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	691b      	ldr	r3, [r3, #16]
 8003602:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	2202      	movs	r2, #2
 8003608:	4013      	ands	r3, r2
 800360a:	d021      	beq.n	8003650 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2202      	movs	r2, #2
 8003610:	4013      	ands	r3, r2
 8003612:	d01d      	beq.n	8003650 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	2203      	movs	r2, #3
 800361a:	4252      	negs	r2, r2
 800361c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2201      	movs	r2, #1
 8003622:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	699b      	ldr	r3, [r3, #24]
 800362a:	2203      	movs	r2, #3
 800362c:	4013      	ands	r3, r2
 800362e:	d004      	beq.n	800363a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	0018      	movs	r0, r3
 8003634:	f000 fac8 	bl	8003bc8 <HAL_TIM_IC_CaptureCallback>
 8003638:	e007      	b.n	800364a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	0018      	movs	r0, r3
 800363e:	f000 fabb 	bl	8003bb8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	0018      	movs	r0, r3
 8003646:	f000 fac7 	bl	8003bd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	2204      	movs	r2, #4
 8003654:	4013      	ands	r3, r2
 8003656:	d022      	beq.n	800369e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2204      	movs	r2, #4
 800365c:	4013      	ands	r3, r2
 800365e:	d01e      	beq.n	800369e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	2205      	movs	r2, #5
 8003666:	4252      	negs	r2, r2
 8003668:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2202      	movs	r2, #2
 800366e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	699a      	ldr	r2, [r3, #24]
 8003676:	23c0      	movs	r3, #192	@ 0xc0
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	4013      	ands	r3, r2
 800367c:	d004      	beq.n	8003688 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	0018      	movs	r0, r3
 8003682:	f000 faa1 	bl	8003bc8 <HAL_TIM_IC_CaptureCallback>
 8003686:	e007      	b.n	8003698 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	0018      	movs	r0, r3
 800368c:	f000 fa94 	bl	8003bb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	0018      	movs	r0, r3
 8003694:	f000 faa0 	bl	8003bd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2200      	movs	r2, #0
 800369c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	2208      	movs	r2, #8
 80036a2:	4013      	ands	r3, r2
 80036a4:	d021      	beq.n	80036ea <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2208      	movs	r2, #8
 80036aa:	4013      	ands	r3, r2
 80036ac:	d01d      	beq.n	80036ea <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	2209      	movs	r2, #9
 80036b4:	4252      	negs	r2, r2
 80036b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2204      	movs	r2, #4
 80036bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	69db      	ldr	r3, [r3, #28]
 80036c4:	2203      	movs	r2, #3
 80036c6:	4013      	ands	r3, r2
 80036c8:	d004      	beq.n	80036d4 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	0018      	movs	r0, r3
 80036ce:	f000 fa7b 	bl	8003bc8 <HAL_TIM_IC_CaptureCallback>
 80036d2:	e007      	b.n	80036e4 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	0018      	movs	r0, r3
 80036d8:	f000 fa6e 	bl	8003bb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	0018      	movs	r0, r3
 80036e0:	f000 fa7a 	bl	8003bd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2200      	movs	r2, #0
 80036e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	2210      	movs	r2, #16
 80036ee:	4013      	ands	r3, r2
 80036f0:	d022      	beq.n	8003738 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2210      	movs	r2, #16
 80036f6:	4013      	ands	r3, r2
 80036f8:	d01e      	beq.n	8003738 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	2211      	movs	r2, #17
 8003700:	4252      	negs	r2, r2
 8003702:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2208      	movs	r2, #8
 8003708:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	69da      	ldr	r2, [r3, #28]
 8003710:	23c0      	movs	r3, #192	@ 0xc0
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	4013      	ands	r3, r2
 8003716:	d004      	beq.n	8003722 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	0018      	movs	r0, r3
 800371c:	f000 fa54 	bl	8003bc8 <HAL_TIM_IC_CaptureCallback>
 8003720:	e007      	b.n	8003732 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	0018      	movs	r0, r3
 8003726:	f000 fa47 	bl	8003bb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	0018      	movs	r0, r3
 800372e:	f000 fa53 	bl	8003bd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	2201      	movs	r2, #1
 800373c:	4013      	ands	r3, r2
 800373e:	d00c      	beq.n	800375a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	2201      	movs	r2, #1
 8003744:	4013      	ands	r3, r2
 8003746:	d008      	beq.n	800375a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	2202      	movs	r2, #2
 800374e:	4252      	negs	r2, r2
 8003750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	0018      	movs	r0, r3
 8003756:	f000 fa27 	bl	8003ba8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	2280      	movs	r2, #128	@ 0x80
 800375e:	4013      	ands	r3, r2
 8003760:	d104      	bne.n	800376c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003762:	68ba      	ldr	r2, [r7, #8]
 8003764:	2380      	movs	r3, #128	@ 0x80
 8003766:	019b      	lsls	r3, r3, #6
 8003768:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800376a:	d00b      	beq.n	8003784 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2280      	movs	r2, #128	@ 0x80
 8003770:	4013      	ands	r3, r2
 8003772:	d007      	beq.n	8003784 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a1e      	ldr	r2, [pc, #120]	@ (80037f4 <HAL_TIM_IRQHandler+0x208>)
 800377a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	0018      	movs	r0, r3
 8003780:	f000 fe7a 	bl	8004478 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003784:	68ba      	ldr	r2, [r7, #8]
 8003786:	2380      	movs	r3, #128	@ 0x80
 8003788:	005b      	lsls	r3, r3, #1
 800378a:	4013      	ands	r3, r2
 800378c:	d00b      	beq.n	80037a6 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2280      	movs	r2, #128	@ 0x80
 8003792:	4013      	ands	r3, r2
 8003794:	d007      	beq.n	80037a6 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a17      	ldr	r2, [pc, #92]	@ (80037f8 <HAL_TIM_IRQHandler+0x20c>)
 800379c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	0018      	movs	r0, r3
 80037a2:	f000 fe71 	bl	8004488 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	2240      	movs	r2, #64	@ 0x40
 80037aa:	4013      	ands	r3, r2
 80037ac:	d00c      	beq.n	80037c8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2240      	movs	r2, #64	@ 0x40
 80037b2:	4013      	ands	r3, r2
 80037b4:	d008      	beq.n	80037c8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	2241      	movs	r2, #65	@ 0x41
 80037bc:	4252      	negs	r2, r2
 80037be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	0018      	movs	r0, r3
 80037c4:	f000 fa10 	bl	8003be8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	2220      	movs	r2, #32
 80037cc:	4013      	ands	r3, r2
 80037ce:	d00c      	beq.n	80037ea <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2220      	movs	r2, #32
 80037d4:	4013      	ands	r3, r2
 80037d6:	d008      	beq.n	80037ea <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2221      	movs	r2, #33	@ 0x21
 80037de:	4252      	negs	r2, r2
 80037e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	0018      	movs	r0, r3
 80037e6:	f000 fe3f 	bl	8004468 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80037ea:	46c0      	nop			@ (mov r8, r8)
 80037ec:	46bd      	mov	sp, r7
 80037ee:	b004      	add	sp, #16
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	46c0      	nop			@ (mov r8, r8)
 80037f4:	ffffdf7f 	.word	0xffffdf7f
 80037f8:	fffffeff 	.word	0xfffffeff

080037fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b086      	sub	sp, #24
 8003800:	af00      	add	r7, sp, #0
 8003802:	60f8      	str	r0, [r7, #12]
 8003804:	60b9      	str	r1, [r7, #8]
 8003806:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003808:	2317      	movs	r3, #23
 800380a:	18fb      	adds	r3, r7, r3
 800380c:	2200      	movs	r2, #0
 800380e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	223c      	movs	r2, #60	@ 0x3c
 8003814:	5c9b      	ldrb	r3, [r3, r2]
 8003816:	2b01      	cmp	r3, #1
 8003818:	d101      	bne.n	800381e <HAL_TIM_PWM_ConfigChannel+0x22>
 800381a:	2302      	movs	r3, #2
 800381c:	e0e5      	b.n	80039ea <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	223c      	movs	r2, #60	@ 0x3c
 8003822:	2101      	movs	r1, #1
 8003824:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2b14      	cmp	r3, #20
 800382a:	d900      	bls.n	800382e <HAL_TIM_PWM_ConfigChannel+0x32>
 800382c:	e0d1      	b.n	80039d2 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	009a      	lsls	r2, r3, #2
 8003832:	4b70      	ldr	r3, [pc, #448]	@ (80039f4 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8003834:	18d3      	adds	r3, r2, r3
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	68ba      	ldr	r2, [r7, #8]
 8003840:	0011      	movs	r1, r2
 8003842:	0018      	movs	r0, r3
 8003844:	f000 fa52 	bl	8003cec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	699a      	ldr	r2, [r3, #24]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	2108      	movs	r1, #8
 8003854:	430a      	orrs	r2, r1
 8003856:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	699a      	ldr	r2, [r3, #24]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	2104      	movs	r1, #4
 8003864:	438a      	bics	r2, r1
 8003866:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	6999      	ldr	r1, [r3, #24]
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	691a      	ldr	r2, [r3, #16]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	430a      	orrs	r2, r1
 8003878:	619a      	str	r2, [r3, #24]
      break;
 800387a:	e0af      	b.n	80039dc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	68ba      	ldr	r2, [r7, #8]
 8003882:	0011      	movs	r1, r2
 8003884:	0018      	movs	r0, r3
 8003886:	f000 fab1 	bl	8003dec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	699a      	ldr	r2, [r3, #24]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	2180      	movs	r1, #128	@ 0x80
 8003896:	0109      	lsls	r1, r1, #4
 8003898:	430a      	orrs	r2, r1
 800389a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	699a      	ldr	r2, [r3, #24]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4954      	ldr	r1, [pc, #336]	@ (80039f8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80038a8:	400a      	ands	r2, r1
 80038aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	6999      	ldr	r1, [r3, #24]
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	691b      	ldr	r3, [r3, #16]
 80038b6:	021a      	lsls	r2, r3, #8
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	430a      	orrs	r2, r1
 80038be:	619a      	str	r2, [r3, #24]
      break;
 80038c0:	e08c      	b.n	80039dc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	68ba      	ldr	r2, [r7, #8]
 80038c8:	0011      	movs	r1, r2
 80038ca:	0018      	movs	r0, r3
 80038cc:	f000 fb0c 	bl	8003ee8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	69da      	ldr	r2, [r3, #28]
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	2108      	movs	r1, #8
 80038dc:	430a      	orrs	r2, r1
 80038de:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	69da      	ldr	r2, [r3, #28]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	2104      	movs	r1, #4
 80038ec:	438a      	bics	r2, r1
 80038ee:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	69d9      	ldr	r1, [r3, #28]
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	691a      	ldr	r2, [r3, #16]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	430a      	orrs	r2, r1
 8003900:	61da      	str	r2, [r3, #28]
      break;
 8003902:	e06b      	b.n	80039dc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	68ba      	ldr	r2, [r7, #8]
 800390a:	0011      	movs	r1, r2
 800390c:	0018      	movs	r0, r3
 800390e:	f000 fb6d 	bl	8003fec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	69da      	ldr	r2, [r3, #28]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2180      	movs	r1, #128	@ 0x80
 800391e:	0109      	lsls	r1, r1, #4
 8003920:	430a      	orrs	r2, r1
 8003922:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	69da      	ldr	r2, [r3, #28]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4932      	ldr	r1, [pc, #200]	@ (80039f8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003930:	400a      	ands	r2, r1
 8003932:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	69d9      	ldr	r1, [r3, #28]
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	691b      	ldr	r3, [r3, #16]
 800393e:	021a      	lsls	r2, r3, #8
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	430a      	orrs	r2, r1
 8003946:	61da      	str	r2, [r3, #28]
      break;
 8003948:	e048      	b.n	80039dc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	68ba      	ldr	r2, [r7, #8]
 8003950:	0011      	movs	r1, r2
 8003952:	0018      	movs	r0, r3
 8003954:	f000 fbae 	bl	80040b4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2108      	movs	r1, #8
 8003964:	430a      	orrs	r2, r1
 8003966:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	2104      	movs	r1, #4
 8003974:	438a      	bics	r2, r1
 8003976:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	691a      	ldr	r2, [r3, #16]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	430a      	orrs	r2, r1
 8003988:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800398a:	e027      	b.n	80039dc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	68ba      	ldr	r2, [r7, #8]
 8003992:	0011      	movs	r1, r2
 8003994:	0018      	movs	r0, r3
 8003996:	f000 fbe7 	bl	8004168 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2180      	movs	r1, #128	@ 0x80
 80039a6:	0109      	lsls	r1, r1, #4
 80039a8:	430a      	orrs	r2, r1
 80039aa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4910      	ldr	r1, [pc, #64]	@ (80039f8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80039b8:	400a      	ands	r2, r1
 80039ba:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	691b      	ldr	r3, [r3, #16]
 80039c6:	021a      	lsls	r2, r3, #8
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	430a      	orrs	r2, r1
 80039ce:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80039d0:	e004      	b.n	80039dc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 80039d2:	2317      	movs	r3, #23
 80039d4:	18fb      	adds	r3, r7, r3
 80039d6:	2201      	movs	r2, #1
 80039d8:	701a      	strb	r2, [r3, #0]
      break;
 80039da:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	223c      	movs	r2, #60	@ 0x3c
 80039e0:	2100      	movs	r1, #0
 80039e2:	5499      	strb	r1, [r3, r2]

  return status;
 80039e4:	2317      	movs	r3, #23
 80039e6:	18fb      	adds	r3, r7, r3
 80039e8:	781b      	ldrb	r3, [r3, #0]
}
 80039ea:	0018      	movs	r0, r3
 80039ec:	46bd      	mov	sp, r7
 80039ee:	b006      	add	sp, #24
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	46c0      	nop			@ (mov r8, r8)
 80039f4:	08004548 	.word	0x08004548
 80039f8:	fffffbff 	.word	0xfffffbff

080039fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
 8003a04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a06:	230f      	movs	r3, #15
 8003a08:	18fb      	adds	r3, r7, r3
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	223c      	movs	r2, #60	@ 0x3c
 8003a12:	5c9b      	ldrb	r3, [r3, r2]
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d101      	bne.n	8003a1c <HAL_TIM_ConfigClockSource+0x20>
 8003a18:	2302      	movs	r3, #2
 8003a1a:	e0bc      	b.n	8003b96 <HAL_TIM_ConfigClockSource+0x19a>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	223c      	movs	r2, #60	@ 0x3c
 8003a20:	2101      	movs	r1, #1
 8003a22:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	223d      	movs	r2, #61	@ 0x3d
 8003a28:	2102      	movs	r1, #2
 8003a2a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	4a5a      	ldr	r2, [pc, #360]	@ (8003ba0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003a38:	4013      	ands	r3, r2
 8003a3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	4a59      	ldr	r2, [pc, #356]	@ (8003ba4 <HAL_TIM_ConfigClockSource+0x1a8>)
 8003a40:	4013      	ands	r3, r2
 8003a42:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	68ba      	ldr	r2, [r7, #8]
 8003a4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	2280      	movs	r2, #128	@ 0x80
 8003a52:	0192      	lsls	r2, r2, #6
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d040      	beq.n	8003ada <HAL_TIM_ConfigClockSource+0xde>
 8003a58:	2280      	movs	r2, #128	@ 0x80
 8003a5a:	0192      	lsls	r2, r2, #6
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d900      	bls.n	8003a62 <HAL_TIM_ConfigClockSource+0x66>
 8003a60:	e088      	b.n	8003b74 <HAL_TIM_ConfigClockSource+0x178>
 8003a62:	2280      	movs	r2, #128	@ 0x80
 8003a64:	0152      	lsls	r2, r2, #5
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d100      	bne.n	8003a6c <HAL_TIM_ConfigClockSource+0x70>
 8003a6a:	e088      	b.n	8003b7e <HAL_TIM_ConfigClockSource+0x182>
 8003a6c:	2280      	movs	r2, #128	@ 0x80
 8003a6e:	0152      	lsls	r2, r2, #5
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d900      	bls.n	8003a76 <HAL_TIM_ConfigClockSource+0x7a>
 8003a74:	e07e      	b.n	8003b74 <HAL_TIM_ConfigClockSource+0x178>
 8003a76:	2b70      	cmp	r3, #112	@ 0x70
 8003a78:	d018      	beq.n	8003aac <HAL_TIM_ConfigClockSource+0xb0>
 8003a7a:	d900      	bls.n	8003a7e <HAL_TIM_ConfigClockSource+0x82>
 8003a7c:	e07a      	b.n	8003b74 <HAL_TIM_ConfigClockSource+0x178>
 8003a7e:	2b60      	cmp	r3, #96	@ 0x60
 8003a80:	d04f      	beq.n	8003b22 <HAL_TIM_ConfigClockSource+0x126>
 8003a82:	d900      	bls.n	8003a86 <HAL_TIM_ConfigClockSource+0x8a>
 8003a84:	e076      	b.n	8003b74 <HAL_TIM_ConfigClockSource+0x178>
 8003a86:	2b50      	cmp	r3, #80	@ 0x50
 8003a88:	d03b      	beq.n	8003b02 <HAL_TIM_ConfigClockSource+0x106>
 8003a8a:	d900      	bls.n	8003a8e <HAL_TIM_ConfigClockSource+0x92>
 8003a8c:	e072      	b.n	8003b74 <HAL_TIM_ConfigClockSource+0x178>
 8003a8e:	2b40      	cmp	r3, #64	@ 0x40
 8003a90:	d057      	beq.n	8003b42 <HAL_TIM_ConfigClockSource+0x146>
 8003a92:	d900      	bls.n	8003a96 <HAL_TIM_ConfigClockSource+0x9a>
 8003a94:	e06e      	b.n	8003b74 <HAL_TIM_ConfigClockSource+0x178>
 8003a96:	2b30      	cmp	r3, #48	@ 0x30
 8003a98:	d063      	beq.n	8003b62 <HAL_TIM_ConfigClockSource+0x166>
 8003a9a:	d86b      	bhi.n	8003b74 <HAL_TIM_ConfigClockSource+0x178>
 8003a9c:	2b20      	cmp	r3, #32
 8003a9e:	d060      	beq.n	8003b62 <HAL_TIM_ConfigClockSource+0x166>
 8003aa0:	d868      	bhi.n	8003b74 <HAL_TIM_ConfigClockSource+0x178>
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d05d      	beq.n	8003b62 <HAL_TIM_ConfigClockSource+0x166>
 8003aa6:	2b10      	cmp	r3, #16
 8003aa8:	d05b      	beq.n	8003b62 <HAL_TIM_ConfigClockSource+0x166>
 8003aaa:	e063      	b.n	8003b74 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003abc:	f000 fc2e 	bl	800431c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	2277      	movs	r2, #119	@ 0x77
 8003acc:	4313      	orrs	r3, r2
 8003ace:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	68ba      	ldr	r2, [r7, #8]
 8003ad6:	609a      	str	r2, [r3, #8]
      break;
 8003ad8:	e052      	b.n	8003b80 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003aea:	f000 fc17 	bl	800431c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	689a      	ldr	r2, [r3, #8]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	2180      	movs	r1, #128	@ 0x80
 8003afa:	01c9      	lsls	r1, r1, #7
 8003afc:	430a      	orrs	r2, r1
 8003afe:	609a      	str	r2, [r3, #8]
      break;
 8003b00:	e03e      	b.n	8003b80 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b0e:	001a      	movs	r2, r3
 8003b10:	f000 fb88 	bl	8004224 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	2150      	movs	r1, #80	@ 0x50
 8003b1a:	0018      	movs	r0, r3
 8003b1c:	f000 fbe2 	bl	80042e4 <TIM_ITRx_SetConfig>
      break;
 8003b20:	e02e      	b.n	8003b80 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b2e:	001a      	movs	r2, r3
 8003b30:	f000 fba6 	bl	8004280 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	2160      	movs	r1, #96	@ 0x60
 8003b3a:	0018      	movs	r0, r3
 8003b3c:	f000 fbd2 	bl	80042e4 <TIM_ITRx_SetConfig>
      break;
 8003b40:	e01e      	b.n	8003b80 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b4e:	001a      	movs	r2, r3
 8003b50:	f000 fb68 	bl	8004224 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	2140      	movs	r1, #64	@ 0x40
 8003b5a:	0018      	movs	r0, r3
 8003b5c:	f000 fbc2 	bl	80042e4 <TIM_ITRx_SetConfig>
      break;
 8003b60:	e00e      	b.n	8003b80 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	0019      	movs	r1, r3
 8003b6c:	0010      	movs	r0, r2
 8003b6e:	f000 fbb9 	bl	80042e4 <TIM_ITRx_SetConfig>
      break;
 8003b72:	e005      	b.n	8003b80 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003b74:	230f      	movs	r3, #15
 8003b76:	18fb      	adds	r3, r7, r3
 8003b78:	2201      	movs	r2, #1
 8003b7a:	701a      	strb	r2, [r3, #0]
      break;
 8003b7c:	e000      	b.n	8003b80 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003b7e:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	223d      	movs	r2, #61	@ 0x3d
 8003b84:	2101      	movs	r1, #1
 8003b86:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	223c      	movs	r2, #60	@ 0x3c
 8003b8c:	2100      	movs	r1, #0
 8003b8e:	5499      	strb	r1, [r3, r2]

  return status;
 8003b90:	230f      	movs	r3, #15
 8003b92:	18fb      	adds	r3, r7, r3
 8003b94:	781b      	ldrb	r3, [r3, #0]
}
 8003b96:	0018      	movs	r0, r3
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	b004      	add	sp, #16
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	46c0      	nop			@ (mov r8, r8)
 8003ba0:	ffceff88 	.word	0xffceff88
 8003ba4:	ffff00ff 	.word	0xffff00ff

08003ba8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003bb0:	46c0      	nop			@ (mov r8, r8)
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	b002      	add	sp, #8
 8003bb6:	bd80      	pop	{r7, pc}

08003bb8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003bc0:	46c0      	nop			@ (mov r8, r8)
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	b002      	add	sp, #8
 8003bc6:	bd80      	pop	{r7, pc}

08003bc8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b082      	sub	sp, #8
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003bd0:	46c0      	nop			@ (mov r8, r8)
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	b002      	add	sp, #8
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003be0:	46c0      	nop			@ (mov r8, r8)
 8003be2:	46bd      	mov	sp, r7
 8003be4:	b002      	add	sp, #8
 8003be6:	bd80      	pop	{r7, pc}

08003be8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003bf0:	46c0      	nop			@ (mov r8, r8)
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	b002      	add	sp, #8
 8003bf6:	bd80      	pop	{r7, pc}

08003bf8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	4a32      	ldr	r2, [pc, #200]	@ (8003cd4 <TIM_Base_SetConfig+0xdc>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d003      	beq.n	8003c18 <TIM_Base_SetConfig+0x20>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	4a31      	ldr	r2, [pc, #196]	@ (8003cd8 <TIM_Base_SetConfig+0xe0>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d108      	bne.n	8003c2a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2270      	movs	r2, #112	@ 0x70
 8003c1c:	4393      	bics	r3, r2
 8003c1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	68fa      	ldr	r2, [r7, #12]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a29      	ldr	r2, [pc, #164]	@ (8003cd4 <TIM_Base_SetConfig+0xdc>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d00f      	beq.n	8003c52 <TIM_Base_SetConfig+0x5a>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4a28      	ldr	r2, [pc, #160]	@ (8003cd8 <TIM_Base_SetConfig+0xe0>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d00b      	beq.n	8003c52 <TIM_Base_SetConfig+0x5a>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a27      	ldr	r2, [pc, #156]	@ (8003cdc <TIM_Base_SetConfig+0xe4>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d007      	beq.n	8003c52 <TIM_Base_SetConfig+0x5a>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a26      	ldr	r2, [pc, #152]	@ (8003ce0 <TIM_Base_SetConfig+0xe8>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d003      	beq.n	8003c52 <TIM_Base_SetConfig+0x5a>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a25      	ldr	r2, [pc, #148]	@ (8003ce4 <TIM_Base_SetConfig+0xec>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d108      	bne.n	8003c64 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	4a24      	ldr	r2, [pc, #144]	@ (8003ce8 <TIM_Base_SetConfig+0xf0>)
 8003c56:	4013      	ands	r3, r2
 8003c58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	68db      	ldr	r3, [r3, #12]
 8003c5e:	68fa      	ldr	r2, [r7, #12]
 8003c60:	4313      	orrs	r3, r2
 8003c62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2280      	movs	r2, #128	@ 0x80
 8003c68:	4393      	bics	r3, r2
 8003c6a:	001a      	movs	r2, r3
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	695b      	ldr	r3, [r3, #20]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	68fa      	ldr	r2, [r7, #12]
 8003c78:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	689a      	ldr	r2, [r3, #8]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	4a11      	ldr	r2, [pc, #68]	@ (8003cd4 <TIM_Base_SetConfig+0xdc>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d007      	beq.n	8003ca2 <TIM_Base_SetConfig+0xaa>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a12      	ldr	r2, [pc, #72]	@ (8003ce0 <TIM_Base_SetConfig+0xe8>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d003      	beq.n	8003ca2 <TIM_Base_SetConfig+0xaa>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a11      	ldr	r2, [pc, #68]	@ (8003ce4 <TIM_Base_SetConfig+0xec>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d103      	bne.n	8003caa <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	691a      	ldr	r2, [r3, #16]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2201      	movs	r2, #1
 8003cae:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	691b      	ldr	r3, [r3, #16]
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d106      	bne.n	8003cca <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	691b      	ldr	r3, [r3, #16]
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	4393      	bics	r3, r2
 8003cc4:	001a      	movs	r2, r3
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	611a      	str	r2, [r3, #16]
  }
}
 8003cca:	46c0      	nop			@ (mov r8, r8)
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	b004      	add	sp, #16
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	46c0      	nop			@ (mov r8, r8)
 8003cd4:	40012c00 	.word	0x40012c00
 8003cd8:	40000400 	.word	0x40000400
 8003cdc:	40002000 	.word	0x40002000
 8003ce0:	40014400 	.word	0x40014400
 8003ce4:	40014800 	.word	0x40014800
 8003ce8:	fffffcff 	.word	0xfffffcff

08003cec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b086      	sub	sp, #24
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6a1b      	ldr	r3, [r3, #32]
 8003cfa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6a1b      	ldr	r3, [r3, #32]
 8003d00:	2201      	movs	r2, #1
 8003d02:	4393      	bics	r3, r2
 8003d04:	001a      	movs	r2, r3
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	699b      	ldr	r3, [r3, #24]
 8003d14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	4a2e      	ldr	r2, [pc, #184]	@ (8003dd4 <TIM_OC1_SetConfig+0xe8>)
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2203      	movs	r2, #3
 8003d22:	4393      	bics	r3, r2
 8003d24:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68fa      	ldr	r2, [r7, #12]
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	2202      	movs	r2, #2
 8003d34:	4393      	bics	r3, r2
 8003d36:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	697a      	ldr	r2, [r7, #20]
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4a24      	ldr	r2, [pc, #144]	@ (8003dd8 <TIM_OC1_SetConfig+0xec>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d007      	beq.n	8003d5a <TIM_OC1_SetConfig+0x6e>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4a23      	ldr	r2, [pc, #140]	@ (8003ddc <TIM_OC1_SetConfig+0xf0>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d003      	beq.n	8003d5a <TIM_OC1_SetConfig+0x6e>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a22      	ldr	r2, [pc, #136]	@ (8003de0 <TIM_OC1_SetConfig+0xf4>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d10c      	bne.n	8003d74 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	2208      	movs	r2, #8
 8003d5e:	4393      	bics	r3, r2
 8003d60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	697a      	ldr	r2, [r7, #20]
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	2204      	movs	r2, #4
 8003d70:	4393      	bics	r3, r2
 8003d72:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	4a18      	ldr	r2, [pc, #96]	@ (8003dd8 <TIM_OC1_SetConfig+0xec>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d007      	beq.n	8003d8c <TIM_OC1_SetConfig+0xa0>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	4a17      	ldr	r2, [pc, #92]	@ (8003ddc <TIM_OC1_SetConfig+0xf0>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d003      	beq.n	8003d8c <TIM_OC1_SetConfig+0xa0>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	4a16      	ldr	r2, [pc, #88]	@ (8003de0 <TIM_OC1_SetConfig+0xf4>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d111      	bne.n	8003db0 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	4a15      	ldr	r2, [pc, #84]	@ (8003de4 <TIM_OC1_SetConfig+0xf8>)
 8003d90:	4013      	ands	r3, r2
 8003d92:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	4a14      	ldr	r2, [pc, #80]	@ (8003de8 <TIM_OC1_SetConfig+0xfc>)
 8003d98:	4013      	ands	r3, r2
 8003d9a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	695b      	ldr	r3, [r3, #20]
 8003da0:	693a      	ldr	r2, [r7, #16]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	699b      	ldr	r3, [r3, #24]
 8003daa:	693a      	ldr	r2, [r7, #16]
 8003dac:	4313      	orrs	r3, r2
 8003dae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	693a      	ldr	r2, [r7, #16]
 8003db4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	68fa      	ldr	r2, [r7, #12]
 8003dba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	685a      	ldr	r2, [r3, #4]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	697a      	ldr	r2, [r7, #20]
 8003dc8:	621a      	str	r2, [r3, #32]
}
 8003dca:	46c0      	nop			@ (mov r8, r8)
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	b006      	add	sp, #24
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	46c0      	nop			@ (mov r8, r8)
 8003dd4:	fffeff8f 	.word	0xfffeff8f
 8003dd8:	40012c00 	.word	0x40012c00
 8003ddc:	40014400 	.word	0x40014400
 8003de0:	40014800 	.word	0x40014800
 8003de4:	fffffeff 	.word	0xfffffeff
 8003de8:	fffffdff 	.word	0xfffffdff

08003dec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b086      	sub	sp, #24
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6a1b      	ldr	r3, [r3, #32]
 8003dfa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6a1b      	ldr	r3, [r3, #32]
 8003e00:	2210      	movs	r2, #16
 8003e02:	4393      	bics	r3, r2
 8003e04:	001a      	movs	r2, r3
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	699b      	ldr	r3, [r3, #24]
 8003e14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	4a2c      	ldr	r2, [pc, #176]	@ (8003ecc <TIM_OC2_SetConfig+0xe0>)
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	4a2b      	ldr	r2, [pc, #172]	@ (8003ed0 <TIM_OC2_SetConfig+0xe4>)
 8003e22:	4013      	ands	r3, r2
 8003e24:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	021b      	lsls	r3, r3, #8
 8003e2c:	68fa      	ldr	r2, [r7, #12]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	2220      	movs	r2, #32
 8003e36:	4393      	bics	r3, r2
 8003e38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	011b      	lsls	r3, r3, #4
 8003e40:	697a      	ldr	r2, [r7, #20]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	4a22      	ldr	r2, [pc, #136]	@ (8003ed4 <TIM_OC2_SetConfig+0xe8>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d10d      	bne.n	8003e6a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	2280      	movs	r2, #128	@ 0x80
 8003e52:	4393      	bics	r3, r2
 8003e54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	011b      	lsls	r3, r3, #4
 8003e5c:	697a      	ldr	r2, [r7, #20]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	2240      	movs	r2, #64	@ 0x40
 8003e66:	4393      	bics	r3, r2
 8003e68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a19      	ldr	r2, [pc, #100]	@ (8003ed4 <TIM_OC2_SetConfig+0xe8>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d007      	beq.n	8003e82 <TIM_OC2_SetConfig+0x96>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a18      	ldr	r2, [pc, #96]	@ (8003ed8 <TIM_OC2_SetConfig+0xec>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d003      	beq.n	8003e82 <TIM_OC2_SetConfig+0x96>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a17      	ldr	r2, [pc, #92]	@ (8003edc <TIM_OC2_SetConfig+0xf0>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d113      	bne.n	8003eaa <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	4a16      	ldr	r2, [pc, #88]	@ (8003ee0 <TIM_OC2_SetConfig+0xf4>)
 8003e86:	4013      	ands	r3, r2
 8003e88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	4a15      	ldr	r2, [pc, #84]	@ (8003ee4 <TIM_OC2_SetConfig+0xf8>)
 8003e8e:	4013      	ands	r3, r2
 8003e90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	695b      	ldr	r3, [r3, #20]
 8003e96:	009b      	lsls	r3, r3, #2
 8003e98:	693a      	ldr	r2, [r7, #16]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	699b      	ldr	r3, [r3, #24]
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	693a      	ldr	r2, [r7, #16]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	693a      	ldr	r2, [r7, #16]
 8003eae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68fa      	ldr	r2, [r7, #12]
 8003eb4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	685a      	ldr	r2, [r3, #4]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	697a      	ldr	r2, [r7, #20]
 8003ec2:	621a      	str	r2, [r3, #32]
}
 8003ec4:	46c0      	nop			@ (mov r8, r8)
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	b006      	add	sp, #24
 8003eca:	bd80      	pop	{r7, pc}
 8003ecc:	feff8fff 	.word	0xfeff8fff
 8003ed0:	fffffcff 	.word	0xfffffcff
 8003ed4:	40012c00 	.word	0x40012c00
 8003ed8:	40014400 	.word	0x40014400
 8003edc:	40014800 	.word	0x40014800
 8003ee0:	fffffbff 	.word	0xfffffbff
 8003ee4:	fffff7ff 	.word	0xfffff7ff

08003ee8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b086      	sub	sp, #24
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
 8003ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6a1b      	ldr	r3, [r3, #32]
 8003ef6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6a1b      	ldr	r3, [r3, #32]
 8003efc:	4a31      	ldr	r2, [pc, #196]	@ (8003fc4 <TIM_OC3_SetConfig+0xdc>)
 8003efe:	401a      	ands	r2, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	69db      	ldr	r3, [r3, #28]
 8003f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	4a2d      	ldr	r2, [pc, #180]	@ (8003fc8 <TIM_OC3_SetConfig+0xe0>)
 8003f14:	4013      	ands	r3, r2
 8003f16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2203      	movs	r2, #3
 8003f1c:	4393      	bics	r3, r2
 8003f1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	68fa      	ldr	r2, [r7, #12]
 8003f26:	4313      	orrs	r3, r2
 8003f28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	4a27      	ldr	r2, [pc, #156]	@ (8003fcc <TIM_OC3_SetConfig+0xe4>)
 8003f2e:	4013      	ands	r3, r2
 8003f30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	021b      	lsls	r3, r3, #8
 8003f38:	697a      	ldr	r2, [r7, #20]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4a23      	ldr	r2, [pc, #140]	@ (8003fd0 <TIM_OC3_SetConfig+0xe8>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d10d      	bne.n	8003f62 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	4a22      	ldr	r2, [pc, #136]	@ (8003fd4 <TIM_OC3_SetConfig+0xec>)
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	021b      	lsls	r3, r3, #8
 8003f54:	697a      	ldr	r2, [r7, #20]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	4a1e      	ldr	r2, [pc, #120]	@ (8003fd8 <TIM_OC3_SetConfig+0xf0>)
 8003f5e:	4013      	ands	r3, r2
 8003f60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a1a      	ldr	r2, [pc, #104]	@ (8003fd0 <TIM_OC3_SetConfig+0xe8>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d007      	beq.n	8003f7a <TIM_OC3_SetConfig+0x92>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a1b      	ldr	r2, [pc, #108]	@ (8003fdc <TIM_OC3_SetConfig+0xf4>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d003      	beq.n	8003f7a <TIM_OC3_SetConfig+0x92>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a1a      	ldr	r2, [pc, #104]	@ (8003fe0 <TIM_OC3_SetConfig+0xf8>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d113      	bne.n	8003fa2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	4a19      	ldr	r2, [pc, #100]	@ (8003fe4 <TIM_OC3_SetConfig+0xfc>)
 8003f7e:	4013      	ands	r3, r2
 8003f80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	4a18      	ldr	r2, [pc, #96]	@ (8003fe8 <TIM_OC3_SetConfig+0x100>)
 8003f86:	4013      	ands	r3, r2
 8003f88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	695b      	ldr	r3, [r3, #20]
 8003f8e:	011b      	lsls	r3, r3, #4
 8003f90:	693a      	ldr	r2, [r7, #16]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	699b      	ldr	r3, [r3, #24]
 8003f9a:	011b      	lsls	r3, r3, #4
 8003f9c:	693a      	ldr	r2, [r7, #16]
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	693a      	ldr	r2, [r7, #16]
 8003fa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	68fa      	ldr	r2, [r7, #12]
 8003fac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	685a      	ldr	r2, [r3, #4]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	697a      	ldr	r2, [r7, #20]
 8003fba:	621a      	str	r2, [r3, #32]
}
 8003fbc:	46c0      	nop			@ (mov r8, r8)
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	b006      	add	sp, #24
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	fffffeff 	.word	0xfffffeff
 8003fc8:	fffeff8f 	.word	0xfffeff8f
 8003fcc:	fffffdff 	.word	0xfffffdff
 8003fd0:	40012c00 	.word	0x40012c00
 8003fd4:	fffff7ff 	.word	0xfffff7ff
 8003fd8:	fffffbff 	.word	0xfffffbff
 8003fdc:	40014400 	.word	0x40014400
 8003fe0:	40014800 	.word	0x40014800
 8003fe4:	ffffefff 	.word	0xffffefff
 8003fe8:	ffffdfff 	.word	0xffffdfff

08003fec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b086      	sub	sp, #24
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
 8003ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6a1b      	ldr	r3, [r3, #32]
 8003ffa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a1b      	ldr	r3, [r3, #32]
 8004000:	4a24      	ldr	r2, [pc, #144]	@ (8004094 <TIM_OC4_SetConfig+0xa8>)
 8004002:	401a      	ands	r2, r3
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	69db      	ldr	r3, [r3, #28]
 8004012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	4a20      	ldr	r2, [pc, #128]	@ (8004098 <TIM_OC4_SetConfig+0xac>)
 8004018:	4013      	ands	r3, r2
 800401a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	4a1f      	ldr	r2, [pc, #124]	@ (800409c <TIM_OC4_SetConfig+0xb0>)
 8004020:	4013      	ands	r3, r2
 8004022:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	021b      	lsls	r3, r3, #8
 800402a:	68fa      	ldr	r2, [r7, #12]
 800402c:	4313      	orrs	r3, r2
 800402e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	4a1b      	ldr	r2, [pc, #108]	@ (80040a0 <TIM_OC4_SetConfig+0xb4>)
 8004034:	4013      	ands	r3, r2
 8004036:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	031b      	lsls	r3, r3, #12
 800403e:	693a      	ldr	r2, [r7, #16]
 8004040:	4313      	orrs	r3, r2
 8004042:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	4a17      	ldr	r2, [pc, #92]	@ (80040a4 <TIM_OC4_SetConfig+0xb8>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d007      	beq.n	800405c <TIM_OC4_SetConfig+0x70>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	4a16      	ldr	r2, [pc, #88]	@ (80040a8 <TIM_OC4_SetConfig+0xbc>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d003      	beq.n	800405c <TIM_OC4_SetConfig+0x70>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	4a15      	ldr	r2, [pc, #84]	@ (80040ac <TIM_OC4_SetConfig+0xc0>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d109      	bne.n	8004070 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	4a14      	ldr	r2, [pc, #80]	@ (80040b0 <TIM_OC4_SetConfig+0xc4>)
 8004060:	4013      	ands	r3, r2
 8004062:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	695b      	ldr	r3, [r3, #20]
 8004068:	019b      	lsls	r3, r3, #6
 800406a:	697a      	ldr	r2, [r7, #20]
 800406c:	4313      	orrs	r3, r2
 800406e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	697a      	ldr	r2, [r7, #20]
 8004074:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	68fa      	ldr	r2, [r7, #12]
 800407a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	685a      	ldr	r2, [r3, #4]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	693a      	ldr	r2, [r7, #16]
 8004088:	621a      	str	r2, [r3, #32]
}
 800408a:	46c0      	nop			@ (mov r8, r8)
 800408c:	46bd      	mov	sp, r7
 800408e:	b006      	add	sp, #24
 8004090:	bd80      	pop	{r7, pc}
 8004092:	46c0      	nop			@ (mov r8, r8)
 8004094:	ffffefff 	.word	0xffffefff
 8004098:	feff8fff 	.word	0xfeff8fff
 800409c:	fffffcff 	.word	0xfffffcff
 80040a0:	ffffdfff 	.word	0xffffdfff
 80040a4:	40012c00 	.word	0x40012c00
 80040a8:	40014400 	.word	0x40014400
 80040ac:	40014800 	.word	0x40014800
 80040b0:	ffffbfff 	.word	0xffffbfff

080040b4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b086      	sub	sp, #24
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a1b      	ldr	r3, [r3, #32]
 80040c2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6a1b      	ldr	r3, [r3, #32]
 80040c8:	4a21      	ldr	r2, [pc, #132]	@ (8004150 <TIM_OC5_SetConfig+0x9c>)
 80040ca:	401a      	ands	r2, r3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	4a1d      	ldr	r2, [pc, #116]	@ (8004154 <TIM_OC5_SetConfig+0xa0>)
 80040e0:	4013      	ands	r3, r2
 80040e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	68fa      	ldr	r2, [r7, #12]
 80040ea:	4313      	orrs	r3, r2
 80040ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	4a19      	ldr	r2, [pc, #100]	@ (8004158 <TIM_OC5_SetConfig+0xa4>)
 80040f2:	4013      	ands	r3, r2
 80040f4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	041b      	lsls	r3, r3, #16
 80040fc:	693a      	ldr	r2, [r7, #16]
 80040fe:	4313      	orrs	r3, r2
 8004100:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4a15      	ldr	r2, [pc, #84]	@ (800415c <TIM_OC5_SetConfig+0xa8>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d007      	beq.n	800411a <TIM_OC5_SetConfig+0x66>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	4a14      	ldr	r2, [pc, #80]	@ (8004160 <TIM_OC5_SetConfig+0xac>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d003      	beq.n	800411a <TIM_OC5_SetConfig+0x66>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4a13      	ldr	r2, [pc, #76]	@ (8004164 <TIM_OC5_SetConfig+0xb0>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d109      	bne.n	800412e <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	4a0c      	ldr	r2, [pc, #48]	@ (8004150 <TIM_OC5_SetConfig+0x9c>)
 800411e:	4013      	ands	r3, r2
 8004120:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	695b      	ldr	r3, [r3, #20]
 8004126:	021b      	lsls	r3, r3, #8
 8004128:	697a      	ldr	r2, [r7, #20]
 800412a:	4313      	orrs	r3, r2
 800412c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	697a      	ldr	r2, [r7, #20]
 8004132:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	68fa      	ldr	r2, [r7, #12]
 8004138:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	685a      	ldr	r2, [r3, #4]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	693a      	ldr	r2, [r7, #16]
 8004146:	621a      	str	r2, [r3, #32]
}
 8004148:	46c0      	nop			@ (mov r8, r8)
 800414a:	46bd      	mov	sp, r7
 800414c:	b006      	add	sp, #24
 800414e:	bd80      	pop	{r7, pc}
 8004150:	fffeffff 	.word	0xfffeffff
 8004154:	fffeff8f 	.word	0xfffeff8f
 8004158:	fffdffff 	.word	0xfffdffff
 800415c:	40012c00 	.word	0x40012c00
 8004160:	40014400 	.word	0x40014400
 8004164:	40014800 	.word	0x40014800

08004168 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b086      	sub	sp, #24
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6a1b      	ldr	r3, [r3, #32]
 8004176:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6a1b      	ldr	r3, [r3, #32]
 800417c:	4a22      	ldr	r2, [pc, #136]	@ (8004208 <TIM_OC6_SetConfig+0xa0>)
 800417e:	401a      	ands	r2, r3
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800418e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	4a1e      	ldr	r2, [pc, #120]	@ (800420c <TIM_OC6_SetConfig+0xa4>)
 8004194:	4013      	ands	r3, r2
 8004196:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	021b      	lsls	r3, r3, #8
 800419e:	68fa      	ldr	r2, [r7, #12]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	4a1a      	ldr	r2, [pc, #104]	@ (8004210 <TIM_OC6_SetConfig+0xa8>)
 80041a8:	4013      	ands	r3, r2
 80041aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	051b      	lsls	r3, r3, #20
 80041b2:	693a      	ldr	r2, [r7, #16]
 80041b4:	4313      	orrs	r3, r2
 80041b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	4a16      	ldr	r2, [pc, #88]	@ (8004214 <TIM_OC6_SetConfig+0xac>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d007      	beq.n	80041d0 <TIM_OC6_SetConfig+0x68>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	4a15      	ldr	r2, [pc, #84]	@ (8004218 <TIM_OC6_SetConfig+0xb0>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d003      	beq.n	80041d0 <TIM_OC6_SetConfig+0x68>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	4a14      	ldr	r2, [pc, #80]	@ (800421c <TIM_OC6_SetConfig+0xb4>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d109      	bne.n	80041e4 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	4a13      	ldr	r2, [pc, #76]	@ (8004220 <TIM_OC6_SetConfig+0xb8>)
 80041d4:	4013      	ands	r3, r2
 80041d6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	695b      	ldr	r3, [r3, #20]
 80041dc:	029b      	lsls	r3, r3, #10
 80041de:	697a      	ldr	r2, [r7, #20]
 80041e0:	4313      	orrs	r3, r2
 80041e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	697a      	ldr	r2, [r7, #20]
 80041e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	68fa      	ldr	r2, [r7, #12]
 80041ee:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	685a      	ldr	r2, [r3, #4]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	693a      	ldr	r2, [r7, #16]
 80041fc:	621a      	str	r2, [r3, #32]
}
 80041fe:	46c0      	nop			@ (mov r8, r8)
 8004200:	46bd      	mov	sp, r7
 8004202:	b006      	add	sp, #24
 8004204:	bd80      	pop	{r7, pc}
 8004206:	46c0      	nop			@ (mov r8, r8)
 8004208:	ffefffff 	.word	0xffefffff
 800420c:	feff8fff 	.word	0xfeff8fff
 8004210:	ffdfffff 	.word	0xffdfffff
 8004214:	40012c00 	.word	0x40012c00
 8004218:	40014400 	.word	0x40014400
 800421c:	40014800 	.word	0x40014800
 8004220:	fffbffff 	.word	0xfffbffff

08004224 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b086      	sub	sp, #24
 8004228:	af00      	add	r7, sp, #0
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	60b9      	str	r1, [r7, #8]
 800422e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6a1b      	ldr	r3, [r3, #32]
 8004234:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	6a1b      	ldr	r3, [r3, #32]
 800423a:	2201      	movs	r2, #1
 800423c:	4393      	bics	r3, r2
 800423e:	001a      	movs	r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	22f0      	movs	r2, #240	@ 0xf0
 800424e:	4393      	bics	r3, r2
 8004250:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	011b      	lsls	r3, r3, #4
 8004256:	693a      	ldr	r2, [r7, #16]
 8004258:	4313      	orrs	r3, r2
 800425a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	220a      	movs	r2, #10
 8004260:	4393      	bics	r3, r2
 8004262:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004264:	697a      	ldr	r2, [r7, #20]
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	4313      	orrs	r3, r2
 800426a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	693a      	ldr	r2, [r7, #16]
 8004270:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	697a      	ldr	r2, [r7, #20]
 8004276:	621a      	str	r2, [r3, #32]
}
 8004278:	46c0      	nop			@ (mov r8, r8)
 800427a:	46bd      	mov	sp, r7
 800427c:	b006      	add	sp, #24
 800427e:	bd80      	pop	{r7, pc}

08004280 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b086      	sub	sp, #24
 8004284:	af00      	add	r7, sp, #0
 8004286:	60f8      	str	r0, [r7, #12]
 8004288:	60b9      	str	r1, [r7, #8]
 800428a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	6a1b      	ldr	r3, [r3, #32]
 8004290:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	6a1b      	ldr	r3, [r3, #32]
 8004296:	2210      	movs	r2, #16
 8004298:	4393      	bics	r3, r2
 800429a:	001a      	movs	r2, r3
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	699b      	ldr	r3, [r3, #24]
 80042a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	4a0d      	ldr	r2, [pc, #52]	@ (80042e0 <TIM_TI2_ConfigInputStage+0x60>)
 80042aa:	4013      	ands	r3, r2
 80042ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	031b      	lsls	r3, r3, #12
 80042b2:	693a      	ldr	r2, [r7, #16]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	22a0      	movs	r2, #160	@ 0xa0
 80042bc:	4393      	bics	r3, r2
 80042be:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	011b      	lsls	r3, r3, #4
 80042c4:	697a      	ldr	r2, [r7, #20]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	693a      	ldr	r2, [r7, #16]
 80042ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	697a      	ldr	r2, [r7, #20]
 80042d4:	621a      	str	r2, [r3, #32]
}
 80042d6:	46c0      	nop			@ (mov r8, r8)
 80042d8:	46bd      	mov	sp, r7
 80042da:	b006      	add	sp, #24
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	46c0      	nop			@ (mov r8, r8)
 80042e0:	ffff0fff 	.word	0xffff0fff

080042e4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b084      	sub	sp, #16
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	4a08      	ldr	r2, [pc, #32]	@ (8004318 <TIM_ITRx_SetConfig+0x34>)
 80042f8:	4013      	ands	r3, r2
 80042fa:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80042fc:	683a      	ldr	r2, [r7, #0]
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	4313      	orrs	r3, r2
 8004302:	2207      	movs	r2, #7
 8004304:	4313      	orrs	r3, r2
 8004306:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	68fa      	ldr	r2, [r7, #12]
 800430c:	609a      	str	r2, [r3, #8]
}
 800430e:	46c0      	nop			@ (mov r8, r8)
 8004310:	46bd      	mov	sp, r7
 8004312:	b004      	add	sp, #16
 8004314:	bd80      	pop	{r7, pc}
 8004316:	46c0      	nop			@ (mov r8, r8)
 8004318:	ffcfff8f 	.word	0xffcfff8f

0800431c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b086      	sub	sp, #24
 8004320:	af00      	add	r7, sp, #0
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	607a      	str	r2, [r7, #4]
 8004328:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	4a09      	ldr	r2, [pc, #36]	@ (8004358 <TIM_ETR_SetConfig+0x3c>)
 8004334:	4013      	ands	r3, r2
 8004336:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	021a      	lsls	r2, r3, #8
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	431a      	orrs	r2, r3
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	4313      	orrs	r3, r2
 8004344:	697a      	ldr	r2, [r7, #20]
 8004346:	4313      	orrs	r3, r2
 8004348:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	697a      	ldr	r2, [r7, #20]
 800434e:	609a      	str	r2, [r3, #8]
}
 8004350:	46c0      	nop			@ (mov r8, r8)
 8004352:	46bd      	mov	sp, r7
 8004354:	b006      	add	sp, #24
 8004356:	bd80      	pop	{r7, pc}
 8004358:	ffff00ff 	.word	0xffff00ff

0800435c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b086      	sub	sp, #24
 8004360:	af00      	add	r7, sp, #0
 8004362:	60f8      	str	r0, [r7, #12]
 8004364:	60b9      	str	r1, [r7, #8]
 8004366:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	221f      	movs	r2, #31
 800436c:	4013      	ands	r3, r2
 800436e:	2201      	movs	r2, #1
 8004370:	409a      	lsls	r2, r3
 8004372:	0013      	movs	r3, r2
 8004374:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	6a1b      	ldr	r3, [r3, #32]
 800437a:	697a      	ldr	r2, [r7, #20]
 800437c:	43d2      	mvns	r2, r2
 800437e:	401a      	ands	r2, r3
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	6a1a      	ldr	r2, [r3, #32]
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	211f      	movs	r1, #31
 800438c:	400b      	ands	r3, r1
 800438e:	6879      	ldr	r1, [r7, #4]
 8004390:	4099      	lsls	r1, r3
 8004392:	000b      	movs	r3, r1
 8004394:	431a      	orrs	r2, r3
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	621a      	str	r2, [r3, #32]
}
 800439a:	46c0      	nop			@ (mov r8, r8)
 800439c:	46bd      	mov	sp, r7
 800439e:	b006      	add	sp, #24
 80043a0:	bd80      	pop	{r7, pc}
	...

080043a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b084      	sub	sp, #16
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
 80043ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	223c      	movs	r2, #60	@ 0x3c
 80043b2:	5c9b      	ldrb	r3, [r3, r2]
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d101      	bne.n	80043bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80043b8:	2302      	movs	r3, #2
 80043ba:	e04a      	b.n	8004452 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	223c      	movs	r2, #60	@ 0x3c
 80043c0:	2101      	movs	r1, #1
 80043c2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	223d      	movs	r2, #61	@ 0x3d
 80043c8:	2102      	movs	r1, #2
 80043ca:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a1e      	ldr	r2, [pc, #120]	@ (800445c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d108      	bne.n	80043f8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	4a1d      	ldr	r2, [pc, #116]	@ (8004460 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80043ea:	4013      	ands	r3, r2
 80043ec:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	68fa      	ldr	r2, [r7, #12]
 80043f4:	4313      	orrs	r3, r2
 80043f6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2270      	movs	r2, #112	@ 0x70
 80043fc:	4393      	bics	r3, r2
 80043fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	68fa      	ldr	r2, [r7, #12]
 8004406:	4313      	orrs	r3, r2
 8004408:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	68fa      	ldr	r2, [r7, #12]
 8004410:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a11      	ldr	r2, [pc, #68]	@ (800445c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d004      	beq.n	8004426 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a10      	ldr	r2, [pc, #64]	@ (8004464 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d10c      	bne.n	8004440 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	2280      	movs	r2, #128	@ 0x80
 800442a:	4393      	bics	r3, r2
 800442c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	68ba      	ldr	r2, [r7, #8]
 8004434:	4313      	orrs	r3, r2
 8004436:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	68ba      	ldr	r2, [r7, #8]
 800443e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	223d      	movs	r2, #61	@ 0x3d
 8004444:	2101      	movs	r1, #1
 8004446:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	223c      	movs	r2, #60	@ 0x3c
 800444c:	2100      	movs	r1, #0
 800444e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004450:	2300      	movs	r3, #0
}
 8004452:	0018      	movs	r0, r3
 8004454:	46bd      	mov	sp, r7
 8004456:	b004      	add	sp, #16
 8004458:	bd80      	pop	{r7, pc}
 800445a:	46c0      	nop			@ (mov r8, r8)
 800445c:	40012c00 	.word	0x40012c00
 8004460:	ff0fffff 	.word	0xff0fffff
 8004464:	40000400 	.word	0x40000400

08004468 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b082      	sub	sp, #8
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004470:	46c0      	nop			@ (mov r8, r8)
 8004472:	46bd      	mov	sp, r7
 8004474:	b002      	add	sp, #8
 8004476:	bd80      	pop	{r7, pc}

08004478 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b082      	sub	sp, #8
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004480:	46c0      	nop			@ (mov r8, r8)
 8004482:	46bd      	mov	sp, r7
 8004484:	b002      	add	sp, #8
 8004486:	bd80      	pop	{r7, pc}

08004488 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b082      	sub	sp, #8
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004490:	46c0      	nop			@ (mov r8, r8)
 8004492:	46bd      	mov	sp, r7
 8004494:	b002      	add	sp, #8
 8004496:	bd80      	pop	{r7, pc}

08004498 <memset>:
 8004498:	0003      	movs	r3, r0
 800449a:	1882      	adds	r2, r0, r2
 800449c:	4293      	cmp	r3, r2
 800449e:	d100      	bne.n	80044a2 <memset+0xa>
 80044a0:	4770      	bx	lr
 80044a2:	7019      	strb	r1, [r3, #0]
 80044a4:	3301      	adds	r3, #1
 80044a6:	e7f9      	b.n	800449c <memset+0x4>

080044a8 <__libc_init_array>:
 80044a8:	b570      	push	{r4, r5, r6, lr}
 80044aa:	2600      	movs	r6, #0
 80044ac:	4c0c      	ldr	r4, [pc, #48]	@ (80044e0 <__libc_init_array+0x38>)
 80044ae:	4d0d      	ldr	r5, [pc, #52]	@ (80044e4 <__libc_init_array+0x3c>)
 80044b0:	1b64      	subs	r4, r4, r5
 80044b2:	10a4      	asrs	r4, r4, #2
 80044b4:	42a6      	cmp	r6, r4
 80044b6:	d109      	bne.n	80044cc <__libc_init_array+0x24>
 80044b8:	2600      	movs	r6, #0
 80044ba:	f000 f819 	bl	80044f0 <_init>
 80044be:	4c0a      	ldr	r4, [pc, #40]	@ (80044e8 <__libc_init_array+0x40>)
 80044c0:	4d0a      	ldr	r5, [pc, #40]	@ (80044ec <__libc_init_array+0x44>)
 80044c2:	1b64      	subs	r4, r4, r5
 80044c4:	10a4      	asrs	r4, r4, #2
 80044c6:	42a6      	cmp	r6, r4
 80044c8:	d105      	bne.n	80044d6 <__libc_init_array+0x2e>
 80044ca:	bd70      	pop	{r4, r5, r6, pc}
 80044cc:	00b3      	lsls	r3, r6, #2
 80044ce:	58eb      	ldr	r3, [r5, r3]
 80044d0:	4798      	blx	r3
 80044d2:	3601      	adds	r6, #1
 80044d4:	e7ee      	b.n	80044b4 <__libc_init_array+0xc>
 80044d6:	00b3      	lsls	r3, r6, #2
 80044d8:	58eb      	ldr	r3, [r5, r3]
 80044da:	4798      	blx	r3
 80044dc:	3601      	adds	r6, #1
 80044de:	e7f2      	b.n	80044c6 <__libc_init_array+0x1e>
 80044e0:	0800459c 	.word	0x0800459c
 80044e4:	0800459c 	.word	0x0800459c
 80044e8:	080045a0 	.word	0x080045a0
 80044ec:	0800459c 	.word	0x0800459c

080044f0 <_init>:
 80044f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044f2:	46c0      	nop			@ (mov r8, r8)
 80044f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044f6:	bc08      	pop	{r3}
 80044f8:	469e      	mov	lr, r3
 80044fa:	4770      	bx	lr

080044fc <_fini>:
 80044fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044fe:	46c0      	nop			@ (mov r8, r8)
 8004500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004502:	bc08      	pop	{r3}
 8004504:	469e      	mov	lr, r3
 8004506:	4770      	bx	lr
