; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-p6:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define ptx_kernel void @triton_red_fused__to_copy_add_mul_sum_5(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5, i32 %6, ptr addrspace(1) readnone captures(none) %7) local_unnamed_addr !dbg !6 {
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.ctaid.x(), !dbg !9
  %10 = shl i32 %9, 3, !dbg !10
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !11
  %12 = lshr i32 %11, 2, !dbg !11
  %13 = and i32 %12, 7, !dbg !11
  %14 = and i32 %11, 3, !dbg !11
  %15 = or disjoint i32 %13, %10, !dbg !12
  %16 = icmp sgt i32 %6, 0, !dbg !13
  br i1 %16, label %.lr.ph, label %._crit_edge, !dbg !13

.lr.ph:                                           ; preds = %8, %.lr.ph
  %17 = phi float [ %44, %.lr.ph ], [ 0.000000e+00, %8 ]
  %18 = phi i32 [ %45, %.lr.ph ], [ 0, %8 ]
  %19 = or disjoint i32 %18, %14, !dbg !14
  %20 = icmp slt i32 %19, %6, !dbg !15
  %21 = shl i32 %19, 12, !dbg !16
  %22 = add i32 %15, %21, !dbg !17
  %23 = sext i32 %22 to i64, !dbg !18
  %24 = getelementptr half, ptr addrspace(1) %0, i64 %23, !dbg !18
  %25 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %24, i1 %20) #3, !dbg !19
  %26 = bitcast i16 %25 to half, !dbg !19
  %27 = fpext half %26 to float, !dbg !20
  %28 = getelementptr half, ptr addrspace(1) %1, i64 %23, !dbg !21
  %29 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %28, i1 %20) #3, !dbg !22
  %30 = bitcast i16 %29 to half, !dbg !22
  %31 = fpext half %30 to float, !dbg !23
  %32 = getelementptr half, ptr addrspace(1) %2, i64 %23, !dbg !24
  %33 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %32, i1 %20) #3, !dbg !25
  %34 = bitcast i16 %33 to half, !dbg !25
  %35 = fpext half %34 to float, !dbg !26
  %36 = sext i32 %19 to i64, !dbg !27
  %37 = getelementptr float, ptr addrspace(1) %3, i64 %36, !dbg !27
  %38 = tail call i32 asm sideeffect "mov.u32 $0, $1;\0A\09@$3 ld.global.L1::evict_last.b32 { $0 }, [ $2 + 0 ];", "=r,r,l,b"(i32 0, ptr addrspace(1) %37, i1 %20) #3, !dbg !28
  %39 = bitcast i32 %38 to float, !dbg !28
  %40 = fadd float %27, %31, !dbg !29
  %41 = fmul float %35, %39, !dbg !30
  %42 = fmul float %40, %41, !dbg !31
  %43 = fadd float %17, %42, !dbg !32
  %44 = select i1 %20, float %43, float %17, !dbg !33
  %45 = add i32 %18, 4, !dbg !13
  %46 = icmp slt i32 %45, %6, !dbg !13
  br i1 %46, label %.lr.ph, label %._crit_edge, !dbg !13

._crit_edge:                                      ; preds = %.lr.ph, %8
  %.lcssa = phi float [ 0.000000e+00, %8 ], [ %44, %.lr.ph ], !dbg !34
  %47 = and i32 %11, 7, !dbg !11
  %48 = or disjoint i32 %10, %47, !dbg !12
  %49 = bitcast float %.lcssa to i32, !dbg !35
  %50 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %49, i32 2, i32 31), !dbg !35
  %51 = bitcast i32 %50 to float, !dbg !35
  %52 = fadd float %.lcssa, %51, !dbg !39
  %53 = bitcast float %52 to i32, !dbg !35
  %54 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %53, i32 1, i32 31), !dbg !35
  %55 = bitcast i32 %54 to float, !dbg !35
  %56 = fadd float %52, %55, !dbg !39
  %57 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %13, !dbg !41
  %58 = bitcast float %56 to <1 x i32>, !dbg !41
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %57, <1 x i32> %58, i1 true) #3, !dbg !41
  tail call void @llvm.nvvm.barrier0(), !dbg !41
  %59 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %47, !dbg !41
  %60 = load float, ptr addrspace(3) %59, align 4, !dbg !41
  %61 = sext i32 %48 to i64, !dbg !42
  %62 = getelementptr half, ptr addrspace(1) %4, i64 %61, !dbg !42
  %63 = fptrunc float %60 to half, !dbg !43
  %64 = and i32 %11, 56, !dbg !43
  %65 = icmp eq i32 %64, 0, !dbg !43
  %66 = bitcast half %63 to i16, !dbg !43
  tail call void asm sideeffect "@$2 st.global.b16 [ $1 + 0 ], { $0 };", "c,l,b"(i16 %66, ptr addrspace(1) %62, i1 %65) #3, !dbg !43
  ret void, !dbg !44
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.ctaid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4}
!llvm.ident = !{!5}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "csynl4e2lkownulsdipsvmjq3rt7vqfxqmdgkjqfvmcbsnv7gksn.py", directory: "/tmp/torchinductor_root/sy")
!4 = !{ptr @triton_red_fused__to_copy_add_mul_sum_5, !"reqntidx", i32 64}
!5 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!6 = distinct !DISubprogram(name: "triton_red_fused__to_copy_add_mul_sum_5", linkageName: "triton_red_fused__to_copy_add_mul_sum_5", scope: !3, file: !3, line: 18, type: !7, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!7 = !DISubroutineType(cc: DW_CC_normal, types: !8)
!8 = !{}
!9 = !DILocation(line: 22, column: 28, scope: !6)
!10 = !DILocation(line: 22, column: 33, scope: !6)
!11 = !DILocation(line: 23, column: 44, scope: !6)
!12 = !DILocation(line: 23, column: 23, scope: !6)
!13 = !DILocation(line: 29, column: 40, scope: !6)
!14 = !DILocation(line: 30, column: 31, scope: !6)
!15 = !DILocation(line: 31, column: 29, scope: !6)
!16 = !DILocation(line: 35, column: 44, scope: !6)
!17 = !DILocation(line: 35, column: 39, scope: !6)
!18 = !DILocation(line: 35, column: 34, scope: !6)
!19 = !DILocation(line: 35, column: 51, scope: !6)
!20 = !DILocation(line: 35, column: 105, scope: !6)
!21 = !DILocation(line: 36, column: 34, scope: !6)
!22 = !DILocation(line: 36, column: 51, scope: !6)
!23 = !DILocation(line: 36, column: 105, scope: !6)
!24 = !DILocation(line: 37, column: 34, scope: !6)
!25 = !DILocation(line: 37, column: 51, scope: !6)
!26 = !DILocation(line: 37, column: 105, scope: !6)
!27 = !DILocation(line: 38, column: 34, scope: !6)
!28 = !DILocation(line: 38, column: 41, scope: !6)
!29 = !DILocation(line: 39, column: 22, scope: !6)
!30 = !DILocation(line: 41, column: 22, scope: !6)
!31 = !DILocation(line: 43, column: 22, scope: !6)
!32 = !DILocation(line: 45, column: 25, scope: !6)
!33 = !DILocation(line: 46, column: 42, scope: !6)
!34 = !DILocation(line: 28, column: 44, scope: !6)
!35 = !DILocation(line: 286, column: 36, scope: !36, inlinedAt: !38)
!36 = distinct !DILexicalBlockFile(scope: !6, file: !37, discriminator: 0)
!37 = !DIFile(filename: "standard.py", directory: "/workspace/torch-compile-caching/.venv/lib/python3.11/site-packages/triton/language")
!38 = !DILocation(line: 47, column: 27, scope: !6)
!39 = !DILocation(line: 256, column: 15, scope: !40, inlinedAt: !38)
!40 = distinct !DILexicalBlockFile(scope: !36, file: !37, discriminator: 0)
!41 = !DILocation(line: 47, column: 30, scope: !6)
!42 = !DILocation(line: 48, column: 25, scope: !6)
!43 = !DILocation(line: 48, column: 37, scope: !6)
!44 = !DILocation(line: 48, column: 4, scope: !6)
