Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Sat Nov 26 00:15:56 2022
| Host              : amd running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file cksum_timing_summary_routed.rpt -pb cksum_timing_summary_routed.pb -rpx cksum_timing_summary_routed.rpx -warn_on_violation
| Design            : cksum
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                             Violations  
------  --------  ------------------------------------------------------  ----------  
XDCC-1  Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7  Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (137)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (137)
--------------------------------
 There are 137 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.284        0.000                      0                  541        0.035        0.000                      0                  541        0.553        0.000                       0                   428  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
SysClk_in           {0.000 5.000}        10.000          100.000         
  clk_450_clk_gen   {0.000 1.111}        2.222           450.000         
  clkfbout_clk_gen  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SysClk_in                                                                                                                                                             2.000        0.000                       0                     1  
  clk_450_clk_gen         0.284        0.000                      0                  541        0.035        0.000                      0                  541        0.553        0.000                       0                   424  
  clkfbout_clk_gen                                                                                                                                                    8.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_450_clk_gen                   
(none)                            clk_450_clk_gen  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SysClk_in
  To Clock:  SysClk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SysClk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SysClk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_450_clk_gen
  To Clock:  clk_450_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 sop_reg0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.114ns (6.822%)  route 1.557ns (93.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 1.493 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.649ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.597ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         2.123    -0.435    SysClk
    SLICE_X50Y121        FDRE                                         r  sop_reg0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114    -0.321 r  sop_reg0_reg/Q
                         net (fo=16, routed)          1.557     1.236    sop_reg0
    SLICE_X49Y120        FDRE                                         r  L3Chksum0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.881     1.493    SysClk
    SLICE_X49Y120        FDRE                                         r  L3Chksum0_reg[1]/C
                         clock pessimism              0.166     1.659    
                         clock uncertainty           -0.056     1.604    
    SLICE_X49Y120        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     1.520    L3Chksum0_reg[1]
  -------------------------------------------------------------------
                         required time                          1.520    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 sop_reg0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum0_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.114ns (6.822%)  route 1.557ns (93.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 1.493 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.649ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.597ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         2.123    -0.435    SysClk
    SLICE_X50Y121        FDRE                                         r  sop_reg0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114    -0.321 r  sop_reg0_reg/Q
                         net (fo=16, routed)          1.557     1.236    sop_reg0
    SLICE_X49Y120        FDRE                                         r  L3Chksum0_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.881     1.493    SysClk
    SLICE_X49Y120        FDRE                                         r  L3Chksum0_reg[9]/C
                         clock pessimism              0.166     1.659    
                         clock uncertainty           -0.056     1.604    
    SLICE_X49Y120        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     1.520    L3Chksum0_reg[9]
  -------------------------------------------------------------------
                         required time                          1.520    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 sop_reg0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.114ns (7.461%)  route 1.414ns (92.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 1.460 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.649ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.597ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         2.123    -0.435    SysClk
    SLICE_X50Y121        FDRE                                         r  sop_reg0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114    -0.321 r  sop_reg0_reg/Q
                         net (fo=16, routed)          1.414     1.093    sop_reg0
    SLICE_X49Y118        FDRE                                         r  L3Chksum0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.848     1.460    SysClk
    SLICE_X49Y118        FDRE                                         r  L3Chksum0_reg[4]/C
                         clock pessimism              0.104     1.564    
                         clock uncertainty           -0.056     1.508    
    SLICE_X49Y118        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     1.425    L3Chksum0_reg[4]
  -------------------------------------------------------------------
                         required time                          1.425    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 sop_reg0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum0_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.114ns (7.461%)  route 1.414ns (92.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 1.460 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.649ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.597ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         2.123    -0.435    SysClk
    SLICE_X50Y121        FDRE                                         r  sop_reg0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114    -0.321 r  sop_reg0_reg/Q
                         net (fo=16, routed)          1.414     1.093    sop_reg0
    SLICE_X49Y118        FDRE                                         r  L3Chksum0_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.848     1.460    SysClk
    SLICE_X49Y118        FDRE                                         r  L3Chksum0_reg[6]/C
                         clock pessimism              0.104     1.564    
                         clock uncertainty           -0.056     1.508    
    SLICE_X49Y118        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     1.425    L3Chksum0_reg[6]
  -------------------------------------------------------------------
                         required time                          1.425    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 L3ChksumPartial_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.726ns (43.894%)  route 0.928ns (56.106%))
  Logic Levels:           4  (CARRY8=3 LUT3=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.731ns = ( 1.491 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.147ns (routing 0.649ns, distribution 1.498ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.597ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         2.147    -0.411    SysClk
    SLICE_X53Y124        FDRE                                         r  L3ChksumPartial_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.296 r  L3ChksumPartial_reg[0]/Q
                         net (fo=4, routed)           0.531     0.235    L3ChksumPartial_reg_n_0_[0]
    SLICE_X49Y125        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.364     0.599 r  L3ChksumFinal_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027     0.626    L3ChksumFinal_reg[7]_i_2_n_0
    SLICE_X49Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     0.645 r  L3ChksumFinal_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027     0.672    L3ChksumFinal_reg[15]_i_2_n_0
    SLICE_X49Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.096     0.768 r  L3ChksumFinal_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.317     1.085    L3ChksumFinal_reg[15]_i_3_n_7
    SLICE_X49Y127        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     1.217 r  L3ChksumFinal[10]_i_1/O
                         net (fo=1, routed)           0.026     1.243    L3ChksumFinal[10]_i_1_n_0
    SLICE_X49Y127        FDRE                                         r  L3ChksumFinal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.879     1.491    SysClk
    SLICE_X49Y127        FDRE                                         r  L3ChksumFinal_reg[10]/C
                         clock pessimism              0.166     1.657    
                         clock uncertainty           -0.056     1.601    
    SLICE_X49Y127        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     1.659    L3ChksumFinal_reg[10]
  -------------------------------------------------------------------
                         required time                          1.659    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 L3Chksum0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.787ns (49.716%)  route 0.796ns (50.284%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 1.460 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.649ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.597ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         2.123    -0.435    SysClk
    SLICE_X50Y122        FDRE                                         r  L3Chksum0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.320 r  L3Chksum0_reg[8]/Q
                         net (fo=5, routed)           0.308    -0.012    L3Chksum0[8]
    SLICE_X49Y123        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     0.119 r  L3Chksum0[15]_i_20/O
                         net (fo=1, routed)           0.000     0.119    L3Chksum0[15]_i_20_n_0
    SLICE_X49Y123        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     0.523 r  L3Chksum0_reg[15]_i_4/CO[7]
                         net (fo=1, routed)           0.027     0.550    L3Chksum0_reg[15]_i_4_n_0
    SLICE_X49Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.096     0.646 r  L3Chksum0_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.439     1.085    p_0_in[16]
    SLICE_X49Y118        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     1.126 r  L3Chksum0[6]_i_1/O
                         net (fo=1, routed)           0.022     1.148    Add1Comp_return[6]
    SLICE_X49Y118        FDRE                                         r  L3Chksum0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.848     1.460    SysClk
    SLICE_X49Y118        FDRE                                         r  L3Chksum0_reg[6]/C
                         clock pessimism              0.104     1.564    
                         clock uncertainty           -0.056     1.508    
    SLICE_X49Y118        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     1.567    L3Chksum0_reg[6]
  -------------------------------------------------------------------
                         required time                          1.567    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 L3Chksum2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.768ns (48.302%)  route 0.822ns (51.698%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 1.474 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.129ns (routing 0.649ns, distribution 1.480ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.597ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         2.129    -0.429    SysClk
    SLICE_X52Y121        FDRE                                         r  L3Chksum2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.315 r  L3Chksum2_reg[11]/Q
                         net (fo=5, routed)           0.396     0.081    L3Chksum2[11]
    SLICE_X50Y120        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     0.199 r  L3Chksum2[15]_i_17/O
                         net (fo=1, routed)           0.000     0.199    L3Chksum2[15]_i_17_n_0
    SLICE_X50Y120        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.324     0.523 r  L3Chksum2_reg[15]_i_4/CO[7]
                         net (fo=1, routed)           0.027     0.550    L3Chksum2_reg[15]_i_4_n_0
    SLICE_X50Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.096     0.646 r  L3Chksum2_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.372     1.018    p_0_in1_out[16]
    SLICE_X51Y118        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     1.134 r  L3Chksum2[2]_i_1/O
                         net (fo=1, routed)           0.027     1.161    L3Chksum2[2]_i_1_n_0
    SLICE_X51Y118        FDRE                                         r  L3Chksum2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.862     1.474    SysClk
    SLICE_X51Y118        FDRE                                         r  L3Chksum2_reg[2]/C
                         clock pessimism              0.104     1.578    
                         clock uncertainty           -0.056     1.522    
    SLICE_X51Y118        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     1.582    L3Chksum2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.582    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 L3Chksum0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.786ns (49.715%)  route 0.795ns (50.285%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 1.460 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.649ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.597ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         2.123    -0.435    SysClk
    SLICE_X50Y122        FDRE                                         r  L3Chksum0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.320 r  L3Chksum0_reg[8]/Q
                         net (fo=5, routed)           0.308    -0.012    L3Chksum0[8]
    SLICE_X49Y123        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     0.119 r  L3Chksum0[15]_i_20/O
                         net (fo=1, routed)           0.000     0.119    L3Chksum0[15]_i_20_n_0
    SLICE_X49Y123        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     0.523 r  L3Chksum0_reg[15]_i_4/CO[7]
                         net (fo=1, routed)           0.027     0.550    L3Chksum0_reg[15]_i_4_n_0
    SLICE_X49Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.096     0.646 r  L3Chksum0_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.437     1.083    p_0_in[16]
    SLICE_X49Y118        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.040     1.123 r  L3Chksum0[4]_i_1/O
                         net (fo=1, routed)           0.023     1.146    Add1Comp_return[4]
    SLICE_X49Y118        FDRE                                         r  L3Chksum0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.848     1.460    SysClk
    SLICE_X49Y118        FDRE                                         r  L3Chksum0_reg[4]/C
                         clock pessimism              0.104     1.564    
                         clock uncertainty           -0.056     1.508    
    SLICE_X49Y118        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     1.568    L3Chksum0_reg[4]
  -------------------------------------------------------------------
                         required time                          1.568    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 L3ChksumPartial_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.797ns (47.983%)  route 0.864ns (52.017%))
  Logic Levels:           3  (CARRY8=2 LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.717ns = ( 1.505 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.147ns (routing 0.649ns, distribution 1.498ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.597ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         2.147    -0.411    SysClk
    SLICE_X53Y124        FDRE                                         r  L3ChksumPartial_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.296 r  L3ChksumPartial_reg[0]/Q
                         net (fo=4, routed)           0.531     0.235    L3ChksumPartial_reg_n_0_[0]
    SLICE_X49Y125        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.364     0.599 r  L3ChksumFinal_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027     0.626    L3ChksumFinal_reg[7]_i_2_n_0
    SLICE_X49Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     0.812 f  L3ChksumFinal_reg[15]_i_2/O[7]
                         net (fo=1, routed)           0.280     1.092    L3ChksumFinal_reg[15]_i_2_n_8
    SLICE_X51Y128        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     1.224 r  L3ChksumFinal[15]_i_1/O
                         net (fo=1, routed)           0.026     1.250    L3ChksumFinal[15]_i_1_n_0
    SLICE_X51Y128        FDRE                                         r  L3ChksumFinal_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.893     1.505    SysClk
    SLICE_X51Y128        FDRE                                         r  L3ChksumFinal_reg[15]/C
                         clock pessimism              0.166     1.671    
                         clock uncertainty           -0.056     1.615    
    SLICE_X51Y128        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     1.673    L3ChksumFinal_reg[15]
  -------------------------------------------------------------------
                         required time                          1.673    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 sop_reg0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.114ns (7.485%)  route 1.409ns (92.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.730ns = ( 1.492 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.649ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.597ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         2.123    -0.435    SysClk
    SLICE_X50Y121        FDRE                                         r  sop_reg0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114    -0.321 r  sop_reg0_reg/Q
                         net (fo=16, routed)          1.409     1.088    sop_reg0
    SLICE_X49Y124        FDRE                                         r  L3Chksum0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.880     1.492    SysClk
    SLICE_X49Y124        FDRE                                         r  L3Chksum0_reg[0]/C
                         clock pessimism              0.166     1.658    
                         clock uncertainty           -0.056     1.603    
    SLICE_X49Y124        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     1.519    L3Chksum0_reg[0]
  -------------------------------------------------------------------
                         required time                          1.519    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  0.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 L3Chksum5_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum54_Partial_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.096ns (38.710%)  route 0.152ns (61.290%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.872ns (routing 0.278ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.309ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         0.872    -0.406    SysClk
    SLICE_X53Y118        FDRE                                         r  L3Chksum5_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048    -0.358 r  L3Chksum5_reg[13]/Q
                         net (fo=6, routed)           0.141    -0.217    L3Chksum5[13]
    SLICE_X54Y120        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015    -0.202 r  L3Chksum54_Partial[15]_i_4/O
                         net (fo=1, routed)           0.001    -0.201    L3Chksum54_Partial[15]_i_4_n_0
    SLICE_X54Y120        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.033    -0.168 r  L3Chksum54_Partial_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.010    -0.158    L3Chksum54_Partial0[13]
    SLICE_X54Y120        FDRE                                         r  L3Chksum54_Partial_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.060    -0.512    SysClk
    SLICE_X54Y120        FDRE                                         r  L3Chksum54_Partial_reg[13]/C
                         clock pessimism              0.263    -0.249    
    SLICE_X54Y120        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056    -0.193    L3Chksum54_Partial_reg[13]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 L3Chksum54_Partial_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum7654_Partial_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.096ns (36.364%)  route 0.168ns (63.636%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.515ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.866ns (routing 0.278ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.309ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         0.866    -0.412    SysClk
    SLICE_X54Y119        FDRE                                         r  L3Chksum54_Partial_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.363 r  L3Chksum54_Partial_reg[4]/Q
                         net (fo=1, routed)           0.157    -0.206    L3Chksum54_Partial[4]
    SLICE_X55Y124        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.015    -0.191 r  L3Chksum7654_Partial[7]_i_5/O
                         net (fo=1, routed)           0.001    -0.190    L3Chksum7654_Partial[7]_i_5_n_0
    SLICE_X55Y124        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032    -0.158 r  L3Chksum7654_Partial_reg[7]_i_1/O[4]
                         net (fo=1, routed)           0.010    -0.148    L3Chksum7654_Partial0[4]
    SLICE_X55Y124        FDRE                                         r  L3Chksum7654_Partial_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.057    -0.515    SysClk
    SLICE_X55Y124        FDRE                                         r  L3Chksum7654_Partial_reg[4]/C
                         clock pessimism              0.263    -0.252    
    SLICE_X55Y124        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056    -0.196    L3Chksum7654_Partial_reg[4]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 L3Chksum5_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum54_Partial_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.113ns (42.642%)  route 0.152ns (57.358%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.872ns (routing 0.278ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.309ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         0.872    -0.406    SysClk
    SLICE_X53Y118        FDRE                                         r  L3Chksum5_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048    -0.358 r  L3Chksum5_reg[13]/Q
                         net (fo=6, routed)           0.140    -0.218    L3Chksum5[13]
    SLICE_X54Y120        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[6])
                                                      0.065    -0.153 r  L3Chksum54_Partial_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.012    -0.141    L3Chksum54_Partial0[14]
    SLICE_X54Y120        FDRE                                         r  L3Chksum54_Partial_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.060    -0.512    SysClk
    SLICE_X54Y120        FDRE                                         r  L3Chksum54_Partial_reg[14]/C
                         clock pessimism              0.263    -0.249    
    SLICE_X54Y120        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056    -0.193    L3Chksum54_Partial_reg[14]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 L3Chksum7654_Partial_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumPartial_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.096ns (51.064%)  route 0.092ns (48.936%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      0.895ns (routing 0.278ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.309ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         0.895    -0.383    SysClk
    SLICE_X55Y124        FDRE                                         r  L3Chksum7654_Partial_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.334 r  L3Chksum7654_Partial_reg[4]/Q
                         net (fo=2, routed)           0.081    -0.253    L3Chksum7654_Partial[4]
    SLICE_X53Y124        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.015    -0.238 r  L3ChksumPartial[7]_i_5/O
                         net (fo=1, routed)           0.001    -0.237    L3ChksumPartial[7]_i_5_n_0
    SLICE_X53Y124        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032    -0.205 r  L3ChksumPartial_reg[7]_i_1/O[4]
                         net (fo=1, routed)           0.010    -0.195    L3ChksumPartial_reg[7]_i_1_n_11
    SLICE_X53Y124        FDRE                                         r  L3ChksumPartial_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.061    -0.511    SysClk
    SLICE_X53Y124        FDRE                                         r  L3ChksumPartial_reg[4]/C
                         clock pessimism              0.206    -0.305    
    SLICE_X53Y124        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056    -0.249    L3ChksumPartial_reg[4]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 L3Chksum54_Partial_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum7654_Partial_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.096ns (35.556%)  route 0.174ns (64.444%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.515ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.866ns (routing 0.278ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.309ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         0.866    -0.412    SysClk
    SLICE_X54Y119        FDRE                                         r  L3Chksum54_Partial_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.364 r  L3Chksum54_Partial_reg[7]/Q
                         net (fo=1, routed)           0.160    -0.204    L3Chksum54_Partial[7]
    SLICE_X55Y124        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.016    -0.188 r  L3Chksum7654_Partial[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.188    L3Chksum7654_Partial[7]_i_2_n_0
    SLICE_X55Y124        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.032    -0.156 r  L3Chksum7654_Partial_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.014    -0.142    L3Chksum7654_Partial0[7]
    SLICE_X55Y124        FDRE                                         r  L3Chksum7654_Partial_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.057    -0.515    SysClk
    SLICE_X55Y124        FDRE                                         r  L3Chksum7654_Partial_reg[7]/C
                         clock pessimism              0.263    -0.252    
    SLICE_X55Y124        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056    -0.196    L3Chksum7654_Partial_reg[7]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 L3Chksum54_Partial_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum7654_Partial_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.098ns (36.296%)  route 0.172ns (63.704%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.515ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.866ns (routing 0.278ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.309ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         0.866    -0.412    SysClk
    SLICE_X54Y119        FDRE                                         r  L3Chksum54_Partial_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.363 r  L3Chksum54_Partial_reg[5]/Q
                         net (fo=1, routed)           0.161    -0.202    L3Chksum54_Partial[5]
    SLICE_X55Y124        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.016    -0.186 r  L3Chksum7654_Partial[7]_i_4/O
                         net (fo=1, routed)           0.001    -0.185    L3Chksum7654_Partial[7]_i_4_n_0
    SLICE_X55Y124        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033    -0.152 r  L3Chksum7654_Partial_reg[7]_i_1/O[5]
                         net (fo=1, routed)           0.010    -0.142    L3Chksum7654_Partial0[5]
    SLICE_X55Y124        FDRE                                         r  L3Chksum7654_Partial_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.057    -0.515    SysClk
    SLICE_X55Y124        FDRE                                         r  L3Chksum7654_Partial_reg[5]/C
                         clock pessimism              0.263    -0.252    
    SLICE_X55Y124        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056    -0.196    L3Chksum7654_Partial_reg[5]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 L3Chksum7654_Partial_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumPartial_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.096ns (50.526%)  route 0.094ns (49.474%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      0.896ns (routing 0.278ns, distribution 0.618ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.309ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         0.896    -0.382    SysClk
    SLICE_X55Y124        FDRE                                         r  L3Chksum7654_Partial_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048    -0.334 r  L3Chksum7654_Partial_reg[2]/Q
                         net (fo=2, routed)           0.080    -0.254    L3Chksum7654_Partial[2]
    SLICE_X53Y124        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.015    -0.239 r  L3ChksumPartial[7]_i_7/O
                         net (fo=1, routed)           0.000    -0.239    L3ChksumPartial[7]_i_7_n_0
    SLICE_X53Y124        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.033    -0.206 r  L3ChksumPartial_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.014    -0.192    L3ChksumPartial_reg[7]_i_1_n_13
    SLICE_X53Y124        FDRE                                         r  L3ChksumPartial_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.063    -0.509    SysClk
    SLICE_X53Y124        FDRE                                         r  L3ChksumPartial_reg[2]/C
                         clock pessimism              0.206    -0.303    
    SLICE_X53Y124        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056    -0.247    L3ChksumPartial_reg[2]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 L3Chksum0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum10_Partial_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.113ns (39.649%)  route 0.172ns (60.351%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.857ns (routing 0.278ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.309ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         0.857    -0.421    SysClk
    SLICE_X49Y118        FDRE                                         r  L3Chksum0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.372 r  L3Chksum0_reg[6]/Q
                         net (fo=5, routed)           0.159    -0.213    L3Chksum0[6]
    SLICE_X50Y123        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.030    -0.183 r  L3Chksum10_Partial[7]_i_3/O
                         net (fo=1, routed)           0.001    -0.182    L3Chksum10_Partial[7]_i_3_n_0
    SLICE_X50Y123        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.034    -0.148 r  L3Chksum10_Partial_reg[7]_i_1/O[6]
                         net (fo=1, routed)           0.012    -0.136    L3Chksum10_Partial0[6]
    SLICE_X50Y123        FDRE                                         r  L3Chksum10_Partial_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.060    -0.512    SysClk
    SLICE_X50Y123        FDRE                                         r  L3Chksum10_Partial_reg[6]/C
                         clock pessimism              0.263    -0.249    
    SLICE_X50Y123        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.193    L3Chksum10_Partial_reg[6]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 L3Chksum7654_Partial_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumPartial_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.096ns (51.064%)  route 0.092ns (48.936%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.519ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      0.895ns (routing 0.278ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.309ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         0.895    -0.383    SysClk
    SLICE_X55Y125        FDRE                                         r  L3Chksum7654_Partial_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y125        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.334 r  L3Chksum7654_Partial_reg[12]/Q
                         net (fo=2, routed)           0.081    -0.253    L3Chksum7654_Partial[12]
    SLICE_X53Y125        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.015    -0.238 r  L3ChksumPartial[15]_i_5/O
                         net (fo=1, routed)           0.001    -0.237    L3ChksumPartial[15]_i_5_n_0
    SLICE_X53Y125        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032    -0.205 r  L3ChksumPartial_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.010    -0.195    L3ChksumPartial_reg[15]_i_1_n_11
    SLICE_X53Y125        FDRE                                         r  L3ChksumPartial_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.053    -0.519    SysClk
    SLICE_X53Y125        FDRE                                         r  L3ChksumPartial_reg[12]/C
                         clock pessimism              0.206    -0.313    
    SLICE_X53Y125        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056    -0.257    L3ChksumPartial_reg[12]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 L3Chksum5_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum54_Partial_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.112ns (39.716%)  route 0.170ns (60.284%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.865ns (routing 0.278ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.309ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         0.865    -0.413    SysClk
    SLICE_X52Y118        FDRE                                         r  L3Chksum5_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.364 r  L3Chksum5_reg[15]/Q
                         net (fo=5, routed)           0.156    -0.208    L3Chksum5[15]
    SLICE_X54Y120        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.031    -0.177 r  L3Chksum54_Partial[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.177    L3Chksum54_Partial[15]_i_2_n_0
    SLICE_X54Y120        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.032    -0.145 r  L3Chksum54_Partial_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.014    -0.131    L3Chksum54_Partial0[15]
    SLICE_X54Y120        FDRE                                         r  L3Chksum54_Partial_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.060    -0.512    SysClk
    SLICE_X54Y120        FDRE                                         r  L3Chksum54_Partial_reg[15]/C
                         clock pessimism              0.263    -0.249    
    SLICE_X54Y120        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.193    L3Chksum54_Partial_reg[15]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_450_clk_gen
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         2.222       0.843      BUFGCE_X1Y0      clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     SRL16E/CLK          n/a            1.116         2.222       1.106      SLICE_X50Y131    cksum_valid_1_reg_srl5/CLK
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         2.222       1.151      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X49Y124    L3Chksum0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X50Y122    L3Chksum0_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X50Y122    L3Chksum0_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X50Y122    L3Chksum0_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X50Y122    L3Chksum0_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X50Y122    L3Chksum0_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X49Y124    L3Chksum0_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.558         1.111       0.553      SLICE_X50Y131    cksum_valid_1_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.558         1.111       0.553      SLICE_X50Y131    cksum_valid_1_reg_srl5/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X49Y124    L3Chksum0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X49Y124    L3Chksum0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X50Y122    L3Chksum0_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X50Y122    L3Chksum0_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X50Y122    L3Chksum0_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X50Y122    L3Chksum0_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X50Y122    L3Chksum0_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X50Y122    L3Chksum0_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         1.111       0.553      SLICE_X50Y131    cksum_valid_1_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.558         1.111       0.553      SLICE_X50Y131    cksum_valid_1_reg_srl5/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X49Y124    L3Chksum0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X49Y124    L3Chksum0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X50Y122    L3Chksum0_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X50Y122    L3Chksum0_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X50Y122    L3Chksum0_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X50Y122    L3Chksum0_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X50Y122    L3Chksum0_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X50Y122    L3Chksum0_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_inst/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         10.000      8.621      BUFGCE_X1Y1      clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKFBIN



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_450_clk_gen
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L3ChksumFinal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.701ns  (logic 1.359ns (36.727%)  route 2.342ns (63.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.117ns (routing 0.649ns, distribution 1.468ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         2.117    -0.441    SysClk
    SLICE_X49Y128        FDRE                                         r  L3ChksumFinal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.326 r  L3ChksumFinal_reg[8]/Q
                         net (fo=1, routed)           2.342     2.016    L3ChksumFinal_OBUF[8]
    AN9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.244     3.260 r  L3ChksumFinal_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.260    L3ChksumFinal[8]
    AN9                                                               r  L3ChksumFinal[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.627ns  (logic 1.291ns (35.599%)  route 2.336ns (64.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.145ns (routing 0.649ns, distribution 1.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         2.145    -0.413    SysClk
    SLICE_X51Y128        FDRE                                         r  L3ChksumFinal_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113    -0.300 r  L3ChksumFinal_reg[15]/Q
                         net (fo=1, routed)           2.336     2.036    L3ChksumFinal_OBUF[15]
    AD8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.178     3.214 r  L3ChksumFinal_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.214    L3ChksumFinal[15]
    AD8                                                               r  L3ChksumFinal[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.622ns  (logic 1.355ns (37.415%)  route 2.267ns (62.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.117ns (routing 0.649ns, distribution 1.468ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         2.117    -0.441    SysClk
    SLICE_X49Y128        FDRE                                         r  L3ChksumFinal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113    -0.328 r  L3ChksumFinal_reg[9]/Q
                         net (fo=1, routed)           2.267     1.939    L3ChksumFinal_OBUF[9]
    AP9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.242     3.181 r  L3ChksumFinal_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.181    L3ChksumFinal[9]
    AP9                                                               r  L3ChksumFinal[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.572ns  (logic 1.350ns (37.797%)  route 2.222ns (62.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.145ns (routing 0.649ns, distribution 1.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         2.145    -0.413    SysClk
    SLICE_X51Y128        FDRE                                         r  L3ChksumFinal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.299 r  L3ChksumFinal_reg[1]/Q
                         net (fo=1, routed)           2.222     1.923    L3ChksumFinal_OBUF[1]
    AL8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.236     3.159 r  L3ChksumFinal_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.159    L3ChksumFinal[1]
    AL8                                                               r  L3ChksumFinal[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.561ns  (logic 1.341ns (37.652%)  route 2.220ns (62.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.117ns (routing 0.649ns, distribution 1.468ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         2.117    -0.441    SysClk
    SLICE_X49Y127        FDRE                                         r  L3ChksumFinal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y127        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.327 r  L3ChksumFinal_reg[6]/Q
                         net (fo=1, routed)           2.220     1.893    L3ChksumFinal_OBUF[6]
    AK10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.227     3.119 r  L3ChksumFinal_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.119    L3ChksumFinal[6]
    AK10                                                              r  L3ChksumFinal[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cksum_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            cksum_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.557ns  (logic 1.293ns (36.358%)  route 2.264ns (63.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.120ns (routing 0.649ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         2.120    -0.438    SysClk
    SLICE_X50Y131        FDRE                                         r  cksum_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.323 r  cksum_valid_reg/Q
                         net (fo=1, routed)           2.264     1.941    cksum_valid_OBUF
    AD10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.178     3.119 r  cksum_valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.119    cksum_valid
    AD10                                                              r  cksum_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.560ns  (logic 1.320ns (37.076%)  route 2.240ns (62.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.112ns (routing 0.649ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         2.112    -0.446    SysClk
    SLICE_X49Y127        FDRE                                         r  L3ChksumFinal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y127        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114    -0.332 r  L3ChksumFinal_reg[13]/Q
                         net (fo=1, routed)           2.240     1.908    L3ChksumFinal_OBUF[13]
    AH8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.206     3.114 r  L3ChksumFinal_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.114    L3ChksumFinal[13]
    AH8                                                               r  L3ChksumFinal[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.555ns  (logic 1.312ns (36.902%)  route 2.243ns (63.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.113ns (routing 0.649ns, distribution 1.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         2.113    -0.445    SysClk
    SLICE_X49Y124        FDRE                                         r  L3ChksumFinal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114    -0.331 r  L3ChksumFinal_reg[12]/Q
                         net (fo=1, routed)           2.243     1.912    L3ChksumFinal_OBUF[12]
    AH9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.198     3.109 r  L3ChksumFinal_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.109    L3ChksumFinal[12]
    AH9                                                               r  L3ChksumFinal[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.546ns  (logic 1.341ns (37.826%)  route 2.205ns (62.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.112ns (routing 0.649ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         2.112    -0.446    SysClk
    SLICE_X49Y127        FDRE                                         r  L3ChksumFinal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y127        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114    -0.332 r  L3ChksumFinal_reg[2]/Q
                         net (fo=1, routed)           2.205     1.873    L3ChksumFinal_OBUF[2]
    AJ9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.227     3.100 r  L3ChksumFinal_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.100    L3ChksumFinal[2]
    AJ9                                                               r  L3ChksumFinal[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.505ns  (logic 1.340ns (38.228%)  route 2.165ns (61.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.117ns (routing 0.649ns, distribution 1.468ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         2.117    -0.441    SysClk
    SLICE_X49Y128        FDRE                                         r  L3ChksumFinal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.327 r  L3ChksumFinal_reg[11]/Q
                         net (fo=1, routed)           2.165     1.838    L3ChksumFinal_OBUF[11]
    AM10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.226     3.064 r  L3ChksumFinal_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.064    L3ChksumFinal[11]
    AM10                                                              r  L3ChksumFinal[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L3ChksumFinal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.573ns  (logic 0.625ns (39.730%)  route 0.948ns (60.270%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.881ns (routing 0.278ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         0.881    -0.397    SysClk
    SLICE_X49Y128        FDRE                                         r  L3ChksumFinal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.349 r  L3ChksumFinal_reg[3]/Q
                         net (fo=1, routed)           0.948     0.599    L3ChksumFinal_OBUF[3]
    AJ8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.577     1.176 r  L3ChksumFinal_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.176    L3ChksumFinal[3]
    AJ8                                                               r  L3ChksumFinal[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 0.651ns (40.840%)  route 0.943ns (59.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.881ns (routing 0.278ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         0.881    -0.397    SysClk
    SLICE_X49Y121        FDRE                                         r  L3ChksumFinal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.348 r  L3ChksumFinal_reg[5]/Q
                         net (fo=1, routed)           0.943     0.595    L3ChksumFinal_OBUF[5]
    AP8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.602     1.197 r  L3ChksumFinal_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.197    L3ChksumFinal[5]
    AP8                                                               r  L3ChksumFinal[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 0.576ns (36.097%)  route 1.020ns (63.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.879ns (routing 0.278ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         0.879    -0.399    SysClk
    SLICE_X49Y127        FDRE                                         r  L3ChksumFinal_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y127        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.350 r  L3ChksumFinal_reg[14]/Q
                         net (fo=1, routed)           1.020     0.670    L3ChksumFinal_OBUF[14]
    AD9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.527     1.197 r  L3ChksumFinal_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.197    L3ChksumFinal[14]
    AD9                                                               r  L3ChksumFinal[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 0.595ns (37.133%)  route 1.008ns (62.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.880ns (routing 0.278ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         0.880    -0.398    SysClk
    SLICE_X49Y124        FDRE                                         r  L3ChksumFinal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.349 r  L3ChksumFinal_reg[12]/Q
                         net (fo=1, routed)           1.008     0.659    L3ChksumFinal_OBUF[12]
    AH9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.546     1.205 r  L3ChksumFinal_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.205    L3ChksumFinal[12]
    AH9                                                               r  L3ChksumFinal[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.607ns  (logic 0.602ns (37.476%)  route 1.005ns (62.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.879ns (routing 0.278ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         0.879    -0.399    SysClk
    SLICE_X49Y127        FDRE                                         r  L3ChksumFinal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y127        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048    -0.351 r  L3ChksumFinal_reg[13]/Q
                         net (fo=1, routed)           1.005     0.654    L3ChksumFinal_OBUF[13]
    AH8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.554     1.208 r  L3ChksumFinal_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.208    L3ChksumFinal[13]
    AH8                                                               r  L3ChksumFinal[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.597ns  (logic 0.625ns (39.129%)  route 0.972ns (60.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.890ns (routing 0.278ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         0.890    -0.388    SysClk
    SLICE_X51Y128        FDRE                                         r  L3ChksumFinal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.339 r  L3ChksumFinal_reg[0]/Q
                         net (fo=1, routed)           0.972     0.633    L3ChksumFinal_OBUF[0]
    AK8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.576     1.209 r  L3ChksumFinal_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.209    L3ChksumFinal[0]
    AK8                                                               r  L3ChksumFinal[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.610ns  (logic 0.640ns (39.743%)  route 0.970ns (60.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.881ns (routing 0.278ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         0.881    -0.397    SysClk
    SLICE_X49Y121        FDRE                                         r  L3ChksumFinal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.348 r  L3ChksumFinal_reg[4]/Q
                         net (fo=1, routed)           0.970     0.622    L3ChksumFinal_OBUF[4]
    AN8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.591     1.212 r  L3ChksumFinal_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.212    L3ChksumFinal[4]
    AN8                                                               r  L3ChksumFinal[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.611ns  (logic 0.624ns (38.738%)  route 0.987ns (61.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.881ns (routing 0.278ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         0.881    -0.397    SysClk
    SLICE_X49Y127        FDRE                                         r  L3ChksumFinal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y127        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.348 r  L3ChksumFinal_reg[7]/Q
                         net (fo=1, routed)           0.987     0.639    L3ChksumFinal_OBUF[7]
    AL9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.575     1.214 r  L3ChksumFinal_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.214    L3ChksumFinal[7]
    AL9                                                               r  L3ChksumFinal[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.618ns  (logic 0.623ns (38.510%)  route 0.995ns (61.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.881ns (routing 0.278ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         0.881    -0.397    SysClk
    SLICE_X49Y128        FDRE                                         r  L3ChksumFinal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.348 r  L3ChksumFinal_reg[11]/Q
                         net (fo=1, routed)           0.995     0.647    L3ChksumFinal_OBUF[11]
    AM10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.574     1.221 r  L3ChksumFinal_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.221    L3ChksumFinal[11]
    AM10                                                              r  L3ChksumFinal[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.619ns  (logic 0.624ns (38.529%)  route 0.995ns (61.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.881ns (routing 0.278ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         0.881    -0.397    SysClk
    SLICE_X49Y127        FDRE                                         r  L3ChksumFinal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y127        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049    -0.348 r  L3ChksumFinal_reg[10]/Q
                         net (fo=1, routed)           0.995     0.647    L3ChksumFinal_OBUF[10]
    AL10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.575     1.221 r  L3ChksumFinal_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.221    L3ChksumFinal[10]
    AL10                                                              r  L3ChksumFinal[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_450_clk_gen

Max Delay           137 Endpoints
Min Delay           137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L3LaneEn[6]
                            (input port)
  Destination:            L3LaneEn_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.694ns  (logic 0.800ns (21.660%)  route 2.894ns (78.340%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.878ns (routing 0.597ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM12                                              0.000     0.000 r  L3LaneEn[6] (IN)
                         net (fo=0)                   0.000     0.000    L3LaneEn_IBUF[6]_inst/I
    AM12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.757     0.757 r  L3LaneEn_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.849    L3LaneEn_IBUF[6]_inst/OUT
    AM12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.892 r  L3LaneEn_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.802     3.694    L3LaneEn_IBUF[6]
    SLICE_X50Y130        FDRE                                         r  L3LaneEn_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.878    -0.732    SysClk
    SLICE_X50Y130        FDRE                                         r  L3LaneEn_reg_reg[6]/C

Slack:                    inf
  Source:                 L3LaneEn[0]
                            (input port)
  Destination:            L3LaneEn_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.663ns  (logic 0.760ns (20.748%)  route 2.903ns (79.252%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.878ns (routing 0.597ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE13                                              0.000     0.000 r  L3LaneEn[0] (IN)
                         net (fo=0)                   0.000     0.000    L3LaneEn_IBUF[0]_inst/I
    AE13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.717     0.717 r  L3LaneEn_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.809    L3LaneEn_IBUF[0]_inst/OUT
    AE13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.852 r  L3LaneEn_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.811     3.663    L3LaneEn_IBUF[0]
    SLICE_X50Y130        FDRE                                         r  L3LaneEn_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.878    -0.732    SysClk
    SLICE_X50Y130        FDRE                                         r  L3LaneEn_reg_reg[0]/C

Slack:                    inf
  Source:                 L3LaneEn[3]
                            (input port)
  Destination:            L3LaneEn_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.641ns  (logic 0.788ns (21.643%)  route 2.853ns (78.357%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.878ns (routing 0.597ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL13                                              0.000     0.000 r  L3LaneEn[3] (IN)
                         net (fo=0)                   0.000     0.000    L3LaneEn_IBUF[3]_inst/I
    AL13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.745     0.745 r  L3LaneEn_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.837    L3LaneEn_IBUF[3]_inst/OUT
    AL13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.880 r  L3LaneEn_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.761     3.641    L3LaneEn_IBUF[3]
    SLICE_X50Y130        FDRE                                         r  L3LaneEn_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.878    -0.732    SysClk
    SLICE_X50Y130        FDRE                                         r  L3LaneEn_reg_reg[3]/C

Slack:                    inf
  Source:                 L3PktData2[6]
                            (input port)
  Destination:            L3PktData2_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.592ns  (logic 0.863ns (24.035%)  route 2.729ns (75.965%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.844ns (routing 0.597ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P26                                               0.000     0.000 r  L3PktData2[6] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData2_IBUF[6]_inst/I
    P26                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.820     0.820 r  L3PktData2_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.912    L3PktData2_IBUF[6]_inst/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.955 r  L3PktData2_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.637     3.592    L3PktData2_IBUF[6]
    SLICE_X50Y117        FDRE                                         r  L3PktData2_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.844    -0.766    SysClk
    SLICE_X50Y117        FDRE                                         r  L3PktData2_reg_reg[6]/C

Slack:                    inf
  Source:                 L3LaneEn[5]
                            (input port)
  Destination:            L3LaneEn_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.576ns  (logic 0.778ns (21.746%)  route 2.798ns (78.254%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.878ns (routing 0.597ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL12                                              0.000     0.000 r  L3LaneEn[5] (IN)
                         net (fo=0)                   0.000     0.000    L3LaneEn_IBUF[5]_inst/I
    AL12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.735     0.735 r  L3LaneEn_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.827    L3LaneEn_IBUF[5]_inst/OUT
    AL12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.870 r  L3LaneEn_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.706     3.576    L3LaneEn_IBUF[5]
    SLICE_X49Y124        FDRE                                         r  L3LaneEn_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.878    -0.732    SysClk
    SLICE_X49Y124        FDRE                                         r  L3LaneEn_reg_reg[5]/C

Slack:                    inf
  Source:                 L3PktData2[9]
                            (input port)
  Destination:            L3PktData2_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.573ns  (logic 0.845ns (23.654%)  route 2.728ns (76.346%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.880ns (routing 0.597ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M24                                               0.000     0.000 r  L3PktData2[9] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData2_IBUF[9]_inst/I
    M24                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.802     0.802 r  L3PktData2_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.894    L3PktData2_IBUF[9]_inst/OUT
    M24                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.937 r  L3PktData2_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.636     3.573    L3PktData2_IBUF[9]
    SLICE_X50Y121        FDRE                                         r  L3PktData2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.880    -0.730    SysClk
    SLICE_X50Y121        FDRE                                         r  L3PktData2_reg_reg[9]/C

Slack:                    inf
  Source:                 L3LaneEn[7]
                            (input port)
  Destination:            L3LaneEn_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.545ns  (logic 0.802ns (22.633%)  route 2.743ns (77.367%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.878ns (routing 0.597ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  L3LaneEn[7] (IN)
                         net (fo=0)                   0.000     0.000    L3LaneEn_IBUF[7]_inst/I
    AN12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.759     0.759 r  L3LaneEn_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.851    L3LaneEn_IBUF[7]_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.894 r  L3LaneEn_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.651     3.545    L3LaneEn_IBUF[7]
    SLICE_X50Y130        FDRE                                         r  L3LaneEn_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.878    -0.732    SysClk
    SLICE_X50Y130        FDRE                                         r  L3LaneEn_reg_reg[7]/C

Slack:                    inf
  Source:                 L3PktData2[8]
                            (input port)
  Destination:            L3PktData2_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.539ns  (logic 0.843ns (23.817%)  route 2.696ns (76.183%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.882ns (routing 0.597ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N24                                               0.000     0.000 r  L3PktData2[8] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData2_IBUF[8]_inst/I
    N24                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.800     0.800 r  L3PktData2_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.892    L3PktData2_IBUF[8]_inst/OUT
    N24                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.935 r  L3PktData2_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.604     3.539    L3PktData2_IBUF[8]
    SLICE_X50Y120        FDRE                                         r  L3PktData2_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.882    -0.728    SysClk
    SLICE_X50Y120        FDRE                                         r  L3PktData2_reg_reg[8]/C

Slack:                    inf
  Source:                 L3LaneEn[2]
                            (input port)
  Destination:            L3LaneEn_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.524ns  (logic 0.786ns (22.312%)  route 2.738ns (77.688%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.842ns (routing 0.597ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK13                                              0.000     0.000 r  L3LaneEn[2] (IN)
                         net (fo=0)                   0.000     0.000    L3LaneEn_IBUF[2]_inst/I
    AK13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.743     0.743 r  L3LaneEn_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.835    L3LaneEn_IBUF[2]_inst/OUT
    AK13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.878 r  L3LaneEn_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.646     3.524    L3LaneEn_IBUF[2]
    SLICE_X49Y114        FDRE                                         r  L3LaneEn_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.842    -0.768    SysClk
    SLICE_X49Y114        FDRE                                         r  L3LaneEn_reg_reg[2]/C

Slack:                    inf
  Source:                 SOP
                            (input port)
  Destination:            sop_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.509ns  (logic 0.789ns (22.474%)  route 2.720ns (77.526%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.844ns (routing 0.597ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM11                                              0.000     0.000 r  SOP (IN)
                         net (fo=0)                   0.000     0.000    SOP_IBUF_inst/I
    AM11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.746     0.746 r  SOP_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.838    SOP_IBUF_inst/OUT
    AM11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.881 r  SOP_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.628     3.509    SOP_IBUF
    SLICE_X50Y115        FDRE                                         r  sop_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.844    -0.766    SysClk
    SLICE_X50Y115        FDRE                                         r  sop_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L3PktData6[8]
                            (input port)
  Destination:            L3PktData6_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.237ns (29.502%)  route 0.566ns (70.498%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.058ns (routing 0.309ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B10                                               0.000     0.000 r  L3PktData6[8] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData6_IBUF[8]_inst/I
    B10                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.237     0.237 r  L3PktData6_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.264    L3PktData6_IBUF[8]_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.264 r  L3PktData6_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.539     0.803    L3PktData6_IBUF[8]
    SLICE_X54Y129        FDRE                                         r  L3PktData6_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.058    -0.514    SysClk
    SLICE_X54Y129        FDRE                                         r  L3PktData6_reg_reg[8]/C

Slack:                    inf
  Source:                 L3PktData6[9]
                            (input port)
  Destination:            L3PktData6_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.247ns (30.656%)  route 0.558ns (69.344%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.060ns (routing 0.309ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  L3PktData6[9] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData6_IBUF[9]_inst/I
    A10                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247     0.247 r  L3PktData6_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.274    L3PktData6_IBUF[9]_inst/OUT
    A10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.274 r  L3PktData6_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.531     0.805    L3PktData6_IBUF[9]
    SLICE_X53Y129        FDRE                                         r  L3PktData6_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.060    -0.512    SysClk
    SLICE_X53Y129        FDRE                                         r  L3PktData6_reg_reg[9]/C

Slack:                    inf
  Source:                 L3PktData6[0]
                            (input port)
  Destination:            L3PktData6_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.185ns (22.384%)  route 0.641ns (77.616%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.050ns (routing 0.309ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J9                                                0.000     0.000 r  L3PktData6[0] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData6_IBUF[0]_inst/I
    J9                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.185     0.185 r  L3PktData6_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.212    L3PktData6_IBUF[0]_inst/OUT
    J9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.212 r  L3PktData6_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.614     0.826    L3PktData6_IBUF[0]
    SLICE_X54Y128        FDRE                                         r  L3PktData6_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.050    -0.522    SysClk
    SLICE_X54Y128        FDRE                                         r  L3PktData6_reg_reg[0]/C

Slack:                    inf
  Source:                 L3PktData6[2]
                            (input port)
  Destination:            L3PktData6_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.189ns (22.355%)  route 0.656ns (77.645%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.050ns (routing 0.309ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  L3PktData6[2] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData6_IBUF[2]_inst/I
    L8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.189     0.189 r  L3PktData6_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.216    L3PktData6_IBUF[2]_inst/OUT
    L8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.216 r  L3PktData6_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.629     0.845    L3PktData6_IBUF[2]
    SLICE_X54Y128        FDRE                                         r  L3PktData6_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.050    -0.522    SysClk
    SLICE_X54Y128        FDRE                                         r  L3PktData6_reg_reg[2]/C

Slack:                    inf
  Source:                 L3PktData6[3]
                            (input port)
  Destination:            L3PktData6_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.187ns (22.135%)  route 0.658ns (77.865%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.053ns (routing 0.309ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 r  L3PktData6[3] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData6_IBUF[3]_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.187     0.187 r  L3PktData6_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.214    L3PktData6_IBUF[3]_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  L3PktData6_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.631     0.845    L3PktData6_IBUF[3]
    SLICE_X54Y128        FDRE                                         r  L3PktData6_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.053    -0.519    SysClk
    SLICE_X54Y128        FDRE                                         r  L3PktData6_reg_reg[3]/C

Slack:                    inf
  Source:                 L3PktData6[14]
                            (input port)
  Destination:            L3PktData6_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.223ns (26.187%)  route 0.628ns (73.813%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.061ns (routing 0.309ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F8                                                0.000     0.000 r  L3PktData6[14] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData6_IBUF[14]_inst/I
    F8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.223     0.223 r  L3PktData6_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.250    L3PktData6_IBUF[14]_inst/OUT
    F8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.250 r  L3PktData6_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.601     0.851    L3PktData6_IBUF[14]
    SLICE_X53Y126        FDRE                                         r  L3PktData6_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.061    -0.511    SysClk
    SLICE_X53Y126        FDRE                                         r  L3PktData6_reg_reg[14]/C

Slack:                    inf
  Source:                 L3PktData6[10]
                            (input port)
  Destination:            L3PktData6_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.224ns (26.095%)  route 0.635ns (73.905%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.058ns (routing 0.309ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 r  L3PktData6[10] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData6_IBUF[10]_inst/I
    D8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.224     0.224 r  L3PktData6_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.251    L3PktData6_IBUF[10]_inst/OUT
    D8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.251 r  L3PktData6_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.608     0.859    L3PktData6_IBUF[10]
    SLICE_X54Y129        FDRE                                         r  L3PktData6_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.058    -0.514    SysClk
    SLICE_X54Y129        FDRE                                         r  L3PktData6_reg_reg[10]/C

Slack:                    inf
  Source:                 L3PktData5[13]
                            (input port)
  Destination:            L3PktData5_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.174ns (20.165%)  route 0.687ns (79.835%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.042ns (routing 0.309ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J10                                               0.000     0.000 r  L3PktData5[13] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData5_IBUF[13]_inst/I
    J10                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.174     0.174 r  L3PktData5_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.201    L3PktData5_IBUF[13]_inst/OUT
    J10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.201 r  L3PktData5_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.660     0.861    L3PktData5_IBUF[13]
    SLICE_X49Y120        FDRE                                         r  L3PktData5_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.042    -0.530    SysClk
    SLICE_X49Y120        FDRE                                         r  L3PktData5_reg_reg[13]/C

Slack:                    inf
  Source:                 L3PktData6[6]
                            (input port)
  Destination:            L3PktData6_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.223ns (25.878%)  route 0.638ns (74.122%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.060ns (routing 0.309ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  L3PktData6[6] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData6_IBUF[6]_inst/I
    D9                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.223     0.223 r  L3PktData6_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.250    L3PktData6_IBUF[6]_inst/OUT
    D9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.250 r  L3PktData6_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.611     0.861    L3PktData6_IBUF[6]
    SLICE_X53Y129        FDRE                                         r  L3PktData6_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.060    -0.512    SysClk
    SLICE_X53Y129        FDRE                                         r  L3PktData6_reg_reg[6]/C

Slack:                    inf
  Source:                 L3PktData6[7]
                            (input port)
  Destination:            L3PktData6_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.223ns (25.681%)  route 0.644ns (74.319%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.060ns (routing 0.309ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  L3PktData6[7] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData6_IBUF[7]_inst/I
    C9                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.223     0.223 r  L3PktData6_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.250    L3PktData6_IBUF[7]_inst/OUT
    C9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.250 r  L3PktData6_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.617     0.867    L3PktData6_IBUF[7]
    SLICE_X53Y129        FDRE                                         r  L3PktData6_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=422, routed)         1.060    -0.512    SysClk
    SLICE_X53Y129        FDRE                                         r  L3PktData6_reg_reg[7]/C





