-- -------------------------------------------------------------
--
-- Module: rx_cic
-- Generated by MATLAB(R) 9.6 and Filter Design HDL Coder 3.1.5.
-- Generated on: 2019-11-02 11:53:23
-- -------------------------------------------------------------

-- -------------------------------------------------------------
-- HDL Code Generation Options:
--
-- TargetLanguage: VHDL
-- OptimizeForHDL: on
-- EDAScriptGeneration: off
-- Name: rx_cic
-- TestBenchName: rx_cic_tb
-- TestBenchStimulus: step ramp chirp noise 
-- GenerateHDLTestBench: off

-- -------------------------------------------------------------
-- HDL Implementation    : Fully parallel
-- -------------------------------------------------------------
-- Filter Settings:
--
-- Discrete-Time FIR Multirate Filter (real)
-- -----------------------------------------
-- Filter Structure    : Cascaded Integrator-Comb Decimator
-- Decimation Factor   : 256
-- Differential Delay  : 2
-- Number of Sections  : 5
-- Stable              : Yes
-- Linear Phase        : Yes (Type 2)
--
-- -------------------------------------------------------------



LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
USE IEEE.numeric_std.ALL;

ENTITY rx_cic IS
   PORT( clk                             :   IN    std_logic; 
         clk_enable                      :   IN    std_logic; 
         reset                           :   IN    std_logic; 
         filter_in                       :   IN    std_logic_vector(30 DOWNTO 0); -- sfix31_En30
         filter_out                      :   OUT   std_logic_vector(31 DOWNTO 0); -- sfix32_E14
         ce_out                          :   OUT   std_logic  
         );

END rx_cic;


----------------------------------------------------------------
--Module Architecture: rx_cic
----------------------------------------------------------------
ARCHITECTURE rtl OF rx_cic IS
  -- Local Functions
  -- Type Definitions
  TYPE vector_of_signed38               IS ARRAY (NATURAL RANGE <>) OF signed(37 DOWNTO 0);
  TYPE vector_of_signed37               IS ARRAY (NATURAL RANGE <>) OF signed(36 DOWNTO 0);
  TYPE vector_of_signed36               IS ARRAY (NATURAL RANGE <>) OF signed(35 DOWNTO 0);
  TYPE vector_of_signed35               IS ARRAY (NATURAL RANGE <>) OF signed(34 DOWNTO 0);
  -- Constants
  -- Signals
  SIGNAL cur_count                        : unsigned(7 DOWNTO 0); -- ufix8
  SIGNAL phase_1                          : std_logic; -- boolean
  SIGNAL ce_out_reg                       : std_logic; -- boolean
  --   
  SIGNAL input_register                   : signed(30 DOWNTO 0); -- sfix31_En30
  --   -- Section 1 Signals 
  SIGNAL section_in1                      : signed(30 DOWNTO 0); -- sfix31_En30
  SIGNAL section_cast1                    : signed(72 DOWNTO 0); -- sfix73_En27
  SIGNAL sum1                             : signed(72 DOWNTO 0); -- sfix73_En27
  SIGNAL section_out1                     : signed(72 DOWNTO 0); -- sfix73_En27
  SIGNAL add_cast                         : signed(72 DOWNTO 0); -- sfix73_En27
  SIGNAL add_cast_1                       : signed(72 DOWNTO 0); -- sfix73_En27
  SIGNAL add_temp                         : signed(73 DOWNTO 0); -- sfix74_En27
  --   -- Section 2 Signals 
  SIGNAL section_in2                      : signed(72 DOWNTO 0); -- sfix73_En27
  SIGNAL section_cast2                    : signed(69 DOWNTO 0); -- sfix70_En24
  SIGNAL sum2                             : signed(69 DOWNTO 0); -- sfix70_En24
  SIGNAL section_out2                     : signed(69 DOWNTO 0); -- sfix70_En24
  SIGNAL add_cast_2                       : signed(69 DOWNTO 0); -- sfix70_En24
  SIGNAL add_cast_3                       : signed(69 DOWNTO 0); -- sfix70_En24
  SIGNAL add_temp_1                       : signed(70 DOWNTO 0); -- sfix71_En24
  --   -- Section 3 Signals 
  SIGNAL section_in3                      : signed(69 DOWNTO 0); -- sfix70_En24
  SIGNAL section_cast3                    : signed(56 DOWNTO 0); -- sfix57_En11
  SIGNAL sum3                             : signed(56 DOWNTO 0); -- sfix57_En11
  SIGNAL section_out3                     : signed(56 DOWNTO 0); -- sfix57_En11
  SIGNAL add_cast_4                       : signed(56 DOWNTO 0); -- sfix57_En11
  SIGNAL add_cast_5                       : signed(56 DOWNTO 0); -- sfix57_En11
  SIGNAL add_temp_2                       : signed(57 DOWNTO 0); -- sfix58_En11
  --   -- Section 4 Signals 
  SIGNAL section_in4                      : signed(56 DOWNTO 0); -- sfix57_En11
  SIGNAL section_cast4                    : signed(48 DOWNTO 0); -- sfix49_En3
  SIGNAL sum4                             : signed(48 DOWNTO 0); -- sfix49_En3
  SIGNAL section_out4                     : signed(48 DOWNTO 0); -- sfix49_En3
  SIGNAL add_cast_6                       : signed(48 DOWNTO 0); -- sfix49_En3
  SIGNAL add_cast_7                       : signed(48 DOWNTO 0); -- sfix49_En3
  SIGNAL add_temp_3                       : signed(49 DOWNTO 0); -- sfix50_En3
  --   -- Section 5 Signals 
  SIGNAL section_in5                      : signed(48 DOWNTO 0); -- sfix49_En3
  SIGNAL section_cast5                    : signed(41 DOWNTO 0); -- sfix42_E4
  SIGNAL sum5                             : signed(41 DOWNTO 0); -- sfix42_E4
  SIGNAL section_out5                     : signed(41 DOWNTO 0); -- sfix42_E4
  SIGNAL add_cast_8                       : signed(41 DOWNTO 0); -- sfix42_E4
  SIGNAL add_cast_9                       : signed(41 DOWNTO 0); -- sfix42_E4
  SIGNAL add_temp_4                       : signed(42 DOWNTO 0); -- sfix43_E4
  --   -- Section 6 Signals 
  SIGNAL section_in6                      : signed(41 DOWNTO 0); -- sfix42_E4
  SIGNAL section_cast6                    : signed(37 DOWNTO 0); -- sfix38_E8
  SIGNAL diff1                            : signed(37 DOWNTO 0); -- sfix38_E8
  SIGNAL section_out6                     : signed(37 DOWNTO 0); -- sfix38_E8
  SIGNAL sub_cast                         : signed(37 DOWNTO 0); -- sfix38_E8
  SIGNAL sub_cast_1                       : signed(37 DOWNTO 0); -- sfix38_E8
  SIGNAL sub_temp                         : signed(38 DOWNTO 0); -- sfix39_E8
  SIGNAL int_delay_pipe                   : vector_of_signed38(0 TO 1); -- sfix38_E8
  --   -- Section 7 Signals 
  SIGNAL section_in7                      : signed(37 DOWNTO 0); -- sfix38_E8
  SIGNAL section_cast7                    : signed(36 DOWNTO 0); -- sfix37_E9
  SIGNAL diff2                            : signed(36 DOWNTO 0); -- sfix37_E9
  SIGNAL section_out7                     : signed(36 DOWNTO 0); -- sfix37_E9
  SIGNAL sub_cast_2                       : signed(36 DOWNTO 0); -- sfix37_E9
  SIGNAL sub_cast_3                       : signed(36 DOWNTO 0); -- sfix37_E9
  SIGNAL sub_temp_1                       : signed(37 DOWNTO 0); -- sfix38_E9
  SIGNAL int_delay_pipe_1                 : vector_of_signed37(0 TO 1); -- sfix37_E9
  --   -- Section 8 Signals 
  SIGNAL section_in8                      : signed(36 DOWNTO 0); -- sfix37_E9
  SIGNAL section_cast8                    : signed(35 DOWNTO 0); -- sfix36_E10
  SIGNAL diff3                            : signed(35 DOWNTO 0); -- sfix36_E10
  SIGNAL section_out8                     : signed(35 DOWNTO 0); -- sfix36_E10
  SIGNAL sub_cast_4                       : signed(35 DOWNTO 0); -- sfix36_E10
  SIGNAL sub_cast_5                       : signed(35 DOWNTO 0); -- sfix36_E10
  SIGNAL sub_temp_2                       : signed(36 DOWNTO 0); -- sfix37_E10
  SIGNAL int_delay_pipe_2                 : vector_of_signed36(0 TO 1); -- sfix36_E10
  --   -- Section 9 Signals 
  SIGNAL section_in9                      : signed(35 DOWNTO 0); -- sfix36_E10
  SIGNAL section_cast9                    : signed(34 DOWNTO 0); -- sfix35_E11
  SIGNAL diff4                            : signed(34 DOWNTO 0); -- sfix35_E11
  SIGNAL section_out9                     : signed(34 DOWNTO 0); -- sfix35_E11
  SIGNAL sub_cast_6                       : signed(34 DOWNTO 0); -- sfix35_E11
  SIGNAL sub_cast_7                       : signed(34 DOWNTO 0); -- sfix35_E11
  SIGNAL sub_temp_3                       : signed(35 DOWNTO 0); -- sfix36_E11
  SIGNAL int_delay_pipe_3                 : vector_of_signed35(0 TO 1); -- sfix35_E11
  --   -- Section 10 Signals 
  SIGNAL section_in10                     : signed(34 DOWNTO 0); -- sfix35_E11
  SIGNAL diff5                            : signed(34 DOWNTO 0); -- sfix35_E11
  SIGNAL section_out10                    : signed(34 DOWNTO 0); -- sfix35_E11
  SIGNAL sub_cast_8                       : signed(34 DOWNTO 0); -- sfix35_E11
  SIGNAL sub_cast_9                       : signed(34 DOWNTO 0); -- sfix35_E11
  SIGNAL sub_temp_4                       : signed(35 DOWNTO 0); -- sfix36_E11
  SIGNAL int_delay_pipe_4                 : vector_of_signed35(0 TO 1); -- sfix35_E11
  SIGNAL output_typeconvert               : signed(31 DOWNTO 0); -- sfix32_E14
  --   
  SIGNAL output_register                  : signed(31 DOWNTO 0); -- sfix32_E14


BEGIN

  -- Block Statements
  --   ------------------ CE Output Generation ------------------

  ce_output : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      cur_count <= to_unsigned(0, 8);
    ELSIF clk'event AND clk = '1' THEN
      IF clk_enable = '1' THEN
        IF cur_count >= to_unsigned(255, 8) THEN
          cur_count <= to_unsigned(0, 8);
        ELSE
          cur_count <= cur_count + to_unsigned(1, 8);
        END IF;
      END IF;
    END IF; 
  END PROCESS ce_output;

  phase_1 <= '1' WHEN cur_count = to_unsigned(1, 8) AND clk_enable = '1' ELSE '0';

  --   ------------------ CE Output Register ------------------

  ce_output_register : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      ce_out_reg <= '0';
    ELSIF clk'event AND clk = '1' THEN
      ce_out_reg <= phase_1;
      
    END IF; 
  END PROCESS ce_output_register;

  --   ------------------ Input Register ------------------

  input_reg_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_register <= (OTHERS => '0');
    ELSIF clk'event AND clk = '1' THEN
      IF clk_enable = '1' THEN
        input_register <= signed(filter_in);
      END IF;
    END IF; 
  END PROCESS input_reg_process;

  --   ------------------ Section # 1 : Integrator ------------------

  section_in1 <= input_register;

  section_cast1 <= resize(section_in1(30 DOWNTO 3), 73);

  add_cast <= section_cast1;
  add_cast_1 <= section_out1;
  add_temp <= resize(add_cast, 74) + resize(add_cast_1, 74);
  sum1 <= add_temp(72 DOWNTO 0);

  integrator_delay_section1 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      section_out1 <= (OTHERS => '0');
    ELSIF clk'event AND clk = '1' THEN
      IF clk_enable = '1' THEN
        section_out1 <= sum1;
      END IF;
    END IF; 
  END PROCESS integrator_delay_section1;

  --   ------------------ Section # 2 : Integrator ------------------

  section_in2 <= section_out1;

  section_cast2 <= section_in2(72 DOWNTO 3);

  add_cast_2 <= section_cast2;
  add_cast_3 <= section_out2;
  add_temp_1 <= resize(add_cast_2, 71) + resize(add_cast_3, 71);
  sum2 <= add_temp_1(69 DOWNTO 0);

  integrator_delay_section2 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      section_out2 <= (OTHERS => '0');
    ELSIF clk'event AND clk = '1' THEN
      IF clk_enable = '1' THEN
        section_out2 <= sum2;
      END IF;
    END IF; 
  END PROCESS integrator_delay_section2;

  --   ------------------ Section # 3 : Integrator ------------------

  section_in3 <= section_out2;

  section_cast3 <= section_in3(69 DOWNTO 13);

  add_cast_4 <= section_cast3;
  add_cast_5 <= section_out3;
  add_temp_2 <= resize(add_cast_4, 58) + resize(add_cast_5, 58);
  sum3 <= add_temp_2(56 DOWNTO 0);

  integrator_delay_section3 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      section_out3 <= (OTHERS => '0');
    ELSIF clk'event AND clk = '1' THEN
      IF clk_enable = '1' THEN
        section_out3 <= sum3;
      END IF;
    END IF; 
  END PROCESS integrator_delay_section3;

  --   ------------------ Section # 4 : Integrator ------------------

  section_in4 <= section_out3;

  section_cast4 <= section_in4(56 DOWNTO 8);

  add_cast_6 <= section_cast4;
  add_cast_7 <= section_out4;
  add_temp_3 <= resize(add_cast_6, 50) + resize(add_cast_7, 50);
  sum4 <= add_temp_3(48 DOWNTO 0);

  integrator_delay_section4 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      section_out4 <= (OTHERS => '0');
    ELSIF clk'event AND clk = '1' THEN
      IF clk_enable = '1' THEN
        section_out4 <= sum4;
      END IF;
    END IF; 
  END PROCESS integrator_delay_section4;

  --   ------------------ Section # 5 : Integrator ------------------

  section_in5 <= section_out4;

  section_cast5 <= section_in5(48 DOWNTO 7);

  add_cast_8 <= section_cast5;
  add_cast_9 <= section_out5;
  add_temp_4 <= resize(add_cast_8, 43) + resize(add_cast_9, 43);
  sum5 <= add_temp_4(41 DOWNTO 0);

  integrator_delay_section5 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      section_out5 <= (OTHERS => '0');
    ELSIF clk'event AND clk = '1' THEN
      IF clk_enable = '1' THEN
        section_out5 <= sum5;
      END IF;
    END IF; 
  END PROCESS integrator_delay_section5;

  --   ------------------ Section # 6 : Comb ------------------

  section_in6 <= section_out5;

  section_cast6 <= section_in6(41 DOWNTO 4);

  sub_cast <= section_cast6;
  sub_cast_1 <= diff1;
  sub_temp <= resize(sub_cast, 39) - resize(sub_cast_1, 39);
  section_out6 <= sub_temp(37 DOWNTO 0);

  comb_delay_section6 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      int_delay_pipe <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_1 = '1' THEN
        int_delay_pipe(1) <= int_delay_pipe(0);
        int_delay_pipe(0) <= section_cast6;
      END IF;
    END IF;
  END PROCESS comb_delay_section6;
  diff1 <= int_delay_pipe(1);

  --   ------------------ Section # 7 : Comb ------------------

  section_in7 <= section_out6;

  section_cast7 <= section_in7(37 DOWNTO 1);

  sub_cast_2 <= section_cast7;
  sub_cast_3 <= diff2;
  sub_temp_1 <= resize(sub_cast_2, 38) - resize(sub_cast_3, 38);
  section_out7 <= sub_temp_1(36 DOWNTO 0);

  comb_delay_section7 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      int_delay_pipe_1 <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_1 = '1' THEN
        int_delay_pipe_1(1) <= int_delay_pipe_1(0);
        int_delay_pipe_1(0) <= section_cast7;
      END IF;
    END IF;
  END PROCESS comb_delay_section7;
  diff2 <= int_delay_pipe_1(1);

  --   ------------------ Section # 8 : Comb ------------------

  section_in8 <= section_out7;

  section_cast8 <= section_in8(36 DOWNTO 1);

  sub_cast_4 <= section_cast8;
  sub_cast_5 <= diff3;
  sub_temp_2 <= resize(sub_cast_4, 37) - resize(sub_cast_5, 37);
  section_out8 <= sub_temp_2(35 DOWNTO 0);

  comb_delay_section8 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      int_delay_pipe_2 <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_1 = '1' THEN
        int_delay_pipe_2(1) <= int_delay_pipe_2(0);
        int_delay_pipe_2(0) <= section_cast8;
      END IF;
    END IF;
  END PROCESS comb_delay_section8;
  diff3 <= int_delay_pipe_2(1);

  --   ------------------ Section # 9 : Comb ------------------

  section_in9 <= section_out8;

  section_cast9 <= section_in9(35 DOWNTO 1);

  sub_cast_6 <= section_cast9;
  sub_cast_7 <= diff4;
  sub_temp_3 <= resize(sub_cast_6, 36) - resize(sub_cast_7, 36);
  section_out9 <= sub_temp_3(34 DOWNTO 0);

  comb_delay_section9 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      int_delay_pipe_3 <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_1 = '1' THEN
        int_delay_pipe_3(1) <= int_delay_pipe_3(0);
        int_delay_pipe_3(0) <= section_cast9;
      END IF;
    END IF;
  END PROCESS comb_delay_section9;
  diff4 <= int_delay_pipe_3(1);

  --   ------------------ Section # 10 : Comb ------------------

  section_in10 <= section_out9;

  sub_cast_8 <= section_in10;
  sub_cast_9 <= diff5;
  sub_temp_4 <= resize(sub_cast_8, 36) - resize(sub_cast_9, 36);
  section_out10 <= sub_temp_4(34 DOWNTO 0);

  comb_delay_section10 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      int_delay_pipe_4 <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_1 = '1' THEN
        int_delay_pipe_4(1) <= int_delay_pipe_4(0);
        int_delay_pipe_4(0) <= section_in10;
      END IF;
    END IF;
  END PROCESS comb_delay_section10;
  diff5 <= int_delay_pipe_4(1);

  output_typeconvert <= section_out10(34 DOWNTO 3);

  --   ------------------ Output Register ------------------

  output_reg_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      output_register <= (OTHERS => '0');
    ELSIF clk'event AND clk = '1' THEN
      IF phase_1 = '1' THEN
        output_register <= output_typeconvert;
      END IF;
    END IF; 
  END PROCESS output_reg_process;

  -- Assignment Statements
  ce_out <= ce_out_reg;
  filter_out <= std_logic_vector(output_register);
END rtl;
