// Seed: 3139031387
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  always if (id_3) forever id_3 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3
  );
  wire id_5;
  initial begin
    id_2 <= id_1 + 1 | "" | 1'b0 > 1 | 1;
  end
endmodule
