
generated	/home/shetals/TACAS2018/Benchmarks/miscBenchmarks/moreBenchmarks_in_verilog/bobtuint30neg_all_bit_differing_from_cycle.v	prolient	arbitrary_boolean_combinations	2980	205	417	externally-supplied	2128.204834	2977	1	6018.136719	11034	1	0.036980	4	0	833	2026	2185	1298	256638	9	1418	23806	4727	11885	36252
