\hypertarget{union__hw__sdhc__irqstaten}{}\section{\+\_\+hw\+\_\+sdhc\+\_\+irqstaten Union Reference}
\label{union__hw__sdhc__irqstaten}\index{\+\_\+hw\+\_\+sdhc\+\_\+irqstaten@{\+\_\+hw\+\_\+sdhc\+\_\+irqstaten}}


H\+W\+\_\+\+S\+D\+H\+C\+\_\+\+I\+R\+Q\+S\+T\+A\+T\+EN -\/ Interrupt Status Enable register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sdhc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields}{\+\_\+hw\+\_\+sdhc\+\_\+irqstaten\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__sdhc__irqstaten_a9160de479a5402165c1c12c159cb5356}{}\label{union__hw__sdhc__irqstaten_a9160de479a5402165c1c12c159cb5356}

\item 
struct \hyperlink{struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields}{\+\_\+hw\+\_\+sdhc\+\_\+irqstaten\+::\+\_\+hw\+\_\+sdhc\+\_\+irqstaten\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__sdhc__irqstaten_ac65b50255b9dcd2d4f6d5ef832e4eeb3}{}\label{union__hw__sdhc__irqstaten_ac65b50255b9dcd2d4f6d5ef832e4eeb3}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+D\+H\+C\+\_\+\+I\+R\+Q\+S\+T\+A\+T\+EN -\/ Interrupt Status Enable register (RW) 

Reset value\+: 0x117\+F013\+FU

Setting the bits in this register to 1 enables the corresponding interrupt status to be set by the specified event. If any bit is cleared, the corresponding interrupt status bit is also cleared, that is, when the bit in this register is cleared, the corresponding bit in interrupt status register is always 0. Depending on P\+R\+O\+C\+TL\mbox{[}I\+A\+BG\mbox{]} bit setting, S\+D\+HC may be programmed to sample the card interrupt signal during the interrupt period and hold its value in the flip-\/flop. There will be some delays on the card interrupt, asserted from the card, to the time the host system is informed. To detect a C\+MD line conflict, the host driver must set both I\+R\+Q\+S\+T\+A\+T\+EN\mbox{[}C\+T\+O\+E\+S\+EN\mbox{]} and I\+R\+Q\+S\+T\+A\+T\+EN\mbox{[}C\+C\+E\+S\+EN\mbox{]} to 1. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sdhc.\+h\end{DoxyCompactItemize}
