<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F4xx_HAL_Driver: Inc/stm32f4xx_ll_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F4xx_HAL_Driver
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_f93dfce691d792349f1c14ede440e2e6.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_ll_rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__ll__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __STM32F4xx_LL_RCC_H</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __STM32F4xx_LL_RCC_H</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;stm32f4xx.h&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#if defined(RCC)</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_PLLSAIDIVR)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t aRCC_PLLSAIDIVRPrescTable[4] = {2, 4, 8, 16};</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_PLLSAIDIVR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="struct_l_l___r_c_c___clocks_type_def.html">   93</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;{</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="struct_l_l___r_c_c___clocks_type_def.html#a1bd35ea768901f1dcfd3e3df5a368922">   95</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___r_c_c___clocks_type_def.html#a1bd35ea768901f1dcfd3e3df5a368922">SYSCLK_Frequency</a>;        </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="struct_l_l___r_c_c___clocks_type_def.html#a550554f2dc7878ff3a48153d31b44e5b">   96</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___r_c_c___clocks_type_def.html#a550554f2dc7878ff3a48153d31b44e5b">HCLK_Frequency</a>;          </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="struct_l_l___r_c_c___clocks_type_def.html#ac085515fd0d4add87a8866d87f185554">   97</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___r_c_c___clocks_type_def.html#ac085515fd0d4add87a8866d87f185554">PCLK1_Frequency</a>;         </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="struct_l_l___r_c_c___clocks_type_def.html#acfbeb417677ae442a19fa6dc8adc5e39">   98</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___r_c_c___clocks_type_def.html#acfbeb417677ae442a19fa6dc8adc5e39">PCLK2_Frequency</a>;         </div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;} <a class="code" href="struct_l_l___r_c_c___clocks_type_def.html">LL_RCC_ClocksTypeDef</a>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#if !defined  (HSE_VALUE)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define HSE_VALUE    25000000U  </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#if !defined  (HSI_VALUE)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define HSI_VALUE    16000000U  </span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#if !defined  (LSE_VALUE)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define LSE_VALUE    32768U     </span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LSE_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#if !defined  (LSI_VALUE)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define LSI_VALUE    32000U     </span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LSI_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#if !defined  (EXTERNAL_CLOCK_VALUE)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define EXTERNAL_CLOCK_VALUE    12288000U </span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* EXTERNAL_CLOCK_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_LSIRDYC                RCC_CIR_LSIRDYC     </span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_LSERDYC                RCC_CIR_LSERDYC     </span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_HSIRDYC                RCC_CIR_HSIRDYC     </span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_HSERDYC                RCC_CIR_HSERDYC     </span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLLRDYC                RCC_CIR_PLLRDYC     </span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLLI2SRDYC             RCC_CIR_PLLI2SRDYC  </span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI_SUPPORT)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLLSAIRDYC             RCC_CIR_PLLSAIRDYC  </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_CSSC                   RCC_CIR_CSSC        </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_LSIRDYF                RCC_CIR_LSIRDYF     </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_LSERDYF                RCC_CIR_LSERDYF     </span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_HSIRDYF                RCC_CIR_HSIRDYF     </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_HSERDYF                RCC_CIR_HSERDYF     </span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLLRDYF                RCC_CIR_PLLRDYF     </span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLLI2SRDYF             RCC_CIR_PLLI2SRDYF  </span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI_SUPPORT)</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLLSAIRDYF             RCC_CIR_PLLSAIRDYF  </span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_CSSF                   RCC_CIR_CSSF        </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF   </span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF    </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_PORRSTF                 RCC_CSR_PORRSTF    </span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF    </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF   </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF   </span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#if defined(RCC_CSR_BORRSTF)</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_BORRSTF                 RCC_CSR_BORRSTF    </span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CSR_BORRSTF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_LSIRDYIE               RCC_CIR_LSIRDYIE      </span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_LSERDYIE               RCC_CIR_LSERDYIE      </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_HSIRDYIE               RCC_CIR_HSIRDYIE      </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_HSERDYIE               RCC_CIR_HSERDYIE      </span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLLRDYIE               RCC_CIR_PLLRDYIE      </span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLLI2SRDYIE            RCC_CIR_PLLI2SRDYIE   </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI_SUPPORT)</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLLSAIRDYIE            RCC_CIR_PLLSAIRDYIE   </span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_SW_PLLR)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_PLLR          RCC_CFGR_SW_PLLR   </span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_SW_PLLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   </span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   </span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#if defined(RCC_PLLR_SYSCLK_SUPPORT)</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_PLLR   RCC_CFGR_SWS_PLLR  </span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLR_SYSCLK_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   </span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   </span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   </span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   </span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  </span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 </span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 </span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 </span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  </span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 </span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  </span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  </span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  </span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  </span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 </span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSI              (uint32_t)(RCC_CFGR_MCO1|0x00000000U)                    </span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_LSE              (uint32_t)(RCC_CFGR_MCO1|(RCC_CFGR_MCO1_0 &gt;&gt; 16U))       </span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSE              (uint32_t)(RCC_CFGR_MCO1|(RCC_CFGR_MCO1_1 &gt;&gt; 16U))       </span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLLCLK           (uint32_t)(RCC_CFGR_MCO1|((RCC_CFGR_MCO1_1|RCC_CFGR_MCO1_0) &gt;&gt; 16U))       </span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_MCO2)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define LL_RCC_MCO2SOURCE_SYSCLK           (uint32_t)(RCC_CFGR_MCO2|0x00000000U)                    </span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define LL_RCC_MCO2SOURCE_PLLI2S           (uint32_t)(RCC_CFGR_MCO2|(RCC_CFGR_MCO2_0 &gt;&gt; 16U))       </span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define LL_RCC_MCO2SOURCE_HSE              (uint32_t)(RCC_CFGR_MCO2|(RCC_CFGR_MCO2_1 &gt;&gt; 16U))       </span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define LL_RCC_MCO2SOURCE_PLLCLK           (uint32_t)(RCC_CFGR_MCO2|((RCC_CFGR_MCO2_1|RCC_CFGR_MCO2_0) &gt;&gt; 16U))       </span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCO2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_1                  (uint32_t)(RCC_CFGR_MCO1PRE|0x00000000U)                       </span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_2                  (uint32_t)(RCC_CFGR_MCO1PRE|(RCC_CFGR_MCO1PRE_2 &gt;&gt; 16U))       </span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_3                  (uint32_t)(RCC_CFGR_MCO1PRE|((RCC_CFGR_MCO1PRE_2|RCC_CFGR_MCO1PRE_0) &gt;&gt; 16U))       </span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_4                  (uint32_t)(RCC_CFGR_MCO1PRE|((RCC_CFGR_MCO1PRE_2|RCC_CFGR_MCO1PRE_1) &gt;&gt; 16U))       </span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_5                  (uint32_t)(RCC_CFGR_MCO1PRE|(RCC_CFGR_MCO1PRE &gt;&gt; 16U))         </span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_MCO2PRE)</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define LL_RCC_MCO2_DIV_1                  (uint32_t)(RCC_CFGR_MCO2PRE|0x00000000U)                       </span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define LL_RCC_MCO2_DIV_2                  (uint32_t)(RCC_CFGR_MCO2PRE|(RCC_CFGR_MCO2PRE_2 &gt;&gt; 16U))       </span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define LL_RCC_MCO2_DIV_3                  (uint32_t)(RCC_CFGR_MCO2PRE|((RCC_CFGR_MCO2PRE_2|RCC_CFGR_MCO2PRE_0) &gt;&gt; 16U))       </span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define LL_RCC_MCO2_DIV_4                  (uint32_t)(RCC_CFGR_MCO2PRE|((RCC_CFGR_MCO2PRE_2|RCC_CFGR_MCO2PRE_1) &gt;&gt; 16U))       </span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define LL_RCC_MCO2_DIV_5                  (uint32_t)(RCC_CFGR_MCO2PRE|(RCC_CFGR_MCO2PRE &gt;&gt; 16U))         </span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCO2PRE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_NOCLOCK                  0x00000000U             </span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_2                RCC_CFGR_RTCPRE_1       </span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_3                (RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_4                RCC_CFGR_RTCPRE_2       </span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_5                (RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_6                (RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1)       </span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_7                (RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_8                RCC_CFGR_RTCPRE_3       </span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_9                (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_10               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1)       </span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_11               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_12               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2)       </span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_13               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_14               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1)       </span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_15               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_16               RCC_CFGR_RTCPRE_4       </span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_17               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_18               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_1)       </span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_19               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_20               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2)       </span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_21               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_22               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1)       </span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_23               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_24               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3)       </span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_25               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_26               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1)       </span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_27               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_28               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2)       </span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_29               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_30               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1)       </span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_31               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U                 </span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU                 </span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#if defined(FMPI2C1)</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define LL_RCC_FMPI2C1_CLKSOURCE_PCLK1        0x00000000U               </span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define LL_RCC_FMPI2C1_CLKSOURCE_SYSCLK       RCC_DCKCFGR2_FMPI2C1SEL_0 </span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define LL_RCC_FMPI2C1_CLKSOURCE_HSI          RCC_DCKCFGR2_FMPI2C1SEL_1 </span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FMPI2C1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#if defined(LPTIM1)</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_PCLK1       0x00000000U                 </span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_HSI         RCC_DCKCFGR2_LPTIM1SEL_0    </span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_LSI         RCC_DCKCFGR2_LPTIM1SEL_1    </span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_LSE         (uint32_t)(RCC_DCKCFGR2_LPTIM1SEL_1 | RCC_DCKCFGR2_LPTIM1SEL_0)      </span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LPTIM1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#if defined(SAI1)</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_SAI1SRC)</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLLSAI       (uint32_t)(RCC_DCKCFGR_SAI1SRC | 0x00000000U)                     </span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLLI2S       (uint32_t)(RCC_DCKCFGR_SAI1SRC | (RCC_DCKCFGR_SAI1SRC_0 &gt;&gt; 16))   </span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLL          (uint32_t)(RCC_DCKCFGR_SAI1SRC | (RCC_DCKCFGR_SAI1SRC_1 &gt;&gt; 16))   </span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PIN          (uint32_t)(RCC_DCKCFGR_SAI1SRC | (RCC_DCKCFGR_SAI1SRC &gt;&gt; 16))     </span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_SAI1SRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_SAI2SRC)</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PLLSAI       (uint32_t)(RCC_DCKCFGR_SAI2SRC | 0x00000000U)                     </span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PLLI2S       (uint32_t)(RCC_DCKCFGR_SAI2SRC | (RCC_DCKCFGR_SAI2SRC_0 &gt;&gt; 16))   </span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PLL          (uint32_t)(RCC_DCKCFGR_SAI2SRC | (RCC_DCKCFGR_SAI2SRC_1 &gt;&gt; 16))   </span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PLLSRC       (uint32_t)(RCC_DCKCFGR_SAI2SRC | (RCC_DCKCFGR_SAI2SRC &gt;&gt; 16))     </span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_SAI2SRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_SAI1ASRC)</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#if defined(RCC_SAI1A_PLLSOURCE_SUPPORT)</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_A_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_SAI1ASRC | 0x00000000U)                    </span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_A_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_SAI1ASRC | (RCC_DCKCFGR_SAI1ASRC_0 &gt;&gt; 16)) </span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_A_CLKSOURCE_PLL        (uint32_t)(RCC_DCKCFGR_SAI1ASRC | (RCC_DCKCFGR_SAI1ASRC_1 &gt;&gt; 16)) </span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_A_CLKSOURCE_PLLSRC     (uint32_t)(RCC_DCKCFGR_SAI1ASRC | (RCC_DCKCFGR_SAI1ASRC &gt;&gt; 16))   </span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_A_CLKSOURCE_PLLSAI     (uint32_t)(RCC_DCKCFGR_SAI1ASRC | 0x00000000U)                    </span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_A_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_SAI1ASRC | (RCC_DCKCFGR_SAI1ASRC_0 &gt;&gt; 16)) </span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_A_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_SAI1ASRC | (RCC_DCKCFGR_SAI1ASRC_1 &gt;&gt; 16)) </span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_SAI1A_PLLSOURCE_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_SAI1ASRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_SAI1BSRC)</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#if defined(RCC_SAI1B_PLLSOURCE_SUPPORT)</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_B_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_SAI1BSRC | 0x00000000U)                    </span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_B_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_SAI1BSRC | (RCC_DCKCFGR_SAI1BSRC_0 &gt;&gt; 16)) </span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_B_CLKSOURCE_PLL        (uint32_t)(RCC_DCKCFGR_SAI1BSRC | (RCC_DCKCFGR_SAI1BSRC_1 &gt;&gt; 16)) </span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_B_CLKSOURCE_PLLSRC     (uint32_t)(RCC_DCKCFGR_SAI1BSRC | (RCC_DCKCFGR_SAI1BSRC &gt;&gt; 16))   </span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_B_CLKSOURCE_PLLSAI     (uint32_t)(RCC_DCKCFGR_SAI1BSRC | 0x00000000U)                    </span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_B_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_SAI1BSRC | (RCC_DCKCFGR_SAI1BSRC_0 &gt;&gt; 16)) </span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_B_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_SAI1BSRC | (RCC_DCKCFGR_SAI1BSRC_1 &gt;&gt; 16)) </span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_SAI1B_PLLSOURCE_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_SAI1BSRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SAI1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_SDIOSEL) || defined(RCC_DCKCFGR2_SDIOSEL)</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define LL_RCC_SDIO_CLKSOURCE_PLL48CLK       0x00000000U                 </span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_SDIOSEL)</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define LL_RCC_SDIO_CLKSOURCE_SYSCLK         RCC_DCKCFGR_SDIOSEL         </span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define LL_RCC_SDIO_CLKSOURCE_SYSCLK         RCC_DCKCFGR2_SDIOSEL        </span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_SDIOSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_SDIOSEL || RCC_DCKCFGR2_SDIOSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define LL_RCC_DSI_CLKSOURCE_PHY          0x00000000U                       </span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define LL_RCC_DSI_CLKSOURCE_PLL          RCC_DCKCFGR_DSISEL                </span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#if defined(CEC)</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define LL_RCC_CEC_CLKSOURCE_HSI_DIV488    0x00000000U                </span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define LL_RCC_CEC_CLKSOURCE_LSE           RCC_DCKCFGR2_CECSEL        </span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_I2SSRC)</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define LL_RCC_I2S1_CLKSOURCE_PLLI2S     0x00000000U                </span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define LL_RCC_I2S1_CLKSOURCE_PIN        RCC_CFGR_I2SSRC            </span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_I2SSRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_I2SSRC)</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define LL_RCC_I2S1_CLKSOURCE_PLL        (uint32_t)(RCC_DCKCFGR_I2SSRC | 0x00000000U)                    </span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define LL_RCC_I2S1_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_I2SSRC | (RCC_DCKCFGR_I2SSRC_0 &gt;&gt; 16))   </span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define LL_RCC_I2S1_CLKSOURCE_PLLSRC     (uint32_t)(RCC_DCKCFGR_I2SSRC | (RCC_DCKCFGR_I2SSRC_1 &gt;&gt; 16))   </span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_I2SSRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_I2S1SRC)</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define LL_RCC_I2S1_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_I2S1SRC | 0x00000000U)                   </span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define LL_RCC_I2S1_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_I2S1SRC | (RCC_DCKCFGR_I2S1SRC_0 &gt;&gt; 16)) </span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define LL_RCC_I2S1_CLKSOURCE_PLL        (uint32_t)(RCC_DCKCFGR_I2S1SRC | (RCC_DCKCFGR_I2S1SRC_1 &gt;&gt; 16)) </span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define LL_RCC_I2S1_CLKSOURCE_PLLSRC     (uint32_t)(RCC_DCKCFGR_I2S1SRC | (RCC_DCKCFGR_I2S1SRC &gt;&gt; 16))   </span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_I2S1SRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_I2S2SRC)</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define LL_RCC_I2S2_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_I2S2SRC | 0x00000000U)                   </span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define LL_RCC_I2S2_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_I2S2SRC | (RCC_DCKCFGR_I2S2SRC_0 &gt;&gt; 16)) </span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define LL_RCC_I2S2_CLKSOURCE_PLL        (uint32_t)(RCC_DCKCFGR_I2S2SRC | (RCC_DCKCFGR_I2S2SRC_1 &gt;&gt; 16)) </span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define LL_RCC_I2S2_CLKSOURCE_PLLSRC     (uint32_t)(RCC_DCKCFGR_I2S2SRC | (RCC_DCKCFGR_I2S2SRC &gt;&gt; 16))   </span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_I2S2SRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_CK48MSEL)</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define LL_RCC_CK48M_CLKSOURCE_PLL         0x00000000U                </span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define LL_RCC_CK48M_CLKSOURCE_PLLSAI      RCC_DCKCFGR_CK48MSEL       </span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_CK48MSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR2_CK48MSEL)</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define LL_RCC_CK48M_CLKSOURCE_PLL         0x00000000U                </span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI_SUPPORT)</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define LL_RCC_CK48M_CLKSOURCE_PLLSAI      RCC_DCKCFGR2_CK48MSEL      </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2SCFGR_PLLI2SQ) &amp;&amp; !defined(RCC_DCKCFGR_PLLI2SDIVQ)</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define LL_RCC_CK48M_CLKSOURCE_PLLI2S      RCC_DCKCFGR2_CK48MSEL      </span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2SCFGR_PLLI2SQ &amp;&amp; !RCC_DCKCFGR_PLLI2SDIVQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR2_CK48MSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#if defined(RNG)</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_PLL          LL_RCC_CK48M_CLKSOURCE_PLL        </span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI_SUPPORT)</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_PLLSAI       LL_RCC_CK48M_CLKSOURCE_PLLSAI     </span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2SCFGR_PLLI2SQ) &amp;&amp; !defined(RCC_DCKCFGR_PLLI2SDIVQ)</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_PLLI2S       LL_RCC_CK48M_CLKSOURCE_PLLI2S     </span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2SCFGR_PLLI2SQ &amp;&amp; !RCC_DCKCFGR_PLLI2SDIVQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RNG */</span><span class="preprocessor"></span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB_OTG_HS)</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLL          LL_RCC_CK48M_CLKSOURCE_PLL        </span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI_SUPPORT)</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLLSAI       LL_RCC_CK48M_CLKSOURCE_PLLSAI     </span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2SCFGR_PLLI2SQ) &amp;&amp; !defined(RCC_DCKCFGR_PLLI2SDIVQ)</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLLI2S       LL_RCC_CK48M_CLKSOURCE_PLLI2S     </span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2SCFGR_PLLI2SQ &amp;&amp; !RCC_DCKCFGR_PLLI2SDIVQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB_OTG_HS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0) || defined(DFSDM2_Channel0)</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_AUDIO_CLKSOURCE_I2S1     (uint32_t)(RCC_DCKCFGR_CKDFSDM1ASEL | 0x00000000U)                      </span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_AUDIO_CLKSOURCE_I2S2     (uint32_t)(RCC_DCKCFGR_CKDFSDM1ASEL | (RCC_DCKCFGR_CKDFSDM1ASEL &lt;&lt; 16)) </span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#if defined(DFSDM2_Channel0)</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM2_AUDIO_CLKSOURCE_I2S1     (uint32_t)(RCC_DCKCFGR_CKDFSDM2ASEL | 0x00000000U)                      </span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM2_AUDIO_CLKSOURCE_I2S2     (uint32_t)(RCC_DCKCFGR_CKDFSDM2ASEL | (RCC_DCKCFGR_CKDFSDM2ASEL &lt;&lt; 16)) </span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM2_Channel0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_CLKSOURCE_PCLK2          0x00000000U                </span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_CLKSOURCE_SYSCLK         RCC_DCKCFGR_CKDFSDM1SEL    </span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#if defined(DFSDM2_Channel0)</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM2_CLKSOURCE_PCLK2          0x00000000U                </span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM2_CLKSOURCE_SYSCLK         RCC_DCKCFGR_CKDFSDM1SEL    </span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM2_Channel0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 || DFSDM2_Channel0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#if defined(FMPI2C1)</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define LL_RCC_FMPI2C1_CLKSOURCE              RCC_DCKCFGR2_FMPI2C1SEL  </span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FMPI2C1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#if defined(SPDIFRX)</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define LL_RCC_SPDIFRX1_CLKSOURCE_PLL          0x00000000U             </span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define LL_RCC_SPDIFRX1_CLKSOURCE_PLLI2S       RCC_DCKCFGR2_SPDIFRXSEL </span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SPDIFRX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#if defined(LPTIM1)</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE            RCC_DCKCFGR2_LPTIM1SEL </span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LPTIM1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#if defined(SAI1)</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_SAI1ASRC)</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_A_CLKSOURCE            RCC_DCKCFGR_SAI1ASRC </span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_SAI1ASRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_SAI1BSRC)</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_B_CLKSOURCE            RCC_DCKCFGR_SAI1BSRC </span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_SAI1BSRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_SAI1SRC)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE              RCC_DCKCFGR_SAI1SRC  </span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_SAI1SRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_SAI2SRC)</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE              RCC_DCKCFGR_SAI2SRC  </span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_SAI2SRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SAI1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#if defined(SDIO)</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_SDIOSEL)</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define LL_RCC_SDIO_CLKSOURCE            RCC_DCKCFGR_SDIOSEL   </span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#elif defined(RCC_DCKCFGR2_SDIOSEL)</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define LL_RCC_SDIO_CLKSOURCE            RCC_DCKCFGR2_SDIOSEL  </span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define LL_RCC_SDIO_CLKSOURCE            RCC_PLLCFGR_PLLQ      </span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SDIO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_CK48MSEL)</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define LL_RCC_CK48M_CLKSOURCE             RCC_DCKCFGR_CK48MSEL  </span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_CK48MSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR2_CK48MSEL)</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define LL_RCC_CK48M_CLKSOURCE             RCC_DCKCFGR2_CK48MSEL </span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_CK48MSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#if defined(RNG)</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE               LL_RCC_CK48M_CLKSOURCE </span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE               RCC_PLLCFGR_PLLQ       </span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RNG */</span><span class="preprocessor"></span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB_OTG_HS)</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE               LL_RCC_CK48M_CLKSOURCE </span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE               RCC_PLLCFGR_PLLQ       </span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB_OTG_HS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#if defined(CEC)</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define LL_RCC_CEC_CLKSOURCE               RCC_DCKCFGR2_CECSEL </span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_I2SSRC)</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define LL_RCC_I2S1_CLKSOURCE              RCC_CFGR_I2SSRC     </span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_I2SSRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_I2SSRC)</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define LL_RCC_I2S1_CLKSOURCE              RCC_DCKCFGR_I2SSRC  </span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_I2SSRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_I2S1SRC)</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define LL_RCC_I2S1_CLKSOURCE              RCC_DCKCFGR_I2S1SRC </span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_I2S1SRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_I2S2SRC)</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define LL_RCC_I2S2_CLKSOURCE              RCC_DCKCFGR_I2S2SRC </span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_I2S2SRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0) || defined(DFSDM2_Channel0)</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_AUDIO_CLKSOURCE      RCC_DCKCFGR_CKDFSDM1ASEL </span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#if defined(DFSDM2_Channel0)</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM2_AUDIO_CLKSOURCE      RCC_DCKCFGR_CKDFSDM2ASEL </span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM2_Channel0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_CLKSOURCE            RCC_DCKCFGR_CKDFSDM1SEL </span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#if defined(DFSDM2_Channel0)</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM2_CLKSOURCE            RCC_DCKCFGR_CKDFSDM1SEL </span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM2_Channel0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 || DFSDM2_Channel0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#if defined(SPDIFRX)</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define LL_RCC_SPDIFRX1_CLKSOURCE          RCC_DCKCFGR2_SPDIFRXSEL </span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SPDIFRX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define LL_RCC_DSI_CLKSOURCE               RCC_DCKCFGR_DSISEL </span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define LL_RCC_LTDC_CLKSOURCE              RCC_DCKCFGR_PLLSAIDIVR </span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   </span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       </span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       </span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_HSE           RCC_BDCR_RTCSEL         </span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_TIMPRE)</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define LL_RCC_TIM_PRESCALER_TWICE          0x00000000U                  </span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define LL_RCC_TIM_PRESCALER_FOUR_TIMES     RCC_DCKCFGR_TIMPRE          </span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_TIMPRE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_HSI  </span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE               RCC_PLLCFGR_PLLSRC_HSE  </span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2SCFGR_PLLI2SSRC)</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SSOURCE_PIN            (RCC_PLLI2SCFGR_PLLI2SSRC | 0x80U)  </span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2SCFGR_PLLI2SSRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_2                  (RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_3                  (RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_4                  (RCC_PLLCFGR_PLLM_2) </span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_5                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_6                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_7                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM_3) </span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_9                  (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_10                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_11                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_12                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2) </span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_13                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_14                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_15                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_16                 (RCC_PLLCFGR_PLLM_4) </span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_17                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_18                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_19                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_20                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2) </span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_21                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_22                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_23                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_24                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3) </span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_25                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_26                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_27                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_28                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2) </span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_29                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_30                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_31                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_32                 (RCC_PLLCFGR_PLLM_5) </span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_33                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_34                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_35                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_36                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_2) </span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_37                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_38                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_39                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_40                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3) </span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_41                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_42                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_43                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_44                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2) </span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_45                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_46                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_47                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_48                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4) </span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_49                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_50                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_51                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_52                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2) </span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_53                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_54                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_55                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_56                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3) </span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_57                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_58                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_59                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_60                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2) </span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_61                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_62                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_63                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#if defined(RCC_PLLCFGR_PLLR)</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_2                  (RCC_PLLCFGR_PLLR_1)                     </span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_3                  (RCC_PLLCFGR_PLLR_1|RCC_PLLCFGR_PLLR_0)  </span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_2)                     </span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_5                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_0)  </span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_1)  </span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_7                  (RCC_PLLCFGR_PLLR)                       </span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLCFGR_PLLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_PLLDIVR)</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_1           (RCC_DCKCFGR_PLLDIVR_0)        </span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_2           (RCC_DCKCFGR_PLLDIVR_1)        </span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_3           (RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR_PLLDIVR_0)        </span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_4           (RCC_DCKCFGR_PLLDIVR_2)        </span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_5           (RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_0)        </span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_6           (RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_1)        </span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_7           (RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR_PLLDIVR_0)        </span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_8           (RCC_DCKCFGR_PLLDIVR_3)        </span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_9           (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_0)        </span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_10          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_1)        </span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_11          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR_PLLDIVR_0)        </span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_12          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2)        </span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_13          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_0)        </span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_14          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_1)        </span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_15          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR_PLLDIVR_0)        </span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_16          (RCC_DCKCFGR_PLLDIVR_4)             </span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_17          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_0)        </span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_18          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_1)        </span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_19          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR_PLLDIVR_0)        </span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_20          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_2)        </span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_21          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_0)        </span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_22          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_1)        </span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_23          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR_PLLDIVR_0)        </span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_24          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3)        </span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_25          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_0)        </span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_26          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_1)        </span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_27          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR_PLLDIVR_0)        </span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_28          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2)        </span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_29          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_0)        </span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_30          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_1)        </span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define LL_RCC_PLLDIVR_DIV_31          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR_PLLDIVR_0)        </span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_PLLDIVR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_2                  0x00000000U            </span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_4                  RCC_PLLCFGR_PLLP_0     </span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_6                  RCC_PLLCFGR_PLLP_1     </span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLP_0)   </span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_2                  RCC_PLLCFGR_PLLQ_1                      </span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_3                  (RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) </span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_4                  RCC_PLLCFGR_PLLQ_2                      </span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_5                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_0) </span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1) </span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_7                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) </span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_8                  RCC_PLLCFGR_PLLQ_3                      </span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_9                  (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_0) </span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_10                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_1) </span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_11                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) </span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_12                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_2) </span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_13                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_0) </span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_14                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1) </span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_15                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) </span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define LL_RCC_SPREAD_SELECT_CENTER        0x00000000U                   </span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define LL_RCC_SPREAD_SELECT_DOWN          RCC_SSCGR_SPREADSEL           </span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2SCFGR_PLLI2SM)</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_2             (RCC_PLLI2SCFGR_PLLI2SM_1) </span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_3             (RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_4             (RCC_PLLI2SCFGR_PLLI2SM_2) </span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_5             (RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_6             (RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1) </span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_7             (RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_8             (RCC_PLLI2SCFGR_PLLI2SM_3) </span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_9             (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_10            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_1) </span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_11            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_12            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2) </span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_13            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_14            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1) </span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_15            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_16            (RCC_PLLI2SCFGR_PLLI2SM_4) </span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_17            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_18            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_1) </span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_19            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_20            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2) </span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_21            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_22            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1) </span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_23            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_24            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3) </span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_25            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_26            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_1) </span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_27            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_28            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2) </span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_29            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_30            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1) </span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_31            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_32            (RCC_PLLI2SCFGR_PLLI2SM_5) </span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_33            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_34            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_1) </span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_35            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_36            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_2) </span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_37            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_38            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1) </span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_39            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_40            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3) </span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_41            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_42            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_1) </span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_43            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_44            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2) </span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_45            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_46            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1) </span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_47            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_48            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4) </span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_49            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_50            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_1) </span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_51            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_52            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2) </span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_53            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_54            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1) </span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_55            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_56            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3) </span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_57            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_58            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_1) </span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_59            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_60            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2) </span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_61            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_62            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1) </span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_63            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) </span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_2              LL_RCC_PLLM_DIV_2      </span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_3              LL_RCC_PLLM_DIV_3      </span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_4              LL_RCC_PLLM_DIV_4      </span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_5              LL_RCC_PLLM_DIV_5      </span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_6              LL_RCC_PLLM_DIV_6      </span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_7              LL_RCC_PLLM_DIV_7      </span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_8              LL_RCC_PLLM_DIV_8      </span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_9              LL_RCC_PLLM_DIV_9      </span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_10             LL_RCC_PLLM_DIV_10     </span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_11             LL_RCC_PLLM_DIV_11     </span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_12             LL_RCC_PLLM_DIV_12     </span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_13             LL_RCC_PLLM_DIV_13     </span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_14             LL_RCC_PLLM_DIV_14     </span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_15             LL_RCC_PLLM_DIV_15     </span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_16             LL_RCC_PLLM_DIV_16     </span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_17             LL_RCC_PLLM_DIV_17     </span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_18             LL_RCC_PLLM_DIV_18     </span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_19             LL_RCC_PLLM_DIV_19     </span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_20             LL_RCC_PLLM_DIV_20     </span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_21             LL_RCC_PLLM_DIV_21     </span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_22             LL_RCC_PLLM_DIV_22     </span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_23             LL_RCC_PLLM_DIV_23     </span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_24             LL_RCC_PLLM_DIV_24     </span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_25             LL_RCC_PLLM_DIV_25     </span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_26             LL_RCC_PLLM_DIV_26     </span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_27             LL_RCC_PLLM_DIV_27     </span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_28             LL_RCC_PLLM_DIV_28     </span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_29             LL_RCC_PLLM_DIV_29     </span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_30             LL_RCC_PLLM_DIV_30     </span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_31             LL_RCC_PLLM_DIV_31     </span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_32             LL_RCC_PLLM_DIV_32     </span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_33             LL_RCC_PLLM_DIV_33     </span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_34             LL_RCC_PLLM_DIV_34     </span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_35             LL_RCC_PLLM_DIV_35     </span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_36             LL_RCC_PLLM_DIV_36     </span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_37             LL_RCC_PLLM_DIV_37     </span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_38             LL_RCC_PLLM_DIV_38     </span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_39             LL_RCC_PLLM_DIV_39     </span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_40             LL_RCC_PLLM_DIV_40     </span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_41             LL_RCC_PLLM_DIV_41     </span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_42             LL_RCC_PLLM_DIV_42     </span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_43             LL_RCC_PLLM_DIV_43     </span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_44             LL_RCC_PLLM_DIV_44     </span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_45             LL_RCC_PLLM_DIV_45     </span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_46             LL_RCC_PLLM_DIV_46     </span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_47             LL_RCC_PLLM_DIV_47     </span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_48             LL_RCC_PLLM_DIV_48     </span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_49             LL_RCC_PLLM_DIV_49     </span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_50             LL_RCC_PLLM_DIV_50     </span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_51             LL_RCC_PLLM_DIV_51     </span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_52             LL_RCC_PLLM_DIV_52     </span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_53             LL_RCC_PLLM_DIV_53     </span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_54             LL_RCC_PLLM_DIV_54     </span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_55             LL_RCC_PLLM_DIV_55     </span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_56             LL_RCC_PLLM_DIV_56     </span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_57             LL_RCC_PLLM_DIV_57     </span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_58             LL_RCC_PLLM_DIV_58     </span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_59             LL_RCC_PLLM_DIV_59     </span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_60             LL_RCC_PLLM_DIV_60     </span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_61             LL_RCC_PLLM_DIV_61     </span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_62             LL_RCC_PLLM_DIV_62     </span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SM_DIV_63             LL_RCC_PLLM_DIV_63     </span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2SCFGR_PLLI2SM */</span><span class="preprocessor"></span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2SCFGR_PLLI2SQ)</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_2              RCC_PLLI2SCFGR_PLLI2SQ_1        </span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_3              (RCC_PLLI2SCFGR_PLLI2SQ_1 | RCC_PLLI2SCFGR_PLLI2SQ_0)        </span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_4              RCC_PLLI2SCFGR_PLLI2SQ_2        </span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_5              (RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_0)        </span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_6              (RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_1)        </span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_7              (RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_1 | RCC_PLLI2SCFGR_PLLI2SQ_0)        </span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_8              RCC_PLLI2SCFGR_PLLI2SQ_3        </span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_9              (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_0)        </span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_10             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_1)        </span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_11             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_1 | RCC_PLLI2SCFGR_PLLI2SQ_0)        </span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_12             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_2)        </span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_13             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_0)        </span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_14             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_1)        </span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_15             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_1 | RCC_PLLI2SCFGR_PLLI2SQ_0)        </span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2SCFGR_PLLI2SQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_PLLI2SDIVQ)</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_1           0x00000000U                        </span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_2           RCC_DCKCFGR_PLLI2SDIVQ_0          </span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_3           RCC_DCKCFGR_PLLI2SDIVQ_1          </span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_4           (RCC_DCKCFGR_PLLI2SDIVQ_1 | RCC_DCKCFGR_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_5           RCC_DCKCFGR_PLLI2SDIVQ_2          </span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_6           (RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_7           (RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_1)        </span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_8           (RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_1 | RCC_DCKCFGR_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_9           RCC_DCKCFGR_PLLI2SDIVQ_3          </span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_10          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_11          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_1)        </span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_12          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_1 | RCC_DCKCFGR_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_13          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2)        </span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_14          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_15          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_1)        </span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_16          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_1 | RCC_DCKCFGR_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_17          RCC_DCKCFGR_PLLI2SDIVQ_4          </span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_18          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_19          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_1)        </span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_20          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_1 | RCC_DCKCFGR_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_21          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_2)        </span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_22          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_23          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_1)        </span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_24          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_1 | RCC_DCKCFGR_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_25          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3)        </span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_26          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_27          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_1)        </span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_28          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_1 | RCC_DCKCFGR_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_29          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2)        </span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_30          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_31          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_1)        </span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_32          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_1 | RCC_DCKCFGR_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_PLLI2SDIVQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_PLLI2SDIVR)</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_1           (RCC_DCKCFGR_PLLI2SDIVR_0)        </span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_2           (RCC_DCKCFGR_PLLI2SDIVR_1)        </span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_3           (RCC_DCKCFGR_PLLI2SDIVR_1 | RCC_DCKCFGR_PLLI2SDIVR_0)        </span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_4           (RCC_DCKCFGR_PLLI2SDIVR_2)        </span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_5           (RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_0)        </span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_6           (RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_1)        </span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_7           (RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_1 | RCC_DCKCFGR_PLLI2SDIVR_0)        </span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_8           (RCC_DCKCFGR_PLLI2SDIVR_3)        </span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_9           (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_0)        </span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_10          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_1)        </span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_11          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_1 | RCC_DCKCFGR_PLLI2SDIVR_0)        </span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_12          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2)        </span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_13          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_0)        </span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_14          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_1)        </span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_15          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_1 | RCC_DCKCFGR_PLLI2SDIVR_0)        </span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_16          (RCC_DCKCFGR_PLLI2SDIVR_4)             </span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_17          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_0)        </span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_18          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_1)        </span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_19          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_1 | RCC_DCKCFGR_PLLI2SDIVR_0)        </span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_20          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_2)        </span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_21          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_0)        </span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_22          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_1)        </span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_23          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_1 | RCC_DCKCFGR_PLLI2SDIVR_0)        </span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_24          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3)        </span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_25          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_0)        </span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_26          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_1)        </span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_27          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_1 | RCC_DCKCFGR_PLLI2SDIVR_0)        </span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_28          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2)        </span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_29          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_0)        </span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_30          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_1)        </span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVR_DIV_31          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_1 | RCC_DCKCFGR_PLLI2SDIVR_0)        </span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_PLLI2SDIVR */</span><span class="preprocessor"></span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SR_DIV_2              RCC_PLLI2SCFGR_PLLI2SR_1                                     </span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SR_DIV_3              (RCC_PLLI2SCFGR_PLLI2SR_1 | RCC_PLLI2SCFGR_PLLI2SR_0)        </span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SR_DIV_4              RCC_PLLI2SCFGR_PLLI2SR_2                                     </span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SR_DIV_5              (RCC_PLLI2SCFGR_PLLI2SR_2 | RCC_PLLI2SCFGR_PLLI2SR_0)        </span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SR_DIV_6              (RCC_PLLI2SCFGR_PLLI2SR_2 | RCC_PLLI2SCFGR_PLLI2SR_1)        </span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SR_DIV_7              (RCC_PLLI2SCFGR_PLLI2SR_2 | RCC_PLLI2SCFGR_PLLI2SR_1 | RCC_PLLI2SCFGR_PLLI2SR_0)        </span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2SCFGR_PLLI2SP)</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SP_DIV_2              0x00000000U            </span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SP_DIV_4              RCC_PLLI2SCFGR_PLLI2SP_0        </span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SP_DIV_6              RCC_PLLI2SCFGR_PLLI2SP_1        </span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SP_DIV_8              (RCC_PLLI2SCFGR_PLLI2SP_1 | RCC_PLLI2SCFGR_PLLI2SP_0)        </span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2SCFGR_PLLI2SP */</span><span class="preprocessor"></span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI_SUPPORT)</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAICFGR_PLLSAIM)</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_2             (RCC_PLLSAICFGR_PLLSAIM_1) </span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_3             (RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_4             (RCC_PLLSAICFGR_PLLSAIM_2) </span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_5             (RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_6             (RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1) </span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_7             (RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_8             (RCC_PLLSAICFGR_PLLSAIM_3) </span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_9             (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_10            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_1) </span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_11            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_12            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2) </span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_13            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_14            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1) </span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_15            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_16            (RCC_PLLSAICFGR_PLLSAIM_4) </span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_17            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_18            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_1) </span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_19            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_20            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2) </span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_21            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_22            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1) </span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_23            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_24            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3) </span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_25            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_26            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_1) </span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_27            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_28            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2) </span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_29            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_30            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1) </span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_31            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_32            (RCC_PLLSAICFGR_PLLSAIM_5) </span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_33            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_34            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_1) </span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_35            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_36            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_2) </span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_37            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_38            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1) </span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_39            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_40            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3) </span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_41            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_42            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_1) </span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_43            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_44            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2) </span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_45            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_46            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1) </span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_47            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_48            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4) </span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_49            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_50            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_1) </span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_51            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_52            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2) </span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_53            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_54            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1) </span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_55            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_56            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3) </span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_57            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_58            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_1) </span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_59            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_60            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2) </span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_61            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_62            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1) </span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_63            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) </span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_2              LL_RCC_PLLM_DIV_2      </span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_3              LL_RCC_PLLM_DIV_3      </span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_4              LL_RCC_PLLM_DIV_4      </span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_5              LL_RCC_PLLM_DIV_5      </span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_6              LL_RCC_PLLM_DIV_6      </span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_7              LL_RCC_PLLM_DIV_7      </span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_8              LL_RCC_PLLM_DIV_8      </span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_9              LL_RCC_PLLM_DIV_9      </span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_10             LL_RCC_PLLM_DIV_10     </span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_11             LL_RCC_PLLM_DIV_11     </span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_12             LL_RCC_PLLM_DIV_12     </span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_13             LL_RCC_PLLM_DIV_13     </span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_14             LL_RCC_PLLM_DIV_14     </span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_15             LL_RCC_PLLM_DIV_15     </span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_16             LL_RCC_PLLM_DIV_16     </span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_17             LL_RCC_PLLM_DIV_17     </span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_18             LL_RCC_PLLM_DIV_18     </span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_19             LL_RCC_PLLM_DIV_19     </span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_20             LL_RCC_PLLM_DIV_20     </span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_21             LL_RCC_PLLM_DIV_21     </span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_22             LL_RCC_PLLM_DIV_22     </span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_23             LL_RCC_PLLM_DIV_23     </span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_24             LL_RCC_PLLM_DIV_24     </span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_25             LL_RCC_PLLM_DIV_25     </span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_26             LL_RCC_PLLM_DIV_26     </span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_27             LL_RCC_PLLM_DIV_27     </span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_28             LL_RCC_PLLM_DIV_28     </span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_29             LL_RCC_PLLM_DIV_29     </span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_30             LL_RCC_PLLM_DIV_30     </span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_31             LL_RCC_PLLM_DIV_31     </span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_32             LL_RCC_PLLM_DIV_32     </span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_33             LL_RCC_PLLM_DIV_33     </span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_34             LL_RCC_PLLM_DIV_34     </span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_35             LL_RCC_PLLM_DIV_35     </span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_36             LL_RCC_PLLM_DIV_36     </span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_37             LL_RCC_PLLM_DIV_37     </span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_38             LL_RCC_PLLM_DIV_38     </span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_39             LL_RCC_PLLM_DIV_39     </span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_40             LL_RCC_PLLM_DIV_40     </span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_41             LL_RCC_PLLM_DIV_41     </span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_42             LL_RCC_PLLM_DIV_42     </span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_43             LL_RCC_PLLM_DIV_43     </span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_44             LL_RCC_PLLM_DIV_44     </span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_45             LL_RCC_PLLM_DIV_45     </span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_46             LL_RCC_PLLM_DIV_46     </span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_47             LL_RCC_PLLM_DIV_47     </span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_48             LL_RCC_PLLM_DIV_48     </span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_49             LL_RCC_PLLM_DIV_49     </span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_50             LL_RCC_PLLM_DIV_50     </span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_51             LL_RCC_PLLM_DIV_51     </span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_52             LL_RCC_PLLM_DIV_52     </span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_53             LL_RCC_PLLM_DIV_53     </span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_54             LL_RCC_PLLM_DIV_54     </span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_55             LL_RCC_PLLM_DIV_55     </span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_56             LL_RCC_PLLM_DIV_56     </span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_57             LL_RCC_PLLM_DIV_57     </span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_58             LL_RCC_PLLM_DIV_58     </span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_59             LL_RCC_PLLM_DIV_59     </span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_60             LL_RCC_PLLM_DIV_60     </span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_61             LL_RCC_PLLM_DIV_61     </span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_62             LL_RCC_PLLM_DIV_62     </span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIM_DIV_63             LL_RCC_PLLM_DIV_63     </span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAICFGR_PLLSAIM */</span><span class="preprocessor"></span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_2              RCC_PLLSAICFGR_PLLSAIQ_1        </span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_3              (RCC_PLLSAICFGR_PLLSAIQ_1 | RCC_PLLSAICFGR_PLLSAIQ_0)        </span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_4              RCC_PLLSAICFGR_PLLSAIQ_2        </span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_5              (RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_0)        </span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_6              (RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_1)        </span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_7              (RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_1 | RCC_PLLSAICFGR_PLLSAIQ_0)        </span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_8              RCC_PLLSAICFGR_PLLSAIQ_3        </span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_9              (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_0)        </span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_10             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_1)        </span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_11             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_1 | RCC_PLLSAICFGR_PLLSAIQ_0)        </span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_12             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_2)        </span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_13             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_0)        </span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_14             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_1)        </span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_15             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_1 | RCC_PLLSAICFGR_PLLSAIQ_0)        </span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_PLLSAIDIVQ)</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_1           0x00000000U               </span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_2           RCC_DCKCFGR_PLLSAIDIVQ_0          </span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_3           RCC_DCKCFGR_PLLSAIDIVQ_1          </span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_4           (RCC_DCKCFGR_PLLSAIDIVQ_1 | RCC_DCKCFGR_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_5           RCC_DCKCFGR_PLLSAIDIVQ_2          </span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_6           (RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_7           (RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_1)        </span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_8           (RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_1 | RCC_DCKCFGR_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_9           RCC_DCKCFGR_PLLSAIDIVQ_3          </span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_10          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_11          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_1)        </span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_12          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_1 | RCC_DCKCFGR_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_13          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2)        </span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_14          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_15          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_1)        </span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_16          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_1 | RCC_DCKCFGR_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_17          RCC_DCKCFGR_PLLSAIDIVQ_4         </span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_18          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_19          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_1)        </span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_20          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_1 | RCC_DCKCFGR_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_21          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_2)        </span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_22          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_23          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_1)        </span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_24          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_1 | RCC_DCKCFGR_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_25          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3)        </span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_26          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_27          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_1)        </span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_28          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_1 | RCC_DCKCFGR_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_29          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2)        </span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_30          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_31          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_1)        </span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_32          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_1 | RCC_DCKCFGR_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_PLLSAIDIVQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAICFGR_PLLSAIR)</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIR_DIV_2              RCC_PLLSAICFGR_PLLSAIR_1                                     </span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIR_DIV_3              (RCC_PLLSAICFGR_PLLSAIR_1 | RCC_PLLSAICFGR_PLLSAIR_0)        </span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIR_DIV_4              RCC_PLLSAICFGR_PLLSAIR_2                                     </span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIR_DIV_5              (RCC_PLLSAICFGR_PLLSAIR_2 | RCC_PLLSAICFGR_PLLSAIR_0)        </span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIR_DIV_6              (RCC_PLLSAICFGR_PLLSAIR_2 | RCC_PLLSAICFGR_PLLSAIR_1)        </span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIR_DIV_7              (RCC_PLLSAICFGR_PLLSAIR_2 | RCC_PLLSAICFGR_PLLSAIR_1 | RCC_PLLSAICFGR_PLLSAIR_0)        </span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAICFGR_PLLSAIR */</span><span class="preprocessor"></span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_PLLSAIDIVR)</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVR_DIV_2           0x00000000U             </span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVR_DIV_4           RCC_DCKCFGR_PLLSAIDIVR_0        </span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVR_DIV_8           RCC_DCKCFGR_PLLSAIDIVR_1        </span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVR_DIV_16          (RCC_DCKCFGR_PLLSAIDIVR_1 | RCC_DCKCFGR_PLLSAIDIVR_0)        </span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_PLLSAIDIVR */</span><span class="preprocessor"></span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAICFGR_PLLSAIP)</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIP_DIV_2              0x00000000U               </span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIP_DIV_4              RCC_PLLSAICFGR_PLLSAIP_0        </span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIP_DIV_6              RCC_PLLSAICFGR_PLLSAIP_1        </span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIP_DIV_8              (RCC_PLLSAICFGR_PLLSAIP_1 | RCC_PLLSAICFGR_PLLSAIP_0)        </span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAICFGR_PLLSAIP */</span><span class="preprocessor"></span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">#define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC-&gt;__REG__, (__VALUE__))</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define LL_RCC_ReadReg(__REG__) READ_REG(RCC-&gt;__REG__)</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__) / (__PLLM__) * (__PLLN__) / \</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">                   ((((__PLLP__) &gt;&gt; RCC_PLLCFGR_PLLP_Pos ) + 1U) * 2U))</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#if defined(RCC_PLLR_SYSCLK_SUPPORT)</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLRCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) / (__PLLM__) * (__PLLN__) / \</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">                   ((__PLLR__) &gt;&gt; RCC_PLLCFGR_PLLR_Pos ))</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLR_SYSCLK_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ__) / (__PLLM__) * (__PLLN__) / \</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">                   ((__PLLQ__) &gt;&gt; RCC_PLLCFGR_PLLQ_Pos ))</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_DSI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) / (__PLLM__) * (__PLLN__) / \</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">                   ((__PLLR__) &gt;&gt; RCC_PLLCFGR_PLLR_Pos ))</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">#if defined(RCC_PLLR_I2S_CLKSOURCE_SUPPORT)</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_I2S_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) / (__PLLM__) * (__PLLN__) / \</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">                   ((__PLLR__) &gt;&gt; RCC_PLLCFGR_PLLR_Pos ))</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLR_I2S_CLKSOURCE_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#if defined(SPDIFRX)</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_SPDIFRX_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) / (__PLLM__) * (__PLLN__) / \</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">                   ((__PLLR__) &gt;&gt; RCC_PLLCFGR_PLLR_Pos ))</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SPDIFRX */</span><span class="preprocessor"></span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor">#if defined(RCC_PLLCFGR_PLLR)</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor">#if defined(SAI1)</span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_PLLDIVR)</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__, __PLLDIVR__) (((__INPUTFREQ__) / (__PLLM__) * (__PLLN__) / \</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor">                   ((__PLLR__) &gt;&gt; RCC_PLLCFGR_PLLR_Pos )) / ((__PLLDIVR__) &gt;&gt; RCC_DCKCFGR_PLLDIVR_Pos ))</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) / (__PLLM__) * (__PLLN__) / \</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor">                   ((__PLLR__) &gt;&gt; RCC_PLLCFGR_PLLR_Pos ))</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_PLLDIVR */</span><span class="preprocessor"></span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SAI1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLCFGR_PLLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI_SUPPORT)</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAIN__, __PLLSAIQ__, __PLLSAIDIVQ__) (((__INPUTFREQ__) / (__PLLM__)) * (__PLLSAIN__) / \</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor">                   (((__PLLSAIQ__) &gt;&gt; RCC_PLLSAICFGR_PLLSAIQ_Pos) * (((__PLLSAIDIVQ__) &gt;&gt; RCC_DCKCFGR_PLLSAIDIVQ_Pos) + 1U)))</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAICFGR_PLLSAIP)</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAIN__, __PLLSAIP__) (((__INPUTFREQ__) / (__PLLM__)) * (__PLLSAIN__) / \</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="preprocessor">                   ((((__PLLSAIP__) &gt;&gt; RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) * 2U))</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAICFGR_PLLSAIP */</span><span class="preprocessor"></span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI_LTDC_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAIN__, __PLLSAIR__, __PLLSAIDIVR__) (((__INPUTFREQ__) / (__PLLM__)) * (__PLLSAIN__) / \</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor">                   (((__PLLSAIR__) &gt;&gt; RCC_PLLSAICFGR_PLLSAIR_Pos) * (aRCC_PLLSAIDIVRPrescTable[(__PLLSAIDIVR__) &gt;&gt; RCC_DCKCFGR_PLLSAIDIVR_Pos])))</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_PLLI2SDIVQ) || defined(RCC_DCKCFGR_PLLI2SDIVR)</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_PLLI2SDIVQ)</span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLI2S_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SQ_R__, __PLLI2SDIVQ_R__) (((__INPUTFREQ__) / (__PLLM__)) * (__PLLI2SN__) / \</span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor">                   (((__PLLI2SQ_R__) &gt;&gt; RCC_PLLI2SCFGR_PLLI2SQ_Pos) * (((__PLLI2SDIVQ_R__) &gt;&gt; RCC_DCKCFGR_PLLI2SDIVQ_Pos) + 1U)))</span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLI2S_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SQ_R__, __PLLI2SDIVQ_R__) (((__INPUTFREQ__) / (__PLLM__)) * (__PLLI2SN__) / \</span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="preprocessor">                   (((__PLLI2SQ_R__) &gt;&gt; RCC_PLLI2SCFGR_PLLI2SR_Pos) * ((__PLLI2SDIVQ_R__) &gt;&gt; RCC_DCKCFGR_PLLI2SDIVR_Pos)))</span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_PLLI2SDIVQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_PLLI2SDIVQ || RCC_DCKCFGR_PLLI2SDIVR */</span><span class="preprocessor"></span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#if defined(SPDIFRX)</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLI2S_SPDIFRX_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SP__) (((__INPUTFREQ__) / (__PLLM__)) * (__PLLI2SN__) / \</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor">                   ((((__PLLI2SP__) &gt;&gt; RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) * 2U))</span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SPDIFRX */</span><span class="preprocessor"></span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLI2S_I2S_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SR__) (((__INPUTFREQ__) / (__PLLM__)) * (__PLLI2SN__) / \</span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="preprocessor">                   ((__PLLI2SR__) &gt;&gt; RCC_PLLI2SCFGR_PLLI2SR_Pos))</span></div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2SCFGR_PLLI2SQ) &amp;&amp; !defined(RCC_DCKCFGR_PLLI2SDIVQ)</span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLI2S_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SQ__) (((__INPUTFREQ__) / (__PLLM__)) * (__PLLI2SN__) / \</span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">                   ((__PLLI2SQ__) &gt;&gt; RCC_PLLI2SCFGR_PLLI2SQ_Pos))</span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;</div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2SCFGR_PLLI2SQ &amp;&amp; !RCC_DCKCFGR_PLLI2SDIVQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) &gt;&gt; AHBPrescTable[((__AHBPRESCALER__) &amp; RCC_CFGR_HPRE) &gt;&gt;  RCC_CFGR_HPRE_Pos])</span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB1PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE1_Pos])</span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;</div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB2PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE2_Pos])</span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_e.html#gac9185c0d34b7774d5c5b96c2799ae776"> 2937</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___h_s_e.html#gac9185c0d34b7774d5c5b96c2799ae776">LL_RCC_HSE_EnableCSS</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;{</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;  SET_BIT(RCC-&gt;CR, RCC_CR_CSSON);</div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;}</div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;</div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_e.html#gabe89f332b1d8d6be385e0ac742102faf"> 2947</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___h_s_e.html#gabe89f332b1d8d6be385e0ac742102faf">LL_RCC_HSE_EnableBypass</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;{</div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;  SET_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;}</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;</div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_e.html#ga3ff0a43387450b9e82bdc850c3d85c77"> 2957</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___h_s_e.html#ga3ff0a43387450b9e82bdc850c3d85c77">LL_RCC_HSE_DisableBypass</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;{</div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;  CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);</div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;}</div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;</div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_e.html#ga03f1df72bbbe1079a10d290e01797afc"> 2967</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___h_s_e.html#ga03f1df72bbbe1079a10d290e01797afc">LL_RCC_HSE_Enable</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;{</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;  SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;}</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;</div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_e.html#gacb26387b241a14f93d1d8310aff74078"> 2977</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___h_s_e.html#gacb26387b241a14f93d1d8310aff74078">LL_RCC_HSE_Disable</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;{</div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;  CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;}</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;</div><div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_e.html#ga6e974a4c506e1983f3cc34031473037e"> 2987</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___h_s_e.html#ga6e974a4c506e1983f3cc34031473037e">LL_RCC_HSE_IsReady</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;{</div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));</div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;}</div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;</div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_i.html#ga7df3a3681aaf5d6fffc190698e66fbc6"> 3005</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___h_s_i.html#ga7df3a3681aaf5d6fffc190698e66fbc6">LL_RCC_HSI_Enable</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;{</div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;  SET_BIT(RCC-&gt;CR, RCC_CR_HSION);</div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;}</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;</div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_i.html#ga7378e93867ba13383054e284b8ec4b46"> 3015</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___h_s_i.html#ga7378e93867ba13383054e284b8ec4b46">LL_RCC_HSI_Disable</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;{</div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;  CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSION);</div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;}</div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;</div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_i.html#ga80b799f34d7a32793c6298c66034e65f"> 3025</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___h_s_i.html#ga80b799f34d7a32793c6298c66034e65f">LL_RCC_HSI_IsReady</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;{</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));</div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;}</div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;</div><div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_i.html#ga944e422d8e8429f77f68216f00017cd1"> 3037</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___h_s_i.html#ga944e422d8e8429f77f68216f00017cd1">LL_RCC_HSI_GetCalibration</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;{</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CR, RCC_CR_HSICAL) &gt;&gt; RCC_CR_HSICAL_Pos);</div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;}</div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;</div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_i.html#gae8cfa820b4109a38cad940831419719d"> 3051</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___h_s_i.html#gae8cfa820b4109a38cad940831419719d">LL_RCC_HSI_SetCalibTrimming</a>(uint32_t Value)</div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;{</div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;  MODIFY_REG(RCC-&gt;CR, RCC_CR_HSITRIM, Value &lt;&lt; RCC_CR_HSITRIM_Pos);</div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;}</div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;</div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_i.html#gaf5a3798ae9bf99631ec710e5e5978d4e"> 3061</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___h_s_i.html#gaf5a3798ae9bf99631ec710e5e5978d4e">LL_RCC_HSI_GetCalibTrimming</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;{</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CR, RCC_CR_HSITRIM) &gt;&gt; RCC_CR_HSITRIM_Pos);</div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;}</div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;</div><div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_e.html#ga936246430a6af1b5655b1b7c9173c36a"> 3079</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___l_s_e.html#ga936246430a6af1b5655b1b7c9173c36a">LL_RCC_LSE_Enable</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;{</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;  SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);</div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;}</div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;</div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_e.html#ga2d7d65f46d5f2a53e20aee053a20e432"> 3089</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___l_s_e.html#ga2d7d65f46d5f2a53e20aee053a20e432">LL_RCC_LSE_Disable</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;{</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;  CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;}</div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;</div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_e.html#ga6549e6703b0b96fc154f7b014961f890"> 3099</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___l_s_e.html#ga6549e6703b0b96fc154f7b014961f890">LL_RCC_LSE_EnableBypass</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;{</div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;  SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;}</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;</div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_e.html#gae6dd89879b0a57f02d7fea00ed894844"> 3109</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___l_s_e.html#gae6dd89879b0a57f02d7fea00ed894844">LL_RCC_LSE_DisableBypass</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;{</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;  CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);</div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;}</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;</div><div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_e.html#gae7753068082fb56a76c8dd718d8ab7c1"> 3119</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___l_s_e.html#gae7753068082fb56a76c8dd718d8ab7c1">LL_RCC_LSE_IsReady</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;{</div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));</div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;}</div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;</div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="preprocessor">#if defined(RCC_BDCR_LSEMOD)</span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;</div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_e.html#gab241e39dd467e6193c7689d90109e740"> 3131</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___l_s_e.html#gab241e39dd467e6193c7689d90109e740">LL_RCC_LSE_EnableHighDriveMode</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;{</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;  SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEMOD);</div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;}</div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;</div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_e.html#gac172d4ab6c517ee7921d277d35c914a8"> 3142</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___l_s_e.html#gac172d4ab6c517ee7921d277d35c914a8">LL_RCC_LSE_DisableHighDriveMode</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;{</div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;  CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEMOD);</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;}</div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_BDCR_LSEMOD */</span><span class="preprocessor"></span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;</div><div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_i.html#ga4165b73b9d05a0b0ebf283acc6db2f35"> 3161</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___l_s_i.html#ga4165b73b9d05a0b0ebf283acc6db2f35">LL_RCC_LSI_Enable</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;{</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;  SET_BIT(RCC-&gt;CSR, RCC_CSR_LSION);</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;}</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;</div><div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_i.html#gaf5e7ebb7d4d7c88df0dbd9293e6a685b"> 3171</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___l_s_i.html#gaf5e7ebb7d4d7c88df0dbd9293e6a685b">LL_RCC_LSI_Disable</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;{</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;  CLEAR_BIT(RCC-&gt;CSR, RCC_CSR_LSION);</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;}</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;</div><div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_i.html#gaa7661c6b0a8edd9d0f4466b22b11aae2"> 3181</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___l_s_i.html#gaa7661c6b0a8edd9d0f4466b22b11aae2">LL_RCC_LSI_IsReady</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;{</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;}</div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;</div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___system.html#gade07cf0061a8196c45276d7d87caa74e"> 3206</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___system.html#gade07cf0061a8196c45276d7d87caa74e">LL_RCC_SetSysClkSource</a>(uint32_t Source)</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;{</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_SW, Source);</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;}</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;</div><div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___system.html#ga46141696cad09a131c4a0d6d799269aa"> 3222</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___system.html#ga46141696cad09a131c4a0d6d799269aa">LL_RCC_GetSysClkSource</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;{</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_SWS));</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;}</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;</div><div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___system.html#ga2e26a68b86dfe285aabaa5d6707086e4"> 3242</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___system.html#ga2e26a68b86dfe285aabaa5d6707086e4">LL_RCC_SetAHBPrescaler</a>(uint32_t Prescaler)</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;{</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_HPRE, Prescaler);</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;}</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;</div><div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___system.html#ga7a644ead8a37cf74b0544d45db576285"> 3258</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___system.html#ga7a644ead8a37cf74b0544d45db576285">LL_RCC_SetAPB1Prescaler</a>(uint32_t Prescaler)</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;{</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_PPRE1, Prescaler);</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;}</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;</div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___system.html#gaa1ff004532ea545d151b41b6820b7cf4"> 3274</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___system.html#gaa1ff004532ea545d151b41b6820b7cf4">LL_RCC_SetAPB2Prescaler</a>(uint32_t Prescaler)</div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;{</div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_PPRE2, Prescaler);</div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;}</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;</div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___system.html#ga19c9cd16c74bf79bc08e75e1a182d98b"> 3293</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___system.html#ga19c9cd16c74bf79bc08e75e1a182d98b">LL_RCC_GetAHBPrescaler</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;{</div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_HPRE));</div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;}</div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;</div><div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___system.html#ga0c3940f271ef48caf597abe88668ecf1"> 3308</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___system.html#ga0c3940f271ef48caf597abe88668ecf1">LL_RCC_GetAPB1Prescaler</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;{</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_PPRE1));</div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;}</div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;</div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___system.html#gae36073790d83b6245c874b3f61cca3f3"> 3323</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___system.html#gae36073790d83b6245c874b3f61cca3f3">LL_RCC_GetAPB2Prescaler</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;{</div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_PPRE2));</div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;}</div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;</div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_MCO1EN)</span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;</div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___m_c_o.html#gae252645899cd0a7c5c06a3c7724c1f9a"> 3342</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___m_c_o.html#gae252645899cd0a7c5c06a3c7724c1f9a">LL_RCC_MCO1_Enable</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;{</div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;  SET_BIT(RCC-&gt;CFGR, RCC_CFGR_MCO1EN);</div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;}</div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;</div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___m_c_o.html#ga58fd0f06614365ce4a1197d25b429b13"> 3352</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___m_c_o.html#ga58fd0f06614365ce4a1197d25b429b13">LL_RCC_MCO1_Disable</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;{</div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;  CLEAR_BIT(RCC-&gt;CFGR, RCC_CFGR_MCO1EN);</div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;}</div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCO1EN */</span><span class="preprocessor"></span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;</div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_MCO2EN)</span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;</div><div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___m_c_o.html#ga0d5e1e621a3c7b3062f3ae771c15e168"> 3364</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___m_c_o.html#ga0d5e1e621a3c7b3062f3ae771c15e168">LL_RCC_MCO2_Enable</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;{</div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;  SET_BIT(RCC-&gt;CFGR, RCC_CFGR_MCO2EN);</div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;}</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;</div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___m_c_o.html#gab6a8027433766ca59fe1182a94a26be0"> 3374</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___m_c_o.html#gab6a8027433766ca59fe1182a94a26be0">LL_RCC_MCO2_Disable</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;{</div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;  CLEAR_BIT(RCC-&gt;CFGR, RCC_CFGR_MCO2EN);</div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;}</div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCO2EN */</span><span class="preprocessor"></span></div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;</div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___m_c_o.html#ga531fbb087ed71e95a1c47c848fad6638"> 3408</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___m_c_o.html#ga531fbb087ed71e95a1c47c848fad6638">LL_RCC_ConfigMCO</a>(uint32_t MCOxSource, uint32_t MCOxPrescaler)</div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;{</div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;  MODIFY_REG(RCC-&gt;CFGR, (MCOxSource &amp; 0xFFFF0000U) | (MCOxPrescaler &amp; 0xFFFF0000U),  (MCOxSource &lt;&lt; 16U) | (MCOxPrescaler &lt;&lt; 16U));</div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;}</div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;</div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="preprocessor">#if defined(FMPI2C1)</span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;</div><div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gab3bb56b1887d0f75ee20f736f230f67c"> 3430</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gab3bb56b1887d0f75ee20f736f230f67c">LL_RCC_SetFMPI2CClockSource</a>(uint32_t FMPI2CxSource)</div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;{</div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL, FMPI2CxSource);</div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;}</div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FMPI2C1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;</div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor">#if defined(LPTIM1)</span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;</div><div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga8b8c19ec0e2ef7490fa7f1894fa2ec29"> 3447</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga8b8c19ec0e2ef7490fa7f1894fa2ec29">LL_RCC_SetLPTIMClockSource</a>(uint32_t LPTIMxSource)</div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;{</div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL, LPTIMxSource);</div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;}</div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LPTIM1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;</div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="preprocessor">#if defined(SAI1)</span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;</div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga40076a8498dfb238311e64e035ebf352"> 3483</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga40076a8498dfb238311e64e035ebf352">LL_RCC_SetSAIClockSource</a>(uint32_t SAIxSource)</div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;{</div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR, (SAIxSource &amp; 0xFFFF0000U), (SAIxSource &lt;&lt; 16U));</div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;}</div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SAI1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;</div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_SDIOSEL) || defined(RCC_DCKCFGR2_SDIOSEL)</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;</div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga0344abc2bd16d41bb7fee620c3023356"> 3499</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga0344abc2bd16d41bb7fee620c3023356">LL_RCC_SetSDIOClockSource</a>(uint32_t SDIOxSource)</div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;{</div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_SDIOSEL)</span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SDIOSEL, SDIOxSource);</div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDIOSEL, SDIOxSource);</div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_SDIOSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;}</div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_SDIOSEL || RCC_DCKCFGR2_SDIOSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;</div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)</span></div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;</div><div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabb84c4f999ecc96a0221556897ec5157"> 3522</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabb84c4f999ecc96a0221556897ec5157">LL_RCC_SetCK48MClockSource</a>(uint32_t CK48MxSource)</div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;{</div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_CK48MSEL)</span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CK48MSEL, CK48MxSource);</div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, CK48MxSource);</div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_CK48MSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;}</div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;</div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor">#if defined(RNG)</span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;</div><div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga84816623364baa5eedd967cc8a34cd97"> 3544</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga84816623364baa5eedd967cc8a34cd97">LL_RCC_SetRNGClockSource</a>(uint32_t RNGxSource)</div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;{</div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_CK48MSEL)</span></div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CK48MSEL, RNGxSource);</div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, RNGxSource);</div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_CK48MSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;}</div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RNG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;</div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB_OTG_HS)</span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;</div><div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabc995cb54503060fa5ddd21ac2050f0f"> 3567</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabc995cb54503060fa5ddd21ac2050f0f">LL_RCC_SetUSBClockSource</a>(uint32_t USBxSource)</div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;{</div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_CK48MSEL)</span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CK48MSEL, USBxSource);</div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, USBxSource);</div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_CK48MSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;}</div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB_OTG_HS */</span><span class="preprocessor"></span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;</div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">#if defined(CEC)</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;</div><div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gaf3b5c8d187cd34fa096352b3610eae19"> 3587</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gaf3b5c8d187cd34fa096352b3610eae19">LL_RCC_SetCECClockSource</a>(uint32_t Source)</div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;{</div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CECSEL, Source);</div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;}</div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;</div><div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gab6011d0b40ff6be229ece16f3bc077bc"> 3612</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gab6011d0b40ff6be229ece16f3bc077bc">LL_RCC_SetI2SClockSource</a>(uint32_t Source)</div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;{</div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_I2SSRC)</span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_I2SSRC, Source);</div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR, (Source &amp; 0xFFFF0000U), (Source &lt;&lt; 16U));</div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_I2SSRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;}</div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;</div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;</div><div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga2a67a4cd2451c454ac3570b235d6feaf"> 3630</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga2a67a4cd2451c454ac3570b235d6feaf">LL_RCC_SetDSIClockSource</a>(uint32_t Source)</div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;{</div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_DSISEL, Source);</div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;}</div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;</div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;</div><div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gae32945a2cb1390be4148b7167dcfe017"> 3650</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gae32945a2cb1390be4148b7167dcfe017">LL_RCC_SetDFSDMAudioClockSource</a>(uint32_t Source)</div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;{</div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR, (Source &amp; 0x0000FFFFU), (Source &gt;&gt; 16U));</div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;}</div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;</div><div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga9370d1d4c8699989d6eadc32f3245842"> 3667</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga9370d1d4c8699989d6eadc32f3245842">LL_RCC_SetDFSDMClockSource</a>(uint32_t Source)</div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;{</div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CKDFSDM1SEL, Source);</div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;}</div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;</div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="preprocessor">#if defined(SPDIFRX)</span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;</div><div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gae8094ddb005c04eb7ab50a8b61f221b2"> 3684</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gae8094ddb005c04eb7ab50a8b61f221b2">LL_RCC_SetSPDIFRXClockSource</a>(uint32_t SPDIFRXxSource)</div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;{</div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL, SPDIFRXxSource);</div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;}</div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SPDIFRX */</span><span class="preprocessor"></span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;</div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="preprocessor">#if defined(FMPI2C1)</span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;</div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gac627de1345e24ab8dcce8881b8f4d90d"> 3701</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gac627de1345e24ab8dcce8881b8f4d90d">LL_RCC_GetFMPI2CClockSource</a>(uint32_t FMPI2Cx)</div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;{</div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, FMPI2Cx));</div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;}</div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FMPI2C1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;</div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="preprocessor">#if defined(LPTIM1)</span></div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;</div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabc8d8c7f8d3660828000b0bbef9dacef"> 3719</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabc8d8c7f8d3660828000b0bbef9dacef">LL_RCC_GetLPTIMClockSource</a>(uint32_t LPTIMx)</div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;{</div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL));</div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;}</div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LPTIM1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;</div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="preprocessor">#if defined(SAI1)</span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;</div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga885fc4f302fc2c94d362c6f430c1f409"> 3761</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga885fc4f302fc2c94d362c6f430c1f409">LL_RCC_GetSAIClockSource</a>(uint32_t SAIx)</div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;{</div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR, SAIx) &gt;&gt; 16U | SAIx);</div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;}</div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SAI1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;</div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_SDIOSEL) || defined(RCC_DCKCFGR2_SDIOSEL)</span></div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;</div><div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gaa042660d28e3272fd1dc7bd4de6acb67"> 3778</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gaa042660d28e3272fd1dc7bd4de6acb67">LL_RCC_GetSDIOClockSource</a>(uint32_t SDIOx)</div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;{</div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_SDIOSEL)</span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR, SDIOx));</div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, SDIOx));</div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_SDIOSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;}</div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_SDIOSEL || RCC_DCKCFGR2_SDIOSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;</div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)</span></div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;</div><div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga1ad970e8f4158bdcbd4725c1d590394c"> 3802</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga1ad970e8f4158bdcbd4725c1d590394c">LL_RCC_GetCK48MClockSource</a>(uint32_t CK48Mx)</div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;{</div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_CK48MSEL)</span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR, CK48Mx));</div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, CK48Mx));</div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_CK48MSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;}</div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;</div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="preprocessor">#if defined(RNG)</span></div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;</div><div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga2d996455f1d3262334a768759c21dcb9"> 3825</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga2d996455f1d3262334a768759c21dcb9">LL_RCC_GetRNGClockSource</a>(uint32_t RNGx)</div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;{</div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_CK48MSEL)</span></div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR, RNGx));</div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RNGx));</div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_CK48MSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;}</div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RNG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;</div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB_OTG_HS)</span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;</div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gadd2971a16f3fb323324233cdc1c20f76"> 3849</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gadd2971a16f3fb323324233cdc1c20f76">LL_RCC_GetUSBClockSource</a>(uint32_t USBx)</div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;{</div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_CK48MSEL)</span></div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR, USBx));</div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, USBx));</div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_CK48MSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;}</div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB_OTG_HS */</span><span class="preprocessor"></span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;</div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="preprocessor">#if defined(CEC)</span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;</div><div class="line"><a name="l03870"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga8efc8002c3f3db4790d78052b90384d4"> 3870</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga8efc8002c3f3db4790d78052b90384d4">LL_RCC_GetCECClockSource</a>(uint32_t CECx)</div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;{</div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, CECx));</div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;}</div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;</div><div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga21a95ac87202467d9210b0cbdb3b1e96"> 3897</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga21a95ac87202467d9210b0cbdb3b1e96">LL_RCC_GetI2SClockSource</a>(uint32_t I2Sx)</div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;{</div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_I2SSRC)</span></div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, I2Sx));</div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR, I2Sx) &gt;&gt; 16U | I2Sx);</div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_I2SSRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;}</div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;</div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;</div><div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga377006e9145961c5c78715f0822afd63"> 3922</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga377006e9145961c5c78715f0822afd63">LL_RCC_GetDFSDMAudioClockSource</a>(uint32_t DFSDMx)</div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;{</div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR, DFSDMx) &lt;&lt; 16U | DFSDMx);</div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;}</div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;</div><div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga14dff69d0c79b289c2eca8a68e1a86a6"> 3941</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga14dff69d0c79b289c2eca8a68e1a86a6">LL_RCC_GetDFSDMClockSource</a>(uint32_t DFSDMx)</div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;{</div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR, DFSDMx));</div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;}</div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;</div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="preprocessor">#if defined(SPDIFRX)</span></div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;</div><div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga6dfe0acda0922b6bcdba120bafbdd468"> 3959</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga6dfe0acda0922b6bcdba120bafbdd468">LL_RCC_GetSPDIFRXClockSource</a>(uint32_t SPDIFRXx)</div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;{</div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, SPDIFRXx));</div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;}</div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SPDIFRX */</span><span class="preprocessor"></span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;</div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;</div><div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gafbae82d7966d64c90a73867f99d06a62"> 3975</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gafbae82d7966d64c90a73867f99d06a62">LL_RCC_GetDSIClockSource</a>(uint32_t DSIx)</div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;{</div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR, DSIx));</div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;}</div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;</div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___r_t_c.html#ga5916910fa30029f1741fa6835d23db6b"> 4002</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___r_t_c.html#ga5916910fa30029f1741fa6835d23db6b">LL_RCC_SetRTCClockSource</a>(uint32_t Source)</div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;{</div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;  MODIFY_REG(RCC-&gt;BDCR, RCC_BDCR_RTCSEL, Source);</div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;}</div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;</div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___r_t_c.html#ga2a628a30073b69f94c6141ecd58295d6"> 4016</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___r_t_c.html#ga2a628a30073b69f94c6141ecd58295d6">LL_RCC_GetRTCClockSource</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;{</div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCSEL));</div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;}</div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;</div><div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___r_t_c.html#gafd55bc3513e4b60cf5341efb57d49789"> 4026</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___r_t_c.html#gafd55bc3513e4b60cf5341efb57d49789">LL_RCC_EnableRTC</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;{</div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;  SET_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCEN);</div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;}</div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;</div><div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___r_t_c.html#gacb6141a9d0d986192babfb1b5b0849b5"> 4036</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___r_t_c.html#gacb6141a9d0d986192babfb1b5b0849b5">LL_RCC_DisableRTC</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;{</div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;  CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCEN);</div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;}</div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;</div><div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___r_t_c.html#ga47fad22a32a0f7132868e28289b16f88"> 4046</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___r_t_c.html#ga47fad22a32a0f7132868e28289b16f88">LL_RCC_IsEnabledRTC</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;{</div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN));</div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;}</div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;</div><div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___r_t_c.html#ga227a3b3aa0575d595313790175e76435"> 4056</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___r_t_c.html#ga227a3b3aa0575d595313790175e76435">LL_RCC_ForceBackupDomainReset</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;{</div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;  SET_BIT(RCC-&gt;BDCR, RCC_BDCR_BDRST);</div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;}</div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;</div><div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___r_t_c.html#gac52a1db0154301559c493145c3e5a37d"> 4066</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___r_t_c.html#gac52a1db0154301559c493145c3e5a37d">LL_RCC_ReleaseBackupDomainReset</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;{</div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;  CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_BDRST);</div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;}</div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;</div><div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___r_t_c.html#ga7853cc23bdfef92911674d17ba6f90a5"> 4108</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___r_t_c.html#ga7853cc23bdfef92911674d17ba6f90a5">LL_RCC_SetRTC_HSEPrescaler</a>(uint32_t Prescaler)</div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;{</div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_RTCPRE, Prescaler);</div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;}</div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;</div><div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___r_t_c.html#gaf18f9d91109af38992b999f234556ce6"> 4149</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___r_t_c.html#gaf18f9d91109af38992b999f234556ce6">LL_RCC_GetRTC_HSEPrescaler</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;{</div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_RTCPRE));</div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;}</div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;</div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_TIMPRE)</span></div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;</div><div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___t_i_m___c_l_o_c_k___p_r_e_s_c_a_l_e_r.html#ga924475b1dffb9d1da3ea0b71b40aa30a"> 4171</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___t_i_m___c_l_o_c_k___p_r_e_s_c_a_l_e_r.html#ga924475b1dffb9d1da3ea0b71b40aa30a">LL_RCC_SetTIMPrescaler</a>(uint32_t Prescaler)</div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;{</div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);</div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;}</div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;</div><div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___t_i_m___c_l_o_c_k___p_r_e_s_c_a_l_e_r.html#ga69da2e06366dea7e1bd97c074a4a223d"> 4183</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___t_i_m___c_l_o_c_k___p_r_e_s_c_a_l_e_r.html#ga69da2e06366dea7e1bd97c074a4a223d">LL_RCC_GetTIMPrescaler</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;{</div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_TIMPRE));</div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;}</div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;</div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_TIMPRE */</span><span class="preprocessor"></span></div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;</div><div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga86d714579aac9b2f9b3216b6825c369b"> 4202</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#ga86d714579aac9b2f9b3216b6825c369b">LL_RCC_PLL_Enable</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;{</div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;  SET_BIT(RCC-&gt;CR, RCC_CR_PLLON);</div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;}</div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;</div><div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga9e3b0e21f16147d992e0df9b87c410bd"> 4213</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#ga9e3b0e21f16147d992e0df9b87c410bd">LL_RCC_PLL_Disable</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;{</div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;  CLEAR_BIT(RCC-&gt;CR, RCC_CR_PLLON);</div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;}</div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;</div><div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga86334eeeb7d86032a1087bf1b0fb1860"> 4223</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#ga86334eeeb7d86032a1087bf1b0fb1860">LL_RCC_PLL_IsReady</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;{</div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));</div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;}</div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;</div><div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#gae44175d4b464a7abbe3f960510724edb"> 4322</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#gae44175d4b464a7abbe3f960510724edb">LL_RCC_PLL_ConfigDomain_SYS</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)</div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;{</div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,</div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;             Source | PLLM | PLLN &lt;&lt; RCC_PLLCFGR_PLLN_Pos);</div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);</div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="preprocessor">#if defined(RCC_PLLR_SYSCLK_SUPPORT)</span></div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);</div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLR_SYSCLK_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;}</div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;</div><div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga5073ee320f5b0711bba681f9364f46ec"> 4428</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#ga5073ee320f5b0711bba681f9364f46ec">LL_RCC_PLL_ConfigDomain_48M</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;{</div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLQ,</div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;             Source | PLLM | PLLN &lt;&lt; RCC_PLLCFGR_PLLN_Pos | PLLQ);</div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;}</div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;</div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;</div><div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#gafa7e8bcd46aef3a6dfec32846e94ab00"> 4521</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#gafa7e8bcd46aef3a6dfec32846e94ab00">LL_RCC_PLL_ConfigDomain_DSI</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;{</div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,</div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;             Source | PLLM | PLLN &lt;&lt; RCC_PLLCFGR_PLLN_Pos | PLLR);</div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;}</div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;</div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="preprocessor">#if defined(RCC_PLLR_I2S_CLKSOURCE_SUPPORT)</span></div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;</div><div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga0bc7679857ae669f63a83ba06779ba5f"> 4615</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#ga0bc7679857ae669f63a83ba06779ba5f">LL_RCC_PLL_ConfigDomain_I2S</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;{</div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,</div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;             Source | PLLM | PLLN &lt;&lt; RCC_PLLCFGR_PLLN_Pos | PLLR);</div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;}</div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLR_I2S_CLKSOURCE_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;</div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="preprocessor">#if defined(SPDIFRX)</span></div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;</div><div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga16fc5919ec0b304f9d232312cb73ee06"> 4709</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#ga16fc5919ec0b304f9d232312cb73ee06">LL_RCC_PLL_ConfigDomain_SPDIFRX</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;{</div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,</div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;             Source | PLLM | PLLN &lt;&lt; RCC_PLLCFGR_PLLN_Pos | PLLR);</div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;}</div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SPDIFRX */</span><span class="preprocessor"></span></div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;</div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="preprocessor">#if defined(RCC_PLLCFGR_PLLR)</span></div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="preprocessor">#if defined(SAI1)</span></div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;</div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_PLLDIVR)</span></div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#gadb1d91e68871bf9a60fae6ac9b282354">LL_RCC_PLL_ConfigDomain_SAI</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR, uint32_t PLLDIVR)</div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#gadb1d91e68871bf9a60fae6ac9b282354">LL_RCC_PLL_ConfigDomain_SAI</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_PLLDIVR */</span><span class="preprocessor"></span></div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;{</div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,</div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;             Source | PLLM | PLLN &lt;&lt; RCC_PLLCFGR_PLLN_Pos | PLLR);</div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_PLLDIVR)</span></div><div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLDIVR, PLLDIVR);</div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_PLLDIVR */</span><span class="preprocessor"></span></div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;}</div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SAI1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLCFGR_PLLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;</div><div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0"> 4862</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0">LL_RCC_PLL_SetMainSource</a>(uint32_t PLLSource)</div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;{</div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSource);</div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;}</div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;</div><div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga9d9b3802b37694ec9290e80438637a85"> 4874</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#ga9d9b3802b37694ec9290e80438637a85">LL_RCC_PLL_GetMainSource</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;{</div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC));</div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;}</div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;</div><div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#gad6a634beb13d8d21b62ba996eeab53c4"> 4886</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#gad6a634beb13d8d21b62ba996eeab53c4">LL_RCC_PLL_GetN</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;{</div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLN) &gt;&gt;  RCC_PLLCFGR_PLLN_Pos);</div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;}</div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;</div><div class="line"><a name="l04900"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga99fe1b554c8f04d8fed520689c3ec3b8"> 4900</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#ga99fe1b554c8f04d8fed520689c3ec3b8">LL_RCC_PLL_GetP</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;{</div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLP));</div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;}</div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;</div><div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga2fa76fbe2c7f4db07eee43dc259c53fd"> 4925</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#ga2fa76fbe2c7f4db07eee43dc259c53fd">LL_RCC_PLL_GetQ</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;{</div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLQ));</div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;}</div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;</div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="preprocessor">#if defined(RCC_PLLCFGR_PLLR)</span></div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;</div><div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#gab2eda08d7c23715c04620e5dfac0fd1d"> 4943</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#gab2eda08d7c23715c04620e5dfac0fd1d">LL_RCC_PLL_GetR</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;{</div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLR));</div><div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;}</div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLCFGR_PLLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;</div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_PLLDIVR)</span></div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;</div><div class="line"><a name="l04987"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga049fe040a7843b5439d84febd93fc16a"> 4987</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#ga049fe040a7843b5439d84febd93fc16a">LL_RCC_PLL_GetDIVR</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;{</div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLDIVR));</div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;}</div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_PLLDIVR */</span><span class="preprocessor"></span></div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;</div><div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga0d5975a2bb7111ff9dc46cfbffd3d832"> 5060</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#ga0d5975a2bb7111ff9dc46cfbffd3d832">LL_RCC_PLL_GetDivider</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;{</div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLM));</div><div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;}</div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;</div><div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga0b51d68f01a43ecea2bee6ea8978624e"> 5078</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#ga0b51d68f01a43ecea2bee6ea8978624e">LL_RCC_PLL_ConfigSpreadSpectrum</a>(uint32_t Mod, uint32_t Inc, uint32_t Sel)</div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;{</div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;  MODIFY_REG(RCC-&gt;SSCGR, RCC_SSCGR_MODPER | RCC_SSCGR_INCSTEP | RCC_SSCGR_SPREADSEL, Mod | (Inc &lt;&lt; RCC_SSCGR_INCSTEP_Pos) | Sel);</div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;}</div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;</div><div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga28e0f2c312d37c19ad2b8c7e16f283d9"> 5088</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#ga28e0f2c312d37c19ad2b8c7e16f283d9">LL_RCC_PLL_GetPeriodModulation</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;{</div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;SSCGR, RCC_SSCGR_MODPER));</div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;}</div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;</div><div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#gacb62ce647f2ad68b697a6e3dd13e4a7c"> 5099</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#gacb62ce647f2ad68b697a6e3dd13e4a7c">LL_RCC_PLL_GetStepIncrementation</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;{</div><div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;SSCGR, RCC_SSCGR_INCSTEP) &gt;&gt; RCC_SSCGR_INCSTEP_Pos);</div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;}</div><div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;</div><div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#gab15a0d54c79c43ddb8bc7c76cde28e11"> 5112</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#gab15a0d54c79c43ddb8bc7c76cde28e11">LL_RCC_PLL_GetSpreadSelection</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;{</div><div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;SSCGR, RCC_SSCGR_SPREADSEL));</div><div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;}</div><div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;</div><div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga1c2aed1252978b55d5d06838140f044c"> 5122</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#ga1c2aed1252978b55d5d06838140f044c">LL_RCC_PLL_SpreadSpectrum_Enable</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;{</div><div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;  SET_BIT(RCC-&gt;SSCGR, RCC_SSCGR_SSCGEN);</div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;}</div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;</div><div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga409fda1bc41ac93fba4ae3a7b94f9170"> 5132</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l.html#ga409fda1bc41ac93fba4ae3a7b94f9170">LL_RCC_PLL_SpreadSpectrum_Disable</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;{</div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;  CLEAR_BIT(RCC-&gt;SSCGR, RCC_SSCGR_SSCGEN);</div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;}</div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;</div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;</div><div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga6638841ef4f19d87c1ad17b235a34f63"> 5151</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga6638841ef4f19d87c1ad17b235a34f63">LL_RCC_PLLI2S_Enable</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;{</div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;  SET_BIT(RCC-&gt;CR, RCC_CR_PLLI2SON);</div><div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;}</div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;</div><div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gaf968beb4a33f098582b54fe64d5bff71"> 5161</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gaf968beb4a33f098582b54fe64d5bff71">LL_RCC_PLLI2S_Disable</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;{</div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;  CLEAR_BIT(RCC-&gt;CR, RCC_CR_PLLI2SON);</div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;}</div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;</div><div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga08ca40d0e745e3845cd1ff378aebf299"> 5171</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga08ca40d0e745e3845cd1ff378aebf299">LL_RCC_PLLI2S_IsReady</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;{</div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CR, RCC_CR_PLLI2SRDY) == (RCC_CR_PLLI2SRDY));</div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;}</div><div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;</div><div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;<span class="preprocessor">#if (defined(RCC_DCKCFGR_PLLI2SDIVQ) || defined(RCC_DCKCFGR_PLLI2SDIVR))</span></div><div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;</div><div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga1cc063fa3120d7b725cb9db2a923a8ca"> 5355</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga1cc063fa3120d7b725cb9db2a923a8ca">LL_RCC_PLLI2S_ConfigDomain_SAI</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ_R, uint32_t PLLDIVQ_R)</div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;{</div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;RCC-&gt;PLLCFGR) + (Source &amp; 0x80U)));</div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;  MODIFY_REG(*pReg, RCC_PLLCFGR_PLLSRC, (Source &amp; (~0x80U)));</div><div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2SCFGR_PLLI2SM)</span></div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;  MODIFY_REG(RCC-&gt;PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SM, PLLM);</div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLM, PLLM);</div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2SCFGR_PLLI2SM */</span><span class="preprocessor"></span></div><div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;  MODIFY_REG(RCC-&gt;PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SN, PLLN &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos);</div><div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_PLLI2SDIVQ)</span></div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;  MODIFY_REG(RCC-&gt;PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SQ, PLLQ_R);</div><div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLI2SDIVQ, PLLDIVQ_R);</div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;  MODIFY_REG(RCC-&gt;PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SR, PLLQ_R);</div><div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLI2SDIVR, PLLDIVQ_R);</div><div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_PLLI2SDIVQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;}</div><div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_PLLI2SDIVQ &amp;&amp; RCC_DCKCFGR_PLLI2SDIVR */</span><span class="preprocessor"></span></div><div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;</div><div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2SCFGR_PLLI2SQ) &amp;&amp; !defined(RCC_DCKCFGR_PLLI2SDIVQ)</span></div><div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;</div><div class="line"><a name="l05475"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga9ce2984ccc9ad654acaece5899ed8805"> 5475</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga9ce2984ccc9ad654acaece5899ed8805">LL_RCC_PLLI2S_ConfigDomain_48M</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</div><div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;{</div><div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;RCC-&gt;PLLCFGR) + (Source &amp; 0x80U)));</div><div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;  MODIFY_REG(*pReg, RCC_PLLCFGR_PLLSRC, (Source &amp; (~0x80U)));</div><div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2SCFGR_PLLI2SM)</span></div><div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;  MODIFY_REG(RCC-&gt;PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SM, PLLM);</div><div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLM, PLLM);</div><div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2SCFGR_PLLI2SM */</span><span class="preprocessor"></span></div><div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;  MODIFY_REG(RCC-&gt;PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SN | RCC_PLLI2SCFGR_PLLI2SQ, PLLN &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos | PLLQ);</div><div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;}</div><div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2SCFGR_PLLI2SQ &amp;&amp; !RCC_DCKCFGR_PLLI2SDIVQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;</div><div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;<span class="preprocessor">#if defined(SPDIFRX)</span></div><div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;</div><div class="line"><a name="l05574"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga0a1ead4c4ce66724c4159626f7812a3a"> 5574</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga0a1ead4c4ce66724c4159626f7812a3a">LL_RCC_PLLI2S_ConfigDomain_SPDIFRX</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div><div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;{</div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, Source);</div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2SCFGR_PLLI2SM)</span></div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;  MODIFY_REG(RCC-&gt;PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SM, PLLM);</div><div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLM, PLLM);</div><div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2SCFGR_PLLI2SM */</span><span class="preprocessor"></span></div><div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;  MODIFY_REG(RCC-&gt;PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SN | RCC_PLLI2SCFGR_PLLI2SP, PLLN &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos | PLLP);</div><div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;}</div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SPDIFRX */</span><span class="preprocessor"></span></div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;</div><div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga5dd787747862b966b7327dad630175d3"> 5679</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga5dd787747862b966b7327dad630175d3">LL_RCC_PLLI2S_ConfigDomain_I2S</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div><div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;{</div><div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;RCC-&gt;PLLCFGR) + (Source &amp; 0x80U)));</div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;  MODIFY_REG(*pReg, RCC_PLLCFGR_PLLSRC, (Source &amp; (~0x80U)));</div><div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2SCFGR_PLLI2SM)</span></div><div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;  MODIFY_REG(RCC-&gt;PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SM, PLLM);</div><div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLM, PLLM);</div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2SCFGR_PLLI2SM */</span><span class="preprocessor"></span></div><div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;  MODIFY_REG(RCC-&gt;PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SN | RCC_PLLI2SCFGR_PLLI2SR, PLLN &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos | PLLR);</div><div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;}</div><div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;</div><div class="line"><a name="l05698"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gab79ea9ecf27834329ac12e8f5e1ce02f"> 5698</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gab79ea9ecf27834329ac12e8f5e1ce02f">LL_RCC_PLLI2S_GetN</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;{</div><div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SN) &gt;&gt; RCC_PLLI2SCFGR_PLLI2SN_Pos);</div><div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;}</div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;</div><div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2SCFGR_PLLI2SQ)</span></div><div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;</div><div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga6a75f36d5f3090d5e0599e2ba61ee97d"> 5723</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga6a75f36d5f3090d5e0599e2ba61ee97d">LL_RCC_PLLI2S_GetQ</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;{</div><div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SQ));</div><div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;}</div><div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2SCFGR_PLLI2SQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;</div><div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gad70950d83326d3292e8b10cc2170286b"> 5741</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gad70950d83326d3292e8b10cc2170286b">LL_RCC_PLLI2S_GetR</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;{</div><div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SR));</div><div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;}</div><div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;</div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2SCFGR_PLLI2SP)</span></div><div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;</div><div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga30971710f83fd603ce67a0ddac0a3a89"> 5757</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga30971710f83fd603ce67a0ddac0a3a89">LL_RCC_PLLI2S_GetP</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;{</div><div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SP));</div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;}</div><div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2SCFGR_PLLI2SP */</span><span class="preprocessor"></span></div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;</div><div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_PLLI2SDIVQ)</span></div><div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;</div><div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga4a52fed2c9eb105635cefc2931d6cd87"> 5802</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga4a52fed2c9eb105635cefc2931d6cd87">LL_RCC_PLLI2S_GetDIVQ</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;{</div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLI2SDIVQ));</div><div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;}</div><div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_PLLI2SDIVQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;</div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_PLLI2SDIVR)</span></div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;</div><div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gaa737d5569b3bc18f096955f62c0631ea"> 5846</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gaa737d5569b3bc18f096955f62c0631ea">LL_RCC_PLLI2S_GetDIVR</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;{</div><div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLI2SDIVR));</div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;}</div><div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_PLLI2SDIVR */</span><span class="preprocessor"></span></div><div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;</div><div class="line"><a name="l05920"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga53f1031b7991d167064f55c3a1aad3e9"> 5920</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga53f1031b7991d167064f55c3a1aad3e9">LL_RCC_PLLI2S_GetDivider</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;{</div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2SCFGR_PLLI2SM)</span></div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SM));</div><div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLM));</div><div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2SCFGR_PLLI2SM */</span><span class="preprocessor"></span></div><div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;}</div><div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;</div><div class="line"><a name="l05940"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga20d05ec250488f62c4fd817172bfe090"> 5940</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga20d05ec250488f62c4fd817172bfe090">LL_RCC_PLLI2S_GetMainSource</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;{</div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2SCFGR_PLLI2SSRC)</span></div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;  <span class="keyword">register</span> uint32_t pllsrc = READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC);</div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;  <span class="keyword">register</span> uint32_t plli2sssrc0 = READ_BIT(RCC-&gt;PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SSRC);</div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;  <span class="keyword">register</span> uint32_t plli2sssrc1 = READ_BIT(RCC-&gt;PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SSRC) &gt;&gt; 15U;</div><div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(pllsrc | plli2sssrc0 | plli2sssrc1);</div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC));</div><div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2SCFGR_PLLI2SSRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;}</div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;</div><div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;</div><div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI_SUPPORT)</span></div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;</div><div class="line"><a name="l05967"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gac4ebfd9618b4fd56048c44c1de9b3320"> 5967</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gac4ebfd9618b4fd56048c44c1de9b3320">LL_RCC_PLLSAI_Enable</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;{</div><div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;  SET_BIT(RCC-&gt;CR, RCC_CR_PLLSAION);</div><div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;}</div><div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;</div><div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga24476af5b856f4a43e29e7bd583ffb5b"> 5977</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga24476af5b856f4a43e29e7bd583ffb5b">LL_RCC_PLLSAI_Disable</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;{</div><div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;  CLEAR_BIT(RCC-&gt;CR, RCC_CR_PLLSAION);</div><div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;}</div><div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;</div><div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gaa17101a0418735033e0ac71dc1faaa6b"> 5987</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gaa17101a0418735033e0ac71dc1faaa6b">LL_RCC_PLLSAI_IsReady</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;{</div><div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CR, RCC_CR_PLLSAIRDY) == (RCC_CR_PLLSAIRDY));</div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;}</div><div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;</div><div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga34f672fc129214d8c606c4831123edaa"> 6123</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga34f672fc129214d8c606c4831123edaa">LL_RCC_PLLSAI_ConfigDomain_SAI</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ, uint32_t PLLDIVQ)</div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;{</div><div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, Source);</div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAICFGR_PLLSAIM)</span></div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;  MODIFY_REG(RCC-&gt;PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIM, PLLM);</div><div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLM, PLLM);</div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAICFGR_PLLSAIM */</span><span class="preprocessor"></span></div><div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;  MODIFY_REG(RCC-&gt;PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIN | RCC_PLLSAICFGR_PLLSAIQ, PLLN &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos | PLLQ);</div><div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLSAIDIVQ, PLLDIVQ);</div><div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;}</div><div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;</div><div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAICFGR_PLLSAIP)</span></div><div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;</div><div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga4ebef1abdb65f94eb6068afb5559cdc5"> 6221</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga4ebef1abdb65f94eb6068afb5559cdc5">LL_RCC_PLLSAI_ConfigDomain_48M</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div><div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;{</div><div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, Source);</div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAICFGR_PLLSAIM)</span></div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;  MODIFY_REG(RCC-&gt;PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIM, PLLM);</div><div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l06227"></a><span class="lineno"> 6227</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLM, PLLM);</div><div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAICFGR_PLLSAIM */</span><span class="preprocessor"></span></div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;  MODIFY_REG(RCC-&gt;PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIN | RCC_PLLSAICFGR_PLLSAIP, PLLN &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos | PLLP);</div><div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;}</div><div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAICFGR_PLLSAIP */</span><span class="preprocessor"></span></div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;</div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;</div><div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga6499ac8bf943432baa9d6f6104679935"> 6328</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga6499ac8bf943432baa9d6f6104679935">LL_RCC_PLLSAI_ConfigDomain_LTDC</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR, uint32_t PLLDIVR)</div><div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;{</div><div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);</div><div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;  MODIFY_REG(RCC-&gt;PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIN | RCC_PLLSAICFGR_PLLSAIR, PLLN &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos | PLLR);</div><div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;  MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLSAIDIVR, PLLDIVR);</div><div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;}</div><div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div><div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;</div><div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga3d8822523ed39cf542eceb45e5169b5a"> 6404</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga3d8822523ed39cf542eceb45e5169b5a">LL_RCC_PLLSAI_GetDivider</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;{</div><div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAICFGR_PLLSAIM)</span></div><div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIM));</div><div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLM));</div><div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAICFGR_PLLSAIM */</span><span class="preprocessor"></span></div><div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;}</div><div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;</div><div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gad259769a0dbd3068b1c6b935fe2c76a8"> 6420</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gad259769a0dbd3068b1c6b935fe2c76a8">LL_RCC_PLLSAI_GetN</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;{</div><div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIN) &gt;&gt; RCC_PLLSAICFGR_PLLSAIN_Pos);</div><div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;}</div><div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;</div><div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga0f29a17e739b922df3f0a918d6c80ff2"> 6444</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga0f29a17e739b922df3f0a918d6c80ff2">LL_RCC_PLLSAI_GetQ</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;{</div><div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIQ));</div><div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;}</div><div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;</div><div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAICFGR_PLLSAIR)</span></div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;</div><div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gacea81b307970714a76d0847ccde0e436"> 6462</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gacea81b307970714a76d0847ccde0e436">LL_RCC_PLLSAI_GetR</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;{</div><div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIR));</div><div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;}</div><div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAICFGR_PLLSAIR */</span><span class="preprocessor"></span></div><div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;</div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAICFGR_PLLSAIP)</span></div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;</div><div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga5ceaebc85d074ed74fbf6f9f86b7d40f"> 6479</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga5ceaebc85d074ed74fbf6f9f86b7d40f">LL_RCC_PLLSAI_GetP</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;{</div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIP));</div><div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;}</div><div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAICFGR_PLLSAIP */</span><span class="preprocessor"></span></div><div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;</div><div class="line"><a name="l06523"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gad8a79c93ce4d99db6606760525be47f8"> 6523</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gad8a79c93ce4d99db6606760525be47f8">LL_RCC_PLLSAI_GetDIVQ</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;{</div><div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLSAIDIVQ));</div><div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;}</div><div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;</div><div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR_PLLSAIDIVR)</span></div><div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;</div><div class="line"><a name="l06539"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga777064b0c58a67945f0c7a65877f536b"> 6539</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga777064b0c58a67945f0c7a65877f536b">LL_RCC_PLLSAI_GetDIVR</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160;{</div><div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLSAIDIVR));</div><div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;}</div><div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR_PLLSAIDIVR */</span><span class="preprocessor"></span></div><div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;</div><div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;</div><div class="line"><a name="l06559"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga59419749c6b98cd0e35346cb0dd521ce"> 6559</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga59419749c6b98cd0e35346cb0dd521ce">LL_RCC_ClearFlag_LSIRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;{</div><div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;  SET_BIT(RCC-&gt;CIR, RCC_CIR_LSIRDYC);</div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;}</div><div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;</div><div class="line"><a name="l06569"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga199e2bf0b316d313385cd7daab65150b"> 6569</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga199e2bf0b316d313385cd7daab65150b">LL_RCC_ClearFlag_LSERDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;{</div><div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;  SET_BIT(RCC-&gt;CIR, RCC_CIR_LSERDYC);</div><div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;}</div><div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160;</div><div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga864ca67fd541996b3698a26fce641fb6"> 6579</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga864ca67fd541996b3698a26fce641fb6">LL_RCC_ClearFlag_HSIRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;{</div><div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;  SET_BIT(RCC-&gt;CIR, RCC_CIR_HSIRDYC);</div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;}</div><div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;</div><div class="line"><a name="l06589"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gae05d5688ca8491724652ab6243685c65"> 6589</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gae05d5688ca8491724652ab6243685c65">LL_RCC_ClearFlag_HSERDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;{</div><div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;  SET_BIT(RCC-&gt;CIR, RCC_CIR_HSERDYC);</div><div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;}</div><div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;</div><div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gac1b4e9e482781bd59f8ea7f573694fbc"> 6599</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gac1b4e9e482781bd59f8ea7f573694fbc">LL_RCC_ClearFlag_PLLRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;{</div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;  SET_BIT(RCC-&gt;CIR, RCC_CIR_PLLRDYC);</div><div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;}</div><div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;</div><div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div><div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;</div><div class="line"><a name="l06610"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga03cbf090d5c092c945c140115a7767e0"> 6610</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga03cbf090d5c092c945c140115a7767e0">LL_RCC_ClearFlag_PLLI2SRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;{</div><div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;  SET_BIT(RCC-&gt;CIR, RCC_CIR_PLLI2SRDYC);</div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;}</div><div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;</div><div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;</div><div class="line"><a name="l06617"></a><span class="lineno"> 6617</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI_SUPPORT)</span></div><div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;</div><div class="line"><a name="l06623"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga53a85bed071c9dfd963aa68834f438d8"> 6623</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga53a85bed071c9dfd963aa68834f438d8">LL_RCC_ClearFlag_PLLSAIRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;{</div><div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;  SET_BIT(RCC-&gt;CIR, RCC_CIR_PLLSAIRDYC);</div><div class="line"><a name="l06626"></a><span class="lineno"> 6626</span>&#160;}</div><div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;</div><div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;</div><div class="line"><a name="l06635"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaabc9f1f6f55e23c9a7c3d8f7dabca4df"> 6635</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaabc9f1f6f55e23c9a7c3d8f7dabca4df">LL_RCC_ClearFlag_HSECSS</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160;{</div><div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;  SET_BIT(RCC-&gt;CIR, RCC_CIR_CSSC);</div><div class="line"><a name="l06638"></a><span class="lineno"> 6638</span>&#160;}</div><div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;</div><div class="line"><a name="l06645"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga40cc11ad218ea6afe9a357d2ba842db0"> 6645</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga40cc11ad218ea6afe9a357d2ba842db0">LL_RCC_IsActiveFlag_LSIRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;{</div><div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_LSIRDYF) == (RCC_CIR_LSIRDYF));</div><div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;}</div><div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;</div><div class="line"><a name="l06655"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2c57d5122b8aeac3a3743cec6abf00c0"> 6655</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2c57d5122b8aeac3a3743cec6abf00c0">LL_RCC_IsActiveFlag_LSERDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;{</div><div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_LSERDYF) == (RCC_CIR_LSERDYF));</div><div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;}</div><div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;</div><div class="line"><a name="l06665"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga8adac88d2ed06a18eaecb7aeeb35fea5"> 6665</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga8adac88d2ed06a18eaecb7aeeb35fea5">LL_RCC_IsActiveFlag_HSIRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;{</div><div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_HSIRDYF) == (RCC_CIR_HSIRDYF));</div><div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;}</div><div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;</div><div class="line"><a name="l06675"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga776f8f14237167c515e37ae8d4a4dc1c"> 6675</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga776f8f14237167c515e37ae8d4a4dc1c">LL_RCC_IsActiveFlag_HSERDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;{</div><div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_HSERDYF) == (RCC_CIR_HSERDYF));</div><div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;}</div><div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;</div><div class="line"><a name="l06685"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaeffbf3feb91809ca66880737cb0043f0"> 6685</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaeffbf3feb91809ca66880737cb0043f0">LL_RCC_IsActiveFlag_PLLRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06686"></a><span class="lineno"> 6686</span>&#160;{</div><div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_PLLRDYF) == (RCC_CIR_PLLRDYF));</div><div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;}</div><div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;</div><div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div><div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;</div><div class="line"><a name="l06696"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga746a8858268cc04e7debbc26cb5f8a31"> 6696</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga746a8858268cc04e7debbc26cb5f8a31">LL_RCC_IsActiveFlag_PLLI2SRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06697"></a><span class="lineno"> 6697</span>&#160;{</div><div class="line"><a name="l06698"></a><span class="lineno"> 6698</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_PLLI2SRDYF) == (RCC_CIR_PLLI2SRDYF));</div><div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;}</div><div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160;</div><div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI_SUPPORT)</span></div><div class="line"><a name="l06703"></a><span class="lineno"> 6703</span>&#160;</div><div class="line"><a name="l06708"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga1bfb0c8dad3e1a4fc5177790293ed5d1"> 6708</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga1bfb0c8dad3e1a4fc5177790293ed5d1">LL_RCC_IsActiveFlag_PLLSAIRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06709"></a><span class="lineno"> 6709</span>&#160;{</div><div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_PLLSAIRDYF) == (RCC_CIR_PLLSAIRDYF));</div><div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160;}</div><div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;</div><div class="line"><a name="l06719"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga28c7daaeb707dcf1a6e1487f37314e74"> 6719</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga28c7daaeb707dcf1a6e1487f37314e74">LL_RCC_IsActiveFlag_HSECSS</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;{</div><div class="line"><a name="l06721"></a><span class="lineno"> 6721</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_CSSF) == (RCC_CIR_CSSF));</div><div class="line"><a name="l06722"></a><span class="lineno"> 6722</span>&#160;}</div><div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160;</div><div class="line"><a name="l06729"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga1f59d03837414fda32efaf766a756a57"> 6729</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga1f59d03837414fda32efaf766a756a57">LL_RCC_IsActiveFlag_IWDGRST</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06730"></a><span class="lineno"> 6730</span>&#160;{</div><div class="line"><a name="l06731"></a><span class="lineno"> 6731</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, RCC_CSR_IWDGRSTF) == (RCC_CSR_IWDGRSTF));</div><div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160;}</div><div class="line"><a name="l06733"></a><span class="lineno"> 6733</span>&#160;</div><div class="line"><a name="l06739"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga7b21463ff921d3c6df3260161d097f03"> 6739</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga7b21463ff921d3c6df3260161d097f03">LL_RCC_IsActiveFlag_LPWRRST</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;{</div><div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, RCC_CSR_LPWRRSTF) == (RCC_CSR_LPWRRSTF));</div><div class="line"><a name="l06742"></a><span class="lineno"> 6742</span>&#160;}</div><div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;</div><div class="line"><a name="l06749"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2efd60d7f7935b86a4d3d380ac3b6298"> 6749</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2efd60d7f7935b86a4d3d380ac3b6298">LL_RCC_IsActiveFlag_PINRST</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;{</div><div class="line"><a name="l06751"></a><span class="lineno"> 6751</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, RCC_CSR_PINRSTF) == (RCC_CSR_PINRSTF));</div><div class="line"><a name="l06752"></a><span class="lineno"> 6752</span>&#160;}</div><div class="line"><a name="l06753"></a><span class="lineno"> 6753</span>&#160;</div><div class="line"><a name="l06759"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga656056c9eb77cce0f5b2cc76948c1bf5"> 6759</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga656056c9eb77cce0f5b2cc76948c1bf5">LL_RCC_IsActiveFlag_PORRST</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06760"></a><span class="lineno"> 6760</span>&#160;{</div><div class="line"><a name="l06761"></a><span class="lineno"> 6761</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, RCC_CSR_PORRSTF) == (RCC_CSR_PORRSTF));</div><div class="line"><a name="l06762"></a><span class="lineno"> 6762</span>&#160;}</div><div class="line"><a name="l06763"></a><span class="lineno"> 6763</span>&#160;</div><div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga3cc90ee97c37c0ab453b70fc429a840c"> 6769</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga3cc90ee97c37c0ab453b70fc429a840c">LL_RCC_IsActiveFlag_SFTRST</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;{</div><div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, RCC_CSR_SFTRSTF) == (RCC_CSR_SFTRSTF));</div><div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;}</div><div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;</div><div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga77b73340c1ea5ce32f4e06b7af655ab1"> 6779</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga77b73340c1ea5ce32f4e06b7af655ab1">LL_RCC_IsActiveFlag_WWDGRST</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;{</div><div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, RCC_CSR_WWDGRSTF) == (RCC_CSR_WWDGRSTF));</div><div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;}</div><div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;</div><div class="line"><a name="l06784"></a><span class="lineno"> 6784</span>&#160;<span class="preprocessor">#if defined(RCC_CSR_BORRSTF)</span></div><div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;</div><div class="line"><a name="l06790"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga0b1da3c3690c268b28f120bfd7c3857f"> 6790</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga0b1da3c3690c268b28f120bfd7c3857f">LL_RCC_IsActiveFlag_BORRST</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160;{</div><div class="line"><a name="l06792"></a><span class="lineno"> 6792</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, RCC_CSR_BORRSTF) == (RCC_CSR_BORRSTF));</div><div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;}</div><div class="line"><a name="l06794"></a><span class="lineno"> 6794</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CSR_BORRSTF */</span><span class="preprocessor"></span></div><div class="line"><a name="l06795"></a><span class="lineno"> 6795</span>&#160;</div><div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga5a420ff865f5aac33a3ab6956add866a"> 6801</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga5a420ff865f5aac33a3ab6956add866a">LL_RCC_ClearResetFlags</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06802"></a><span class="lineno"> 6802</span>&#160;{</div><div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;  SET_BIT(RCC-&gt;CSR, RCC_CSR_RMVF);</div><div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;}</div><div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;</div><div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#gaafe55dd64d4da300ce613afca3f7ba66"> 6819</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___i_t___management.html#gaafe55dd64d4da300ce613afca3f7ba66">LL_RCC_EnableIT_LSIRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;{</div><div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;  SET_BIT(RCC-&gt;CIR, RCC_CIR_LSIRDYIE);</div><div class="line"><a name="l06822"></a><span class="lineno"> 6822</span>&#160;}</div><div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;</div><div class="line"><a name="l06829"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga5623fca17b94ba2c0cb92257acff82be"> 6829</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___i_t___management.html#ga5623fca17b94ba2c0cb92257acff82be">LL_RCC_EnableIT_LSERDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;{</div><div class="line"><a name="l06831"></a><span class="lineno"> 6831</span>&#160;  SET_BIT(RCC-&gt;CIR, RCC_CIR_LSERDYIE);</div><div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;}</div><div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;</div><div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga37bf674135c2aba7f1a4dc9e6eebbbe1"> 6839</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___i_t___management.html#ga37bf674135c2aba7f1a4dc9e6eebbbe1">LL_RCC_EnableIT_HSIRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06840"></a><span class="lineno"> 6840</span>&#160;{</div><div class="line"><a name="l06841"></a><span class="lineno"> 6841</span>&#160;  SET_BIT(RCC-&gt;CIR, RCC_CIR_HSIRDYIE);</div><div class="line"><a name="l06842"></a><span class="lineno"> 6842</span>&#160;}</div><div class="line"><a name="l06843"></a><span class="lineno"> 6843</span>&#160;</div><div class="line"><a name="l06849"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga237dba6e7cfc2ce2db8293948b5955e0"> 6849</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___i_t___management.html#ga237dba6e7cfc2ce2db8293948b5955e0">LL_RCC_EnableIT_HSERDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;{</div><div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;  SET_BIT(RCC-&gt;CIR, RCC_CIR_HSERDYIE);</div><div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160;}</div><div class="line"><a name="l06853"></a><span class="lineno"> 6853</span>&#160;</div><div class="line"><a name="l06859"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#gab4a5f02eec2dc17771b5a832c8f7cc20"> 6859</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___i_t___management.html#gab4a5f02eec2dc17771b5a832c8f7cc20">LL_RCC_EnableIT_PLLRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;{</div><div class="line"><a name="l06861"></a><span class="lineno"> 6861</span>&#160;  SET_BIT(RCC-&gt;CIR, RCC_CIR_PLLRDYIE);</div><div class="line"><a name="l06862"></a><span class="lineno"> 6862</span>&#160;}</div><div class="line"><a name="l06863"></a><span class="lineno"> 6863</span>&#160;</div><div class="line"><a name="l06864"></a><span class="lineno"> 6864</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div><div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;</div><div class="line"><a name="l06870"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga8d21d0c6b547895d0fff57fd9f22ec50"> 6870</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___i_t___management.html#ga8d21d0c6b547895d0fff57fd9f22ec50">LL_RCC_EnableIT_PLLI2SRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06871"></a><span class="lineno"> 6871</span>&#160;{</div><div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;  SET_BIT(RCC-&gt;CIR, RCC_CIR_PLLI2SRDYIE);</div><div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;}</div><div class="line"><a name="l06874"></a><span class="lineno"> 6874</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;</div><div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI_SUPPORT)</span></div><div class="line"><a name="l06877"></a><span class="lineno"> 6877</span>&#160;</div><div class="line"><a name="l06882"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga461124723b24e20d8d676fe1d65d43c8"> 6882</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___i_t___management.html#ga461124723b24e20d8d676fe1d65d43c8">LL_RCC_EnableIT_PLLSAIRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06883"></a><span class="lineno"> 6883</span>&#160;{</div><div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;  SET_BIT(RCC-&gt;CIR, RCC_CIR_PLLSAIRDYIE);</div><div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;}</div><div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l06887"></a><span class="lineno"> 6887</span>&#160;</div><div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#gad7ee6c86ab3c267e951d668d384c985f"> 6893</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___i_t___management.html#gad7ee6c86ab3c267e951d668d384c985f">LL_RCC_DisableIT_LSIRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06894"></a><span class="lineno"> 6894</span>&#160;{</div><div class="line"><a name="l06895"></a><span class="lineno"> 6895</span>&#160;  CLEAR_BIT(RCC-&gt;CIR, RCC_CIR_LSIRDYIE);</div><div class="line"><a name="l06896"></a><span class="lineno"> 6896</span>&#160;}</div><div class="line"><a name="l06897"></a><span class="lineno"> 6897</span>&#160;</div><div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#gad493f92dcecd124f9faaa76fd7710e9a"> 6903</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___i_t___management.html#gad493f92dcecd124f9faaa76fd7710e9a">LL_RCC_DisableIT_LSERDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;{</div><div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;  CLEAR_BIT(RCC-&gt;CIR, RCC_CIR_LSERDYIE);</div><div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;}</div><div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;</div><div class="line"><a name="l06913"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga81e030cb31b2e1cc5138b19bda80571e"> 6913</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___i_t___management.html#ga81e030cb31b2e1cc5138b19bda80571e">LL_RCC_DisableIT_HSIRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06914"></a><span class="lineno"> 6914</span>&#160;{</div><div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;  CLEAR_BIT(RCC-&gt;CIR, RCC_CIR_HSIRDYIE);</div><div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;}</div><div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;</div><div class="line"><a name="l06923"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga65d995145544b397d216df77846883c8"> 6923</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___i_t___management.html#ga65d995145544b397d216df77846883c8">LL_RCC_DisableIT_HSERDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;{</div><div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;  CLEAR_BIT(RCC-&gt;CIR, RCC_CIR_HSERDYIE);</div><div class="line"><a name="l06926"></a><span class="lineno"> 6926</span>&#160;}</div><div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;</div><div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#gaf678409ed4633ae53cf2edf3e16995d6"> 6933</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___i_t___management.html#gaf678409ed4633ae53cf2edf3e16995d6">LL_RCC_DisableIT_PLLRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;{</div><div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;  CLEAR_BIT(RCC-&gt;CIR, RCC_CIR_PLLRDYIE);</div><div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160;}</div><div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160;</div><div class="line"><a name="l06938"></a><span class="lineno"> 6938</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div><div class="line"><a name="l06939"></a><span class="lineno"> 6939</span>&#160;</div><div class="line"><a name="l06944"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#gab4c49baabc7efc623baa04cf6486da8a"> 6944</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___i_t___management.html#gab4c49baabc7efc623baa04cf6486da8a">LL_RCC_DisableIT_PLLI2SRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160;{</div><div class="line"><a name="l06946"></a><span class="lineno"> 6946</span>&#160;  CLEAR_BIT(RCC-&gt;CIR, RCC_CIR_PLLI2SRDYIE);</div><div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;}</div><div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;</div><div class="line"><a name="l06949"></a><span class="lineno"> 6949</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l06950"></a><span class="lineno"> 6950</span>&#160;</div><div class="line"><a name="l06951"></a><span class="lineno"> 6951</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI_SUPPORT)</span></div><div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;</div><div class="line"><a name="l06957"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga63b11e6afe3dfee23c5ccd65c97e953e"> 6957</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___r_c_c___l_l___e_f___i_t___management.html#ga63b11e6afe3dfee23c5ccd65c97e953e">LL_RCC_DisableIT_PLLSAIRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;{</div><div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;  CLEAR_BIT(RCC-&gt;CIR, RCC_CIR_PLLSAIRDYIE);</div><div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;}</div><div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l06962"></a><span class="lineno"> 6962</span>&#160;</div><div class="line"><a name="l06968"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#gaf4f804969488a06489ea8550088c541f"> 6968</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___i_t___management.html#gaf4f804969488a06489ea8550088c541f">LL_RCC_IsEnabledIT_LSIRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06969"></a><span class="lineno"> 6969</span>&#160;{</div><div class="line"><a name="l06970"></a><span class="lineno"> 6970</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_LSIRDYIE) == (RCC_CIR_LSIRDYIE));</div><div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;}</div><div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;</div><div class="line"><a name="l06978"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga0042575ccc553581464d7a3c9770c415"> 6978</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___i_t___management.html#ga0042575ccc553581464d7a3c9770c415">LL_RCC_IsEnabledIT_LSERDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;{</div><div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_LSERDYIE) == (RCC_CIR_LSERDYIE));</div><div class="line"><a name="l06981"></a><span class="lineno"> 6981</span>&#160;}</div><div class="line"><a name="l06982"></a><span class="lineno"> 6982</span>&#160;</div><div class="line"><a name="l06988"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga0436c0ec61c028646dcf4b04c3b634c9"> 6988</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___i_t___management.html#ga0436c0ec61c028646dcf4b04c3b634c9">LL_RCC_IsEnabledIT_HSIRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06989"></a><span class="lineno"> 6989</span>&#160;{</div><div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_HSIRDYIE) == (RCC_CIR_HSIRDYIE));</div><div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160;}</div><div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;</div><div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga6c8bf947fe00b2914a52a62664062420"> 6998</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___i_t___management.html#ga6c8bf947fe00b2914a52a62664062420">LL_RCC_IsEnabledIT_HSERDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;{</div><div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_HSERDYIE) == (RCC_CIR_HSERDYIE));</div><div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;}</div><div class="line"><a name="l07002"></a><span class="lineno"> 7002</span>&#160;</div><div class="line"><a name="l07008"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga4b83ce2e0a1d86e22c36df9e05599f20"> 7008</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___i_t___management.html#ga4b83ce2e0a1d86e22c36df9e05599f20">LL_RCC_IsEnabledIT_PLLRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;{</div><div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_PLLRDYIE) == (RCC_CIR_PLLRDYIE));</div><div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;}</div><div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;</div><div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div><div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;</div><div class="line"><a name="l07019"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga9c07008a31873ed7672adf0a21edfb43"> 7019</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___i_t___management.html#ga9c07008a31873ed7672adf0a21edfb43">LL_RCC_IsEnabledIT_PLLI2SRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;{</div><div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_PLLI2SRDYIE) == (RCC_CIR_PLLI2SRDYIE));</div><div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;}</div><div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;</div><div class="line"><a name="l07024"></a><span class="lineno"> 7024</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;</div><div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI_SUPPORT)</span></div><div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;</div><div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga927c5f2038ad4695518e0e96c458530b"> 7032</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___r_c_c___l_l___e_f___i_t___management.html#ga927c5f2038ad4695518e0e96c458530b">LL_RCC_IsEnabledIT_PLLSAIRDY</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;{</div><div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_PLLSAIRDYIE) == (RCC_CIR_PLLSAIRDYIE));</div><div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160;}</div><div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l07037"></a><span class="lineno"> 7037</span>&#160;</div><div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;</div><div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;ErrorStatus <a class="code" href="group___r_c_c___l_l___e_f___init.html#ga6c6596f8e4823b4eacb9185e127c5a33">LL_RCC_DeInit</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="group___r_c_c___l_l___e_f___get___freq.html#ga9ec9efa058971510891175bb0fb80758">LL_RCC_GetSystemClocksFreq</a>(<a class="code" href="struct_l_l___r_c_c___clocks_type_def.html">LL_RCC_ClocksTypeDef</a> *RCC_Clocks);</div><div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;<span class="preprocessor">#if defined(FMPI2C1)</span></div><div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;uint32_t <a class="code" href="group___r_c_c___l_l___e_f___get___freq.html#gabdac40ae298d0174e3a77309ff950140">LL_RCC_GetFMPI2CClockFreq</a>(uint32_t FMPI2CxSource);</div><div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FMPI2C1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;<span class="preprocessor">#if defined(LPTIM1)</span></div><div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;uint32_t    <a class="code" href="group___r_c_c___l_l___e_f___get___freq.html#ga9c8ed2c514d7cfe24a632a036e5eb9ef">LL_RCC_GetLPTIMClockFreq</a>(uint32_t LPTIMxSource);</div><div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LPTIM1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;<span class="preprocessor">#if defined(SAI1)</span></div><div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;uint32_t    <a class="code" href="group___r_c_c___l_l___e_f___get___freq.html#ga86160cf444a040decea3fa200d95ec75">LL_RCC_GetSAIClockFreq</a>(uint32_t SAIxSource);</div><div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SAI1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;<span class="preprocessor">#if defined(SDIO)</span></div><div class="line"><a name="l07065"></a><span class="lineno"> 7065</span>&#160;uint32_t    <a class="code" href="group___r_c_c___l_l___e_f___get___freq.html#ga091586eabb5608f69062959f34cab070">LL_RCC_GetSDIOClockFreq</a>(uint32_t SDIOxSource);</div><div class="line"><a name="l07066"></a><span class="lineno"> 7066</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SDIO */</span><span class="preprocessor"></span></div><div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;<span class="preprocessor">#if defined(RNG)</span></div><div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;uint32_t    <a class="code" href="group___r_c_c___l_l___e_f___get___freq.html#gaf504876ffd92eec02252ebd1eb7ba8b7">LL_RCC_GetRNGClockFreq</a>(uint32_t RNGxSource);</div><div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RNG */</span><span class="preprocessor"></span></div><div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;<span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB_OTG_HS)</span></div><div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;uint32_t    <a class="code" href="group___r_c_c___l_l___e_f___get___freq.html#gad3625bec073f712f8019673b15fde23b">LL_RCC_GetUSBClockFreq</a>(uint32_t USBxSource);</div><div class="line"><a name="l07072"></a><span class="lineno"> 7072</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB_OTG_HS */</span><span class="preprocessor"></span></div><div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div><div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;uint32_t    <a class="code" href="group___r_c_c___l_l___e_f___get___freq.html#gaa5c235b6850e5f90e1d995f792626386">LL_RCC_GetDFSDMClockFreq</a>(uint32_t DFSDMxSource);</div><div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;uint32_t    <a class="code" href="group___r_c_c___l_l___e_f___get___freq.html#ga6bf2ecd4af8b7c572e32319db1165950">LL_RCC_GetDFSDMAudioClockFreq</a>(uint32_t DFSDMxSource);</div><div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;uint32_t    <a class="code" href="group___r_c_c___l_l___e_f___get___freq.html#ga179a6e6ce1b370eac8f50e5206811865">LL_RCC_GetI2SClockFreq</a>(uint32_t I2SxSource);</div><div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;<span class="preprocessor">#if defined(CEC)</span></div><div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;uint32_t    <a class="code" href="group___r_c_c___l_l___e_f___get___freq.html#ga0bd37c3a2940cff7c9ee3757a9e94ca7">LL_RCC_GetCECClockFreq</a>(uint32_t CECxSource);</div><div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div><div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div><div class="line"><a name="l07082"></a><span class="lineno"> 7082</span>&#160;uint32_t    <a class="code" href="group___r_c_c___l_l___e_f___get___freq.html#gac13f94cd9ace80a6aad85a27551537e9">LL_RCC_GetLTDCClockFreq</a>(uint32_t LTDCxSource);</div><div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div><div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;<span class="preprocessor">#if defined(SPDIFRX)</span></div><div class="line"><a name="l07085"></a><span class="lineno"> 7085</span>&#160;uint32_t    <a class="code" href="group___r_c_c___l_l___e_f___get___freq.html#ga79017fd12ae473428fe35e38df9f90a5">LL_RCC_GetSPDIFRXClockFreq</a>(uint32_t SPDIFRXxSource);</div><div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SPDIFRX */</span><span class="preprocessor"></span></div><div class="line"><a name="l07087"></a><span class="lineno"> 7087</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div><div class="line"><a name="l07088"></a><span class="lineno"> 7088</span>&#160;uint32_t    <a class="code" href="group___r_c_c___l_l___e_f___get___freq.html#ga5e831915d2b676250c5ab9e160ecdede">LL_RCC_GetDSIClockFreq</a>(uint32_t DSIxSource);</div><div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div><div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;</div><div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l07094"></a><span class="lineno"> 7094</span>&#160;</div><div class="line"><a name="l07103"></a><span class="lineno"> 7103</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(RCC) */</span><span class="preprocessor"></span></div><div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;</div><div class="line"><a name="l07109"></a><span class="lineno"> 7109</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l07110"></a><span class="lineno"> 7110</span>&#160;}</div><div class="line"><a name="l07111"></a><span class="lineno"> 7111</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l07112"></a><span class="lineno"> 7112</span>&#160;</div><div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F4xx_LL_RCC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;</div><div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___r_c_c___l_l___e_f___l_s_i_html_ga4165b73b9d05a0b0ebf283acc6db2f35"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_i.html#ga4165b73b9d05a0b0ebf283acc6db2f35">LL_RCC_LSI_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSI_Enable(void)</div><div class="ttdoc">Enable LSI Oscillator @rmtoll CSR LSION LL_RCC_LSI_Enable.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3161</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___h_s_e_html_gacb26387b241a14f93d1d8310aff74078"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_e.html#gacb26387b241a14f93d1d8310aff74078">LL_RCC_HSE_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSE_Disable(void)</div><div class="ttdoc">Disable HSE crystal oscillator (HSE ON) @rmtoll CR HSEON LL_RCC_HSE_Disable.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:2977</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_ga0b51d68f01a43ecea2bee6ea8978624e"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga0b51d68f01a43ecea2bee6ea8978624e">LL_RCC_PLL_ConfigSpreadSpectrum</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_ConfigSpreadSpectrum(uint32_t Mod, uint32_t Inc, uint32_t Sel)</div><div class="ttdoc">Configure Spread Spectrum used for PLL.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5078</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___get___freq_html_ga9ec9efa058971510891175bb0fb80758"><div class="ttname"><a href="group___r_c_c___l_l___e_f___get___freq.html#ga9ec9efa058971510891175bb0fb80758">LL_RCC_GetSystemClocksFreq</a></div><div class="ttdeci">void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)</div><div class="ttdoc">Return the frequencies of different on chip clocks; System, AHB, APB1 and APB2 buses clocks.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.c:318</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___r_t_c_html_ga5916910fa30029f1741fa6835d23db6b"><div class="ttname"><a href="group___r_c_c___l_l___e_f___r_t_c.html#ga5916910fa30029f1741fa6835d23db6b">LL_RCC_SetRTCClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)</div><div class="ttdoc">Set RTC Clock Source.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4002</div></div>
<div class="ttc" id="struct_l_l___r_c_c___clocks_type_def_html_ac085515fd0d4add87a8866d87f185554"><div class="ttname"><a href="struct_l_l___r_c_c___clocks_type_def.html#ac085515fd0d4add87a8866d87f185554">LL_RCC_ClocksTypeDef::PCLK1_Frequency</a></div><div class="ttdeci">uint32_t PCLK1_Frequency</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:97</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_ga59419749c6b98cd0e35346cb0dd521ce"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga59419749c6b98cd0e35346cb0dd521ce">LL_RCC_ClearFlag_LSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_LSIRDY(void)</div><div class="ttdoc">Clear LSI ready interrupt flag @rmtoll CIR LSIRDYC LL_RCC_ClearFlag_LSIRDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6559</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_ga2d996455f1d3262334a768759c21dcb9"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga2d996455f1d3262334a768759c21dcb9">LL_RCC_GetRNGClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)</div><div class="ttdoc">Get RNGx clock source @rmtoll DCKCFGR CK48MSEL LL_RCC_GetRNGClockSource  DCKCFGR2 CK48MSEL LL_RCC_Get...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3825</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___get___freq_html_ga0bd37c3a2940cff7c9ee3757a9e94ca7"><div class="ttname"><a href="group___r_c_c___l_l___e_f___get___freq.html#ga0bd37c3a2940cff7c9ee3757a9e94ca7">LL_RCC_GetCECClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetCECClockFreq(uint32_t CECxSource)</div><div class="ttdoc">Return CEC clock frequency.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.c:825</div></div>
<div class="ttc" id="struct_l_l___r_c_c___clocks_type_def_html_acfbeb417677ae442a19fa6dc8adc5e39"><div class="ttname"><a href="struct_l_l___r_c_c___clocks_type_def.html#acfbeb417677ae442a19fa6dc8adc5e39">LL_RCC_ClocksTypeDef::PCLK2_Frequency</a></div><div class="ttdeci">uint32_t PCLK2_Frequency</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:98</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_ga86d714579aac9b2f9b3216b6825c369b"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga86d714579aac9b2f9b3216b6825c369b">LL_RCC_PLL_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_Enable(void)</div><div class="ttdoc">Enable PLL @rmtoll CR PLLON LL_RCC_PLL_Enable.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4202</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_ga2fa76fbe2c7f4db07eee43dc259c53fd"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga2fa76fbe2c7f4db07eee43dc259c53fd">LL_RCC_PLL_GetQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetQ(void)</div><div class="ttdoc">Get Main PLL division factor for PLLQ.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4925</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_ga2efd60d7f7935b86a4d3d380ac3b6298"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2efd60d7f7935b86a4d3d380ac3b6298">LL_RCC_IsActiveFlag_PINRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)</div><div class="ttdoc">Check if RCC flag Pin reset is set or not. @rmtoll CSR PINRSTF LL_RCC_IsActiveFlag_PINRST.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6749</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___i_t___management_html_gaf678409ed4633ae53cf2edf3e16995d6"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#gaf678409ed4633ae53cf2edf3e16995d6">LL_RCC_DisableIT_PLLRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_PLLRDY(void)</div><div class="ttdoc">Disable PLL ready interrupt @rmtoll CIR PLLRDYIE LL_RCC_DisableIT_PLLRDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6933</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___h_s_i_html_gaf5a3798ae9bf99631ec710e5e5978d4e"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_i.html#gaf5a3798ae9bf99631ec710e5e5978d4e">LL_RCC_HSI_GetCalibTrimming</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)</div><div class="ttdoc">Get HSI Calibration trimming @rmtoll CR HSITRIM LL_RCC_HSI_GetCalibTrimming.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3061</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_i2_s_html_ga6a75f36d5f3090d5e0599e2ba61ee97d"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga6a75f36d5f3090d5e0599e2ba61ee97d">LL_RCC_PLLI2S_GetQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetQ(void)</div><div class="ttdoc">Get I2SPLL division factor for PLLI2SQ @rmtoll PLLI2SCFGR PLLI2SQ LL_RCC_PLLI2S_GetQ.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5723</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___h_s_e_html_gac9185c0d34b7774d5c5b96c2799ae776"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_e.html#gac9185c0d34b7774d5c5b96c2799ae776">LL_RCC_HSE_EnableCSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)</div><div class="ttdoc">Enable the Clock Security System. @rmtoll CR CSSON LL_RCC_HSE_EnableCSS.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:2937</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_ga03cbf090d5c092c945c140115a7767e0"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga03cbf090d5c092c945c140115a7767e0">LL_RCC_ClearFlag_PLLI2SRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_PLLI2SRDY(void)</div><div class="ttdoc">Clear PLLI2S ready interrupt flag @rmtoll CIR PLLI2SRDYC LL_RCC_ClearFlag_PLLI2SRDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6610</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___t_i_m___c_l_o_c_k___p_r_e_s_c_a_l_e_r_html_ga69da2e06366dea7e1bd97c074a4a223d"><div class="ttname"><a href="group___r_c_c___l_l___e_f___t_i_m___c_l_o_c_k___p_r_e_s_c_a_l_e_r.html#ga69da2e06366dea7e1bd97c074a4a223d">LL_RCC_GetTIMPrescaler</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetTIMPrescaler(void)</div><div class="ttdoc">Get Timers Clock Prescalers @rmtoll DCKCFGR TIMPRE LL_RCC_GetTIMPrescaler.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4183</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_gae32945a2cb1390be4148b7167dcfe017"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gae32945a2cb1390be4148b7167dcfe017">LL_RCC_SetDFSDMAudioClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetDFSDMAudioClockSource(uint32_t Source)</div><div class="ttdoc">Configure DFSDM Audio clock source @rmtoll DCKCFGR CKDFSDM1ASEL LL_RCC_SetDFSDMAudioClockSource  DCKC...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3650</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___h_s_e_html_ga6e974a4c506e1983f3cc34031473037e"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_e.html#ga6e974a4c506e1983f3cc34031473037e">LL_RCC_HSE_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)</div><div class="ttdoc">Check if HSE oscillator Ready @rmtoll CR HSERDY LL_RCC_HSE_IsReady.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:2987</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___r_t_c_html_gacb6141a9d0d986192babfb1b5b0849b5"><div class="ttname"><a href="group___r_c_c___l_l___e_f___r_t_c.html#gacb6141a9d0d986192babfb1b5b0849b5">LL_RCC_DisableRTC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableRTC(void)</div><div class="ttdoc">Disable RTC @rmtoll BDCR RTCEN LL_RCC_DisableRTC.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4036</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_gaabc9f1f6f55e23c9a7c3d8f7dabca4df"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaabc9f1f6f55e23c9a7c3d8f7dabca4df">LL_RCC_ClearFlag_HSECSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_HSECSS(void)</div><div class="ttdoc">Clear Clock security system interrupt flag @rmtoll CIR CSSC LL_RCC_ClearFlag_HSECSS.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6635</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___get___freq_html_gac13f94cd9ace80a6aad85a27551537e9"><div class="ttname"><a href="group___r_c_c___l_l___e_f___get___freq.html#gac13f94cd9ace80a6aad85a27551537e9">LL_RCC_GetLTDCClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetLTDCClockFreq(uint32_t LTDCxSource)</div><div class="ttdoc">Return LTDC clock frequency.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.c:1064</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___i_t___management_html_ga5623fca17b94ba2c0cb92257acff82be"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga5623fca17b94ba2c0cb92257acff82be">LL_RCC_EnableIT_LSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_LSERDY(void)</div><div class="ttdoc">Enable LSE ready interrupt @rmtoll CIR LSERDYIE LL_RCC_EnableIT_LSERDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6829</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_ga0d5975a2bb7111ff9dc46cfbffd3d832"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga0d5975a2bb7111ff9dc46cfbffd3d832">LL_RCC_PLL_GetDivider</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)</div><div class="ttdoc">Get Division factor for the main PLL and other PLL @rmtoll PLLCFGR PLLM LL_RCC_PLL_GetDivider.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5060</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___l_s_e_html_gae6dd89879b0a57f02d7fea00ed894844"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_e.html#gae6dd89879b0a57f02d7fea00ed894844">LL_RCC_LSE_DisableBypass</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)</div><div class="ttdoc">Disable external clock source (LSE bypass). @rmtoll BDCR LSEBYP LL_RCC_LSE_DisableBypass.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3109</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_ga3cc90ee97c37c0ab453b70fc429a840c"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga3cc90ee97c37c0ab453b70fc429a840c">LL_RCC_IsActiveFlag_SFTRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void)</div><div class="ttdoc">Check if RCC flag Software reset is set or not. @rmtoll CSR SFTRSTF LL_RCC_IsActiveFlag_SFTRST.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6769</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_ga0bc7679857ae669f63a83ba06779ba5f"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga0bc7679857ae669f63a83ba06779ba5f">LL_RCC_PLL_ConfigDomain_I2S</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_I2S(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div><div class="ttdoc">Configure PLL used for I2S clock.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4615</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___i_t___management_html_ga8d21d0c6b547895d0fff57fd9f22ec50"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga8d21d0c6b547895d0fff57fd9f22ec50">LL_RCC_EnableIT_PLLI2SRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_PLLI2SRDY(void)</div><div class="ttdoc">Enable PLLI2S ready interrupt @rmtoll CIR PLLI2SRDYIE LL_RCC_EnableIT_PLLI2SRDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6870</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_gab15a0d54c79c43ddb8bc7c76cde28e11"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#gab15a0d54c79c43ddb8bc7c76cde28e11">LL_RCC_PLL_GetSpreadSelection</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetSpreadSelection(void)</div><div class="ttdoc">Get Spread Spectrum Selection for PLL.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5112</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_gafa7e8bcd46aef3a6dfec32846e94ab00"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#gafa7e8bcd46aef3a6dfec32846e94ab00">LL_RCC_PLL_ConfigDomain_DSI</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_DSI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div><div class="ttdoc">Configure PLL used for DSI clock.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4521</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_s_a_i_html_gaa17101a0418735033e0ac71dc1faaa6b"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gaa17101a0418735033e0ac71dc1faaa6b">LL_RCC_PLLSAI_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLSAI_IsReady(void)</div><div class="ttdoc">Check if PLLSAI Ready @rmtoll CR PLLSAIRDY LL_RCC_PLLSAI_IsReady.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5987</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_gafbae82d7966d64c90a73867f99d06a62"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gafbae82d7966d64c90a73867f99d06a62">LL_RCC_GetDSIClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetDSIClockSource(uint32_t DSIx)</div><div class="ttdoc">Get DSI Clock Source @rmtoll DCKCFGR DSISEL LL_RCC_GetDSIClockSource.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3975</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_ga656056c9eb77cce0f5b2cc76948c1bf5"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga656056c9eb77cce0f5b2cc76948c1bf5">LL_RCC_IsActiveFlag_PORRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PORRST(void)</div><div class="ttdoc">Check if RCC flag POR/PDR reset is set or not. @rmtoll CSR PORRSTF LL_RCC_IsActiveFlag_PORRST.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6759</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___m_c_o_html_ga0d5e1e621a3c7b3062f3ae771c15e168"><div class="ttname"><a href="group___r_c_c___l_l___e_f___m_c_o.html#ga0d5e1e621a3c7b3062f3ae771c15e168">LL_RCC_MCO2_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_MCO2_Enable(void)</div><div class="ttdoc">Enable MCO2 output @rmtoll CFGR RCC_CFGR_MCO2EN LL_RCC_MCO2_Enable.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3364</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_s_a_i_html_ga34f672fc129214d8c606c4831123edaa"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga34f672fc129214d8c606c4831123edaa">LL_RCC_PLLSAI_ConfigDomain_SAI</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ, uint32_t PLLDIVQ)</div><div class="ttdoc">Configure PLLSAI used for SAI domain clock.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6123</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_ga2c57d5122b8aeac3a3743cec6abf00c0"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2c57d5122b8aeac3a3743cec6abf00c0">LL_RCC_IsActiveFlag_LSERDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(void)</div><div class="ttdoc">Check if LSE ready interrupt occurred or not @rmtoll CIR LSERDYF LL_RCC_IsActiveFlag_LSERDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6655</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___m_c_o_html_gab6a8027433766ca59fe1182a94a26be0"><div class="ttname"><a href="group___r_c_c___l_l___e_f___m_c_o.html#gab6a8027433766ca59fe1182a94a26be0">LL_RCC_MCO2_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_MCO2_Disable(void)</div><div class="ttdoc">Disable MCO2 output @rmtoll CFGR RCC_CFGR_MCO2EN LL_RCC_MCO2_Disable.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3374</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___system_html_ga0c3940f271ef48caf597abe88668ecf1"><div class="ttname"><a href="group___r_c_c___l_l___e_f___system.html#ga0c3940f271ef48caf597abe88668ecf1">LL_RCC_GetAPB1Prescaler</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)</div><div class="ttdoc">Get APB1 prescaler @rmtoll CFGR PPRE1 LL_RCC_GetAPB1Prescaler.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3308</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_ga14dff69d0c79b289c2eca8a68e1a86a6"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga14dff69d0c79b289c2eca8a68e1a86a6">LL_RCC_GetDFSDMClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetDFSDMClockSource(uint32_t DFSDMx)</div><div class="ttdoc">Get DFSDM Audio Clock Source @rmtoll DCKCFGR CKDFSDM1SEL LL_RCC_GetDFSDMClockSource.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3941</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_gab03a55b3dfe05c5901bbd9b6c6fee0a0"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0">LL_RCC_PLL_SetMainSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_SetMainSource(uint32_t PLLSource)</div><div class="ttdoc">Configure PLL clock source @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_SetMainSource.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4862</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_ga5073ee320f5b0711bba681f9364f46ec"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga5073ee320f5b0711bba681f9364f46ec">LL_RCC_PLL_ConfigDomain_48M</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</div><div class="ttdoc">Configure PLL used for 48Mhz domain clock.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4428</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___get___freq_html_ga5e831915d2b676250c5ab9e160ecdede"><div class="ttname"><a href="group___r_c_c___l_l___e_f___get___freq.html#ga5e831915d2b676250c5ab9e160ecdede">LL_RCC_GetDSIClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetDSIClockFreq(uint32_t DSIxSource)</div><div class="ttdoc">Return DSI clock frequency.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.c:1029</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___h_s_e_html_ga3ff0a43387450b9e82bdc850c3d85c77"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_e.html#ga3ff0a43387450b9e82bdc850c3d85c77">LL_RCC_HSE_DisableBypass</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)</div><div class="ttdoc">Disable HSE external oscillator (HSE Bypass) @rmtoll CR HSEBYP LL_RCC_HSE_DisableBypass.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:2957</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_s_a_i_html_ga4ebef1abdb65f94eb6068afb5559cdc5"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga4ebef1abdb65f94eb6068afb5559cdc5">LL_RCC_PLLSAI_ConfigDomain_48M</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div><div class="ttdoc">Configure PLLSAI used for 48Mhz domain clock.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6221</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_gae44175d4b464a7abbe3f960510724edb"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#gae44175d4b464a7abbe3f960510724edb">LL_RCC_PLL_ConfigDomain_SYS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)</div><div class="ttdoc">Configure PLL used for SYSCLK Domain.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4322</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___i_t___management_html_ga4b83ce2e0a1d86e22c36df9e05599f20"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga4b83ce2e0a1d86e22c36df9e05599f20">LL_RCC_IsEnabledIT_PLLRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLRDY(void)</div><div class="ttdoc">Checks if PLL ready interrupt source is enabled or disabled. @rmtoll CIR PLLRDYIE LL_RCC_IsEnabledIT_...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:7008</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_i2_s_html_ga6638841ef4f19d87c1ad17b235a34f63"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga6638841ef4f19d87c1ad17b235a34f63">LL_RCC_PLLI2S_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLI2S_Enable(void)</div><div class="ttdoc">Enable PLLI2S @rmtoll CR PLLI2SON LL_RCC_PLLI2S_Enable.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5151</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___get___freq_html_ga79017fd12ae473428fe35e38df9f90a5"><div class="ttname"><a href="group___r_c_c___l_l___e_f___get___freq.html#ga79017fd12ae473428fe35e38df9f90a5">LL_RCC_GetSPDIFRXClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetSPDIFRXClockFreq(uint32_t SPDIFRXxSource)</div><div class="ttdoc">Return SPDIFRX clock frequency.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.c:1088</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_s_a_i_html_gacea81b307970714a76d0847ccde0e436"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gacea81b307970714a76d0847ccde0e436">LL_RCC_PLLSAI_GetR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetR(void)</div><div class="ttdoc">Get SAIPLL division factor for PLLSAIR.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6462</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_ga885fc4f302fc2c94d362c6f430c1f409"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga885fc4f302fc2c94d362c6f430c1f409">LL_RCC_GetSAIClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetSAIClockSource(uint32_t SAIx)</div><div class="ttdoc">Get SAIx clock source @rmtoll DCKCFGR SAI1SEL LL_RCC_GetSAIClockSource  DCKCFGR SAI2SEL LL_RCC_GetSAI...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3761</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___r_t_c_html_gafd55bc3513e4b60cf5341efb57d49789"><div class="ttname"><a href="group___r_c_c___l_l___e_f___r_t_c.html#gafd55bc3513e4b60cf5341efb57d49789">LL_RCC_EnableRTC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableRTC(void)</div><div class="ttdoc">Enable RTC @rmtoll BDCR RTCEN LL_RCC_EnableRTC.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4026</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___get___freq_html_gabdac40ae298d0174e3a77309ff950140"><div class="ttname"><a href="group___r_c_c___l_l___e_f___get___freq.html#gabdac40ae298d0174e3a77309ff950140">LL_RCC_GetFMPI2CClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetFMPI2CClockFreq(uint32_t FMPI2CxSource)</div><div class="ttdoc">Return FMPI2Cx clock frequency.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.c:341</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___h_s_i_html_ga7378e93867ba13383054e284b8ec4b46"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_i.html#ga7378e93867ba13383054e284b8ec4b46">LL_RCC_HSI_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI_Disable(void)</div><div class="ttdoc">Disable HSI oscillator @rmtoll CR HSION LL_RCC_HSI_Disable.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3015</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_gad6a634beb13d8d21b62ba996eeab53c4"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#gad6a634beb13d8d21b62ba996eeab53c4">LL_RCC_PLL_GetN</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)</div><div class="ttdoc">Get Main PLL multiplication factor for VCO @rmtoll PLLCFGR PLLN LL_RCC_PLL_GetN.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4886</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___i_t___management_html_gad7ee6c86ab3c267e951d668d384c985f"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#gad7ee6c86ab3c267e951d668d384c985f">LL_RCC_DisableIT_LSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_LSIRDY(void)</div><div class="ttdoc">Disable LSI ready interrupt @rmtoll CIR LSIRDYIE LL_RCC_DisableIT_LSIRDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6893</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___l_s_e_html_ga2d7d65f46d5f2a53e20aee053a20e432"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_e.html#ga2d7d65f46d5f2a53e20aee053a20e432">LL_RCC_LSE_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_Disable(void)</div><div class="ttdoc">Disable Low Speed External (LSE) crystal. @rmtoll BDCR LSEON LL_RCC_LSE_Disable.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3089</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___init_html_ga6c6596f8e4823b4eacb9185e127c5a33"><div class="ttname"><a href="group___r_c_c___l_l___e_f___init.html#ga6c6596f8e4823b4eacb9185e127c5a33">LL_RCC_DeInit</a></div><div class="ttdeci">ErrorStatus LL_RCC_DeInit(void)</div><div class="ttdoc">Reset the RCC clock configuration to the default reset state.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.c:202</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___h_s_e_html_gabe89f332b1d8d6be385e0ac742102faf"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_e.html#gabe89f332b1d8d6be385e0ac742102faf">LL_RCC_HSE_EnableBypass</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)</div><div class="ttdoc">Enable HSE external oscillator (HSE Bypass) @rmtoll CR HSEBYP LL_RCC_HSE_EnableBypass.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:2947</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_gab3bb56b1887d0f75ee20f736f230f67c"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gab3bb56b1887d0f75ee20f736f230f67c">LL_RCC_SetFMPI2CClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetFMPI2CClockSource(uint32_t FMPI2CxSource)</div><div class="ttdoc">Configure FMPI2C clock source @rmtoll DCKCFGR2 FMPI2C1SEL LL_RCC_SetFMPI2CClockSource.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3430</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___i_t___management_html_ga927c5f2038ad4695518e0e96c458530b"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga927c5f2038ad4695518e0e96c458530b">LL_RCC_IsEnabledIT_PLLSAIRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLSAIRDY(void)</div><div class="ttdoc">Checks if PLLSAI ready interrupt source is enabled or disabled. @rmtoll CIR PLLSAIRDYIE LL_RCC_IsEnab...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:7032</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_gacb62ce647f2ad68b697a6e3dd13e4a7c"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#gacb62ce647f2ad68b697a6e3dd13e4a7c">LL_RCC_PLL_GetStepIncrementation</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetStepIncrementation(void)</div><div class="ttdoc">Get Spread Spectrum Incrementation Step for PLL.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5099</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___h_s_i_html_gae8cfa820b4109a38cad940831419719d"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_i.html#gae8cfa820b4109a38cad940831419719d">LL_RCC_HSI_SetCalibTrimming</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)</div><div class="ttdoc">Set HSI Calibration trimming.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3051</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_i2_s_html_ga30971710f83fd603ce67a0ddac0a3a89"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga30971710f83fd603ce67a0ddac0a3a89">LL_RCC_PLLI2S_GetP</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetP(void)</div><div class="ttdoc">Get I2SPLL division factor for PLLI2SP.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5757</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_ga8b8c19ec0e2ef7490fa7f1894fa2ec29"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga8b8c19ec0e2ef7490fa7f1894fa2ec29">LL_RCC_SetLPTIMClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)</div><div class="ttdoc">Configure LPTIMx clock source @rmtoll DCKCFGR2 LPTIM1SEL LL_RCC_SetLPTIMClockSource.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3447</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_ga746a8858268cc04e7debbc26cb5f8a31"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga746a8858268cc04e7debbc26cb5f8a31">LL_RCC_IsActiveFlag_PLLI2SRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLI2SRDY(void)</div><div class="ttdoc">Check if PLLI2S ready interrupt occurred or not @rmtoll CIR PLLI2SRDYF LL_RCC_IsActiveFlag_PLLI2SRDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6696</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___i_t___management_html_ga461124723b24e20d8d676fe1d65d43c8"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga461124723b24e20d8d676fe1d65d43c8">LL_RCC_EnableIT_PLLSAIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_PLLSAIRDY(void)</div><div class="ttdoc">Enable PLLSAI ready interrupt @rmtoll CIR PLLSAIRDYIE LL_RCC_EnableIT_PLLSAIRDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6882</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_ga28c7daaeb707dcf1a6e1487f37314e74"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga28c7daaeb707dcf1a6e1487f37314e74">LL_RCC_IsActiveFlag_HSECSS</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(void)</div><div class="ttdoc">Check if Clock security system interrupt occurred or not @rmtoll CIR CSSF LL_RCC_IsActiveFlag_HSECSS.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6719</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_s_a_i_html_gad8a79c93ce4d99db6606760525be47f8"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gad8a79c93ce4d99db6606760525be47f8">LL_RCC_PLLSAI_GetDIVQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetDIVQ(void)</div><div class="ttdoc">Get SAIPLL division factor for PLLSAIDIVQ.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6523</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___system_html_ga46141696cad09a131c4a0d6d799269aa"><div class="ttname"><a href="group___r_c_c___l_l___e_f___system.html#ga46141696cad09a131c4a0d6d799269aa">LL_RCC_GetSysClkSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)</div><div class="ttdoc">Get the system clock source @rmtoll CFGR SWS LL_RCC_GetSysClkSource.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3222</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___r_t_c_html_ga2a628a30073b69f94c6141ecd58295d6"><div class="ttname"><a href="group___r_c_c___l_l___e_f___r_t_c.html#ga2a628a30073b69f94c6141ecd58295d6">LL_RCC_GetRTCClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)</div><div class="ttdoc">Get RTC Clock Source @rmtoll BDCR RTCSEL LL_RCC_GetRTCClockSource.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4016</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_ga199e2bf0b316d313385cd7daab65150b"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga199e2bf0b316d313385cd7daab65150b">LL_RCC_ClearFlag_LSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_LSERDY(void)</div><div class="ttdoc">Clear LSE ready interrupt flag @rmtoll CIR LSERDYC LL_RCC_ClearFlag_LSERDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6569</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_s_a_i_html_ga24476af5b856f4a43e29e7bd583ffb5b"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga24476af5b856f4a43e29e7bd583ffb5b">LL_RCC_PLLSAI_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI_Disable(void)</div><div class="ttdoc">Disable PLLSAI @rmtoll CR PLLSAION LL_RCC_PLLSAI_Disable.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5977</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___l_s_i_html_gaa7661c6b0a8edd9d0f4466b22b11aae2"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_i.html#gaa7661c6b0a8edd9d0f4466b22b11aae2">LL_RCC_LSI_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)</div><div class="ttdoc">Check if LSI is Ready @rmtoll CSR LSIRDY LL_RCC_LSI_IsReady.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3181</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_gabc8d8c7f8d3660828000b0bbef9dacef"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabc8d8c7f8d3660828000b0bbef9dacef">LL_RCC_GetLPTIMClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)</div><div class="ttdoc">Get LPTIMx clock source @rmtoll DCKCFGR2 LPTIM1SEL LL_RCC_GetLPTIMClockSource.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3719</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_ga0b1da3c3690c268b28f120bfd7c3857f"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga0b1da3c3690c268b28f120bfd7c3857f">LL_RCC_IsActiveFlag_BORRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_BORRST(void)</div><div class="ttdoc">Check if RCC flag BOR reset is set or not. @rmtoll CSR BORRSTF LL_RCC_IsActiveFlag_BORRST.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6790</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_ga0344abc2bd16d41bb7fee620c3023356"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga0344abc2bd16d41bb7fee620c3023356">LL_RCC_SetSDIOClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetSDIOClockSource(uint32_t SDIOxSource)</div><div class="ttdoc">Configure SDIO clock source @rmtoll DCKCFGR SDIOSEL LL_RCC_SetSDIOClockSource  DCKCFGR2 SDIOSEL LL_RC...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3499</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___get___freq_html_ga179a6e6ce1b370eac8f50e5206811865"><div class="ttname"><a href="group___r_c_c___l_l___e_f___get___freq.html#ga179a6e6ce1b370eac8f50e5206811865">LL_RCC_GetI2SClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetI2SClockFreq(uint32_t I2SxSource)</div><div class="ttdoc">Return I2Sx clock frequency.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.c:385</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_s_a_i_html_ga3d8822523ed39cf542eceb45e5169b5a"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga3d8822523ed39cf542eceb45e5169b5a">LL_RCC_PLLSAI_GetDivider</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetDivider(void)</div><div class="ttdoc">Get division factor for PLLSAI input clock @rmtoll PLLCFGR PLLM LL_RCC_PLLSAI_GetDivider  PLLSAICFGR ...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6404</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_gadb1d91e68871bf9a60fae6ac9b282354"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#gadb1d91e68871bf9a60fae6ac9b282354">LL_RCC_PLL_ConfigDomain_SAI</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR, uint32_t PLLDIVR) __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SAI(uint32_t Source</div><div class="ttdoc">Configure PLL used for SAI clock.</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___get___freq_html_ga6bf2ecd4af8b7c572e32319db1165950"><div class="ttname"><a href="group___r_c_c___l_l___e_f___get___freq.html#ga6bf2ecd4af8b7c572e32319db1165950">LL_RCC_GetDFSDMAudioClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetDFSDMAudioClockFreq(uint32_t DFSDMxSource)</div><div class="ttdoc">Return DFSDMx Audio clock frequency.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.c:976</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___i_t___management_html_ga237dba6e7cfc2ce2db8293948b5955e0"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga237dba6e7cfc2ce2db8293948b5955e0">LL_RCC_EnableIT_HSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_HSERDY(void)</div><div class="ttdoc">Enable HSE ready interrupt @rmtoll CIR HSERDYIE LL_RCC_EnableIT_HSERDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6849</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___l_s_e_html_gac172d4ab6c517ee7921d277d35c914a8"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_e.html#gac172d4ab6c517ee7921d277d35c914a8">LL_RCC_LSE_DisableHighDriveMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_DisableHighDriveMode(void)</div><div class="ttdoc">Disable LSE high drive mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3142</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_i2_s_html_gab79ea9ecf27834329ac12e8f5e1ce02f"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gab79ea9ecf27834329ac12e8f5e1ce02f">LL_RCC_PLLI2S_GetN</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetN(void)</div><div class="ttdoc">Get I2SPLL multiplication factor for VCO @rmtoll PLLI2SCFGR PLLI2SN LL_RCC_PLLI2S_GetN.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5698</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_ga6dfe0acda0922b6bcdba120bafbdd468"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga6dfe0acda0922b6bcdba120bafbdd468">LL_RCC_GetSPDIFRXClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetSPDIFRXClockSource(uint32_t SPDIFRXx)</div><div class="ttdoc">Get SPDIFRX clock source @rmtoll DCKCFGR2 SPDIFRXSEL LL_RCC_GetSPDIFRXClockSource.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3959</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___m_c_o_html_gae252645899cd0a7c5c06a3c7724c1f9a"><div class="ttname"><a href="group___r_c_c___l_l___e_f___m_c_o.html#gae252645899cd0a7c5c06a3c7724c1f9a">LL_RCC_MCO1_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_MCO1_Enable(void)</div><div class="ttdoc">Enable MCO1 output @rmtoll CFGR RCC_CFGR_MCO1EN LL_RCC_MCO1_Enable.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3342</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_i2_s_html_ga08ca40d0e745e3845cd1ff378aebf299"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga08ca40d0e745e3845cd1ff378aebf299">LL_RCC_PLLI2S_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLI2S_IsReady(void)</div><div class="ttdoc">Check if PLLI2S Ready @rmtoll CR PLLI2SRDY LL_RCC_PLLI2S_IsReady.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5171</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_ga049fe040a7843b5439d84febd93fc16a"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga049fe040a7843b5439d84febd93fc16a">LL_RCC_PLL_GetDIVR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetDIVR(void)</div><div class="ttdoc">Get Main PLL division factor for PLLDIVR.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4987</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___h_s_e_html_ga03f1df72bbbe1079a10d290e01797afc"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_e.html#ga03f1df72bbbe1079a10d290e01797afc">LL_RCC_HSE_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSE_Enable(void)</div><div class="ttdoc">Enable HSE crystal oscillator (HSE ON) @rmtoll CR HSEON LL_RCC_HSE_Enable.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:2967</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___system_html_gae36073790d83b6245c874b3f61cca3f3"><div class="ttname"><a href="group___r_c_c___l_l___e_f___system.html#gae36073790d83b6245c874b3f61cca3f3">LL_RCC_GetAPB2Prescaler</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)</div><div class="ttdoc">Get APB2 prescaler @rmtoll CFGR PPRE2 LL_RCC_GetAPB2Prescaler.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3323</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_ga776f8f14237167c515e37ae8d4a4dc1c"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga776f8f14237167c515e37ae8d4a4dc1c">LL_RCC_IsActiveFlag_HSERDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(void)</div><div class="ttdoc">Check if HSE ready interrupt occurred or not @rmtoll CIR HSERDYF LL_RCC_IsActiveFlag_HSERDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6675</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___l_s_e_html_ga6549e6703b0b96fc154f7b014961f890"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_e.html#ga6549e6703b0b96fc154f7b014961f890">LL_RCC_LSE_EnableBypass</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)</div><div class="ttdoc">Enable external clock source (LSE bypass). @rmtoll BDCR LSEBYP LL_RCC_LSE_EnableBypass.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3099</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_i2_s_html_gaa737d5569b3bc18f096955f62c0631ea"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gaa737d5569b3bc18f096955f62c0631ea">LL_RCC_PLLI2S_GetDIVR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetDIVR(void)</div><div class="ttdoc">Get I2SPLL division factor for PLLI2SDIVR.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5846</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_ga1ad970e8f4158bdcbd4725c1d590394c"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga1ad970e8f4158bdcbd4725c1d590394c">LL_RCC_GetCK48MClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetCK48MClockSource(uint32_t CK48Mx)</div><div class="ttdoc">Get 48Mhz domain clock source @rmtoll DCKCFGR CK48MSEL LL_RCC_GetCK48MClockSource  DCKCFGR2 CK48MSEL ...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3802</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_s_a_i_html_ga777064b0c58a67945f0c7a65877f536b"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga777064b0c58a67945f0c7a65877f536b">LL_RCC_PLLSAI_GetDIVR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetDIVR(void)</div><div class="ttdoc">Get SAIPLL division factor for PLLSAIDIVR.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6539</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___h_s_i_html_ga80b799f34d7a32793c6298c66034e65f"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_i.html#ga80b799f34d7a32793c6298c66034e65f">LL_RCC_HSI_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)</div><div class="ttdoc">Check if HSI clock is ready @rmtoll CR HSIRDY LL_RCC_HSI_IsReady.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3025</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___i_t___management_html_ga0436c0ec61c028646dcf4b04c3b634c9"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga0436c0ec61c028646dcf4b04c3b634c9">LL_RCC_IsEnabledIT_HSIRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSIRDY(void)</div><div class="ttdoc">Checks if HSI ready interrupt source is enabled or disabled. @rmtoll CIR HSIRDYIE LL_RCC_IsEnabledIT_...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6988</div></div>
<div class="ttc" id="struct_l_l___r_c_c___clocks_type_def_html"><div class="ttname"><a href="struct_l_l___r_c_c___clocks_type_def.html">LL_RCC_ClocksTypeDef</a></div><div class="ttdoc">RCC Clocks Frequency Structure.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:93</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_i2_s_html_ga5dd787747862b966b7327dad630175d3"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga5dd787747862b966b7327dad630175d3">LL_RCC_PLLI2S_ConfigDomain_I2S</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLI2S_ConfigDomain_I2S(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div><div class="ttdoc">Configure PLLI2S used for I2S1 domain clock.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5679</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___system_html_ga7a644ead8a37cf74b0544d45db576285"><div class="ttname"><a href="group___r_c_c___l_l___e_f___system.html#ga7a644ead8a37cf74b0544d45db576285">LL_RCC_SetAPB1Prescaler</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)</div><div class="ttdoc">Set APB1 prescaler @rmtoll CFGR PPRE1 LL_RCC_SetAPB1Prescaler.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3258</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___i_t___management_html_ga9c07008a31873ed7672adf0a21edfb43"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga9c07008a31873ed7672adf0a21edfb43">LL_RCC_IsEnabledIT_PLLI2SRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLI2SRDY(void)</div><div class="ttdoc">Checks if PLLI2S ready interrupt source is enabled or disabled. @rmtoll CIR PLLI2SRDYIE LL_RCC_IsEnab...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:7019</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___system_html_ga2e26a68b86dfe285aabaa5d6707086e4"><div class="ttname"><a href="group___r_c_c___l_l___e_f___system.html#ga2e26a68b86dfe285aabaa5d6707086e4">LL_RCC_SetAHBPrescaler</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)</div><div class="ttdoc">Set AHB prescaler @rmtoll CFGR HPRE LL_RCC_SetAHBPrescaler.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3242</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___get___freq_html_ga86160cf444a040decea3fa200d95ec75"><div class="ttname"><a href="group___r_c_c___l_l___e_f___get___freq.html#ga86160cf444a040decea3fa200d95ec75">LL_RCC_GetSAIClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetSAIClockFreq(uint32_t SAIxSource)</div><div class="ttdoc">Return SAIx clock frequency.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.c:557</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_ga40cc11ad218ea6afe9a357d2ba842db0"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga40cc11ad218ea6afe9a357d2ba842db0">LL_RCC_IsActiveFlag_LSIRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSIRDY(void)</div><div class="ttdoc">Check if LSI ready interrupt occurred or not @rmtoll CIR LSIRDYF LL_RCC_IsActiveFlag_LSIRDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6645</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_ga28e0f2c312d37c19ad2b8c7e16f283d9"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga28e0f2c312d37c19ad2b8c7e16f283d9">LL_RCC_PLL_GetPeriodModulation</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetPeriodModulation(void)</div><div class="ttdoc">Get Spread Spectrum Modulation Period for PLL @rmtoll SSCGR MODPER LL_RCC_PLL_GetPeriodModulation.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5088</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___l_s_e_html_gab241e39dd467e6193c7689d90109e740"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_e.html#gab241e39dd467e6193c7689d90109e740">LL_RCC_LSE_EnableHighDriveMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_EnableHighDriveMode(void)</div><div class="ttdoc">Enable LSE high drive mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3131</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_ga5a420ff865f5aac33a3ab6956add866a"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga5a420ff865f5aac33a3ab6956add866a">LL_RCC_ClearResetFlags</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearResetFlags(void)</div><div class="ttdoc">Set RMVF bit to clear the reset flags. @rmtoll CSR RMVF LL_RCC_ClearResetFlags.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6801</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___h_s_i_html_ga944e422d8e8429f77f68216f00017cd1"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_i.html#ga944e422d8e8429f77f68216f00017cd1">LL_RCC_HSI_GetCalibration</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)</div><div class="ttdoc">Get HSI Calibration value.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3037</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___i_t___management_html_gaafe55dd64d4da300ce613afca3f7ba66"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#gaafe55dd64d4da300ce613afca3f7ba66">LL_RCC_EnableIT_LSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_LSIRDY(void)</div><div class="ttdoc">Enable LSI ready interrupt @rmtoll CIR LSIRDYIE LL_RCC_EnableIT_LSIRDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6819</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___get___freq_html_ga9c8ed2c514d7cfe24a632a036e5eb9ef"><div class="ttname"><a href="group___r_c_c___l_l___e_f___get___freq.html#ga9c8ed2c514d7cfe24a632a036e5eb9ef">LL_RCC_GetLPTIMClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetLPTIMClockFreq(uint32_t LPTIMxSource)</div><div class="ttdoc">Return LPTIMx clock frequency.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.c:500</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___get___freq_html_gad3625bec073f712f8019673b15fde23b"><div class="ttname"><a href="group___r_c_c___l_l___e_f___get___freq.html#gad3625bec073f712f8019673b15fde23b">LL_RCC_GetUSBClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetUSBClockFreq(uint32_t USBxSource)</div><div class="ttdoc">Return USBx clock frequency.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.c:863</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___m_c_o_html_ga58fd0f06614365ce4a1197d25b429b13"><div class="ttname"><a href="group___r_c_c___l_l___e_f___m_c_o.html#ga58fd0f06614365ce4a1197d25b429b13">LL_RCC_MCO1_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_MCO1_Disable(void)</div><div class="ttdoc">Disable MCO1 output @rmtoll CFGR RCC_CFGR_MCO1EN LL_RCC_MCO1_Disable.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3352</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_gaeffbf3feb91809ca66880737cb0043f0"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaeffbf3feb91809ca66880737cb0043f0">LL_RCC_IsActiveFlag_PLLRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLRDY(void)</div><div class="ttdoc">Check if PLL ready interrupt occurred or not @rmtoll CIR PLLRDYF LL_RCC_IsActiveFlag_PLLRDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6685</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_gabb84c4f999ecc96a0221556897ec5157"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabb84c4f999ecc96a0221556897ec5157">LL_RCC_SetCK48MClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetCK48MClockSource(uint32_t CK48MxSource)</div><div class="ttdoc">Configure 48Mhz domain clock source @rmtoll DCKCFGR CK48MSEL LL_RCC_SetCK48MClockSource  DCKCFGR2 CK4...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3522</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_ga864ca67fd541996b3698a26fce641fb6"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga864ca67fd541996b3698a26fce641fb6">LL_RCC_ClearFlag_HSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_HSIRDY(void)</div><div class="ttdoc">Clear HSI ready interrupt flag @rmtoll CIR HSIRDYC LL_RCC_ClearFlag_HSIRDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6579</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_ga8efc8002c3f3db4790d78052b90384d4"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga8efc8002c3f3db4790d78052b90384d4">LL_RCC_GetCECClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetCECClockSource(uint32_t CECx)</div><div class="ttdoc">Get CEC Clock Source @rmtoll DCKCFGR2 CECSEL LL_RCC_GetCECClockSource.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3870</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___t_i_m___c_l_o_c_k___p_r_e_s_c_a_l_e_r_html_ga924475b1dffb9d1da3ea0b71b40aa30a"><div class="ttname"><a href="group___r_c_c___l_l___e_f___t_i_m___c_l_o_c_k___p_r_e_s_c_a_l_e_r.html#ga924475b1dffb9d1da3ea0b71b40aa30a">LL_RCC_SetTIMPrescaler</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)</div><div class="ttdoc">Set Timers Clock Prescalers @rmtoll DCKCFGR TIMPRE LL_RCC_SetTIMPrescaler.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4171</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___m_c_o_html_ga531fbb087ed71e95a1c47c848fad6638"><div class="ttname"><a href="group___r_c_c___l_l___e_f___m_c_o.html#ga531fbb087ed71e95a1c47c848fad6638">LL_RCC_ConfigMCO</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)</div><div class="ttdoc">Configure MCOx @rmtoll CFGR MCO1 LL_RCC_ConfigMCO  CFGR MCO1PRE LL_RCC_ConfigMCO  CFGR MCO2 LL_RCC_Co...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3408</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_ga16fc5919ec0b304f9d232312cb73ee06"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga16fc5919ec0b304f9d232312cb73ee06">LL_RCC_PLL_ConfigDomain_SPDIFRX</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SPDIFRX(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div><div class="ttdoc">Configure PLL used for SPDIFRX clock.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4709</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___i_t___management_html_gab4c49baabc7efc623baa04cf6486da8a"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#gab4c49baabc7efc623baa04cf6486da8a">LL_RCC_DisableIT_PLLI2SRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_PLLI2SRDY(void)</div><div class="ttdoc">Disable PLLI2S ready interrupt @rmtoll CIR PLLI2SRDYIE LL_RCC_DisableIT_PLLI2SRDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6944</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_ga40076a8498dfb238311e64e035ebf352"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga40076a8498dfb238311e64e035ebf352">LL_RCC_SetSAIClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetSAIClockSource(uint32_t SAIxSource)</div><div class="ttdoc">Configure SAIx clock source @rmtoll DCKCFGR SAI1SRC LL_RCC_SetSAIClockSource  DCKCFGR SAI2SRC LL_RCC_...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3483</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_ga77b73340c1ea5ce32f4e06b7af655ab1"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga77b73340c1ea5ce32f4e06b7af655ab1">LL_RCC_IsActiveFlag_WWDGRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_WWDGRST(void)</div><div class="ttdoc">Check if RCC flag Window Watchdog reset is set or not. @rmtoll CSR WWDGRSTF LL_RCC_IsActiveFlag_WWDGR...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6779</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___get___freq_html_gaa5c235b6850e5f90e1d995f792626386"><div class="ttname"><a href="group___r_c_c___l_l___e_f___get___freq.html#gaa5c235b6850e5f90e1d995f792626386">LL_RCC_GetDFSDMClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetDFSDMClockFreq(uint32_t DFSDMxSource)</div><div class="ttdoc">Return DFSDMx clock frequency.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.c:923</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_gae8094ddb005c04eb7ab50a8b61f221b2"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gae8094ddb005c04eb7ab50a8b61f221b2">LL_RCC_SetSPDIFRXClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetSPDIFRXClockSource(uint32_t SPDIFRXxSource)</div><div class="ttdoc">Configure SPDIFRX clock source @rmtoll DCKCFGR2 SPDIFRXSEL LL_RCC_SetSPDIFRXClockSource.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3684</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___system_html_gade07cf0061a8196c45276d7d87caa74e"><div class="ttname"><a href="group___r_c_c___l_l___e_f___system.html#gade07cf0061a8196c45276d7d87caa74e">LL_RCC_SetSysClkSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)</div><div class="ttdoc">Configure the system clock source @rmtoll CFGR SW LL_RCC_SetSysClkSource.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3206</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___i_t___management_html_ga6c8bf947fe00b2914a52a62664062420"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga6c8bf947fe00b2914a52a62664062420">LL_RCC_IsEnabledIT_HSERDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSERDY(void)</div><div class="ttdoc">Checks if HSE ready interrupt source is enabled or disabled. @rmtoll CIR HSERDYIE LL_RCC_IsEnabledIT_...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6998</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_i2_s_html_ga1cc063fa3120d7b725cb9db2a923a8ca"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga1cc063fa3120d7b725cb9db2a923a8ca">LL_RCC_PLLI2S_ConfigDomain_SAI</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLI2S_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ_R, uint32_t PLLDIVQ_R)</div><div class="ttdoc">Configure PLLI2S used for SAI domain clock.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5355</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_i2_s_html_ga4a52fed2c9eb105635cefc2931d6cd87"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga4a52fed2c9eb105635cefc2931d6cd87">LL_RCC_PLLI2S_GetDIVQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetDIVQ(void)</div><div class="ttdoc">Get I2SPLL division factor for PLLI2SDIVQ.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5802</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___r_t_c_html_ga227a3b3aa0575d595313790175e76435"><div class="ttname"><a href="group___r_c_c___l_l___e_f___r_t_c.html#ga227a3b3aa0575d595313790175e76435">LL_RCC_ForceBackupDomainReset</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)</div><div class="ttdoc">Force the Backup domain reset @rmtoll BDCR BDRST LL_RCC_ForceBackupDomainReset.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4056</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___get___freq_html_gaf504876ffd92eec02252ebd1eb7ba8b7"><div class="ttname"><a href="group___r_c_c___l_l___e_f___get___freq.html#gaf504876ffd92eec02252ebd1eb7ba8b7">LL_RCC_GetRNGClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetRNGClockFreq(uint32_t RNGxSource)</div><div class="ttdoc">Return RNGx clock frequency.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.c:768</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___r_t_c_html_gac52a1db0154301559c493145c3e5a37d"><div class="ttname"><a href="group___r_c_c___l_l___e_f___r_t_c.html#gac52a1db0154301559c493145c3e5a37d">LL_RCC_ReleaseBackupDomainReset</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)</div><div class="ttdoc">Release the Backup domain reset @rmtoll BDCR BDRST LL_RCC_ReleaseBackupDomainReset.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4066</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_gaf3b5c8d187cd34fa096352b3610eae19"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gaf3b5c8d187cd34fa096352b3610eae19">LL_RCC_SetCECClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetCECClockSource(uint32_t Source)</div><div class="ttdoc">Configure CEC clock source @rmtoll DCKCFGR2 CECSEL LL_RCC_SetCECClockSource.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3587</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_gac1b4e9e482781bd59f8ea7f573694fbc"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gac1b4e9e482781bd59f8ea7f573694fbc">LL_RCC_ClearFlag_PLLRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_PLLRDY(void)</div><div class="ttdoc">Clear PLL ready interrupt flag @rmtoll CIR PLLRDYC LL_RCC_ClearFlag_PLLRDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6599</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_ga9d9b3802b37694ec9290e80438637a85"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga9d9b3802b37694ec9290e80438637a85">LL_RCC_PLL_GetMainSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)</div><div class="ttdoc">Get the oscillator used as PLL clock source. @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_GetMainSource.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4874</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___get___freq_html_ga091586eabb5608f69062959f34cab070"><div class="ttname"><a href="group___r_c_c___l_l___e_f___get___freq.html#ga091586eabb5608f69062959f34cab070">LL_RCC_GetSDIOClockFreq</a></div><div class="ttdeci">uint32_t LL_RCC_GetSDIOClockFreq(uint32_t SDIOxSource)</div><div class="ttdoc">Return SDIOx clock frequency.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.c:697</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___r_t_c_html_gaf18f9d91109af38992b999f234556ce6"><div class="ttname"><a href="group___r_c_c___l_l___e_f___r_t_c.html#gaf18f9d91109af38992b999f234556ce6">LL_RCC_GetRTC_HSEPrescaler</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetRTC_HSEPrescaler(void)</div><div class="ttdoc">Get HSE Prescalers for RTC Clock @rmtoll CFGR RTCPRE LL_RCC_GetRTC_HSEPrescaler.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4149</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___i_t___management_html_ga81e030cb31b2e1cc5138b19bda80571e"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga81e030cb31b2e1cc5138b19bda80571e">LL_RCC_DisableIT_HSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_HSIRDY(void)</div><div class="ttdoc">Disable HSI ready interrupt @rmtoll CIR HSIRDYIE LL_RCC_DisableIT_HSIRDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6913</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_ga86334eeeb7d86032a1087bf1b0fb1860"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga86334eeeb7d86032a1087bf1b0fb1860">LL_RCC_PLL_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)</div><div class="ttdoc">Check if PLL Ready @rmtoll CR PLLRDY LL_RCC_PLL_IsReady.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4223</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_gaa042660d28e3272fd1dc7bd4de6acb67"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gaa042660d28e3272fd1dc7bd4de6acb67">LL_RCC_GetSDIOClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetSDIOClockSource(uint32_t SDIOx)</div><div class="ttdoc">Get SDIOx clock source @rmtoll DCKCFGR SDIOSEL LL_RCC_GetSDIOClockSource  DCKCFGR2 SDIOSEL LL_RCC_Get...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3778</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_gabc995cb54503060fa5ddd21ac2050f0f"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabc995cb54503060fa5ddd21ac2050f0f">LL_RCC_SetUSBClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)</div><div class="ttdoc">Configure USB clock source @rmtoll DCKCFGR CK48MSEL LL_RCC_SetUSBClockSource  DCKCFGR2 CK48MSEL LL_RC...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3567</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_i2_s_html_ga9ce2984ccc9ad654acaece5899ed8805"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga9ce2984ccc9ad654acaece5899ed8805">LL_RCC_PLLI2S_ConfigDomain_48M</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLI2S_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</div><div class="ttdoc">Configure PLLI2S used for 48Mhz domain clock.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5475</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_ga1bfb0c8dad3e1a4fc5177790293ed5d1"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga1bfb0c8dad3e1a4fc5177790293ed5d1">LL_RCC_IsActiveFlag_PLLSAIRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLSAIRDY(void)</div><div class="ttdoc">Check if PLLSAI ready interrupt occurred or not @rmtoll CIR PLLSAIRDYF LL_RCC_IsActiveFlag_PLLSAIRDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6708</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___i_t___management_html_ga37bf674135c2aba7f1a4dc9e6eebbbe1"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga37bf674135c2aba7f1a4dc9e6eebbbe1">LL_RCC_EnableIT_HSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_HSIRDY(void)</div><div class="ttdoc">Enable HSI ready interrupt @rmtoll CIR HSIRDYIE LL_RCC_EnableIT_HSIRDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6839</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_gae05d5688ca8491724652ab6243685c65"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gae05d5688ca8491724652ab6243685c65">LL_RCC_ClearFlag_HSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_HSERDY(void)</div><div class="ttdoc">Clear HSE ready interrupt flag @rmtoll CIR HSERDYC LL_RCC_ClearFlag_HSERDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6589</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___i_t___management_html_ga0042575ccc553581464d7a3c9770c415"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga0042575ccc553581464d7a3c9770c415">LL_RCC_IsEnabledIT_LSERDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSERDY(void)</div><div class="ttdoc">Checks if LSE ready interrupt source is enabled or disabled. @rmtoll CIR LSERDYIE LL_RCC_IsEnabledIT_...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6978</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_i2_s_html_ga20d05ec250488f62c4fd817172bfe090"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga20d05ec250488f62c4fd817172bfe090">LL_RCC_PLLI2S_GetMainSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetMainSource(void)</div><div class="ttdoc">Get the oscillator used as PLL clock source. @rmtoll PLLCFGR PLLSRC LL_RCC_PLLI2S_GetMainSource  PLLI...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5940</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___system_html_gaa1ff004532ea545d151b41b6820b7cf4"><div class="ttname"><a href="group___r_c_c___l_l___e_f___system.html#gaa1ff004532ea545d151b41b6820b7cf4">LL_RCC_SetAPB2Prescaler</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)</div><div class="ttdoc">Set APB2 prescaler @rmtoll CFGR PPRE2 LL_RCC_SetAPB2Prescaler.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3274</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_ga53a85bed071c9dfd963aa68834f438d8"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga53a85bed071c9dfd963aa68834f438d8">LL_RCC_ClearFlag_PLLSAIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_PLLSAIRDY(void)</div><div class="ttdoc">Clear PLLSAI ready interrupt flag @rmtoll CIR PLLSAIRDYC LL_RCC_ClearFlag_PLLSAIRDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6623</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___l_s_i_html_gaf5e7ebb7d4d7c88df0dbd9293e6a685b"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_i.html#gaf5e7ebb7d4d7c88df0dbd9293e6a685b">LL_RCC_LSI_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSI_Disable(void)</div><div class="ttdoc">Disable LSI Oscillator @rmtoll CSR LSION LL_RCC_LSI_Disable.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3171</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_s_a_i_html_gac4ebfd9618b4fd56048c44c1de9b3320"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gac4ebfd9618b4fd56048c44c1de9b3320">LL_RCC_PLLSAI_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI_Enable(void)</div><div class="ttdoc">Enable PLLSAI @rmtoll CR PLLSAION LL_RCC_PLLSAI_Enable.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5967</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_s_a_i_html_ga5ceaebc85d074ed74fbf6f9f86b7d40f"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga5ceaebc85d074ed74fbf6f9f86b7d40f">LL_RCC_PLLSAI_GetP</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetP(void)</div><div class="ttdoc">Get SAIPLL division factor for PLLSAIP.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6479</div></div>
<div class="ttc" id="struct_l_l___r_c_c___clocks_type_def_html_a550554f2dc7878ff3a48153d31b44e5b"><div class="ttname"><a href="struct_l_l___r_c_c___clocks_type_def.html#a550554f2dc7878ff3a48153d31b44e5b">LL_RCC_ClocksTypeDef::HCLK_Frequency</a></div><div class="ttdeci">uint32_t HCLK_Frequency</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:96</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_gab2eda08d7c23715c04620e5dfac0fd1d"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#gab2eda08d7c23715c04620e5dfac0fd1d">LL_RCC_PLL_GetR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)</div><div class="ttdoc">Get Main PLL division factor for PLLR.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4943</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___i_t___management_html_gad493f92dcecd124f9faaa76fd7710e9a"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#gad493f92dcecd124f9faaa76fd7710e9a">LL_RCC_DisableIT_LSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_LSERDY(void)</div><div class="ttdoc">Disable LSE ready interrupt @rmtoll CIR LSERDYIE LL_RCC_DisableIT_LSERDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6903</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___system_html_ga19c9cd16c74bf79bc08e75e1a182d98b"><div class="ttname"><a href="group___r_c_c___l_l___e_f___system.html#ga19c9cd16c74bf79bc08e75e1a182d98b">LL_RCC_GetAHBPrescaler</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)</div><div class="ttdoc">Get AHB prescaler @rmtoll CFGR HPRE LL_RCC_GetAHBPrescaler.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3293</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___i_t___management_html_gaf4f804969488a06489ea8550088c541f"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#gaf4f804969488a06489ea8550088c541f">LL_RCC_IsEnabledIT_LSIRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSIRDY(void)</div><div class="ttdoc">Checks if LSI ready interrupt source is enabled or disabled. @rmtoll CIR LSIRDYIE LL_RCC_IsEnabledIT_...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6968</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___h_s_i_html_ga7df3a3681aaf5d6fffc190698e66fbc6"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_i.html#ga7df3a3681aaf5d6fffc190698e66fbc6">LL_RCC_HSI_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI_Enable(void)</div><div class="ttdoc">Enable HSI oscillator @rmtoll CR HSION LL_RCC_HSI_Enable.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3005</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_ga1f59d03837414fda32efaf766a756a57"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga1f59d03837414fda32efaf766a756a57">LL_RCC_IsActiveFlag_IWDGRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDGRST(void)</div><div class="ttdoc">Check if RCC flag Independent Watchdog reset is set or not. @rmtoll CSR IWDGRSTF LL_RCC_IsActiveFlag_...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6729</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_ga9e3b0e21f16147d992e0df9b87c410bd"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga9e3b0e21f16147d992e0df9b87c410bd">LL_RCC_PLL_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_Disable(void)</div><div class="ttdoc">Disable PLL.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4213</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___l_s_e_html_gae7753068082fb56a76c8dd718d8ab7c1"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_e.html#gae7753068082fb56a76c8dd718d8ab7c1">LL_RCC_LSE_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)</div><div class="ttdoc">Check if LSE oscillator Ready @rmtoll BDCR LSERDY LL_RCC_LSE_IsReady.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3119</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_i2_s_html_gad70950d83326d3292e8b10cc2170286b"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gad70950d83326d3292e8b10cc2170286b">LL_RCC_PLLI2S_GetR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetR(void)</div><div class="ttdoc">Get I2SPLL division factor for PLLI2SR.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5741</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_ga9370d1d4c8699989d6eadc32f3245842"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga9370d1d4c8699989d6eadc32f3245842">LL_RCC_SetDFSDMClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetDFSDMClockSource(uint32_t Source)</div><div class="ttdoc">Configure DFSDM Kernel clock source @rmtoll DCKCFGR CKDFSDM1SEL LL_RCC_SetDFSDMClockSource.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3667</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_ga8adac88d2ed06a18eaecb7aeeb35fea5"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga8adac88d2ed06a18eaecb7aeeb35fea5">LL_RCC_IsActiveFlag_HSIRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(void)</div><div class="ttdoc">Check if HSI ready interrupt occurred or not @rmtoll CIR HSIRDYF LL_RCC_IsActiveFlag_HSIRDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6665</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___i_t___management_html_ga65d995145544b397d216df77846883c8"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga65d995145544b397d216df77846883c8">LL_RCC_DisableIT_HSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_HSERDY(void)</div><div class="ttdoc">Disable HSE ready interrupt @rmtoll CIR HSERDYIE LL_RCC_DisableIT_HSERDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6923</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___f_l_a_g___management_html_ga7b21463ff921d3c6df3260161d097f03"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga7b21463ff921d3c6df3260161d097f03">LL_RCC_IsActiveFlag_LPWRRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWRRST(void)</div><div class="ttdoc">Check if RCC flag Low Power reset is set or not. @rmtoll CSR LPWRRSTF LL_RCC_IsActiveFlag_LPWRRST.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6739</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___i_t___management_html_ga63b11e6afe3dfee23c5ccd65c97e953e"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga63b11e6afe3dfee23c5ccd65c97e953e">LL_RCC_DisableIT_PLLSAIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_PLLSAIRDY(void)</div><div class="ttdoc">Disable PLLSAI ready interrupt @rmtoll CIR PLLSAIRDYIE LL_RCC_DisableIT_PLLSAIRDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6957</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_i2_s_html_gaf968beb4a33f098582b54fe64d5bff71"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gaf968beb4a33f098582b54fe64d5bff71">LL_RCC_PLLI2S_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLI2S_Disable(void)</div><div class="ttdoc">Disable PLLI2S @rmtoll CR PLLI2SON LL_RCC_PLLI2S_Disable.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5161</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___l_s_e_html_ga936246430a6af1b5655b1b7c9173c36a"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_e.html#ga936246430a6af1b5655b1b7c9173c36a">LL_RCC_LSE_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_Enable(void)</div><div class="ttdoc">Enable Low Speed External (LSE) crystal. @rmtoll BDCR LSEON LL_RCC_LSE_Enable.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3079</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_gab6011d0b40ff6be229ece16f3bc077bc"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gab6011d0b40ff6be229ece16f3bc077bc">LL_RCC_SetI2SClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t Source)</div><div class="ttdoc">Configure I2S clock source @rmtoll CFGR I2SSRC LL_RCC_SetI2SClockSource  DCKCFGR I2SSRC LL_RCC_SetI2S...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3612</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_s_a_i_html_ga6499ac8bf943432baa9d6f6104679935"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga6499ac8bf943432baa9d6f6104679935">LL_RCC_PLLSAI_ConfigDomain_LTDC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLSAI_ConfigDomain_LTDC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR, uint32_t PLLDIVR)</div><div class="ttdoc">Configure PLLSAI used for LTDC domain clock.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6328</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_ga84816623364baa5eedd967cc8a34cd97"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga84816623364baa5eedd967cc8a34cd97">LL_RCC_SetRNGClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource)</div><div class="ttdoc">Configure RNG clock source @rmtoll DCKCFGR CK48MSEL LL_RCC_SetRNGClockSource  DCKCFGR2 CK48MSEL LL_RC...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3544</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_i2_s_html_ga53f1031b7991d167064f55c3a1aad3e9"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga53f1031b7991d167064f55c3a1aad3e9">LL_RCC_PLLI2S_GetDivider</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetDivider(void)</div><div class="ttdoc">Get division factor for PLLI2S input clock @rmtoll PLLCFGR PLLM LL_RCC_PLLI2S_GetDivider  PLLI2SCFGR ...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5920</div></div>
<div class="ttc" id="struct_l_l___r_c_c___clocks_type_def_html_a1bd35ea768901f1dcfd3e3df5a368922"><div class="ttname"><a href="struct_l_l___r_c_c___clocks_type_def.html#a1bd35ea768901f1dcfd3e3df5a368922">LL_RCC_ClocksTypeDef::SYSCLK_Frequency</a></div><div class="ttdeci">uint32_t SYSCLK_Frequency</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:95</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_ga377006e9145961c5c78715f0822afd63"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga377006e9145961c5c78715f0822afd63">LL_RCC_GetDFSDMAudioClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetDFSDMAudioClockSource(uint32_t DFSDMx)</div><div class="ttdoc">Get DFSDM Audio Clock Source @rmtoll DCKCFGR CKDFSDM1ASEL LL_RCC_GetDFSDMAudioClockSource  DCKCFGR CK...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3922</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_ga1c2aed1252978b55d5d06838140f044c"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga1c2aed1252978b55d5d06838140f044c">LL_RCC_PLL_SpreadSpectrum_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_SpreadSpectrum_Enable(void)</div><div class="ttdoc">Enable Spread Spectrum for PLL. @rmtoll SSCGR SSCGEN LL_RCC_PLL_SpreadSpectrum_Enable.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5122</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_ga99fe1b554c8f04d8fed520689c3ec3b8"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga99fe1b554c8f04d8fed520689c3ec3b8">LL_RCC_PLL_GetP</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)</div><div class="ttdoc">Get Main PLL division factor for PLLP @rmtoll PLLCFGR PLLP LL_RCC_PLL_GetP.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4900</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_s_a_i_html_ga0f29a17e739b922df3f0a918d6c80ff2"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga0f29a17e739b922df3f0a918d6c80ff2">LL_RCC_PLLSAI_GetQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetQ(void)</div><div class="ttdoc">Get SAIPLL division factor for PLLSAIQ @rmtoll PLLSAICFGR PLLSAIQ LL_RCC_PLLSAI_GetQ.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6444</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_ga21a95ac87202467d9210b0cbdb3b1e96"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga21a95ac87202467d9210b0cbdb3b1e96">LL_RCC_GetI2SClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)</div><div class="ttdoc">Get I2S Clock Source @rmtoll CFGR I2SSRC LL_RCC_GetI2SClockSource  DCKCFGR I2SSRC LL_RCC_GetI2SClockS...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3897</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_ga2a67a4cd2451c454ac3570b235d6feaf"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga2a67a4cd2451c454ac3570b235d6feaf">LL_RCC_SetDSIClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetDSIClockSource(uint32_t Source)</div><div class="ttdoc">Configure DSI clock source @rmtoll DCKCFGR DSISEL LL_RCC_SetDSIClockSource.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3630</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_i2_s_html_ga0a1ead4c4ce66724c4159626f7812a3a"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga0a1ead4c4ce66724c4159626f7812a3a">LL_RCC_PLLI2S_ConfigDomain_SPDIFRX</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLLI2S_ConfigDomain_SPDIFRX(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div><div class="ttdoc">Configure PLLI2S used for SPDIFRX domain clock.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5574</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___i_t___management_html_gab4a5f02eec2dc17771b5a832c8f7cc20"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#gab4a5f02eec2dc17771b5a832c8f7cc20">LL_RCC_EnableIT_PLLRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_PLLRDY(void)</div><div class="ttdoc">Enable PLL ready interrupt @rmtoll CIR PLLRDYIE LL_RCC_EnableIT_PLLRDY.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6859</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___r_t_c_html_ga7853cc23bdfef92911674d17ba6f90a5"><div class="ttname"><a href="group___r_c_c___l_l___e_f___r_t_c.html#ga7853cc23bdfef92911674d17ba6f90a5">LL_RCC_SetRTC_HSEPrescaler</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetRTC_HSEPrescaler(uint32_t Prescaler)</div><div class="ttdoc">Set HSE Prescalers for RTC Clock @rmtoll CFGR RTCPRE LL_RCC_SetRTC_HSEPrescaler.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4108</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_gadd2971a16f3fb323324233cdc1c20f76"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gadd2971a16f3fb323324233cdc1c20f76">LL_RCC_GetUSBClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)</div><div class="ttdoc">Get USBx clock source @rmtoll DCKCFGR CK48MSEL LL_RCC_GetUSBClockSource  DCKCFGR2 CK48MSEL LL_RCC_Get...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3849</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___peripheral___clock___source_html_gac627de1345e24ab8dcce8881b8f4d90d"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gac627de1345e24ab8dcce8881b8f4d90d">LL_RCC_GetFMPI2CClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetFMPI2CClockSource(uint32_t FMPI2Cx)</div><div class="ttdoc">Get FMPI2C clock source @rmtoll DCKCFGR2 FMPI2C1SEL LL_RCC_GetFMPI2CClockSource.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:3701</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___r_t_c_html_ga47fad22a32a0f7132868e28289b16f88"><div class="ttname"><a href="group___r_c_c___l_l___e_f___r_t_c.html#ga47fad22a32a0f7132868e28289b16f88">LL_RCC_IsEnabledRTC</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)</div><div class="ttdoc">Check if RTC has been enabled or not @rmtoll BDCR RTCEN LL_RCC_IsEnabledRTC.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:4046</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_html_ga409fda1bc41ac93fba4ae3a7b94f9170"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga409fda1bc41ac93fba4ae3a7b94f9170">LL_RCC_PLL_SpreadSpectrum_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_SpreadSpectrum_Disable(void)</div><div class="ttdoc">Disable Spread Spectrum for PLL. @rmtoll SSCGR SSCGEN LL_RCC_PLL_SpreadSpectrum_Disable.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:5132</div></div>
<div class="ttc" id="group___r_c_c___l_l___e_f___p_l_l_s_a_i_html_gad259769a0dbd3068b1c6b935fe2c76a8"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gad259769a0dbd3068b1c6b935fe2c76a8">LL_RCC_PLLSAI_GetN</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetN(void)</div><div class="ttdoc">Get SAIPLL multiplication factor for VCO @rmtoll PLLSAICFGR PLLSAIN LL_RCC_PLLSAI_GetN.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_rcc.h:6420</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
