\hypertarget{at91rm9200__mem_8h}{}\section{bsps/arm/csb337/include/at91rm9200\+\_\+mem.h File Reference}
\label{at91rm9200__mem_8h}\index{bsps/arm/csb337/include/at91rm9200\_mem.h@{bsps/arm/csb337/include/at91rm9200\_mem.h}}


A\+T91\+R\+M9200 Memory Controller definitions.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a765da5b13d063c8ab6319c8a0d55bf10}\label{at91rm9200__mem_8h_a765da5b13d063c8ab6319c8a0d55bf10}} 
\#define {\bfseries E\+B\+I\+\_\+\+C\+SA}~0x00    /$\ast$ Chip Select Assignment Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a7dbf45502faeccf1ff593796a93b9677}\label{at91rm9200__mem_8h_a7dbf45502faeccf1ff593796a93b9677}} 
\#define {\bfseries E\+B\+I\+\_\+\+C\+F\+GR}~0x04    /$\ast$ Configuration Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_aa2ed63888c2bbba4f80eb7ae11abab90}\label{at91rm9200__mem_8h_aa2ed63888c2bbba4f80eb7ae11abab90}} 
\#define {\bfseries E\+B\+I\+\_\+\+C\+S\+A\+\_\+\+C\+S4\+\_\+\+CF}~B\+I\+T4    /$\ast$ 1 = C\+S4-\/6 are assigned to Compact Flash, 0 = Chip Selects $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a1a54553c1e7a7dbebbec89f58283c87d}\label{at91rm9200__mem_8h_a1a54553c1e7a7dbebbec89f58283c87d}} 
\#define {\bfseries E\+B\+I\+\_\+\+C\+S\+A\+\_\+\+C\+S3\+\_\+\+S\+MM}~B\+I\+T3    /$\ast$ 1 = C\+S3 is assigned to Smart\+Media, 0 = Chip Select $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a72b4d1b1c77ff819546673ec04a16633}\label{at91rm9200__mem_8h_a72b4d1b1c77ff819546673ec04a16633}} 
\#define {\bfseries E\+B\+I\+\_\+\+C\+S\+A\+\_\+\+C\+S1\+\_\+\+S\+D\+R\+AM}~B\+I\+T1    /$\ast$ 1 = C\+S1 is assigned to S\+D\+R\+AM, 0 = Chip Select $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_af960d63f2f9db1f9d33bdae2c7a313ab}\label{at91rm9200__mem_8h_af960d63f2f9db1f9d33bdae2c7a313ab}} 
\#define {\bfseries E\+B\+I\+\_\+\+C\+S\+A\+\_\+\+C\+S0\+\_\+\+BF}~B\+I\+T0    /$\ast$ 1 = C\+S0 is assigned to Burst Flash, 0 = Chip Select $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a88f148c1180ef1683347450dc111cde4}\label{at91rm9200__mem_8h_a88f148c1180ef1683347450dc111cde4}} 
\#define {\bfseries E\+B\+I\+\_\+\+C\+F\+G\+R\+\_\+\+D\+B\+PU}~B\+I\+T0    /$\ast$ 1 = Disable D0-\/15 pullups         $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_ac6a66ef687074b0e0a6c7e805d0d571c}\label{at91rm9200__mem_8h_ac6a66ef687074b0e0a6c7e805d0d571c}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R0}~0x00    /$\ast$ Chip Select Register 0  $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a11facd117c95ec98aa464af6e7abec58}\label{at91rm9200__mem_8h_a11facd117c95ec98aa464af6e7abec58}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R1}~0x04    /$\ast$ Chip Select Register 1  $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_abc1282ef305c1adef6080346972469c1}\label{at91rm9200__mem_8h_abc1282ef305c1adef6080346972469c1}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R2}~0x08    /$\ast$ Chip Select Register 2  $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_aa8d314eca4a560a2531ee9b573a0e583}\label{at91rm9200__mem_8h_aa8d314eca4a560a2531ee9b573a0e583}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R3}~0x0\+C    /$\ast$ Chip Select Register 3  $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_afe0e8e419a814c154f4bff0c300bba40}\label{at91rm9200__mem_8h_afe0e8e419a814c154f4bff0c300bba40}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R4}~0x10    /$\ast$ Chip Select Register 4  $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a1c138a7075cc5db0e59bcfea510d36f5}\label{at91rm9200__mem_8h_a1c138a7075cc5db0e59bcfea510d36f5}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R5}~0x14    /$\ast$ Chip Select Register 5  $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_ac3a510d51ba8f8a3450a578d8d8dbef5}\label{at91rm9200__mem_8h_ac3a510d51ba8f8a3450a578d8d8dbef5}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R6}~0x18    /$\ast$ Chip Select Register 6  $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a88f7a3e48313225863ebf37ee27fe1ad}\label{at91rm9200__mem_8h_a88f7a3e48313225863ebf37ee27fe1ad}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R7}~0x1\+C    /$\ast$ Chip Select Register 7  $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a2d7ac27ec1e053297be43a85d9cfa318}\label{at91rm9200__mem_8h_a2d7ac27ec1e053297be43a85d9cfa318}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R\+\_\+\+R\+W\+H\+O\+LD}(\+\_\+x\+\_\+)~((\+\_\+x\+\_\+ \& 0x3) $<$$<$ 28)     /$\ast$ Hold C\+S after R/\+W strobes $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_ad300165a789504ffc46663e87fa6cf91}\label{at91rm9200__mem_8h_ad300165a789504ffc46663e87fa6cf91}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R\+\_\+\+R\+W\+S\+E\+T\+UP}(\+\_\+x\+\_\+)~((\+\_\+x\+\_\+ \& 0x3) $<$$<$ 24)     /$\ast$ Setup C\+S before R/\+W strobes $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_aaf5bb712094390ddd084cedc100fe5a9}\label{at91rm9200__mem_8h_aaf5bb712094390ddd084cedc100fe5a9}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R\+\_\+\+A\+C\+S\+S\+\_\+0}~(0 $<$$<$ 16)           /$\ast$ Setup/Hold Address 0 clocks before/after CS $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_aad3843a2633b8aba7b0476ad88d9879d}\label{at91rm9200__mem_8h_aad3843a2633b8aba7b0476ad88d9879d}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R\+\_\+\+A\+C\+S\+S\+\_\+1}~(1 $<$$<$ 16)           /$\ast$ Setup/Hold Address 1 clock before/after CS $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_aee8f8d0c7a2c8e82f0a5ff41d9f8e9fd}\label{at91rm9200__mem_8h_aee8f8d0c7a2c8e82f0a5ff41d9f8e9fd}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R\+\_\+\+A\+C\+S\+S\+\_\+2}~(2 $<$$<$ 16)           /$\ast$ Setup/Hold Address 2 clocks before/after CS $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a5328d3173521b2353d72ad2d2e5d6c8f}\label{at91rm9200__mem_8h_a5328d3173521b2353d72ad2d2e5d6c8f}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R\+\_\+\+A\+C\+S\+S\+\_\+3}~(3 $<$$<$ 16)           /$\ast$ Setup/Hold Address 3 clocks before/after CS $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a0982f1ff9658bc35cf2d1a9483584429}\label{at91rm9200__mem_8h_a0982f1ff9658bc35cf2d1a9483584429}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R\+\_\+\+D\+R\+P\+\_\+\+N\+O\+R\+M\+AL}~0                 /$\ast$ 0 = normal \mbox{\hyperlink{libcsupport_2src_2read_8c_a26d4711c05afec4c7771c3d17b2db9e9}{read}} protocol $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a35689d5823b5466bf8f445684ca2a9bb}\label{at91rm9200__mem_8h_a35689d5823b5466bf8f445684ca2a9bb}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R\+\_\+\+D\+R\+P\+\_\+\+E\+A\+R\+LY}~B\+I\+T15          /$\ast$ 1 = early \mbox{\hyperlink{libcsupport_2src_2read_8c_a26d4711c05afec4c7771c3d17b2db9e9}{read}} protocol $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_af420a35e735f5d576ce8cfcc42c67a50}\label{at91rm9200__mem_8h_af420a35e735f5d576ce8cfcc42c67a50}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R\+\_\+\+D\+B\+W\+\_\+16}~(1 $<$$<$ 13)           /$\ast$ CS Data\+Bus Width = 16-\/Bits $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a2cf71b2c7745863d0a0ba024673d0d33}\label{at91rm9200__mem_8h_a2cf71b2c7745863d0a0ba024673d0d33}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R\+\_\+\+D\+B\+W\+\_\+8}~(2 $<$$<$ 13)           /$\ast$ CS Data\+Bus Width = 8 Bits $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_aac96af63460067a3d233240a39acbdcb}\label{at91rm9200__mem_8h_aac96af63460067a3d233240a39acbdcb}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R\+\_\+\+B\+A\+T\+\_\+16\+\_\+1}~0                 /$\ast$ Single 16-\/Bit \mbox{\hyperlink{structdevice}{device}} (when D\+BW is 16) $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_aeb667ac461422aa6db0d3d6b1bce68fd}\label{at91rm9200__mem_8h_aeb667ac461422aa6db0d3d6b1bce68fd}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R\+\_\+\+B\+A\+T\+\_\+16\+\_\+2}~B\+I\+T12          /$\ast$ Dual 8-\/Bit devices (when D\+BW is 16) $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a6f1fe8f37fb6f16e1725d5a1280a2049}\label{at91rm9200__mem_8h_a6f1fe8f37fb6f16e1725d5a1280a2049}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R\+\_\+\+T\+DF}(\+\_\+x\+\_\+)~((\+\_\+x\+\_\+ \& 0xf) $<$$<$ 8)    /$\ast$ Intercycle Data Float Time $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_ab472ea32eb9be356879d8db49d20f470}\label{at91rm9200__mem_8h_ab472ea32eb9be356879d8db49d20f470}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R\+\_\+\+W\+S\+EN}~B\+I\+T7           /$\ast$ 1 = wait states are enabled $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a2db50ba167e89b78dd9f2c79696053af}\label{at91rm9200__mem_8h_a2db50ba167e89b78dd9f2c79696053af}} 
\#define {\bfseries S\+M\+C\+\_\+\+C\+S\+R\+\_\+\+N\+WS}(\+\_\+x\+\_\+)~((\+\_\+x\+\_\+ \& 0x7f) $<$$<$ 0)     /$\ast$ Wait States + 1 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a85d8619fa712fe56f73e9f53d306796c}\label{at91rm9200__mem_8h_a85d8619fa712fe56f73e9f53d306796c}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+MR}~0x00       /$\ast$ Mode Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a37cbc5685165c508563460eb2793ba25}\label{at91rm9200__mem_8h_a37cbc5685165c508563460eb2793ba25}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+TR}~0x04       /$\ast$ Refresh Timer Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a58324413d2ea919c166f1ada2a1e2a50}\label{at91rm9200__mem_8h_a58324413d2ea919c166f1ada2a1e2a50}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+CR}~0x08       /$\ast$ Configuration Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a25d7ac23fa854bf03d3a51e6c9688371}\label{at91rm9200__mem_8h_a25d7ac23fa854bf03d3a51e6c9688371}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+S\+RR}~0x0\+C       /$\ast$ Self Refresh Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_aa78ea49654e5363e20916c592b1533ad}\label{at91rm9200__mem_8h_aa78ea49654e5363e20916c592b1533ad}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+L\+PR}~0x10       /$\ast$ Low Power Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a99906bd93dee7f81879a65bd1cc68d2d}\label{at91rm9200__mem_8h_a99906bd93dee7f81879a65bd1cc68d2d}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+I\+ER}~0x14       /$\ast$ Interrupt Enable Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a18610ffee084b5867b3cbe9ee6d5d3ad}\label{at91rm9200__mem_8h_a18610ffee084b5867b3cbe9ee6d5d3ad}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+I\+DR}~0x18       /$\ast$ Interrupt Disable Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a4751e4b2c377acbb3a1c755633545aea}\label{at91rm9200__mem_8h_a4751e4b2c377acbb3a1c755633545aea}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+I\+MR}~0x1\+C       /$\ast$ Interrupt Mask Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a905d78f80d58cb73ee6def5e697a6493}\label{at91rm9200__mem_8h_a905d78f80d58cb73ee6def5e697a6493}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+I\+SR}~0x20       /$\ast$ Interrupt Status Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a9b1bc78c87d0a865cb05087468593d25}\label{at91rm9200__mem_8h_a9b1bc78c87d0a865cb05087468593d25}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+M\+R\+\_\+\+D\+B\+W\+\_\+16}~B\+I\+T4       /$\ast$ 1 = S\+D\+R\+AM is 16-\/bits wide, 0 = 32-\/bits $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a79ded7038f0c6a6c726b6a02c11cbdd8}\label{at91rm9200__mem_8h_a79ded7038f0c6a6c726b6a02c11cbdd8}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+M\+R\+\_\+\+N\+O\+RM}~(0 $<$$<$ 0)   /$\ast$ Normal Mode -\/ All accesses to S\+D\+R\+AM are decoded normally $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a3192791e1959d9c86714d54327e42740}\label{at91rm9200__mem_8h_a3192791e1959d9c86714d54327e42740}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+M\+R\+\_\+\+N\+OP}~(1 $<$$<$ 0)   /$\ast$ N\+OP Command is sent to S\+D\+R\+AM $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_ae37adda207c8810299c92ba98132a65b}\label{at91rm9200__mem_8h_ae37adda207c8810299c92ba98132a65b}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+M\+R\+\_\+\+P\+RE}~(2 $<$$<$ 0)   /$\ast$ Precharge All Command is sent to S\+D\+R\+AM $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a137ab1ab0de17a1b4d6974ecaba7630f}\label{at91rm9200__mem_8h_a137ab1ab0de17a1b4d6974ecaba7630f}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+M\+R\+\_\+\+M\+RS}~(3 $<$$<$ 0)   /$\ast$ Mode Register Set Command is sent to S\+D\+R\+AM $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a07680160303322438eae7a409214c814}\label{at91rm9200__mem_8h_a07680160303322438eae7a409214c814}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+M\+R\+\_\+\+R\+EF}~(4 $<$$<$ 0)   /$\ast$ Refresh Command is sent to S\+D\+R\+AM $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a4193cb312602b0fedc12ac6839d70053}\label{at91rm9200__mem_8h_a4193cb312602b0fedc12ac6839d70053}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+T\+R\+\_\+\+C\+O\+U\+NT}(\+\_\+x\+\_\+)~((\+\_\+x\+\_\+ \& 0xfff) $<$$<$ 0)
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_aef3c4ee6f41cfc66f149a6fa98771b12}\label{at91rm9200__mem_8h_aef3c4ee6f41cfc66f149a6fa98771b12}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+C\+R\+\_\+\+T\+X\+SR}(\+\_\+x\+\_\+)~((\+\_\+x\+\_\+ \& 0xf) $<$$<$ 27)     /$\ast$ C\+K\+E to A\+C\+T Time $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a238fcf2fb8f72b11a92c8dffff18c8e6}\label{at91rm9200__mem_8h_a238fcf2fb8f72b11a92c8dffff18c8e6}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+C\+R\+\_\+\+T\+R\+AS}(\+\_\+x\+\_\+)~((\+\_\+x\+\_\+ \& 0xf) $<$$<$ 23)     /$\ast$ A\+C\+T to P\+R\+E Time $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a4c6156e34fd6924d09234930a86f91d7}\label{at91rm9200__mem_8h_a4c6156e34fd6924d09234930a86f91d7}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+C\+R\+\_\+\+T\+R\+CD}(\+\_\+x\+\_\+)~((\+\_\+x\+\_\+ \& 0xf) $<$$<$ 19)     /$\ast$ R\+A\+S to C\+A\+S Time $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a4aa955571f56738e176ed3fb4085d176}\label{at91rm9200__mem_8h_a4aa955571f56738e176ed3fb4085d176}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+C\+R\+\_\+\+T\+RP}(\+\_\+x\+\_\+)~((\+\_\+x\+\_\+ \& 0xf) $<$$<$ 15)     /$\ast$ P\+R\+E to A\+C\+T Time $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_ab23c875076bef827b6214778f7e6adc0}\label{at91rm9200__mem_8h_ab23c875076bef827b6214778f7e6adc0}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+C\+R\+\_\+\+T\+RC}(\+\_\+x\+\_\+)~((\+\_\+x\+\_\+ \& 0xf) $<$$<$ 11)     /$\ast$ R\+E\+F to A\+C\+T Time $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a092c83c5d5ba7f1181cb0a07d9268843}\label{at91rm9200__mem_8h_a092c83c5d5ba7f1181cb0a07d9268843}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+C\+R\+\_\+\+T\+WR}(\+\_\+x\+\_\+)~((\+\_\+x\+\_\+ \& 0xf) $<$$<$ 7)      /$\ast$ Write Recovery Time $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_aa4da8772cd65f0089a29ec400c346867}\label{at91rm9200__mem_8h_aa4da8772cd65f0089a29ec400c346867}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+C\+R\+\_\+\+C\+A\+S\+\_\+2}~(2 $<$$<$ 5)   /$\ast$ Cas Delay = 2, this is the only supported value $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a0de5a9d0cbbc6afe153735cda2a9f608}\label{at91rm9200__mem_8h_a0de5a9d0cbbc6afe153735cda2a9f608}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+C\+R\+\_\+\+N\+B\+\_\+2}~0        /$\ast$ 2 Banks per \mbox{\hyperlink{structdevice}{device}} $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a4db233e9ef0f49b261eb561c06031272}\label{at91rm9200__mem_8h_a4db233e9ef0f49b261eb561c06031272}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+C\+R\+\_\+\+N\+B\+\_\+4}~B\+I\+T4       /$\ast$ 4 Banks per \mbox{\hyperlink{structdevice}{device}} $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_ab5fdab7e5839b8b496816bb6a8c66497}\label{at91rm9200__mem_8h_ab5fdab7e5839b8b496816bb6a8c66497}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+C\+R\+\_\+\+N\+R\+\_\+11}~(0 $<$$<$ 2)   /$\ast$ Number of rows = 11 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a9a1bf08a9067d4837d93c87017076337}\label{at91rm9200__mem_8h_a9a1bf08a9067d4837d93c87017076337}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+C\+R\+\_\+\+N\+R\+\_\+12}~(1 $<$$<$ 2)   /$\ast$ Number of rows = 12 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_af27e9fc5a55f2897bb044c5f30ca9257}\label{at91rm9200__mem_8h_af27e9fc5a55f2897bb044c5f30ca9257}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+C\+R\+\_\+\+N\+R\+\_\+13}~(2 $<$$<$ 2)   /$\ast$ Number of rows = 13 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a1cec989ac69a4686effb71953464000f}\label{at91rm9200__mem_8h_a1cec989ac69a4686effb71953464000f}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+C\+R\+\_\+\+N\+C\+\_\+8}~(0 $<$$<$ 0)   /$\ast$ Number of columns = 8 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a5bef5deade66e31508dd49c29ad3d9ae}\label{at91rm9200__mem_8h_a5bef5deade66e31508dd49c29ad3d9ae}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+C\+R\+\_\+\+N\+C\+\_\+9}~(1 $<$$<$ 0)   /$\ast$ Number of columns = 9 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a2385f2c5af4cd3e657bb1da1a6b1184e}\label{at91rm9200__mem_8h_a2385f2c5af4cd3e657bb1da1a6b1184e}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+C\+R\+\_\+\+N\+C\+\_\+10}~(2 $<$$<$ 0)   /$\ast$ Number of columns = 10 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a6345e4ae7cd43d238a362e8a7c9b3062}\label{at91rm9200__mem_8h_a6345e4ae7cd43d238a362e8a7c9b3062}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+C\+R\+\_\+\+N\+C\+\_\+11}~(3 $<$$<$ 0)   /$\ast$ Number of columns = 11 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_aa6ebe83c36b82f3e23b710a4fc4a936e}\label{at91rm9200__mem_8h_aa6ebe83c36b82f3e23b710a4fc4a936e}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+S\+R\+R\+\_\+\+S\+R\+CB}~B\+I\+T0       /$\ast$ 1 = Enter Self Refresh $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_af89b501f19ae23b97daa690a61d382e4}\label{at91rm9200__mem_8h_af89b501f19ae23b97daa690a61d382e4}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+L\+P\+R\+\_\+\+L\+P\+CB}~B\+I\+T0       /$\ast$ 1 = De-\/assert C\+KE between accesses $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__mem_8h_a2c4f2ccd50909454a06320297f4db5a6}\label{at91rm9200__mem_8h_a2c4f2ccd50909454a06320297f4db5a6}} 
\#define {\bfseries S\+D\+R\+C\+\_\+\+I\+N\+T\+\_\+\+R\+ES}~B\+I\+T0       /$\ast$ Refresh Error Status $\ast$/
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+T91\+R\+M9200 Memory Controller definitions. 

