Analysis & Synthesis report for gesture
Wed Apr 24 14:10:40 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Partition for Top-Level Resource Utilization by Entity
  9. State Machine - |i2c_ctrl|state_c
 10. Registers Removed During Synthesis
 11. Parameter Settings for User Entity Instance: Top-level Entity: |i2c_ctrl
 12. Partition Dependent Files
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Source assignments for sld_signaltap:auto_signaltap_0
 15. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 16. Signal Tap Logic Analyzer Settings
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 24 14:10:40 2024           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; gesture                                         ;
; Top-level Entity Name              ; i2c_ctrl                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; i2c_ctrl           ; gesture            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 3           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.3%      ;
;     Processor 3            ;   7.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+
; ../rtl/i2c_ctrl.v                                                  ; yes             ; User Verilog HDL File              ; D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v                                                         ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction             ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction             ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc                               ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                           ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction             ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction             ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction             ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                             ;             ;
; db/altsyncram_o424.tdf                                             ; yes             ; Auto-Generated Megafunction        ; D:/study/github/FPGA/gesture/prj/db/altsyncram_o424.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.tdf                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/others/maxplus2/memmodes.inc                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/a_hdffe.inc                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.inc                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/muxlut.inc                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                             ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; D:/study/github/FPGA/gesture/prj/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/declut.inc                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                          ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction        ; D:/study/github/FPGA/gesture/prj/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                  ;             ;
; db/cntr_9gi.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; D:/study/github/FPGA/gesture/prj/db/cntr_9gi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; D:/study/github/FPGA/gesture/prj/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; D:/study/github/FPGA/gesture/prj/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; D:/study/github/FPGA/gesture/prj/db/cntr_egi.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; D:/study/github/FPGA/gesture/prj/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; D:/study/github/FPGA/gesture/prj/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction             ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction             ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction             ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction             ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                              ; altera_sld  ;
; db/ip/sld42698d75/alt_sld_fab.v                                    ; yes             ; Encrypted Altera IP File           ; D:/study/github/FPGA/gesture/prj/db/ip/sld42698d75/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Altera IP File           ; D:/study/github/FPGA/gesture/prj/db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File  ; D:/study/github/FPGA/gesture/prj/db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Altera IP File           ; D:/study/github/FPGA/gesture/prj/db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Altera IP File           ; D:/study/github/FPGA/gesture/prj/db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Altera IP File           ; D:/study/github/FPGA/gesture/prj/db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction             ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                         ;             ;
+--------------------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |i2c_ctrl|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |i2c_ctrl|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |i2c_ctrl|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |i2c_ctrl|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |i2c_ctrl|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------+
; Partition Status Summary                                                                                  ;
+--------------------------------+-------------+------------------------------------------------------------+
; Partition Name                 ; Synthesized ; Reason                                                     ;
+--------------------------------+-------------+------------------------------------------------------------+
; Top                            ; yes         ; Changes made to preservation status of Pre-Synthesis nodes ;
; sld_signaltap:auto_signaltap_0 ; yes         ; No netlist in project database                             ;
; sld_hub:auto_hub               ; yes         ; No netlist in project database                             ;
+--------------------------------+-------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                   ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |i2c_ctrl                  ; 49 (49)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_ctrl           ; i2c_ctrl    ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |i2c_ctrl|state_c                                                 ;
+------------------+--------------+------------------+---------------+--------------+
; Name             ; state_c.STOP ; state_c.SLAVE_ID ; state_c.START ; state_c.IDLE ;
+------------------+--------------+------------------+---------------+--------------+
; state_c.IDLE     ; 0            ; 0                ; 0             ; 0            ;
; state_c.START    ; 0            ; 0                ; 1             ; 1            ;
; state_c.SLAVE_ID ; 0            ; 1                ; 0             ; 1            ;
; state_c.STOP     ; 1            ; 0                ; 0             ; 1            ;
+------------------+--------------+------------------+---------------+--------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; state_c~4                             ; Lost fanout        ;
; state_c~5                             ; Lost fanout        ;
; Total Number of Removed Registers = 2 ;                    ;
+---------------------------------------+--------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |i2c_ctrl ;
+----------------+---------+-----------------------------------------------+
; Parameter Name ; Value   ; Type                                          ;
+----------------+---------+-----------------------------------------------+
; I2C_DIV_FRQ    ; 11001   ; Unsigned Binary                               ;
; IDLE           ; 00      ; Unsigned Binary                               ;
; START          ; 01      ; Unsigned Binary                               ;
; SLAVE_ID       ; 10      ; Unsigned Binary                               ;
; STOP           ; 11      ; Unsigned Binary                               ;
; MAX            ; 1000    ; Signed Integer                                ;
; SLAVE          ; 1110011 ; Unsigned Binary                               ;
+----------------+---------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Partition Dependent Files                                                          ;
+-------------------+-------------------+---------+----------------------------------+
; File              ; Location          ; Library ; Checksum                         ;
+-------------------+-------------------+---------+----------------------------------+
; ../rtl/i2c_ctrl.v ; Project Directory ; work    ; 148e8154fb20a386c7ad3c24a7462d9f ;
+-------------------+-------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 9                           ;
; cycloneiii_ff         ; 26                          ;
;     CLR               ; 22                          ;
;     ENA CLR           ; 4                           ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 49                          ;
;     arith             ; 13                          ;
;         2 data inputs ; 13                          ;
;     normal            ; 36                          ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 20                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 2.31                        ;
+-----------------------+-----------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                        ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                       ; String         ;
; sld_node_info                                   ; 805334528                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                   ; Signed Integer ;
; sld_data_bits                                   ; 10                                                  ; Untyped        ;
; sld_trigger_bits                                ; 10                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                   ; Untyped        ;
; sld_sample_depth                                ; 128                                                 ; Untyped        ;
; sld_segment_size                                ; 128                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                ; String         ;
; sld_inversion_mask_length                       ; 51                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 10                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 10                  ; 10               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:03     ;
; sld_hub:auto_hub               ; 00:00:03     ;
; Top                            ; 00:00:03     ;
+--------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Apr 24 14:09:56 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off gesture -c gesture
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/gesture/rtl/i2c_ctrl.v
    Info (12023): Found entity 1: i2c_ctrl File: D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v Line: 1
Info (12127): Elaborating entity "i2c_ctrl" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at i2c_ctrl.v(35): object "sda_in" assigned a value but never read File: D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(134): inferring latch(es) for variable "step", which holds its previous value in one or more paths through the always construct File: D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v Line: 134
Info (10041): Inferred latch for "step[0]" at i2c_ctrl.v(134) File: D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v Line: 134
Info (10041): Inferred latch for "step[1]" at i2c_ctrl.v(134) File: D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v Line: 134
Info (10041): Inferred latch for "step[2]" at i2c_ctrl.v(134) File: D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v Line: 134
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o424.tdf
    Info (12023): Found entity 1: altsyncram_o424 File: D:/study/github/FPGA/gesture/prj/db/altsyncram_o424.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: D:/study/github/FPGA/gesture/prj/db/mux_ssc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/study/github/FPGA/gesture/prj/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9gi.tdf
    Info (12023): Found entity 1: cntr_9gi File: D:/study/github/FPGA/gesture/prj/db/cntr_9gi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: D:/study/github/FPGA/gesture/prj/db/cmpr_qgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: D:/study/github/FPGA/gesture/prj/db/cntr_i6j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: D:/study/github/FPGA/gesture/prj/db/cntr_egi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/study/github/FPGA/gesture/prj/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/study/github/FPGA/gesture/prj/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.04.24.14:10:15 Progress: Loading sld42698d75/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld42698d75/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/study/github/FPGA/gesture/prj/db/ip/sld42698d75/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/study/github/FPGA/gesture/prj/db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/study/github/FPGA/gesture/prj/db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/study/github/FPGA/gesture/prj/db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/study/github/FPGA/gesture/prj/db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/study/github/FPGA/gesture/prj/db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/study/github/FPGA/gesture/prj/db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13169): Partition "Top" has had preservation status for one or more Pre-Synthesis node(s) changed.
    Info (13170): Node "scl" has been added with respect to the previous compile.
    Info (13170): Node "sda" has been added with respect to the previous compile.
    Info (13170): Node "skip_en_1" has been added with respect to the previous compile.
    Info (13170): Node "state_c.IDLE" has been added with respect to the previous compile.
    Info (13170): Node "state_c.SLAVE_ID" has been added with respect to the previous compile.
    Info (13170): Node "state_c.START" has been added with respect to the previous compile.
    Info (13170): Node "state_c.STOP" has been added with respect to the previous compile.
Info (12206): 2 design partitions require synthesis
    Info (12213): Partition "sld_signaltap:auto_signaltap_0" requires synthesis because the project database does not contain a post-synthesis netlist for this partition
    Info (12213): Partition "sld_hub:auto_hub" requires synthesis because the project database does not contain a post-synthesis netlist for this partition
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Info (281037): Using 16 processors to synthesize 3 partitions in parallel
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Apr 24 14:10:37 2024
Info: Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top gesture -c gesture
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "sda~synth" File: D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v Line: 6
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 61 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 6 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 52 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4767 megabytes
    Info: Processing ended: Wed Apr 24 14:10:38 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Apr 24 14:10:37 2024
Info: Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=sld_signaltap:auto_signaltap_0 gesture -c gesture
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0
Info (13000): Registers with preset signals will power-up high File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (21057): Implemented 664 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 99 input pins
    Info (21059): Implemented 35 output pins
    Info (21061): Implemented 520 logic cells
    Info (21064): Implemented 10 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4774 megabytes
    Info: Processing ended: Wed Apr 24 14:10:39 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Apr 24 14:10:37 2024
Info: Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_hub:auto_hub gesture -c gesture
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (13000): Registers with preset signals will power-up high File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 266 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 45 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 159 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4707 megabytes
    Info: Processing ended: Wed Apr 24 14:10:38 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02
Info (281038): Finished parallel synthesis of all partitions
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4881 megabytes
    Info: Processing ended: Wed Apr 24 14:10:40 2024
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:00:16


