<profile>

<section name = "Vitis HLS Report for 'Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3'" level="0">
<item name = "Date">Tue Jul  2 15:30:47 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">proj_lenet5</item>
<item name = "Solution">zed (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.620 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">102, 102, 1.020 us, 1.020 us, 102, 102, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_97_2_VITIS_LOOP_98_3">100, 100, 2, 1, 1, 100, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 95, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 32, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln101_fu_117_p2">+, 0, 0, 14, 7, 4</column>
<column name="add_ln82_1_fu_159_p2">+, 0, 0, 11, 11, 11</column>
<column name="add_ln82_fu_153_p2">+, 0, 0, 11, 11, 11</column>
<column name="add_ln97_fu_105_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln98_fu_165_p2">+, 0, 0, 13, 4, 1</column>
<column name="icmp_ln97_fu_99_p2">icmp, 0, 0, 10, 7, 6</column>
<column name="icmp_ln98_fu_123_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="select_ln97_27_fu_137_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln97_fu_129_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_c_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_idx2_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 7, 14</column>
<column name="c_fu_44">9, 2, 4, 8</column>
<column name="idx2_fu_48">9, 2, 7, 14</column>
<column name="indvar_flatten_fu_52">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln82_1_reg_219">11, 0, 11, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="c_fu_44">4, 0, 4, 0</column>
<column name="idx2_fu_48">7, 0, 7, 0</column>
<column name="indvar_flatten_fu_52">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Convolution2d&lt;float&gt;.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Convolution2d&lt;float&gt;.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Convolution2d&lt;float&gt;.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Convolution2d&lt;float&gt;.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Convolution2d&lt;float&gt;.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Convolution2d&lt;float&gt;.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3, return value</column>
<column name="mul_ln96">in, 11, ap_none, mul_ln96, scalar</column>
<column name="out_data_address0">out, 11, ap_memory, out_data, array</column>
<column name="out_data_ce0">out, 1, ap_memory, out_data, array</column>
<column name="out_data_we0">out, 1, ap_memory, out_data, array</column>
<column name="out_data_d0">out, 32, ap_memory, out_data, array</column>
<column name="B">in, 32, ap_none, B, scalar</column>
</table>
</item>
</section>
</profile>
