library ieee;
use ieee.std_logic_1164.all;

entity signed_adder is
	port();
end entity;

architecture a_signed_adder of signed_adder is

end architecture;