

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Fri May 12 21:44:59 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Version 2.40
    15                           ; Generated 17/11/2021 GMT
    16                           ; 
    17                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000000                     _LATD	set	3980
    50   000000                     _TRISD	set	3989
    51   000000                     _OSCCON	set	4051
    52                           
    53                           ; #config settings
    54                           
    55                           	psect	cinit
    56   007FC4                     __pcinit:
    57                           	callstack 0
    58   007FC4                     start_initialization:
    59                           	callstack 0
    60   007FC4                     __initialization:
    61                           	callstack 0
    62   007FC4                     end_of_initialization:
    63                           	callstack 0
    64   007FC4                     __end_of__initialization:
    65                           	callstack 0
    66   007FC4  0100               	movlb	0
    67   007FC6  EFEB  F03F         	goto	_main	;jump to C main() function
    68                           
    69                           	psect	cstackCOMRAM
    70   000001                     __pcstackCOMRAM:
    71                           	callstack 0
    72   000001                     ??_main:
    73   000001                     
    74                           ; 2 bytes @ 0x0
    75   000001                     	ds	2
    76                           
    77 ;;
    78 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    79 ;;
    80 ;; *************** function _main *****************
    81 ;; Defined at:
    82 ;;		line 28 in file "main.c"
    83 ;; Parameters:    Size  Location     Type
    84 ;;		None
    85 ;; Auto vars:     Size  Location     Type
    86 ;;		None
    87 ;; Return value:  Size  Location     Type
    88 ;;                  2   14[None  ] int 
    89 ;; Registers used:
    90 ;;		wreg, status,2, status,0, cstack
    91 ;; Tracked objects:
    92 ;;		On entry : 0/0
    93 ;;		On exit  : 0/0
    94 ;;		Unchanged: 0/0
    95 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    96 ;;      Params:         0       0       0       0       0       0       0       0       0
    97 ;;      Locals:         0       0       0       0       0       0       0       0       0
    98 ;;      Temps:          2       0       0       0       0       0       0       0       0
    99 ;;      Totals:         2       0       0       0       0       0       0       0       0
   100 ;;Total ram usage:        2 bytes
   101 ;; Hardware stack levels required when called: 1
   102 ;; This function calls:
   103 ;;		_Internal_Oscillator_Init
   104 ;; This function is called by:
   105 ;;		Startup code after reset
   106 ;; This function uses a non-reentrant model
   107 ;;
   108                           
   109                           	psect	text0
   110   007FD6                     __ptext0:
   111                           	callstack 0
   112   007FD6                     _main:
   113                           	callstack 30
   114   007FD6                     
   115                           ;main.c: 30:     Internal_Oscillator_Init();
   116   007FD6  ECE5  F03F         	call	_Internal_Oscillator_Init	;wreg free
   117   007FDA                     
   118                           ;main.c: 31:     TRISD &= ~(1 << 0x0);
   119   007FDA  9095               	bcf	149,0,c	;volatile
   120   007FDC                     
   121                           ;main.c: 32:     LATD &= ~(1 << 0x0);
   122   007FDC  908C               	bcf	140,0,c	;volatile
   123   007FDE                     l709:
   124                           
   125                           ;main.c: 34:     {;main.c: 35:         LATD ^= (1 << 0x0);
   126   007FDE  0E01               	movlw	1
   127   007FE0  1A8C               	xorwf	140,f,c	;volatile
   128   007FE2                     
   129                           ;main.c: 36:         _delay((unsigned long)((500)*(8000000ul/4000.0)));
   130   007FE2  0E06               	movlw	6
   131   007FE4  6E02               	movwf	(??_main+1)^0,c
   132   007FE6  0E13               	movlw	19
   133   007FE8  6E01               	movwf	??_main^0,c
   134   007FEA  0EAE               	movlw	174
   135   007FEC                     u17:
   136   007FEC  2EE8               	decfsz	wreg,f,c
   137   007FEE  D7FE               	bra	u17
   138   007FF0  2E01               	decfsz	??_main^0,f,c
   139   007FF2  D7FC               	bra	u17
   140   007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   141   007FF6  D7FA               	bra	u17
   142   007FF8  EFEF  F03F         	goto	l709
   143   007FFC  EF00  F000         	goto	start
   144   008000                     __end_of_main:
   145                           	callstack 0
   146                           
   147 ;; *************** function _Internal_Oscillator_Init *****************
   148 ;; Defined at:
   149 ;;		line 43 in file "main.c"
   150 ;; Parameters:    Size  Location     Type
   151 ;;		None
   152 ;; Auto vars:     Size  Location     Type
   153 ;;		None
   154 ;; Return value:  Size  Location     Type
   155 ;;                  1    wreg      void 
   156 ;; Registers used:
   157 ;;		wreg, status,2, status,0
   158 ;; Tracked objects:
   159 ;;		On entry : 0/0
   160 ;;		On exit  : 0/0
   161 ;;		Unchanged: 0/0
   162 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   163 ;;      Params:         0       0       0       0       0       0       0       0       0
   164 ;;      Locals:         0       0       0       0       0       0       0       0       0
   165 ;;      Temps:          0       0       0       0       0       0       0       0       0
   166 ;;      Totals:         0       0       0       0       0       0       0       0       0
   167 ;;Total ram usage:        0 bytes
   168 ;; Hardware stack levels used: 1
   169 ;; This function calls:
   170 ;;		Nothing
   171 ;; This function is called by:
   172 ;;		_main
   173 ;; This function uses a non-reentrant model
   174 ;;
   175                           
   176                           	psect	text1
   177   007FCA                     __ptext1:
   178                           	callstack 0
   179   007FCA                     _Internal_Oscillator_Init:
   180                           	callstack 30
   181   007FCA                     
   182                           ;main.c: 46:     OSCCON = 0x00;
   183   007FCA  0E00               	movlw	0
   184   007FCC  6ED3               	movwf	211,c	;volatile
   185   007FCE                     
   186                           ;main.c: 48:     OSCCON |= (0b111 << 0x4);
   187   007FCE  0E70               	movlw	112
   188   007FD0  12D3               	iorwf	211,f,c	;volatile
   189   007FD2                     
   190                           ;main.c: 50:     OSCCON |= (0b10 << 0x0);
   191   007FD2  82D3               	bsf	211,1,c	;volatile
   192   007FD4  0012               	return		;funcret
   193   007FD6                     __end_of_Internal_Oscillator_Init:
   194                           	callstack 0
   195   000000                     
   196                           	psect	rparam
   197   000000                     
   198                           	psect	idloc
   199                           
   200                           ;Config register IDLOC0 @ 0x200000
   201                           ;	unspecified, using default values
   202   200000                     	org	2097152
   203   200000  FF                 	db	255
   204                           
   205                           ;Config register IDLOC1 @ 0x200001
   206                           ;	unspecified, using default values
   207   200001                     	org	2097153
   208   200001  FF                 	db	255
   209                           
   210                           ;Config register IDLOC2 @ 0x200002
   211                           ;	unspecified, using default values
   212   200002                     	org	2097154
   213   200002  FF                 	db	255
   214                           
   215                           ;Config register IDLOC3 @ 0x200003
   216                           ;	unspecified, using default values
   217   200003                     	org	2097155
   218   200003  FF                 	db	255
   219                           
   220                           ;Config register IDLOC4 @ 0x200004
   221                           ;	unspecified, using default values
   222   200004                     	org	2097156
   223   200004  FF                 	db	255
   224                           
   225                           ;Config register IDLOC5 @ 0x200005
   226                           ;	unspecified, using default values
   227   200005                     	org	2097157
   228   200005  FF                 	db	255
   229                           
   230                           ;Config register IDLOC6 @ 0x200006
   231                           ;	unspecified, using default values
   232   200006                     	org	2097158
   233   200006  FF                 	db	255
   234                           
   235                           ;Config register IDLOC7 @ 0x200007
   236                           ;	unspecified, using default values
   237   200007                     	org	2097159
   238   200007  FF                 	db	255
   239                           
   240                           	psect	config
   241                           
   242                           ;Config register CONFIG1L @ 0x300000
   243                           ;	PLL Prescaler Selection bits
   244                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   245                           ;	System Clock Postscaler Selection bits
   246                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   247                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   248                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   249   300000                     	org	3145728
   250   300000  00                 	db	0
   251                           
   252                           ;Config register CONFIG1H @ 0x300001
   253                           ;	Oscillator Selection bits
   254                           ;	FOSC = INTOSC_HS, Internal oscillator, HS oscillator used by USB (INTHS)
   255                           ;	Fail-Safe Clock Monitor Enable bit
   256                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   257                           ;	Internal/External Oscillator Switchover bit
   258                           ;	IESO = OFF, Oscillator Switchover mode disabled
   259   300001                     	org	3145729
   260   300001  0B                 	db	11
   261                           
   262                           ;Config register CONFIG2L @ 0x300002
   263                           ;	Power-up Timer Enable bit
   264                           ;	PWRT = OFF, PWRT disabled
   265                           ;	Brown-out Reset Enable bits
   266                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   267                           ;	Brown-out Reset Voltage bits
   268                           ;	BORV = 3, Minimum setting 2.05V
   269                           ;	USB Voltage Regulator Enable bit
   270                           ;	VREGEN = OFF, USB voltage regulator disabled
   271   300002                     	org	3145730
   272   300002  19                 	db	25
   273                           
   274                           ;Config register CONFIG2H @ 0x300003
   275                           ;	Watchdog Timer Enable bit
   276                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   277                           ;	Watchdog Timer Postscale Select bits
   278                           ;	WDTPS = 32768, 1:32768
   279   300003                     	org	3145731
   280   300003  1E                 	db	30
   281                           
   282                           ; Padding undefined space
   283   300004                     	org	3145732
   284   300004  FF                 	db	255
   285                           
   286                           ;Config register CONFIG3H @ 0x300005
   287                           ;	CCP2 MUX bit
   288                           ;	CCP2MX = OFF, CCP2 input/output is multiplexed with RB3
   289                           ;	PORTB A/D Enable bit
   290                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   291                           ;	Low-Power Timer 1 Oscillator Enable bit
   292                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   293                           ;	MCLR Pin Enable bit
   294                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   295   300005                     	org	3145733
   296   300005  80                 	db	128
   297                           
   298                           ;Config register CONFIG4L @ 0x300006
   299                           ;	Stack Full/Underflow Reset Enable bit
   300                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   301                           ;	Single-Supply ICSP Enable bit
   302                           ;	LVP = OFF, Single-Supply ICSP disabled
   303                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   304                           ;	ICPRT = OFF, ICPORT disabled
   305                           ;	Extended Instruction Set Enable bit
   306                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   307                           ;	Background Debugger Enable bit
   308                           ;	DEBUG = 0x1, unprogrammed default
   309   300006                     	org	3145734
   310   300006  80                 	db	128
   311                           
   312                           ; Padding undefined space
   313   300007                     	org	3145735
   314   300007  FF                 	db	255
   315                           
   316                           ;Config register CONFIG5L @ 0x300008
   317                           ;	Code Protection bit
   318                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   319                           ;	Code Protection bit
   320                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   321                           ;	Code Protection bit
   322                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   323                           ;	Code Protection bit
   324                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   325   300008                     	org	3145736
   326   300008  0F                 	db	15
   327                           
   328                           ;Config register CONFIG5H @ 0x300009
   329                           ;	Boot Block Code Protection bit
   330                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   331                           ;	Data EEPROM Code Protection bit
   332                           ;	CPD = OFF, Data EEPROM is not code-protected
   333   300009                     	org	3145737
   334   300009  C0                 	db	192
   335                           
   336                           ;Config register CONFIG6L @ 0x30000A
   337                           ;	Write Protection bit
   338                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   339                           ;	Write Protection bit
   340                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   341                           ;	Write Protection bit
   342                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   343                           ;	Write Protection bit
   344                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   345   30000A                     	org	3145738
   346   30000A  0F                 	db	15
   347                           
   348                           ;Config register CONFIG6H @ 0x30000B
   349                           ;	Configuration Register Write Protection bit
   350                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   351                           ;	Boot Block Write Protection bit
   352                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   353                           ;	Data EEPROM Write Protection bit
   354                           ;	WRTD = OFF, Data EEPROM is not write-protected
   355   30000B                     	org	3145739
   356   30000B  E0                 	db	224
   357                           
   358                           ;Config register CONFIG7L @ 0x30000C
   359                           ;	Table Read Protection bit
   360                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   361                           ;	Table Read Protection bit
   362                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   363                           ;	Table Read Protection bit
   364                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   365                           ;	Table Read Protection bit
   366                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   367   30000C                     	org	3145740
   368   30000C  0F                 	db	15
   369                           
   370                           ;Config register CONFIG7H @ 0x30000D
   371                           ;	Boot Block Table Read Protection bit
   372                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   373   30000D                     	org	3145741
   374   30000D  40                 	db	64
   375                           tosu	equ	0xFFF
   376                           tosh	equ	0xFFE
   377                           tosl	equ	0xFFD
   378                           stkptr	equ	0xFFC
   379                           pclatu	equ	0xFFB
   380                           pclath	equ	0xFFA
   381                           pcl	equ	0xFF9
   382                           tblptru	equ	0xFF8
   383                           tblptrh	equ	0xFF7
   384                           tblptrl	equ	0xFF6
   385                           tablat	equ	0xFF5
   386                           prodh	equ	0xFF4
   387                           prodl	equ	0xFF3
   388                           indf0	equ	0xFEF
   389                           postinc0	equ	0xFEE
   390                           postdec0	equ	0xFED
   391                           preinc0	equ	0xFEC
   392                           plusw0	equ	0xFEB
   393                           fsr0h	equ	0xFEA
   394                           fsr0l	equ	0xFE9
   395                           wreg	equ	0xFE8
   396                           indf1	equ	0xFE7
   397                           postinc1	equ	0xFE6
   398                           postdec1	equ	0xFE5
   399                           preinc1	equ	0xFE4
   400                           plusw1	equ	0xFE3
   401                           fsr1h	equ	0xFE2
   402                           fsr1l	equ	0xFE1
   403                           bsr	equ	0xFE0
   404                           indf2	equ	0xFDF
   405                           postinc2	equ	0xFDE
   406                           postdec2	equ	0xFDD
   407                           preinc2	equ	0xFDC
   408                           plusw2	equ	0xFDB
   409                           fsr2h	equ	0xFDA
   410                           fsr2l	equ	0xFD9
   411                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
           _Internal_Oscillator_Init
 ---------------------------------------------------------------------------------
 (1) _Internal_Oscillator_Init                             0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Internal_Oscillator_Init

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRhh         2C      0       0      20        0.0%
BITBIGSFRhl         3D      0       0      21        0.0%
BITBIGSFRlh          8      0       0      22        0.0%
BITBIGSFRll         2C      0       0      23        0.0%
ABS                  0      0       0      24        0.0%
BIGRAM             7FF      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Fri May 12 21:44:59 2023

                              l21 7FD4                                u17 7FEC                               l701 7FD2  
                             l711 7FE2                               l703 7FD6                               l705 7FDA  
                             l707 7FDC                               l709 7FDE                               l697 7FCA  
                             l699 7FCE                               wreg 0FE8                              _LATD 0F8C  
                            _main 7FD6                              start 0000                      ___param_bank 0000  
                           ?_main 0001                             _TRISD 0F95                   __initialization 7FC4  
                    __end_of_main 8000                            ??_main 0001                     __activetblptr 0000  
                          _OSCCON 0FD3                            isa$std 0001                        __accesstop 0060  
         __end_of__initialization 7FC4                     ___rparam_used 0001                    __pcstackCOMRAM 0001  
       ?_Internal_Oscillator_Init 0001                           __Hparam 0000                           __Lparam 0000  
                         __pcinit 7FC4                           __ramtop 0800                           __ptext0 7FD6  
                         __ptext1 7FCA              end_of_initialization 7FC4  __end_of_Internal_Oscillator_Init 7FD6  
             start_initialization 7FC4          _Internal_Oscillator_Init 7FCA                          __Hrparam 0000  
                        __Lrparam 0000                          isa$xinst 0000        ??_Internal_Oscillator_Init 0001  
