<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axis_tieoff</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:connectionRequired>true</spirit:connectionRequired>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_tid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDEST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_tdest</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.S_AXIS" xilinx:dependency="$ENABLE_SAXIS > 0">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_tid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDEST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_tdest</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.M_AXIS" xilinx:dependency="$ENABLE_MAXIS > 0">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">S_AXIS:M_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>axis_tieoff</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ef6b14ca</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>axis_tieoff</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ef6b14ca</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2a769a62</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d5932384</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s_tid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_tid" xilinx:dependency="$TID_WIDTH > 0 and $ENABLE_SAXIS > 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_tdest</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TDEST_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_tdest" xilinx:dependency="$TDEST_WIDTH > 0 and $ENABLE_SAXIS > 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.TDATA_NUM_BYTES&apos;)) * 8) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_tdata" xilinx:dependency="$TDATA_NUM_BYTES > 0 and $ENABLE_SAXIS > 0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TDATA_NUM_BYTES&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_tstrb" xilinx:dependency="$HAS_TSTRB > 0 and $TDATA_NUM_BYTES > 0 and $ENABLE_SAXIS > 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TDATA_NUM_BYTES&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_tkeep" xilinx:dependency="$HAS_TKEEP > 0 and $TDATA_NUM_BYTES > 0 and $ENABLE_SAXIS > 0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_tlast" xilinx:dependency="$ENABLE_SAXIS > 0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_tuser" xilinx:dependency="$TUSER_WIDTH > 0 and $ENABLE_SAXIS > 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_tvalid" xilinx:dependency="$ENABLE_SAXIS > 0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_tready" xilinx:dependency="$HAS_TREADY > 0 and $ENABLE_SAXIS > 0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_tid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_tid" xilinx:dependency="$TID_WIDTH > 0 and $ENABLE_MAXIS > 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_tdest</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TDEST_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_tdest" xilinx:dependency="$TDEST_WIDTH > 0 and $ENABLE_MAXIS > 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.TDATA_NUM_BYTES&apos;)) * 8) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_tdata" xilinx:dependency="$TDATA_NUM_BYTES > 0 and $ENABLE_MAXIS > 0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TDATA_NUM_BYTES&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_tstrb" xilinx:dependency="$HAS_TSTRB > 0 and $TDATA_NUM_BYTES > 0 and $ENABLE_MAXIS > 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TDATA_NUM_BYTES&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_tkeep" xilinx:dependency="$HAS_TKEEP > 0 and $TDATA_NUM_BYTES > 0 and $ENABLE_MAXIS > 0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_tlast" xilinx:dependency="$ENABLE_MAXIS > 0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_tuser" xilinx:dependency="$TUSER_WIDTH > 0 and $ENABLE_MAXIS > 0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_tvalid" xilinx:dependency="$ENABLE_MAXIS > 0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_tready" xilinx:dependency="$HAS_TREADY > 0 and $ENABLE_MAXIS > 0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>HAS_TLAST</spirit:name>
        <spirit:displayName>Has Tlast</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HAS_TLAST">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HAS_TKEEP</spirit:name>
        <spirit:displayName>Has Tkeep</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HAS_TKEEP">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HAS_TSTRB</spirit:name>
        <spirit:displayName>Has Tstrb</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HAS_TSTRB">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HAS_TREADY</spirit:name>
        <spirit:displayName>Has Tready</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HAS_TREADY">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TUSER_WIDTH</spirit:name>
        <spirit:displayName>Tuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TID_WIDTH</spirit:name>
        <spirit:displayName>Tid Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TID_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TDEST_WIDTH</spirit:name>
        <spirit:displayName>Tdest Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TDEST_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TDATA_NUM_BYTES</spirit:name>
        <spirit:displayName>Tdata Num Bytes</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TDATA_NUM_BYTES">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/axis_tieoff.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ef6b14ca</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/axis_tieoff.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axis_tieoff_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2a769a62</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>gui/axis_tieoff_v1_0.gtcl</spirit:name>
        <spirit:userFileType>GTCL</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>axis_tieoff_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>HAS_TLAST</spirit:name>
      <spirit:displayName>Has Tlast</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_TLAST">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_TKEEP</spirit:name>
      <spirit:displayName>Has Tkeep</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_TKEEP">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_TSTRB</spirit:name>
      <spirit:displayName>Has Tstrb</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_TSTRB">false</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.HAS_TSTRB">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_TREADY</spirit:name>
      <spirit:displayName>Has Tready</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_TREADY">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TUSER_WIDTH</spirit:name>
      <spirit:displayName>Tuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TUSER_WIDTH" spirit:minimum="0" spirit:maximum="4096" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TID_WIDTH</spirit:name>
      <spirit:displayName>Tid Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TID_WIDTH" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TDEST_WIDTH</spirit:name>
      <spirit:displayName>Tdest Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TDEST_WIDTH" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TDATA_NUM_BYTES</spirit:name>
      <spirit:displayName>Tdata Num Bytes</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TDATA_NUM_BYTES" spirit:minimum="0" spirit:maximum="256" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axis_tieoff_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ENABLE_SAXIS</spirit:name>
      <spirit:displayName>Enable Slave AXI4-Stream</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.ENABLE_SAXIS">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ENABLE_MAXIS</spirit:name>
      <spirit:displayName>Enable Master AXI4-Stream</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.ENABLE_MAXIS">true</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">diabloevalfamily</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">viabloevalfamily</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">elbertevalfamily</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aaaevalfamily</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">elbertolyevalfamily</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">bbbevalfamily</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">cccevalfamily</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axis_tieoff_v1_0</xilinx:displayName>
      <xilinx:autoFamilySupportLevel>level_1</xilinx:autoFamilySupportLevel>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-10-22T00:49:27Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@23ee5250_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@45c2612_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@6c9fcbd3_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@5ccd1f57_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@71f8c7f4_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@67ae8db7_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@591a1b8b_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@6aad7fc7_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@7bfafc0e_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@786c9a6f_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@3f5d64d8_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@20257751_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@691162d0_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@5bd3425c_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@609192e2_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@583fbacf_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@18d1ac57_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@593ba016_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@5cf830fa_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@2977418c_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@7b2ae4c8_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@750dc18f_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@1336e18f_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@1bc06abc_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@3b80f306_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@5fca5b0b_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@36d01180_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@1fac2f76_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@4af37aef_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@2a81fe19_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@4197cf44_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@3626868d_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@514078ce_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@51156218_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@6c2f81f3_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@3f2888dc_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@6ae39581_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@306e320e_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@58a1a602_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@3382d725_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@4e19445a_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@1bc5dc0e_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@4e2c024_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@4b2fca27_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@22eebcb6_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@1b78bbc4_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@11651672_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@208b1a0_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@5d6aa414_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@5cf00d10_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@40ddbca6_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@42dcde49_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@5f8590ff_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@5cb7d4af_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@766f0a6f_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@54aaf6fb_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@3f9ad4f_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@748700c_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@755e9810_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@14808809_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@2041e0e3_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@516ec884_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@5a38a675_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@4f2d27e1_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@488fa0a4_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@32ca89e2_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@31b105e1_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@69ff312d_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@3221250b_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@52bf6520_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@21382d19_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@117cf76f_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.VersionedIdentifier@7e4c2dff_ARCHIVE_LOCATION">/group/psiv_proto_nobkup/work/everest/mdohadwa/hwflow2_0/delme/AXIS_TieOff</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="be50114a"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c4a4486c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="f28ea65b"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="a75cd668"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="70097735"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
