{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749538654312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749538654313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 10 14:57:34 2025 " "Processing started: Tue Jun 10 14:57:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749538654313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749538654313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week2 -c week2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off week2 -c week2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749538654313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749538654723 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749538654723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "window_buffer_3x3_2d_with_padding.v 1 1 " "Found 1 design units, including 1 entities, in source file window_buffer_3x3_2d_with_padding.v" { { "Info" "ISGN_ENTITY_NAME" "1 window_buffer_3x3_2d_with_padding " "Found entity 1: window_buffer_3x3_2d_with_padding" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749538661829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749538661829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "window_buffer_3x3_2d.v 1 1 " "Found 1 design units, including 1 entities, in source file window_buffer_3x3_2d.v" { { "Info" "ISGN_ENTITY_NAME" "1 window_buffer_3x3_2d " "Found entity 1: window_buffer_3x3_2d" {  } { { "window_buffer_3x3_2d.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749538661831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749538661831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_3x3.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_3x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_3x3 " "Found entity 1: conv_3x3" {  } { { "conv_3x3.v" "" { Text "C:/Users/m_User/Desktop/week2/conv_3x3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749538661833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749538661833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/m_User/Desktop/week2/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749538661834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749538661834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relu.v 1 1 " "Found 1 design units, including 1 entities, in source file relu.v" { { "Info" "ISGN_ENTITY_NAME" "1 relu " "Found entity 1: relu" {  } { { "relu.v" "" { Text "C:/Users/m_User/Desktop/week2/relu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749538661836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749538661836 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pooling.v(24) " "Verilog HDL information at pooling.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "pooling.v" "" { Text "C:/Users/m_User/Desktop/week2/pooling.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1749538661837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pooling.v 1 1 " "Found 1 design units, including 1 entities, in source file pooling.v" { { "Info" "ISGN_ENTITY_NAME" "1 pooling " "Found entity 1: pooling" {  } { { "pooling.v" "" { Text "C:/Users/m_User/Desktop/week2/pooling.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749538661838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749538661838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749538661906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(86) " "Verilog HDL assignment warning at top.v(86): truncated value with size 32 to match size of target (8)" {  } { { "top.v" "" { Text "C:/Users/m_User/Desktop/week2/top.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749538661907 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(87) " "Verilog HDL assignment warning at top.v(87): truncated value with size 32 to match size of target (8)" {  } { { "top.v" "" { Text "C:/Users/m_User/Desktop/week2/top.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749538661907 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "window_buffer_3x3_2d_with_padding window_buffer_3x3_2d_with_padding:input_win_buf " "Elaborating entity \"window_buffer_3x3_2d_with_padding\" for hierarchy \"window_buffer_3x3_2d_with_padding:input_win_buf\"" {  } { { "top.v" "input_win_buf" { Text "C:/Users/m_User/Desktop/week2/top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749538661908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 window_buffer_3x3_2d_with_padding.v(35) " "Verilog HDL assignment warning at window_buffer_3x3_2d_with_padding.v(35): truncated value with size 32 to match size of target (8)" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749538661912 "|top|window_buffer_3x3_2d_with_padding:input_win_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 window_buffer_3x3_2d_with_padding.v(36) " "Verilog HDL assignment warning at window_buffer_3x3_2d_with_padding.v(36): truncated value with size 32 to match size of target (8)" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749538661913 "|top|window_buffer_3x3_2d_with_padding:input_win_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 window_buffer_3x3_2d_with_padding.v(144) " "Verilog HDL assignment warning at window_buffer_3x3_2d_with_padding.v(144): truncated value with size 32 to match size of target (16)" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749538661954 "|top|window_buffer_3x3_2d_with_padding:input_win_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 window_buffer_3x3_2d_with_padding.v(152) " "Verilog HDL assignment warning at window_buffer_3x3_2d_with_padding.v(152): truncated value with size 32 to match size of target (8)" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749538661954 "|top|window_buffer_3x3_2d_with_padding:input_win_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 window_buffer_3x3_2d_with_padding.v(163) " "Verilog HDL assignment warning at window_buffer_3x3_2d_with_padding.v(163): truncated value with size 32 to match size of target (8)" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749538661988 "|top|window_buffer_3x3_2d_with_padding:input_win_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 window_buffer_3x3_2d_with_padding.v(73) " "Verilog HDL assignment warning at window_buffer_3x3_2d_with_padding.v(73): truncated value with size 32 to match size of target (8)" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749538662004 "|top|window_buffer_3x3_2d_with_padding:input_win_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 window_buffer_3x3_2d_with_padding.v(78) " "Verilog HDL assignment warning at window_buffer_3x3_2d_with_padding.v(78): truncated value with size 32 to match size of target (8)" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749538662004 "|top|window_buffer_3x3_2d_with_padding:input_win_buf"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "window_buffer_3x3_2d_with_padding.v(65) " "Verilog HDL Case Statement information at window_buffer_3x3_2d_with_padding.v(65): all case item expressions in this case statement are onehot" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 65 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1749538662007 "|top|window_buffer_3x3_2d_with_padding:input_win_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 window_buffer_3x3_2d_with_padding.v(228) " "Verilog HDL assignment warning at window_buffer_3x3_2d_with_padding.v(228): truncated value with size 32 to match size of target (16)" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749538662135 "|top|window_buffer_3x3_2d_with_padding:input_win_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 window_buffer_3x3_2d_with_padding.v(236) " "Verilog HDL assignment warning at window_buffer_3x3_2d_with_padding.v(236): truncated value with size 32 to match size of target (8)" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749538662135 "|top|window_buffer_3x3_2d_with_padding:input_win_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 window_buffer_3x3_2d_with_padding.v(247) " "Verilog HDL assignment warning at window_buffer_3x3_2d_with_padding.v(247): truncated value with size 32 to match size of target (8)" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749538662154 "|top|window_buffer_3x3_2d_with_padding:input_win_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 window_buffer_3x3_2d_with_padding.v(261) " "Verilog HDL assignment warning at window_buffer_3x3_2d_with_padding.v(261): truncated value with size 32 to match size of target (8)" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749538662162 "|top|window_buffer_3x3_2d_with_padding:input_win_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 window_buffer_3x3_2d_with_padding.v(266) " "Verilog HDL assignment warning at window_buffer_3x3_2d_with_padding.v(266): truncated value with size 32 to match size of target (8)" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749538662162 "|top|window_buffer_3x3_2d_with_padding:input_win_buf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_3x3 conv_3x3:conv " "Elaborating entity \"conv_3x3\" for hierarchy \"conv_3x3:conv\"" {  } { { "top.v" "conv" { Text "C:/Users/m_User/Desktop/week2/top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749538664966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu relu:relu_inst " "Elaborating entity \"relu\" for hierarchy \"relu:relu_inst\"" {  } { { "top.v" "relu_inst" { Text "C:/Users/m_User/Desktop/week2/top.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749538664968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pooling pooling:pool " "Elaborating entity \"pooling\" for hierarchy \"pooling:pool\"" {  } { { "top.v" "pool" { Text "C:/Users/m_User/Desktop/week2/top.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749538665020 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "conv_3x3:conv\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"conv_3x3:conv\|Mult8\"" {  } { { "conv_3x3.v" "Mult8" { Text "C:/Users/m_User/Desktop/week2/conv_3x3.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749538682056 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "conv_3x3:conv\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"conv_3x3:conv\|Mult5\"" {  } { { "conv_3x3.v" "Mult5" { Text "C:/Users/m_User/Desktop/week2/conv_3x3.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749538682056 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "conv_3x3:conv\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"conv_3x3:conv\|Mult2\"" {  } { { "conv_3x3.v" "Mult2" { Text "C:/Users/m_User/Desktop/week2/conv_3x3.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749538682056 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1749538682056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "conv_3x3:conv\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"conv_3x3:conv\|lpm_mult:Mult8\"" {  } { { "conv_3x3.v" "" { Text "C:/Users/m_User/Desktop/week2/conv_3x3.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749538682098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conv_3x3:conv\|lpm_mult:Mult8 " "Instantiated megafunction \"conv_3x3:conv\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749538682098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 1 " "Parameter \"LPM_WIDTHB\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749538682098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749538682098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749538682098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749538682098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749538682098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749538682098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749538682098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749538682098 ""}  } { { "conv_3x3.v" "" { Text "C:/Users/m_User/Desktop/week2/conv_3x3.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749538682098 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "conv_3x3:conv\|lpm_mult:Mult8\|multcore:mult_core conv_3x3:conv\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"conv_3x3:conv\|lpm_mult:Mult8\|multcore:mult_core\", which is child of megafunction instantiation \"conv_3x3:conv\|lpm_mult:Mult8\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "conv_3x3.v" "" { Text "C:/Users/m_User/Desktop/week2/conv_3x3.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749538682129 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "conv_3x3:conv\|lpm_mult:Mult8\|multcore:mult_core\|lpm_add_sub:adder conv_3x3:conv\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"conv_3x3:conv\|lpm_mult:Mult8\|multcore:mult_core\|lpm_add_sub:adder\", which is child of megafunction instantiation \"conv_3x3:conv\|lpm_mult:Mult8\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 440 6 0 } } { "conv_3x3.v" "" { Text "C:/Users/m_User/Desktop/week2/conv_3x3.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749538682154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uig " "Found entity 1: add_sub_uig" {  } { { "db/add_sub_uig.tdf" "" { Text "C:/Users/m_User/Desktop/week2/db/add_sub_uig.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749538682195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749538682195 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "conv_3x3:conv\|lpm_mult:Mult8\|altshift:external_latency_ffs conv_3x3:conv\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"conv_3x3:conv\|lpm_mult:Mult8\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"conv_3x3:conv\|lpm_mult:Mult8\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "conv_3x3.v" "" { Text "C:/Users/m_User/Desktop/week2/conv_3x3.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749538682211 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[7\] GND " "Pin \"dout\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/m_User/Desktop/week2/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749538699677 "|top|dout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "relu_result\[7\] GND " "Pin \"relu_result\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/m_User/Desktop/week2/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749538699677 "|top|relu_result[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1749538699677 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749538700561 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/m_User/Desktop/week2/output_files/week2.map.smsg " "Generated suppressed messages file C:/Users/m_User/Desktop/week2/output_files/week2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749538732302 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749538733316 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749538733316 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34360 " "Implemented 34360 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749538734834 ""} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Implemented 108 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749538734834 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34223 " "Implemented 34223 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749538734834 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749538734834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5002 " "Peak virtual memory: 5002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749538734883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 10 14:58:54 2025 " "Processing ended: Tue Jun 10 14:58:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749538734883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749538734883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749538734883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749538734883 ""}
