{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662669159409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662669159410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  8 22:32:39 2022 " "Processing started: Thu Sep  8 22:32:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662669159410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669159410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CLA -c CLA " "Command: quartus_map --read_settings_files=on --write_settings_files=off CLA -c CLA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669159410 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662669160119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662669160119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA-rtl " "Found design unit 1: CLA-rtl" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669174244 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA " "Found entity 1: CLA" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669174244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669174244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_adder-rtl " "Found design unit 1: s_adder-rtl" {  } { { "s_adder.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/s_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669174247 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_adder " "Found entity 1: s_adder" {  } { { "s_adder.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/s_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669174247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669174247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-rtl " "Found design unit 1: full_adder-rtl" {  } { { "full_adder.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/full_adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669174250 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669174250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669174250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_4_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_4_bit-rtl " "Found design unit 1: CLA_4_bit-rtl" {  } { { "CLA_4_bit.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA_4_bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669174253 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_4_bit " "Found entity 1: CLA_4_bit" {  } { { "CLA_4_bit.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA_4_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669174253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669174253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_16_bit-rtl " "Found design unit 1: CLA_16_bit-rtl" {  } { { "CLA_16_bit.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA_16_bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669174256 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_16_bit " "Found entity 1: CLA_16_bit" {  } { { "CLA_16_bit.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA_16_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669174256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669174256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/full_adder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tests/full_adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_tb-behave " "Found design unit 1: full_adder_tb-behave" {  } { { "tests/full_adder_tb.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/tests/full_adder_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669174259 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_tb " "Found entity 1: full_adder_tb" {  } { { "tests/full_adder_tb.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/tests/full_adder_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669174259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669174259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/cla_16_bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tests/cla_16_bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_16_bit_tb-behave " "Found design unit 1: CLA_16_bit_tb-behave" {  } { { "tests/CLA_16_bit_tb.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/tests/CLA_16_bit_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669174262 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_16_bit_tb " "Found entity 1: CLA_16_bit_tb" {  } { { "tests/CLA_16_bit_tb.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/tests/CLA_16_bit_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669174262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669174262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/cla_4_bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tests/cla_4_bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_4_bit_tb-behave " "Found design unit 1: CLA_4_bit_tb-behave" {  } { { "tests/CLA_4_bit_tb.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/tests/CLA_4_bit_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669174265 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_4_bit_tb " "Found entity 1: CLA_4_bit_tb" {  } { { "tests/CLA_4_bit_tb.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/tests/CLA_4_bit_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669174265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669174265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/cla_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tests/cla_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_tb-behave " "Found design unit 1: CLA_tb-behave" {  } { { "tests/CLA_tb.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/tests/CLA_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669174268 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_tb " "Found entity 1: CLA_tb" {  } { { "tests/CLA_tb.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/tests/CLA_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662669174268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669174268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CLA " "Elaborating entity \"CLA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662669174352 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s CLA.vhd(13) " "VHDL Signal Declaration warning at CLA.vhd(13): used implicit default value for signal \"s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1662669174359 "|CLA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s0 CLA.vhd(21) " "Verilog HDL or VHDL warning at CLA.vhd(21): object \"s0\" assigned a value but never read" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662669174361 "|CLA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s1 CLA.vhd(21) " "Verilog HDL or VHDL warning at CLA.vhd(21): object \"s1\" assigned a value but never read" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662669174361 "|CLA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s2 CLA.vhd(21) " "Verilog HDL or VHDL warning at CLA.vhd(21): object \"s2\" assigned a value but never read" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662669174361 "|CLA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s3 CLA.vhd(21) " "Verilog HDL or VHDL warning at CLA.vhd(21): object \"s3\" assigned a value but never read" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662669174361 "|CLA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g3 CLA.vhd(22) " "Verilog HDL or VHDL warning at CLA.vhd(22): object \"g3\" assigned a value but never read" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662669174361 "|CLA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p3 CLA.vhd(23) " "Verilog HDL or VHDL warning at CLA.vhd(23): object \"p3\" assigned a value but never read" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662669174362 "|CLA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_16_bit CLA_16_bit:CLA_16_bit_ins_1 " "Elaborating entity \"CLA_16_bit\" for hierarchy \"CLA_16_bit:CLA_16_bit_ins_1\"" {  } { { "CLA.vhd" "CLA_16_bit_ins_1" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662669174412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4_bit CLA_16_bit:CLA_16_bit_ins_1\|CLA_4_bit:CLA_4_bit_ins_1 " "Elaborating entity \"CLA_4_bit\" for hierarchy \"CLA_16_bit:CLA_16_bit_ins_1\|CLA_4_bit:CLA_4_bit_ins_1\"" {  } { { "CLA_16_bit.vhd" "CLA_4_bit_ins_1" { Text "D:/VHDL/projects/carry-look-ahead/CLA_16_bit.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662669174416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder CLA_16_bit:CLA_16_bit_ins_1\|CLA_4_bit:CLA_4_bit_ins_1\|full_adder:full_adder_ins_1 " "Elaborating entity \"full_adder\" for hierarchy \"CLA_16_bit:CLA_16_bit_ins_1\|CLA_4_bit:CLA_4_bit_ins_1\|full_adder:full_adder_ins_1\"" {  } { { "CLA_4_bit.vhd" "full_adder_ins_1" { Text "D:/VHDL/projects/carry-look-ahead/CLA_4_bit.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662669174420 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s\[0\] GND " "Pin \"s\[0\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[1\] GND " "Pin \"s\[1\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[2\] GND " "Pin \"s\[2\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[3\] GND " "Pin \"s\[3\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[4\] GND " "Pin \"s\[4\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[5\] GND " "Pin \"s\[5\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[6\] GND " "Pin \"s\[6\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[7\] GND " "Pin \"s\[7\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[8\] GND " "Pin \"s\[8\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[9\] GND " "Pin \"s\[9\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[10\] GND " "Pin \"s\[10\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[11\] GND " "Pin \"s\[11\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[12\] GND " "Pin \"s\[12\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[13\] GND " "Pin \"s\[13\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[14\] GND " "Pin \"s\[14\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[15\] GND " "Pin \"s\[15\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[16\] GND " "Pin \"s\[16\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[17\] GND " "Pin \"s\[17\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[18\] GND " "Pin \"s\[18\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[19\] GND " "Pin \"s\[19\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[20\] GND " "Pin \"s\[20\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[21\] GND " "Pin \"s\[21\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[22\] GND " "Pin \"s\[22\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[23\] GND " "Pin \"s\[23\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[24\] GND " "Pin \"s\[24\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[25\] GND " "Pin \"s\[25\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[26\] GND " "Pin \"s\[26\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[27\] GND " "Pin \"s\[27\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[28\] GND " "Pin \"s\[28\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[29\] GND " "Pin \"s\[29\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[30\] GND " "Pin \"s\[30\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[31\] GND " "Pin \"s\[31\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[32\] GND " "Pin \"s\[32\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[33\] GND " "Pin \"s\[33\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[34\] GND " "Pin \"s\[34\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[35\] GND " "Pin \"s\[35\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[36\] GND " "Pin \"s\[36\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[37\] GND " "Pin \"s\[37\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[38\] GND " "Pin \"s\[38\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[39\] GND " "Pin \"s\[39\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[40\] GND " "Pin \"s\[40\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[41\] GND " "Pin \"s\[41\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[42\] GND " "Pin \"s\[42\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[43\] GND " "Pin \"s\[43\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[44\] GND " "Pin \"s\[44\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[45\] GND " "Pin \"s\[45\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[46\] GND " "Pin \"s\[46\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[47\] GND " "Pin \"s\[47\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[48\] GND " "Pin \"s\[48\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[49\] GND " "Pin \"s\[49\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[50\] GND " "Pin \"s\[50\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[51\] GND " "Pin \"s\[51\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[52\] GND " "Pin \"s\[52\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[53\] GND " "Pin \"s\[53\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[54\] GND " "Pin \"s\[54\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[55\] GND " "Pin \"s\[55\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[56\] GND " "Pin \"s\[56\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[57\] GND " "Pin \"s\[57\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[58\] GND " "Pin \"s\[58\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[59\] GND " "Pin \"s\[59\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[60\] GND " "Pin \"s\[60\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[61\] GND " "Pin \"s\[61\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[62\] GND " "Pin \"s\[62\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[63\] GND " "Pin \"s\[63\]\" is stuck at GND" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662669175206 "|CLA|s[63]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1662669175206 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662669175606 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662669175606 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "129 " "Design contains 129 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[0\] " "No output dependent on input pin \"x\[0\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[1\] " "No output dependent on input pin \"x\[1\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[2\] " "No output dependent on input pin \"x\[2\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[3\] " "No output dependent on input pin \"x\[3\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[4\] " "No output dependent on input pin \"x\[4\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[5\] " "No output dependent on input pin \"x\[5\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[6\] " "No output dependent on input pin \"x\[6\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[7\] " "No output dependent on input pin \"x\[7\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[8\] " "No output dependent on input pin \"x\[8\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[9\] " "No output dependent on input pin \"x\[9\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[10\] " "No output dependent on input pin \"x\[10\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[11\] " "No output dependent on input pin \"x\[11\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[12\] " "No output dependent on input pin \"x\[12\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[13\] " "No output dependent on input pin \"x\[13\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[14\] " "No output dependent on input pin \"x\[14\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[15\] " "No output dependent on input pin \"x\[15\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[16\] " "No output dependent on input pin \"x\[16\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[17\] " "No output dependent on input pin \"x\[17\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[18\] " "No output dependent on input pin \"x\[18\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[19\] " "No output dependent on input pin \"x\[19\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[20\] " "No output dependent on input pin \"x\[20\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[21\] " "No output dependent on input pin \"x\[21\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[22\] " "No output dependent on input pin \"x\[22\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[23\] " "No output dependent on input pin \"x\[23\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[24\] " "No output dependent on input pin \"x\[24\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[25\] " "No output dependent on input pin \"x\[25\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[26\] " "No output dependent on input pin \"x\[26\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[27\] " "No output dependent on input pin \"x\[27\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[28\] " "No output dependent on input pin \"x\[28\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[29\] " "No output dependent on input pin \"x\[29\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[30\] " "No output dependent on input pin \"x\[30\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[31\] " "No output dependent on input pin \"x\[31\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[32\] " "No output dependent on input pin \"x\[32\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[33\] " "No output dependent on input pin \"x\[33\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[34\] " "No output dependent on input pin \"x\[34\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[35\] " "No output dependent on input pin \"x\[35\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[36\] " "No output dependent on input pin \"x\[36\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[36]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[37\] " "No output dependent on input pin \"x\[37\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[38\] " "No output dependent on input pin \"x\[38\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[39\] " "No output dependent on input pin \"x\[39\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[39]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[40\] " "No output dependent on input pin \"x\[40\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[40]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[41\] " "No output dependent on input pin \"x\[41\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[41]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[42\] " "No output dependent on input pin \"x\[42\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[42]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[43\] " "No output dependent on input pin \"x\[43\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[43]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[44\] " "No output dependent on input pin \"x\[44\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[44]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[45\] " "No output dependent on input pin \"x\[45\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[45]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[46\] " "No output dependent on input pin \"x\[46\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[47\] " "No output dependent on input pin \"x\[47\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[48\] " "No output dependent on input pin \"x\[48\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[48]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[49\] " "No output dependent on input pin \"x\[49\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[49]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[50\] " "No output dependent on input pin \"x\[50\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[50]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[51\] " "No output dependent on input pin \"x\[51\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[51]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[52\] " "No output dependent on input pin \"x\[52\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[52]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[53\] " "No output dependent on input pin \"x\[53\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[53]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[54\] " "No output dependent on input pin \"x\[54\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[54]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[55\] " "No output dependent on input pin \"x\[55\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[55]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[56\] " "No output dependent on input pin \"x\[56\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[56]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[57\] " "No output dependent on input pin \"x\[57\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[57]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[58\] " "No output dependent on input pin \"x\[58\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[58]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[59\] " "No output dependent on input pin \"x\[59\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[59]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[60\] " "No output dependent on input pin \"x\[60\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[60]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[61\] " "No output dependent on input pin \"x\[61\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[61]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[62\] " "No output dependent on input pin \"x\[62\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[62]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[63\] " "No output dependent on input pin \"x\[63\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|x[63]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[0\] " "No output dependent on input pin \"y\[0\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[1\] " "No output dependent on input pin \"y\[1\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[2\] " "No output dependent on input pin \"y\[2\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[3\] " "No output dependent on input pin \"y\[3\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[4\] " "No output dependent on input pin \"y\[4\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[5\] " "No output dependent on input pin \"y\[5\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[6\] " "No output dependent on input pin \"y\[6\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[7\] " "No output dependent on input pin \"y\[7\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[8\] " "No output dependent on input pin \"y\[8\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[9\] " "No output dependent on input pin \"y\[9\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[10\] " "No output dependent on input pin \"y\[10\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[11\] " "No output dependent on input pin \"y\[11\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[12\] " "No output dependent on input pin \"y\[12\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[13\] " "No output dependent on input pin \"y\[13\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[14\] " "No output dependent on input pin \"y\[14\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[15\] " "No output dependent on input pin \"y\[15\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[16\] " "No output dependent on input pin \"y\[16\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[17\] " "No output dependent on input pin \"y\[17\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[18\] " "No output dependent on input pin \"y\[18\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[19\] " "No output dependent on input pin \"y\[19\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[20\] " "No output dependent on input pin \"y\[20\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[21\] " "No output dependent on input pin \"y\[21\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[22\] " "No output dependent on input pin \"y\[22\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[23\] " "No output dependent on input pin \"y\[23\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[24\] " "No output dependent on input pin \"y\[24\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[25\] " "No output dependent on input pin \"y\[25\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[26\] " "No output dependent on input pin \"y\[26\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[27\] " "No output dependent on input pin \"y\[27\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[28\] " "No output dependent on input pin \"y\[28\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[29\] " "No output dependent on input pin \"y\[29\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[30\] " "No output dependent on input pin \"y\[30\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[31\] " "No output dependent on input pin \"y\[31\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[32\] " "No output dependent on input pin \"y\[32\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[33\] " "No output dependent on input pin \"y\[33\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[34\] " "No output dependent on input pin \"y\[34\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[35\] " "No output dependent on input pin \"y\[35\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175712 "|CLA|y[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[36\] " "No output dependent on input pin \"y\[36\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[36]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[37\] " "No output dependent on input pin \"y\[37\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[38\] " "No output dependent on input pin \"y\[38\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[39\] " "No output dependent on input pin \"y\[39\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[39]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[40\] " "No output dependent on input pin \"y\[40\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[40]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[41\] " "No output dependent on input pin \"y\[41\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[41]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[42\] " "No output dependent on input pin \"y\[42\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[42]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[43\] " "No output dependent on input pin \"y\[43\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[43]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[44\] " "No output dependent on input pin \"y\[44\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[44]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[45\] " "No output dependent on input pin \"y\[45\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[45]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[46\] " "No output dependent on input pin \"y\[46\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[47\] " "No output dependent on input pin \"y\[47\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[48\] " "No output dependent on input pin \"y\[48\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[48]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[49\] " "No output dependent on input pin \"y\[49\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[49]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[50\] " "No output dependent on input pin \"y\[50\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[50]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[51\] " "No output dependent on input pin \"y\[51\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[51]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[52\] " "No output dependent on input pin \"y\[52\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[52]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[53\] " "No output dependent on input pin \"y\[53\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[53]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[54\] " "No output dependent on input pin \"y\[54\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[54]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[55\] " "No output dependent on input pin \"y\[55\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[55]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[56\] " "No output dependent on input pin \"y\[56\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[56]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[57\] " "No output dependent on input pin \"y\[57\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[57]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[58\] " "No output dependent on input pin \"y\[58\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[58]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[59\] " "No output dependent on input pin \"y\[59\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[59]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[60\] " "No output dependent on input pin \"y\[60\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[60]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[61\] " "No output dependent on input pin \"y\[61\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[61]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[62\] " "No output dependent on input pin \"y\[62\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[62]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[63\] " "No output dependent on input pin \"y\[63\]\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|y[63]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inv " "No output dependent on input pin \"inv\"" {  } { { "CLA.vhd" "" { Text "D:/VHDL/projects/carry-look-ahead/CLA.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662669175713 "|CLA|inv"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1662669175712 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "129 " "Implemented 129 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662669175719 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662669175719 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662669175719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 203 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 203 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662669175765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  8 22:32:55 2022 " "Processing ended: Thu Sep  8 22:32:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662669175765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662669175765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662669175765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662669175765 ""}
