# RISC-V

The Verilog code was originally written for my Digital Design with Programmable Logic (EE 4301) course at the University of Minnesota.

Compiling:
`iverilog riscv_top.v -I ./`
