Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,17
design__inferred_latch__count,0
design__instance__count,1624
design__instance__area,23335
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0009043579339049757
power__switching__total,0.0003785847802646458
power__leakage__total,5.883619564883702E-7
power__total,0.0012835310772061348
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2673612795720401
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.27046568528129555
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11928808278800102
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.208398526556369
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.119288
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.120323
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.29431732883885436
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.29693007226774937
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6399411182100007
timing__setup__ws__corner:nom_slow_1p08V_125C,13.415199997246647
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.639941
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.415200
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.27777927966285637
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2807002765232566
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3090152665662211
timing__setup__ws__corner:nom_typ_1p20V_25C,14.92054522166103
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.309015
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,15.800627
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2673612795720401
clock__skew__worst_setup,0.27046568528129555
timing__hold__ws,0.11928808278800102
timing__setup__ws,13.415199997246647
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.119288
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.415200
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1624
design__instance__area__stdcell,23335
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.806282
design__instance__utilization__stdcell,0.806282
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,78
design__instance__area__class:inverter,433.642
design__instance__count__class:sequential_cell,162
design__instance__area__class:sequential_cell,7642.25
design__instance__count__class:multi_input_combinational_cell,1042
design__instance__area__class:multi_input_combinational_cell,10565.3
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,289
design__instance__area__class:timing_repair_buffer,4223.92
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,32410.9
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,209
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1803
route__net__special,2
route__drc_errors__iter:0,872
route__wirelength__iter:0,35097
route__drc_errors__iter:1,501
route__wirelength__iter:1,34840
route__drc_errors__iter:2,393
route__wirelength__iter:2,34674
route__drc_errors__iter:3,102
route__wirelength__iter:3,34435
route__drc_errors__iter:4,18
route__wirelength__iter:4,34409
route__drc_errors__iter:5,4
route__wirelength__iter:5,34411
route__drc_errors__iter:6,0
route__wirelength__iter:6,34417
route__drc_errors,0
route__wirelength,34417
route__vias,9926
route__vias__singlecut,9926
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,425.67
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,112
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,112
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,112
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,112
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000275164
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000299384
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000161045
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000299384
design_powergrid__voltage__worst,0.0000299384
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000299384
design_powergrid__drop__worst__net:VPWR,0.0000275164
design_powergrid__voltage__worst__net:VGND,0.0000299384
design_powergrid__drop__worst__net:VGND,0.0000299384
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00001660000000000000030760984037758731801659450866281986236572265625
ir__drop__worst,0.00002750000000000000097903456175441050390872987918555736541748046875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
