// Seed: 1512201076
module module_0 (
    input tri id_0,
    input wor id_1,
    output wand id_2,
    input uwire id_3,
    input supply0 id_4
    , id_6
);
  supply0 id_7 = id_0, id_8;
  wire id_9;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input uwire id_6,
    output wire id_7,
    input supply1 id_8,
    input wand id_9,
    output uwire id_10,
    input wor id_11,
    input uwire id_12,
    input wire id_13
);
  assign id_0 = 1;
  module_0(
      id_8, id_4, id_0, id_9, id_5
  );
  assign id_0 = "" - 1;
  wire id_15;
  assign id_10 = 1 || id_1 > id_13;
  wire id_16;
endmodule
