// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.3
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _Erode_32_32_1080_1920_s_HH_
#define _Erode_32_32_1080_1920_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Erode_32_32_1080_1920_s_k_buf_0_val_0.h"

namespace ap_rtl {

struct Erode_32_32_1080_1920_s : public sc_module {
    // Port declarations 27
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<12> > p_src_rows_V_read;
    sc_in< sc_lv<12> > p_src_cols_V_read;
    sc_in< sc_lv<8> > p_src_data_stream_0_V_dout;
    sc_in< sc_logic > p_src_data_stream_0_V_empty_n;
    sc_out< sc_logic > p_src_data_stream_0_V_read;
    sc_in< sc_lv<8> > p_src_data_stream_1_V_dout;
    sc_in< sc_logic > p_src_data_stream_1_V_empty_n;
    sc_out< sc_logic > p_src_data_stream_1_V_read;
    sc_in< sc_lv<8> > p_src_data_stream_2_V_dout;
    sc_in< sc_logic > p_src_data_stream_2_V_empty_n;
    sc_out< sc_logic > p_src_data_stream_2_V_read;
    sc_out< sc_lv<8> > p_dst_data_stream_0_V_din;
    sc_in< sc_logic > p_dst_data_stream_0_V_full_n;
    sc_out< sc_logic > p_dst_data_stream_0_V_write;
    sc_out< sc_lv<8> > p_dst_data_stream_1_V_din;
    sc_in< sc_logic > p_dst_data_stream_1_V_full_n;
    sc_out< sc_logic > p_dst_data_stream_1_V_write;
    sc_out< sc_lv<8> > p_dst_data_stream_2_V_din;
    sc_in< sc_logic > p_dst_data_stream_2_V_full_n;
    sc_out< sc_logic > p_dst_data_stream_2_V_write;


    // Module declarations
    Erode_32_32_1080_1920_s(sc_module_name name);
    SC_HAS_PROCESS(Erode_32_32_1080_1920_s);

    ~Erode_32_32_1080_1920_s();

    sc_trace_file* mVcdFile;

    Erode_32_32_1080_1920_s_k_buf_0_val_0* k_buf_0_val_0_U;
    Erode_32_32_1080_1920_s_k_buf_0_val_0* k_buf_0_val_1_U;
    Erode_32_32_1080_1920_s_k_buf_0_val_0* k_buf_0_val_2_U;
    Erode_32_32_1080_1920_s_k_buf_0_val_0* k_buf_1_val_0_U;
    Erode_32_32_1080_1920_s_k_buf_0_val_0* k_buf_1_val_1_U;
    Erode_32_32_1080_1920_s_k_buf_0_val_0* k_buf_1_val_2_U;
    Erode_32_32_1080_1920_s_k_buf_0_val_0* k_buf_2_val_0_U;
    Erode_32_32_1080_1920_s_k_buf_0_val_0* k_buf_2_val_1_U;
    Erode_32_32_1080_1920_s_k_buf_0_val_0* k_buf_2_val_2_U;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_lv<12> > p_025_0_i_i_reg_545;
    sc_signal< sc_lv<13> > rows_cast_fu_821_p1;
    sc_signal< sc_lv<13> > rows_cast_reg_2524;
    sc_signal< bool > ap_sig_bdd_80;
    sc_signal< sc_lv<14> > cols_cast1_fu_825_p1;
    sc_signal< sc_lv<14> > cols_cast1_reg_2529;
    sc_signal< sc_lv<13> > heightloop_fu_833_p2;
    sc_signal< sc_lv<13> > heightloop_reg_2534;
    sc_signal< sc_lv<13> > widthloop_fu_839_p2;
    sc_signal< sc_lv<13> > widthloop_reg_2539;
    sc_signal< sc_lv<13> > tmp_7_fu_845_p2;
    sc_signal< sc_lv<13> > tmp_7_reg_2544;
    sc_signal< sc_lv<2> > p_neg218_i_i_cast_fu_855_p2;
    sc_signal< sc_lv<2> > p_neg218_i_i_cast_reg_2551;
    sc_signal< sc_lv<13> > ref_fu_861_p2;
    sc_signal< sc_lv<13> > ref_reg_2567;
    sc_signal< sc_lv<13> > tmp_2_i_fu_867_p2;
    sc_signal< sc_lv<13> > tmp_2_i_reg_2575;
    sc_signal< sc_lv<2> > tmp_11_fu_873_p1;
    sc_signal< sc_lv<2> > tmp_11_reg_2580;
    sc_signal< sc_lv<14> > len_cast1_i7_fu_877_p1;
    sc_signal< sc_lv<14> > len_cast1_i7_reg_2585;
    sc_signal< sc_lv<12> > i_V_fu_890_p2;
    sc_signal< sc_lv<12> > i_V_reg_2594;
    sc_signal< sc_lv<1> > tmp_s_fu_896_p2;
    sc_signal< sc_lv<1> > tmp_s_reg_2599;
    sc_signal< sc_lv<1> > tmp_9_fu_885_p2;
    sc_signal< sc_lv<1> > tmp_2_fu_908_p2;
    sc_signal< sc_lv<1> > tmp_2_reg_2604;
    sc_signal< sc_lv<1> > or_cond_2_fu_935_p2;
    sc_signal< sc_lv<1> > or_cond_2_reg_2609;
    sc_signal< sc_lv<1> > tmp_13_fu_941_p3;
    sc_signal< sc_lv<1> > tmp_13_reg_2614;
    sc_signal< sc_lv<1> > sel_tmp_fu_1006_p2;
    sc_signal< sc_lv<1> > sel_tmp_reg_2618;
    sc_signal< sc_lv<1> > sel_tmp2_fu_1012_p2;
    sc_signal< sc_lv<1> > sel_tmp2_reg_2625;
    sc_signal< sc_lv<1> > sel_tmp3_fu_1086_p2;
    sc_signal< sc_lv<1> > sel_tmp3_reg_2632;
    sc_signal< sc_lv<1> > sel_tmp4_fu_1092_p2;
    sc_signal< sc_lv<1> > sel_tmp4_reg_2639;
    sc_signal< sc_lv<2> > locy_2_2_fu_1160_p2;
    sc_signal< sc_lv<2> > locy_2_2_reg_2646;
    sc_signal< sc_lv<1> > tmp_6_fu_1170_p2;
    sc_signal< sc_lv<1> > tmp_6_reg_2650;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_lv<1> > brmerge_reg_2710;
    sc_signal< sc_lv<1> > or_cond_i_reg_2677;
    sc_signal< bool > ap_sig_bdd_151;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_6_reg_2650_pp0_it1;
    sc_signal< sc_lv<1> > or_cond217_i_i_reg_2659;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond217_i_i_reg_2659_pp0_it1;
    sc_signal< bool > ap_sig_bdd_171;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_lv<12> > j_V_fu_1175_p2;
    sc_signal< sc_lv<1> > or_cond217_i_i_fu_1197_p2;
    sc_signal< sc_lv<2> > tmp_26_fu_1212_p1;
    sc_signal< sc_lv<2> > tmp_26_reg_2663;
    sc_signal< sc_lv<1> > tmp_i_fu_1230_p2;
    sc_signal< sc_lv<1> > tmp_i_reg_2673;
    sc_signal< sc_lv<1> > or_cond_i_fu_1235_p2;
    sc_signal< sc_lv<1> > tmp_28_fu_1241_p3;
    sc_signal< sc_lv<1> > tmp_28_reg_2681;
    sc_signal< sc_lv<2> > tmp_29_fu_1264_p1;
    sc_signal< sc_lv<2> > tmp_29_reg_2685;
    sc_signal< sc_lv<11> > k_buf_0_val_0_addr_reg_2692;
    sc_signal< sc_lv<11> > k_buf_0_val_1_addr_reg_2698;
    sc_signal< sc_lv<11> > k_buf_0_val_2_addr_reg_2704;
    sc_signal< sc_lv<1> > brmerge_fu_1281_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_1285_p2;
    sc_signal< sc_lv<1> > tmp_1_reg_2714;
    sc_signal< sc_lv<2> > col_assign_fu_1290_p2;
    sc_signal< sc_lv<2> > col_assign_reg_2721;
    sc_signal< sc_lv<11> > k_buf_1_val_0_addr_reg_2725;
    sc_signal< sc_lv<11> > k_buf_1_val_1_addr_reg_2731;
    sc_signal< sc_lv<11> > k_buf_1_val_2_addr_reg_2737;
    sc_signal< sc_lv<1> > tmp_42_1_fu_1295_p2;
    sc_signal< sc_lv<1> > tmp_42_1_reg_2743;
    sc_signal< sc_lv<2> > col_assign_1_fu_1300_p2;
    sc_signal< sc_lv<2> > col_assign_1_reg_2750;
    sc_signal< sc_lv<11> > k_buf_2_val_0_addr_reg_2754;
    sc_signal< sc_lv<11> > k_buf_2_val_1_addr_reg_2760;
    sc_signal< sc_lv<11> > k_buf_2_val_2_addr_reg_2766;
    sc_signal< sc_lv<1> > tmp_42_2_fu_1305_p2;
    sc_signal< sc_lv<1> > tmp_42_2_reg_2772;
    sc_signal< sc_lv<2> > col_assign_s_fu_1310_p2;
    sc_signal< sc_lv<2> > col_assign_s_reg_2779;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_0_1_6_reg_2783;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_2_1_9_reg_2790;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_1_1_6_reg_2797;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_0_1_6_reg_2804;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_2_1_9_reg_2811;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_1_1_6_reg_2818;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_0_1_6_reg_2825;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_2_1_9_reg_2832;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_1_1_6_reg_2839;
    sc_signal< sc_lv<11> > k_buf_0_val_0_address0;
    sc_signal< sc_logic > k_buf_0_val_0_ce0;
    sc_signal< sc_lv<8> > k_buf_0_val_0_q0;
    sc_signal< sc_lv<11> > k_buf_0_val_0_address1;
    sc_signal< sc_logic > k_buf_0_val_0_ce1;
    sc_signal< sc_logic > k_buf_0_val_0_we1;
    sc_signal< sc_lv<8> > k_buf_0_val_0_d1;
    sc_signal< sc_lv<11> > k_buf_0_val_1_address0;
    sc_signal< sc_logic > k_buf_0_val_1_ce0;
    sc_signal< sc_lv<8> > k_buf_0_val_1_q0;
    sc_signal< sc_lv<11> > k_buf_0_val_1_address1;
    sc_signal< sc_logic > k_buf_0_val_1_ce1;
    sc_signal< sc_logic > k_buf_0_val_1_we1;
    sc_signal< sc_lv<8> > k_buf_0_val_1_d1;
    sc_signal< sc_lv<11> > k_buf_0_val_2_address0;
    sc_signal< sc_logic > k_buf_0_val_2_ce0;
    sc_signal< sc_lv<8> > k_buf_0_val_2_q0;
    sc_signal< sc_lv<11> > k_buf_0_val_2_address1;
    sc_signal< sc_logic > k_buf_0_val_2_ce1;
    sc_signal< sc_logic > k_buf_0_val_2_we1;
    sc_signal< sc_lv<8> > k_buf_0_val_2_d1;
    sc_signal< sc_lv<11> > k_buf_1_val_0_address0;
    sc_signal< sc_logic > k_buf_1_val_0_ce0;
    sc_signal< sc_lv<8> > k_buf_1_val_0_q0;
    sc_signal< sc_lv<11> > k_buf_1_val_0_address1;
    sc_signal< sc_logic > k_buf_1_val_0_ce1;
    sc_signal< sc_logic > k_buf_1_val_0_we1;
    sc_signal< sc_lv<8> > k_buf_1_val_0_d1;
    sc_signal< sc_lv<11> > k_buf_1_val_1_address0;
    sc_signal< sc_logic > k_buf_1_val_1_ce0;
    sc_signal< sc_lv<8> > k_buf_1_val_1_q0;
    sc_signal< sc_lv<11> > k_buf_1_val_1_address1;
    sc_signal< sc_logic > k_buf_1_val_1_ce1;
    sc_signal< sc_logic > k_buf_1_val_1_we1;
    sc_signal< sc_lv<8> > k_buf_1_val_1_d1;
    sc_signal< sc_lv<11> > k_buf_1_val_2_address0;
    sc_signal< sc_logic > k_buf_1_val_2_ce0;
    sc_signal< sc_lv<8> > k_buf_1_val_2_q0;
    sc_signal< sc_lv<11> > k_buf_1_val_2_address1;
    sc_signal< sc_logic > k_buf_1_val_2_ce1;
    sc_signal< sc_logic > k_buf_1_val_2_we1;
    sc_signal< sc_lv<8> > k_buf_1_val_2_d1;
    sc_signal< sc_lv<11> > k_buf_2_val_0_address0;
    sc_signal< sc_logic > k_buf_2_val_0_ce0;
    sc_signal< sc_lv<8> > k_buf_2_val_0_q0;
    sc_signal< sc_lv<11> > k_buf_2_val_0_address1;
    sc_signal< sc_logic > k_buf_2_val_0_ce1;
    sc_signal< sc_logic > k_buf_2_val_0_we1;
    sc_signal< sc_lv<8> > k_buf_2_val_0_d1;
    sc_signal< sc_lv<11> > k_buf_2_val_1_address0;
    sc_signal< sc_logic > k_buf_2_val_1_ce0;
    sc_signal< sc_lv<8> > k_buf_2_val_1_q0;
    sc_signal< sc_lv<11> > k_buf_2_val_1_address1;
    sc_signal< sc_logic > k_buf_2_val_1_ce1;
    sc_signal< sc_logic > k_buf_2_val_1_we1;
    sc_signal< sc_lv<8> > k_buf_2_val_1_d1;
    sc_signal< sc_lv<11> > k_buf_2_val_2_address0;
    sc_signal< sc_logic > k_buf_2_val_2_ce0;
    sc_signal< sc_lv<8> > k_buf_2_val_2_q0;
    sc_signal< sc_lv<11> > k_buf_2_val_2_address1;
    sc_signal< sc_logic > k_buf_2_val_2_ce1;
    sc_signal< sc_logic > k_buf_2_val_2_we1;
    sc_signal< sc_lv<8> > k_buf_2_val_2_d1;
    sc_signal< sc_lv<12> > p_012_0_i_i_reg_534;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_0_0_phi_fu_559_p6;
    sc_signal< sc_lv<2> > col_assign_3_fu_1459_p2;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_1_0_phi_fu_570_p6;
    sc_signal< sc_lv<1> > ap_reg_phiprechg_tmp_42_0_pr1_reg_578pp0_it0;
    sc_signal< sc_lv<1> > ap_reg_phiprechg_tmp_42_0_pr1_reg_578pp0_it1;
    sc_signal< sc_lv<1> > tmp_42_0_pr1_phi_fu_583_p8;
    sc_signal< sc_lv<2> > col_assign_4_fu_1502_p2;
    sc_signal< sc_lv<1> > tmp_42_0_pr_phi_fu_600_p8;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_0_0_phi_fu_614_p6;
    sc_signal< sc_lv<2> > col_assign_3_1_fu_1585_p2;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_1_0_phi_fu_625_p6;
    sc_signal< sc_lv<1> > ap_reg_phiprechg_tmp_42_1_pr1_reg_633pp0_it0;
    sc_signal< sc_lv<1> > ap_reg_phiprechg_tmp_42_1_pr1_reg_633pp0_it1;
    sc_signal< sc_lv<1> > tmp_42_1_pr1_phi_fu_638_p8;
    sc_signal< sc_lv<2> > col_assign_4_1_fu_1628_p2;
    sc_signal< sc_lv<1> > tmp_42_1_pr_phi_fu_655_p8;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_0_0_phi_fu_669_p6;
    sc_signal< sc_lv<2> > col_assign_3_2_fu_1711_p2;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_1_0_phi_fu_680_p6;
    sc_signal< sc_lv<1> > ap_reg_phiprechg_tmp_42_2_pr1_reg_688pp0_it0;
    sc_signal< sc_lv<1> > ap_reg_phiprechg_tmp_42_2_pr1_reg_688pp0_it1;
    sc_signal< sc_lv<1> > tmp_42_2_pr1_phi_fu_693_p8;
    sc_signal< sc_lv<2> > col_assign_4_2_fu_1754_p2;
    sc_signal< sc_lv<1> > tmp_42_2_pr_phi_fu_710_p8;
    sc_signal< sc_lv<64> > tmp_4_fu_1268_p1;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_0_1_fu_120;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_0_1_3_fu_1426_p3;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_0_2_fu_124;
    sc_signal< sc_lv<8> > col_buf_2_val_0_0_1_fu_128;
    sc_signal< sc_lv<2> > col_assign_4_2_1_fu_1773_p2;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_2_1_fu_132;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_1_1_fu_136;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_1_1_3_fu_1441_p3;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_1_2_fu_140;
    sc_signal< sc_lv<8> > col_buf_2_val_0_0_2_fu_144;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_2_2_fu_148;
    sc_signal< sc_lv<8> > col_buf_2_val_0_0_3_fu_152;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_0_1_fu_156;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_0_1_3_fu_1552_p3;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_0_2_fu_160;
    sc_signal< sc_lv<8> > right_border_buf_2_val_1_2_fu_164;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_2_1_fu_168;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_1_1_fu_172;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_1_1_3_fu_1567_p3;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_1_2_fu_176;
    sc_signal< sc_lv<8> > right_border_buf_2_val_1_2_1_fu_180;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_2_2_fu_184;
    sc_signal< sc_lv<8> > right_border_buf_2_val_1_2_2_fu_188;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_0_1_fu_192;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_0_1_3_fu_1678_p3;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_0_2_fu_196;
    sc_signal< sc_lv<8> > col_buf_1_val_0_0_1_fu_200;
    sc_signal< sc_lv<2> > col_assign_4_1_1_fu_1647_p2;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_2_1_fu_204;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_1_1_fu_208;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_1_1_3_fu_1693_p3;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_1_2_fu_212;
    sc_signal< sc_lv<8> > col_buf_1_val_0_0_2_fu_216;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_2_2_fu_220;
    sc_signal< sc_lv<8> > col_buf_1_val_0_0_3_fu_224;
    sc_signal< sc_lv<8> > right_border_buf_0_val_1_2_fu_228;
    sc_signal< sc_lv<8> > right_border_buf_0_val_1_2_1_fu_232;
    sc_signal< sc_lv<8> > right_border_buf_0_val_1_2_2_fu_236;
    sc_signal< sc_lv<8> > col_buf_0_val_0_0_1_fu_240;
    sc_signal< sc_lv<2> > col_assign_4_0_1_fu_1521_p2;
    sc_signal< sc_lv<8> > col_buf_0_val_0_0_2_fu_244;
    sc_signal< sc_lv<8> > col_buf_0_val_0_0_3_fu_248;
    sc_signal< sc_lv<8> > right_border_buf_1_val_1_2_fu_252;
    sc_signal< sc_lv<8> > right_border_buf_1_val_1_2_1_fu_256;
    sc_signal< sc_lv<8> > right_border_buf_1_val_1_2_2_fu_260;
    sc_signal< sc_lv<8> > right_border_buf_0_val_0_0_fu_300;
    sc_signal< sc_lv<8> > right_border_buf_0_val_0_1_fu_304;
    sc_signal< sc_lv<8> > right_border_buf_0_val_0_2_fu_308;
    sc_signal< sc_lv<8> > right_border_buf_1_val_0_0_fu_312;
    sc_signal< sc_lv<8> > right_border_buf_1_val_0_1_fu_316;
    sc_signal< sc_lv<8> > right_border_buf_1_val_0_2_fu_320;
    sc_signal< sc_lv<8> > right_border_buf_2_val_0_0_fu_324;
    sc_signal< sc_lv<8> > right_border_buf_2_val_0_1_fu_328;
    sc_signal< sc_lv<8> > right_border_buf_2_val_0_2_fu_332;
    sc_signal< sc_lv<13> > cols_cast_fu_829_p1;
    sc_signal< sc_lv<2> > tmp_fu_851_p1;
    sc_signal< sc_lv<13> > tmp_8_cast_fu_881_p1;
    sc_signal< sc_lv<13> > ImagLoc_y_fu_902_p2;
    sc_signal< sc_lv<12> > tmp_12_fu_914_p4;
    sc_signal< sc_lv<1> > icmp_fu_924_p2;
    sc_signal< sc_lv<1> > tmp_34_2_fu_930_p2;
    sc_signal< sc_lv<1> > tmp_i7_fu_962_p2;
    sc_signal< sc_lv<1> > rev_fu_949_p2;
    sc_signal< sc_lv<1> > tmp_14_fu_973_p3;
    sc_signal< sc_lv<1> > or_cond_i7_fu_967_p2;
    sc_signal< sc_lv<13> > p_assign_7_fu_981_p3;
    sc_signal< sc_lv<13> > p_assign_1_i7_fu_988_p3;
    sc_signal< sc_lv<2> > p_i_i_2_cast_cast_fu_955_p3;
    sc_signal< sc_lv<2> > tmp_16_fu_996_p1;
    sc_signal< sc_lv<2> > locy_2_fu_1000_p2;
    sc_signal< sc_lv<13> > y_1_2_fu_1018_p2;
    sc_signal< sc_lv<1> > tmp_19_fu_1024_p3;
    sc_signal< sc_lv<14> > tmp_i8_fu_1042_p0;
    sc_signal< sc_lv<1> > tmp_i8_fu_1042_p2;
    sc_signal< sc_lv<1> > rev1_fu_1032_p2;
    sc_signal< sc_lv<1> > tmp_20_fu_1053_p3;
    sc_signal< sc_lv<1> > or_cond_i8_fu_1047_p2;
    sc_signal< sc_lv<13> > p_assign_8_fu_1061_p3;
    sc_signal< sc_lv<13> > p_assign_1_i8_fu_1068_p3;
    sc_signal< sc_lv<2> > tmp_21_fu_1076_p1;
    sc_signal< sc_lv<2> > locy_2_1_fu_1080_p2;
    sc_signal< sc_lv<13> > y_1_2_1_fu_1098_p2;
    sc_signal< sc_lv<1> > tmp_22_fu_1104_p3;
    sc_signal< sc_lv<14> > tmp_i9_fu_1122_p0;
    sc_signal< sc_lv<1> > tmp_i9_fu_1122_p2;
    sc_signal< sc_lv<1> > rev2_fu_1112_p2;
    sc_signal< sc_lv<1> > tmp_23_fu_1133_p3;
    sc_signal< sc_lv<1> > or_cond_i9_fu_1127_p2;
    sc_signal< sc_lv<13> > p_assign_9_fu_1141_p3;
    sc_signal< sc_lv<13> > p_assign_1_i9_fu_1148_p3;
    sc_signal< sc_lv<2> > tmp_24_fu_1156_p1;
    sc_signal< sc_lv<13> > tmp_10_cast_fu_1166_p1;
    sc_signal< sc_lv<11> > tmp_25_fu_1181_p4;
    sc_signal< sc_lv<1> > icmp1_fu_1191_p2;
    sc_signal< sc_lv<13> > ImagLoc_x_fu_1202_p2;
    sc_signal< sc_lv<1> > tmp_27_fu_1216_p3;
    sc_signal< sc_lv<14> > tmp_i_fu_1230_p0;
    sc_signal< sc_lv<1> > rev3_fu_1224_p2;
    sc_signal< sc_lv<13> > p_assign_fu_1249_p3;
    sc_signal< sc_lv<13> > p_assign_1_i_fu_1256_p3;
    sc_signal< sc_lv<8> > sel_tmp1_fu_1419_p3;
    sc_signal< sc_lv<8> > sel_tmp5_fu_1434_p3;
    sc_signal< sc_lv<8> > sel_tmp9_fu_1545_p3;
    sc_signal< sc_lv<8> > sel_tmp6_fu_1560_p3;
    sc_signal< sc_lv<8> > sel_tmp7_fu_1671_p3;
    sc_signal< sc_lv<8> > sel_tmp8_fu_1686_p3;
    sc_signal< sc_lv<1> > tmp_91_0_0_1_fu_1810_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_0_0_1_fu_1815_p3;
    sc_signal< sc_lv<1> > tmp_91_0_0_2_fu_1822_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_0_0_2_fu_1828_p3;
    sc_signal< sc_lv<1> > tmp_91_0_1_fu_1836_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_0_1_fu_1842_p3;
    sc_signal< sc_lv<1> > tmp_91_0_1_1_fu_1850_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_0_1_1_fu_1855_p3;
    sc_signal< sc_lv<1> > tmp_91_0_1_2_fu_1862_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_0_1_2_fu_1868_p3;
    sc_signal< sc_lv<1> > tmp_91_0_2_fu_1876_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_0_2_fu_1882_p3;
    sc_signal< sc_lv<1> > tmp_91_0_2_1_fu_1890_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_0_2_1_fu_1895_p3;
    sc_signal< sc_lv<1> > tmp_91_0_2_2_fu_1902_p2;
    sc_signal< sc_lv<1> > tmp_91_1_0_1_fu_1935_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_1_0_1_fu_1940_p3;
    sc_signal< sc_lv<1> > tmp_91_1_0_2_fu_1947_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_1_0_2_fu_1953_p3;
    sc_signal< sc_lv<1> > tmp_91_1_1_fu_1961_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_1_1_fu_1967_p3;
    sc_signal< sc_lv<1> > tmp_91_1_1_1_fu_1975_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_1_1_1_fu_1980_p3;
    sc_signal< sc_lv<1> > tmp_91_1_1_2_fu_1987_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_1_1_2_fu_1993_p3;
    sc_signal< sc_lv<1> > tmp_91_1_2_fu_2001_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_1_2_fu_2007_p3;
    sc_signal< sc_lv<1> > tmp_91_1_2_1_fu_2015_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_1_2_1_fu_2020_p3;
    sc_signal< sc_lv<1> > tmp_91_1_2_2_fu_2027_p2;
    sc_signal< sc_lv<1> > tmp_91_2_0_1_fu_2060_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_2_0_1_fu_2065_p3;
    sc_signal< sc_lv<1> > tmp_91_2_0_2_fu_2072_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_2_0_2_fu_2078_p3;
    sc_signal< sc_lv<1> > tmp_91_2_1_fu_2086_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_2_1_fu_2092_p3;
    sc_signal< sc_lv<1> > tmp_91_2_1_1_fu_2100_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_2_1_1_fu_2105_p3;
    sc_signal< sc_lv<1> > tmp_91_2_1_2_fu_2112_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_2_1_2_fu_2118_p3;
    sc_signal< sc_lv<1> > tmp_91_2_2_fu_2126_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_2_2_fu_2132_p3;
    sc_signal< sc_lv<1> > tmp_91_2_2_1_fu_2140_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_2_2_1_fu_2145_p3;
    sc_signal< sc_lv<1> > tmp_91_2_2_2_fu_2152_p2;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< bool > ap_sig_bdd_382;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_st1_fsm_0;
    static const sc_lv<2> ap_ST_st2_fsm_1;
    static const sc_lv<2> ap_ST_pp0_stg0_fsm_2;
    static const sc_lv<2> ap_ST_st6_fsm_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<13> ap_const_lv13_5;
    static const sc_lv<13> ap_const_lv13_2;
    static const sc_lv<13> ap_const_lv13_1FFD;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<13> ap_const_lv13_1FFF;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<12> ap_const_lv12_4;
    static const sc_lv<13> ap_const_lv13_1FFC;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<13> ap_const_lv13_1FFB;
    static const sc_lv<13> ap_const_lv13_1FFA;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const bool ap_true;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ImagLoc_x_fu_1202_p2();
    void thread_ImagLoc_y_fu_902_p2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_reg_phiprechg_tmp_42_0_pr1_reg_578pp0_it0();
    void thread_ap_reg_phiprechg_tmp_42_1_pr1_reg_633pp0_it0();
    void thread_ap_reg_phiprechg_tmp_42_2_pr1_reg_688pp0_it0();
    void thread_ap_sig_bdd_151();
    void thread_ap_sig_bdd_171();
    void thread_ap_sig_bdd_382();
    void thread_ap_sig_bdd_80();
    void thread_brmerge_fu_1281_p2();
    void thread_col_assign_1_fu_1300_p2();
    void thread_col_assign_3_1_fu_1585_p2();
    void thread_col_assign_3_2_fu_1711_p2();
    void thread_col_assign_3_fu_1459_p2();
    void thread_col_assign_4_0_1_fu_1521_p2();
    void thread_col_assign_4_1_1_fu_1647_p2();
    void thread_col_assign_4_1_fu_1628_p2();
    void thread_col_assign_4_2_1_fu_1773_p2();
    void thread_col_assign_4_2_fu_1754_p2();
    void thread_col_assign_4_fu_1502_p2();
    void thread_col_assign_fu_1290_p2();
    void thread_col_assign_s_fu_1310_p2();
    void thread_cols_cast1_fu_825_p1();
    void thread_cols_cast_fu_829_p1();
    void thread_heightloop_fu_833_p2();
    void thread_i_V_fu_890_p2();
    void thread_icmp1_fu_1191_p2();
    void thread_icmp_fu_924_p2();
    void thread_j_V_fu_1175_p2();
    void thread_k_buf_0_val_0_address0();
    void thread_k_buf_0_val_0_address1();
    void thread_k_buf_0_val_0_ce0();
    void thread_k_buf_0_val_0_ce1();
    void thread_k_buf_0_val_0_d1();
    void thread_k_buf_0_val_0_we1();
    void thread_k_buf_0_val_1_address0();
    void thread_k_buf_0_val_1_address1();
    void thread_k_buf_0_val_1_ce0();
    void thread_k_buf_0_val_1_ce1();
    void thread_k_buf_0_val_1_d1();
    void thread_k_buf_0_val_1_we1();
    void thread_k_buf_0_val_2_address0();
    void thread_k_buf_0_val_2_address1();
    void thread_k_buf_0_val_2_ce0();
    void thread_k_buf_0_val_2_ce1();
    void thread_k_buf_0_val_2_d1();
    void thread_k_buf_0_val_2_we1();
    void thread_k_buf_1_val_0_address0();
    void thread_k_buf_1_val_0_address1();
    void thread_k_buf_1_val_0_ce0();
    void thread_k_buf_1_val_0_ce1();
    void thread_k_buf_1_val_0_d1();
    void thread_k_buf_1_val_0_we1();
    void thread_k_buf_1_val_1_address0();
    void thread_k_buf_1_val_1_address1();
    void thread_k_buf_1_val_1_ce0();
    void thread_k_buf_1_val_1_ce1();
    void thread_k_buf_1_val_1_d1();
    void thread_k_buf_1_val_1_we1();
    void thread_k_buf_1_val_2_address0();
    void thread_k_buf_1_val_2_address1();
    void thread_k_buf_1_val_2_ce0();
    void thread_k_buf_1_val_2_ce1();
    void thread_k_buf_1_val_2_d1();
    void thread_k_buf_1_val_2_we1();
    void thread_k_buf_2_val_0_address0();
    void thread_k_buf_2_val_0_address1();
    void thread_k_buf_2_val_0_ce0();
    void thread_k_buf_2_val_0_ce1();
    void thread_k_buf_2_val_0_d1();
    void thread_k_buf_2_val_0_we1();
    void thread_k_buf_2_val_1_address0();
    void thread_k_buf_2_val_1_address1();
    void thread_k_buf_2_val_1_ce0();
    void thread_k_buf_2_val_1_ce1();
    void thread_k_buf_2_val_1_d1();
    void thread_k_buf_2_val_1_we1();
    void thread_k_buf_2_val_2_address0();
    void thread_k_buf_2_val_2_address1();
    void thread_k_buf_2_val_2_ce0();
    void thread_k_buf_2_val_2_ce1();
    void thread_k_buf_2_val_2_d1();
    void thread_k_buf_2_val_2_we1();
    void thread_len_cast1_i7_fu_877_p1();
    void thread_locy_2_1_fu_1080_p2();
    void thread_locy_2_2_fu_1160_p2();
    void thread_locy_2_fu_1000_p2();
    void thread_or_cond217_i_i_fu_1197_p2();
    void thread_or_cond_2_fu_935_p2();
    void thread_or_cond_i7_fu_967_p2();
    void thread_or_cond_i8_fu_1047_p2();
    void thread_or_cond_i9_fu_1127_p2();
    void thread_or_cond_i_fu_1235_p2();
    void thread_p_assign_1_i7_fu_988_p3();
    void thread_p_assign_1_i8_fu_1068_p3();
    void thread_p_assign_1_i9_fu_1148_p3();
    void thread_p_assign_1_i_fu_1256_p3();
    void thread_p_assign_7_fu_981_p3();
    void thread_p_assign_8_fu_1061_p3();
    void thread_p_assign_9_fu_1141_p3();
    void thread_p_assign_fu_1249_p3();
    void thread_p_dst_data_stream_0_V_din();
    void thread_p_dst_data_stream_0_V_write();
    void thread_p_dst_data_stream_1_V_din();
    void thread_p_dst_data_stream_1_V_write();
    void thread_p_dst_data_stream_2_V_din();
    void thread_p_dst_data_stream_2_V_write();
    void thread_p_i_i_2_cast_cast_fu_955_p3();
    void thread_p_neg218_i_i_cast_fu_855_p2();
    void thread_p_src_data_stream_0_V_read();
    void thread_p_src_data_stream_1_V_read();
    void thread_p_src_data_stream_2_V_read();
    void thread_ref_fu_861_p2();
    void thread_rev1_fu_1032_p2();
    void thread_rev2_fu_1112_p2();
    void thread_rev3_fu_1224_p2();
    void thread_rev_fu_949_p2();
    void thread_rows_cast_fu_821_p1();
    void thread_sel_tmp1_fu_1419_p3();
    void thread_sel_tmp2_fu_1012_p2();
    void thread_sel_tmp3_fu_1086_p2();
    void thread_sel_tmp4_fu_1092_p2();
    void thread_sel_tmp5_fu_1434_p3();
    void thread_sel_tmp6_fu_1560_p3();
    void thread_sel_tmp7_fu_1671_p3();
    void thread_sel_tmp8_fu_1686_p3();
    void thread_sel_tmp9_fu_1545_p3();
    void thread_sel_tmp_fu_1006_p2();
    void thread_src_kernel_win_0_val_0_0_phi_fu_559_p6();
    void thread_src_kernel_win_0_val_0_1_3_fu_1426_p3();
    void thread_src_kernel_win_0_val_1_0_phi_fu_570_p6();
    void thread_src_kernel_win_0_val_1_1_3_fu_1441_p3();
    void thread_src_kernel_win_1_val_0_0_phi_fu_614_p6();
    void thread_src_kernel_win_1_val_0_1_3_fu_1552_p3();
    void thread_src_kernel_win_1_val_1_0_phi_fu_625_p6();
    void thread_src_kernel_win_1_val_1_1_3_fu_1567_p3();
    void thread_src_kernel_win_2_val_0_0_phi_fu_669_p6();
    void thread_src_kernel_win_2_val_0_1_3_fu_1678_p3();
    void thread_src_kernel_win_2_val_1_0_phi_fu_680_p6();
    void thread_src_kernel_win_2_val_1_1_3_fu_1693_p3();
    void thread_temp_0_i_i_i_057_i_i_1_0_0_1_fu_1815_p3();
    void thread_temp_0_i_i_i_057_i_i_1_0_0_2_fu_1828_p3();
    void thread_temp_0_i_i_i_057_i_i_1_0_1_1_fu_1855_p3();
    void thread_temp_0_i_i_i_057_i_i_1_0_1_2_fu_1868_p3();
    void thread_temp_0_i_i_i_057_i_i_1_0_1_fu_1842_p3();
    void thread_temp_0_i_i_i_057_i_i_1_0_2_1_fu_1895_p3();
    void thread_temp_0_i_i_i_057_i_i_1_0_2_fu_1882_p3();
    void thread_temp_0_i_i_i_057_i_i_1_1_0_1_fu_1940_p3();
    void thread_temp_0_i_i_i_057_i_i_1_1_0_2_fu_1953_p3();
    void thread_temp_0_i_i_i_057_i_i_1_1_1_1_fu_1980_p3();
    void thread_temp_0_i_i_i_057_i_i_1_1_1_2_fu_1993_p3();
    void thread_temp_0_i_i_i_057_i_i_1_1_1_fu_1967_p3();
    void thread_temp_0_i_i_i_057_i_i_1_1_2_1_fu_2020_p3();
    void thread_temp_0_i_i_i_057_i_i_1_1_2_fu_2007_p3();
    void thread_temp_0_i_i_i_057_i_i_1_2_0_1_fu_2065_p3();
    void thread_temp_0_i_i_i_057_i_i_1_2_0_2_fu_2078_p3();
    void thread_temp_0_i_i_i_057_i_i_1_2_1_1_fu_2105_p3();
    void thread_temp_0_i_i_i_057_i_i_1_2_1_2_fu_2118_p3();
    void thread_temp_0_i_i_i_057_i_i_1_2_1_fu_2092_p3();
    void thread_temp_0_i_i_i_057_i_i_1_2_2_1_fu_2145_p3();
    void thread_temp_0_i_i_i_057_i_i_1_2_2_fu_2132_p3();
    void thread_tmp_10_cast_fu_1166_p1();
    void thread_tmp_11_fu_873_p1();
    void thread_tmp_12_fu_914_p4();
    void thread_tmp_13_fu_941_p3();
    void thread_tmp_14_fu_973_p3();
    void thread_tmp_16_fu_996_p1();
    void thread_tmp_19_fu_1024_p3();
    void thread_tmp_1_fu_1285_p2();
    void thread_tmp_20_fu_1053_p3();
    void thread_tmp_21_fu_1076_p1();
    void thread_tmp_22_fu_1104_p3();
    void thread_tmp_23_fu_1133_p3();
    void thread_tmp_24_fu_1156_p1();
    void thread_tmp_25_fu_1181_p4();
    void thread_tmp_26_fu_1212_p1();
    void thread_tmp_27_fu_1216_p3();
    void thread_tmp_28_fu_1241_p3();
    void thread_tmp_29_fu_1264_p1();
    void thread_tmp_2_fu_908_p2();
    void thread_tmp_2_i_fu_867_p2();
    void thread_tmp_34_2_fu_930_p2();
    void thread_tmp_42_0_pr1_phi_fu_583_p8();
    void thread_tmp_42_0_pr_phi_fu_600_p8();
    void thread_tmp_42_1_fu_1295_p2();
    void thread_tmp_42_1_pr1_phi_fu_638_p8();
    void thread_tmp_42_1_pr_phi_fu_655_p8();
    void thread_tmp_42_2_fu_1305_p2();
    void thread_tmp_42_2_pr1_phi_fu_693_p8();
    void thread_tmp_42_2_pr_phi_fu_710_p8();
    void thread_tmp_4_fu_1268_p1();
    void thread_tmp_6_fu_1170_p2();
    void thread_tmp_7_fu_845_p2();
    void thread_tmp_8_cast_fu_881_p1();
    void thread_tmp_91_0_0_1_fu_1810_p2();
    void thread_tmp_91_0_0_2_fu_1822_p2();
    void thread_tmp_91_0_1_1_fu_1850_p2();
    void thread_tmp_91_0_1_2_fu_1862_p2();
    void thread_tmp_91_0_1_fu_1836_p2();
    void thread_tmp_91_0_2_1_fu_1890_p2();
    void thread_tmp_91_0_2_2_fu_1902_p2();
    void thread_tmp_91_0_2_fu_1876_p2();
    void thread_tmp_91_1_0_1_fu_1935_p2();
    void thread_tmp_91_1_0_2_fu_1947_p2();
    void thread_tmp_91_1_1_1_fu_1975_p2();
    void thread_tmp_91_1_1_2_fu_1987_p2();
    void thread_tmp_91_1_1_fu_1961_p2();
    void thread_tmp_91_1_2_1_fu_2015_p2();
    void thread_tmp_91_1_2_2_fu_2027_p2();
    void thread_tmp_91_1_2_fu_2001_p2();
    void thread_tmp_91_2_0_1_fu_2060_p2();
    void thread_tmp_91_2_0_2_fu_2072_p2();
    void thread_tmp_91_2_1_1_fu_2100_p2();
    void thread_tmp_91_2_1_2_fu_2112_p2();
    void thread_tmp_91_2_1_fu_2086_p2();
    void thread_tmp_91_2_2_1_fu_2140_p2();
    void thread_tmp_91_2_2_2_fu_2152_p2();
    void thread_tmp_91_2_2_fu_2126_p2();
    void thread_tmp_9_fu_885_p2();
    void thread_tmp_fu_851_p1();
    void thread_tmp_i7_fu_962_p2();
    void thread_tmp_i8_fu_1042_p0();
    void thread_tmp_i8_fu_1042_p2();
    void thread_tmp_i9_fu_1122_p0();
    void thread_tmp_i9_fu_1122_p2();
    void thread_tmp_i_fu_1230_p0();
    void thread_tmp_i_fu_1230_p2();
    void thread_tmp_s_fu_896_p2();
    void thread_widthloop_fu_839_p2();
    void thread_y_1_2_1_fu_1098_p2();
    void thread_y_1_2_fu_1018_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
