--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml FourBitComparator.twx FourBitComparator.ncd -o
FourBitComparator.twr FourBitComparator.pcf

Design file:              FourBitComparator.ncd
Physical constraint file: FourBitComparator.pcf
Device,package,speed:     xc3sd3400a,fg676,-4 (PRODUCTION 1.34 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a<0>           |e              |    8.855|
a<0>           |g              |    9.468|
a<0>           |l              |   10.636|
a<1>           |e              |    8.411|
a<1>           |g              |    9.044|
a<1>           |l              |   10.212|
a<2>           |e              |    8.167|
a<2>           |g              |    7.864|
a<2>           |l              |    9.032|
a<3>           |e              |    9.102|
a<3>           |g              |    8.692|
a<3>           |l              |    9.860|
b<0>           |e              |    8.201|
b<0>           |g              |    8.803|
b<0>           |l              |    9.971|
b<1>           |e              |    8.162|
b<1>           |g              |    8.745|
b<1>           |l              |    9.913|
b<2>           |e              |    8.525|
b<2>           |g              |    8.295|
b<2>           |l              |    9.463|
b<3>           |e              |    8.349|
b<3>           |g              |    7.920|
b<3>           |l              |    9.088|
---------------+---------------+---------+


Analysis completed Wed Apr 14 13:27:37 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4628 MB



