

================================================================
== Vitis HLS Report for 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6'
================================================================
* Date:           Thu Dec 29 02:36:56 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.003 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_48_5_VITIS_LOOP_49_6  |     2048|     2048|         2|          1|          1|  2048|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.69>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1"   --->   Operation 5 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 6 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten16 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %dpu_pMem, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten16"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 7, i4 %i_3"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i9 0, i9 %j_1"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body55.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten16_load = load i12 %indvar_flatten16" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 13 'load' 'indvar_flatten16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.82ns)   --->   "%icmp_ln48 = icmp_eq  i12 %indvar_flatten16_load, i12 2048" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 15 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.99ns)   --->   "%add_ln48 = add i12 %indvar_flatten16_load, i12 1" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 16 'add' 'add_ln48' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.inc87.i, void %VITIS_LOOP_54_7.i.exitStub" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 17 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_1_load = load i9 %j_1" [HLS_Final_vitis_src/dpu.cpp:49]   --->   Operation 18 'load' 'j_1_load' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_3_load = load i4 %i_3" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 19 'load' 'i_3_load' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.73ns)   --->   "%icmp_ln49 = icmp_eq  i9 %j_1_load, i9 256" [HLS_Final_vitis_src/dpu.cpp:49]   --->   Operation 20 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%select_ln48 = select i1 %icmp_ln49, i9 0, i9 %j_1_load" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 21 'select' 'select_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%add_ln48_4 = add i4 %i_3_load, i4 15" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 22 'add' 'add_ln48_4' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.18ns)   --->   "%select_ln48_1 = select i1 %icmp_ln49, i4 %add_ln48_4, i4 %i_3_load" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 23 'select' 'select_ln48_1' <Predicate = (!icmp_ln48)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i4 %select_ln48_1" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 24 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln48_1)   --->   "%zext_ln48_1 = zext i3 %trunc_ln48" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 25 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln48_1)   --->   "%shl_ln48 = shl i8 1, i8 %zext_ln48_1" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 26 'shl' 'shl_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln48_1)   --->   "%trunc_ln48_1 = trunc i8 %shl_ln48" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 27 'trunc' 'trunc_ln48_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln48_1 = add i7 %trunc_ln48_1, i7 127" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 28 'add' 'add_ln48_1' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i3 %trunc_ln48" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 29 'zext' 'zext_ln48_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.71ns)   --->   "%add_ln48_2 = add i4 %zext_ln48_2, i4 1" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 30 'add' 'add_ln48_2' <Predicate = (!icmp_ln48)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln48_3 = zext i4 %add_ln48_2" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 31 'zext' 'zext_ln48_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.66ns)   --->   "%shl_ln48_1 = shl i9 1, i9 %zext_ln48_3" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 32 'shl' 'shl_ln48_1' <Predicate = (!icmp_ln48)> <Delay = 0.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = trunc i9 %shl_ln48_1" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 33 'trunc' 'trunc_ln48_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_3 = add i8 %trunc_ln48_2, i8 255" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 34 'add' 'add_ln48_3' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %select_ln48, i32 7, i32 8" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 35 'partselect' 'tmp' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.39ns)   --->   "%icmp_ln50 = icmp_eq  i2 %tmp, i2 0" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 36 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i9 %select_ln48" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 37 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i9 %select_ln48" [HLS_Final_vitis_src/dpu.cpp:51]   --->   Operation 38 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.28ns)   --->   "%and_ln51 = and i7 %trunc_ln51, i7 %add_ln48_1" [HLS_Final_vitis_src/dpu.cpp:51]   --->   Operation 39 'and' 'and_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i7 %and_ln51" [HLS_Final_vitis_src/dpu.cpp:51]   --->   Operation 40 'zext' 'zext_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%sub_ln51_1 = sub i8 %add_ln48_3, i8 %zext_ln51" [HLS_Final_vitis_src/dpu.cpp:51]   --->   Operation 41 'sub' 'sub_ln51_1' <Predicate = (!icmp_ln48)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i8 %sub_ln51_1" [HLS_Final_vitis_src/dpu.cpp:51]   --->   Operation 42 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zetas_addr = getelementptr i23 %zetas, i64 0, i64 %zext_ln51_1" [HLS_Final_vitis_src/dpu.cpp:51]   --->   Operation 43 'getelementptr' 'zetas_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.29ns)   --->   "%zetas_load = load i8 %zetas_addr" [HLS_Final_vitis_src/dpu.cpp:51]   --->   Operation 44 'load' 'zetas_load' <Predicate = (!icmp_ln48)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_1 : Operation 45 [1/1] (0.90ns)   --->   "%add_ln49 = add i9 %select_ln48, i9 1" [HLS_Final_vitis_src/dpu.cpp:49]   --->   Operation 45 'add' 'add_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln49 = store i12 %add_ln48, i12 %indvar_flatten16" [HLS_Final_vitis_src/dpu.cpp:49]   --->   Operation 46 'store' 'store_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.46>
ST_1 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln49 = store i4 %select_ln48_1, i4 %i_3" [HLS_Final_vitis_src/dpu.cpp:49]   --->   Operation 47 'store' 'store_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.46>
ST_1 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln49 = store i9 %add_ln49, i9 %j_1" [HLS_Final_vitis_src/dpu.cpp:49]   --->   Operation 48 'store' 'store_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.46>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_48_5_VITIS_LOOP_49_6_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i4 %select_ln48_1" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 51 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.87ns)   --->   "%sub_ln48 = sub i8 153, i8 %sext_ln48" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 52 'sub' 'sub_ln48' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i8 %sub_ln48" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 53 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [HLS_Final_vitis_src/dpu.cpp:49]   --->   Operation 55 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node shl_ln50)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln50, i5 0" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 56 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%dpu_pMem_addr = getelementptr i8192 %dpu_pMem, i64 0, i64 %zext_ln48" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 57 'getelementptr' 'dpu_pMem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (1.29ns)   --->   "%zetas_load = load i8 %zetas_addr" [HLS_Final_vitis_src/dpu.cpp:51]   --->   Operation 58 'load' 'zetas_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_2 : Operation 59 [1/1] (1.13ns)   --->   "%sub_ln51 = sub i23 0, i23 %zetas_load" [HLS_Final_vitis_src/dpu.cpp:51]   --->   Operation 59 'sub' 'sub_ln51' <Predicate = (!icmp_ln50)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node shl_ln50)   --->   "%select_ln50 = select i1 %icmp_ln50, i23 4201983, i23 %sub_ln51" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 60 'select' 'select_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node shl_ln50)   --->   "%sext_ln50 = sext i23 %select_ln50" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 61 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node shl_ln50)   --->   "%zext_ln50 = zext i13 %shl_ln" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 62 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node shl_ln50)   --->   "%zext_ln50_1 = zext i32 %sext_ln50" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 63 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.27ns) (out node of the LUT)   --->   "%shl_ln50 = shl i8192 %zext_ln50_1, i8192 %zext_ln50" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 64 'shl' 'shl_ln50' <Predicate = true> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln50 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %dpu_pMem" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 65 'specbramwithbyteenable' 'specbramwithbyteenable_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%udiv = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln50, i2 0" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 66 'bitconcatenate' 'udiv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i10 %udiv" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 67 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.84ns)   --->   "%shl_ln50_1 = shl i1024 15, i1024 %zext_ln50_2" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 68 'shl' 'shl_ln50_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.29ns)   --->   "%store_ln50 = store void @_ssdm_op_Write.bram.i8192, i8 %dpu_pMem_addr, i8192 %shl_ln50, i1024 %shl_ln50_1" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 69 'store' 'store_ln50' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.body55.i" [HLS_Final_vitis_src/dpu.cpp:49]   --->   Operation 70 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dpu_pMem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ zetas]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_1                         (alloca                ) [ 010]
i_3                         (alloca                ) [ 010]
indvar_flatten16            (alloca                ) [ 010]
specmemcore_ln0             (specmemcore           ) [ 000]
store_ln0                   (store                 ) [ 000]
store_ln0                   (store                 ) [ 000]
store_ln0                   (store                 ) [ 000]
br_ln0                      (br                    ) [ 000]
indvar_flatten16_load       (load                  ) [ 000]
specpipeline_ln0            (specpipeline          ) [ 000]
icmp_ln48                   (icmp                  ) [ 010]
add_ln48                    (add                   ) [ 000]
br_ln48                     (br                    ) [ 000]
j_1_load                    (load                  ) [ 000]
i_3_load                    (load                  ) [ 000]
icmp_ln49                   (icmp                  ) [ 000]
select_ln48                 (select                ) [ 000]
add_ln48_4                  (add                   ) [ 000]
select_ln48_1               (select                ) [ 011]
trunc_ln48                  (trunc                 ) [ 000]
zext_ln48_1                 (zext                  ) [ 000]
shl_ln48                    (shl                   ) [ 000]
trunc_ln48_1                (trunc                 ) [ 000]
add_ln48_1                  (add                   ) [ 000]
zext_ln48_2                 (zext                  ) [ 000]
add_ln48_2                  (add                   ) [ 000]
zext_ln48_3                 (zext                  ) [ 000]
shl_ln48_1                  (shl                   ) [ 000]
trunc_ln48_2                (trunc                 ) [ 000]
add_ln48_3                  (add                   ) [ 000]
tmp                         (partselect            ) [ 000]
icmp_ln50                   (icmp                  ) [ 011]
trunc_ln50                  (trunc                 ) [ 011]
trunc_ln51                  (trunc                 ) [ 000]
and_ln51                    (and                   ) [ 000]
zext_ln51                   (zext                  ) [ 000]
sub_ln51_1                  (sub                   ) [ 000]
zext_ln51_1                 (zext                  ) [ 000]
zetas_addr                  (getelementptr         ) [ 011]
add_ln49                    (add                   ) [ 000]
store_ln49                  (store                 ) [ 000]
store_ln49                  (store                 ) [ 000]
store_ln49                  (store                 ) [ 000]
specloopname_ln0            (specloopname          ) [ 000]
speclooptripcount_ln0       (speclooptripcount     ) [ 000]
sext_ln48                   (sext                  ) [ 000]
sub_ln48                    (sub                   ) [ 000]
zext_ln48                   (zext                  ) [ 000]
specpipeline_ln0            (specpipeline          ) [ 000]
specloopname_ln49           (specloopname          ) [ 000]
shl_ln                      (bitconcatenate        ) [ 000]
dpu_pMem_addr               (getelementptr         ) [ 000]
zetas_load                  (load                  ) [ 000]
sub_ln51                    (sub                   ) [ 000]
select_ln50                 (select                ) [ 000]
sext_ln50                   (sext                  ) [ 000]
zext_ln50                   (zext                  ) [ 000]
zext_ln50_1                 (zext                  ) [ 000]
shl_ln50                    (shl                   ) [ 000]
specbramwithbyteenable_ln50 (specbramwithbyteenable) [ 000]
udiv                        (bitconcatenate        ) [ 000]
zext_ln50_2                 (zext                  ) [ 000]
shl_ln50_1                  (shl                   ) [ 000]
store_ln50                  (store                 ) [ 000]
br_ln49                     (br                    ) [ 000]
ret_ln0                     (ret                   ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dpu_pMem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_pMem"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zetas">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zetas"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_48_5_VITIS_LOOP_49_6_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i8192"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="j_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_3_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten16_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten16/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zetas_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="23" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="zetas_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="zetas_load/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="dpu_pMem_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8192" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dpu_pMem_addr/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln50_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="118" dir="0" index="1" bw="8192" slack="0"/>
<pin id="119" dir="0" index="2" bw="1024" slack="0"/>
<pin id="120" dir="1" index="3" bw="8192" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="12" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="9" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten16_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="12" slack="0"/>
<pin id="138" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten16_load/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln48_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="12" slack="0"/>
<pin id="141" dir="0" index="1" bw="12" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln48_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="12" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="j_1_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="9" slack="0"/>
<pin id="153" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1_load/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_3_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3_load/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln49_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="0"/>
<pin id="159" dir="0" index="1" bw="9" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="select_ln48_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="9" slack="0"/>
<pin id="167" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln48_4_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_4/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="select_ln48_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="0" index="2" bw="4" slack="0"/>
<pin id="181" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48_1/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln48_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln48_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="shl_ln48_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="3" slack="0"/>
<pin id="196" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln48_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln48_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln48_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_2/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln48_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_2/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln48_3_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_3/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="shl_ln48_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_1/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln48_2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_2/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln48_3_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_3/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="0"/>
<pin id="241" dir="0" index="1" bw="9" slack="0"/>
<pin id="242" dir="0" index="2" bw="4" slack="0"/>
<pin id="243" dir="0" index="3" bw="5" slack="0"/>
<pin id="244" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln50_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln50_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln51_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="9" slack="0"/>
<pin id="261" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="and_ln51_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="0" index="1" bw="7" slack="0"/>
<pin id="266" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln51/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln51_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="0"/>
<pin id="271" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sub_ln51_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="7" slack="0"/>
<pin id="276" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln51_1/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln51_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln49_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="9" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln49_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="0"/>
<pin id="292" dir="0" index="1" bw="12" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln49_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="4" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln49_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="0"/>
<pin id="302" dir="0" index="1" bw="9" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sext_ln48_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="1"/>
<pin id="307" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sub_ln48_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="4" slack="0"/>
<pin id="311" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln48_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="shl_ln_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="13" slack="0"/>
<pin id="321" dir="0" index="1" bw="8" slack="1"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sub_ln51_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="23" slack="0"/>
<pin id="329" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln51/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln50_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="23" slack="0"/>
<pin id="335" dir="0" index="2" bw="23" slack="0"/>
<pin id="336" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sext_ln50_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="23" slack="0"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln50_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="13" slack="0"/>
<pin id="345" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln50_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="23" slack="0"/>
<pin id="349" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="shl_ln50_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="13" slack="0"/>
<pin id="354" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln50/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="udiv_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="1"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="udiv/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln50_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="0"/>
<pin id="367" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_2/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="shl_ln50_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="0"/>
<pin id="371" dir="0" index="1" bw="10" slack="0"/>
<pin id="372" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln50_1/2 "/>
</bind>
</comp>

<comp id="376" class="1005" name="j_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="9" slack="0"/>
<pin id="378" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="383" class="1005" name="i_3_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="390" class="1005" name="indvar_flatten16_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="12" slack="0"/>
<pin id="392" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten16 "/>
</bind>
</comp>

<comp id="400" class="1005" name="select_ln48_1_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="1"/>
<pin id="402" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln48_1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="icmp_ln50_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="410" class="1005" name="trunc_ln50_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="1"/>
<pin id="412" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln50 "/>
</bind>
</comp>

<comp id="416" class="1005" name="zetas_addr_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="1"/>
<pin id="418" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zetas_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="54" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="54" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="143"><net_src comp="136" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="136" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="157" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="151" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="175"><net_src comp="154" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="157" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="171" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="154" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="189" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="185" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="219" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="46" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="163" pin="3"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="253"><net_src comp="239" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="163" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="163" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="203" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="233" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="269" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="288"><net_src comp="163" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="145" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="177" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="284" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="312"><net_src comp="64" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="305" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="324"><net_src comp="68" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="70" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="330"><net_src comp="72" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="103" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="74" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="338"><net_src comp="326" pin="2"/><net_sink comp="332" pin=2"/></net>

<net id="342"><net_src comp="332" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="319" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="339" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="343" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="351" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="363"><net_src comp="78" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="52" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="368"><net_src comp="358" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="80" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="365" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="375"><net_src comp="369" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="379"><net_src comp="84" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="386"><net_src comp="88" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="389"><net_src comp="383" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="393"><net_src comp="92" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="396"><net_src comp="390" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="403"><net_src comp="177" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="408"><net_src comp="249" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="413"><net_src comp="255" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="419"><net_src comp="96" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="103" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dpu_pMem | {2 }
 - Input state : 
	Port: dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 : zetas | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten16_load : 1
		icmp_ln48 : 2
		add_ln48 : 2
		br_ln48 : 3
		j_1_load : 1
		i_3_load : 1
		icmp_ln49 : 2
		select_ln48 : 3
		add_ln48_4 : 2
		select_ln48_1 : 3
		trunc_ln48 : 4
		zext_ln48_1 : 5
		shl_ln48 : 6
		trunc_ln48_1 : 7
		add_ln48_1 : 8
		zext_ln48_2 : 5
		add_ln48_2 : 6
		zext_ln48_3 : 7
		shl_ln48_1 : 8
		trunc_ln48_2 : 9
		add_ln48_3 : 10
		tmp : 4
		icmp_ln50 : 5
		trunc_ln50 : 4
		trunc_ln51 : 4
		and_ln51 : 9
		zext_ln51 : 9
		sub_ln51_1 : 11
		zext_ln51_1 : 12
		zetas_addr : 13
		zetas_load : 14
		add_ln49 : 4
		store_ln49 : 3
		store_ln49 : 4
		store_ln49 : 5
	State 2
		sub_ln48 : 1
		zext_ln48 : 2
		dpu_pMem_addr : 3
		sub_ln51 : 1
		select_ln50 : 2
		sext_ln50 : 3
		zext_ln50 : 1
		zext_ln50_1 : 4
		shl_ln50 : 5
		zext_ln50_2 : 1
		shl_ln50_1 : 2
		store_ln50 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    shl_ln48_fu_193   |    0    |    7    |
|    shl   |   shl_ln48_1_fu_223  |    0    |    9    |
|          |    shl_ln50_fu_351   |    0    |   100   |
|          |   shl_ln50_1_fu_369  |    0    |    21   |
|----------|----------------------|---------|---------|
|          |    add_ln48_fu_145   |    0    |    19   |
|          |   add_ln48_4_fu_171  |    0    |    12   |
|    add   |   add_ln48_1_fu_203  |    0    |    14   |
|          |   add_ln48_2_fu_213  |    0    |    10   |
|          |   add_ln48_3_fu_233  |    0    |    19   |
|          |    add_ln49_fu_284   |    0    |    16   |
|----------|----------------------|---------|---------|
|          |   sub_ln51_1_fu_273  |    0    |    19   |
|    sub   |    sub_ln48_fu_308   |    0    |    15   |
|          |    sub_ln51_fu_326   |    0    |    30   |
|----------|----------------------|---------|---------|
|          |  select_ln48_fu_163  |    0    |    9    |
|  select  | select_ln48_1_fu_177 |    0    |    4    |
|          |  select_ln50_fu_332  |    0    |    23   |
|----------|----------------------|---------|---------|
|          |   icmp_ln48_fu_139   |    0    |    12   |
|   icmp   |   icmp_ln49_fu_157   |    0    |    11   |
|          |   icmp_ln50_fu_249   |    0    |    8    |
|----------|----------------------|---------|---------|
|    and   |    and_ln51_fu_263   |    0    |    7    |
|----------|----------------------|---------|---------|
|          |   trunc_ln48_fu_185  |    0    |    0    |
|          |  trunc_ln48_1_fu_199 |    0    |    0    |
|   trunc  |  trunc_ln48_2_fu_229 |    0    |    0    |
|          |   trunc_ln50_fu_255  |    0    |    0    |
|          |   trunc_ln51_fu_259  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  zext_ln48_1_fu_189  |    0    |    0    |
|          |  zext_ln48_2_fu_209  |    0    |    0    |
|          |  zext_ln48_3_fu_219  |    0    |    0    |
|          |   zext_ln51_fu_269   |    0    |    0    |
|   zext   |  zext_ln51_1_fu_279  |    0    |    0    |
|          |   zext_ln48_fu_314   |    0    |    0    |
|          |   zext_ln50_fu_343   |    0    |    0    |
|          |  zext_ln50_1_fu_347  |    0    |    0    |
|          |  zext_ln50_2_fu_365  |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|      tmp_fu_239      |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |   sext_ln48_fu_305   |    0    |    0    |
|          |   sext_ln50_fu_339   |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|     shl_ln_fu_319    |    0    |    0    |
|          |      udiv_fu_358     |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   365   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i_3_reg_383      |    4   |
|    icmp_ln50_reg_405   |    1   |
|indvar_flatten16_reg_390|   12   |
|       j_1_reg_376      |    9   |
|  select_ln48_1_reg_400 |    4   |
|   trunc_ln50_reg_410   |    8   |
|   zetas_addr_reg_416   |    8   |
+------------------------+--------+
|          Total         |   46   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_103 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||   0.46  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   365  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   46   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   46   |   374  |
+-----------+--------+--------+--------+
