\hypertarget{struct_u_a_r_t___mem_map}{}\doxysection{U\+A\+R\+T\+\_\+\+Mem\+Map Struct Reference}
\label{struct_u_a_r_t___mem_map}\index{UART\_MemMap@{UART\_MemMap}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___mem_map_a50621a015b23211a706aa74180fa4689}{B\+DH}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___mem_map_ac846186ffd0e53fbac32cd57c6f9acc4}{B\+DL}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___mem_map_ac2300c7c40e63ca712d0ec5180332f4b}{C1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___mem_map_a3e49aeb27f3613fd01a17a3c76e785b7}{C2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___mem_map_a7eb8df4e43194dbd9f1d9bd4ab742cca}{S1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___mem_map_a6107c55f4dba727e1a4e70f76acd7b20}{S2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___mem_map_a2e3cebfbfb9d96766397a8a102b8c29c}{C3}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___mem_map_a3568c1640bf7dc0e1214cddcea1e8f0c}{D}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___mem_map_a6f18d698404d3f130cab66610aa526de}{C4}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
U\+A\+RT -\/ Peripheral register structure 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_u_a_r_t___mem_map_a50621a015b23211a706aa74180fa4689}\label{struct_u_a_r_t___mem_map_a50621a015b23211a706aa74180fa4689}} 
\index{UART\_MemMap@{UART\_MemMap}!BDH@{BDH}}
\index{BDH@{BDH}!UART\_MemMap@{UART\_MemMap}}
\doxysubsubsection{\texorpdfstring{BDH}{BDH}}
{\footnotesize\ttfamily uint8\+\_\+t U\+A\+R\+T\+\_\+\+Mem\+Map\+::\+B\+DH}

U\+A\+RT Baud Rate Register\+: High, offset\+: 0x0 \mbox{\Hypertarget{struct_u_a_r_t___mem_map_ac846186ffd0e53fbac32cd57c6f9acc4}\label{struct_u_a_r_t___mem_map_ac846186ffd0e53fbac32cd57c6f9acc4}} 
\index{UART\_MemMap@{UART\_MemMap}!BDL@{BDL}}
\index{BDL@{BDL}!UART\_MemMap@{UART\_MemMap}}
\doxysubsubsection{\texorpdfstring{BDL}{BDL}}
{\footnotesize\ttfamily uint8\+\_\+t U\+A\+R\+T\+\_\+\+Mem\+Map\+::\+B\+DL}

U\+A\+RT Baud Rate Register\+: Low, offset\+: 0x1 \mbox{\Hypertarget{struct_u_a_r_t___mem_map_ac2300c7c40e63ca712d0ec5180332f4b}\label{struct_u_a_r_t___mem_map_ac2300c7c40e63ca712d0ec5180332f4b}} 
\index{UART\_MemMap@{UART\_MemMap}!C1@{C1}}
\index{C1@{C1}!UART\_MemMap@{UART\_MemMap}}
\doxysubsubsection{\texorpdfstring{C1}{C1}}
{\footnotesize\ttfamily uint8\+\_\+t U\+A\+R\+T\+\_\+\+Mem\+Map\+::\+C1}

U\+A\+RT Control Register 1, offset\+: 0x2 \mbox{\Hypertarget{struct_u_a_r_t___mem_map_a3e49aeb27f3613fd01a17a3c76e785b7}\label{struct_u_a_r_t___mem_map_a3e49aeb27f3613fd01a17a3c76e785b7}} 
\index{UART\_MemMap@{UART\_MemMap}!C2@{C2}}
\index{C2@{C2}!UART\_MemMap@{UART\_MemMap}}
\doxysubsubsection{\texorpdfstring{C2}{C2}}
{\footnotesize\ttfamily uint8\+\_\+t U\+A\+R\+T\+\_\+\+Mem\+Map\+::\+C2}

U\+A\+RT Control Register 2, offset\+: 0x3 \mbox{\Hypertarget{struct_u_a_r_t___mem_map_a2e3cebfbfb9d96766397a8a102b8c29c}\label{struct_u_a_r_t___mem_map_a2e3cebfbfb9d96766397a8a102b8c29c}} 
\index{UART\_MemMap@{UART\_MemMap}!C3@{C3}}
\index{C3@{C3}!UART\_MemMap@{UART\_MemMap}}
\doxysubsubsection{\texorpdfstring{C3}{C3}}
{\footnotesize\ttfamily uint8\+\_\+t U\+A\+R\+T\+\_\+\+Mem\+Map\+::\+C3}

U\+A\+RT Control Register 3, offset\+: 0x6 \mbox{\Hypertarget{struct_u_a_r_t___mem_map_a6f18d698404d3f130cab66610aa526de}\label{struct_u_a_r_t___mem_map_a6f18d698404d3f130cab66610aa526de}} 
\index{UART\_MemMap@{UART\_MemMap}!C4@{C4}}
\index{C4@{C4}!UART\_MemMap@{UART\_MemMap}}
\doxysubsubsection{\texorpdfstring{C4}{C4}}
{\footnotesize\ttfamily uint8\+\_\+t U\+A\+R\+T\+\_\+\+Mem\+Map\+::\+C4}

U\+A\+RT Control Register 4, offset\+: 0x8 \mbox{\Hypertarget{struct_u_a_r_t___mem_map_a3568c1640bf7dc0e1214cddcea1e8f0c}\label{struct_u_a_r_t___mem_map_a3568c1640bf7dc0e1214cddcea1e8f0c}} 
\index{UART\_MemMap@{UART\_MemMap}!D@{D}}
\index{D@{D}!UART\_MemMap@{UART\_MemMap}}
\doxysubsubsection{\texorpdfstring{D}{D}}
{\footnotesize\ttfamily uint8\+\_\+t U\+A\+R\+T\+\_\+\+Mem\+Map\+::D}

U\+A\+RT Data Register, offset\+: 0x7 \mbox{\Hypertarget{struct_u_a_r_t___mem_map_a7eb8df4e43194dbd9f1d9bd4ab742cca}\label{struct_u_a_r_t___mem_map_a7eb8df4e43194dbd9f1d9bd4ab742cca}} 
\index{UART\_MemMap@{UART\_MemMap}!S1@{S1}}
\index{S1@{S1}!UART\_MemMap@{UART\_MemMap}}
\doxysubsubsection{\texorpdfstring{S1}{S1}}
{\footnotesize\ttfamily uint8\+\_\+t U\+A\+R\+T\+\_\+\+Mem\+Map\+::\+S1}

U\+A\+RT Status Register 1, offset\+: 0x4 \mbox{\Hypertarget{struct_u_a_r_t___mem_map_a6107c55f4dba727e1a4e70f76acd7b20}\label{struct_u_a_r_t___mem_map_a6107c55f4dba727e1a4e70f76acd7b20}} 
\index{UART\_MemMap@{UART\_MemMap}!S2@{S2}}
\index{S2@{S2}!UART\_MemMap@{UART\_MemMap}}
\doxysubsubsection{\texorpdfstring{S2}{S2}}
{\footnotesize\ttfamily uint8\+\_\+t U\+A\+R\+T\+\_\+\+Mem\+Map\+::\+S2}

U\+A\+RT Status Register 2, offset\+: 0x5 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\mbox{\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}}\end{DoxyCompactItemize}
