# rtl2gds-report-doc
A project report documenting the RTL to GDSII flow for Radix-4 Booth Multiplier
# RTL to GDSII Implementation of Radix-4 Booth Multiplier in Cadence

## ğŸ“Œ Project Title
**RTL to GDSII Implementation of Radix-4 Booth Multiplier using Cadence Tool Suite**

## ğŸ“˜ Overview

This project involves the complete ASIC design flow â€” from RTL to GDSII â€” for an 8-bit **Radix-4 Booth Multiplier**. The Booth Multiplier is designed for high-speed multiplication by reducing the number of partial products. The implementation is done using Verilog HDL and synthesized and laid out using Cadence EDA tools.

---

## ğŸ¯ Objectives

- Implement an efficient Radix-4 Booth Multiplier in Verilog.
- Validate functional correctness via simulation and testbenches.
- Synthesize the RTL using Cadence Genus with timing and area constraints.
- Perform floorplanning, placement, clock tree synthesis, and routing using Cadence Innovus.
- Generate a tapeout-ready GDSII file.

---

## ğŸ› ï¸ Tools Used

| Tool              | Function                               |
|-------------------|----------------------------------------|
| Verilog           | RTL Design                             |
| Vivado  | Simulation & Testbench                           |
| Cadence Genus     | Logic Synthesis                        |
| Cadence Innovus   | Physical Design (P&R)                  |

---

## report contents

```bash
radix4-booth-multiplier-gdsii/
â”œâ”€â”€ rtl/
â”‚   â””â”€â”€ booth_multiplier.v
â”œâ”€â”€ testbench/
â”‚   â””â”€â”€ booth_tb.v
â”œâ”€â”€ synthesis/
â”‚   â”œâ”€â”€ constraints.sdc
â”‚   â””â”€â”€ genus_scripts.tcl
â”œâ”€â”€ physical_design/
â”‚   â”œâ”€â”€ floorplan.tcl
â”‚   â”œâ”€â”€ place.tcl
â”‚   â”œâ”€â”€ cts.tcl
â”‚   â””â”€â”€ route.tcl
â”œâ”€â”€ reports/
â”‚   â”œâ”€â”€ timing.rpt
â”‚   â”œâ”€â”€ area.rpt
â”‚   â””â”€â”€ power.rpt
â”œâ”€â”€ waveforms/
â”‚   â””â”€â”€ simulation_output.vcd
â””â”€â”€ README.md

