<stg><name>CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3</name>


<trans_list>

<trans id="1313" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten48 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten48"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i11 0, i11 %indvar_flatten48

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln91 = store i4 0, i4 %n

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %store_ln93 = store i8 0, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %loop_for_fc_3.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
loop_for_fc_3.i:0 %indvar_flatten48_load = load i11 %indvar_flatten48

]]></Node>
<StgValue><ssdm name="indvar_flatten48_load"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop_for_fc_3.i:1 %icmp_ln91 = icmp_eq  i11 %indvar_flatten48_load, i11 1280

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop_for_fc_3.i:2 %add_ln91 = add i11 %indvar_flatten48_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop_for_fc_3.i:3 %br_ln91 = br i1 %icmp_ln91, void %for.inc44.i137, void %VITIS_LOOP_33_1.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc44.i137:0 %y_load = load i8 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc44.i137:1 %n_load = load i4 %n

]]></Node>
<StgValue><ssdm name="n_load"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i137:4 %icmp_ln93 = icmp_eq  i8 %y_load, i8 160

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc44.i137:5 %select_ln91 = select i1 %icmp_ln93, i8 0, i8 %y_load

]]></Node>
<StgValue><ssdm name="select_ln91"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc44.i137:6 %add_ln91_1 = add i4 %n_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln91_1"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc44.i137:7 %select_ln91_1 = select i1 %icmp_ln93, i4 %add_ln91_1, i4 %n_load

]]></Node>
<StgValue><ssdm name="select_ln91_1"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="4">
<![CDATA[
for.inc44.i137:9 %empty = trunc i4 %select_ln91_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
for.inc44.i137:10 %p_shl13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %empty, i5 0

]]></Node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="8">
<![CDATA[
for.inc44.i137:11 %p_shl23_cast = zext i8 %p_shl13

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc44.i137:12 %p_shl14 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3 0

]]></Node>
<StgValue><ssdm name="p_shl14"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="6">
<![CDATA[
for.inc44.i137:13 %p_shl24_cast = zext i6 %p_shl14

]]></Node>
<StgValue><ssdm name="p_shl24_cast"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i137:14 %empty_142 = add i9 %p_shl23_cast, i9 %p_shl24_cast

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="9">
<![CDATA[
for.inc44.i137:15 %p_cast78 = zext i9 %empty_142

]]></Node>
<StgValue><ssdm name="p_cast78"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i137:23 %zext_ln93_1 = zext i8 %select_ln91

]]></Node>
<StgValue><ssdm name="zext_ln93_1"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:28 %add_ln99 = add i10 %p_cast78, i10 276

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:29 %zext_ln99 = zext i10 %add_ln99

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:30 %Weights_addr_49 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="Weights_addr_49"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:31 %Weights_load_49 = load i14 %Weights_addr_49

]]></Node>
<StgValue><ssdm name="Weights_load_49"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:33 %OutPadConv3_addr = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:34 %OutPadConv3_load = load i11 %OutPadConv3_addr

]]></Node>
<StgValue><ssdm name="OutPadConv3_load"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:37 %add_ln99_1 = add i10 %p_cast78, i10 277

]]></Node>
<StgValue><ssdm name="add_ln99_1"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:38 %zext_ln99_1 = zext i10 %add_ln99_1

]]></Node>
<StgValue><ssdm name="zext_ln99_1"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:39 %Weights_addr_50 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_1

]]></Node>
<StgValue><ssdm name="Weights_addr_50"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:40 %Weights_load_50 = load i14 %Weights_addr_50

]]></Node>
<StgValue><ssdm name="Weights_load_50"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i137:42 %add_ln99_2 = add i8 %select_ln91, i8 1

]]></Node>
<StgValue><ssdm name="add_ln99_2"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i137:43 %zext_ln99_2 = zext i8 %add_ln99_2

]]></Node>
<StgValue><ssdm name="zext_ln99_2"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:44 %OutPadConv3_addr_1 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_2

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_1"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:45 %OutPadConv3_load_1 = load i11 %OutPadConv3_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_1"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i137:491 %store_ln91 = store i11 %add_ln91, i11 %indvar_flatten48

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i137:492 %store_ln91 = store i4 %select_ln91_1, i4 %n

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i137:493 %store_ln93 = store i8 %add_ln99_2, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="217" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:31 %Weights_load_49 = load i14 %Weights_addr_49

]]></Node>
<StgValue><ssdm name="Weights_load_49"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:34 %OutPadConv3_load = load i11 %OutPadConv3_addr

]]></Node>
<StgValue><ssdm name="OutPadConv3_load"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:40 %Weights_load_50 = load i14 %Weights_addr_50

]]></Node>
<StgValue><ssdm name="Weights_load_50"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:45 %OutPadConv3_load_1 = load i11 %OutPadConv3_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_1"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:48 %add_ln99_3 = add i10 %p_cast78, i10 278

]]></Node>
<StgValue><ssdm name="add_ln99_3"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:49 %zext_ln99_3 = zext i10 %add_ln99_3

]]></Node>
<StgValue><ssdm name="zext_ln99_3"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:50 %Weights_addr_51 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_3

]]></Node>
<StgValue><ssdm name="Weights_addr_51"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:51 %Weights_load_51 = load i14 %Weights_addr_51

]]></Node>
<StgValue><ssdm name="Weights_load_51"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i137:53 %add_ln99_4 = add i8 %select_ln91, i8 2

]]></Node>
<StgValue><ssdm name="add_ln99_4"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i137:54 %zext_ln99_4 = zext i8 %add_ln99_4

]]></Node>
<StgValue><ssdm name="zext_ln99_4"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:55 %OutPadConv3_addr_2 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_4

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_2"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:56 %OutPadConv3_load_2 = load i11 %OutPadConv3_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_2"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:59 %add_ln99_5 = add i10 %p_cast78, i10 279

]]></Node>
<StgValue><ssdm name="add_ln99_5"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:60 %zext_ln99_5 = zext i10 %add_ln99_5

]]></Node>
<StgValue><ssdm name="zext_ln99_5"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:61 %Weights_addr_52 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_5

]]></Node>
<StgValue><ssdm name="Weights_addr_52"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:62 %Weights_load_52 = load i14 %Weights_addr_52

]]></Node>
<StgValue><ssdm name="Weights_load_52"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i137:64 %add_ln99_6 = add i8 %select_ln91, i8 3

]]></Node>
<StgValue><ssdm name="add_ln99_6"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i137:65 %zext_ln99_6 = zext i8 %add_ln99_6

]]></Node>
<StgValue><ssdm name="zext_ln99_6"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:66 %OutPadConv3_addr_3 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_6

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_3"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:67 %OutPadConv3_load_3 = load i11 %OutPadConv3_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.inc44.i137:21 %p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %empty, i7 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="10">
<![CDATA[
for.inc44.i137:22 %zext_ln93 = zext i10 %p_shl

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="8">
<![CDATA[
for.inc44.i137:26 %zext_ln93_4 = zext i8 %select_ln91

]]></Node>
<StgValue><ssdm name="zext_ln93_4"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:32 %bitcast_ln99 = bitcast i32 %Weights_load_49

]]></Node>
<StgValue><ssdm name="bitcast_ln99"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:35 %mul21_i3 = fmul i32 %bitcast_ln99, i32 %OutPadConv3_load

]]></Node>
<StgValue><ssdm name="mul21_i3"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:41 %bitcast_ln99_1 = bitcast i32 %Weights_load_50

]]></Node>
<StgValue><ssdm name="bitcast_ln99_1"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:46 %mul21_i117_s = fmul i32 %bitcast_ln99_1, i32 %OutPadConv3_load_1

]]></Node>
<StgValue><ssdm name="mul21_i117_s"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:51 %Weights_load_51 = load i14 %Weights_addr_51

]]></Node>
<StgValue><ssdm name="Weights_load_51"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:56 %OutPadConv3_load_2 = load i11 %OutPadConv3_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_2"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:62 %Weights_load_52 = load i14 %Weights_addr_52

]]></Node>
<StgValue><ssdm name="Weights_load_52"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:67 %OutPadConv3_load_3 = load i11 %OutPadConv3_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_3"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:70 %add_ln99_7 = add i10 %p_cast78, i10 280

]]></Node>
<StgValue><ssdm name="add_ln99_7"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:71 %zext_ln99_7 = zext i10 %add_ln99_7

]]></Node>
<StgValue><ssdm name="zext_ln99_7"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:72 %Weights_addr = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_7

]]></Node>
<StgValue><ssdm name="Weights_addr"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:73 %Weights_load = load i14 %Weights_addr

]]></Node>
<StgValue><ssdm name="Weights_load"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i137:75 %add_ln99_8 = add i8 %select_ln91, i8 4

]]></Node>
<StgValue><ssdm name="add_ln99_8"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i137:76 %zext_ln99_8 = zext i8 %add_ln99_8

]]></Node>
<StgValue><ssdm name="zext_ln99_8"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:77 %OutPadConv3_addr_4 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_8

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_4"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:78 %OutPadConv3_load_4 = load i11 %OutPadConv3_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_4"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:81 %add_ln99_9 = add i10 %p_cast78, i10 281

]]></Node>
<StgValue><ssdm name="add_ln99_9"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:82 %zext_ln99_9 = zext i10 %add_ln99_9

]]></Node>
<StgValue><ssdm name="zext_ln99_9"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:83 %Weights_addr_53 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_9

]]></Node>
<StgValue><ssdm name="Weights_addr_53"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:84 %Weights_load_53 = load i14 %Weights_addr_53

]]></Node>
<StgValue><ssdm name="Weights_load_53"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i137:86 %add_ln99_10 = add i9 %zext_ln93_4, i9 164

]]></Node>
<StgValue><ssdm name="add_ln99_10"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i137:87 %zext_ln99_10 = zext i9 %add_ln99_10

]]></Node>
<StgValue><ssdm name="zext_ln99_10"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:88 %OutPadConv3_addr_5 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_10

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_5"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:89 %OutPadConv3_load_5 = load i11 %OutPadConv3_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_5"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i137:484 %add_ln101_1 = add i9 %p_shl23_cast, i9 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="add_ln101_1"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="11" op_0_bw="9">
<![CDATA[
for.inc44.i137:485 %zext_ln101 = zext i9 %add_ln101_1

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i137:486 %add_ln101 = add i11 %zext_ln101, i11 %zext_ln93

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="267" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:35 %mul21_i3 = fmul i32 %bitcast_ln99, i32 %OutPadConv3_load

]]></Node>
<StgValue><ssdm name="mul21_i3"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:46 %mul21_i117_s = fmul i32 %bitcast_ln99_1, i32 %OutPadConv3_load_1

]]></Node>
<StgValue><ssdm name="mul21_i117_s"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:52 %bitcast_ln99_2 = bitcast i32 %Weights_load_51

]]></Node>
<StgValue><ssdm name="bitcast_ln99_2"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:57 %mul21_i117_8 = fmul i32 %bitcast_ln99_2, i32 %OutPadConv3_load_2

]]></Node>
<StgValue><ssdm name="mul21_i117_8"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:63 %bitcast_ln99_3 = bitcast i32 %Weights_load_52

]]></Node>
<StgValue><ssdm name="bitcast_ln99_3"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:68 %mul21_i117_9 = fmul i32 %bitcast_ln99_3, i32 %OutPadConv3_load_3

]]></Node>
<StgValue><ssdm name="mul21_i117_9"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:73 %Weights_load = load i14 %Weights_addr

]]></Node>
<StgValue><ssdm name="Weights_load"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:78 %OutPadConv3_load_4 = load i11 %OutPadConv3_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_4"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:84 %Weights_load_53 = load i14 %Weights_addr_53

]]></Node>
<StgValue><ssdm name="Weights_load_53"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:89 %OutPadConv3_load_5 = load i11 %OutPadConv3_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_5"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i137:92 %or_ln99 = or i9 %empty_142, i9 6

]]></Node>
<StgValue><ssdm name="or_ln99"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="9">
<![CDATA[
for.inc44.i137:93 %zext_ln99_11 = zext i9 %or_ln99

]]></Node>
<StgValue><ssdm name="zext_ln99_11"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:94 %add_ln99_11 = add i10 %zext_ln99_11, i10 276

]]></Node>
<StgValue><ssdm name="add_ln99_11"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:95 %zext_ln99_12 = zext i10 %add_ln99_11

]]></Node>
<StgValue><ssdm name="zext_ln99_12"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:96 %Weights_addr_54 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_12

]]></Node>
<StgValue><ssdm name="Weights_addr_54"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:97 %Weights_load_54 = load i14 %Weights_addr_54

]]></Node>
<StgValue><ssdm name="Weights_load_54"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i137:99 %add_ln99_12 = add i9 %zext_ln93_4, i9 165

]]></Node>
<StgValue><ssdm name="add_ln99_12"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i137:100 %zext_ln99_13 = zext i9 %add_ln99_12

]]></Node>
<StgValue><ssdm name="zext_ln99_13"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:101 %OutPadConv3_addr_6 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_13

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_6"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:102 %OutPadConv3_load_6 = load i11 %OutPadConv3_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_6"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i137:105 %or_ln99_1 = or i9 %empty_142, i9 7

]]></Node>
<StgValue><ssdm name="or_ln99_1"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="9">
<![CDATA[
for.inc44.i137:106 %zext_ln99_14 = zext i9 %or_ln99_1

]]></Node>
<StgValue><ssdm name="zext_ln99_14"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:107 %add_ln99_13 = add i10 %zext_ln99_14, i10 276

]]></Node>
<StgValue><ssdm name="add_ln99_13"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:108 %zext_ln99_15 = zext i10 %add_ln99_13

]]></Node>
<StgValue><ssdm name="zext_ln99_15"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:109 %Weights_addr_55 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_15

]]></Node>
<StgValue><ssdm name="Weights_addr_55"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:110 %Weights_load_55 = load i14 %Weights_addr_55

]]></Node>
<StgValue><ssdm name="Weights_load_55"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i137:112 %add_ln99_14 = add i9 %zext_ln93_4, i9 166

]]></Node>
<StgValue><ssdm name="add_ln99_14"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i137:113 %zext_ln99_16 = zext i9 %add_ln99_14

]]></Node>
<StgValue><ssdm name="zext_ln99_16"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:114 %OutPadConv3_addr_7 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_16

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_7"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:115 %OutPadConv3_load_7 = load i11 %OutPadConv3_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="297" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:35 %mul21_i3 = fmul i32 %bitcast_ln99, i32 %OutPadConv3_load

]]></Node>
<StgValue><ssdm name="mul21_i3"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:46 %mul21_i117_s = fmul i32 %bitcast_ln99_1, i32 %OutPadConv3_load_1

]]></Node>
<StgValue><ssdm name="mul21_i117_s"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:57 %mul21_i117_8 = fmul i32 %bitcast_ln99_2, i32 %OutPadConv3_load_2

]]></Node>
<StgValue><ssdm name="mul21_i117_8"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:68 %mul21_i117_9 = fmul i32 %bitcast_ln99_3, i32 %OutPadConv3_load_3

]]></Node>
<StgValue><ssdm name="mul21_i117_9"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:74 %bitcast_ln99_4 = bitcast i32 %Weights_load

]]></Node>
<StgValue><ssdm name="bitcast_ln99_4"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:79 %mul21_i117_10 = fmul i32 %bitcast_ln99_4, i32 %OutPadConv3_load_4

]]></Node>
<StgValue><ssdm name="mul21_i117_10"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:85 %bitcast_ln99_5 = bitcast i32 %Weights_load_53

]]></Node>
<StgValue><ssdm name="bitcast_ln99_5"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:90 %mul21_i117_1 = fmul i32 %bitcast_ln99_5, i32 %OutPadConv3_load_5

]]></Node>
<StgValue><ssdm name="mul21_i117_1"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:97 %Weights_load_54 = load i14 %Weights_addr_54

]]></Node>
<StgValue><ssdm name="Weights_load_54"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:102 %OutPadConv3_load_6 = load i11 %OutPadConv3_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_6"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:110 %Weights_load_55 = load i14 %Weights_addr_55

]]></Node>
<StgValue><ssdm name="Weights_load_55"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:115 %OutPadConv3_load_7 = load i11 %OutPadConv3_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_7"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:118 %add_ln99_15 = add i10 %p_cast78, i10 284

]]></Node>
<StgValue><ssdm name="add_ln99_15"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:119 %zext_ln99_17 = zext i10 %add_ln99_15

]]></Node>
<StgValue><ssdm name="zext_ln99_17"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:120 %Weights_addr_56 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_17

]]></Node>
<StgValue><ssdm name="Weights_addr_56"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:121 %Weights_load_56 = load i14 %Weights_addr_56

]]></Node>
<StgValue><ssdm name="Weights_load_56"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i137:123 %add_ln99_16 = add i9 %zext_ln93_4, i9 167

]]></Node>
<StgValue><ssdm name="add_ln99_16"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i137:124 %zext_ln99_18 = zext i9 %add_ln99_16

]]></Node>
<StgValue><ssdm name="zext_ln99_18"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:125 %OutPadConv3_addr_8 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_18

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_8"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:126 %OutPadConv3_load_8 = load i11 %OutPadConv3_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_8"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:129 %add_ln99_17 = add i10 %p_cast78, i10 285

]]></Node>
<StgValue><ssdm name="add_ln99_17"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:130 %zext_ln99_19 = zext i10 %add_ln99_17

]]></Node>
<StgValue><ssdm name="zext_ln99_19"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:131 %Weights_addr_57 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_19

]]></Node>
<StgValue><ssdm name="Weights_addr_57"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:132 %Weights_load_57 = load i14 %Weights_addr_57

]]></Node>
<StgValue><ssdm name="Weights_load_57"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i137:134 %add_ln99_18 = add i9 %zext_ln93_4, i9 168

]]></Node>
<StgValue><ssdm name="add_ln99_18"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i137:135 %zext_ln99_20 = zext i9 %add_ln99_18

]]></Node>
<StgValue><ssdm name="zext_ln99_20"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:136 %OutPadConv3_addr_9 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_20

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_9"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:137 %OutPadConv3_load_9 = load i11 %OutPadConv3_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="325" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:36 %s = fadd i32 %mul21_i3, i32 0

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:57 %mul21_i117_8 = fmul i32 %bitcast_ln99_2, i32 %OutPadConv3_load_2

]]></Node>
<StgValue><ssdm name="mul21_i117_8"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:68 %mul21_i117_9 = fmul i32 %bitcast_ln99_3, i32 %OutPadConv3_load_3

]]></Node>
<StgValue><ssdm name="mul21_i117_9"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:79 %mul21_i117_10 = fmul i32 %bitcast_ln99_4, i32 %OutPadConv3_load_4

]]></Node>
<StgValue><ssdm name="mul21_i117_10"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:90 %mul21_i117_1 = fmul i32 %bitcast_ln99_5, i32 %OutPadConv3_load_5

]]></Node>
<StgValue><ssdm name="mul21_i117_1"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:98 %bitcast_ln99_6 = bitcast i32 %Weights_load_54

]]></Node>
<StgValue><ssdm name="bitcast_ln99_6"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:103 %mul21_i117_1_1 = fmul i32 %bitcast_ln99_6, i32 %OutPadConv3_load_6

]]></Node>
<StgValue><ssdm name="mul21_i117_1_1"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:111 %bitcast_ln99_7 = bitcast i32 %Weights_load_55

]]></Node>
<StgValue><ssdm name="bitcast_ln99_7"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:116 %mul21_i117_1_2 = fmul i32 %bitcast_ln99_7, i32 %OutPadConv3_load_7

]]></Node>
<StgValue><ssdm name="mul21_i117_1_2"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:121 %Weights_load_56 = load i14 %Weights_addr_56

]]></Node>
<StgValue><ssdm name="Weights_load_56"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:126 %OutPadConv3_load_8 = load i11 %OutPadConv3_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_8"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:132 %Weights_load_57 = load i14 %Weights_addr_57

]]></Node>
<StgValue><ssdm name="Weights_load_57"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:137 %OutPadConv3_load_9 = load i11 %OutPadConv3_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_9"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:140 %add_ln99_19 = add i10 %p_cast78, i10 286

]]></Node>
<StgValue><ssdm name="add_ln99_19"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:141 %zext_ln99_21 = zext i10 %add_ln99_19

]]></Node>
<StgValue><ssdm name="zext_ln99_21"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:142 %Weights_addr_58 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_21

]]></Node>
<StgValue><ssdm name="Weights_addr_58"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:143 %Weights_load_58 = load i14 %Weights_addr_58

]]></Node>
<StgValue><ssdm name="Weights_load_58"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i137:145 %add_ln99_20 = add i9 %zext_ln93_4, i9 328

]]></Node>
<StgValue><ssdm name="add_ln99_20"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i137:146 %zext_ln99_22 = zext i9 %add_ln99_20

]]></Node>
<StgValue><ssdm name="zext_ln99_22"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:147 %OutPadConv3_addr_10 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_22

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_10"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:148 %OutPadConv3_load_10 = load i11 %OutPadConv3_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_10"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:151 %add_ln99_21 = add i10 %p_cast78, i10 287

]]></Node>
<StgValue><ssdm name="add_ln99_21"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:152 %zext_ln99_23 = zext i10 %add_ln99_21

]]></Node>
<StgValue><ssdm name="zext_ln99_23"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:153 %Weights_addr_59 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_23

]]></Node>
<StgValue><ssdm name="Weights_addr_59"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:154 %Weights_load_59 = load i14 %Weights_addr_59

]]></Node>
<StgValue><ssdm name="Weights_load_59"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i137:156 %add_ln99_22 = add i9 %zext_ln93_4, i9 329

]]></Node>
<StgValue><ssdm name="add_ln99_22"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i137:157 %zext_ln99_24 = zext i9 %add_ln99_22

]]></Node>
<StgValue><ssdm name="zext_ln99_24"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:158 %OutPadConv3_addr_11 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_24

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_11"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:159 %OutPadConv3_load_11 = load i11 %OutPadConv3_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="354" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:36 %s = fadd i32 %mul21_i3, i32 0

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:79 %mul21_i117_10 = fmul i32 %bitcast_ln99_4, i32 %OutPadConv3_load_4

]]></Node>
<StgValue><ssdm name="mul21_i117_10"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:90 %mul21_i117_1 = fmul i32 %bitcast_ln99_5, i32 %OutPadConv3_load_5

]]></Node>
<StgValue><ssdm name="mul21_i117_1"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:103 %mul21_i117_1_1 = fmul i32 %bitcast_ln99_6, i32 %OutPadConv3_load_6

]]></Node>
<StgValue><ssdm name="mul21_i117_1_1"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:116 %mul21_i117_1_2 = fmul i32 %bitcast_ln99_7, i32 %OutPadConv3_load_7

]]></Node>
<StgValue><ssdm name="mul21_i117_1_2"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:122 %bitcast_ln99_8 = bitcast i32 %Weights_load_56

]]></Node>
<StgValue><ssdm name="bitcast_ln99_8"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:127 %mul21_i117_1_3 = fmul i32 %bitcast_ln99_8, i32 %OutPadConv3_load_8

]]></Node>
<StgValue><ssdm name="mul21_i117_1_3"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:133 %bitcast_ln99_9 = bitcast i32 %Weights_load_57

]]></Node>
<StgValue><ssdm name="bitcast_ln99_9"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:138 %mul21_i117_1_4 = fmul i32 %bitcast_ln99_9, i32 %OutPadConv3_load_9

]]></Node>
<StgValue><ssdm name="mul21_i117_1_4"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:143 %Weights_load_58 = load i14 %Weights_addr_58

]]></Node>
<StgValue><ssdm name="Weights_load_58"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:148 %OutPadConv3_load_10 = load i11 %OutPadConv3_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_10"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:154 %Weights_load_59 = load i14 %Weights_addr_59

]]></Node>
<StgValue><ssdm name="Weights_load_59"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:159 %OutPadConv3_load_11 = load i11 %OutPadConv3_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_11"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:162 %add_ln99_23 = add i10 %p_cast78, i10 288

]]></Node>
<StgValue><ssdm name="add_ln99_23"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:163 %zext_ln99_25 = zext i10 %add_ln99_23

]]></Node>
<StgValue><ssdm name="zext_ln99_25"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:164 %Weights_addr_60 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_25

]]></Node>
<StgValue><ssdm name="Weights_addr_60"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:165 %Weights_load_60 = load i14 %Weights_addr_60

]]></Node>
<StgValue><ssdm name="Weights_load_60"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i137:167 %add_ln99_24 = add i9 %zext_ln93_4, i9 330

]]></Node>
<StgValue><ssdm name="add_ln99_24"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i137:168 %zext_ln99_26 = zext i9 %add_ln99_24

]]></Node>
<StgValue><ssdm name="zext_ln99_26"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:169 %OutPadConv3_addr_12 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_26

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_12"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:170 %OutPadConv3_load_12 = load i11 %OutPadConv3_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_12"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:173 %add_ln99_25 = add i10 %p_cast78, i10 289

]]></Node>
<StgValue><ssdm name="add_ln99_25"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:174 %zext_ln99_27 = zext i10 %add_ln99_25

]]></Node>
<StgValue><ssdm name="zext_ln99_27"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:175 %Weights_addr_61 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_27

]]></Node>
<StgValue><ssdm name="Weights_addr_61"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:176 %Weights_load_61 = load i14 %Weights_addr_61

]]></Node>
<StgValue><ssdm name="Weights_load_61"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i137:178 %add_ln99_26 = add i9 %zext_ln93_4, i9 331

]]></Node>
<StgValue><ssdm name="add_ln99_26"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i137:179 %zext_ln99_28 = zext i9 %add_ln99_26

]]></Node>
<StgValue><ssdm name="zext_ln99_28"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:180 %OutPadConv3_addr_13 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_28

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_13"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:181 %OutPadConv3_load_13 = load i11 %OutPadConv3_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="8">
<![CDATA[
for.inc44.i137:25 %zext_ln93_3 = zext i8 %select_ln91

]]></Node>
<StgValue><ssdm name="zext_ln93_3"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:36 %s = fadd i32 %mul21_i3, i32 0

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:103 %mul21_i117_1_1 = fmul i32 %bitcast_ln99_6, i32 %OutPadConv3_load_6

]]></Node>
<StgValue><ssdm name="mul21_i117_1_1"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:116 %mul21_i117_1_2 = fmul i32 %bitcast_ln99_7, i32 %OutPadConv3_load_7

]]></Node>
<StgValue><ssdm name="mul21_i117_1_2"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:127 %mul21_i117_1_3 = fmul i32 %bitcast_ln99_8, i32 %OutPadConv3_load_8

]]></Node>
<StgValue><ssdm name="mul21_i117_1_3"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:138 %mul21_i117_1_4 = fmul i32 %bitcast_ln99_9, i32 %OutPadConv3_load_9

]]></Node>
<StgValue><ssdm name="mul21_i117_1_4"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:144 %bitcast_ln99_10 = bitcast i32 %Weights_load_58

]]></Node>
<StgValue><ssdm name="bitcast_ln99_10"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:149 %mul21_i117_2 = fmul i32 %bitcast_ln99_10, i32 %OutPadConv3_load_10

]]></Node>
<StgValue><ssdm name="mul21_i117_2"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:155 %bitcast_ln99_11 = bitcast i32 %Weights_load_59

]]></Node>
<StgValue><ssdm name="bitcast_ln99_11"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:160 %mul21_i117_2_1 = fmul i32 %bitcast_ln99_11, i32 %OutPadConv3_load_11

]]></Node>
<StgValue><ssdm name="mul21_i117_2_1"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:165 %Weights_load_60 = load i14 %Weights_addr_60

]]></Node>
<StgValue><ssdm name="Weights_load_60"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:170 %OutPadConv3_load_12 = load i11 %OutPadConv3_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_12"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:176 %Weights_load_61 = load i14 %Weights_addr_61

]]></Node>
<StgValue><ssdm name="Weights_load_61"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:181 %OutPadConv3_load_13 = load i11 %OutPadConv3_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_13"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:184 %add_ln99_27 = add i10 %p_cast78, i10 290

]]></Node>
<StgValue><ssdm name="add_ln99_27"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:185 %zext_ln99_29 = zext i10 %add_ln99_27

]]></Node>
<StgValue><ssdm name="zext_ln99_29"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:186 %Weights_addr_62 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_29

]]></Node>
<StgValue><ssdm name="Weights_addr_62"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:187 %Weights_load_62 = load i14 %Weights_addr_62

]]></Node>
<StgValue><ssdm name="Weights_load_62"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i137:189 %add_ln99_28 = add i9 %zext_ln93_4, i9 332

]]></Node>
<StgValue><ssdm name="add_ln99_28"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i137:190 %zext_ln99_30 = zext i9 %add_ln99_28

]]></Node>
<StgValue><ssdm name="zext_ln99_30"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:191 %OutPadConv3_addr_14 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_30

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_14"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:192 %OutPadConv3_load_14 = load i11 %OutPadConv3_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_14"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:195 %add_ln99_29 = add i10 %p_cast78, i10 291

]]></Node>
<StgValue><ssdm name="add_ln99_29"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:196 %zext_ln99_31 = zext i10 %add_ln99_29

]]></Node>
<StgValue><ssdm name="zext_ln99_31"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:197 %Weights_addr_63 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_31

]]></Node>
<StgValue><ssdm name="Weights_addr_63"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:198 %Weights_load_63 = load i14 %Weights_addr_63

]]></Node>
<StgValue><ssdm name="Weights_load_63"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:200 %add_ln99_30 = add i10 %zext_ln93_3, i10 492

]]></Node>
<StgValue><ssdm name="add_ln99_30"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:201 %zext_ln99_32 = zext i10 %add_ln99_30

]]></Node>
<StgValue><ssdm name="zext_ln99_32"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:202 %OutPadConv3_addr_15 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_32

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_15"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:203 %OutPadConv3_load_15 = load i11 %OutPadConv3_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="413" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:36 %s = fadd i32 %mul21_i3, i32 0

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="414" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:127 %mul21_i117_1_3 = fmul i32 %bitcast_ln99_8, i32 %OutPadConv3_load_8

]]></Node>
<StgValue><ssdm name="mul21_i117_1_3"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:138 %mul21_i117_1_4 = fmul i32 %bitcast_ln99_9, i32 %OutPadConv3_load_9

]]></Node>
<StgValue><ssdm name="mul21_i117_1_4"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:149 %mul21_i117_2 = fmul i32 %bitcast_ln99_10, i32 %OutPadConv3_load_10

]]></Node>
<StgValue><ssdm name="mul21_i117_2"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:160 %mul21_i117_2_1 = fmul i32 %bitcast_ln99_11, i32 %OutPadConv3_load_11

]]></Node>
<StgValue><ssdm name="mul21_i117_2_1"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:166 %bitcast_ln99_12 = bitcast i32 %Weights_load_60

]]></Node>
<StgValue><ssdm name="bitcast_ln99_12"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:171 %mul21_i117_2_2 = fmul i32 %bitcast_ln99_12, i32 %OutPadConv3_load_12

]]></Node>
<StgValue><ssdm name="mul21_i117_2_2"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:177 %bitcast_ln99_13 = bitcast i32 %Weights_load_61

]]></Node>
<StgValue><ssdm name="bitcast_ln99_13"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:182 %mul21_i117_2_3 = fmul i32 %bitcast_ln99_13, i32 %OutPadConv3_load_13

]]></Node>
<StgValue><ssdm name="mul21_i117_2_3"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:187 %Weights_load_62 = load i14 %Weights_addr_62

]]></Node>
<StgValue><ssdm name="Weights_load_62"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:192 %OutPadConv3_load_14 = load i11 %OutPadConv3_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_14"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:198 %Weights_load_63 = load i14 %Weights_addr_63

]]></Node>
<StgValue><ssdm name="Weights_load_63"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:203 %OutPadConv3_load_15 = load i11 %OutPadConv3_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_15"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:206 %add_ln99_31 = add i10 %p_cast78, i10 292

]]></Node>
<StgValue><ssdm name="add_ln99_31"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:207 %zext_ln99_33 = zext i10 %add_ln99_31

]]></Node>
<StgValue><ssdm name="zext_ln99_33"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:208 %Weights_addr_64 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_33

]]></Node>
<StgValue><ssdm name="Weights_addr_64"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:209 %Weights_load_64 = load i14 %Weights_addr_64

]]></Node>
<StgValue><ssdm name="Weights_load_64"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:211 %add_ln99_32 = add i10 %zext_ln93_3, i10 493

]]></Node>
<StgValue><ssdm name="add_ln99_32"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:212 %zext_ln99_34 = zext i10 %add_ln99_32

]]></Node>
<StgValue><ssdm name="zext_ln99_34"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:213 %OutPadConv3_addr_16 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_34

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_16"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:214 %OutPadConv3_load_16 = load i11 %OutPadConv3_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_16"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:217 %add_ln99_33 = add i10 %p_cast78, i10 293

]]></Node>
<StgValue><ssdm name="add_ln99_33"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:218 %zext_ln99_35 = zext i10 %add_ln99_33

]]></Node>
<StgValue><ssdm name="zext_ln99_35"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:219 %Weights_addr_65 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_35

]]></Node>
<StgValue><ssdm name="Weights_addr_65"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:220 %Weights_load_65 = load i14 %Weights_addr_65

]]></Node>
<StgValue><ssdm name="Weights_load_65"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:222 %add_ln99_34 = add i10 %zext_ln93_3, i10 494

]]></Node>
<StgValue><ssdm name="add_ln99_34"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:223 %zext_ln99_36 = zext i10 %add_ln99_34

]]></Node>
<StgValue><ssdm name="zext_ln99_36"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:224 %OutPadConv3_addr_17 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_36

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_17"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:225 %OutPadConv3_load_17 = load i11 %OutPadConv3_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="442" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:47 %s_85 = fadd i32 %s, i32 %mul21_i117_s

]]></Node>
<StgValue><ssdm name="s_85"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:149 %mul21_i117_2 = fmul i32 %bitcast_ln99_10, i32 %OutPadConv3_load_10

]]></Node>
<StgValue><ssdm name="mul21_i117_2"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:160 %mul21_i117_2_1 = fmul i32 %bitcast_ln99_11, i32 %OutPadConv3_load_11

]]></Node>
<StgValue><ssdm name="mul21_i117_2_1"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:171 %mul21_i117_2_2 = fmul i32 %bitcast_ln99_12, i32 %OutPadConv3_load_12

]]></Node>
<StgValue><ssdm name="mul21_i117_2_2"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:182 %mul21_i117_2_3 = fmul i32 %bitcast_ln99_13, i32 %OutPadConv3_load_13

]]></Node>
<StgValue><ssdm name="mul21_i117_2_3"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:188 %bitcast_ln99_14 = bitcast i32 %Weights_load_62

]]></Node>
<StgValue><ssdm name="bitcast_ln99_14"/></StgValue>
</operation>

<operation id="448" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:193 %mul21_i117_2_4 = fmul i32 %bitcast_ln99_14, i32 %OutPadConv3_load_14

]]></Node>
<StgValue><ssdm name="mul21_i117_2_4"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:199 %bitcast_ln99_15 = bitcast i32 %Weights_load_63

]]></Node>
<StgValue><ssdm name="bitcast_ln99_15"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:204 %mul21_i117_3 = fmul i32 %bitcast_ln99_15, i32 %OutPadConv3_load_15

]]></Node>
<StgValue><ssdm name="mul21_i117_3"/></StgValue>
</operation>

<operation id="451" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:209 %Weights_load_64 = load i14 %Weights_addr_64

]]></Node>
<StgValue><ssdm name="Weights_load_64"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:214 %OutPadConv3_load_16 = load i11 %OutPadConv3_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_16"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:220 %Weights_load_65 = load i14 %Weights_addr_65

]]></Node>
<StgValue><ssdm name="Weights_load_65"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:225 %OutPadConv3_load_17 = load i11 %OutPadConv3_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_17"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:228 %add_ln99_35 = add i10 %p_cast78, i10 294

]]></Node>
<StgValue><ssdm name="add_ln99_35"/></StgValue>
</operation>

<operation id="456" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:229 %zext_ln99_37 = zext i10 %add_ln99_35

]]></Node>
<StgValue><ssdm name="zext_ln99_37"/></StgValue>
</operation>

<operation id="457" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:230 %Weights_addr_66 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_37

]]></Node>
<StgValue><ssdm name="Weights_addr_66"/></StgValue>
</operation>

<operation id="458" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:231 %Weights_load_66 = load i14 %Weights_addr_66

]]></Node>
<StgValue><ssdm name="Weights_load_66"/></StgValue>
</operation>

<operation id="459" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:233 %add_ln99_36 = add i10 %zext_ln93_3, i10 495

]]></Node>
<StgValue><ssdm name="add_ln99_36"/></StgValue>
</operation>

<operation id="460" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:234 %zext_ln99_38 = zext i10 %add_ln99_36

]]></Node>
<StgValue><ssdm name="zext_ln99_38"/></StgValue>
</operation>

<operation id="461" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:235 %OutPadConv3_addr_18 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_38

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_18"/></StgValue>
</operation>

<operation id="462" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:236 %OutPadConv3_load_18 = load i11 %OutPadConv3_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_18"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:239 %add_ln99_37 = add i10 %p_cast78, i10 295

]]></Node>
<StgValue><ssdm name="add_ln99_37"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:240 %zext_ln99_39 = zext i10 %add_ln99_37

]]></Node>
<StgValue><ssdm name="zext_ln99_39"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:241 %Weights_addr_67 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_39

]]></Node>
<StgValue><ssdm name="Weights_addr_67"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:242 %Weights_load_67 = load i14 %Weights_addr_67

]]></Node>
<StgValue><ssdm name="Weights_load_67"/></StgValue>
</operation>

<operation id="467" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:244 %add_ln99_38 = add i10 %zext_ln93_3, i10 496

]]></Node>
<StgValue><ssdm name="add_ln99_38"/></StgValue>
</operation>

<operation id="468" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:245 %zext_ln99_40 = zext i10 %add_ln99_38

]]></Node>
<StgValue><ssdm name="zext_ln99_40"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:246 %OutPadConv3_addr_19 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_40

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_19"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:247 %OutPadConv3_load_19 = load i11 %OutPadConv3_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="471" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:47 %s_85 = fadd i32 %s, i32 %mul21_i117_s

]]></Node>
<StgValue><ssdm name="s_85"/></StgValue>
</operation>

<operation id="472" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:171 %mul21_i117_2_2 = fmul i32 %bitcast_ln99_12, i32 %OutPadConv3_load_12

]]></Node>
<StgValue><ssdm name="mul21_i117_2_2"/></StgValue>
</operation>

<operation id="473" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:182 %mul21_i117_2_3 = fmul i32 %bitcast_ln99_13, i32 %OutPadConv3_load_13

]]></Node>
<StgValue><ssdm name="mul21_i117_2_3"/></StgValue>
</operation>

<operation id="474" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:193 %mul21_i117_2_4 = fmul i32 %bitcast_ln99_14, i32 %OutPadConv3_load_14

]]></Node>
<StgValue><ssdm name="mul21_i117_2_4"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:204 %mul21_i117_3 = fmul i32 %bitcast_ln99_15, i32 %OutPadConv3_load_15

]]></Node>
<StgValue><ssdm name="mul21_i117_3"/></StgValue>
</operation>

<operation id="476" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:210 %bitcast_ln99_16 = bitcast i32 %Weights_load_64

]]></Node>
<StgValue><ssdm name="bitcast_ln99_16"/></StgValue>
</operation>

<operation id="477" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:215 %mul21_i117_3_1 = fmul i32 %bitcast_ln99_16, i32 %OutPadConv3_load_16

]]></Node>
<StgValue><ssdm name="mul21_i117_3_1"/></StgValue>
</operation>

<operation id="478" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:221 %bitcast_ln99_17 = bitcast i32 %Weights_load_65

]]></Node>
<StgValue><ssdm name="bitcast_ln99_17"/></StgValue>
</operation>

<operation id="479" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:226 %mul21_i117_3_2 = fmul i32 %bitcast_ln99_17, i32 %OutPadConv3_load_17

]]></Node>
<StgValue><ssdm name="mul21_i117_3_2"/></StgValue>
</operation>

<operation id="480" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:231 %Weights_load_66 = load i14 %Weights_addr_66

]]></Node>
<StgValue><ssdm name="Weights_load_66"/></StgValue>
</operation>

<operation id="481" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:236 %OutPadConv3_load_18 = load i11 %OutPadConv3_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_18"/></StgValue>
</operation>

<operation id="482" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:242 %Weights_load_67 = load i14 %Weights_addr_67

]]></Node>
<StgValue><ssdm name="Weights_load_67"/></StgValue>
</operation>

<operation id="483" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:247 %OutPadConv3_load_19 = load i11 %OutPadConv3_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_19"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:250 %add_ln99_39 = add i10 %p_cast78, i10 296

]]></Node>
<StgValue><ssdm name="add_ln99_39"/></StgValue>
</operation>

<operation id="485" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:251 %zext_ln99_41 = zext i10 %add_ln99_39

]]></Node>
<StgValue><ssdm name="zext_ln99_41"/></StgValue>
</operation>

<operation id="486" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:252 %Weights_addr_68 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_41

]]></Node>
<StgValue><ssdm name="Weights_addr_68"/></StgValue>
</operation>

<operation id="487" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:253 %Weights_load_68 = load i14 %Weights_addr_68

]]></Node>
<StgValue><ssdm name="Weights_load_68"/></StgValue>
</operation>

<operation id="488" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:255 %add_ln99_40 = add i10 %zext_ln93_3, i10 656

]]></Node>
<StgValue><ssdm name="add_ln99_40"/></StgValue>
</operation>

<operation id="489" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:256 %zext_ln99_42 = zext i10 %add_ln99_40

]]></Node>
<StgValue><ssdm name="zext_ln99_42"/></StgValue>
</operation>

<operation id="490" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:257 %OutPadConv3_addr_20 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_42

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_20"/></StgValue>
</operation>

<operation id="491" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:258 %OutPadConv3_load_20 = load i11 %OutPadConv3_addr_20

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_20"/></StgValue>
</operation>

<operation id="492" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:261 %add_ln99_41 = add i10 %p_cast78, i10 297

]]></Node>
<StgValue><ssdm name="add_ln99_41"/></StgValue>
</operation>

<operation id="493" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:262 %zext_ln99_43 = zext i10 %add_ln99_41

]]></Node>
<StgValue><ssdm name="zext_ln99_43"/></StgValue>
</operation>

<operation id="494" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:263 %Weights_addr_69 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_43

]]></Node>
<StgValue><ssdm name="Weights_addr_69"/></StgValue>
</operation>

<operation id="495" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:264 %Weights_load_69 = load i14 %Weights_addr_69

]]></Node>
<StgValue><ssdm name="Weights_load_69"/></StgValue>
</operation>

<operation id="496" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:266 %add_ln99_42 = add i10 %zext_ln93_3, i10 657

]]></Node>
<StgValue><ssdm name="add_ln99_42"/></StgValue>
</operation>

<operation id="497" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:267 %zext_ln99_44 = zext i10 %add_ln99_42

]]></Node>
<StgValue><ssdm name="zext_ln99_44"/></StgValue>
</operation>

<operation id="498" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:268 %OutPadConv3_addr_21 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_44

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_21"/></StgValue>
</operation>

<operation id="499" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:269 %OutPadConv3_load_21 = load i11 %OutPadConv3_addr_21

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="500" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:47 %s_85 = fadd i32 %s, i32 %mul21_i117_s

]]></Node>
<StgValue><ssdm name="s_85"/></StgValue>
</operation>

<operation id="501" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:193 %mul21_i117_2_4 = fmul i32 %bitcast_ln99_14, i32 %OutPadConv3_load_14

]]></Node>
<StgValue><ssdm name="mul21_i117_2_4"/></StgValue>
</operation>

<operation id="502" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:204 %mul21_i117_3 = fmul i32 %bitcast_ln99_15, i32 %OutPadConv3_load_15

]]></Node>
<StgValue><ssdm name="mul21_i117_3"/></StgValue>
</operation>

<operation id="503" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:215 %mul21_i117_3_1 = fmul i32 %bitcast_ln99_16, i32 %OutPadConv3_load_16

]]></Node>
<StgValue><ssdm name="mul21_i117_3_1"/></StgValue>
</operation>

<operation id="504" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:226 %mul21_i117_3_2 = fmul i32 %bitcast_ln99_17, i32 %OutPadConv3_load_17

]]></Node>
<StgValue><ssdm name="mul21_i117_3_2"/></StgValue>
</operation>

<operation id="505" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:232 %bitcast_ln99_18 = bitcast i32 %Weights_load_66

]]></Node>
<StgValue><ssdm name="bitcast_ln99_18"/></StgValue>
</operation>

<operation id="506" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:237 %mul21_i117_3_3 = fmul i32 %bitcast_ln99_18, i32 %OutPadConv3_load_18

]]></Node>
<StgValue><ssdm name="mul21_i117_3_3"/></StgValue>
</operation>

<operation id="507" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:243 %bitcast_ln99_19 = bitcast i32 %Weights_load_67

]]></Node>
<StgValue><ssdm name="bitcast_ln99_19"/></StgValue>
</operation>

<operation id="508" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:248 %mul21_i117_3_4 = fmul i32 %bitcast_ln99_19, i32 %OutPadConv3_load_19

]]></Node>
<StgValue><ssdm name="mul21_i117_3_4"/></StgValue>
</operation>

<operation id="509" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:253 %Weights_load_68 = load i14 %Weights_addr_68

]]></Node>
<StgValue><ssdm name="Weights_load_68"/></StgValue>
</operation>

<operation id="510" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:258 %OutPadConv3_load_20 = load i11 %OutPadConv3_addr_20

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_20"/></StgValue>
</operation>

<operation id="511" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:264 %Weights_load_69 = load i14 %Weights_addr_69

]]></Node>
<StgValue><ssdm name="Weights_load_69"/></StgValue>
</operation>

<operation id="512" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:269 %OutPadConv3_load_21 = load i11 %OutPadConv3_addr_21

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_21"/></StgValue>
</operation>

<operation id="513" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:272 %add_ln99_43 = add i10 %p_cast78, i10 298

]]></Node>
<StgValue><ssdm name="add_ln99_43"/></StgValue>
</operation>

<operation id="514" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:273 %zext_ln99_45 = zext i10 %add_ln99_43

]]></Node>
<StgValue><ssdm name="zext_ln99_45"/></StgValue>
</operation>

<operation id="515" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:274 %Weights_addr_70 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_45

]]></Node>
<StgValue><ssdm name="Weights_addr_70"/></StgValue>
</operation>

<operation id="516" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:275 %Weights_load_70 = load i14 %Weights_addr_70

]]></Node>
<StgValue><ssdm name="Weights_load_70"/></StgValue>
</operation>

<operation id="517" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:277 %add_ln99_44 = add i10 %zext_ln93_3, i10 658

]]></Node>
<StgValue><ssdm name="add_ln99_44"/></StgValue>
</operation>

<operation id="518" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:278 %zext_ln99_46 = zext i10 %add_ln99_44

]]></Node>
<StgValue><ssdm name="zext_ln99_46"/></StgValue>
</operation>

<operation id="519" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:279 %OutPadConv3_addr_22 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_46

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_22"/></StgValue>
</operation>

<operation id="520" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:280 %OutPadConv3_load_22 = load i11 %OutPadConv3_addr_22

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_22"/></StgValue>
</operation>

<operation id="521" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:283 %add_ln99_45 = add i10 %p_cast78, i10 299

]]></Node>
<StgValue><ssdm name="add_ln99_45"/></StgValue>
</operation>

<operation id="522" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:284 %zext_ln99_47 = zext i10 %add_ln99_45

]]></Node>
<StgValue><ssdm name="zext_ln99_47"/></StgValue>
</operation>

<operation id="523" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:285 %Weights_addr_71 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_47

]]></Node>
<StgValue><ssdm name="Weights_addr_71"/></StgValue>
</operation>

<operation id="524" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:286 %Weights_load_71 = load i14 %Weights_addr_71

]]></Node>
<StgValue><ssdm name="Weights_load_71"/></StgValue>
</operation>

<operation id="525" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:288 %add_ln99_46 = add i10 %zext_ln93_3, i10 659

]]></Node>
<StgValue><ssdm name="add_ln99_46"/></StgValue>
</operation>

<operation id="526" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:289 %zext_ln99_48 = zext i10 %add_ln99_46

]]></Node>
<StgValue><ssdm name="zext_ln99_48"/></StgValue>
</operation>

<operation id="527" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:290 %OutPadConv3_addr_23 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_48

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_23"/></StgValue>
</operation>

<operation id="528" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:291 %OutPadConv3_load_23 = load i11 %OutPadConv3_addr_23

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="529" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:47 %s_85 = fadd i32 %s, i32 %mul21_i117_s

]]></Node>
<StgValue><ssdm name="s_85"/></StgValue>
</operation>

<operation id="530" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:215 %mul21_i117_3_1 = fmul i32 %bitcast_ln99_16, i32 %OutPadConv3_load_16

]]></Node>
<StgValue><ssdm name="mul21_i117_3_1"/></StgValue>
</operation>

<operation id="531" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:226 %mul21_i117_3_2 = fmul i32 %bitcast_ln99_17, i32 %OutPadConv3_load_17

]]></Node>
<StgValue><ssdm name="mul21_i117_3_2"/></StgValue>
</operation>

<operation id="532" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:237 %mul21_i117_3_3 = fmul i32 %bitcast_ln99_18, i32 %OutPadConv3_load_18

]]></Node>
<StgValue><ssdm name="mul21_i117_3_3"/></StgValue>
</operation>

<operation id="533" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:248 %mul21_i117_3_4 = fmul i32 %bitcast_ln99_19, i32 %OutPadConv3_load_19

]]></Node>
<StgValue><ssdm name="mul21_i117_3_4"/></StgValue>
</operation>

<operation id="534" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:254 %bitcast_ln99_20 = bitcast i32 %Weights_load_68

]]></Node>
<StgValue><ssdm name="bitcast_ln99_20"/></StgValue>
</operation>

<operation id="535" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:259 %mul21_i117_4 = fmul i32 %bitcast_ln99_20, i32 %OutPadConv3_load_20

]]></Node>
<StgValue><ssdm name="mul21_i117_4"/></StgValue>
</operation>

<operation id="536" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:265 %bitcast_ln99_21 = bitcast i32 %Weights_load_69

]]></Node>
<StgValue><ssdm name="bitcast_ln99_21"/></StgValue>
</operation>

<operation id="537" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:270 %mul21_i117_4_1 = fmul i32 %bitcast_ln99_21, i32 %OutPadConv3_load_21

]]></Node>
<StgValue><ssdm name="mul21_i117_4_1"/></StgValue>
</operation>

<operation id="538" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:275 %Weights_load_70 = load i14 %Weights_addr_70

]]></Node>
<StgValue><ssdm name="Weights_load_70"/></StgValue>
</operation>

<operation id="539" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:280 %OutPadConv3_load_22 = load i11 %OutPadConv3_addr_22

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_22"/></StgValue>
</operation>

<operation id="540" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:286 %Weights_load_71 = load i14 %Weights_addr_71

]]></Node>
<StgValue><ssdm name="Weights_load_71"/></StgValue>
</operation>

<operation id="541" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:291 %OutPadConv3_load_23 = load i11 %OutPadConv3_addr_23

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_23"/></StgValue>
</operation>

<operation id="542" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:294 %add_ln99_47 = add i10 %p_cast78, i10 300

]]></Node>
<StgValue><ssdm name="add_ln99_47"/></StgValue>
</operation>

<operation id="543" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:295 %zext_ln99_49 = zext i10 %add_ln99_47

]]></Node>
<StgValue><ssdm name="zext_ln99_49"/></StgValue>
</operation>

<operation id="544" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:296 %Weights_addr_72 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_49

]]></Node>
<StgValue><ssdm name="Weights_addr_72"/></StgValue>
</operation>

<operation id="545" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:297 %Weights_load_72 = load i14 %Weights_addr_72

]]></Node>
<StgValue><ssdm name="Weights_load_72"/></StgValue>
</operation>

<operation id="546" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:299 %add_ln99_48 = add i10 %zext_ln93_3, i10 660

]]></Node>
<StgValue><ssdm name="add_ln99_48"/></StgValue>
</operation>

<operation id="547" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:300 %zext_ln99_50 = zext i10 %add_ln99_48

]]></Node>
<StgValue><ssdm name="zext_ln99_50"/></StgValue>
</operation>

<operation id="548" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:301 %OutPadConv3_addr_24 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_50

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_24"/></StgValue>
</operation>

<operation id="549" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:302 %OutPadConv3_load_24 = load i11 %OutPadConv3_addr_24

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_24"/></StgValue>
</operation>

<operation id="550" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:305 %add_ln99_49 = add i10 %p_cast78, i10 301

]]></Node>
<StgValue><ssdm name="add_ln99_49"/></StgValue>
</operation>

<operation id="551" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:306 %zext_ln99_51 = zext i10 %add_ln99_49

]]></Node>
<StgValue><ssdm name="zext_ln99_51"/></StgValue>
</operation>

<operation id="552" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:307 %Weights_addr_73 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_51

]]></Node>
<StgValue><ssdm name="Weights_addr_73"/></StgValue>
</operation>

<operation id="553" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:308 %Weights_load_73 = load i14 %Weights_addr_73

]]></Node>
<StgValue><ssdm name="Weights_load_73"/></StgValue>
</operation>

<operation id="554" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i137:310 %add_ln99_50 = add i9 %zext_ln93_4, i9 308

]]></Node>
<StgValue><ssdm name="add_ln99_50"/></StgValue>
</operation>

<operation id="555" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="9">
<![CDATA[
for.inc44.i137:311 %sext_ln99 = sext i9 %add_ln99_50

]]></Node>
<StgValue><ssdm name="sext_ln99"/></StgValue>
</operation>

<operation id="556" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:312 %zext_ln99_52 = zext i10 %sext_ln99

]]></Node>
<StgValue><ssdm name="zext_ln99_52"/></StgValue>
</operation>

<operation id="557" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:313 %OutPadConv3_addr_25 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_52

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_25"/></StgValue>
</operation>

<operation id="558" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:314 %OutPadConv3_load_25 = load i11 %OutPadConv3_addr_25

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="559" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:58 %s_86 = fadd i32 %s_85, i32 %mul21_i117_8

]]></Node>
<StgValue><ssdm name="s_86"/></StgValue>
</operation>

<operation id="560" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:237 %mul21_i117_3_3 = fmul i32 %bitcast_ln99_18, i32 %OutPadConv3_load_18

]]></Node>
<StgValue><ssdm name="mul21_i117_3_3"/></StgValue>
</operation>

<operation id="561" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:248 %mul21_i117_3_4 = fmul i32 %bitcast_ln99_19, i32 %OutPadConv3_load_19

]]></Node>
<StgValue><ssdm name="mul21_i117_3_4"/></StgValue>
</operation>

<operation id="562" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:259 %mul21_i117_4 = fmul i32 %bitcast_ln99_20, i32 %OutPadConv3_load_20

]]></Node>
<StgValue><ssdm name="mul21_i117_4"/></StgValue>
</operation>

<operation id="563" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:270 %mul21_i117_4_1 = fmul i32 %bitcast_ln99_21, i32 %OutPadConv3_load_21

]]></Node>
<StgValue><ssdm name="mul21_i117_4_1"/></StgValue>
</operation>

<operation id="564" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:276 %bitcast_ln99_22 = bitcast i32 %Weights_load_70

]]></Node>
<StgValue><ssdm name="bitcast_ln99_22"/></StgValue>
</operation>

<operation id="565" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:281 %mul21_i117_4_2 = fmul i32 %bitcast_ln99_22, i32 %OutPadConv3_load_22

]]></Node>
<StgValue><ssdm name="mul21_i117_4_2"/></StgValue>
</operation>

<operation id="566" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:287 %bitcast_ln99_23 = bitcast i32 %Weights_load_71

]]></Node>
<StgValue><ssdm name="bitcast_ln99_23"/></StgValue>
</operation>

<operation id="567" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:292 %mul21_i117_4_3 = fmul i32 %bitcast_ln99_23, i32 %OutPadConv3_load_23

]]></Node>
<StgValue><ssdm name="mul21_i117_4_3"/></StgValue>
</operation>

<operation id="568" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:297 %Weights_load_72 = load i14 %Weights_addr_72

]]></Node>
<StgValue><ssdm name="Weights_load_72"/></StgValue>
</operation>

<operation id="569" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:302 %OutPadConv3_load_24 = load i11 %OutPadConv3_addr_24

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_24"/></StgValue>
</operation>

<operation id="570" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:308 %Weights_load_73 = load i14 %Weights_addr_73

]]></Node>
<StgValue><ssdm name="Weights_load_73"/></StgValue>
</operation>

<operation id="571" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:314 %OutPadConv3_load_25 = load i11 %OutPadConv3_addr_25

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_25"/></StgValue>
</operation>

<operation id="572" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:317 %add_ln99_51 = add i10 %p_cast78, i10 302

]]></Node>
<StgValue><ssdm name="add_ln99_51"/></StgValue>
</operation>

<operation id="573" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:318 %zext_ln99_53 = zext i10 %add_ln99_51

]]></Node>
<StgValue><ssdm name="zext_ln99_53"/></StgValue>
</operation>

<operation id="574" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:319 %Weights_addr_74 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_53

]]></Node>
<StgValue><ssdm name="Weights_addr_74"/></StgValue>
</operation>

<operation id="575" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:320 %Weights_load_74 = load i14 %Weights_addr_74

]]></Node>
<StgValue><ssdm name="Weights_load_74"/></StgValue>
</operation>

<operation id="576" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i137:322 %add_ln99_52 = add i9 %zext_ln93_4, i9 309

]]></Node>
<StgValue><ssdm name="add_ln99_52"/></StgValue>
</operation>

<operation id="577" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="9">
<![CDATA[
for.inc44.i137:323 %sext_ln99_1 = sext i9 %add_ln99_52

]]></Node>
<StgValue><ssdm name="sext_ln99_1"/></StgValue>
</operation>

<operation id="578" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:324 %zext_ln99_54 = zext i10 %sext_ln99_1

]]></Node>
<StgValue><ssdm name="zext_ln99_54"/></StgValue>
</operation>

<operation id="579" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:325 %OutPadConv3_addr_26 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_54

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_26"/></StgValue>
</operation>

<operation id="580" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:326 %OutPadConv3_load_26 = load i11 %OutPadConv3_addr_26

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_26"/></StgValue>
</operation>

<operation id="581" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:329 %add_ln99_53 = add i10 %p_cast78, i10 303

]]></Node>
<StgValue><ssdm name="add_ln99_53"/></StgValue>
</operation>

<operation id="582" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:330 %zext_ln99_55 = zext i10 %add_ln99_53

]]></Node>
<StgValue><ssdm name="zext_ln99_55"/></StgValue>
</operation>

<operation id="583" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:331 %Weights_addr_75 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_55

]]></Node>
<StgValue><ssdm name="Weights_addr_75"/></StgValue>
</operation>

<operation id="584" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:332 %Weights_load_75 = load i14 %Weights_addr_75

]]></Node>
<StgValue><ssdm name="Weights_load_75"/></StgValue>
</operation>

<operation id="585" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i137:334 %add_ln99_54 = add i9 %zext_ln93_4, i9 310

]]></Node>
<StgValue><ssdm name="add_ln99_54"/></StgValue>
</operation>

<operation id="586" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="10" op_0_bw="9">
<![CDATA[
for.inc44.i137:335 %sext_ln99_2 = sext i9 %add_ln99_54

]]></Node>
<StgValue><ssdm name="sext_ln99_2"/></StgValue>
</operation>

<operation id="587" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:336 %zext_ln99_56 = zext i10 %sext_ln99_2

]]></Node>
<StgValue><ssdm name="zext_ln99_56"/></StgValue>
</operation>

<operation id="588" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:337 %OutPadConv3_addr_27 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_56

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_27"/></StgValue>
</operation>

<operation id="589" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:338 %OutPadConv3_load_27 = load i11 %OutPadConv3_addr_27

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="590" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:58 %s_86 = fadd i32 %s_85, i32 %mul21_i117_8

]]></Node>
<StgValue><ssdm name="s_86"/></StgValue>
</operation>

<operation id="591" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:259 %mul21_i117_4 = fmul i32 %bitcast_ln99_20, i32 %OutPadConv3_load_20

]]></Node>
<StgValue><ssdm name="mul21_i117_4"/></StgValue>
</operation>

<operation id="592" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:270 %mul21_i117_4_1 = fmul i32 %bitcast_ln99_21, i32 %OutPadConv3_load_21

]]></Node>
<StgValue><ssdm name="mul21_i117_4_1"/></StgValue>
</operation>

<operation id="593" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:281 %mul21_i117_4_2 = fmul i32 %bitcast_ln99_22, i32 %OutPadConv3_load_22

]]></Node>
<StgValue><ssdm name="mul21_i117_4_2"/></StgValue>
</operation>

<operation id="594" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:292 %mul21_i117_4_3 = fmul i32 %bitcast_ln99_23, i32 %OutPadConv3_load_23

]]></Node>
<StgValue><ssdm name="mul21_i117_4_3"/></StgValue>
</operation>

<operation id="595" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:298 %bitcast_ln99_24 = bitcast i32 %Weights_load_72

]]></Node>
<StgValue><ssdm name="bitcast_ln99_24"/></StgValue>
</operation>

<operation id="596" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:303 %mul21_i117_4_4 = fmul i32 %bitcast_ln99_24, i32 %OutPadConv3_load_24

]]></Node>
<StgValue><ssdm name="mul21_i117_4_4"/></StgValue>
</operation>

<operation id="597" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:309 %bitcast_ln99_25 = bitcast i32 %Weights_load_73

]]></Node>
<StgValue><ssdm name="bitcast_ln99_25"/></StgValue>
</operation>

<operation id="598" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:315 %mul21_i117_5 = fmul i32 %bitcast_ln99_25, i32 %OutPadConv3_load_25

]]></Node>
<StgValue><ssdm name="mul21_i117_5"/></StgValue>
</operation>

<operation id="599" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:320 %Weights_load_74 = load i14 %Weights_addr_74

]]></Node>
<StgValue><ssdm name="Weights_load_74"/></StgValue>
</operation>

<operation id="600" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:326 %OutPadConv3_load_26 = load i11 %OutPadConv3_addr_26

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_26"/></StgValue>
</operation>

<operation id="601" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:332 %Weights_load_75 = load i14 %Weights_addr_75

]]></Node>
<StgValue><ssdm name="Weights_load_75"/></StgValue>
</operation>

<operation id="602" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:338 %OutPadConv3_load_27 = load i11 %OutPadConv3_addr_27

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_27"/></StgValue>
</operation>

<operation id="603" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:341 %add_ln99_55 = add i10 %p_cast78, i10 304

]]></Node>
<StgValue><ssdm name="add_ln99_55"/></StgValue>
</operation>

<operation id="604" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:342 %zext_ln99_57 = zext i10 %add_ln99_55

]]></Node>
<StgValue><ssdm name="zext_ln99_57"/></StgValue>
</operation>

<operation id="605" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:343 %Weights_addr_76 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_57

]]></Node>
<StgValue><ssdm name="Weights_addr_76"/></StgValue>
</operation>

<operation id="606" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:344 %Weights_load_76 = load i14 %Weights_addr_76

]]></Node>
<StgValue><ssdm name="Weights_load_76"/></StgValue>
</operation>

<operation id="607" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i137:346 %add_ln99_56 = add i9 %zext_ln93_4, i9 311

]]></Node>
<StgValue><ssdm name="add_ln99_56"/></StgValue>
</operation>

<operation id="608" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="10" op_0_bw="9">
<![CDATA[
for.inc44.i137:347 %sext_ln99_3 = sext i9 %add_ln99_56

]]></Node>
<StgValue><ssdm name="sext_ln99_3"/></StgValue>
</operation>

<operation id="609" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:348 %zext_ln99_58 = zext i10 %sext_ln99_3

]]></Node>
<StgValue><ssdm name="zext_ln99_58"/></StgValue>
</operation>

<operation id="610" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:349 %OutPadConv3_addr_28 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_58

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_28"/></StgValue>
</operation>

<operation id="611" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:350 %OutPadConv3_load_28 = load i11 %OutPadConv3_addr_28

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_28"/></StgValue>
</operation>

<operation id="612" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:353 %add_ln99_57 = add i10 %p_cast78, i10 305

]]></Node>
<StgValue><ssdm name="add_ln99_57"/></StgValue>
</operation>

<operation id="613" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:354 %zext_ln99_59 = zext i10 %add_ln99_57

]]></Node>
<StgValue><ssdm name="zext_ln99_59"/></StgValue>
</operation>

<operation id="614" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:355 %Weights_addr_77 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_59

]]></Node>
<StgValue><ssdm name="Weights_addr_77"/></StgValue>
</operation>

<operation id="615" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:356 %Weights_load_77 = load i14 %Weights_addr_77

]]></Node>
<StgValue><ssdm name="Weights_load_77"/></StgValue>
</operation>

<operation id="616" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i137:358 %add_ln99_58 = add i9 %zext_ln93_4, i9 312

]]></Node>
<StgValue><ssdm name="add_ln99_58"/></StgValue>
</operation>

<operation id="617" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="10" op_0_bw="9">
<![CDATA[
for.inc44.i137:359 %sext_ln99_4 = sext i9 %add_ln99_58

]]></Node>
<StgValue><ssdm name="sext_ln99_4"/></StgValue>
</operation>

<operation id="618" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:360 %zext_ln99_60 = zext i10 %sext_ln99_4

]]></Node>
<StgValue><ssdm name="zext_ln99_60"/></StgValue>
</operation>

<operation id="619" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:361 %OutPadConv3_addr_29 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_60

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_29"/></StgValue>
</operation>

<operation id="620" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:362 %OutPadConv3_load_29 = load i11 %OutPadConv3_addr_29

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="621" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="8">
<![CDATA[
for.inc44.i137:24 %zext_ln93_2 = zext i8 %select_ln91

]]></Node>
<StgValue><ssdm name="zext_ln93_2"/></StgValue>
</operation>

<operation id="622" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:58 %s_86 = fadd i32 %s_85, i32 %mul21_i117_8

]]></Node>
<StgValue><ssdm name="s_86"/></StgValue>
</operation>

<operation id="623" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:281 %mul21_i117_4_2 = fmul i32 %bitcast_ln99_22, i32 %OutPadConv3_load_22

]]></Node>
<StgValue><ssdm name="mul21_i117_4_2"/></StgValue>
</operation>

<operation id="624" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:292 %mul21_i117_4_3 = fmul i32 %bitcast_ln99_23, i32 %OutPadConv3_load_23

]]></Node>
<StgValue><ssdm name="mul21_i117_4_3"/></StgValue>
</operation>

<operation id="625" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:303 %mul21_i117_4_4 = fmul i32 %bitcast_ln99_24, i32 %OutPadConv3_load_24

]]></Node>
<StgValue><ssdm name="mul21_i117_4_4"/></StgValue>
</operation>

<operation id="626" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:315 %mul21_i117_5 = fmul i32 %bitcast_ln99_25, i32 %OutPadConv3_load_25

]]></Node>
<StgValue><ssdm name="mul21_i117_5"/></StgValue>
</operation>

<operation id="627" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:321 %bitcast_ln99_26 = bitcast i32 %Weights_load_74

]]></Node>
<StgValue><ssdm name="bitcast_ln99_26"/></StgValue>
</operation>

<operation id="628" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:327 %mul21_i117_5_1 = fmul i32 %bitcast_ln99_26, i32 %OutPadConv3_load_26

]]></Node>
<StgValue><ssdm name="mul21_i117_5_1"/></StgValue>
</operation>

<operation id="629" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:333 %bitcast_ln99_27 = bitcast i32 %Weights_load_75

]]></Node>
<StgValue><ssdm name="bitcast_ln99_27"/></StgValue>
</operation>

<operation id="630" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:339 %mul21_i117_5_2 = fmul i32 %bitcast_ln99_27, i32 %OutPadConv3_load_27

]]></Node>
<StgValue><ssdm name="mul21_i117_5_2"/></StgValue>
</operation>

<operation id="631" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:344 %Weights_load_76 = load i14 %Weights_addr_76

]]></Node>
<StgValue><ssdm name="Weights_load_76"/></StgValue>
</operation>

<operation id="632" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:350 %OutPadConv3_load_28 = load i11 %OutPadConv3_addr_28

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_28"/></StgValue>
</operation>

<operation id="633" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:356 %Weights_load_77 = load i14 %Weights_addr_77

]]></Node>
<StgValue><ssdm name="Weights_load_77"/></StgValue>
</operation>

<operation id="634" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:362 %OutPadConv3_load_29 = load i11 %OutPadConv3_addr_29

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_29"/></StgValue>
</operation>

<operation id="635" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:365 %add_ln99_59 = add i10 %p_cast78, i10 306

]]></Node>
<StgValue><ssdm name="add_ln99_59"/></StgValue>
</operation>

<operation id="636" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:366 %zext_ln99_61 = zext i10 %add_ln99_59

]]></Node>
<StgValue><ssdm name="zext_ln99_61"/></StgValue>
</operation>

<operation id="637" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:367 %Weights_addr_78 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_61

]]></Node>
<StgValue><ssdm name="Weights_addr_78"/></StgValue>
</operation>

<operation id="638" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:368 %Weights_load_78 = load i14 %Weights_addr_78

]]></Node>
<StgValue><ssdm name="Weights_load_78"/></StgValue>
</operation>

<operation id="639" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i137:370 %add_ln99_60 = add i11 %zext_ln93_2, i11 984

]]></Node>
<StgValue><ssdm name="add_ln99_60"/></StgValue>
</operation>

<operation id="640" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i137:371 %zext_ln99_62 = zext i11 %add_ln99_60

]]></Node>
<StgValue><ssdm name="zext_ln99_62"/></StgValue>
</operation>

<operation id="641" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:372 %OutPadConv3_addr_30 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_62

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_30"/></StgValue>
</operation>

<operation id="642" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:373 %OutPadConv3_load_30 = load i11 %OutPadConv3_addr_30

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_30"/></StgValue>
</operation>

<operation id="643" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:376 %add_ln99_61 = add i10 %p_cast78, i10 307

]]></Node>
<StgValue><ssdm name="add_ln99_61"/></StgValue>
</operation>

<operation id="644" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:377 %zext_ln99_63 = zext i10 %add_ln99_61

]]></Node>
<StgValue><ssdm name="zext_ln99_63"/></StgValue>
</operation>

<operation id="645" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:378 %Weights_addr_79 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_63

]]></Node>
<StgValue><ssdm name="Weights_addr_79"/></StgValue>
</operation>

<operation id="646" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:379 %Weights_load_79 = load i14 %Weights_addr_79

]]></Node>
<StgValue><ssdm name="Weights_load_79"/></StgValue>
</operation>

<operation id="647" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i137:381 %add_ln99_62 = add i11 %zext_ln93_2, i11 985

]]></Node>
<StgValue><ssdm name="add_ln99_62"/></StgValue>
</operation>

<operation id="648" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i137:382 %zext_ln99_64 = zext i11 %add_ln99_62

]]></Node>
<StgValue><ssdm name="zext_ln99_64"/></StgValue>
</operation>

<operation id="649" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:383 %OutPadConv3_addr_31 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_64

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_31"/></StgValue>
</operation>

<operation id="650" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:384 %OutPadConv3_load_31 = load i11 %OutPadConv3_addr_31

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="651" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:58 %s_86 = fadd i32 %s_85, i32 %mul21_i117_8

]]></Node>
<StgValue><ssdm name="s_86"/></StgValue>
</operation>

<operation id="652" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:303 %mul21_i117_4_4 = fmul i32 %bitcast_ln99_24, i32 %OutPadConv3_load_24

]]></Node>
<StgValue><ssdm name="mul21_i117_4_4"/></StgValue>
</operation>

<operation id="653" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:315 %mul21_i117_5 = fmul i32 %bitcast_ln99_25, i32 %OutPadConv3_load_25

]]></Node>
<StgValue><ssdm name="mul21_i117_5"/></StgValue>
</operation>

<operation id="654" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:327 %mul21_i117_5_1 = fmul i32 %bitcast_ln99_26, i32 %OutPadConv3_load_26

]]></Node>
<StgValue><ssdm name="mul21_i117_5_1"/></StgValue>
</operation>

<operation id="655" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:339 %mul21_i117_5_2 = fmul i32 %bitcast_ln99_27, i32 %OutPadConv3_load_27

]]></Node>
<StgValue><ssdm name="mul21_i117_5_2"/></StgValue>
</operation>

<operation id="656" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:345 %bitcast_ln99_28 = bitcast i32 %Weights_load_76

]]></Node>
<StgValue><ssdm name="bitcast_ln99_28"/></StgValue>
</operation>

<operation id="657" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:351 %mul21_i117_5_3 = fmul i32 %bitcast_ln99_28, i32 %OutPadConv3_load_28

]]></Node>
<StgValue><ssdm name="mul21_i117_5_3"/></StgValue>
</operation>

<operation id="658" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:357 %bitcast_ln99_29 = bitcast i32 %Weights_load_77

]]></Node>
<StgValue><ssdm name="bitcast_ln99_29"/></StgValue>
</operation>

<operation id="659" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:363 %mul21_i117_5_4 = fmul i32 %bitcast_ln99_29, i32 %OutPadConv3_load_29

]]></Node>
<StgValue><ssdm name="mul21_i117_5_4"/></StgValue>
</operation>

<operation id="660" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:368 %Weights_load_78 = load i14 %Weights_addr_78

]]></Node>
<StgValue><ssdm name="Weights_load_78"/></StgValue>
</operation>

<operation id="661" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:373 %OutPadConv3_load_30 = load i11 %OutPadConv3_addr_30

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_30"/></StgValue>
</operation>

<operation id="662" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:379 %Weights_load_79 = load i14 %Weights_addr_79

]]></Node>
<StgValue><ssdm name="Weights_load_79"/></StgValue>
</operation>

<operation id="663" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:384 %OutPadConv3_load_31 = load i11 %OutPadConv3_addr_31

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_31"/></StgValue>
</operation>

<operation id="664" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:387 %add_ln99_63 = add i10 %p_cast78, i10 308

]]></Node>
<StgValue><ssdm name="add_ln99_63"/></StgValue>
</operation>

<operation id="665" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:388 %zext_ln99_65 = zext i10 %add_ln99_63

]]></Node>
<StgValue><ssdm name="zext_ln99_65"/></StgValue>
</operation>

<operation id="666" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:389 %Weights_addr_80 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_65

]]></Node>
<StgValue><ssdm name="Weights_addr_80"/></StgValue>
</operation>

<operation id="667" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:390 %Weights_load_80 = load i14 %Weights_addr_80

]]></Node>
<StgValue><ssdm name="Weights_load_80"/></StgValue>
</operation>

<operation id="668" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i137:392 %add_ln99_64 = add i11 %zext_ln93_2, i11 986

]]></Node>
<StgValue><ssdm name="add_ln99_64"/></StgValue>
</operation>

<operation id="669" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i137:393 %zext_ln99_66 = zext i11 %add_ln99_64

]]></Node>
<StgValue><ssdm name="zext_ln99_66"/></StgValue>
</operation>

<operation id="670" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:394 %OutPadConv3_addr_32 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_66

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_32"/></StgValue>
</operation>

<operation id="671" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:395 %OutPadConv3_load_32 = load i11 %OutPadConv3_addr_32

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_32"/></StgValue>
</operation>

<operation id="672" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:398 %add_ln99_65 = add i10 %p_cast78, i10 309

]]></Node>
<StgValue><ssdm name="add_ln99_65"/></StgValue>
</operation>

<operation id="673" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:399 %zext_ln99_67 = zext i10 %add_ln99_65

]]></Node>
<StgValue><ssdm name="zext_ln99_67"/></StgValue>
</operation>

<operation id="674" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:400 %Weights_addr_81 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_67

]]></Node>
<StgValue><ssdm name="Weights_addr_81"/></StgValue>
</operation>

<operation id="675" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:401 %Weights_load_81 = load i14 %Weights_addr_81

]]></Node>
<StgValue><ssdm name="Weights_load_81"/></StgValue>
</operation>

<operation id="676" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i137:403 %add_ln99_66 = add i11 %zext_ln93_2, i11 987

]]></Node>
<StgValue><ssdm name="add_ln99_66"/></StgValue>
</operation>

<operation id="677" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i137:404 %zext_ln99_68 = zext i11 %add_ln99_66

]]></Node>
<StgValue><ssdm name="zext_ln99_68"/></StgValue>
</operation>

<operation id="678" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:405 %OutPadConv3_addr_33 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_68

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_33"/></StgValue>
</operation>

<operation id="679" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:406 %OutPadConv3_load_33 = load i11 %OutPadConv3_addr_33

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_33"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="680" st_id="18" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:69 %s_87 = fadd i32 %s_86, i32 %mul21_i117_9

]]></Node>
<StgValue><ssdm name="s_87"/></StgValue>
</operation>

<operation id="681" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:327 %mul21_i117_5_1 = fmul i32 %bitcast_ln99_26, i32 %OutPadConv3_load_26

]]></Node>
<StgValue><ssdm name="mul21_i117_5_1"/></StgValue>
</operation>

<operation id="682" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:339 %mul21_i117_5_2 = fmul i32 %bitcast_ln99_27, i32 %OutPadConv3_load_27

]]></Node>
<StgValue><ssdm name="mul21_i117_5_2"/></StgValue>
</operation>

<operation id="683" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:351 %mul21_i117_5_3 = fmul i32 %bitcast_ln99_28, i32 %OutPadConv3_load_28

]]></Node>
<StgValue><ssdm name="mul21_i117_5_3"/></StgValue>
</operation>

<operation id="684" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:363 %mul21_i117_5_4 = fmul i32 %bitcast_ln99_29, i32 %OutPadConv3_load_29

]]></Node>
<StgValue><ssdm name="mul21_i117_5_4"/></StgValue>
</operation>

<operation id="685" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:369 %bitcast_ln99_30 = bitcast i32 %Weights_load_78

]]></Node>
<StgValue><ssdm name="bitcast_ln99_30"/></StgValue>
</operation>

<operation id="686" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:374 %mul21_i117_6 = fmul i32 %bitcast_ln99_30, i32 %OutPadConv3_load_30

]]></Node>
<StgValue><ssdm name="mul21_i117_6"/></StgValue>
</operation>

<operation id="687" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:380 %bitcast_ln99_31 = bitcast i32 %Weights_load_79

]]></Node>
<StgValue><ssdm name="bitcast_ln99_31"/></StgValue>
</operation>

<operation id="688" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:385 %mul21_i117_6_1 = fmul i32 %bitcast_ln99_31, i32 %OutPadConv3_load_31

]]></Node>
<StgValue><ssdm name="mul21_i117_6_1"/></StgValue>
</operation>

<operation id="689" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:390 %Weights_load_80 = load i14 %Weights_addr_80

]]></Node>
<StgValue><ssdm name="Weights_load_80"/></StgValue>
</operation>

<operation id="690" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:395 %OutPadConv3_load_32 = load i11 %OutPadConv3_addr_32

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_32"/></StgValue>
</operation>

<operation id="691" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:401 %Weights_load_81 = load i14 %Weights_addr_81

]]></Node>
<StgValue><ssdm name="Weights_load_81"/></StgValue>
</operation>

<operation id="692" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:406 %OutPadConv3_load_33 = load i11 %OutPadConv3_addr_33

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_33"/></StgValue>
</operation>

<operation id="693" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:409 %add_ln99_67 = add i10 %p_cast78, i10 310

]]></Node>
<StgValue><ssdm name="add_ln99_67"/></StgValue>
</operation>

<operation id="694" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:410 %zext_ln99_69 = zext i10 %add_ln99_67

]]></Node>
<StgValue><ssdm name="zext_ln99_69"/></StgValue>
</operation>

<operation id="695" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:411 %Weights_addr_82 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_69

]]></Node>
<StgValue><ssdm name="Weights_addr_82"/></StgValue>
</operation>

<operation id="696" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:412 %Weights_load_82 = load i14 %Weights_addr_82

]]></Node>
<StgValue><ssdm name="Weights_load_82"/></StgValue>
</operation>

<operation id="697" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i137:414 %add_ln99_68 = add i11 %zext_ln93_2, i11 988

]]></Node>
<StgValue><ssdm name="add_ln99_68"/></StgValue>
</operation>

<operation id="698" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i137:415 %zext_ln99_70 = zext i11 %add_ln99_68

]]></Node>
<StgValue><ssdm name="zext_ln99_70"/></StgValue>
</operation>

<operation id="699" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:416 %OutPadConv3_addr_34 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_70

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_34"/></StgValue>
</operation>

<operation id="700" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:417 %OutPadConv3_load_34 = load i11 %OutPadConv3_addr_34

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_34"/></StgValue>
</operation>

<operation id="701" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:420 %add_ln99_69 = add i10 %p_cast78, i10 311

]]></Node>
<StgValue><ssdm name="add_ln99_69"/></StgValue>
</operation>

<operation id="702" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:421 %zext_ln99_71 = zext i10 %add_ln99_69

]]></Node>
<StgValue><ssdm name="zext_ln99_71"/></StgValue>
</operation>

<operation id="703" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:422 %Weights_addr_83 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_71

]]></Node>
<StgValue><ssdm name="Weights_addr_83"/></StgValue>
</operation>

<operation id="704" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:423 %Weights_load_83 = load i14 %Weights_addr_83

]]></Node>
<StgValue><ssdm name="Weights_load_83"/></StgValue>
</operation>

<operation id="705" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i137:425 %add_ln99_70 = add i11 %zext_ln93_2, i11 1148

]]></Node>
<StgValue><ssdm name="add_ln99_70"/></StgValue>
</operation>

<operation id="706" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i137:426 %zext_ln99_72 = zext i11 %add_ln99_70

]]></Node>
<StgValue><ssdm name="zext_ln99_72"/></StgValue>
</operation>

<operation id="707" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:427 %OutPadConv3_addr_35 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_72

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_35"/></StgValue>
</operation>

<operation id="708" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:428 %OutPadConv3_load_35 = load i11 %OutPadConv3_addr_35

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_35"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="709" st_id="19" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:69 %s_87 = fadd i32 %s_86, i32 %mul21_i117_9

]]></Node>
<StgValue><ssdm name="s_87"/></StgValue>
</operation>

<operation id="710" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:351 %mul21_i117_5_3 = fmul i32 %bitcast_ln99_28, i32 %OutPadConv3_load_28

]]></Node>
<StgValue><ssdm name="mul21_i117_5_3"/></StgValue>
</operation>

<operation id="711" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:363 %mul21_i117_5_4 = fmul i32 %bitcast_ln99_29, i32 %OutPadConv3_load_29

]]></Node>
<StgValue><ssdm name="mul21_i117_5_4"/></StgValue>
</operation>

<operation id="712" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:374 %mul21_i117_6 = fmul i32 %bitcast_ln99_30, i32 %OutPadConv3_load_30

]]></Node>
<StgValue><ssdm name="mul21_i117_6"/></StgValue>
</operation>

<operation id="713" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:385 %mul21_i117_6_1 = fmul i32 %bitcast_ln99_31, i32 %OutPadConv3_load_31

]]></Node>
<StgValue><ssdm name="mul21_i117_6_1"/></StgValue>
</operation>

<operation id="714" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:391 %bitcast_ln99_32 = bitcast i32 %Weights_load_80

]]></Node>
<StgValue><ssdm name="bitcast_ln99_32"/></StgValue>
</operation>

<operation id="715" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:396 %mul21_i117_6_2 = fmul i32 %bitcast_ln99_32, i32 %OutPadConv3_load_32

]]></Node>
<StgValue><ssdm name="mul21_i117_6_2"/></StgValue>
</operation>

<operation id="716" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:402 %bitcast_ln99_33 = bitcast i32 %Weights_load_81

]]></Node>
<StgValue><ssdm name="bitcast_ln99_33"/></StgValue>
</operation>

<operation id="717" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:407 %mul21_i117_6_3 = fmul i32 %bitcast_ln99_33, i32 %OutPadConv3_load_33

]]></Node>
<StgValue><ssdm name="mul21_i117_6_3"/></StgValue>
</operation>

<operation id="718" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:412 %Weights_load_82 = load i14 %Weights_addr_82

]]></Node>
<StgValue><ssdm name="Weights_load_82"/></StgValue>
</operation>

<operation id="719" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:417 %OutPadConv3_load_34 = load i11 %OutPadConv3_addr_34

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_34"/></StgValue>
</operation>

<operation id="720" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:423 %Weights_load_83 = load i14 %Weights_addr_83

]]></Node>
<StgValue><ssdm name="Weights_load_83"/></StgValue>
</operation>

<operation id="721" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:428 %OutPadConv3_load_35 = load i11 %OutPadConv3_addr_35

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_35"/></StgValue>
</operation>

<operation id="722" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:431 %add_ln99_71 = add i10 %p_cast78, i10 312

]]></Node>
<StgValue><ssdm name="add_ln99_71"/></StgValue>
</operation>

<operation id="723" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:432 %zext_ln99_73 = zext i10 %add_ln99_71

]]></Node>
<StgValue><ssdm name="zext_ln99_73"/></StgValue>
</operation>

<operation id="724" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:433 %Weights_addr_84 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_73

]]></Node>
<StgValue><ssdm name="Weights_addr_84"/></StgValue>
</operation>

<operation id="725" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:434 %Weights_load_84 = load i14 %Weights_addr_84

]]></Node>
<StgValue><ssdm name="Weights_load_84"/></StgValue>
</operation>

<operation id="726" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i137:436 %add_ln99_72 = add i11 %zext_ln93_2, i11 1149

]]></Node>
<StgValue><ssdm name="add_ln99_72"/></StgValue>
</operation>

<operation id="727" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i137:437 %zext_ln99_74 = zext i11 %add_ln99_72

]]></Node>
<StgValue><ssdm name="zext_ln99_74"/></StgValue>
</operation>

<operation id="728" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:438 %OutPadConv3_addr_36 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_74

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_36"/></StgValue>
</operation>

<operation id="729" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:439 %OutPadConv3_load_36 = load i11 %OutPadConv3_addr_36

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_36"/></StgValue>
</operation>

<operation id="730" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:442 %add_ln99_73 = add i10 %p_cast78, i10 313

]]></Node>
<StgValue><ssdm name="add_ln99_73"/></StgValue>
</operation>

<operation id="731" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:443 %zext_ln99_75 = zext i10 %add_ln99_73

]]></Node>
<StgValue><ssdm name="zext_ln99_75"/></StgValue>
</operation>

<operation id="732" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:444 %Weights_addr_85 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_75

]]></Node>
<StgValue><ssdm name="Weights_addr_85"/></StgValue>
</operation>

<operation id="733" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:445 %Weights_load_85 = load i14 %Weights_addr_85

]]></Node>
<StgValue><ssdm name="Weights_load_85"/></StgValue>
</operation>

<operation id="734" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i137:447 %add_ln99_74 = add i11 %zext_ln93_2, i11 1150

]]></Node>
<StgValue><ssdm name="add_ln99_74"/></StgValue>
</operation>

<operation id="735" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i137:448 %zext_ln99_76 = zext i11 %add_ln99_74

]]></Node>
<StgValue><ssdm name="zext_ln99_76"/></StgValue>
</operation>

<operation id="736" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:449 %OutPadConv3_addr_37 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_76

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_37"/></StgValue>
</operation>

<operation id="737" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:450 %OutPadConv3_load_37 = load i11 %OutPadConv3_addr_37

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_37"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="738" st_id="20" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:69 %s_87 = fadd i32 %s_86, i32 %mul21_i117_9

]]></Node>
<StgValue><ssdm name="s_87"/></StgValue>
</operation>

<operation id="739" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:374 %mul21_i117_6 = fmul i32 %bitcast_ln99_30, i32 %OutPadConv3_load_30

]]></Node>
<StgValue><ssdm name="mul21_i117_6"/></StgValue>
</operation>

<operation id="740" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:385 %mul21_i117_6_1 = fmul i32 %bitcast_ln99_31, i32 %OutPadConv3_load_31

]]></Node>
<StgValue><ssdm name="mul21_i117_6_1"/></StgValue>
</operation>

<operation id="741" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:396 %mul21_i117_6_2 = fmul i32 %bitcast_ln99_32, i32 %OutPadConv3_load_32

]]></Node>
<StgValue><ssdm name="mul21_i117_6_2"/></StgValue>
</operation>

<operation id="742" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:407 %mul21_i117_6_3 = fmul i32 %bitcast_ln99_33, i32 %OutPadConv3_load_33

]]></Node>
<StgValue><ssdm name="mul21_i117_6_3"/></StgValue>
</operation>

<operation id="743" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:413 %bitcast_ln99_34 = bitcast i32 %Weights_load_82

]]></Node>
<StgValue><ssdm name="bitcast_ln99_34"/></StgValue>
</operation>

<operation id="744" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:418 %mul21_i117_6_4 = fmul i32 %bitcast_ln99_34, i32 %OutPadConv3_load_34

]]></Node>
<StgValue><ssdm name="mul21_i117_6_4"/></StgValue>
</operation>

<operation id="745" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:424 %bitcast_ln99_35 = bitcast i32 %Weights_load_83

]]></Node>
<StgValue><ssdm name="bitcast_ln99_35"/></StgValue>
</operation>

<operation id="746" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:429 %mul21_i117_7 = fmul i32 %bitcast_ln99_35, i32 %OutPadConv3_load_35

]]></Node>
<StgValue><ssdm name="mul21_i117_7"/></StgValue>
</operation>

<operation id="747" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:434 %Weights_load_84 = load i14 %Weights_addr_84

]]></Node>
<StgValue><ssdm name="Weights_load_84"/></StgValue>
</operation>

<operation id="748" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:439 %OutPadConv3_load_36 = load i11 %OutPadConv3_addr_36

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_36"/></StgValue>
</operation>

<operation id="749" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:445 %Weights_load_85 = load i14 %Weights_addr_85

]]></Node>
<StgValue><ssdm name="Weights_load_85"/></StgValue>
</operation>

<operation id="750" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:450 %OutPadConv3_load_37 = load i11 %OutPadConv3_addr_37

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_37"/></StgValue>
</operation>

<operation id="751" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:453 %add_ln99_75 = add i10 %p_cast78, i10 314

]]></Node>
<StgValue><ssdm name="add_ln99_75"/></StgValue>
</operation>

<operation id="752" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:454 %zext_ln99_77 = zext i10 %add_ln99_75

]]></Node>
<StgValue><ssdm name="zext_ln99_77"/></StgValue>
</operation>

<operation id="753" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:455 %Weights_addr_86 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_77

]]></Node>
<StgValue><ssdm name="Weights_addr_86"/></StgValue>
</operation>

<operation id="754" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:456 %Weights_load_86 = load i14 %Weights_addr_86

]]></Node>
<StgValue><ssdm name="Weights_load_86"/></StgValue>
</operation>

<operation id="755" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i137:458 %add_ln99_76 = add i11 %zext_ln93_2, i11 1151

]]></Node>
<StgValue><ssdm name="add_ln99_76"/></StgValue>
</operation>

<operation id="756" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i137:459 %zext_ln99_78 = zext i11 %add_ln99_76

]]></Node>
<StgValue><ssdm name="zext_ln99_78"/></StgValue>
</operation>

<operation id="757" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:460 %OutPadConv3_addr_38 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_78

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_38"/></StgValue>
</operation>

<operation id="758" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:461 %OutPadConv3_load_38 = load i11 %OutPadConv3_addr_38

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_38"/></StgValue>
</operation>

<operation id="759" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:464 %add_ln99_77 = add i10 %p_cast78, i10 315

]]></Node>
<StgValue><ssdm name="add_ln99_77"/></StgValue>
</operation>

<operation id="760" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:465 %zext_ln99_79 = zext i10 %add_ln99_77

]]></Node>
<StgValue><ssdm name="zext_ln99_79"/></StgValue>
</operation>

<operation id="761" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:466 %Weights_addr_87 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_79

]]></Node>
<StgValue><ssdm name="Weights_addr_87"/></StgValue>
</operation>

<operation id="762" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:467 %Weights_load_87 = load i14 %Weights_addr_87

]]></Node>
<StgValue><ssdm name="Weights_load_87"/></StgValue>
</operation>

<operation id="763" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i137:469 %add_ln99_78 = add i11 %zext_ln93_2, i11 1152

]]></Node>
<StgValue><ssdm name="add_ln99_78"/></StgValue>
</operation>

<operation id="764" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i137:470 %zext_ln99_80 = zext i11 %add_ln99_78

]]></Node>
<StgValue><ssdm name="zext_ln99_80"/></StgValue>
</operation>

<operation id="765" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:471 %OutPadConv3_addr_39 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_80

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_39"/></StgValue>
</operation>

<operation id="766" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:472 %OutPadConv3_load_39 = load i11 %OutPadConv3_addr_39

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_39"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="767" st_id="21" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:69 %s_87 = fadd i32 %s_86, i32 %mul21_i117_9

]]></Node>
<StgValue><ssdm name="s_87"/></StgValue>
</operation>

<operation id="768" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:396 %mul21_i117_6_2 = fmul i32 %bitcast_ln99_32, i32 %OutPadConv3_load_32

]]></Node>
<StgValue><ssdm name="mul21_i117_6_2"/></StgValue>
</operation>

<operation id="769" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:407 %mul21_i117_6_3 = fmul i32 %bitcast_ln99_33, i32 %OutPadConv3_load_33

]]></Node>
<StgValue><ssdm name="mul21_i117_6_3"/></StgValue>
</operation>

<operation id="770" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:418 %mul21_i117_6_4 = fmul i32 %bitcast_ln99_34, i32 %OutPadConv3_load_34

]]></Node>
<StgValue><ssdm name="mul21_i117_6_4"/></StgValue>
</operation>

<operation id="771" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:429 %mul21_i117_7 = fmul i32 %bitcast_ln99_35, i32 %OutPadConv3_load_35

]]></Node>
<StgValue><ssdm name="mul21_i117_7"/></StgValue>
</operation>

<operation id="772" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:435 %bitcast_ln99_36 = bitcast i32 %Weights_load_84

]]></Node>
<StgValue><ssdm name="bitcast_ln99_36"/></StgValue>
</operation>

<operation id="773" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:440 %mul21_i117_7_1 = fmul i32 %bitcast_ln99_36, i32 %OutPadConv3_load_36

]]></Node>
<StgValue><ssdm name="mul21_i117_7_1"/></StgValue>
</operation>

<operation id="774" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:446 %bitcast_ln99_37 = bitcast i32 %Weights_load_85

]]></Node>
<StgValue><ssdm name="bitcast_ln99_37"/></StgValue>
</operation>

<operation id="775" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:451 %mul21_i117_7_2 = fmul i32 %bitcast_ln99_37, i32 %OutPadConv3_load_37

]]></Node>
<StgValue><ssdm name="mul21_i117_7_2"/></StgValue>
</operation>

<operation id="776" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:456 %Weights_load_86 = load i14 %Weights_addr_86

]]></Node>
<StgValue><ssdm name="Weights_load_86"/></StgValue>
</operation>

<operation id="777" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:461 %OutPadConv3_load_38 = load i11 %OutPadConv3_addr_38

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_38"/></StgValue>
</operation>

<operation id="778" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:467 %Weights_load_87 = load i14 %Weights_addr_87

]]></Node>
<StgValue><ssdm name="Weights_load_87"/></StgValue>
</operation>

<operation id="779" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i137:472 %OutPadConv3_load_39 = load i11 %OutPadConv3_addr_39

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_39"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="780" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:80 %s_88 = fadd i32 %s_87, i32 %mul21_i117_10

]]></Node>
<StgValue><ssdm name="s_88"/></StgValue>
</operation>

<operation id="781" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:418 %mul21_i117_6_4 = fmul i32 %bitcast_ln99_34, i32 %OutPadConv3_load_34

]]></Node>
<StgValue><ssdm name="mul21_i117_6_4"/></StgValue>
</operation>

<operation id="782" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:429 %mul21_i117_7 = fmul i32 %bitcast_ln99_35, i32 %OutPadConv3_load_35

]]></Node>
<StgValue><ssdm name="mul21_i117_7"/></StgValue>
</operation>

<operation id="783" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:440 %mul21_i117_7_1 = fmul i32 %bitcast_ln99_36, i32 %OutPadConv3_load_36

]]></Node>
<StgValue><ssdm name="mul21_i117_7_1"/></StgValue>
</operation>

<operation id="784" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:451 %mul21_i117_7_2 = fmul i32 %bitcast_ln99_37, i32 %OutPadConv3_load_37

]]></Node>
<StgValue><ssdm name="mul21_i117_7_2"/></StgValue>
</operation>

<operation id="785" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:457 %bitcast_ln99_38 = bitcast i32 %Weights_load_86

]]></Node>
<StgValue><ssdm name="bitcast_ln99_38"/></StgValue>
</operation>

<operation id="786" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:462 %mul21_i117_7_3 = fmul i32 %bitcast_ln99_38, i32 %OutPadConv3_load_38

]]></Node>
<StgValue><ssdm name="mul21_i117_7_3"/></StgValue>
</operation>

<operation id="787" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:468 %bitcast_ln99_39 = bitcast i32 %Weights_load_87

]]></Node>
<StgValue><ssdm name="bitcast_ln99_39"/></StgValue>
</operation>

<operation id="788" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:473 %mul21_i117_7_4 = fmul i32 %bitcast_ln99_39, i32 %OutPadConv3_load_39

]]></Node>
<StgValue><ssdm name="mul21_i117_7_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="789" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:80 %s_88 = fadd i32 %s_87, i32 %mul21_i117_10

]]></Node>
<StgValue><ssdm name="s_88"/></StgValue>
</operation>

<operation id="790" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:440 %mul21_i117_7_1 = fmul i32 %bitcast_ln99_36, i32 %OutPadConv3_load_36

]]></Node>
<StgValue><ssdm name="mul21_i117_7_1"/></StgValue>
</operation>

<operation id="791" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:451 %mul21_i117_7_2 = fmul i32 %bitcast_ln99_37, i32 %OutPadConv3_load_37

]]></Node>
<StgValue><ssdm name="mul21_i117_7_2"/></StgValue>
</operation>

<operation id="792" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:462 %mul21_i117_7_3 = fmul i32 %bitcast_ln99_38, i32 %OutPadConv3_load_38

]]></Node>
<StgValue><ssdm name="mul21_i117_7_3"/></StgValue>
</operation>

<operation id="793" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:473 %mul21_i117_7_4 = fmul i32 %bitcast_ln99_39, i32 %OutPadConv3_load_39

]]></Node>
<StgValue><ssdm name="mul21_i117_7_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="794" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:80 %s_88 = fadd i32 %s_87, i32 %mul21_i117_10

]]></Node>
<StgValue><ssdm name="s_88"/></StgValue>
</operation>

<operation id="795" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:462 %mul21_i117_7_3 = fmul i32 %bitcast_ln99_38, i32 %OutPadConv3_load_38

]]></Node>
<StgValue><ssdm name="mul21_i117_7_3"/></StgValue>
</operation>

<operation id="796" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:473 %mul21_i117_7_4 = fmul i32 %bitcast_ln99_39, i32 %OutPadConv3_load_39

]]></Node>
<StgValue><ssdm name="mul21_i117_7_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="797" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:80 %s_88 = fadd i32 %s_87, i32 %mul21_i117_10

]]></Node>
<StgValue><ssdm name="s_88"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="798" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:91 %s_89 = fadd i32 %s_88, i32 %mul21_i117_1

]]></Node>
<StgValue><ssdm name="s_89"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="799" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:91 %s_89 = fadd i32 %s_88, i32 %mul21_i117_1

]]></Node>
<StgValue><ssdm name="s_89"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="800" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:91 %s_89 = fadd i32 %s_88, i32 %mul21_i117_1

]]></Node>
<StgValue><ssdm name="s_89"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="801" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:91 %s_89 = fadd i32 %s_88, i32 %mul21_i117_1

]]></Node>
<StgValue><ssdm name="s_89"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="802" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:104 %s_90 = fadd i32 %s_89, i32 %mul21_i117_1_1

]]></Node>
<StgValue><ssdm name="s_90"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="803" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:104 %s_90 = fadd i32 %s_89, i32 %mul21_i117_1_1

]]></Node>
<StgValue><ssdm name="s_90"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="804" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:104 %s_90 = fadd i32 %s_89, i32 %mul21_i117_1_1

]]></Node>
<StgValue><ssdm name="s_90"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="805" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:104 %s_90 = fadd i32 %s_89, i32 %mul21_i117_1_1

]]></Node>
<StgValue><ssdm name="s_90"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="806" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:117 %s_91 = fadd i32 %s_90, i32 %mul21_i117_1_2

]]></Node>
<StgValue><ssdm name="s_91"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="807" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:117 %s_91 = fadd i32 %s_90, i32 %mul21_i117_1_2

]]></Node>
<StgValue><ssdm name="s_91"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="808" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:117 %s_91 = fadd i32 %s_90, i32 %mul21_i117_1_2

]]></Node>
<StgValue><ssdm name="s_91"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="809" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:117 %s_91 = fadd i32 %s_90, i32 %mul21_i117_1_2

]]></Node>
<StgValue><ssdm name="s_91"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="810" st_id="38" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:128 %s_92 = fadd i32 %s_91, i32 %mul21_i117_1_3

]]></Node>
<StgValue><ssdm name="s_92"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="811" st_id="39" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:128 %s_92 = fadd i32 %s_91, i32 %mul21_i117_1_3

]]></Node>
<StgValue><ssdm name="s_92"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="812" st_id="40" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:128 %s_92 = fadd i32 %s_91, i32 %mul21_i117_1_3

]]></Node>
<StgValue><ssdm name="s_92"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="813" st_id="41" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:128 %s_92 = fadd i32 %s_91, i32 %mul21_i117_1_3

]]></Node>
<StgValue><ssdm name="s_92"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="814" st_id="42" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:139 %s_93 = fadd i32 %s_92, i32 %mul21_i117_1_4

]]></Node>
<StgValue><ssdm name="s_93"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="815" st_id="43" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:139 %s_93 = fadd i32 %s_92, i32 %mul21_i117_1_4

]]></Node>
<StgValue><ssdm name="s_93"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="816" st_id="44" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:139 %s_93 = fadd i32 %s_92, i32 %mul21_i117_1_4

]]></Node>
<StgValue><ssdm name="s_93"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="817" st_id="45" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:139 %s_93 = fadd i32 %s_92, i32 %mul21_i117_1_4

]]></Node>
<StgValue><ssdm name="s_93"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="818" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:150 %s_94 = fadd i32 %s_93, i32 %mul21_i117_2

]]></Node>
<StgValue><ssdm name="s_94"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="819" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:150 %s_94 = fadd i32 %s_93, i32 %mul21_i117_2

]]></Node>
<StgValue><ssdm name="s_94"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="820" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:150 %s_94 = fadd i32 %s_93, i32 %mul21_i117_2

]]></Node>
<StgValue><ssdm name="s_94"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="821" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:150 %s_94 = fadd i32 %s_93, i32 %mul21_i117_2

]]></Node>
<StgValue><ssdm name="s_94"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="822" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:161 %s_95 = fadd i32 %s_94, i32 %mul21_i117_2_1

]]></Node>
<StgValue><ssdm name="s_95"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="823" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:161 %s_95 = fadd i32 %s_94, i32 %mul21_i117_2_1

]]></Node>
<StgValue><ssdm name="s_95"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="824" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:161 %s_95 = fadd i32 %s_94, i32 %mul21_i117_2_1

]]></Node>
<StgValue><ssdm name="s_95"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="825" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:161 %s_95 = fadd i32 %s_94, i32 %mul21_i117_2_1

]]></Node>
<StgValue><ssdm name="s_95"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="826" st_id="54" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:172 %s_96 = fadd i32 %s_95, i32 %mul21_i117_2_2

]]></Node>
<StgValue><ssdm name="s_96"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="827" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:172 %s_96 = fadd i32 %s_95, i32 %mul21_i117_2_2

]]></Node>
<StgValue><ssdm name="s_96"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="828" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:172 %s_96 = fadd i32 %s_95, i32 %mul21_i117_2_2

]]></Node>
<StgValue><ssdm name="s_96"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="829" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:172 %s_96 = fadd i32 %s_95, i32 %mul21_i117_2_2

]]></Node>
<StgValue><ssdm name="s_96"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="830" st_id="58" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:183 %s_97 = fadd i32 %s_96, i32 %mul21_i117_2_3

]]></Node>
<StgValue><ssdm name="s_97"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="831" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:183 %s_97 = fadd i32 %s_96, i32 %mul21_i117_2_3

]]></Node>
<StgValue><ssdm name="s_97"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="832" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:183 %s_97 = fadd i32 %s_96, i32 %mul21_i117_2_3

]]></Node>
<StgValue><ssdm name="s_97"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="833" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:183 %s_97 = fadd i32 %s_96, i32 %mul21_i117_2_3

]]></Node>
<StgValue><ssdm name="s_97"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="834" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:194 %s_98 = fadd i32 %s_97, i32 %mul21_i117_2_4

]]></Node>
<StgValue><ssdm name="s_98"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="835" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:194 %s_98 = fadd i32 %s_97, i32 %mul21_i117_2_4

]]></Node>
<StgValue><ssdm name="s_98"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="836" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:194 %s_98 = fadd i32 %s_97, i32 %mul21_i117_2_4

]]></Node>
<StgValue><ssdm name="s_98"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="837" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:194 %s_98 = fadd i32 %s_97, i32 %mul21_i117_2_4

]]></Node>
<StgValue><ssdm name="s_98"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="838" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:205 %s_99 = fadd i32 %s_98, i32 %mul21_i117_3

]]></Node>
<StgValue><ssdm name="s_99"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="839" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:205 %s_99 = fadd i32 %s_98, i32 %mul21_i117_3

]]></Node>
<StgValue><ssdm name="s_99"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="840" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:205 %s_99 = fadd i32 %s_98, i32 %mul21_i117_3

]]></Node>
<StgValue><ssdm name="s_99"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="841" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:205 %s_99 = fadd i32 %s_98, i32 %mul21_i117_3

]]></Node>
<StgValue><ssdm name="s_99"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="842" st_id="70" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:216 %s_100 = fadd i32 %s_99, i32 %mul21_i117_3_1

]]></Node>
<StgValue><ssdm name="s_100"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="843" st_id="71" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:216 %s_100 = fadd i32 %s_99, i32 %mul21_i117_3_1

]]></Node>
<StgValue><ssdm name="s_100"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="844" st_id="72" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:216 %s_100 = fadd i32 %s_99, i32 %mul21_i117_3_1

]]></Node>
<StgValue><ssdm name="s_100"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="845" st_id="73" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:216 %s_100 = fadd i32 %s_99, i32 %mul21_i117_3_1

]]></Node>
<StgValue><ssdm name="s_100"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="846" st_id="74" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:227 %s_101 = fadd i32 %s_100, i32 %mul21_i117_3_2

]]></Node>
<StgValue><ssdm name="s_101"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="847" st_id="75" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:227 %s_101 = fadd i32 %s_100, i32 %mul21_i117_3_2

]]></Node>
<StgValue><ssdm name="s_101"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="848" st_id="76" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:227 %s_101 = fadd i32 %s_100, i32 %mul21_i117_3_2

]]></Node>
<StgValue><ssdm name="s_101"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="849" st_id="77" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:227 %s_101 = fadd i32 %s_100, i32 %mul21_i117_3_2

]]></Node>
<StgValue><ssdm name="s_101"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="850" st_id="78" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:238 %s_102 = fadd i32 %s_101, i32 %mul21_i117_3_3

]]></Node>
<StgValue><ssdm name="s_102"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="851" st_id="79" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:238 %s_102 = fadd i32 %s_101, i32 %mul21_i117_3_3

]]></Node>
<StgValue><ssdm name="s_102"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="852" st_id="80" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:238 %s_102 = fadd i32 %s_101, i32 %mul21_i117_3_3

]]></Node>
<StgValue><ssdm name="s_102"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="853" st_id="81" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:238 %s_102 = fadd i32 %s_101, i32 %mul21_i117_3_3

]]></Node>
<StgValue><ssdm name="s_102"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="854" st_id="82" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:249 %s_103 = fadd i32 %s_102, i32 %mul21_i117_3_4

]]></Node>
<StgValue><ssdm name="s_103"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="855" st_id="83" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:249 %s_103 = fadd i32 %s_102, i32 %mul21_i117_3_4

]]></Node>
<StgValue><ssdm name="s_103"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="856" st_id="84" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:249 %s_103 = fadd i32 %s_102, i32 %mul21_i117_3_4

]]></Node>
<StgValue><ssdm name="s_103"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="857" st_id="85" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:249 %s_103 = fadd i32 %s_102, i32 %mul21_i117_3_4

]]></Node>
<StgValue><ssdm name="s_103"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="858" st_id="86" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:260 %s_104 = fadd i32 %s_103, i32 %mul21_i117_4

]]></Node>
<StgValue><ssdm name="s_104"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="859" st_id="87" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:260 %s_104 = fadd i32 %s_103, i32 %mul21_i117_4

]]></Node>
<StgValue><ssdm name="s_104"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="860" st_id="88" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:260 %s_104 = fadd i32 %s_103, i32 %mul21_i117_4

]]></Node>
<StgValue><ssdm name="s_104"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="861" st_id="89" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:260 %s_104 = fadd i32 %s_103, i32 %mul21_i117_4

]]></Node>
<StgValue><ssdm name="s_104"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="862" st_id="90" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:271 %s_105 = fadd i32 %s_104, i32 %mul21_i117_4_1

]]></Node>
<StgValue><ssdm name="s_105"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="863" st_id="91" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:271 %s_105 = fadd i32 %s_104, i32 %mul21_i117_4_1

]]></Node>
<StgValue><ssdm name="s_105"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="864" st_id="92" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:271 %s_105 = fadd i32 %s_104, i32 %mul21_i117_4_1

]]></Node>
<StgValue><ssdm name="s_105"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="865" st_id="93" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:271 %s_105 = fadd i32 %s_104, i32 %mul21_i117_4_1

]]></Node>
<StgValue><ssdm name="s_105"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="866" st_id="94" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:282 %s_106 = fadd i32 %s_105, i32 %mul21_i117_4_2

]]></Node>
<StgValue><ssdm name="s_106"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="867" st_id="95" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:282 %s_106 = fadd i32 %s_105, i32 %mul21_i117_4_2

]]></Node>
<StgValue><ssdm name="s_106"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="868" st_id="96" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:282 %s_106 = fadd i32 %s_105, i32 %mul21_i117_4_2

]]></Node>
<StgValue><ssdm name="s_106"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="869" st_id="97" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:282 %s_106 = fadd i32 %s_105, i32 %mul21_i117_4_2

]]></Node>
<StgValue><ssdm name="s_106"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="870" st_id="98" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:293 %s_107 = fadd i32 %s_106, i32 %mul21_i117_4_3

]]></Node>
<StgValue><ssdm name="s_107"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="871" st_id="99" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:293 %s_107 = fadd i32 %s_106, i32 %mul21_i117_4_3

]]></Node>
<StgValue><ssdm name="s_107"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="872" st_id="100" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:293 %s_107 = fadd i32 %s_106, i32 %mul21_i117_4_3

]]></Node>
<StgValue><ssdm name="s_107"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="873" st_id="101" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:293 %s_107 = fadd i32 %s_106, i32 %mul21_i117_4_3

]]></Node>
<StgValue><ssdm name="s_107"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="874" st_id="102" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:304 %s_108 = fadd i32 %s_107, i32 %mul21_i117_4_4

]]></Node>
<StgValue><ssdm name="s_108"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="875" st_id="103" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:304 %s_108 = fadd i32 %s_107, i32 %mul21_i117_4_4

]]></Node>
<StgValue><ssdm name="s_108"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="876" st_id="104" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:304 %s_108 = fadd i32 %s_107, i32 %mul21_i117_4_4

]]></Node>
<StgValue><ssdm name="s_108"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="877" st_id="105" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:304 %s_108 = fadd i32 %s_107, i32 %mul21_i117_4_4

]]></Node>
<StgValue><ssdm name="s_108"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="878" st_id="106" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:316 %s_109 = fadd i32 %s_108, i32 %mul21_i117_5

]]></Node>
<StgValue><ssdm name="s_109"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="879" st_id="107" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:316 %s_109 = fadd i32 %s_108, i32 %mul21_i117_5

]]></Node>
<StgValue><ssdm name="s_109"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="880" st_id="108" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:316 %s_109 = fadd i32 %s_108, i32 %mul21_i117_5

]]></Node>
<StgValue><ssdm name="s_109"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="881" st_id="109" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:316 %s_109 = fadd i32 %s_108, i32 %mul21_i117_5

]]></Node>
<StgValue><ssdm name="s_109"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="882" st_id="110" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:328 %s_110 = fadd i32 %s_109, i32 %mul21_i117_5_1

]]></Node>
<StgValue><ssdm name="s_110"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="883" st_id="111" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:328 %s_110 = fadd i32 %s_109, i32 %mul21_i117_5_1

]]></Node>
<StgValue><ssdm name="s_110"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="884" st_id="112" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:328 %s_110 = fadd i32 %s_109, i32 %mul21_i117_5_1

]]></Node>
<StgValue><ssdm name="s_110"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="885" st_id="113" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:328 %s_110 = fadd i32 %s_109, i32 %mul21_i117_5_1

]]></Node>
<StgValue><ssdm name="s_110"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="886" st_id="114" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:340 %s_111 = fadd i32 %s_110, i32 %mul21_i117_5_2

]]></Node>
<StgValue><ssdm name="s_111"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="887" st_id="115" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:340 %s_111 = fadd i32 %s_110, i32 %mul21_i117_5_2

]]></Node>
<StgValue><ssdm name="s_111"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="888" st_id="116" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:340 %s_111 = fadd i32 %s_110, i32 %mul21_i117_5_2

]]></Node>
<StgValue><ssdm name="s_111"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="889" st_id="117" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:340 %s_111 = fadd i32 %s_110, i32 %mul21_i117_5_2

]]></Node>
<StgValue><ssdm name="s_111"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="890" st_id="118" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:352 %s_112 = fadd i32 %s_111, i32 %mul21_i117_5_3

]]></Node>
<StgValue><ssdm name="s_112"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="891" st_id="119" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:352 %s_112 = fadd i32 %s_111, i32 %mul21_i117_5_3

]]></Node>
<StgValue><ssdm name="s_112"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="892" st_id="120" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:352 %s_112 = fadd i32 %s_111, i32 %mul21_i117_5_3

]]></Node>
<StgValue><ssdm name="s_112"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="893" st_id="121" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:352 %s_112 = fadd i32 %s_111, i32 %mul21_i117_5_3

]]></Node>
<StgValue><ssdm name="s_112"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="894" st_id="122" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:364 %s_113 = fadd i32 %s_112, i32 %mul21_i117_5_4

]]></Node>
<StgValue><ssdm name="s_113"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="895" st_id="123" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:364 %s_113 = fadd i32 %s_112, i32 %mul21_i117_5_4

]]></Node>
<StgValue><ssdm name="s_113"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="896" st_id="124" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:364 %s_113 = fadd i32 %s_112, i32 %mul21_i117_5_4

]]></Node>
<StgValue><ssdm name="s_113"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="897" st_id="125" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:364 %s_113 = fadd i32 %s_112, i32 %mul21_i117_5_4

]]></Node>
<StgValue><ssdm name="s_113"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="898" st_id="126" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:375 %s_114 = fadd i32 %s_113, i32 %mul21_i117_6

]]></Node>
<StgValue><ssdm name="s_114"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="899" st_id="127" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:375 %s_114 = fadd i32 %s_113, i32 %mul21_i117_6

]]></Node>
<StgValue><ssdm name="s_114"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="900" st_id="128" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:375 %s_114 = fadd i32 %s_113, i32 %mul21_i117_6

]]></Node>
<StgValue><ssdm name="s_114"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="901" st_id="129" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:375 %s_114 = fadd i32 %s_113, i32 %mul21_i117_6

]]></Node>
<StgValue><ssdm name="s_114"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="902" st_id="130" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:386 %s_115 = fadd i32 %s_114, i32 %mul21_i117_6_1

]]></Node>
<StgValue><ssdm name="s_115"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="903" st_id="131" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:386 %s_115 = fadd i32 %s_114, i32 %mul21_i117_6_1

]]></Node>
<StgValue><ssdm name="s_115"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="904" st_id="132" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:386 %s_115 = fadd i32 %s_114, i32 %mul21_i117_6_1

]]></Node>
<StgValue><ssdm name="s_115"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="905" st_id="133" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:386 %s_115 = fadd i32 %s_114, i32 %mul21_i117_6_1

]]></Node>
<StgValue><ssdm name="s_115"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="906" st_id="134" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:397 %s_116 = fadd i32 %s_115, i32 %mul21_i117_6_2

]]></Node>
<StgValue><ssdm name="s_116"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="907" st_id="135" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:397 %s_116 = fadd i32 %s_115, i32 %mul21_i117_6_2

]]></Node>
<StgValue><ssdm name="s_116"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="908" st_id="136" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:397 %s_116 = fadd i32 %s_115, i32 %mul21_i117_6_2

]]></Node>
<StgValue><ssdm name="s_116"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="909" st_id="137" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:397 %s_116 = fadd i32 %s_115, i32 %mul21_i117_6_2

]]></Node>
<StgValue><ssdm name="s_116"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="910" st_id="138" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:408 %s_117 = fadd i32 %s_116, i32 %mul21_i117_6_3

]]></Node>
<StgValue><ssdm name="s_117"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="911" st_id="139" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:408 %s_117 = fadd i32 %s_116, i32 %mul21_i117_6_3

]]></Node>
<StgValue><ssdm name="s_117"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="912" st_id="140" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:408 %s_117 = fadd i32 %s_116, i32 %mul21_i117_6_3

]]></Node>
<StgValue><ssdm name="s_117"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="913" st_id="141" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:408 %s_117 = fadd i32 %s_116, i32 %mul21_i117_6_3

]]></Node>
<StgValue><ssdm name="s_117"/></StgValue>
</operation>
</state>

<state id="142" st_id="143">

<operation id="914" st_id="142" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:419 %s_118 = fadd i32 %s_117, i32 %mul21_i117_6_4

]]></Node>
<StgValue><ssdm name="s_118"/></StgValue>
</operation>
</state>

<state id="143" st_id="144">

<operation id="915" st_id="143" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:419 %s_118 = fadd i32 %s_117, i32 %mul21_i117_6_4

]]></Node>
<StgValue><ssdm name="s_118"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="916" st_id="144" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:419 %s_118 = fadd i32 %s_117, i32 %mul21_i117_6_4

]]></Node>
<StgValue><ssdm name="s_118"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="917" st_id="145" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:419 %s_118 = fadd i32 %s_117, i32 %mul21_i117_6_4

]]></Node>
<StgValue><ssdm name="s_118"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="918" st_id="146" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:430 %s_119 = fadd i32 %s_118, i32 %mul21_i117_7

]]></Node>
<StgValue><ssdm name="s_119"/></StgValue>
</operation>
</state>

<state id="147" st_id="148">

<operation id="919" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="4">
<![CDATA[
for.inc44.i137:8 %zext_ln91 = zext i4 %select_ln91_1

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="920" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i137:16 %arrayidx23_sum = add i10 %zext_ln91, i10 596

]]></Node>
<StgValue><ssdm name="arrayidx23_sum"/></StgValue>
</operation>

<operation id="921" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i137:17 %arrayidx23_sum_cast = zext i10 %arrayidx23_sum

]]></Node>
<StgValue><ssdm name="arrayidx23_sum_cast"/></StgValue>
</operation>

<operation id="922" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:18 %Weights_addr_48 = getelementptr i32 %Weights, i64 0, i64 %arrayidx23_sum_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_48"/></StgValue>
</operation>

<operation id="923" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:19 %Weights_load_48 = load i14 %Weights_addr_48

]]></Node>
<StgValue><ssdm name="Weights_load_48"/></StgValue>
</operation>

<operation id="924" st_id="147" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:430 %s_119 = fadd i32 %s_118, i32 %mul21_i117_7

]]></Node>
<StgValue><ssdm name="s_119"/></StgValue>
</operation>
</state>

<state id="148" st_id="149">

<operation id="925" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i137:19 %Weights_load_48 = load i14 %Weights_addr_48

]]></Node>
<StgValue><ssdm name="Weights_load_48"/></StgValue>
</operation>

<operation id="926" st_id="148" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:430 %s_119 = fadd i32 %s_118, i32 %mul21_i117_7

]]></Node>
<StgValue><ssdm name="s_119"/></StgValue>
</operation>
</state>

<state id="149" st_id="150">

<operation id="927" st_id="149" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:430 %s_119 = fadd i32 %s_118, i32 %mul21_i117_7

]]></Node>
<StgValue><ssdm name="s_119"/></StgValue>
</operation>
</state>

<state id="150" st_id="151">

<operation id="928" st_id="150" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:441 %s_120 = fadd i32 %s_119, i32 %mul21_i117_7_1

]]></Node>
<StgValue><ssdm name="s_120"/></StgValue>
</operation>

<operation id="966" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0">
<![CDATA[
VITIS_LOOP_33_1.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="151" st_id="152">

<operation id="929" st_id="151" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:441 %s_120 = fadd i32 %s_119, i32 %mul21_i117_7_1

]]></Node>
<StgValue><ssdm name="s_120"/></StgValue>
</operation>
</state>

<state id="152" st_id="153">

<operation id="930" st_id="152" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:441 %s_120 = fadd i32 %s_119, i32 %mul21_i117_7_1

]]></Node>
<StgValue><ssdm name="s_120"/></StgValue>
</operation>
</state>

<state id="153" st_id="154">

<operation id="931" st_id="153" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:441 %s_120 = fadd i32 %s_119, i32 %mul21_i117_7_1

]]></Node>
<StgValue><ssdm name="s_120"/></StgValue>
</operation>
</state>

<state id="154" st_id="155">

<operation id="932" st_id="154" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:452 %s_121 = fadd i32 %s_120, i32 %mul21_i117_7_2

]]></Node>
<StgValue><ssdm name="s_121"/></StgValue>
</operation>
</state>

<state id="155" st_id="156">

<operation id="933" st_id="155" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:452 %s_121 = fadd i32 %s_120, i32 %mul21_i117_7_2

]]></Node>
<StgValue><ssdm name="s_121"/></StgValue>
</operation>
</state>

<state id="156" st_id="157">

<operation id="934" st_id="156" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:452 %s_121 = fadd i32 %s_120, i32 %mul21_i117_7_2

]]></Node>
<StgValue><ssdm name="s_121"/></StgValue>
</operation>
</state>

<state id="157" st_id="158">

<operation id="935" st_id="157" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:452 %s_121 = fadd i32 %s_120, i32 %mul21_i117_7_2

]]></Node>
<StgValue><ssdm name="s_121"/></StgValue>
</operation>
</state>

<state id="158" st_id="159">

<operation id="936" st_id="158" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:463 %s_122 = fadd i32 %s_121, i32 %mul21_i117_7_3

]]></Node>
<StgValue><ssdm name="s_122"/></StgValue>
</operation>
</state>

<state id="159" st_id="160">

<operation id="937" st_id="159" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:463 %s_122 = fadd i32 %s_121, i32 %mul21_i117_7_3

]]></Node>
<StgValue><ssdm name="s_122"/></StgValue>
</operation>
</state>

<state id="160" st_id="161">

<operation id="938" st_id="160" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:463 %s_122 = fadd i32 %s_121, i32 %mul21_i117_7_3

]]></Node>
<StgValue><ssdm name="s_122"/></StgValue>
</operation>
</state>

<state id="161" st_id="162">

<operation id="939" st_id="161" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:463 %s_122 = fadd i32 %s_121, i32 %mul21_i117_7_3

]]></Node>
<StgValue><ssdm name="s_122"/></StgValue>
</operation>
</state>

<state id="162" st_id="163">

<operation id="940" st_id="162" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:474 %s_123 = fadd i32 %s_122, i32 %mul21_i117_7_4

]]></Node>
<StgValue><ssdm name="s_123"/></StgValue>
</operation>
</state>

<state id="163" st_id="164">

<operation id="941" st_id="163" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:474 %s_123 = fadd i32 %s_122, i32 %mul21_i117_7_4

]]></Node>
<StgValue><ssdm name="s_123"/></StgValue>
</operation>
</state>

<state id="164" st_id="165">

<operation id="942" st_id="164" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:474 %s_123 = fadd i32 %s_122, i32 %mul21_i117_7_4

]]></Node>
<StgValue><ssdm name="s_123"/></StgValue>
</operation>
</state>

<state id="165" st_id="166">

<operation id="943" st_id="165" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:474 %s_123 = fadd i32 %s_122, i32 %mul21_i117_7_4

]]></Node>
<StgValue><ssdm name="s_123"/></StgValue>
</operation>
</state>

<state id="166" st_id="167">

<operation id="944" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:20 %empty_143 = bitcast i32 %Weights_load_48

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="945" st_id="166" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:475 %add28_i3 = fadd i32 %s_123, i32 %empty_143

]]></Node>
<StgValue><ssdm name="add28_i3"/></StgValue>
</operation>
</state>

<state id="167" st_id="168">

<operation id="946" st_id="167" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:475 %add28_i3 = fadd i32 %s_123, i32 %empty_143

]]></Node>
<StgValue><ssdm name="add28_i3"/></StgValue>
</operation>
</state>

<state id="168" st_id="169">

<operation id="947" st_id="168" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:475 %add28_i3 = fadd i32 %s_123, i32 %empty_143

]]></Node>
<StgValue><ssdm name="add28_i3"/></StgValue>
</operation>
</state>

<state id="169" st_id="170">

<operation id="948" st_id="169" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:475 %add28_i3 = fadd i32 %s_123, i32 %empty_143

]]></Node>
<StgValue><ssdm name="add28_i3"/></StgValue>
</operation>
</state>

<state id="170" st_id="171">

<operation id="949" st_id="170" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:482 %tmp_17 = fcmp_olt  i32 %add28_i3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="171" st_id="172">

<operation id="950" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc44.i137:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_91_1_loop_for_ap_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="951" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc44.i137:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="952" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc44.i137:27 %specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln93"/></StgValue>
</operation>

<operation id="953" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i137:476 %bitcast_ln101 = bitcast i32 %add28_i3

]]></Node>
<StgValue><ssdm name="bitcast_ln101"/></StgValue>
</operation>

<operation id="954" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc44.i137:477 %tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln101, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="955" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="23" op_0_bw="32">
<![CDATA[
for.inc44.i137:478 %trunc_ln101 = trunc i32 %bitcast_ln101

]]></Node>
<StgValue><ssdm name="trunc_ln101"/></StgValue>
</operation>

<operation id="956" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i137:479 %icmp_ln101 = icmp_ne  i8 %tmp_16, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="957" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc44.i137:480 %icmp_ln101_1 = icmp_eq  i23 %trunc_ln101, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln101_1"/></StgValue>
</operation>

<operation id="958" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44.i137:481 %or_ln101 = or i1 %icmp_ln101_1, i1 %icmp_ln101

]]></Node>
<StgValue><ssdm name="or_ln101"/></StgValue>
</operation>

<operation id="959" st_id="171" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i137:482 %tmp_17 = fcmp_olt  i32 %add28_i3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="960" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44.i137:483 %and_ln101 = and i1 %or_ln101, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="and_ln101"/></StgValue>
</operation>

<operation id="961" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i137:487 %zext_ln101_1 = zext i11 %add_ln101

]]></Node>
<StgValue><ssdm name="zext_ln101_1"/></StgValue>
</operation>

<operation id="962" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i137:488 %OutConv3_addr = getelementptr i32 %OutConv3, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="OutConv3_addr"/></StgValue>
</operation>

<operation id="963" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc44.i137:489 %select_ln101 = select i1 %and_ln101, i32 0, i32 %add28_i3

]]></Node>
<StgValue><ssdm name="select_ln101"/></StgValue>
</operation>

<operation id="964" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc44.i137:490 %store_ln101 = store i32 %select_ln101, i11 %OutConv3_addr

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="965" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
for.inc44.i137:494 %br_ln93 = br void %loop_for_fc_3.i

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
