<<<

[#PREFETCH_I_CHERI,reftext="PREFETCH.I ({cheri_base_ext_name})"]
==== PREFETCH.I  ({cheri_base_ext_name})

Synopsis::
Provide a HINT to hardware that a cache block is likely to be accessed by an
instruction fetch in the near future

Mnemonic::
`prefetch.i offset({cs1})`

Encoding::
[wavedrom, , svg]
....
{reg: [
  {bits: 7,  name: 'opcode',    attr: ['7','OP-IMM=0010011'],  type: 8},
  {bits: 5,  name: 'imm[4:0]',  attr: ['5','zero'],     type: 2},
  {bits: 3,  name: 'funct3',    attr: ['3','ORI=110'],  type: 8},
  {bits: 5,  name: 'rs1â‰ 0',     attr: ['5','base'],     type: 4},
  {bits: 5,  name: 'funct5',    attr: ['5','PREFETCH.I=00000'],   type: 3},
  {bits: 7,  name: 'imm[11:5]', attr: ['7','offset[11:5]'],   type: 3},
]}
....

Description::
A PREFETCH.I instruction indicates to hardware that the cache block whose
effective address is the sum of the base address specified in `{cs1}` and the
sign-extended offset encoded in imm[11:0], where imm[4:0] equals 0b00000, is
likely to be accessed by an instruction fetch in the near future. The encoding
is only valid if imm[4:0]=0. The authorizing capability for this operation is
`{cs1}`. This instruction does not throw any exceptions. However, following
the rules from xref:rv32y[xrefstyle=short], this instruction does not perform a prefetch
if it is not authorized by `{cs1}`.
+
:prefetch_insn: PREFETCH.I
:prefetch_perm: <<x_perm>>
include::prefetch_cap_checks.adoc[]

[NOTE]
====
_If the checks above pass, an implementation may opt to cache a copy of the cache block in a cache
accessed by an instruction fetch in order to improve memory access latency, but
this behavior is not required._
====

Prerequisites::
Zicbop, {cheri_base_ext_name}

Included in::
<<rvy_zicbop_mod_insn_table>>

Operation::
[source,sail]
--
TODO
--
