Dec 28 19:53:39.582 VTTY: Console port: waiting connection on tcp port 5002 for protocol IPv6 (FD 11)
Dec 28 19:53:39.583 VTTY: Console port: waiting connection on tcp port 5002 for protocol IPv4 (FD 12)
Dec 28 19:53:39.585 slot0: C/H/S settings = 0/4/32
Dec 28 19:53:39.585 slot1: C/H/S settings = 0/4/32
Dec 28 19:53:39.810 C3725_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x0,JIT on)
Dec 28 19:53:39.810 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 28 19:53:39.990 ROM: Microcode has started.
Dec 28 19:53:39.994 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 28 19:53:40.063 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x22, pc=0x602417c4 (size=2)
Dec 28 19:53:40.063 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007dac,a2=0x62d3f9fc,a3=0x0000011c)
Dec 28 19:53:40.290 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 28 19:53:40.303 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce84: bus=0,device=0,function=0,reg=0x00
Dec 28 19:53:40.303 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce88: bus=0,device=0,function=0,reg=0x00
Dec 28 19:53:40.303 CPU0: PCI: read request for device 'gt96100' at pc=0x6024cc38: bus=0,device=0,function=0,reg=0x08
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x20
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x20
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0xa0
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0xa0
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x04
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x04
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x84
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x84
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x0c
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x0c
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x8c
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x8c
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x10).
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x10).
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x90).
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x90).
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x14).
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x14).
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x94).
Dec 28 19:53:40.303 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x94).
Dec 28 19:53:40.304 CPU0: IO_FPGA: write to unknown addr 0x32, value=0x40, pc=0x6024a238 (size=2)
Dec 28 19:53:40.304 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6026219c (size=2)
Dec 28 19:53:40.304 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x602621c8 (size=2)
Dec 28 19:53:40.304 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x0, pc=0x602621dc (size=2)
Dec 28 19:53:40.304 CPU0: MTS: read  access to undefined address 0x3c080000 at pc=0x60262210 (size=1)
Dec 28 19:53:40.306 ROM: unhandled syscall 0x0000003e at pc=0x60a64294 (a1=0x80007d9c,a2=0x62d3f9d8,a3=0x000000f8)
Dec 28 19:53:40.306 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007da4,a2=0x62d3f9fc,a3=0x0000011c)
Dec 28 19:53:40.890 ROM: trying to read bootvar 'BOOT'
Dec 28 19:53:40.890 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 28 19:53:40.890 ROM: trying to read bootvar 'BOOTLDR'
Dec 28 19:53:40.890 ROM: trying to read bootvar 'RSHELF'
Dec 28 19:53:40.890 ROM: trying to read bootvar 'DSHELF'
Dec 28 19:53:40.890 ROM: trying to read bootvar 'DSHELFINFO'
Dec 28 19:53:40.890 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 28 19:53:40.890 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 28 19:53:40.890 ROM: trying to read bootvar 'CHRG_ID'
Dec 28 19:53:40.890 ROM: trying to read bootvar 'SLOTCACHE'
Dec 28 19:53:40.890 ROM: trying to read bootvar 'OVERTEMP'
Dec 28 19:53:40.890 ROM: trying to read bootvar 'DIAG'
Dec 28 19:53:40.890 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 28 19:53:40.945 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4b14 (size=2)
Dec 28 19:53:40.945 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d4704 (size=1)
Dec 28 19:53:40.945 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d478c (size=1)
Dec 28 19:53:40.945 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d4798, value=0x00000000 (size=1)
Dec 28 19:53:40.945 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d47a4 (size=1)
Dec 28 19:53:40.945 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d47b4, value=0x00000080 (size=1)
Dec 28 19:53:40.945 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6514 (size=1)
Dec 28 19:53:40.945 CPU0: MTS: write access to undefined address 0x3c000002 at pc=0x607d6520, value=0x00000080 (size=1)
Dec 28 19:53:40.945 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6524 (size=1)
Dec 28 19:53:40.962 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:53:40.980 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:53:40.997 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:53:41.026 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:53:41.044 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:53:41.062 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:53:41.062 CPU0: MTS: write access to undefined address 0x3c080007 at pc=0x607d48a0, value=0x00000002 (size=1)
Dec 28 19:53:41.062 CPU0: MTS: write access to undefined address 0x3c080008 at pc=0x607d48a8, value=0x00000002 (size=1)
Dec 28 19:53:41.062 CPU0: MTS: write access to undefined address 0x3c080009 at pc=0x607d48b0, value=0x00000002 (size=1)
Dec 28 19:53:41.062 CPU0: MTS: write access to undefined address 0x3c08000a at pc=0x607d48b4, value=0x00000002 (size=1)
Dec 28 19:53:41.062 CPU0: MTS: write access to undefined address 0x3c08000b at pc=0x607d48b8, value=0x00000002 (size=1)
Dec 28 19:53:41.062 CPU0: MTS: write access to undefined address 0x3c08000c at pc=0x607d48bc, value=0x00000002 (size=1)
Dec 28 19:53:41.062 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d5740 (size=1)
Dec 28 19:53:41.198 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 19:53:41.198 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 19:53:41.198 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 19:53:41.198 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 19:53:41.198 CPU0: PCI: write request (data=0x4d000000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x14
Dec 28 19:53:41.198 NM-1FE-TX(1): registers are mapped at 0x4d000000
Dec 28 19:53:41.198 CPU0: PCI: write request (data=0x4d000000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x14
Dec 28 19:53:41.199 NM-1FE-TX(1): registers are mapped at 0x4d000000
Dec 28 19:53:41.199 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x04
Dec 28 19:53:41.199 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x04
Dec 28 19:53:41.199 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:53:41.199 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:53:41.199 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 19:53:41.199 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 19:53:41.199 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:53:41.199 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:53:41.201 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:53:41.201 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:53:41.201 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:53:41.201 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 19:53:41.201 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 19:53:41.201 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 19:53:41.201 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 19:53:41.201 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x14
Dec 28 19:53:41.201 NM-1FE-TX(2): registers are mapped at 0x4d800000
Dec 28 19:53:41.201 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x14
Dec 28 19:53:41.201 NM-1FE-TX(2): registers are mapped at 0x4d800000
Dec 28 19:53:41.201 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x04
Dec 28 19:53:41.201 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x04
Dec 28 19:53:41.201 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:53:41.201 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:53:41.201 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 19:53:41.201 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 19:53:41.201 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:53:41.201 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:53:41.203 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:53:41.203 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:53:41.203 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:53:41.215 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x33, pc=0x6023ed50 (size=2)
Dec 28 19:53:41.217 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:53:41.217 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:53:41.217 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:53:41.218 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:53:41.218 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:53:41.218 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:53:41.235 CPU0: JIT: partial JIT flush (count=851)
Dec 28 19:53:41.270 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:53:41.270 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:53:41.270 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:53:41.270 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:53:41.270 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:53:41.270 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:53:41.411 CPU0: JIT: flushing data structures (compiled pages=1004)
Dec 28 19:53:41.571 CPU0: JIT: partial JIT flush (count=815)
Dec 28 19:53:41.683 ROM: trying to read bootvar 'PMDEBUG'
Dec 28 19:53:41.686 ROM: trying to read bootvar 'MONDEBUG'
Dec 28 19:53:41.850 ROM: unhandled syscall 0x0000001a at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f948,a3=0x00000068)
Dec 28 19:53:41.850 ROM: unhandled syscall 0x00000009 at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f904,a3=0x00000024)
Dec 28 19:53:41.858 CPU0: JIT: flushing data structures (compiled pages=1033)
Dec 28 19:53:41.978 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:53:41.978 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:53:41.978 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:53:41.988 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:53:41.988 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:53:41.988 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:53:42.026 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4ad4 (size=2)
Dec 28 19:53:42.027 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x1, pc=0x607d4adc (size=2)
Dec 28 19:53:42.029 ROM: trying to read bootvar 'ROM_PERSISTENT_UTC'
Dec 28 19:53:42.047 CPU0: JIT: partial JIT flush (count=866)
Dec 28 19:53:42.164 ROM: trying to set bootvar 'BSI=0'
Dec 28 19:53:42.164 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 28 19:53:42.164 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 28 19:53:42.173 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 28 19:53:44.172 CPU0: JIT: flushing data structures (compiled pages=1054)
Dec 28 19:54:06.221 C3725_STOP: stopping simulation.
Dec 28 19:54:06.221 CPU0: CPU_STATE: Halting CPU (old state=0)...
Dec 28 19:54:06.254 VM: shutdown procedure engaged.
Dec 28 19:54:06.254 VM_OBJECT: Shutdown of object "ns16552"
Dec 28 19:54:06.254 DEVICE: Removal of device ns16552, fd=-1, host_addr=0x0, flags=0
Dec 28 19:54:06.254 VM_OBJECT: Shutdown of object "mem_bswap"
Dec 28 19:54:06.254 DEVICE: Removal of device mem_bswap, fd=-1, host_addr=0x0, flags=0
Dec 28 19:54:06.254 VM_OBJECT: Shutdown of object "rom"
Dec 28 19:54:06.254 DEVICE: Removal of device rom, fd=15, host_addr=0x7f1942cfb000, flags=1
Dec 28 19:54:06.254 MMAP: unmapping of device 'rom', fd=15, host_addr=0x7f1942cfb000, len=0x200000
Dec 28 19:54:06.254 VM_OBJECT: Shutdown of object "ram"
Dec 28 19:54:06.255 DEVICE: Removal of device ram, fd=14, host_addr=0x7f1934000000, flags=34
Dec 28 19:54:06.255 MMAP: unmapping of device 'ram', fd=14, host_addr=0x7f1934000000, len=0x8000000
Dec 28 19:54:06.275 VM_OBJECT: Shutdown of object "gt96100"
Dec 28 19:54:06.275 DEVICE: Removal of device gt96100, fd=-1, host_addr=0x0, flags=0
Dec 28 19:54:06.275 VM_OBJECT: Shutdown of object "io_fpga"
Dec 28 19:54:06.275 DEVICE: Removal of device io_fpga, fd=-1, host_addr=0x0, flags=0
Dec 28 19:54:06.275 VM_OBJECT: Shutdown of object "ssa"
Dec 28 19:54:06.275 DEVICE: Removal of device ssa, fd=13, host_addr=0x7f1953a36000, flags=2
Dec 28 19:54:06.275 MMAP: unmapping of device 'ssa', fd=13, host_addr=0x7f1953a36000, len=0x7000
Dec 28 19:54:06.275 VM_OBJECT: Shutdown of object "remote_ctrl"
Dec 28 19:54:06.275 DEVICE: Removal of device remote_ctrl, fd=-1, host_addr=0x0, flags=0
Dec 28 19:54:06.275 VM: removing PCI busses.
Dec 28 19:54:06.275 VM: deleting VTTY.
Dec 28 19:54:06.275 VTTY: Console port: closing FD 11
Dec 28 19:54:06.275 VTTY: Console port: closing FD 12
Dec 28 19:54:06.275 VM: deleting system CPUs.
Dec 28 19:54:06.275 CPU0: CPU_STATE: Halting CPU (old state=1)...
Dec 28 19:54:06.298 VM: shutdown procedure completed.
Dec 28 19:55:10.271 VTTY: Console port: waiting connection on tcp port 5002 for protocol IPv6 (FD 11)
Dec 28 19:55:10.271 VTTY: Console port: waiting connection on tcp port 5002 for protocol IPv4 (FD 12)
Dec 28 19:55:10.272 slot0: C/H/S settings = 0/4/32
Dec 28 19:55:10.272 slot1: C/H/S settings = 0/4/32
Dec 28 19:55:10.495 C3725_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x0,JIT on)
Dec 28 19:55:10.495 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 28 19:55:10.672 ROM: Microcode has started.
Dec 28 19:55:10.677 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 28 19:55:10.739 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x22, pc=0x602417c4 (size=2)
Dec 28 19:55:10.739 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007dac,a2=0x62d3f9fc,a3=0x0000011c)
Dec 28 19:55:10.968 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 28 19:55:10.983 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce84: bus=0,device=0,function=0,reg=0x00
Dec 28 19:55:10.983 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce88: bus=0,device=0,function=0,reg=0x00
Dec 28 19:55:10.983 CPU0: PCI: read request for device 'gt96100' at pc=0x6024cc38: bus=0,device=0,function=0,reg=0x08
Dec 28 19:55:10.983 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Dec 28 19:55:10.983 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Dec 28 19:55:10.983 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Dec 28 19:55:10.983 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Dec 28 19:55:10.983 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Dec 28 19:55:10.983 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Dec 28 19:55:10.983 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Dec 28 19:55:10.983 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Dec 28 19:55:10.983 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x20
Dec 28 19:55:10.983 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x20
Dec 28 19:55:10.983 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0xa0
Dec 28 19:55:10.983 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0xa0
Dec 28 19:55:10.983 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x04
Dec 28 19:55:10.983 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x04
Dec 28 19:55:10.983 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x84
Dec 28 19:55:10.983 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x84
Dec 28 19:55:10.983 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x0c
Dec 28 19:55:10.983 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x0c
Dec 28 19:55:10.983 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x8c
Dec 28 19:55:10.983 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x8c
Dec 28 19:55:10.983 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Dec 28 19:55:10.984 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Dec 28 19:55:10.984 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Dec 28 19:55:10.984 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Dec 28 19:55:10.984 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Dec 28 19:55:10.984 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Dec 28 19:55:10.984 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Dec 28 19:55:10.984 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Dec 28 19:55:10.984 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x10).
Dec 28 19:55:10.984 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x10).
Dec 28 19:55:10.984 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x90).
Dec 28 19:55:10.984 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x90).
Dec 28 19:55:10.984 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x14).
Dec 28 19:55:10.984 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x14).
Dec 28 19:55:10.984 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x94).
Dec 28 19:55:10.984 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x94).
Dec 28 19:55:10.984 CPU0: IO_FPGA: write to unknown addr 0x32, value=0x40, pc=0x6024a238 (size=2)
Dec 28 19:55:10.984 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6026219c (size=2)
Dec 28 19:55:10.984 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x602621c8 (size=2)
Dec 28 19:55:10.984 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x0, pc=0x602621dc (size=2)
Dec 28 19:55:10.985 CPU0: MTS: read  access to undefined address 0x3c080000 at pc=0x60262210 (size=1)
Dec 28 19:55:10.988 ROM: unhandled syscall 0x0000003e at pc=0x60a64294 (a1=0x80007d9c,a2=0x62d3f9d8,a3=0x000000f8)
Dec 28 19:55:10.988 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007da4,a2=0x62d3f9fc,a3=0x0000011c)
Dec 28 19:55:11.751 ROM: trying to read bootvar 'BOOT'
Dec 28 19:55:11.751 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 28 19:55:11.751 ROM: trying to read bootvar 'BOOTLDR'
Dec 28 19:55:11.751 ROM: trying to read bootvar 'RSHELF'
Dec 28 19:55:11.751 ROM: trying to read bootvar 'DSHELF'
Dec 28 19:55:11.751 ROM: trying to read bootvar 'DSHELFINFO'
Dec 28 19:55:11.751 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 28 19:55:11.751 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 28 19:55:11.751 ROM: trying to read bootvar 'CHRG_ID'
Dec 28 19:55:11.751 ROM: trying to read bootvar 'SLOTCACHE'
Dec 28 19:55:11.751 ROM: trying to read bootvar 'OVERTEMP'
Dec 28 19:55:11.751 ROM: trying to read bootvar 'DIAG'
Dec 28 19:55:11.751 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 28 19:55:11.870 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4b14 (size=2)
Dec 28 19:55:11.870 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d4704 (size=1)
Dec 28 19:55:11.870 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d478c (size=1)
Dec 28 19:55:11.870 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d4798, value=0x00000000 (size=1)
Dec 28 19:55:11.870 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d47a4 (size=1)
Dec 28 19:55:11.870 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d47b4, value=0x00000080 (size=1)
Dec 28 19:55:11.870 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6514 (size=1)
Dec 28 19:55:11.870 CPU0: MTS: write access to undefined address 0x3c000002 at pc=0x607d6520, value=0x00000080 (size=1)
Dec 28 19:55:11.870 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6524 (size=1)
Dec 28 19:55:11.911 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:55:11.952 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:55:11.993 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:55:12.035 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:55:12.077 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:55:12.119 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:55:12.119 CPU0: MTS: write access to undefined address 0x3c080007 at pc=0x607d48a0, value=0x00000002 (size=1)
Dec 28 19:55:12.119 CPU0: MTS: write access to undefined address 0x3c080008 at pc=0x607d48a8, value=0x00000002 (size=1)
Dec 28 19:55:12.119 CPU0: MTS: write access to undefined address 0x3c080009 at pc=0x607d48b0, value=0x00000002 (size=1)
Dec 28 19:55:12.119 CPU0: MTS: write access to undefined address 0x3c08000a at pc=0x607d48b4, value=0x00000002 (size=1)
Dec 28 19:55:12.119 CPU0: MTS: write access to undefined address 0x3c08000b at pc=0x607d48b8, value=0x00000002 (size=1)
Dec 28 19:55:12.119 CPU0: MTS: write access to undefined address 0x3c08000c at pc=0x607d48bc, value=0x00000002 (size=1)
Dec 28 19:55:12.119 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d5740 (size=1)
Dec 28 19:55:12.404 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 19:55:12.404 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 19:55:12.404 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 19:55:12.404 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 19:55:12.404 CPU0: PCI: write request (data=0x4d000000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x14
Dec 28 19:55:12.404 NM-1FE-TX(1): registers are mapped at 0x4d000000
Dec 28 19:55:12.404 CPU0: PCI: write request (data=0x4d000000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x14
Dec 28 19:55:12.404 NM-1FE-TX(1): registers are mapped at 0x4d000000
Dec 28 19:55:12.404 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x04
Dec 28 19:55:12.404 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x04
Dec 28 19:55:12.404 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:55:12.404 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:55:12.404 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 19:55:12.404 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 19:55:12.404 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:55:12.404 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:55:12.409 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:55:12.409 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:55:12.409 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:55:12.409 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 19:55:12.409 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 19:55:12.409 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 19:55:12.409 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 19:55:12.409 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x14
Dec 28 19:55:12.409 NM-1FE-TX(2): registers are mapped at 0x4d800000
Dec 28 19:55:12.409 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x14
Dec 28 19:55:12.409 NM-1FE-TX(2): registers are mapped at 0x4d800000
Dec 28 19:55:12.409 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x04
Dec 28 19:55:12.409 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x04
Dec 28 19:55:12.409 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:55:12.409 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:55:12.409 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 19:55:12.409 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 19:55:12.409 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:55:12.409 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:55:12.412 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:55:12.412 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:55:12.412 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:55:12.425 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x33, pc=0x6023ed50 (size=2)
Dec 28 19:55:12.428 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:55:12.428 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:55:12.428 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:55:12.428 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:55:12.428 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:55:12.428 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:55:12.459 CPU0: JIT: partial JIT flush (count=851)
Dec 28 19:55:12.525 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:55:12.526 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:55:12.526 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:55:12.526 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:55:12.526 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:55:12.526 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:55:12.843 CPU0: JIT: flushing data structures (compiled pages=1004)
Dec 28 19:55:13.222 CPU0: JIT: partial JIT flush (count=814)
Dec 28 19:55:13.499 ROM: trying to read bootvar 'PMDEBUG'
Dec 28 19:55:13.507 ROM: trying to read bootvar 'MONDEBUG'
Dec 28 19:55:13.872 ROM: unhandled syscall 0x0000001a at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f948,a3=0x00000068)
Dec 28 19:55:13.872 ROM: unhandled syscall 0x00000009 at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f904,a3=0x00000024)
Dec 28 19:55:13.891 CPU0: JIT: flushing data structures (compiled pages=1033)
Dec 28 19:55:14.186 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:55:14.186 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:55:14.186 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:55:14.199 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:55:14.199 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:55:14.199 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:55:14.285 CPU0: JIT: partial JIT flush (count=872)
Dec 28 19:55:14.288 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4ad4 (size=2)
Dec 28 19:55:14.288 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x1, pc=0x607d4adc (size=2)
Dec 28 19:55:14.306 ROM: trying to read bootvar 'ROM_PERSISTENT_UTC'
Dec 28 19:55:14.624 ROM: trying to set bootvar 'BSI=0'
Dec 28 19:55:14.624 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 28 19:55:14.624 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 28 19:55:14.653 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 28 19:55:15.405 CPU0: JIT: flushing data structures (compiled pages=1060)
Dec 28 19:56:12.174 C3725_STOP: stopping simulation.
Dec 28 19:56:12.175 CPU0: CPU_STATE: Halting CPU (old state=0)...
Dec 28 19:56:12.198 VM: shutdown procedure engaged.
Dec 28 19:56:12.198 VM_OBJECT: Shutdown of object "slot1"
Dec 28 19:56:12.198 DEVICE: Removal of device slot1, fd=-1, host_addr=0x0, flags=2
Dec 28 19:56:12.198 VM_OBJECT: Shutdown of object "slot0"
Dec 28 19:56:12.198 DEVICE: Removal of device slot0, fd=-1, host_addr=0x0, flags=2
Dec 28 19:56:12.198 VM_OBJECT: Shutdown of object "ns16552"
Dec 28 19:56:12.198 DEVICE: Removal of device ns16552, fd=-1, host_addr=0x0, flags=0
Dec 28 19:56:12.198 VM_OBJECT: Shutdown of object "mem_bswap"
Dec 28 19:56:12.198 DEVICE: Removal of device mem_bswap, fd=-1, host_addr=0x0, flags=0
Dec 28 19:56:12.198 VM_OBJECT: Shutdown of object "rom"
Dec 28 19:56:12.198 DEVICE: Removal of device rom, fd=15, host_addr=0x7f1942cfb000, flags=1
Dec 28 19:56:12.198 MMAP: unmapping of device 'rom', fd=15, host_addr=0x7f1942cfb000, len=0x200000
Dec 28 19:56:12.198 VM_OBJECT: Shutdown of object "ram"
Dec 28 19:56:12.198 DEVICE: Removal of device ram, fd=14, host_addr=0x7f1934000000, flags=34
Dec 28 19:56:12.198 MMAP: unmapping of device 'ram', fd=14, host_addr=0x7f1934000000, len=0x8000000
Dec 28 19:56:12.211 VM_OBJECT: Shutdown of object "gt96100"
Dec 28 19:56:12.211 DEVICE: Removal of device gt96100, fd=-1, host_addr=0x0, flags=0
Dec 28 19:56:12.211 VM_OBJECT: Shutdown of object "io_fpga"
Dec 28 19:56:12.211 DEVICE: Removal of device io_fpga, fd=-1, host_addr=0x0, flags=0
Dec 28 19:56:12.211 VM_OBJECT: Shutdown of object "ssa"
Dec 28 19:56:12.211 DEVICE: Removal of device ssa, fd=13, host_addr=0x7f1953a36000, flags=2
Dec 28 19:56:12.211 MMAP: unmapping of device 'ssa', fd=13, host_addr=0x7f1953a36000, len=0x7000
Dec 28 19:56:12.211 VM_OBJECT: Shutdown of object "remote_ctrl"
Dec 28 19:56:12.211 DEVICE: Removal of device remote_ctrl, fd=-1, host_addr=0x0, flags=0
Dec 28 19:56:12.211 VM: removing PCI busses.
Dec 28 19:56:12.211 VM: deleting VTTY.
Dec 28 19:56:12.211 VTTY: Console port: closing FD 11
Dec 28 19:56:12.211 VTTY: Console port: closing FD 12
Dec 28 19:56:12.211 VM: deleting system CPUs.
Dec 28 19:56:12.211 CPU0: CPU_STATE: Halting CPU (old state=1)...
Dec 28 19:56:12.228 VM: shutdown procedure completed.
Dec 28 19:56:28.830 VTTY: Console port: waiting connection on tcp port 5002 for protocol IPv6 (FD 11)
Dec 28 19:56:28.830 VTTY: Console port: waiting connection on tcp port 5002 for protocol IPv4 (FD 12)
Dec 28 19:56:28.831 slot0: C/H/S settings = 0/4/32
Dec 28 19:56:28.831 slot1: C/H/S settings = 0/4/32
Dec 28 19:56:29.069 C3725_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x0,JIT on)
Dec 28 19:56:29.070 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 28 19:56:29.232 ROM: Microcode has started.
Dec 28 19:56:29.237 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 28 19:56:29.334 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x22, pc=0x602417c4 (size=2)
Dec 28 19:56:29.334 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007dac,a2=0x62d3f9fc,a3=0x0000011c)
Dec 28 19:56:29.576 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 28 19:56:29.589 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce84: bus=0,device=0,function=0,reg=0x00
Dec 28 19:56:29.589 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce88: bus=0,device=0,function=0,reg=0x00
Dec 28 19:56:29.589 CPU0: PCI: read request for device 'gt96100' at pc=0x6024cc38: bus=0,device=0,function=0,reg=0x08
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x20
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x20
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0xa0
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0xa0
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x04
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x04
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x84
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x84
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x0c
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x0c
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x8c
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x8c
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x10).
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x10).
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x90).
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x90).
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x14).
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x14).
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x94).
Dec 28 19:56:29.589 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x94).
Dec 28 19:56:29.590 CPU0: IO_FPGA: write to unknown addr 0x32, value=0x40, pc=0x6024a238 (size=2)
Dec 28 19:56:29.590 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6026219c (size=2)
Dec 28 19:56:29.590 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x602621c8 (size=2)
Dec 28 19:56:29.590 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x0, pc=0x602621dc (size=2)
Dec 28 19:56:29.590 CPU0: MTS: read  access to undefined address 0x3c080000 at pc=0x60262210 (size=1)
Dec 28 19:56:29.592 ROM: unhandled syscall 0x0000003e at pc=0x60a64294 (a1=0x80007d9c,a2=0x62d3f9d8,a3=0x000000f8)
Dec 28 19:56:29.592 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007da4,a2=0x62d3f9fc,a3=0x0000011c)
Dec 28 19:56:30.204 ROM: trying to read bootvar 'BOOT'
Dec 28 19:56:30.204 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 28 19:56:30.204 ROM: trying to read bootvar 'BOOTLDR'
Dec 28 19:56:30.204 ROM: trying to read bootvar 'RSHELF'
Dec 28 19:56:30.204 ROM: trying to read bootvar 'DSHELF'
Dec 28 19:56:30.204 ROM: trying to read bootvar 'DSHELFINFO'
Dec 28 19:56:30.204 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 28 19:56:30.204 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 28 19:56:30.204 ROM: trying to read bootvar 'CHRG_ID'
Dec 28 19:56:30.204 ROM: trying to read bootvar 'SLOTCACHE'
Dec 28 19:56:30.204 ROM: trying to read bootvar 'OVERTEMP'
Dec 28 19:56:30.204 ROM: trying to read bootvar 'DIAG'
Dec 28 19:56:30.204 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 28 19:56:30.295 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4b14 (size=2)
Dec 28 19:56:30.295 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d4704 (size=1)
Dec 28 19:56:30.295 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d478c (size=1)
Dec 28 19:56:30.295 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d4798, value=0x00000000 (size=1)
Dec 28 19:56:30.295 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d47a4 (size=1)
Dec 28 19:56:30.295 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d47b4, value=0x00000080 (size=1)
Dec 28 19:56:30.295 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6514 (size=1)
Dec 28 19:56:30.295 CPU0: MTS: write access to undefined address 0x3c000002 at pc=0x607d6520, value=0x00000080 (size=1)
Dec 28 19:56:30.295 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6524 (size=1)
Dec 28 19:56:30.335 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:56:30.375 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:56:30.414 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:56:30.453 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:56:30.493 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:56:30.534 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 19:56:30.534 CPU0: MTS: write access to undefined address 0x3c080007 at pc=0x607d48a0, value=0x00000002 (size=1)
Dec 28 19:56:30.534 CPU0: MTS: write access to undefined address 0x3c080008 at pc=0x607d48a8, value=0x00000002 (size=1)
Dec 28 19:56:30.534 CPU0: MTS: write access to undefined address 0x3c080009 at pc=0x607d48b0, value=0x00000002 (size=1)
Dec 28 19:56:30.534 CPU0: MTS: write access to undefined address 0x3c08000a at pc=0x607d48b4, value=0x00000002 (size=1)
Dec 28 19:56:30.534 CPU0: MTS: write access to undefined address 0x3c08000b at pc=0x607d48b8, value=0x00000002 (size=1)
Dec 28 19:56:30.534 CPU0: MTS: write access to undefined address 0x3c08000c at pc=0x607d48bc, value=0x00000002 (size=1)
Dec 28 19:56:30.534 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d5740 (size=1)
Dec 28 19:56:30.810 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 19:56:30.810 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 19:56:30.810 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 19:56:30.810 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 19:56:30.810 CPU0: PCI: write request (data=0x4d000000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x14
Dec 28 19:56:30.810 NM-1FE-TX(1): registers are mapped at 0x4d000000
Dec 28 19:56:30.810 CPU0: PCI: write request (data=0x4d000000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x14
Dec 28 19:56:30.810 NM-1FE-TX(1): registers are mapped at 0x4d000000
Dec 28 19:56:30.810 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x04
Dec 28 19:56:30.810 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x04
Dec 28 19:56:30.810 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:56:30.810 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:56:30.810 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 19:56:30.810 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 19:56:30.810 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:56:30.810 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x0c
Dec 28 19:56:30.815 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:56:30.815 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:56:30.815 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:56:30.815 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 19:56:30.815 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 19:56:30.815 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 19:56:30.815 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 19:56:30.815 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x14
Dec 28 19:56:30.815 NM-1FE-TX(2): registers are mapped at 0x4d800000
Dec 28 19:56:30.815 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x14
Dec 28 19:56:30.815 NM-1FE-TX(2): registers are mapped at 0x4d800000
Dec 28 19:56:30.815 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x04
Dec 28 19:56:30.815 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x04
Dec 28 19:56:30.815 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:56:30.815 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:56:30.815 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 19:56:30.815 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 19:56:30.815 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:56:30.815 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x0c
Dec 28 19:56:30.818 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:56:30.818 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:56:30.818 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:56:30.831 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x33, pc=0x6023ed50 (size=2)
Dec 28 19:56:30.834 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:56:30.834 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:56:30.834 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:56:30.835 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:56:30.835 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:56:30.835 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:56:30.865 CPU0: JIT: partial JIT flush (count=851)
Dec 28 19:56:30.928 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:56:30.928 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:56:30.928 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:56:30.928 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:56:30.928 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:56:30.928 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:56:31.224 CPU0: JIT: flushing data structures (compiled pages=1004)
Dec 28 19:56:31.560 CPU0: JIT: partial JIT flush (count=814)
Dec 28 19:56:31.813 ROM: trying to read bootvar 'PMDEBUG'
Dec 28 19:56:31.819 ROM: trying to read bootvar 'MONDEBUG'
Dec 28 19:56:32.157 ROM: unhandled syscall 0x0000001a at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f948,a3=0x00000068)
Dec 28 19:56:32.157 ROM: unhandled syscall 0x00000009 at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f904,a3=0x00000024)
Dec 28 19:56:32.175 CPU0: JIT: flushing data structures (compiled pages=1033)
Dec 28 19:56:32.458 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 19:56:32.458 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 19:56:32.458 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 19:56:32.469 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 19:56:32.469 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 19:56:32.469 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 19:56:32.551 CPU0: JIT: partial JIT flush (count=872)
Dec 28 19:56:32.554 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4ad4 (size=2)
Dec 28 19:56:32.554 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x1, pc=0x607d4adc (size=2)
Dec 28 19:56:32.565 ROM: trying to read bootvar 'ROM_PERSISTENT_UTC'
Dec 28 19:56:32.876 ROM: trying to set bootvar 'BSI=0'
Dec 28 19:56:32.876 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 28 19:56:32.876 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 28 19:56:32.893 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 28 19:56:33.732 CPU0: JIT: flushing data structures (compiled pages=1060)
Dec 28 19:58:05.892 ROM: trying to set bootvar 'RANDOM_NUM=1296638469'
Dec 28 19:58:35.364 VTTY: Console port is now connected (accept_fd=11,conn_fd=20)
Dec 28 19:59:04.494 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 28 19:59:04.494 ROM: trying to set bootvar 'WARM_REBOOT=FALSE'
Dec 28 19:59:04.505 CPU0: JIT: partial JIT flush (count=705)
Dec 28 19:59:04.672 CPU0: JIT: flushing data structures (compiled pages=1121)
Dec 28 20:01:44.737 C3725_STOP: stopping simulation.
Dec 28 20:01:44.737 CPU0: CPU_STATE: Halting CPU (old state=0)...
Dec 28 20:01:44.770 VM: shutdown procedure engaged.
Dec 28 20:01:44.770 VM_OBJECT: Shutdown of object "slot1"
Dec 28 20:01:44.770 DEVICE: Removal of device slot1, fd=-1, host_addr=0x0, flags=2
Dec 28 20:01:44.770 VM_OBJECT: Shutdown of object "slot0"
Dec 28 20:01:44.770 DEVICE: Removal of device slot0, fd=-1, host_addr=0x0, flags=2
Dec 28 20:01:44.770 VM_OBJECT: Shutdown of object "ns16552"
Dec 28 20:01:44.770 DEVICE: Removal of device ns16552, fd=-1, host_addr=0x0, flags=0
Dec 28 20:01:44.770 VM_OBJECT: Shutdown of object "mem_bswap"
Dec 28 20:01:44.770 DEVICE: Removal of device mem_bswap, fd=-1, host_addr=0x0, flags=0
Dec 28 20:01:44.770 VM_OBJECT: Shutdown of object "rom"
Dec 28 20:01:44.770 DEVICE: Removal of device rom, fd=15, host_addr=0x7f1942cfb000, flags=1
Dec 28 20:01:44.770 MMAP: unmapping of device 'rom', fd=15, host_addr=0x7f1942cfb000, len=0x200000
Dec 28 20:01:44.770 VM_OBJECT: Shutdown of object "ram"
Dec 28 20:01:44.770 DEVICE: Removal of device ram, fd=14, host_addr=0x7f1934000000, flags=34
Dec 28 20:01:44.770 MMAP: unmapping of device 'ram', fd=14, host_addr=0x7f1934000000, len=0x8000000
Dec 28 20:01:44.785 VM_OBJECT: Shutdown of object "gt96100"
Dec 28 20:01:44.785 DEVICE: Removal of device gt96100, fd=-1, host_addr=0x0, flags=0
Dec 28 20:01:44.785 VM_OBJECT: Shutdown of object "io_fpga"
Dec 28 20:01:44.785 DEVICE: Removal of device io_fpga, fd=-1, host_addr=0x0, flags=0
Dec 28 20:01:44.785 VM_OBJECT: Shutdown of object "ssa"
Dec 28 20:01:44.785 DEVICE: Removal of device ssa, fd=13, host_addr=0x7f1953a36000, flags=2
Dec 28 20:01:44.785 MMAP: unmapping of device 'ssa', fd=13, host_addr=0x7f1953a36000, len=0x7000
Dec 28 20:01:44.786 VM_OBJECT: Shutdown of object "remote_ctrl"
Dec 28 20:01:44.786 DEVICE: Removal of device remote_ctrl, fd=-1, host_addr=0x0, flags=0
Dec 28 20:01:44.786 VM: removing PCI busses.
Dec 28 20:01:44.786 VM: deleting VTTY.
Dec 28 20:01:44.786 VTTY: Console port: closing FD 11
Dec 28 20:01:44.786 VTTY: Console port: closing FD 12
Dec 28 20:01:44.786 VM: deleting system CPUs.
Dec 28 20:01:44.786 CPU0: CPU_STATE: Halting CPU (old state=1)...
Dec 28 20:01:44.801 VM: shutdown procedure completed.
Dec 28 20:32:35.585 VTTY: Console port: waiting connection on tcp port 5002 for protocol IPv6 (FD 11)
Dec 28 20:32:35.585 VTTY: Console port: waiting connection on tcp port 5002 for protocol IPv4 (FD 12)
Dec 28 20:32:35.586 slot0: C/H/S settings = 0/4/32
Dec 28 20:32:35.586 slot1: C/H/S settings = 0/4/32
Dec 28 20:32:35.822 C3725_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x0,JIT on)
Dec 28 20:32:35.822 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 28 20:32:35.986 ROM: Microcode has started.
Dec 28 20:32:35.993 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 28 20:32:36.065 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x22, pc=0x602417c4 (size=2)
Dec 28 20:32:36.065 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007dac,a2=0x62d3f9fc,a3=0x0000011c)
Dec 28 20:32:36.312 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 28 20:32:36.329 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce84: bus=0,device=0,function=0,reg=0x00
Dec 28 20:32:36.329 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce88: bus=0,device=0,function=0,reg=0x00
Dec 28 20:32:36.329 CPU0: PCI: read request for device 'gt96100' at pc=0x6024cc38: bus=0,device=0,function=0,reg=0x08
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x20
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x20
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0xa0
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0xa0
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x04
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x04
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x84
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x84
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x0c
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x0c
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x8c
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x8c
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x10).
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x10).
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x90).
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x90).
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x14).
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x14).
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x94).
Dec 28 20:32:36.329 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x94).
Dec 28 20:32:36.330 CPU0: IO_FPGA: write to unknown addr 0x32, value=0x40, pc=0x6024a238 (size=2)
Dec 28 20:32:36.330 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6026219c (size=2)
Dec 28 20:32:36.330 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x602621c8 (size=2)
Dec 28 20:32:36.330 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x0, pc=0x602621dc (size=2)
Dec 28 20:32:36.330 CPU0: MTS: read  access to undefined address 0x3c080000 at pc=0x60262210 (size=1)
Dec 28 20:32:36.332 ROM: unhandled syscall 0x0000003e at pc=0x60a64294 (a1=0x80007d9c,a2=0x62d3f9d8,a3=0x000000f8)
Dec 28 20:32:36.332 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007da4,a2=0x62d3f9fc,a3=0x0000011c)
Dec 28 20:32:37.015 ROM: trying to read bootvar 'BOOT'
Dec 28 20:32:37.015 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 28 20:32:37.015 ROM: trying to read bootvar 'BOOTLDR'
Dec 28 20:32:37.015 ROM: trying to read bootvar 'RSHELF'
Dec 28 20:32:37.015 ROM: trying to read bootvar 'DSHELF'
Dec 28 20:32:37.015 ROM: trying to read bootvar 'DSHELFINFO'
Dec 28 20:32:37.015 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 28 20:32:37.015 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 28 20:32:37.015 ROM: trying to read bootvar 'CHRG_ID'
Dec 28 20:32:37.015 ROM: trying to read bootvar 'SLOTCACHE'
Dec 28 20:32:37.015 ROM: trying to read bootvar 'OVERTEMP'
Dec 28 20:32:37.015 ROM: trying to read bootvar 'DIAG'
Dec 28 20:32:37.015 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 28 20:32:37.119 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4b14 (size=2)
Dec 28 20:32:37.119 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d4704 (size=1)
Dec 28 20:32:37.119 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d478c (size=1)
Dec 28 20:32:37.119 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d4798, value=0x00000000 (size=1)
Dec 28 20:32:37.119 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d47a4 (size=1)
Dec 28 20:32:37.119 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d47b4, value=0x00000080 (size=1)
Dec 28 20:32:37.119 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6514 (size=1)
Dec 28 20:32:37.119 CPU0: MTS: write access to undefined address 0x3c000002 at pc=0x607d6520, value=0x00000080 (size=1)
Dec 28 20:32:37.119 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6524 (size=1)
Dec 28 20:32:37.161 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 20:32:37.205 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 20:32:37.248 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 20:32:37.295 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 20:32:37.337 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 20:32:37.378 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 28 20:32:37.378 CPU0: MTS: write access to undefined address 0x3c080007 at pc=0x607d48a0, value=0x00000002 (size=1)
Dec 28 20:32:37.378 CPU0: MTS: write access to undefined address 0x3c080008 at pc=0x607d48a8, value=0x00000002 (size=1)
Dec 28 20:32:37.379 CPU0: MTS: write access to undefined address 0x3c080009 at pc=0x607d48b0, value=0x00000002 (size=1)
Dec 28 20:32:37.379 CPU0: MTS: write access to undefined address 0x3c08000a at pc=0x607d48b4, value=0x00000002 (size=1)
Dec 28 20:32:37.379 CPU0: MTS: write access to undefined address 0x3c08000b at pc=0x607d48b8, value=0x00000002 (size=1)
Dec 28 20:32:37.379 CPU0: MTS: write access to undefined address 0x3c08000c at pc=0x607d48bc, value=0x00000002 (size=1)
Dec 28 20:32:37.379 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d5740 (size=1)
Dec 28 20:32:37.654 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 20:32:37.654 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 20:32:37.654 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 20:32:37.654 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 20:32:37.654 CPU0: PCI: write request (data=0x4d000000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x14
Dec 28 20:32:37.654 NM-1FE-TX(1): registers are mapped at 0x4d000000
Dec 28 20:32:37.655 CPU0: PCI: write request (data=0x4d000000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x14
Dec 28 20:32:37.655 NM-1FE-TX(1): registers are mapped at 0x4d000000
Dec 28 20:32:37.655 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x04
Dec 28 20:32:37.655 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x04
Dec 28 20:32:37.655 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x0c
Dec 28 20:32:37.655 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x0c
Dec 28 20:32:37.655 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 28 20:32:37.655 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 28 20:32:37.655 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x0c
Dec 28 20:32:37.655 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x0c
Dec 28 20:32:37.660 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 20:32:37.660 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 20:32:37.660 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 20:32:37.660 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 20:32:37.660 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 20:32:37.660 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 20:32:37.660 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 20:32:37.660 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x14
Dec 28 20:32:37.660 NM-1FE-TX(2): registers are mapped at 0x4d800000
Dec 28 20:32:37.660 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x14
Dec 28 20:32:37.660 NM-1FE-TX(2): registers are mapped at 0x4d800000
Dec 28 20:32:37.660 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x04
Dec 28 20:32:37.660 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x04
Dec 28 20:32:37.660 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x0c
Dec 28 20:32:37.660 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x0c
Dec 28 20:32:37.660 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 28 20:32:37.660 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 28 20:32:37.660 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x0c
Dec 28 20:32:37.660 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x0c
Dec 28 20:32:37.663 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 20:32:37.663 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 20:32:37.663 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 20:32:37.675 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x33, pc=0x6023ed50 (size=2)
Dec 28 20:32:37.678 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 20:32:37.678 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 20:32:37.678 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 20:32:37.679 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 20:32:37.679 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 20:32:37.679 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 20:32:37.709 CPU0: JIT: partial JIT flush (count=851)
Dec 28 20:32:37.775 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 20:32:37.775 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 20:32:37.775 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 20:32:37.776 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 20:32:37.776 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 20:32:37.776 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 20:32:38.071 CPU0: JIT: flushing data structures (compiled pages=1004)
Dec 28 20:32:38.421 CPU0: JIT: partial JIT flush (count=814)
Dec 28 20:32:38.692 ROM: trying to read bootvar 'PMDEBUG'
Dec 28 20:32:38.698 ROM: trying to read bootvar 'MONDEBUG'
Dec 28 20:32:39.040 ROM: unhandled syscall 0x0000001a at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f948,a3=0x00000068)
Dec 28 20:32:39.040 ROM: unhandled syscall 0x00000009 at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f904,a3=0x00000024)
Dec 28 20:32:39.057 CPU0: JIT: flushing data structures (compiled pages=1033)
Dec 28 20:32:39.351 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 28 20:32:39.351 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 28 20:32:39.351 NM-1FE-TX(1): CSR0 = 0x0101
Dec 28 20:32:39.362 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 28 20:32:39.362 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 28 20:32:39.362 NM-1FE-TX(2): CSR0 = 0x0101
Dec 28 20:32:39.444 CPU0: JIT: partial JIT flush (count=870)
Dec 28 20:32:39.458 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4ad4 (size=2)
Dec 28 20:32:39.458 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x1, pc=0x607d4adc (size=2)
Dec 28 20:32:39.467 ROM: trying to read bootvar 'ROM_PERSISTENT_UTC'
Dec 28 20:32:39.749 ROM: trying to set bootvar 'BSI=0'
Dec 28 20:32:39.750 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 28 20:32:39.750 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 28 20:32:39.792 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 28 20:32:39.809 CPU0: JIT: flushing data structures (compiled pages=1058)
