<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>i_Rx_Serial</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>decimation_ratio</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>decimation_ratio</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>decimation_ratio</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>decimation_ratio</Dynamic>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>OSCH_inst_SEDSTDBY</Dynamic>
            <Navigation>OSCH_inst_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_Rx_Serial</Dynamic>
            <Navigation>i_Rx_Serial</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>2</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;C:\Users\alberto\Lattice\FPGARX\impl1\source\SinCos.v&quot;:8:43:8:46|*Output Sine has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\alberto\Lattice\FPGARX\impl1\source\SinCos.v</Navigation>
            <Navigation>8</Navigation>
            <Navigation>43</Navigation>
            <Navigation>8</Navigation>
            <Navigation>46</Navigation>
            <Navigation>*Output Sine has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;C:\Users\alberto\Lattice\FPGARX\impl1\source\SinCos.v&quot;:8:49:8:54|*Output Cosine has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\alberto\Lattice\FPGARX\impl1\source\SinCos.v</Navigation>
            <Navigation>8</Navigation>
            <Navigation>49</Navigation>
            <Navigation>8</Navigation>
            <Navigation>54</Navigation>
            <Navigation>*Output Cosine has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;C:\Users\alberto\Lattice\FPGARX\impl1\source\SinCos.v&quot;:271:8:271:12|Removing instance INV_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>C:\Users\alberto\Lattice\FPGARX\impl1\source\SinCos.v</Navigation>
            <Navigation>271</Navigation>
            <Navigation>8</Navigation>
            <Navigation>271</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Removing instance INV_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;C:\Users\alberto\Lattice\FPGARX\impl1\source\Multiplier.v&quot;:8:53:8:58|*Output Result has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\alberto\Lattice\FPGARX\impl1\source\Multiplier.v</Navigation>
            <Navigation>8</Navigation>
            <Navigation>53</Navigation>
            <Navigation>8</Navigation>
            <Navigation>58</Navigation>
            <Navigation>*Output Result has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\alberto\Lattice\FPGARX\top.v&quot;:76:5:76:12|Removing wire o_Rx_DV1, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\alberto\Lattice\FPGARX\top.v</Navigation>
            <Navigation>76</Navigation>
            <Navigation>5</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Removing wire o_Rx_DV1, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;C:\Users\alberto\Lattice\FPGARX\top.v&quot;:49:17:49:21|*Output MYLED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\alberto\Lattice\FPGARX\top.v</Navigation>
            <Navigation>49</Navigation>
            <Navigation>17</Navigation>
            <Navigation>49</Navigation>
            <Navigation>21</Navigation>
            <Navigation>*Output MYLED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\alberto\Lattice\FPGARX\top.v&quot;:230:0:230:5|Pruning register bits 7 to 2 of CICGain[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\alberto\Lattice\FPGARX\top.v</Navigation>
            <Navigation>230</Navigation>
            <Navigation>0</Navigation>
            <Navigation>230</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bits 7 to 2 of CICGain[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\alberto\Lattice\FPGARX\top.v&quot;:76:5:76:12|*Input o_Rx_DV1 to expression [dff] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\alberto\Lattice\FPGARX\top.v</Navigation>
            <Navigation>76</Navigation>
            <Navigation>5</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>*Input o_Rx_DV1 to expression [dff] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v&quot;:273:12:273:16|Found inferred clock top|osc_clk_inferred_clock which controls 2329 sequential elements including SinCos1.FF_52. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v</Navigation>
            <Navigation>273</Navigation>
            <Navigation>12</Navigation>
            <Navigation>273</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Found inferred clock top|osc_clk_inferred_clock which controls 2329 sequential elements including SinCos1.FF_52. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\alberto\lattice\fpgarx\top.v&quot;:230:0:230:5|Removing sequential instance phase_inc_carrGen1[63:0] because it is equivalent to instance phase_inc_carrGen[63:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\alberto\lattice\fpgarx\top.v</Navigation>
            <Navigation>230</Navigation>
            <Navigation>0</Navigation>
            <Navigation>230</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing sequential instance phase_inc_carrGen1[63:0] because it is equivalent to instance phase_inc_carrGen[63:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\alberto\lattice\fpgarx\impl1\source\multiplier.v&quot;:285:8:285:13|Blackbox ND2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\alberto\lattice\fpgarx\impl1\source\multiplier.v</Navigation>
            <Navigation>285</Navigation>
            <Navigation>8</Navigation>
            <Navigation>285</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Blackbox ND2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock top|osc_clk_inferred_clock with period 11.28ns. Please declare a user-defined clock on net osc_clk.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock top|osc_clk_inferred_clock with period 11.28ns. Please declare a user-defined clock on net osc_clk.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>