<dec f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='122' type='char &amp;'/>
<doc f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='121'>/// PostMachineScheduler - This pass schedules machine instructions postRA.</doc>
<def f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='226' type='char &amp;'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='938' u='a' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='342' u='a' c='_ZN12_GLOBAL__N_117AArch64PassConfigC1ERN4llvm20AArch64TargetMachineERNS1_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='326' u='a' c='_ZN12_GLOBAL__N_113ARMPassConfigC1ERN4llvm20ARMBaseTargetMachineERNS1_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='352' u='a' c='_ZN12_GLOBAL__N_113PPCPassConfigC1ERN4llvm16PPCTargetMachineERNS1_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='270' u='a' c='_ZN12_GLOBAL__N_117SystemZPassConfig14addPreEmitPassEv'/>
