
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[v2,5/8] MIPS: Octeon: Automatically provision CVMSEG space. - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [v2,5/8] MIPS: Octeon: Automatically provision CVMSEG space.</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=31592">David Daney</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Nov. 9, 2017, 12:51 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;20171109005126.21341-6-david.daney@cavium.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/10049889/mbox/"
   >mbox</a>
|
   <a href="/patch/10049889/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/10049889/">/patch/10049889/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	37CE56032D for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu,  9 Nov 2017 00:53:51 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 272992A733
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu,  9 Nov 2017 00:53:51 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 1B3472A75F; Thu,  9 Nov 2017 00:53:51 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID,RCVD_IN_DNSWL_HI autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 3AA4D2A733
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu,  9 Nov 2017 00:53:50 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1753527AbdKIAxq (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Wed, 8 Nov 2017 19:53:46 -0500
Received: from mail-by2nam01on0048.outbound.protection.outlook.com
	([104.47.34.48]:50627
	&quot;EHLO NAM01-BY2-obe.outbound.protection.outlook.com&quot;
	rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP
	id S1753402AbdKIAwJ (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Wed, 8 Nov 2017 19:52:09 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=CAVIUMNETWORKS.onmicrosoft.com; s=selector1-cavium-com;
	h=From:Date:Subject:Message-ID:Content-Type:MIME-Version;
	bh=ZdxxpzyVo8L/0iv2itn2BcJbM1eyksWoYsroXQLjyPM=;
	b=T9D8klh75dDtQ54D4mdVRgvqfp4E0UVXcAtRdrMl1jgcBkY0hH7e3ZhpF2vnzVHnnmWa7PLSJces8IGtuWwEHjMqJVQ+qerBbCZH3lT+kXpI6n//wnBJGPapHr2ra0mhCkTTKHqwVB/2HV2WdKYclqII2x9nStuKu68yRPDhBF8=
Authentication-Results: spf=none (sender IP is )
	smtp.mailfrom=David.Daney@cavium.com; 
Received: from ddl.caveonetworks.com (50.233.148.156) by
	CY4PR07MB3495.namprd07.prod.outlook.com (10.171.252.152) with
	Microsoft SMTP Server (version=TLS1_2,
	cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id
	15.20.218.12; Thu, 9 Nov 2017 00:52:05 +0000
From: David Daney &lt;david.daney@cavium.com&gt;
To: linux-mips@linux-mips.org, ralf@linux-mips.org,
	James Hogan &lt;james.hogan@mips.com&gt;, netdev@vger.kernel.org,
	&quot;David S. Miller&quot; &lt;davem@davemloft.net&gt;,
	Rob Herring &lt;robh+dt@kernel.org&gt;, Mark Rutland &lt;mark.rutland@arm.com&gt;,
	devel@driverdev.osuosl.org,
	Greg Kroah-Hartman &lt;gregkh@linuxfoundation.org&gt;
Cc: linux-kernel@vger.kernel.org, &quot;Steven J. Hill&quot; &lt;steven.hill@cavium.com&gt;,
	devicetree@vger.kernel.org, Andrew Lunn &lt;andrew@lunn.ch&gt;,
	Florian Fainelli &lt;f.fainelli@gmail.com&gt;,
	David Daney &lt;david.daney@cavium.com&gt;,
	Carlos Munoz &lt;cmunoz@caviumnetworks.com&gt;
Subject: [PATCH v2 5/8] MIPS: Octeon: Automatically provision CVMSEG space.
Date: Wed,  8 Nov 2017 16:51:23 -0800
Message-Id: &lt;20171109005126.21341-6-david.daney@cavium.com&gt;
X-Mailer: git-send-email 2.13.6
In-Reply-To: &lt;20171109005126.21341-1-david.daney@cavium.com&gt;
References: &lt;20171109005126.21341-1-david.daney@cavium.com&gt;
MIME-Version: 1.0
Content-Type: text/plain
X-Originating-IP: [50.233.148.156]
X-ClientProxiedBy: SN4PR0701CA0022.namprd07.prod.outlook.com (10.161.192.160)
	To CY4PR07MB3495.namprd07.prod.outlook.com (10.171.252.152)
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-Correlation-Id: b3d550d4-9741-42de-e062-08d5270c19f3
X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0;
	RULEID:(22001)(4534020)(4602075)(4627115)(201703031133081)(201702281549075)(2017052603199);
	SRVR:CY4PR07MB3495; 
X-Microsoft-Exchange-Diagnostics: 1; CY4PR07MB3495;
	3:/589jhaYPp8fl4vm5cQO0scQKmsFw5VB3Byw2A/4onqTUAXjbObjIJF3HY8+QN+QKpM0WO8yNatnUQAn/HdOOHcHqAuKLT1oqrY521054mDqMK3hDg7wfh73pUH932vzdXMTmE8ByRd0FjzF049k9eHeL7jAhiQl9Ca0jYDhubvXvqk885e5WKTUR+OoUzMNXGq6/vqz5MUUHMA9k11blBfQV1c3RqrdeAMqjvdzojsWaHcxZ295tGnDGbFrHVcB;
	25:34W7zQnP7ScOvwLUzSV+SqDbAz7qxdbA0ztm+Fj9EbZk6nY5phcuUYrQ35c0hBjhJ7xyzZ2p8Mbax3Kj5pLjWIITJ5ZiUi0ET+plc6ppPhqXVYiKmv9HATsLu/s7ee54Te95jD1soUGWiXKhLImNC9FVAsQq5q0Y0hUJdbzOoaiSBBDPG28AFBcjM2+19pnTKejAs4KsfdJZVagS7EAcq95MeWW+7cqvPCi/9SS0PGG36Vu9W4Bt9YqWPCeuA0WCy1DZCfGtLa9QvWy6ygBrZSzUwjPHm0wRxXsV8gTNL7uULYQXBMYuby3yPX9uwGrNiUMSjqIygpZxQ3JRic3xRQ==;
	31:hI1zQcsx5CemtMHHs2iw4rAU5tB3wMn+LbospjH6mcGuNh8zdi0uu03rDIR9l7BNE8lNlBgMsUPiOyHcA+k+CaC83cXKvJc/2cdY2H3IIYkV5xfYkIkeBrGyICKK7xEOoG/0QHojPY3cAg8P/PNe5cHZN51fL9HvWW+4BtG5ulYQXr1JFOfRiPiXc9daZs3ecz3y5Q3Zuvv8lgsCksf2dDCLYaWLmXVewEh7D2r8wEY=
X-MS-TrafficTypeDiagnostic: CY4PR07MB3495:
X-Microsoft-Exchange-Diagnostics: 1; CY4PR07MB3495;
	20:1VoFXvdtS10BnKrzfz+zxhgcilt9Q5JAv8w8WAiGnyqw0slMDx/8dXNhhXVAx/nbekFpNY/4lOOUijGqjJgIiixbSd6X8ZNum05HaVqCxs1OpNlaXxZbrq+G8NFDTk/wZQPQO2uYn7TLVssT2eLd1GPQPWpFneC0MugHHbbvQ/JhqOaI/mV4H5UL54ctgF5tsP+ryFSPE1D6AaESKm//B2d3LMy/D6OWQbGNNLV0luLEfST/jeHeW30Mm+83hHS1MYGuuZbURhK3rjwXRHWLOssF8jepPnHx4uvObYr8/9DEY6QL1SjwBnGMR0MSlaWORxwVJXtv6/LKhRtGsvJFJl+wYWTWWS+S9zPXm4hyfdYHUDL+CYWLjKaQUUjtGJIPcqiTcSZeBMLM3E0amQ/EhdeFUcLnDBrs5AV9Q937GN6TbqTiqflh2OhD6CzeTiWYq/9W0fJmO09fPnduGvyUVdIFMveJ4XYLsz9YWpx8crbwzCQNg36N5ECEb7pcf6VH;
	4:SVAiPl0od6ax1oklfUamRuqExck/6HZAUy8BWv/8IyK9v8w+UmmurZipDN3Vx6CaO80k9WEt0TxTJ18ku1WhKC9OEGZ20oX7CABwVZ4v+rnCw44oxfV9DbHSVwO5NY15tAgSZgV15ZpilDZCnnxm0t9oQLTDkk1vVUcu9Kts+ndfVuESKx183MSu3LMUvnSB062pBMZgpl3+KXJf4t5r+vkBX05A5ylZfP6xez45JH+SAfZAdNcUEzXo9bRO6bWlN6MG3b+LVdkK7ZomnKFYLA==
X-Exchange-Antispam-Report-Test: UriScan:;
X-Microsoft-Antispam-PRVS: &lt;CY4PR07MB34957658044FFA61F8271FFB97570@CY4PR07MB3495.namprd07.prod.outlook.com&gt;
X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0;
	RULEID:(100000700101)(100105000095)(100000701101)(100105300095)(100000702101)(100105100095)(6040450)(2401047)(8121501046)(5005006)(10201501046)(3231021)(93006095)(93001095)(3002001)(100000703101)(100105400095)(6041248)(20161123560025)(201703131423075)(201702281528075)(201703061421075)(201703061406153)(20161123555025)(20161123558100)(20161123562025)(20161123564025)(6072148)(201708071742011)(100000704101)(100105200095)(100000705101)(100105500095);
	SRVR:CY4PR07MB3495; BCL:0; PCL:0;
	RULEID:(100000800101)(100110000095)(100000801101)(100110300095)(100000802101)(100110100095)(100000803101)(100110400095)(100000804101)(100110200095)(100000805101)(100110500095);
	SRVR:CY4PR07MB3495; 
X-Forefront-PRVS: 0486A0CB86
X-Forefront-Antispam-Report: SFV:NSPM;
	SFS:(10009020)(6009001)(346002)(376002)(189002)(199003)(53936002)(6486002)(50466002)(6506006)(110136005)(2950100002)(36756003)(33646002)(7736002)(54906003)(50986999)(106356001)(189998001)(66066001)(2906002)(25786009)(305945005)(7416002)(97736004)(76176999)(1076002)(48376002)(47776003)(105586002)(16526018)(3846002)(81156014)(6512007)(81166006)(6116002)(8936002)(5003940100001)(101416001)(8676002)(478600001)(53416004)(316002)(6666003)(50226002)(72206003)(4326008)(69596002)(5660300001)(68736007)(16586007)(39060400002)(86362001)(107886003);
	DIR:OUT; SFP:1101; SCL:1; SRVR:CY4PR07MB3495;
	H:ddl.caveonetworks.com; FPR:; SPF:None; PTR:InfoNoRecords;
	MX:1; A:1; LANG:en; 
Received-SPF: None (protection.outlook.com: cavium.com does not designate
	permitted sender hosts)
X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; CY4PR07MB3495;
	23:m/FTQAodAN9/UXCkzfKMxJOMcSboxSeJ/GyZupPBp?=
	=?us-ascii?Q?I4j018IZ/ZOMW5mHbKHnfG0SlK5NsBMEoQb3mH5J04EQG3D7jBe9GCN68Dvg?=
	=?us-ascii?Q?2vP7ZEcWBl3gSpwltFaQ2Zr1QIMRUEfWraE03cKuer0eSyrKZimQXl74XerC?=
	=?us-ascii?Q?PGxAyPxE3PIkpu9JSNhMkjLWwIJL7ADXChV6zfQuqLN+diD0Ploh4Hn4gbPS?=
	=?us-ascii?Q?PuEiVoGUsQuTtDxlJY454cOMTKUNDEPuZM35boo3+t+TKctXfuM72D1RRZt1?=
	=?us-ascii?Q?+aeaQ0E6KpknRiKQ8BoKzMSh3Kd+mF+GCnUQkkKTG8xaE28h60rPRQQOzgba?=
	=?us-ascii?Q?kNUaSSCzji4+3/vvofTWUeR/0x/rNLPwDdfpNXZpoU5q1eTeqXll64tlTEDx?=
	=?us-ascii?Q?gQbD1rPCis2oJKaLwUTEaFXhFcjTGiqH3PJH6c+k2wDiPhd85Ce1PYXAMgmq?=
	=?us-ascii?Q?N8KeyEbLmpoE/gHo0UNlOMLUZl7ynWgeKEpxCx0vcy2EUwXY5Nwg1kX0Uc1W?=
	=?us-ascii?Q?qy+S2xFbcDSzLYWjlWe0zEcmUBeiNek3jkHy4Cb0TYVdlx2cZUz0rpu/HnXk?=
	=?us-ascii?Q?HY+2e0nPPhPdACgBTbD+ty0/g+Mo/lgJ3xoa5uvwHdnG11U1EypQF0YH0ZI/?=
	=?us-ascii?Q?bh11osCJizPHfD0rjUfHQP6ttlkvbR0o+sjL+V1/CBZwjDBPhdG8dtebMpxR?=
	=?us-ascii?Q?FcySwBGNlZA6GNayA1pau2AkzNRS/itkn8tdzRZRy8aOxOqhjf27ZsfSY+XH?=
	=?us-ascii?Q?1QN7SebuIzZX7BRep0WNkonAoTRAksefTYZycPAuEqhAzFyqx9UygQbWoLHY?=
	=?us-ascii?Q?PArT2V5Tyt+GhHBLqyYjZQevwNnJZQwyPjuK5kaBlEfM8pIrz03Y7324Mv/Q?=
	=?us-ascii?Q?cBnGHMYmlyCm0z3yS08xF/E+PsZnvrlBnap7kYC4GMGEilwrRBsHixCHcCR4?=
	=?us-ascii?Q?+z/n5m/trE81mLjWKMB+HGu2wHmYx7L/EWhDiKFxgmYlcpLLhHe7BmvY5d7t?=
	=?us-ascii?Q?81lCPMp3ZjY+XmKFTAymYshwEMh5vhjFjA61Y2d4sA+m+j7cOwvR3Zirwa7r?=
	=?us-ascii?Q?jaQzLs6ouFJZLSuFGlUMwHtpv8LBdGSBqmU9U+Upevpbe5HimBWR/M9CPtpE?=
	=?us-ascii?Q?/VfyRD2YK5ahVrv7+pHG1jd6fqtH4wKRsOUO47pXi4+z5mqodwCO0Yrs+JZK?=
	=?us-ascii?Q?kYiP9QfW5O4xVPgwnz6aMhsrYKZagSntEq+c+XMR8ihQvUdxbuBBdzRow=3D?=
	=?us-ascii?Q?=3D?=
X-Microsoft-Exchange-Diagnostics: 1; CY4PR07MB3495;
	6:2S249YT4GTmPdPc/DM6F8O7Ono5tKcrxPmtMnPaCdGVKhVmzzyNfYtz/hcY6zwU+ZtU0KRvKsU4jmnNrZmIzoeKJCWVhO9u32YQK+n4zgkSQYrJb2kQGr8NTUrq5a7X5LiMVGbisZy695Wa5xrcnWxCsNCjzE1Aj7+SvyUsppFdZdgIYRCWQgNHTYGiAspIpwERxOeGOzVZOrSklYwkKjGhVFfBy+ffFsrcqew8Y4L+gd6VwRCU2cyXVL3iYI27JWp7T+gHOHFY4E/GIB+UhhOYwaRv8dDgfoxDEonhljTzHkjG5JgBDeFWzBzPiQzUNqJWMjwepOBm64aFNy1UPtJQVF4x6bs8+vPTIf/+X/6g=;
	5:C8u7ExqlGZuvzE3klIHn4/AbdFZQZqC7yN7Mu1S8cOSGEjN8shL1L/+DJcrIJ/P/bcdNPRZIO8UXHr0pjO6gwgKc6VRBAaIwgesAXyKZxOPJWsL9s5FEvyFUBitmfTWfjy/LAJ2GuTKOrL8OP1EOlDCKFNx2nh7setdOOke1U9Q=;
	24:9yEwz9UhjR5N/VUjUS4FR9Nfwstj323GO7OCsnOW/jiHc429VRiBfznFaPvv62FfSRXpQSOWKa42afpsVPWGu/8kaiI1/6lwbjxOKp7YJOI=;
	7:C7W62ytIWeO5aFQg8GMuP25SNV6+bFcERAlcFD40Kgsfbsr7klQOqPRMuzIABn1DrGGHxgxXxlcql9yQYBARIXrSvoE4KBPB5cqCW0cYzH4/8xiiZPXdjbv2b8evTieasYSbcQnUaIrgobZqdGLQZqV5Ls/2t4hHajBLdJPmbo6+HsCBU2kKMx0HayQgc46VxWt39m1rX744nQjD48eZrCBVkS4mrwm1WrOSV3N0MU75D/ioLfXn2Q6oC2ZW69ui
SpamDiagnosticOutput: 1:99
SpamDiagnosticMetadata: NSPM
X-OriginatorOrg: cavium.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Nov 2017 00:52:05.8297
	(UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: b3d550d4-9741-42de-e062-08d5270c19f3
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 711e4ccf-2e9b-4bcf-a551-4094005b6194
X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY4PR07MB3495
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=31592">David Daney</a> - Nov. 9, 2017, 12:51 a.m.</div>
<pre class="content">
Remove CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE and automatically calculate
the amount of CVMSEG space needed.

1st 128-bytes: Use by IOBDMA
2nd 128-bytes: Reserved by kernel for scratch/TLS emulation.
3rd 128-bytes: OCTEON-III LMTLINE

New config variable CONFIG_CAVIUM_OCTEON_EXTRA_CVMSEG provisions
additional lines, defaults to zero.
<span class="signed-off-by">
Signed-off-by: David Daney &lt;david.daney@cavium.com&gt;</span>
<span class="signed-off-by">Signed-off-by: Carlos Munoz &lt;cmunoz@caviumnetworks.com&gt;</span>
---
 arch/mips/cavium-octeon/Kconfig                    | 27 ++++++++++++--------
 arch/mips/cavium-octeon/setup.c                    | 16 ++++++------
 .../asm/mach-cavium-octeon/kernel-entry-init.h     | 20 +++++++++------
 arch/mips/include/asm/mipsregs.h                   |  2 ++
 arch/mips/include/asm/octeon/octeon.h              |  2 ++
 arch/mips/include/asm/processor.h                  |  2 +-
 arch/mips/kernel/octeon_switch.S                   |  2 --
 arch/mips/mm/tlbex.c                               | 29 ++++++----------------
 drivers/staging/octeon/ethernet-defines.h          |  2 +-
 9 files changed, 50 insertions(+), 52 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/mips/cavium-octeon/Kconfig b/arch/mips/cavium-octeon/Kconfig</span>
<span class="p_header">index 4dffe78fe6b9..a526bb80aa16 100644</span>
<span class="p_header">--- a/arch/mips/cavium-octeon/Kconfig</span>
<span class="p_header">+++ b/arch/mips/cavium-octeon/Kconfig</span>
<span class="p_chunk">@@ -10,21 +10,26 @@</span> <span class="p_context"> config CAVIUM_CN63XXP1</span>
 	  non-CN63XXP1 hardware, so it is recommended to select &quot;n&quot;
 	  unless it is known the workarounds are needed.
 
<span class="p_del">-config CAVIUM_OCTEON_CVMSEG_SIZE</span>
<span class="p_del">-	int &quot;Number of L1 cache lines reserved for CVMSEG memory&quot;</span>
<span class="p_del">-	range 0 54</span>
<span class="p_del">-	default 1</span>
<span class="p_del">-	help</span>
<span class="p_del">-	  CVMSEG LM is a segment that accesses portions of the dcache as a</span>
<span class="p_del">-	  local memory; the larger CVMSEG is, the smaller the cache is.</span>
<span class="p_del">-	  This selects the size of CVMSEG LM, which is in cache blocks. The</span>
<span class="p_del">-	  legally range is from zero to 54 cache blocks (i.e. CVMSEG LM is</span>
<span class="p_del">-	  between zero and 6192 bytes).</span>
<span class="p_del">-</span>
 endif # CPU_CAVIUM_OCTEON
 
 if CAVIUM_OCTEON_SOC
 
<span class="p_add">+config CAVIUM_OCTEON_EXTRA_CVMSEG</span>
<span class="p_add">+	int &quot;Number of extra L1 cache lines reserved for CVMSEG memory&quot;</span>
<span class="p_add">+	range 0 50</span>
<span class="p_add">+	default 0</span>
<span class="p_add">+	help</span>
<span class="p_add">+	  CVMSEG LM is a segment that accesses portions of the dcache</span>
<span class="p_add">+	  as a local memory; the larger CVMSEG is, the smaller the</span>
<span class="p_add">+	  cache is.  The kernel uses two or three blocks (one for TLB</span>
<span class="p_add">+	  exception handlers, one for driver IOBDMA operations, and on</span>
<span class="p_add">+	  models that need it, one for LMTDMA operations). This</span>
<span class="p_add">+	  selects an optional extra number of CVMSEG lines for use by</span>
<span class="p_add">+	  other software.</span>
<span class="p_add">+</span>
<span class="p_add">+	  Normally no extra lines are required, and this parameter</span>
<span class="p_add">+	  should be set to zero.</span>
<span class="p_add">+</span>
 config CAVIUM_OCTEON_LOCK_L2
 	bool &quot;Lock often used kernel code in the L2&quot;
 	default &quot;y&quot;
<span class="p_header">diff --git a/arch/mips/cavium-octeon/setup.c b/arch/mips/cavium-octeon/setup.c</span>
<span class="p_header">index 99e6a68bc652..51c4d3c3cada 100644</span>
<span class="p_header">--- a/arch/mips/cavium-octeon/setup.c</span>
<span class="p_header">+++ b/arch/mips/cavium-octeon/setup.c</span>
<span class="p_chunk">@@ -68,6 +68,12 @@</span> <span class="p_context"> extern void pci_console_init(const char *arg);</span>
 static unsigned long long max_memory = ULLONG_MAX;
 static unsigned long long reserve_low_mem;
 
<span class="p_add">+/*</span>
<span class="p_add">+ * modified in hernel-entry-init.h, must have an initial value to keep</span>
<span class="p_add">+ * it from being clobbered when bss is zeroed.</span>
<span class="p_add">+ */</span>
<span class="p_add">+u32 octeon_cvmseg_lines = 2;</span>
<span class="p_add">+</span>
 DEFINE_SEMAPHORE(octeon_bootbus_sem);
 EXPORT_SYMBOL(octeon_bootbus_sem);
 
<span class="p_chunk">@@ -604,11 +610,7 @@</span> <span class="p_context"> void octeon_user_io_init(void)</span>
 
 	/* R/W If set, CVMSEG is available for loads/stores in
 	 * kernel/debug mode. */
<span class="p_del">-#if CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE &gt; 0</span>
 	cvmmemctl.s.cvmsegenak = 1;
<span class="p_del">-#else</span>
<span class="p_del">-	cvmmemctl.s.cvmsegenak = 0;</span>
<span class="p_del">-#endif</span>
 	if (OCTEON_IS_OCTEON3()) {
 		/* Enable LMTDMA */
 		cvmmemctl.s.lmtena = 1;
<span class="p_chunk">@@ -626,9 +628,9 @@</span> <span class="p_context"> void octeon_user_io_init(void)</span>
 
 	/* Setup of CVMSEG is done in kernel-entry-init.h */
 	if (smp_processor_id() == 0)
<span class="p_del">-		pr_notice(&quot;CVMSEG size: %d cache lines (%d bytes)\n&quot;,</span>
<span class="p_del">-			  CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE,</span>
<span class="p_del">-			  CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE * 128);</span>
<span class="p_add">+		pr_notice(&quot;CVMSEG size: %u cache lines (%u bytes)\n&quot;,</span>
<span class="p_add">+			  octeon_cvmseg_lines,</span>
<span class="p_add">+			  octeon_cvmseg_lines * 128);</span>
 
 	if (octeon_has_feature(OCTEON_FEATURE_FAU)) {
 		union cvmx_iob_fau_timeout fau_timeout;
<span class="p_header">diff --git a/arch/mips/include/asm/mach-cavium-octeon/kernel-entry-init.h b/arch/mips/include/asm/mach-cavium-octeon/kernel-entry-init.h</span>
<span class="p_header">index c38b38ce5a3d..cdcca60978a2 100644</span>
<span class="p_header">--- a/arch/mips/include/asm/mach-cavium-octeon/kernel-entry-init.h</span>
<span class="p_header">+++ b/arch/mips/include/asm/mach-cavium-octeon/kernel-entry-init.h</span>
<span class="p_chunk">@@ -26,11 +26,18 @@</span> <span class="p_context"></span>
 	# a3 = address of boot descriptor block
 	.set push
 	.set arch=octeon
<span class="p_add">+	mfc0	v1, CP0_PRID_REG</span>
<span class="p_add">+	andi	v1, 0xff00</span>
<span class="p_add">+	li	v0, 0x9500		# cn78XX or later</span>
<span class="p_add">+	subu	v1, v1, v0</span>
<span class="p_add">+	li	t2, 2 + CONFIG_CAVIUM_OCTEON_EXTRA_CVMSEG</span>
<span class="p_add">+	bltz	v1, 1f</span>
<span class="p_add">+	addiu	t2, 1			# t2 has cvmseg_size</span>
<span class="p_add">+1:</span>
 	# Read the cavium mem control register
 	dmfc0	v0, CP0_CVMMEMCTL_REG
 	# Clear the lower 6 bits, the CVMSEG size
<span class="p_del">-	dins	v0, $0, 0, 6</span>
<span class="p_del">-	ori	v0, CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE</span>
<span class="p_add">+	dins	v0, t2, 0, 6</span>
 	dmtc0	v0, CP0_CVMMEMCTL_REG	# Write the cavium mem control register
 	dmfc0	v0, CP0_CVMCTL_REG	# Read the cavium control register
 	# Disable unaligned load/store support but leave HW fixup enabled
<span class="p_chunk">@@ -70,7 +77,7 @@</span> <span class="p_context"></span>
 	# Flush dcache after config change
 	cache	9, 0($0)
 	# Zero all of CVMSEG to make sure parity is correct
<span class="p_del">-	dli	v0, CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE</span>
<span class="p_add">+	move	v0, t2</span>
 	dsll	v0, 7
 	beqz	v0, 2f
 1:	dsubu	v0, 8
<span class="p_chunk">@@ -126,12 +133,7 @@</span> <span class="p_context"></span>
 	LONG_L	sp, (t0)
 	# Set the SP global variable to zero so the master knows we&#39;ve started
 	LONG_S	zero, (t0)
<span class="p_del">-#ifdef __OCTEON__</span>
<span class="p_del">-	syncw</span>
<span class="p_del">-	syncw</span>
<span class="p_del">-#else</span>
 	sync
<span class="p_del">-#endif</span>
 	# Jump to the normal Linux SMP entry point
 	j   smp_bootstrap
 	nop
<span class="p_chunk">@@ -148,6 +150,8 @@</span> <span class="p_context"></span>
 
 #endif /* CONFIG_SMP */
 octeon_main_processor:
<span class="p_add">+	dla	v0, octeon_cvmseg_lines</span>
<span class="p_add">+	sw	t2, 0(v0)</span>
 	.set pop
 .endm
 
<span class="p_header">diff --git a/arch/mips/include/asm/mipsregs.h b/arch/mips/include/asm/mipsregs.h</span>
<span class="p_header">index a6810923b3f0..df7654d7333d 100644</span>
<span class="p_header">--- a/arch/mips/include/asm/mipsregs.h</span>
<span class="p_header">+++ b/arch/mips/include/asm/mipsregs.h</span>
<span class="p_chunk">@@ -1126,6 +1126,8 @@</span> <span class="p_context"></span>
 #define FPU_CSR_RD	0x3	/* towards -Infinity */
 
 
<span class="p_add">+#define CAVIUM_OCTEON_SCRATCH_OFFSET (2 * 128 - 16 - 32768)</span>
<span class="p_add">+</span>
 #ifndef __ASSEMBLY__
 
 /*
<span class="p_header">diff --git a/arch/mips/include/asm/octeon/octeon.h b/arch/mips/include/asm/octeon/octeon.h</span>
<span class="p_header">index d184592e6515..02eb194b2cdc 100644</span>
<span class="p_header">--- a/arch/mips/include/asm/octeon/octeon.h</span>
<span class="p_header">+++ b/arch/mips/include/asm/octeon/octeon.h</span>
<span class="p_chunk">@@ -392,6 +392,8 @@</span> <span class="p_context"> static inline uint32_t octeon_npi_read32(uint64_t address)</span>
 
 extern struct cvmx_bootinfo *octeon_bootinfo;
 
<span class="p_add">+extern u32 octeon_cvmseg_lines;</span>
<span class="p_add">+</span>
 extern uint64_t octeon_bootloader_entry_addr;
 
 extern void (*octeon_irq_setup_secondary)(void);
<span class="p_header">diff --git a/arch/mips/include/asm/processor.h b/arch/mips/include/asm/processor.h</span>
<span class="p_header">index 95b8c471f572..3d264008afcb 100644</span>
<span class="p_header">--- a/arch/mips/include/asm/processor.h</span>
<span class="p_header">+++ b/arch/mips/include/asm/processor.h</span>
<span class="p_chunk">@@ -216,7 +216,7 @@</span> <span class="p_context"> struct octeon_cop2_state {</span>
 	.cp2			= {0,},
 
 struct octeon_cvmseg_state {
<span class="p_del">-	unsigned long cvmseg[CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE]</span>
<span class="p_add">+	unsigned long cvmseg[CONFIG_CAVIUM_OCTEON_EXTRA_CVMSEG + 3]</span>
 			    [cpu_dcache_line_size() / sizeof(unsigned long)];
 };
 
<span class="p_header">diff --git a/arch/mips/kernel/octeon_switch.S b/arch/mips/kernel/octeon_switch.S</span>
<span class="p_header">index e42113fe2762..4f56902d5ee7 100644</span>
<span class="p_header">--- a/arch/mips/kernel/octeon_switch.S</span>
<span class="p_header">+++ b/arch/mips/kernel/octeon_switch.S</span>
<span class="p_chunk">@@ -29,7 +29,6 @@</span> <span class="p_context"></span>
 	cpu_save_nonscratch a0
 	LONG_S	ra, THREAD_REG31(a0)
 
<span class="p_del">-#if CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE &gt; 0</span>
 	/* Check if we need to store CVMSEG state */
 	dmfc0	t0, $11,7	/* CvmMemCtl */
 	bbit0	t0, 6, 3f	/* Is user access enabled? */
<span class="p_chunk">@@ -58,7 +57,6 @@</span> <span class="p_context"></span>
 	dmfc0	t0, $11,7	/* CvmMemCtl */
 	xori	t0, t0, 0x40	/* Bit 6 is CVMSEG user enable */
 	dmtc0	t0, $11,7	/* CvmMemCtl */
<span class="p_del">-#endif</span>
 3:
 
 #if defined(CONFIG_CC_STACKPROTECTOR) &amp;&amp; !defined(CONFIG_SMP)
<span class="p_header">diff --git a/arch/mips/mm/tlbex.c b/arch/mips/mm/tlbex.c</span>
<span class="p_header">index 79b9f2ad3ff5..3d3dfba465ae 100644</span>
<span class="p_header">--- a/arch/mips/mm/tlbex.c</span>
<span class="p_header">+++ b/arch/mips/mm/tlbex.c</span>
<span class="p_chunk">@@ -115,33 +115,17 @@</span> <span class="p_context"> static int use_lwx_insns(void)</span>
 		return 0;
 	}
 }
<span class="p_del">-#if defined(CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE) &amp;&amp; \</span>
<span class="p_del">-    CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE &gt; 0</span>
<span class="p_del">-static bool scratchpad_available(void)</span>
<span class="p_del">-{</span>
<span class="p_del">-	return true;</span>
<span class="p_del">-}</span>
<span class="p_del">-static int scratchpad_offset(int i)</span>
<span class="p_del">-{</span>
<span class="p_del">-	/*</span>
<span class="p_del">-	 * CVMSEG starts at address -32768 and extends for</span>
<span class="p_del">-	 * CAVIUM_OCTEON_CVMSEG_SIZE 128 byte cache lines.</span>
<span class="p_del">-	 */</span>
<span class="p_del">-	i += 1; /* Kernel use starts at the top and works down. */</span>
<span class="p_del">-	return CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE * 128 - (8 * i) - 32768;</span>
<span class="p_del">-}</span>
<span class="p_del">-#else</span>
<span class="p_del">-static bool scratchpad_available(void)</span>
<span class="p_del">-{</span>
<span class="p_del">-	return false;</span>
<span class="p_del">-}</span>
<span class="p_add">+</span>
 static int scratchpad_offset(int i)
 {
<span class="p_add">+	if (IS_ENABLED(CONFIG_CPU_CAVIUM_OCTEON))</span>
<span class="p_add">+		return (CAVIUM_OCTEON_SCRATCH_OFFSET - (8 * i));</span>
<span class="p_add">+</span>
 	BUG();
 	/* Really unreachable, but evidently some GCC want this. */
 	return 0;
 }
<span class="p_del">-#endif</span>
<span class="p_add">+</span>
 /*
  * Found by experiment: At least some revisions of the 4kc throw under
  * some circumstances a machine check exception, triggered by invalid
<span class="p_chunk">@@ -1302,7 +1286,8 @@</span> <span class="p_context"> static void build_r4000_tlb_refill_handler(void)</span>
 	memset(relocs, 0, sizeof(relocs));
 	memset(final_handler, 0, sizeof(final_handler));
 
<span class="p_del">-	if (IS_ENABLED(CONFIG_64BIT) &amp;&amp; (scratch_reg &gt;= 0 || scratchpad_available()) &amp;&amp; use_bbit_insns()) {</span>
<span class="p_add">+	if (IS_ENABLED(CONFIG_64BIT) &amp;&amp; use_bbit_insns() &amp;&amp;</span>
<span class="p_add">+	   (scratch_reg &gt;= 0 || IS_ENABLED(CONFIG_CPU_CAVIUM_OCTEON))) {</span>
 		htlb_info = build_fast_tlb_refill_handler(&amp;p, &amp;l, &amp;r, K0, K1,
 							  scratch_reg);
 		vmalloc_mode = refill_scratch;
<span class="p_header">diff --git a/drivers/staging/octeon/ethernet-defines.h b/drivers/staging/octeon/ethernet-defines.h</span>
<span class="p_header">index 07bd2b87f6a0..e898df25b87f 100644</span>
<span class="p_header">--- a/drivers/staging/octeon/ethernet-defines.h</span>
<span class="p_header">+++ b/drivers/staging/octeon/ethernet-defines.h</span>
<span class="p_chunk">@@ -32,7 +32,7 @@</span> <span class="p_context"></span>
 #define REUSE_SKBUFFS_WITHOUT_FREE  1
 #endif
 
<span class="p_del">-#define USE_ASYNC_IOBDMA            (CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE &gt; 0)</span>
<span class="p_add">+#define USE_ASYNC_IOBDMA	1</span>
 
 /* Maximum number of SKBs to try to free per xmit packet. */
 #define MAX_OUT_QUEUE_DEPTH 1000

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



