#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x560a05a11ee0 .scope module, "camera" "camera" 2 4;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "camera_en"
    .port_info 2 /OUTPUT 1 "data_valid"
    .port_info 3 /OUTPUT 8 "data_out"
v0x560a05a36830 .array "DATA", 74 0, 7 0;
o0x7f198af00018 .functor BUFZ 1, C4<z>; HiZ drive
v0x560a05a35080_0 .net "camera_en", 0 0, o0x7f198af00018;  0 drivers
o0x7f198af00048 .functor BUFZ 1, C4<z>; HiZ drive
v0x560a05a2c7f0_0 .net "clk", 0 0, o0x7f198af00048;  0 drivers
v0x560a05a245e0_0 .var "data_out", 7 0;
v0x560a05a1c920_0 .var "data_valid", 0 0;
v0x560a05a13c20_0 .var/i "ptr", 31 0;
E_0x560a0599b300 .event posedge, v0x560a05a2c7f0_0;
S_0x560a05a10090 .scope module, "interface_tb" "interface_tb" 3 4;
 .timescale -9 -9;
v0x560a05a76e10_0 .net "Dout", 15 0, L_0x560a05a8bc40;  1 drivers
v0x560a05a76ef0_0 .net "GS_data", 7 0, L_0x560a05a8a550;  1 drivers
v0x560a05a76fe0_0 .net "GS_done", 0 0, v0x560a05a6dde0_0;  1 drivers
v0x560a05a770d0_0 .net "GS_enable", 0 0, L_0x560a05a79c30;  1 drivers
v0x560a05a771c0_0 .net "GS_valid", 0 0, L_0x560a05a8a910;  1 drivers
v0x560a05a77300_0 .net "RWM_1_data", 7 0, L_0x560a05a8ae40;  1 drivers
v0x560a05a773f0_0 .net "RWM_1_done", 0 0, v0x560a05a704a0_0;  1 drivers
v0x560a05a774e0_0 .net "RWM_1_enable", 0 0, L_0x560a05a78920;  1 drivers
v0x560a05a775d0_0 .net "RWM_1_valid", 0 0, L_0x560a05a8b0f0;  1 drivers
v0x560a05a77670_0 .net "RWM_2_data", 7 0, L_0x560a05a8b410;  1 drivers
v0x560a05a77780_0 .net "RWM_2_done", 0 0, v0x560a05a72260_0;  1 drivers
v0x560a05a77870_0 .net "RWM_2_enable", 0 0, L_0x560a05a79270;  1 drivers
v0x560a05a77960_0 .net "RWM_2_valid", 0 0, L_0x560a05a8b6c0;  1 drivers
v0x560a05a77a50_0 .net "camera_data", 7 0, v0x560a05a76a70_0;  1 drivers
v0x560a05a77b60_0 .net "camera_enable", 0 0, L_0x560a05a78470;  1 drivers
v0x560a05a77c50_0 .var "clear", 0 0;
v0x560a05a77d40_0 .var "clk", 0 0;
v0x560a05a77de0_0 .net "data_valid", 0 0, v0x560a05a76b70_0;  1 drivers
v0x560a05a77e80_0 .net "fill_now", 0 0, L_0x560a05a8b970;  1 drivers
v0x560a05a77f70_0 .net "pause", 0 0, L_0x560a05a8a280;  1 drivers
v0x560a05a78060_0 .var "rst_n", 0 0;
v0x560a05a78100_0 .net "rw_1", 0 0, L_0x560a05a78e50;  1 drivers
v0x560a05a781f0_0 .net "rw_2", 0 0, L_0x560a05a79920;  1 drivers
v0x560a05a782e0_0 .var "start", 0 0;
L_0x560a05a8bdb0 .part L_0x560a05a8bc40, 0, 8;
S_0x560a05a6b130 .scope module, "Display" "display" 3 46, 4 1 0, S_0x560a05a10090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "data_valid"
    .port_info 2 /INPUT 8 "data_out"
v0x560a05a0fb70_0 .net "clk", 0 0, v0x560a05a77d40_0;  1 drivers
v0x560a05a6b3c0_0 .net "data_out", 7 0, L_0x560a05a8bdb0;  1 drivers
v0x560a05a6b4a0_0 .net "data_valid", 0 0, L_0x560a05a8b970;  alias, 1 drivers
v0x560a05a6b540_0 .var/i "file_id", 31 0;
E_0x560a0599b510 .event posedge, v0x560a05a0fb70_0;
S_0x560a05a6b6a0 .scope module, "FILTER" "filter5x5" 3 44, 5 12 0, S_0x560a05a10090;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "Din"
    .port_info 1 /INPUT 1 "data_valid"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 1 "fill_now"
    .port_info 5 /OUTPUT 16 "Dout"
P_0x560a05a6b870 .param/l "CONVOLUTE" 0 5 31, C4<11>;
P_0x560a05a6b8b0 .param/l "FIX" 0 5 31, C4<10>;
P_0x560a05a6b8f0 .param/l "IDLE" 0 5 31, C4<00>;
P_0x560a05a6b930 .param/l "M" 0 5 32, +C4<00000000000000000000000001000000>;
P_0x560a05a6b970 .param/l "N" 0 5 32, +C4<00000000000000000000000001000000>;
P_0x560a05a6b9b0 .param/l "STORE" 0 5 31, C4<01>;
v0x560a05a6bd60_0 .net "Din", 7 0, L_0x560a05a8b410;  alias, 1 drivers
v0x560a05a6be60_0 .net "Dout", 15 0, L_0x560a05a8bc40;  alias, 1 drivers
v0x560a05a6bf40_0 .var "NS", 1 0;
v0x560a05a6c000_0 .var "PS", 1 0;
L_0x7f198aeb7b58 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x560a05a6c0e0_0 .net/2u *"_s0", 1 0, L_0x7f198aeb7b58;  1 drivers
L_0x7f198aeb7c30 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x560a05a6c210_0 .net/2u *"_s10", 1 0, L_0x7f198aeb7c30;  1 drivers
v0x560a05a6c2f0_0 .net *"_s12", 0 0, L_0x560a05a8bb00;  1 drivers
o0x7f198af00468 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x560a05a6c3b0_0 name=_s14
v0x560a05a6c490_0 .net *"_s2", 0 0, L_0x560a05a8b850;  1 drivers
L_0x7f198aeb7ba0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560a05a6c550_0 .net/2u *"_s4", 0 0, L_0x7f198aeb7ba0;  1 drivers
L_0x7f198aeb7be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560a05a6c630_0 .net/2u *"_s6", 0 0, L_0x7f198aeb7be8;  1 drivers
v0x560a05a6c710_0 .net "clk", 0 0, v0x560a05a77d40_0;  alias, 1 drivers
v0x560a05a6c7b0_0 .var/i "count", 31 0;
v0x560a05a6c870_0 .net "data_valid", 0 0, L_0x560a05a8b6c0;  alias, 1 drivers
v0x560a05a6c930_0 .net "fill_now", 0 0, L_0x560a05a8b970;  alias, 1 drivers
v0x560a05a6ca00_0 .var/i "i", 31 0;
v0x560a05a6cac0 .array "image_kernal", 24 0, 7 0;
v0x560a05a6cb80_0 .var/i "j", 31 0;
v0x560a05a6cc60_0 .var/i "k", 31 0;
v0x560a05a6cd40_0 .var "result", 15 0;
v0x560a05a6ce20_0 .var "result0", 15 0;
v0x560a05a6cf00_0 .var "result1", 15 0;
v0x560a05a6cfe0_0 .var "result2", 15 0;
v0x560a05a6d0c0_0 .var "result3", 15 0;
v0x560a05a6d1a0_0 .net "rst", 0 0, v0x560a05a78060_0;  1 drivers
v0x560a05a6d260 .array "storage", 4095 0, 7 0;
E_0x560a0599c540/0 .event edge, v0x560a05a6c000_0, v0x560a05a6cc60_0, v0x560a05a6c7b0_0, v0x560a05a6ca00_0;
E_0x560a0599c540/1 .event edge, v0x560a05a6c870_0, v0x560a05a6bd60_0;
E_0x560a0599c540 .event/or E_0x560a0599c540/0, E_0x560a0599c540/1;
E_0x560a0599bd40 .event posedge, v0x560a05a6d1a0_0, v0x560a05a0fb70_0;
L_0x560a05a8b850 .cmp/eq 2, v0x560a05a6c000_0, L_0x7f198aeb7b58;
L_0x560a05a8b970 .functor MUXZ 1, L_0x7f198aeb7be8, L_0x7f198aeb7ba0, L_0x560a05a8b850, C4<>;
L_0x560a05a8bb00 .cmp/eq 2, v0x560a05a6c000_0, L_0x7f198aeb7c30;
L_0x560a05a8bc40 .functor MUXZ 16, o0x7f198af00468, v0x560a05a6cd40_0, L_0x560a05a8bb00, C4<>;
S_0x560a05a6d3e0 .scope module, "GS" "Grayscaler" 3 38, 6 21 0, S_0x560a05a10090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "GS_enable"
    .port_info 3 /INPUT 1 "RWM_valid"
    .port_info 4 /INPUT 8 "Din"
    .port_info 5 /OUTPUT 8 "Dout"
    .port_info 6 /OUTPUT 1 "GS_valid"
    .port_info 7 /OUTPUT 1 "pause"
    .port_info 8 /OUTPUT 1 "GS_done"
P_0x560a05a6d590 .param/l "CALCULATE" 0 6 37, C4<10>;
P_0x560a05a6d5d0 .param/l "FILL" 0 6 37, C4<01>;
P_0x560a05a6d610 .param/l "IDLE" 0 6 37, C4<00>;
P_0x560a05a6d650 .param/l "M" 0 6 33, +C4<00000000000000000000000001000000>;
P_0x560a05a6d690 .param/l "N" 0 6 33, +C4<00000000000000000000000001000000>;
L_0x560a05a79310 .functor AND 1, L_0x560a05a79e60, L_0x560a05a89f60, C4<1>, C4<1>;
L_0x560a0599c980 .functor AND 1, L_0x560a05a79310, L_0x560a05a8a0f0, C4<1>, C4<1>;
L_0x560a05a4fcb0 .functor AND 1, L_0x560a05a8a640, L_0x560a05a8a730, C4<1>, C4<1>;
v0x560a05a6db10_0 .var "CS", 1 0;
v0x560a05a6dc10_0 .net "Din", 7 0, L_0x560a05a8ae40;  alias, 1 drivers
v0x560a05a6dcf0_0 .net "Dout", 7 0, L_0x560a05a8a550;  alias, 1 drivers
v0x560a05a6dde0_0 .var "GS_done", 0 0;
v0x560a05a6dea0_0 .net "GS_enable", 0 0, L_0x560a05a79c30;  alias, 1 drivers
v0x560a05a6dfb0_0 .net "GS_valid", 0 0, L_0x560a05a8a910;  alias, 1 drivers
v0x560a05a6e070_0 .var "NS", 1 0;
v0x560a05a6e150_0 .net "RWM_valid", 0 0, L_0x560a05a8b0f0;  alias, 1 drivers
L_0x7f198aeb7648 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x560a05a6e210_0 .net/2u *"_s0", 1 0, L_0x7f198aeb7648;  1 drivers
L_0x7f198aeb76d8 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a05a6e2f0_0 .net/2s *"_s10", 31 0, L_0x7f198aeb76d8;  1 drivers
v0x560a05a6e3d0_0 .net *"_s12", 0 0, L_0x560a05a8a0f0;  1 drivers
v0x560a05a6e490_0 .net *"_s14", 0 0, L_0x560a0599c980;  1 drivers
L_0x7f198aeb7720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560a05a6e550_0 .net/2u *"_s16", 0 0, L_0x7f198aeb7720;  1 drivers
L_0x7f198aeb7768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560a05a6e630_0 .net/2u *"_s18", 0 0, L_0x7f198aeb7768;  1 drivers
v0x560a05a6e710_0 .net *"_s2", 0 0, L_0x560a05a79e60;  1 drivers
L_0x7f198aeb77b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x560a05a6e7d0_0 .net/2u *"_s22", 1 0, L_0x7f198aeb77b0;  1 drivers
v0x560a05a6e8b0_0 .net *"_s24", 0 0, L_0x560a05a8a410;  1 drivers
o0x7f198af00b88 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x560a05a6e970_0 name=_s26
L_0x7f198aeb77f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x560a05a6ea50_0 .net/2u *"_s30", 1 0, L_0x7f198aeb77f8;  1 drivers
v0x560a05a6eb30_0 .net *"_s32", 0 0, L_0x560a05a8a640;  1 drivers
L_0x7f198aeb7840 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x560a05a6ebf0_0 .net/2s *"_s34", 31 0, L_0x7f198aeb7840;  1 drivers
v0x560a05a6ecd0_0 .net *"_s36", 0 0, L_0x560a05a8a730;  1 drivers
v0x560a05a6ed90_0 .net *"_s38", 0 0, L_0x560a05a4fcb0;  1 drivers
L_0x7f198aeb7690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560a05a6ee50_0 .net/2s *"_s4", 31 0, L_0x7f198aeb7690;  1 drivers
L_0x7f198aeb7888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560a05a6ef30_0 .net/2u *"_s40", 0 0, L_0x7f198aeb7888;  1 drivers
L_0x7f198aeb78d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560a05a6f010_0 .net/2u *"_s42", 0 0, L_0x7f198aeb78d0;  1 drivers
v0x560a05a6f0f0_0 .net *"_s6", 0 0, L_0x560a05a89f60;  1 drivers
v0x560a05a6f1b0_0 .net *"_s8", 0 0, L_0x560a05a79310;  1 drivers
v0x560a05a6f270_0 .var "blue", 7 0;
v0x560a05a6f350_0 .var/i "c", 31 0;
v0x560a05a6f430_0 .net "clk", 0 0, v0x560a05a77d40_0;  alias, 1 drivers
v0x560a05a6f4d0_0 .var/i "d", 31 0;
v0x560a05a6f5b0_0 .var "green", 7 0;
v0x560a05a6f690_0 .var/i "k", 31 0;
v0x560a05a6f770_0 .net "pause", 0 0, L_0x560a05a8a280;  alias, 1 drivers
v0x560a05a6f830_0 .var "red", 7 0;
v0x560a05a6f910_0 .var "result", 7 0;
v0x560a05a6f9f0_0 .net "rst_n", 0 0, v0x560a05a78060_0;  alias, 1 drivers
E_0x560a0599c140/0 .event edge, v0x560a05a6db10_0, v0x560a05a6dea0_0, v0x560a05a6f350_0, v0x560a05a6f690_0;
E_0x560a0599c140/1 .event edge, v0x560a05a6dc10_0, v0x560a05a6f830_0, v0x560a05a6f5b0_0, v0x560a05a6f270_0;
E_0x560a0599c140/2 .event edge, v0x560a05a6f4d0_0;
E_0x560a0599c140 .event/or E_0x560a0599c140/0, E_0x560a0599c140/1, E_0x560a0599c140/2;
E_0x560a05a6dab0/0 .event negedge, v0x560a05a6d1a0_0;
E_0x560a05a6dab0/1 .event posedge, v0x560a05a0fb70_0;
E_0x560a05a6dab0 .event/or E_0x560a05a6dab0/0, E_0x560a05a6dab0/1;
L_0x560a05a79e60 .cmp/eq 2, v0x560a05a6db10_0, L_0x7f198aeb7648;
L_0x560a05a89f60 .cmp/eq 32, v0x560a05a6f350_0, L_0x7f198aeb7690;
L_0x560a05a8a0f0 .cmp/ne 32, v0x560a05a6f4d0_0, L_0x7f198aeb76d8;
L_0x560a05a8a280 .functor MUXZ 1, L_0x7f198aeb7768, L_0x7f198aeb7720, L_0x560a0599c980, C4<>;
L_0x560a05a8a410 .cmp/eq 2, v0x560a05a6db10_0, L_0x7f198aeb77b0;
L_0x560a05a8a550 .functor MUXZ 8, o0x7f198af00b88, v0x560a05a6f910_0, L_0x560a05a8a410, C4<>;
L_0x560a05a8a640 .cmp/eq 2, v0x560a05a6db10_0, L_0x7f198aeb77f8;
L_0x560a05a8a730 .cmp/eq 32, v0x560a05a6f690_0, L_0x7f198aeb7840;
L_0x560a05a8a910 .functor MUXZ 1, L_0x7f198aeb78d0, L_0x7f198aeb7888, L_0x560a05a4fcb0, C4<>;
S_0x560a05a6fbe0 .scope module, "Memory_1" "RWM_1" 3 40, 7 24 0, S_0x560a05a10090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "RWM_enable"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "clear"
    .port_info 5 /INPUT 1 "pause"
    .port_info 6 /INPUT 8 "data_in"
    .port_info 7 /OUTPUT 8 "data_out"
    .port_info 8 /OUTPUT 1 "RWM_valid"
    .port_info 9 /OUTPUT 1 "RWM_done"
P_0x560a05a4f2c0 .param/l "CLEANUP" 0 7 43, C4<100>;
P_0x560a05a4f300 .param/l "INACTIVE" 0 7 43, C4<000>;
P_0x560a05a4f340 .param/l "M" 0 7 37, +C4<00000000000000000000000001000000>;
P_0x560a05a4f380 .param/l "N" 0 7 37, +C4<00000000000000000000000001000000>;
P_0x560a05a4f3c0 .param/l "READ" 0 7 43, C4<001>;
P_0x560a05a4f400 .param/l "WAIT" 0 7 43, C4<011>;
P_0x560a05a4f440 .param/l "WRITE" 0 7 43, C4<010>;
v0x560a05a701f0_0 .var "CS", 2 0;
v0x560a05a702f0 .array "DATA", 12287 0, 7 0;
v0x560a05a703b0_0 .var "NS", 2 0;
v0x560a05a704a0_0 .var "RWM_done", 0 0;
v0x560a05a70560_0 .net "RWM_enable", 0 0, L_0x560a05a78920;  alias, 1 drivers
v0x560a05a70670_0 .net "RWM_valid", 0 0, L_0x560a05a8b0f0;  alias, 1 drivers
L_0x7f198aeb7918 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560a05a70710_0 .net/2u *"_s0", 2 0, L_0x7f198aeb7918;  1 drivers
L_0x7f198aeb7960 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560a05a707d0_0 .net/2u *"_s10", 2 0, L_0x7f198aeb7960;  1 drivers
v0x560a05a708b0_0 .net *"_s12", 0 0, L_0x560a05a8af80;  1 drivers
L_0x7f198aeb79a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560a05a70970_0 .net/2u *"_s14", 0 0, L_0x7f198aeb79a8;  1 drivers
L_0x7f198aeb79f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560a05a70a50_0 .net/2u *"_s16", 0 0, L_0x7f198aeb79f0;  1 drivers
v0x560a05a70b30_0 .net *"_s2", 0 0, L_0x560a05a8acb0;  1 drivers
v0x560a05a70bf0_0 .net *"_s4", 7 0, L_0x560a05a8ada0;  1 drivers
o0x7f198af012d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x560a05a70cd0_0 name=_s6
v0x560a05a70db0_0 .net "clear", 0 0, v0x560a05a77c50_0;  1 drivers
v0x560a05a70e70_0 .net "clk", 0 0, v0x560a05a77d40_0;  alias, 1 drivers
v0x560a05a70f10_0 .net "data_in", 7 0, v0x560a05a76a70_0;  alias, 1 drivers
v0x560a05a70ff0_0 .net "data_out", 7 0, L_0x560a05a8ae40;  alias, 1 drivers
v0x560a05a710e0_0 .var/i "i", 31 0;
v0x560a05a711a0_0 .var/i "j", 31 0;
v0x560a05a71280_0 .var/i "k", 31 0;
v0x560a05a71360_0 .net "pause", 0 0, L_0x560a05a8a280;  alias, 1 drivers
v0x560a05a71430_0 .net "rst_n", 0 0, v0x560a05a78060_0;  alias, 1 drivers
v0x560a05a714d0_0 .net "rw", 0 0, L_0x560a05a78e50;  alias, 1 drivers
E_0x560a05a70180 .event edge, v0x560a05a6f770_0, v0x560a05a710e0_0, v0x560a05a714d0_0, v0x560a05a70560_0;
L_0x560a05a8acb0 .cmp/eq 3, v0x560a05a701f0_0, L_0x7f198aeb7918;
L_0x560a05a8ada0 .array/port v0x560a05a702f0, v0x560a05a710e0_0;
L_0x560a05a8ae40 .functor MUXZ 8, o0x7f198af012d8, L_0x560a05a8ada0, L_0x560a05a8acb0, C4<>;
L_0x560a05a8af80 .cmp/eq 3, v0x560a05a701f0_0, L_0x7f198aeb7960;
L_0x560a05a8b0f0 .functor MUXZ 1, L_0x7f198aeb79f0, L_0x7f198aeb79a8, L_0x560a05a8af80, C4<>;
S_0x560a05a716b0 .scope module, "Memory_2" "RWM_2" 3 42, 8 24 0, S_0x560a05a10090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "RWM_enable"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "clear"
    .port_info 5 /INPUT 1 "GS_valid"
    .port_info 6 /INPUT 8 "data_in"
    .port_info 7 /OUTPUT 8 "data_out"
    .port_info 8 /OUTPUT 1 "RWM_valid"
    .port_info 9 /OUTPUT 1 "RWM_done"
P_0x560a05a718d0 .param/l "CLEANUP" 0 8 43, C4<100>;
P_0x560a05a71910 .param/l "INACTIVE" 0 8 43, C4<000>;
P_0x560a05a71950 .param/l "M" 0 8 37, +C4<00000000000000000000000001000000>;
P_0x560a05a71990 .param/l "N" 0 8 37, +C4<00000000000000000000000001000000>;
P_0x560a05a719d0 .param/l "READ" 0 8 43, C4<001>;
P_0x560a05a71a10 .param/l "WAIT" 0 8 43, C4<011>;
P_0x560a05a71a50 .param/l "WRITE" 0 8 43, C4<010>;
v0x560a05a71f00_0 .var "CS", 2 0;
v0x560a05a72000 .array "DATA", 4095 0, 7 0;
v0x560a05a720c0_0 .net "GS_valid", 0 0, L_0x560a05a8a910;  alias, 1 drivers
v0x560a05a721c0_0 .var "NS", 2 0;
v0x560a05a72260_0 .var "RWM_done", 0 0;
v0x560a05a72370_0 .net "RWM_enable", 0 0, L_0x560a05a79270;  alias, 1 drivers
v0x560a05a72430_0 .net "RWM_valid", 0 0, L_0x560a05a8b6c0;  alias, 1 drivers
L_0x7f198aeb7a38 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560a05a724d0_0 .net/2u *"_s0", 2 0, L_0x7f198aeb7a38;  1 drivers
L_0x7f198aeb7a80 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560a05a72590_0 .net/2u *"_s10", 2 0, L_0x7f198aeb7a80;  1 drivers
v0x560a05a72670_0 .net *"_s12", 0 0, L_0x560a05a8b550;  1 drivers
L_0x7f198aeb7ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560a05a72730_0 .net/2u *"_s14", 0 0, L_0x7f198aeb7ac8;  1 drivers
L_0x7f198aeb7b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560a05a72810_0 .net/2u *"_s16", 0 0, L_0x7f198aeb7b10;  1 drivers
v0x560a05a728f0_0 .net *"_s2", 0 0, L_0x560a05a8b280;  1 drivers
v0x560a05a729b0_0 .net *"_s4", 7 0, L_0x560a05a8b370;  1 drivers
o0x7f198af01818 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x560a05a72a90_0 name=_s6
v0x560a05a72b70_0 .net "clear", 0 0, v0x560a05a77c50_0;  alias, 1 drivers
v0x560a05a72c40_0 .net "clk", 0 0, v0x560a05a77d40_0;  alias, 1 drivers
v0x560a05a72ce0_0 .net "data_in", 7 0, L_0x560a05a8a550;  alias, 1 drivers
v0x560a05a72db0_0 .net "data_out", 7 0, L_0x560a05a8b410;  alias, 1 drivers
v0x560a05a72e80_0 .var/i "i", 31 0;
v0x560a05a72f40_0 .var/i "j", 31 0;
v0x560a05a73020_0 .net "rst_n", 0 0, v0x560a05a78060_0;  alias, 1 drivers
v0x560a05a730c0_0 .net "rw", 0 0, L_0x560a05a79920;  alias, 1 drivers
E_0x560a05a71e90 .event edge, v0x560a05a6dfb0_0, v0x560a05a72e80_0, v0x560a05a730c0_0, v0x560a05a72370_0;
L_0x560a05a8b280 .cmp/eq 3, v0x560a05a71f00_0, L_0x7f198aeb7a38;
L_0x560a05a8b370 .array/port v0x560a05a72000, v0x560a05a72e80_0;
L_0x560a05a8b410 .functor MUXZ 8, o0x7f198af01818, L_0x560a05a8b370, L_0x560a05a8b280, C4<>;
L_0x560a05a8b550 .cmp/eq 3, v0x560a05a71f00_0, L_0x7f198aeb7a80;
L_0x560a05a8b6c0 .functor MUXZ 1, L_0x7f198aeb7b10, L_0x7f198aeb7ac8, L_0x560a05a8b550, C4<>;
S_0x560a05a732c0 .scope module, "control" "Controller" 3 34, 9 4 0, S_0x560a05a10090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "RWM_1_done"
    .port_info 3 /INPUT 1 "RWM_2_done"
    .port_info 4 /INPUT 1 "GS_done"
    .port_info 5 /INPUT 1 "start"
    .port_info 6 /OUTPUT 1 "RWM_1_enable"
    .port_info 7 /OUTPUT 1 "rw_1"
    .port_info 8 /OUTPUT 1 "RWM_2_enable"
    .port_info 9 /OUTPUT 1 "rw_2"
    .port_info 10 /OUTPUT 1 "camera_enable"
    .port_info 11 /OUTPUT 1 "GS_enable"
P_0x560a05a3a9c0 .param/l "CAMERA_READ" 0 9 19, C4<001>;
P_0x560a05a3aa00 .param/l "FILTER" 0 9 19, C4<011>;
P_0x560a05a3aa40 .param/l "GRAYSCALE" 0 9 19, C4<010>;
P_0x560a05a3aa80 .param/l "IDLE" 0 9 19, C4<000>;
L_0x560a0599ce40 .functor OR 1, L_0x560a05a78600, L_0x560a05a78790, C4<0>, C4<0>;
L_0x560a0599cc20 .functor OR 1, L_0x560a05a78fe0, L_0x560a05a79130, C4<0>, C4<0>;
v0x560a05a737c0_0 .var "CS", 2 0;
v0x560a05a738c0_0 .net "GS_done", 0 0, v0x560a05a6dde0_0;  alias, 1 drivers
v0x560a05a739b0_0 .net "GS_enable", 0 0, L_0x560a05a79c30;  alias, 1 drivers
v0x560a05a73ab0_0 .var "NS", 2 0;
v0x560a05a73b50_0 .net "RWM_1_done", 0 0, v0x560a05a704a0_0;  alias, 1 drivers
v0x560a05a73bf0_0 .net "RWM_1_enable", 0 0, L_0x560a05a78920;  alias, 1 drivers
v0x560a05a73cc0_0 .net "RWM_2_done", 0 0, v0x560a05a72260_0;  alias, 1 drivers
v0x560a05a73d90_0 .net "RWM_2_enable", 0 0, L_0x560a05a79270;  alias, 1 drivers
L_0x7f198aeb7018 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560a05a73e60_0 .net/2u *"_s0", 2 0, L_0x7f198aeb7018;  1 drivers
L_0x7f198aeb70f0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560a05a73f00_0 .net/2u *"_s10", 2 0, L_0x7f198aeb70f0;  1 drivers
v0x560a05a73fa0_0 .net *"_s12", 0 0, L_0x560a05a78600;  1 drivers
L_0x7f198aeb7138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x560a05a74040_0 .net/2u *"_s14", 2 0, L_0x7f198aeb7138;  1 drivers
v0x560a05a74100_0 .net *"_s16", 0 0, L_0x560a05a78790;  1 drivers
v0x560a05a741c0_0 .net *"_s18", 0 0, L_0x560a0599ce40;  1 drivers
v0x560a05a74280_0 .net *"_s2", 0 0, L_0x560a05a78380;  1 drivers
L_0x7f198aeb7180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560a05a74340_0 .net/2u *"_s20", 0 0, L_0x7f198aeb7180;  1 drivers
L_0x7f198aeb71c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560a05a74420_0 .net/2u *"_s22", 0 0, L_0x7f198aeb71c8;  1 drivers
L_0x7f198aeb7210 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560a05a74500_0 .net/2u *"_s26", 2 0, L_0x7f198aeb7210;  1 drivers
v0x560a05a745e0_0 .net *"_s28", 0 0, L_0x560a05a78ab0;  1 drivers
L_0x7f198aeb7258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560a05a746a0_0 .net/2u *"_s30", 0 0, L_0x7f198aeb7258;  1 drivers
L_0x7f198aeb72a0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x560a05a74780_0 .net/2u *"_s32", 2 0, L_0x7f198aeb72a0;  1 drivers
v0x560a05a74860_0 .net *"_s34", 0 0, L_0x560a05a78c20;  1 drivers
L_0x7f198aeb72e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560a05a74920_0 .net/2u *"_s36", 0 0, L_0x7f198aeb72e8;  1 drivers
o0x7f198af01de8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x560a05a74a00_0 name=_s38
L_0x7f198aeb7060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560a05a74ae0_0 .net/2u *"_s4", 0 0, L_0x7f198aeb7060;  1 drivers
v0x560a05a74bc0_0 .net *"_s40", 0 0, L_0x560a05a78cc0;  1 drivers
L_0x7f198aeb7330 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x560a05a74ca0_0 .net/2u *"_s44", 2 0, L_0x7f198aeb7330;  1 drivers
v0x560a05a74d80_0 .net *"_s46", 0 0, L_0x560a05a78fe0;  1 drivers
L_0x7f198aeb7378 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x560a05a74e40_0 .net/2u *"_s48", 2 0, L_0x7f198aeb7378;  1 drivers
v0x560a05a74f20_0 .net *"_s50", 0 0, L_0x560a05a79130;  1 drivers
v0x560a05a74fe0_0 .net *"_s52", 0 0, L_0x560a0599cc20;  1 drivers
L_0x7f198aeb73c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560a05a750a0_0 .net/2u *"_s54", 0 0, L_0x7f198aeb73c0;  1 drivers
L_0x7f198aeb7408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560a05a75180_0 .net/2u *"_s56", 0 0, L_0x7f198aeb7408;  1 drivers
L_0x7f198aeb70a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560a05a75470_0 .net/2u *"_s6", 0 0, L_0x7f198aeb70a8;  1 drivers
L_0x7f198aeb7450 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x560a05a75550_0 .net/2u *"_s60", 2 0, L_0x7f198aeb7450;  1 drivers
v0x560a05a75630_0 .net *"_s62", 0 0, L_0x560a05a79470;  1 drivers
L_0x7f198aeb7498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560a05a756f0_0 .net/2u *"_s64", 0 0, L_0x7f198aeb7498;  1 drivers
L_0x7f198aeb74e0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x560a05a757d0_0 .net/2u *"_s66", 2 0, L_0x7f198aeb74e0;  1 drivers
v0x560a05a758b0_0 .net *"_s68", 0 0, L_0x560a05a79670;  1 drivers
L_0x7f198aeb7528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560a05a75970_0 .net/2u *"_s70", 0 0, L_0x7f198aeb7528;  1 drivers
o0x7f198af02118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x560a05a75a50_0 name=_s72
v0x560a05a75b30_0 .net *"_s74", 0 0, L_0x560a05a797e0;  1 drivers
L_0x7f198aeb7570 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x560a05a75c10_0 .net/2u *"_s78", 2 0, L_0x7f198aeb7570;  1 drivers
v0x560a05a75cf0_0 .net *"_s80", 0 0, L_0x560a05a79b40;  1 drivers
L_0x7f198aeb75b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560a05a75db0_0 .net/2u *"_s82", 0 0, L_0x7f198aeb75b8;  1 drivers
L_0x7f198aeb7600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560a05a75e90_0 .net/2u *"_s84", 0 0, L_0x7f198aeb7600;  1 drivers
v0x560a05a75f70_0 .net "camera_enable", 0 0, L_0x560a05a78470;  alias, 1 drivers
v0x560a05a76030_0 .net "clk", 0 0, v0x560a05a77d40_0;  alias, 1 drivers
v0x560a05a760d0_0 .net "rst_n", 0 0, v0x560a05a78060_0;  alias, 1 drivers
v0x560a05a76170_0 .net "rw_1", 0 0, L_0x560a05a78e50;  alias, 1 drivers
v0x560a05a76240_0 .net "rw_2", 0 0, L_0x560a05a79920;  alias, 1 drivers
v0x560a05a76310_0 .net "start", 0 0, v0x560a05a782e0_0;  1 drivers
E_0x560a05a73750 .event edge, v0x560a05a72260_0, v0x560a05a704a0_0, v0x560a05a6dde0_0, v0x560a05a76310_0;
L_0x560a05a78380 .cmp/eq 3, v0x560a05a737c0_0, L_0x7f198aeb7018;
L_0x560a05a78470 .functor MUXZ 1, L_0x7f198aeb70a8, L_0x7f198aeb7060, L_0x560a05a78380, C4<>;
L_0x560a05a78600 .cmp/eq 3, v0x560a05a737c0_0, L_0x7f198aeb70f0;
L_0x560a05a78790 .cmp/eq 3, v0x560a05a737c0_0, L_0x7f198aeb7138;
L_0x560a05a78920 .functor MUXZ 1, L_0x7f198aeb71c8, L_0x7f198aeb7180, L_0x560a0599ce40, C4<>;
L_0x560a05a78ab0 .cmp/eq 3, v0x560a05a737c0_0, L_0x7f198aeb7210;
L_0x560a05a78c20 .cmp/eq 3, v0x560a05a737c0_0, L_0x7f198aeb72a0;
L_0x560a05a78cc0 .functor MUXZ 1, o0x7f198af01de8, L_0x7f198aeb72e8, L_0x560a05a78c20, C4<>;
L_0x560a05a78e50 .functor MUXZ 1, L_0x560a05a78cc0, L_0x7f198aeb7258, L_0x560a05a78ab0, C4<>;
L_0x560a05a78fe0 .cmp/eq 3, v0x560a05a737c0_0, L_0x7f198aeb7330;
L_0x560a05a79130 .cmp/eq 3, v0x560a05a737c0_0, L_0x7f198aeb7378;
L_0x560a05a79270 .functor MUXZ 1, L_0x7f198aeb7408, L_0x7f198aeb73c0, L_0x560a0599cc20, C4<>;
L_0x560a05a79470 .cmp/eq 3, v0x560a05a737c0_0, L_0x7f198aeb7450;
L_0x560a05a79670 .cmp/eq 3, v0x560a05a737c0_0, L_0x7f198aeb74e0;
L_0x560a05a797e0 .functor MUXZ 1, o0x7f198af02118, L_0x7f198aeb7528, L_0x560a05a79670, C4<>;
L_0x560a05a79920 .functor MUXZ 1, L_0x560a05a797e0, L_0x7f198aeb7498, L_0x560a05a79470, C4<>;
L_0x560a05a79b40 .cmp/eq 3, v0x560a05a737c0_0, L_0x7f198aeb7570;
L_0x560a05a79c30 .functor MUXZ 1, L_0x7f198aeb7600, L_0x7f198aeb75b8, L_0x560a05a79b40, C4<>;
S_0x560a05a76510 .scope module, "interface" "image" 3 36, 10 1 0, S_0x560a05a10090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "camera_en"
    .port_info 2 /OUTPUT 1 "data_valid"
    .port_info 3 /OUTPUT 8 "data_out"
P_0x560a05a76690 .param/l "M" 0 10 8, +C4<00000000000000000000000001000000>;
P_0x560a05a766d0 .param/l "N" 0 10 8, +C4<00000000000000000000000001000000>;
v0x560a05a768e0_0 .net "camera_en", 0 0, L_0x560a05a78470;  alias, 1 drivers
v0x560a05a769d0_0 .net "clk", 0 0, v0x560a05a77d40_0;  alias, 1 drivers
v0x560a05a76a70_0 .var "data_out", 7 0;
v0x560a05a76b70_0 .var "data_valid", 0 0;
v0x560a05a76c10 .array "mem", 0 12288, 7 0;
v0x560a05a76cb0_0 .var/i "ptr", 31 0;
    .scope S_0x560a05a11ee0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560a05a13c20_0, 0;
    %pushi/vec4 188, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 39, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 129, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 206, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 31, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 224, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 169, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 56, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 43, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 212, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 17, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 15, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 110, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 191, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 80, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 163, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 69, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 44, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 68, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 223, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 30, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 128, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 57, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 72, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 203, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 196, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 204, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 143, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 242, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 196, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 225, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 160, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 48, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 214, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 22, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 145, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 249, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 67, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 19, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 224, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 162, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 56, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 47, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 212, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 21, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 140, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 193, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 31, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 229, 0, 8;
    %ix/load 3, 56, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 169, 0, 8;
    %ix/load 3, 57, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 59, 0, 8;
    %ix/load 3, 58, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 43, 0, 8;
    %ix/load 3, 59, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 221, 0, 8;
    %ix/load 3, 60, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 17, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 142, 0, 8;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 202, 0, 8;
    %ix/load 3, 64, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 31, 0, 8;
    %ix/load 3, 65, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 238, 0, 8;
    %ix/load 3, 66, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 169, 0, 8;
    %ix/load 3, 67, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 55, 0, 8;
    %ix/load 3, 68, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 43, 0, 8;
    %ix/load 3, 69, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 228, 0, 8;
    %ix/load 3, 70, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 17, 0, 8;
    %ix/load 3, 71, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 225, 0, 8;
    %ix/load 3, 72, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 73, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %pushi/vec4 222, 0, 8;
    %ix/load 3, 74, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a36830, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x560a05a11ee0;
T_1 ;
    %wait E_0x560a0599b300;
    %load/vec4 v0x560a05a35080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560a05a1c920_0, 0;
    %ix/getv/s 4, v0x560a05a13c20_0;
    %load/vec4a v0x560a05a36830, 4;
    %assign/vec4 v0x560a05a245e0_0, 0;
    %load/vec4 v0x560a05a13c20_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x560a05a13c20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560a05a1c920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560a05a13c20_0, 0;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v0x560a05a245e0_0, 0;
T_1.1 ;
    %load/vec4 v0x560a05a13c20_0;
    %cmpi/e 74, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560a05a13c20_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560a05a732c0;
T_2 ;
    %wait E_0x560a05a6dab0;
    %load/vec4 v0x560a05a760d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560a05a737c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x560a05a73ab0_0;
    %assign/vec4 v0x560a05a737c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x560a05a732c0;
T_3 ;
    %wait E_0x560a05a73750;
    %load/vec4 v0x560a05a737c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560a05a73ab0_0, 0, 3;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x560a05a76310_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560a05a73ab0_0, 0, 3;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560a05a73ab0_0, 0, 3;
T_3.7 ;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x560a05a73b50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x560a05a73ab0_0, 0, 3;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560a05a73ab0_0, 0, 3;
T_3.9 ;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x560a05a73b50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x560a05a73ab0_0, 0, 3;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x560a05a73ab0_0, 0, 3;
T_3.11 ;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x560a05a738c0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x560a05a73cc0_0;
    %cmpi/e 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x560a05a73ab0_0, 0, 3;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560a05a73ab0_0, 0, 3;
T_3.13 ;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x560a05a76510;
T_4 ;
    %vpi_call 10 15 "$readmemh", "../res/data.txt", v0x560a05a76c10 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560a05a76cb0_0, 0;
    %end;
    .thread T_4;
    .scope S_0x560a05a76510;
T_5 ;
    %wait E_0x560a0599b510;
    %load/vec4 v0x560a05a768e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560a05a76b70_0, 0;
    %ix/getv/s 4, v0x560a05a76cb0_0;
    %load/vec4a v0x560a05a76c10, 4;
    %assign/vec4 v0x560a05a76a70_0, 0;
    %load/vec4 v0x560a05a76cb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x560a05a76cb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560a05a76b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560a05a76cb0_0, 0;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v0x560a05a76a70_0, 0;
T_5.1 ;
    %load/vec4 v0x560a05a76cb0_0;
    %cmpi/e 12287, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560a05a76cb0_0, 0;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560a05a6d3e0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560a05a6f690_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x560a05a6d3e0;
T_7 ;
    %wait E_0x560a05a6dab0;
    %load/vec4 v0x560a05a6f9f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560a05a6db10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560a05a6e070_0;
    %assign/vec4 v0x560a05a6db10_0, 0;
    %load/vec4 v0x560a05a6e150_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x560a05a6f690_0;
    %addi 1, 0, 32;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v0x560a05a6f690_0, 0, 32;
    %load/vec4 v0x560a05a6f690_0;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0x560a05a6f4d0_0;
    %addi 1, 0, 32;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %load/vec4 v0x560a05a6f4d0_0;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %store/vec4 v0x560a05a6f4d0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x560a05a6d3e0;
T_8 ;
    %wait E_0x560a0599c140;
    %load/vec4 v0x560a05a6db10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560a05a6e070_0, 0, 2;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560a05a6f4d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560a05a6f350_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560a05a6f830_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560a05a6f5b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560a05a6f270_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a05a6dde0_0, 0, 1;
    %load/vec4 v0x560a05a6dea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560a05a6e070_0, 0, 2;
    %jmp T_8.6;
T_8.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560a05a6e070_0, 0, 2;
T_8.6 ;
    %jmp T_8.4;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a05a6dde0_0, 0, 1;
    %load/vec4 v0x560a05a6f350_0;
    %cmpi/ne 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.7, 8;
    %load/vec4 v0x560a05a6f350_0;
    %addi 1, 0, 32;
    %jmp/1 T_8.8, 8;
T_8.7 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.8, 8;
 ; End of false expr.
    %blend;
T_8.8;
    %store/vec4 v0x560a05a6f350_0, 0, 32;
    %load/vec4 v0x560a05a6f690_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.9, 8;
    %load/vec4 v0x560a05a6dc10_0;
    %jmp/1 T_8.10, 8;
T_8.9 ; End of true expr.
    %load/vec4 v0x560a05a6f830_0;
    %jmp/0 T_8.10, 8;
 ; End of false expr.
    %blend;
T_8.10;
    %store/vec4 v0x560a05a6f830_0, 0, 8;
    %load/vec4 v0x560a05a6f690_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.11, 8;
    %load/vec4 v0x560a05a6dc10_0;
    %jmp/1 T_8.12, 8;
T_8.11 ; End of true expr.
    %load/vec4 v0x560a05a6f5b0_0;
    %jmp/0 T_8.12, 8;
 ; End of false expr.
    %blend;
T_8.12;
    %store/vec4 v0x560a05a6f5b0_0, 0, 8;
    %load/vec4 v0x560a05a6f690_0;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.13, 8;
    %load/vec4 v0x560a05a6dc10_0;
    %jmp/1 T_8.14, 8;
T_8.13 ; End of true expr.
    %load/vec4 v0x560a05a6f270_0;
    %jmp/0 T_8.14, 8;
 ; End of false expr.
    %blend;
T_8.14;
    %store/vec4 v0x560a05a6f270_0, 0, 8;
    %load/vec4 v0x560a05a6f690_0;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.15, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_8.16, 8;
T_8.15 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_8.16, 8;
 ; End of false expr.
    %blend;
T_8.16;
    %store/vec4 v0x560a05a6e070_0, 0, 2;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x560a05a6f830_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x560a05a6f830_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %load/vec4 v0x560a05a6f5b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %load/vec4 v0x560a05a6f5b0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %load/vec4 v0x560a05a6f270_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %load/vec4 v0x560a05a6f270_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %store/vec4 v0x560a05a6f910_0, 0, 8;
    %load/vec4 v0x560a05a6f4d0_0;
    %cmpi/e 4096, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.17, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_8.18, 8;
T_8.17 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_8.18, 8;
 ; End of false expr.
    %blend;
T_8.18;
    %store/vec4 v0x560a05a6e070_0, 0, 2;
    %load/vec4 v0x560a05a6f4d0_0;
    %cmpi/e 4096, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.19, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.20, 8;
T_8.19 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.20, 8;
 ; End of false expr.
    %blend;
T_8.20;
    %store/vec4 v0x560a05a6dde0_0, 0, 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x560a05a6fbe0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560a05a71280_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x560a05a6fbe0;
T_10 ;
    %wait E_0x560a05a6dab0;
    %load/vec4 v0x560a05a71430_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560a05a701f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x560a05a703b0_0;
    %assign/vec4 v0x560a05a701f0_0, 0;
    %load/vec4 v0x560a05a701f0_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_10.2, 8;
    %load/vec4 v0x560a05a71280_0;
    %addi 1, 0, 32;
    %jmp/1 T_10.3, 8;
T_10.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.3, 8;
 ; End of false expr.
    %blend;
T_10.3;
    %store/vec4 v0x560a05a71280_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x560a05a6fbe0;
T_11 ;
    %wait E_0x560a0599b510;
    %load/vec4 v0x560a05a701f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %jmp T_11.5;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560a05a710e0_0, 0;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0x560a05a70f10_0;
    %ix/getv/s 3, v0x560a05a710e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a702f0, 0, 4;
    %load/vec4 v0x560a05a710e0_0;
    %cmpi/e 12287, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_11.7, 8;
T_11.6 ; End of true expr.
    %load/vec4 v0x560a05a710e0_0;
    %addi 1, 0, 32;
    %jmp/0 T_11.7, 8;
 ; End of false expr.
    %blend;
T_11.7;
    %assign/vec4 v0x560a05a710e0_0, 0;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0x560a05a710e0_0;
    %cmpi/e 12287, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %load/vec4 v0x560a05a710e0_0;
    %addi 1, 0, 32;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %assign/vec4 v0x560a05a710e0_0, 0;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0x560a05a710e0_0;
    %assign/vec4 v0x560a05a710e0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560a05a711a0_0, 0, 32;
T_11.10 ;
    %load/vec4 v0x560a05a711a0_0;
    %cmpi/s 12288, 0, 32;
    %jmp/0xz T_11.11, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x560a05a711a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a702f0, 0, 4;
    %load/vec4 v0x560a05a711a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560a05a711a0_0, 0, 32;
    %jmp T_11.10;
T_11.11 ;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x560a05a6fbe0;
T_12 ;
    %wait E_0x560a05a70180;
    %load/vec4 v0x560a05a701f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560a05a703b0_0, 0, 3;
    %jmp T_12.6;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a05a704a0_0, 0, 1;
    %load/vec4 v0x560a05a70560_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.7, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560a05a703b0_0, 0, 3;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v0x560a05a70db0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.9, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x560a05a703b0_0, 0, 3;
    %jmp T_12.10;
T_12.9 ;
    %load/vec4 v0x560a05a714d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.11, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_12.12, 8;
T_12.11 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_12.12, 8;
 ; End of false expr.
    %blend;
T_12.12;
    %store/vec4 v0x560a05a703b0_0, 0, 3;
T_12.10 ;
T_12.8 ;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v0x560a05a710e0_0;
    %cmpi/e 12287, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.13, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_12.14, 8;
T_12.13 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_12.14, 8;
 ; End of false expr.
    %blend;
T_12.14;
    %store/vec4 v0x560a05a703b0_0, 0, 3;
    %load/vec4 v0x560a05a710e0_0;
    %cmpi/e 12287, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.15, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.16, 8;
T_12.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.16, 8;
 ; End of false expr.
    %blend;
T_12.16;
    %store/vec4 v0x560a05a704a0_0, 0, 1;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v0x560a05a71280_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560a05a710e0_0;
    %pushi/vec4 12287, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.17, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x560a05a703b0_0, 0, 3;
    %jmp T_12.18;
T_12.17 ;
    %load/vec4 v0x560a05a710e0_0;
    %cmpi/e 12287, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.19, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_12.20, 8;
T_12.19 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_12.20, 8;
 ; End of false expr.
    %blend;
T_12.20;
    %store/vec4 v0x560a05a703b0_0, 0, 3;
T_12.18 ;
    %load/vec4 v0x560a05a710e0_0;
    %cmpi/e 12287, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.22, 8;
T_12.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.22, 8;
 ; End of false expr.
    %blend;
T_12.22;
    %store/vec4 v0x560a05a704a0_0, 0, 1;
    %jmp T_12.6;
T_12.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a05a704a0_0, 0, 1;
    %load/vec4 v0x560a05a71280_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.23, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560a05a703b0_0, 0, 3;
    %jmp T_12.24;
T_12.23 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x560a05a703b0_0, 0, 3;
T_12.24 ;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v0x560a05a711a0_0;
    %cmpi/e 12287, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.25, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_12.26, 8;
T_12.25 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_12.26, 8;
 ; End of false expr.
    %blend;
T_12.26;
    %store/vec4 v0x560a05a703b0_0, 0, 3;
    %load/vec4 v0x560a05a711a0_0;
    %cmpi/e 12287, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.27, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.28, 8;
T_12.27 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.28, 8;
 ; End of false expr.
    %blend;
T_12.28;
    %store/vec4 v0x560a05a704a0_0, 0, 1;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x560a05a716b0;
T_13 ;
    %wait E_0x560a05a6dab0;
    %load/vec4 v0x560a05a73020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560a05a71f00_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x560a05a721c0_0;
    %assign/vec4 v0x560a05a71f00_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x560a05a716b0;
T_14 ;
    %wait E_0x560a0599b510;
    %load/vec4 v0x560a05a71f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %jmp T_14.5;
T_14.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560a05a72e80_0, 0;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v0x560a05a72ce0_0;
    %ix/getv/s 3, v0x560a05a72e80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a72000, 0, 4;
    %load/vec4 v0x560a05a72e80_0;
    %cmpi/e 4095, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_14.7, 8;
T_14.6 ; End of true expr.
    %load/vec4 v0x560a05a72e80_0;
    %addi 1, 0, 32;
    %jmp/0 T_14.7, 8;
 ; End of false expr.
    %blend;
T_14.7;
    %assign/vec4 v0x560a05a72e80_0, 0;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x560a05a72e80_0;
    %cmpi/e 4095, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.8, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %load/vec4 v0x560a05a72e80_0;
    %addi 1, 0, 32;
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %assign/vec4 v0x560a05a72e80_0, 0;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x560a05a72e80_0;
    %assign/vec4 v0x560a05a72e80_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560a05a72f40_0, 0, 32;
T_14.10 ;
    %load/vec4 v0x560a05a72f40_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_14.11, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x560a05a72f40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a72000, 0, 4;
    %load/vec4 v0x560a05a72f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560a05a72f40_0, 0, 32;
    %jmp T_14.10;
T_14.11 ;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x560a05a716b0;
T_15 ;
    %wait E_0x560a05a71e90;
    %load/vec4 v0x560a05a71f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560a05a721c0_0, 0, 3;
    %jmp T_15.6;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a05a72260_0, 0, 1;
    %load/vec4 v0x560a05a72370_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.7, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560a05a721c0_0, 0, 3;
    %jmp T_15.8;
T_15.7 ;
    %load/vec4 v0x560a05a72b70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.9, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x560a05a721c0_0, 0, 3;
    %jmp T_15.10;
T_15.9 ;
    %load/vec4 v0x560a05a730c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.11, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560a05a721c0_0, 0, 3;
    %jmp T_15.12;
T_15.11 ;
    %load/vec4 v0x560a05a720c0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_15.13, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_15.14, 8;
T_15.13 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_15.14, 8;
 ; End of false expr.
    %blend;
T_15.14;
    %store/vec4 v0x560a05a721c0_0, 0, 3;
T_15.12 ;
T_15.10 ;
T_15.8 ;
    %jmp T_15.6;
T_15.1 ;
    %load/vec4 v0x560a05a72e80_0;
    %cmpi/e 4095, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.15, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_15.16, 8;
T_15.15 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_15.16, 8;
 ; End of false expr.
    %blend;
T_15.16;
    %store/vec4 v0x560a05a721c0_0, 0, 3;
    %load/vec4 v0x560a05a72e80_0;
    %cmpi/e 4095, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.17, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.18, 8;
T_15.17 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.18, 8;
 ; End of false expr.
    %blend;
T_15.18;
    %store/vec4 v0x560a05a72260_0, 0, 1;
    %jmp T_15.6;
T_15.2 ;
    %load/vec4 v0x560a05a720c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560a05a72e80_0;
    %pushi/vec4 4095, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.19, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x560a05a721c0_0, 0, 3;
    %jmp T_15.20;
T_15.19 ;
    %load/vec4 v0x560a05a72e80_0;
    %cmpi/e 4095, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.21, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_15.22, 8;
T_15.21 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_15.22, 8;
 ; End of false expr.
    %blend;
T_15.22;
    %store/vec4 v0x560a05a721c0_0, 0, 3;
T_15.20 ;
    %load/vec4 v0x560a05a72e80_0;
    %cmpi/e 4095, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.23, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.24, 8;
T_15.23 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.24, 8;
 ; End of false expr.
    %blend;
T_15.24;
    %store/vec4 v0x560a05a72260_0, 0, 1;
    %jmp T_15.6;
T_15.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a05a72260_0, 0, 1;
    %load/vec4 v0x560a05a720c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.25, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x560a05a721c0_0, 0, 3;
    %jmp T_15.26;
T_15.25 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x560a05a721c0_0, 0, 3;
T_15.26 ;
    %jmp T_15.6;
T_15.4 ;
    %load/vec4 v0x560a05a72f40_0;
    %cmpi/e 4096, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.27, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_15.28, 8;
T_15.27 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_15.28, 8;
 ; End of false expr.
    %blend;
T_15.28;
    %store/vec4 v0x560a05a721c0_0, 0, 3;
    %load/vec4 v0x560a05a72f40_0;
    %cmpi/e 4096, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.30, 8;
T_15.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.30, 8;
 ; End of false expr.
    %blend;
T_15.30;
    %store/vec4 v0x560a05a72260_0, 0, 1;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x560a05a6b6a0;
T_16 ;
    %wait E_0x560a0599bd40;
    %load/vec4 v0x560a05a6d1a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560a05a6c000_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x560a05a6bf40_0;
    %assign/vec4 v0x560a05a6c000_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x560a05a6b6a0;
T_17 ;
    %wait E_0x560a0599b510;
    %load/vec4 v0x560a05a6c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x560a05a6bd60_0;
    %ix/getv/s 3, v0x560a05a6ca00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a05a6d260, 0, 4;
    %load/vec4 v0x560a05a6ca00_0;
    %cmpi/e 4095, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_17.3, 8;
T_17.2 ; End of true expr.
    %load/vec4 v0x560a05a6ca00_0;
    %addi 1, 0, 32;
    %jmp/0 T_17.3, 8;
 ; End of false expr.
    %blend;
T_17.3;
    %assign/vec4 v0x560a05a6ca00_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560a05a6ca00_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x560a05a6b6a0;
T_18 ;
    %wait E_0x560a0599c540;
    %load/vec4 v0x560a05a6c000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560a05a6cd40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560a05a6ce20_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560a05a6cf00_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560a05a6cfe0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560a05a6d0c0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560a05a6c7b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560a05a6cb80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560a05a6cc60_0, 0, 32;
    %load/vec4 v0x560a05a6c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560a05a6bf40_0, 0, 2;
    %jmp T_18.6;
T_18.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560a05a6bf40_0, 0, 2;
T_18.6 ;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v0x560a05a6ca00_0;
    %cmpi/e 4095, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_18.8, 8;
T_18.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_18.8, 8;
 ; End of false expr.
    %blend;
T_18.8;
    %store/vec4 v0x560a05a6bf40_0, 0, 2;
    %jmp T_18.4;
T_18.2 ;
    %ix/getv/s 4, v0x560a05a6cb80_0;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 33;
    %addi 4, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 33;
    %addi 64, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 34;
    %addi 65, 0, 34;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 34;
    %addi 66, 0, 34;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 34;
    %addi 67, 0, 34;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 34;
    %addi 68, 0, 34;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 65;
    %addi 128, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 66;
    %addi 129, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 66;
    %addi 130, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 66;
    %addi 131, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 66;
    %addi 132, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 65;
    %addi 192, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 66;
    %addi 193, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 66;
    %addi 194, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 66;
    %addi 195, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 66;
    %addi 196, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 65;
    %addi 256, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 66;
    %addi 257, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 66;
    %addi 258, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 66;
    %addi 259, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %load/vec4 v0x560a05a6cb80_0;
    %pad/s 66;
    %addi 260, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x560a05a6d260, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a05a6cac0, 4, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x560a05a6bf40_0, 0, 2;
    %jmp T_18.4;
T_18.3 ;
    %pushi/real 1558420293, 4059; load=0.0113390
    %pushi/real 1757447, 4037; load=0.0113390
    %add/wr;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %pushi/real 1840994781, 4059; load=0.0133950
    %pushi/real 3176934, 4037; load=0.0133950
    %add/wr;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1946135581, 4059; load=0.0141600
    %pushi/real 685853, 4037; load=0.0141600
    %add/wr;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1840994781, 4059; load=0.0133950
    %pushi/real 3176934, 4037; load=0.0133950
    %add/wr;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1558420293, 4059; load=0.0113390
    %pushi/real 1757447, 4037; load=0.0113390
    %add/wr;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1840994781, 4059; load=0.0133950
    %pushi/real 3176934, 4037; load=0.0133950
    %add/wr;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1087416999, 4060; load=0.0158240
    %pushi/real 3650991, 4038; load=0.0158240
    %add/wr;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1149539406, 4060; load=0.0167280
    %pushi/real 3522410, 4038; load=0.0167280
    %add/wr;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1087416999, 4060; load=0.0158240
    %pushi/real 3650991, 4038; load=0.0158240
    %add/wr;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1840994781, 4059; load=0.0133950
    %pushi/real 3176934, 4037; load=0.0133950
    %add/wr;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1946135581, 4059; load=0.0141600
    %pushi/real 685853, 4037; load=0.0141600
    %add/wr;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1149539406, 4060; load=0.0167280
    %pushi/real 3522410, 4038; load=0.0167280
    %add/wr;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1215235226, 4060; load=0.0176840
    %pushi/real 2514166, 4038; load=0.0176840
    %add/wr;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1149539406, 4060; load=0.0167280
    %pushi/real 3522410, 4038; load=0.0167280
    %add/wr;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1946135581, 4059; load=0.0141600
    %pushi/real 685853, 4037; load=0.0141600
    %add/wr;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1840994781, 4059; load=0.0133950
    %pushi/real 3176934, 4037; load=0.0133950
    %add/wr;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1087416999, 4060; load=0.0158240
    %pushi/real 3650991, 4038; load=0.0158240
    %add/wr;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1149539406, 4060; load=0.0167280
    %pushi/real 3522410, 4038; load=0.0167280
    %add/wr;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1087416999, 4060; load=0.0158240
    %pushi/real 3650991, 4038; load=0.0158240
    %add/wr;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1840994781, 4059; load=0.0133950
    %pushi/real 3176934, 4037; load=0.0133950
    %add/wr;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1558420293, 4059; load=0.0113390
    %pushi/real 1757447, 4037; load=0.0113390
    %add/wr;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1840994781, 4059; load=0.0133950
    %pushi/real 3176934, 4037; load=0.0133950
    %add/wr;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1946135581, 4059; load=0.0141600
    %pushi/real 685853, 4037; load=0.0141600
    %add/wr;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1840994781, 4059; load=0.0133950
    %pushi/real 3176934, 4037; load=0.0133950
    %add/wr;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1558420293, 4059; load=0.0113390
    %pushi/real 1757447, 4037; load=0.0113390
    %add/wr;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %cvt/vr 16;
    %store/vec4 v0x560a05a6ce20_0, 0, 16;
    %pushi/real 1491212645, 4058; load=0.00542500
    %pushi/real 718065, 4036; load=0.00542500
    %add/wr;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %pushi/real 1583296743, 4058; load=0.00576000
    %pushi/real 4183567, 4036; load=0.00576000
    %add/wr;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1615457459, 4058; load=0.00587700
    %pushi/real 460904, 4036; load=0.00587700
    %add/wr;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1583296743, 4058; load=0.00576000
    %pushi/real 4183567, 4036; load=0.00576000
    %add/wr;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1491212645, 4058; load=0.00542500
    %pushi/real 718065, 4036; load=0.00542500
    %add/wr;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1583296743, 4058; load=0.00576000
    %pushi/real 4183567, 4036; load=0.00576000
    %add/wr;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1681428156, 4058; load=0.00611700
    %pushi/real 3256659, 4036; load=0.00611700
    %add/wr;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1715238139, 4058; load=0.00624000
    %pushi/real 1386469, 4036; load=0.00624000
    %add/wr;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1681428156, 4058; load=0.00611700
    %pushi/real 3256659, 4036; load=0.00611700
    %add/wr;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1583296743, 4058; load=0.00576000
    %pushi/real 4183567, 4036; load=0.00576000
    %add/wr;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1615457459, 4058; load=0.00587700
    %pushi/real 460904, 4036; load=0.00587700
    %add/wr;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1715238139, 4058; load=0.00624000
    %pushi/real 1386469, 4036; load=0.00624000
    %add/wr;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1749872755, 4058; load=0.00636600
    %pushi/real 2539668, 4036; load=0.00636600
    %add/wr;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1715238139, 4058; load=0.00624000
    %pushi/real 1386469, 4036; load=0.00624000
    %add/wr;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1615457459, 4058; load=0.00587700
    %pushi/real 460904, 4036; load=0.00587700
    %add/wr;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1583296743, 4058; load=0.00576000
    %pushi/real 4183567, 4036; load=0.00576000
    %add/wr;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1681428156, 4058; load=0.00611700
    %pushi/real 3256659, 4036; load=0.00611700
    %add/wr;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1715238139, 4058; load=0.00624000
    %pushi/real 1386469, 4036; load=0.00624000
    %add/wr;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1681428156, 4058; load=0.00611700
    %pushi/real 3256659, 4036; load=0.00611700
    %add/wr;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1583296743, 4058; load=0.00576000
    %pushi/real 4183567, 4036; load=0.00576000
    %add/wr;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1491212645, 4058; load=0.00542500
    %pushi/real 718065, 4036; load=0.00542500
    %add/wr;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1583296743, 4058; load=0.00576000
    %pushi/real 4183567, 4036; load=0.00576000
    %add/wr;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1615457459, 4058; load=0.00587700
    %pushi/real 460904, 4036; load=0.00587700
    %add/wr;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1583296743, 4058; load=0.00576000
    %pushi/real 4183567, 4036; load=0.00576000
    %add/wr;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1491212645, 4058; load=0.00542500
    %pushi/real 718065, 4036; load=0.00542500
    %add/wr;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %cvt/vr 16;
    %store/vec4 v0x560a05a6cf00_0, 0, 16;
    %pushi/real 1645419150, 4057; load=0.00299300
    %pushi/real 4054986, 4035; load=0.00299300
    %add/wr;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %pushi/real 1696546441, 4057; load=0.00308600
    %pushi/real 2761396, 4035; load=0.00308600
    %add/wr;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1714138627, 4057; load=0.00311800
    %pushi/real 2947690, 4035; load=0.00311800
    %add/wr;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1696546441, 4057; load=0.00308600
    %pushi/real 2761396, 4035; load=0.00308600
    %add/wr;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1645419150, 4057; load=0.00299300
    %pushi/real 4054986, 4035; load=0.00299300
    %add/wr;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1696546441, 4057; load=0.00308600
    %pushi/real 2761396, 4035; load=0.00308600
    %add/wr;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1749322999, 4057; load=0.00318200
    %pushi/real 3320278, 4035; load=0.00318200
    %add/wr;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1767464941, 4057; load=0.00321500
    %pushi/real 2725962, 4035; load=0.00321500
    %add/wr;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1749322999, 4057; load=0.00318200
    %pushi/real 3320278, 4035; load=0.00318200
    %add/wr;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1696546441, 4057; load=0.00308600
    %pushi/real 2761396, 4035; load=0.00308600
    %add/wr;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1714138627, 4057; load=0.00311800
    %pushi/real 2947690, 4035; load=0.00311800
    %add/wr;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1767464941, 4057; load=0.00321500
    %pushi/real 2725962, 4035; load=0.00321500
    %add/wr;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1785606883, 4057; load=0.00324800
    %pushi/real 2131646, 4035; load=0.00324800
    %add/wr;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1767464941, 4057; load=0.00321500
    %pushi/real 2725962, 4035; load=0.00321500
    %add/wr;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1714138627, 4057; load=0.00311800
    %pushi/real 2947690, 4035; load=0.00311800
    %add/wr;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1696546441, 4057; load=0.00308600
    %pushi/real 2761396, 4035; load=0.00308600
    %add/wr;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1749322999, 4057; load=0.00318200
    %pushi/real 3320278, 4035; load=0.00318200
    %add/wr;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1767464941, 4057; load=0.00321500
    %pushi/real 2725962, 4035; load=0.00321500
    %add/wr;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1749322999, 4057; load=0.00318200
    %pushi/real 3320278, 4035; load=0.00318200
    %add/wr;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1696546441, 4057; load=0.00308600
    %pushi/real 2761396, 4035; load=0.00308600
    %add/wr;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1645419150, 4057; load=0.00299300
    %pushi/real 4054986, 4035; load=0.00299300
    %add/wr;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1696546441, 4057; load=0.00308600
    %pushi/real 2761396, 4035; load=0.00308600
    %add/wr;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1714138627, 4057; load=0.00311800
    %pushi/real 2947690, 4035; load=0.00311800
    %add/wr;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1696546441, 4057; load=0.00308600
    %pushi/real 2761396, 4035; load=0.00308600
    %add/wr;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1645419150, 4057; load=0.00299300
    %pushi/real 4054986, 4035; load=0.00299300
    %add/wr;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %cvt/vr 16;
    %store/vec4 v0x560a05a6cfe0_0, 0, 16;
    %pushi/real 2056086743, 4056; load=0.00187000
    %pushi/real 3947343, 4034; load=0.00187000
    %add/wr;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %pushi/real 2094569650, 4056; load=0.00190500
    %pushi/real 3830574, 4034; load=0.00190500
    %add/wr;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 2107763790, 4056; load=0.00191700
    %pushi/real 1873143, 4034; load=0.00191700
    %add/wr;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 2094569650, 4056; load=0.00190500
    %pushi/real 3830574, 4034; load=0.00190500
    %add/wr;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 2056086743, 4056; load=0.00187000
    %pushi/real 3947343, 4034; load=0.00187000
    %add/wr;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 2094569650, 4056; load=0.00190500
    %pushi/real 3830574, 4034; load=0.00190500
    %add/wr;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 2134152069, 4056; load=0.00194100
    %pushi/real 2152584, 4034; load=0.00194100
    %add/wr;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 2147346209, 4056; load=0.00195300
    %pushi/real 195153, 4034; load=0.00195300
    %add/wr;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 2134152069, 4056; load=0.00194100
    %pushi/real 2152584, 4034; load=0.00194100
    %add/wr;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 2094569650, 4056; load=0.00190500
    %pushi/real 3830574, 4034; load=0.00190500
    %add/wr;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 2107763790, 4056; load=0.00191700
    %pushi/real 1873143, 4034; load=0.00191700
    %add/wr;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 2147346209, 4056; load=0.00195300
    %pushi/real 195153, 4034; load=0.00195300
    %add/wr;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1080270174, 4057; load=0.00196500
    %pushi/real 1216013, 4035; load=0.00196500
    %add/wr;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 2147346209, 4056; load=0.00195300
    %pushi/real 195153, 4034; load=0.00195300
    %add/wr;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 2107763790, 4056; load=0.00191700
    %pushi/real 1873143, 4034; load=0.00191700
    %add/wr;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 2094569650, 4056; load=0.00190500
    %pushi/real 3830574, 4034; load=0.00190500
    %add/wr;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 2134152069, 4056; load=0.00194100
    %pushi/real 2152584, 4034; load=0.00194100
    %add/wr;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 2147346209, 4056; load=0.00195300
    %pushi/real 195153, 4034; load=0.00195300
    %add/wr;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 2134152069, 4056; load=0.00194100
    %pushi/real 2152584, 4034; load=0.00194100
    %add/wr;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 2094569650, 4056; load=0.00190500
    %pushi/real 3830574, 4034; load=0.00190500
    %add/wr;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 2056086743, 4056; load=0.00187000
    %pushi/real 3947343, 4034; load=0.00187000
    %add/wr;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 2094569650, 4056; load=0.00190500
    %pushi/real 3830574, 4034; load=0.00190500
    %add/wr;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 2107763790, 4056; load=0.00191700
    %pushi/real 1873143, 4034; load=0.00191700
    %add/wr;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 2094569650, 4056; load=0.00190500
    %pushi/real 3830574, 4034; load=0.00190500
    %add/wr;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 2056086743, 4056; load=0.00187000
    %pushi/real 3947343, 4034; load=0.00187000
    %add/wr;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560a05a6cac0, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %cvt/vr 16;
    %store/vec4 v0x560a05a6d0c0_0, 0, 16;
    %load/vec4 v0x560a05a6d0c0_0;
    %store/vec4 v0x560a05a6cd40_0, 0, 16;
    %load/vec4 v0x560a05a6c7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560a05a6c7b0_0, 0, 32;
    %load/vec4 v0x560a05a6c7b0_0;
    %cmpi/ne 3600, 0, 32;
    %jmp/0xz  T_18.9, 4;
    %load/vec4 v0x560a05a6cc60_0;
    %cmpi/ne 60, 0, 32;
    %jmp/0xz  T_18.11, 4;
    %load/vec4 v0x560a05a6cb80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560a05a6cb80_0, 0, 32;
    %load/vec4 v0x560a05a6cc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560a05a6cc60_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560a05a6bf40_0, 0, 2;
    %jmp T_18.12;
T_18.11 ;
    %load/vec4 v0x560a05a6cb80_0;
    %addi 5, 0, 32;
    %store/vec4 v0x560a05a6cb80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560a05a6cc60_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560a05a6bf40_0, 0, 2;
T_18.12 ;
    %jmp T_18.10;
T_18.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560a05a6bf40_0, 0, 2;
T_18.10 ;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x560a05a6b130;
T_19 ;
    %vpi_func 4 9 "$fopen" 32, "../res/out.txt", "w" {0 0 0};
    %store/vec4 v0x560a05a6b540_0, 0, 32;
    %vpi_call 4 10 "$fclose", v0x560a05a6b540_0 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x560a05a6b130;
T_20 ;
    %wait E_0x560a0599b510;
    %load/vec4 v0x560a05a6b4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %vpi_func 4 16 "$fopen" 32, "../res/out.txt", "a" {0 0 0};
    %store/vec4 v0x560a05a6b540_0, 0, 32;
    %vpi_call 4 17 "$fwrite", v0x560a05a6b540_0, "%h\012", v0x560a05a6b3c0_0 {0 0 0};
    %vpi_call 4 18 "$fclose", v0x560a05a6b540_0 {0 0 0};
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x560a05a10090;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a05a77d40_0, 0, 1;
    %vpi_call 3 51 "$dumpfile", "../vcd/interface_tb.vcd" {0 0 0};
    %vpi_call 3 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560a05a10090 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a05a78060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a05a77c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a05a782e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a05a78060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a05a782e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a05a782e0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 3 63 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x560a05a10090;
T_22 ;
    %load/vec4 v0x560a05a77d40_0;
    %inv;
    %store/vec4 v0x560a05a77d40_0, 0, 1;
    %delay 1, 0;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "../design/camera.v";
    "../testbenches/interface_tb.v";
    "../design/display.v";
    "../design/filter5x5.v";
    "../design/Grayscaler.v";
    "../design/RWM_1.v";
    "../design/RWM_2.v";
    "../design/Controller.v";
    "../design/image.v";
