--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MAIN.twx MAIN.ncd -o MAIN.twr MAIN.pcf -ucf
PIN_Mapping.ucf

Design file:              MAIN.ncd
Physical constraint file: MAIN.pcf
Device,package,speed:     xc3s250e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AA_OUT      |   13.359(R)|clk_BUFGP         |   0.000|
A_OUT       |   13.381(R)|clk_BUFGP         |   0.000|
BB_OUT      |   13.735(R)|clk_BUFGP         |   0.000|
B_OUT       |   13.385(R)|clk_BUFGP         |   0.000|
CC_OUT      |   12.479(R)|clk_BUFGP         |   0.000|
C_OUT       |   12.839(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.811|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
D<0>           |AA_OUT         |   11.862|
D<0>           |A_OUT          |   11.884|
D<0>           |BB_OUT         |   12.238|
D<0>           |B_OUT          |   11.888|
D<0>           |CC_OUT         |   10.982|
D<0>           |C_OUT          |   11.342|
D<1>           |AA_OUT         |   12.682|
D<1>           |A_OUT          |   12.704|
D<1>           |BB_OUT         |   13.058|
D<1>           |B_OUT          |   12.708|
D<1>           |CC_OUT         |   11.802|
D<1>           |C_OUT          |   12.162|
D<2>           |AA_OUT         |   10.221|
D<2>           |A_OUT          |   10.243|
D<2>           |BB_OUT         |   10.597|
D<2>           |B_OUT          |   10.247|
D<2>           |CC_OUT         |    9.341|
D<2>           |C_OUT          |    9.701|
D<3>           |AA_OUT         |   11.597|
D<3>           |A_OUT          |   11.619|
D<3>           |BB_OUT         |   11.973|
D<3>           |B_OUT          |   11.623|
D<3>           |CC_OUT         |   10.717|
D<3>           |C_OUT          |   11.077|
H1             |AA_OUT         |    6.931|
H1             |A_OUT          |    6.930|
H1             |CC_OUT         |    6.965|
H1             |C_OUT          |    5.835|
H2             |AA_OUT         |    7.051|
H2             |A_OUT          |    7.106|
H2             |BB_OUT         |    6.610|
H2             |B_OUT          |    6.336|
H3             |BB_OUT         |    7.140|
H3             |B_OUT          |    6.615|
H3             |CC_OUT         |    7.759|
H3             |C_OUT          |    6.064|
---------------+---------------+---------+


Analysis completed Wed Oct 19 22:08:14 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 180 MB



