# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab7_Manchester.srcs/sources_1/new/ManchesterEncoder.vhd" \
"../../../../Lab7_Manchester.srcs/sim_1/new/ManchesterEncoder_Testbench.vhd" \

# Do not sort compile order
nosort
