0.7
2020.1
May 27 2020
20:09:33
C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.sim/sim_1/impl/timing/xsim/design_1_wrapper_time_impl.v,1715475541,verilog,,,,RAM32M_HD340;RAM32M_HD341;RAM32M_HD342;RAM32M_HD343;RAM32M_HD344;RAM32M_UNIQ_BASE_;RAM32X1S_HD345;RAM32X1S_HD346;RAM32X1S_HD347;RAM32X1S_HD348;RAM32X1S_HD349;RAM32X1S_HD350;RAM32X1S_HD351;RAM32X1S_HD352;RAM32X1S_HD353;RAM32X1S_HD354;RAM32X1S_HD355;RAM32X1S_HD356;RAM32X1S_HD357;RAM32X1S_HD358;RAM32X1S_HD359;RAM32X1S_HD360;RAM32X1S_HD361;RAM32X1S_HD362;RAM32X1S_HD363;RAM32X1S_HD364;RAM32X1S_HD365;RAM32X1S_HD366;RAM32X1S_HD367;RAM32X1S_HD368;RAM32X1S_HD369;RAM32X1S_HD370;RAM32X1S_HD371;RAM32X1S_HD372;RAM32X1S_HD373;RAM32X1S_HD374;RAM32X1S_HD375;RAM32X1S_HD376;RAM32X1S_HD377;RAM32X1S_HD378;RAM32X1S_HD379;RAM32X1S_HD380;RAM32X1S_HD381;RAM32X1S_HD382;RAM32X1S_HD383;RAM32X1S_HD384;RAM32X1S_HD385;RAM32X1S_HD386;RAM32X1S_HD387;RAM32X1S_HD388;RAM32X1S_HD389;RAM32X1S_HD390;RAM32X1S_HD391;RAM32X1S_HD392;RAM32X1S_HD393;RAM32X1S_HD394;RAM32X1S_HD395;RAM32X1S_HD396;RAM32X1S_HD397;RAM32X1S_HD398;RAM32X1S_HD399;RAM32X1S_HD400;RAM32X1S_HD401;RAM32X1S_HD402;RAM32X1S_HD403;RAM32X1S_HD404;RAM32X1S_HD405;RAM32X1S_HD406;RAM32X1S_HD407;RAM32X1S_HD408;RAM32X1S_HD409;RAM32X1S_HD410;RAM32X1S_HD411;RAM32X1S_HD412;RAM32X1S_HD413;RAM32X1S_HD414;RAM32X1S_HD415;RAM32X1S_HD416;RAM32X1S_HD417;RAM32X1S_HD418;RAM32X1S_HD419;RAM32X1S_HD420;RAM32X1S_HD421;RAM32X1S_HD422;RAM32X1S_HD423;RAM32X1S_HD424;RAM32X1S_HD425;RAM32X1S_HD426;RAM32X1S_HD427;RAM32X1S_HD428;RAM32X1S_HD429;RAM32X1S_HD430;RAM32X1S_HD431;RAM32X1S_HD432;RAM32X1S_HD433;RAM32X1S_HD434;RAM32X1S_HD435;RAM32X1S_HD436;RAM32X1S_HD437;RAM32X1S_HD438;RAM32X1S_HD439;RAM32X1S_HD440;RAM32X1S_HD441;RAM32X1S_HD442;RAM32X1S_HD443;RAM32X1S_HD444;RAM32X1S_HD445;RAM32X1S_HD446;RAM32X1S_HD447;RAM32X1S_HD448;RAM32X1S_HD449;RAM32X1S_HD450;RAM32X1S_HD451;RAM32X1S_HD452;RAM32X1S_UNIQ_BASE_;clk_x_pntrs;clk_x_pntrs_7;dbg_hub;design_1;design_1_Game_0_0;design_1_Game_0_0_Comparer;design_1_Game_0_0_DFF_Debouncing_Button;design_1_Game_0_0_DFF_Debouncing_Button_10;design_1_Game_0_0_DFF_Debouncing_Button_11;design_1_Game_0_0_DFF_Debouncing_Button_13;design_1_Game_0_0_DFF_Debouncing_Button_14;design_1_Game_0_0_DFF_Debouncing_Button_15;design_1_Game_0_0_DFF_Debouncing_Button_3;design_1_Game_0_0_DFF_Debouncing_Button_4;design_1_Game_0_0_DFF_Debouncing_Button_5;design_1_Game_0_0_DFF_Debouncing_Button_6;design_1_Game_0_0_DFF_Debouncing_Button_7;design_1_Game_0_0_DFF_Debouncing_Button_9;design_1_Game_0_0_Debouncer;design_1_Game_0_0_Debouncer_0;design_1_Game_0_0_Debouncer_1;design_1_Game_0_0_Debouncer_2;design_1_Game_0_0_GDebouncer;design_1_Game_0_0_Game;design_1_Game_0_0_LedShow;design_1_Game_0_0_clock_enable_debouncing_button;design_1_Game_0_0_clock_enable_debouncing_button_12;design_1_Game_0_0_clock_enable_debouncing_button_16;design_1_Game_0_0_clock_enable_debouncing_button_8;design_1_ID_selector_0_0;design_1_ID_selector_0_0_ID_selector;design_1_Init_0_0;design_1_Init_0_0_Init_v1_0;design_1_Init_0_0_Init_v1_0_S00_AXI;design_1_LightController_0_0;design_1_LightController_0_0_LightController;design_1_axi_traffic_gen_0_0;design_1_axi_traffic_gen_0_0_axi_traffic_gen_v3_0_7_asynch_rst_ff;design_1_axi_traffic_gen_0_0_axi_traffic_gen_v3_0_7_asynch_rst_ff__1;design_1_axi_traffic_gen_0_0_axi_traffic_gen_v3_0_7_asynch_rst_ff__2;design_1_axi_traffic_gen_0_0_axi_traffic_gen_v3_0_7_asynch_rst_ff__3;design_1_axi_traffic_gen_0_0_axi_traffic_gen_v3_0_7_systeminit_dmg;design_1_axi_traffic_gen_0_0_axi_traffic_gen_v3_0_7_systeminit_dmg__parameterized0;design_1_axi_traffic_gen_0_0_axi_traffic_gen_v3_0_7_systeminit_dmg__parameterized1;design_1_axi_traffic_gen_0_0_axi_traffic_gen_v3_0_7_systeminit_dmg__parameterized2;design_1_axi_traffic_gen_0_0_axi_traffic_gen_v3_0_7_systeminit_mrdwr;design_1_axi_traffic_gen_0_0_axi_traffic_gen_v3_0_7_systeminit_top;design_1_axi_traffic_gen_0_0_axi_traffic_gen_v3_0_7_top;design_1_axi_traffic_gen_0_0_xpm_memory_base;design_1_axi_traffic_gen_0_0_xpm_memory_base__parameterized0;design_1_axi_traffic_gen_0_0_xpm_memory_base__parameterized1;design_1_axi_traffic_gen_0_0_xpm_memory_base__parameterized2;design_1_axi_traffic_gen_0_0_xpm_memory_spram;design_1_axi_traffic_gen_0_0_xpm_memory_spram__parameterized0;design_1_axi_traffic_gen_0_0_xpm_memory_spram__parameterized1;design_1_axi_traffic_gen_0_0_xpm_memory_spram__parameterized2;design_1_clk_wiz_0_0;design_1_clk_wiz_0_0_design_1_clk_wiz_0_0_clk_wiz;design_1_proc_sys_reset_0_0;design_1_proc_sys_reset_0_0_cdc_sync;design_1_proc_sys_reset_0_0_cdc_sync_0;design_1_proc_sys_reset_0_0_lpf;design_1_proc_sys_reset_0_0_proc_sys_reset;design_1_proc_sys_reset_0_0_sequence_psr;design_1_proc_sys_reset_0_0_upcnt_n;design_1_ram_reader_0_0;design_1_ram_reader_0_0_dist_mem_gen_v8_0_13;design_1_ram_reader_0_0_dist_mem_gen_v8_0_13_synth;design_1_ram_reader_0_0_levels;design_1_ram_reader_0_0_ram_reader;design_1_ram_reader_0_0_rom;design_1_state_machine_0_0;design_1_state_machine_0_0_state_machine;design_1_state_results_0_0;design_1_state_results_0_0_state_results;design_1_state_wait_0_0;design_1_state_wait_0_0_state_wait;design_1_vio_0_1;design_1_vio_0_1_vio_v3_0_19_decoder;design_1_vio_0_1_vio_v3_0_19_probe_out_all;design_1_vio_0_1_vio_v3_0_19_probe_out_one;design_1_vio_0_1_vio_v3_0_19_vio;design_1_vio_0_1_xsdbs_v1_0_2_xsdbs;design_1_wrapper;dmem;dmem_13;fifo_generator_ramfifo;fifo_generator_ramfifo__parameterized0;fifo_generator_top;fifo_generator_top__parameterized0;fifo_generator_v13_1_4;fifo_generator_v13_1_4__parameterized0;fifo_generator_v13_1_4_synth;fifo_generator_v13_1_4_synth__parameterized0;glbl;ltlib_v1_0_0_bscan;memory;memory__parameterized0;rd_bin_cntr;rd_bin_cntr_18;rd_fwft;rd_handshaking_flags;rd_handshaking_flags__parameterized0;rd_logic;rd_logic__parameterized0;rd_status_flags_as;rd_status_flags_as_17;reset_blk_ramfifo;reset_blk_ramfifo_8;synchronizer_ff;synchronizer_ff_1;synchronizer_ff_10;synchronizer_ff_11;synchronizer_ff_12;synchronizer_ff_2;synchronizer_ff_3;synchronizer_ff_9;synchronizer_ff__parameterized0;synchronizer_ff__parameterized0_19;synchronizer_ff__parameterized0_20;synchronizer_ff__parameterized0_21;synchronizer_ff__parameterized0_22;synchronizer_ff__parameterized0_4;synchronizer_ff__parameterized0_5;synchronizer_ff__parameterized0_6;wr_bin_cntr;wr_bin_cntr_16;wr_handshaking_flags;wr_handshaking_flags_15;wr_logic;wr_logic__parameterized0;wr_status_flags_as;wr_status_flags_as_14;xsdbm_v3_0_0_addr_ctl;xsdbm_v3_0_0_bscan_switch;xsdbm_v3_0_0_burst_wdlen_ctl;xsdbm_v3_0_0_bus_ctl;xsdbm_v3_0_0_bus_ctl_cnt;xsdbm_v3_0_0_bus_ctl_flg;xsdbm_v3_0_0_bus_ctl_flg__parameterized0;xsdbm_v3_0_0_bus_mstr2sl_if;xsdbm_v3_0_0_cmd_decode;xsdbm_v3_0_0_ctl_reg;xsdbm_v3_0_0_ctl_reg__parameterized0;xsdbm_v3_0_0_ctl_reg__parameterized1;xsdbm_v3_0_0_ctl_reg__parameterized2;xsdbm_v3_0_0_icon;xsdbm_v3_0_0_icon2xsdb;xsdbm_v3_0_0_if;xsdbm_v3_0_0_if_static_status;xsdbm_v3_0_0_rdfifo;xsdbm_v3_0_0_rdreg;xsdbm_v3_0_0_stat;xsdbm_v3_0_0_stat_reg;xsdbm_v3_0_0_stat_reg__parameterized0;xsdbm_v3_0_0_stat_reg__parameterized0_0;xsdbm_v3_0_0_sync;xsdbm_v3_0_0_wrfifo;xsdbm_v3_0_0_wrreg;xsdbm_v3_0_0_xsdbm;xsdbm_v3_0_0_xsdbm_id,,,../../../../../memorice.srcs/sources_1/bd/design_1/ipshared/8b3d;../../../../../memorice.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog,,,,,
