{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677261287664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677261287664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 24 11:54:47 2023 " "Processing started: Fri Feb 24 11:54:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677261287664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677261287664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ece385lab5 -c ece385lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ece385lab5 -c ece385lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677261287664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677261287849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677261287849 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1677261293359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HexDriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file HexDriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677261293361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 2 2 " "Found 2 design units, including 2 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293361 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfile " "Found entity 2: regfile" {  } { { "register.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/register.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677261293361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677261293362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.sv 4 4 " "Found 4 design units, including 4 entities, in source file multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "multiplexer.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/multiplexer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293362 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1 " "Found entity 2: mux4_1" {  } { { "multiplexer.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/multiplexer.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293362 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux8_1 " "Found entity 3: mux8_1" {  } { { "multiplexer.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/multiplexer.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293362 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux4_1_onehot " "Found entity 4: mux4_1_onehot" {  } { { "multiplexer.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/multiplexer.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677261293362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677261293363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/test_memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677261293364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "synchronizers.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/synchronizers.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293364 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "synchronizers.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/synchronizers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293364 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "synchronizers.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/synchronizers.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677261293364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_testtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3_testtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_testtop " "Found entity 1: slc3_testtop" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677261293364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "slc3_sramtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677261293365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Continue CONTINUE slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Continue\" differs only in case from object \"CONTINUE\" in the same scope" {  } { { "slc3_sramtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677261293365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_sramtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3_sramtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_sramtop " "Found entity 1: slc3_sramtop" {  } { { "slc3_sramtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_sramtop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677261293365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SLC3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file SLC3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677261293366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677261293366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/memory_contents.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677261293367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mem2IO.sv 1 1 " "Found 1 design units, including 1 entities, in source file Mem2IO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677261293368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ISDU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ISDU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/ISDU.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677261293368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instantiateram.sv 1 1 " "Found 1 design units, including 1 entities, in source file Instantiateram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instantiateram " "Found entity 1: Instantiateram" {  } { { "Instantiateram.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/Instantiateram.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677261293369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_LITE_Golden_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file DE10_LITE_Golden_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/user/Documents/ece385/ece385lab5/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677261293370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "/home/user/Documents/ece385/ece385lab5/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677261293370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677261293370 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3_testtop " "Elaborating entity \"slc3_testtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677261293406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "slc3_testtop.sv" "button_sync\[0\]" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677261293408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:slc\"" {  } { { "slc3_testtop.sv" "slc" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677261293409 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MARMUX 0 slc3.sv(54) " "Net \"MARMUX\" at slc3.sv(54) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3.sv" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677261293410 "|slc3_testtop|slc3:slc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BEN 0 slc3.sv(55) " "Net \"BEN\" at slc3.sv(55) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3.sv" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677261293410 "|slc3_testtop|slc3:slc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:slc\|HexDriver:hex_driver7 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:slc\|HexDriver:hex_driver7\"" {  } { { "slc3.sv" "hex_driver7" { Text "/home/user/Documents/ece385/ece385lab5/slc3.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677261293410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:slc\|datapath:d0\"" {  } { { "slc3.sv" "d0" { Text "/home/user/Documents/ece385/ece385lab5/slc3.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677261293412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 datapath.sv(25) " "Verilog HDL assignment warning at datapath.sv(25): truncated value with size 32 to match size of target (16)" {  } { { "datapath.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677261293413 "|slc3_testtop|slc3:slc|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 slc3:slc\|datapath:d0\|mux2_1:SR2_mux " "Elaborating entity \"mux2_1\" for hierarchy \"slc3:slc\|datapath:d0\|mux2_1:SR2_mux\"" {  } { { "datapath.sv" "SR2_mux" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677261293413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 slc3:slc\|datapath:d0\|mux2_1:DR_mux " "Elaborating entity \"mux2_1\" for hierarchy \"slc3:slc\|datapath:d0\|mux2_1:DR_mux\"" {  } { { "datapath.sv" "DR_mux" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677261293415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 slc3:slc\|datapath:d0\|mux4_1:PC_mux " "Elaborating entity \"mux4_1\" for hierarchy \"slc3:slc\|datapath:d0\|mux4_1:PC_mux\"" {  } { { "datapath.sv" "PC_mux" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677261293415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1_onehot slc3:slc\|datapath:d0\|mux4_1_onehot:databus_mux " "Elaborating entity \"mux4_1_onehot\" for hierarchy \"slc3:slc\|datapath:d0\|mux4_1_onehot:databus_mux\"" {  } { { "datapath.sv" "databus_mux" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677261293416 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiplexer.sv(76) " "Verilog HDL Case Statement information at multiplexer.sv(76): all case item expressions in this case statement are onehot" {  } { { "multiplexer.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/multiplexer.sv" 76 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1677261293417 "|slc3_testtop|slc3:slc|datapath:d0|mux4_1_onehot:databus_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU slc3:slc\|datapath:d0\|ALU:alu_module " "Elaborating entity \"ALU\" for hierarchy \"slc3:slc\|datapath:d0\|ALU:alu_module\"" {  } { { "datapath.sv" "alu_module" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677261293417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile slc3:slc\|datapath:d0\|regfile:registerfile " "Elaborating entity \"regfile\" for hierarchy \"slc3:slc\|datapath:d0\|regfile:registerfile\"" {  } { { "datapath.sv" "registerfile" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677261293418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register slc3:slc\|datapath:d0\|register:IR_reg " "Elaborating entity \"register\" for hierarchy \"slc3:slc\|datapath:d0\|register:IR_reg\"" {  } { { "datapath.sv" "IR_reg" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677261293420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register slc3:slc\|datapath:d0\|register:LED_reg " "Elaborating entity \"register\" for hierarchy \"slc3:slc\|datapath:d0\|register:LED_reg\"" {  } { { "datapath.sv" "LED_reg" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677261293422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register slc3:slc\|datapath:d0\|register:CC_reg " "Elaborating entity \"register\" for hierarchy \"slc3:slc\|datapath:d0\|register:CC_reg\"" {  } { { "datapath.sv" "CC_reg" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677261293423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register slc3:slc\|datapath:d0\|register:BEN_reg " "Elaborating entity \"register\" for hierarchy \"slc3:slc\|datapath:d0\|register:BEN_reg\"" {  } { { "datapath.sv" "BEN_reg" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677261293424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:slc\|Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "/home/user/Documents/ece385/ece385lab5/slc3.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677261293425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:slc\|ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "/home/user/Documents/ece385/ece385lab5/slc3.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677261293426 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ISDU.sv(159) " "Verilog HDL Case Statement information at ISDU.sv(159): all case item expressions in this case statement are onehot" {  } { { "ISDU.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/ISDU.sv" 159 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1677261293427 "|slc3_testtop|slc3:slc|ISDU:state_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:mem " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:mem\"" {  } { { "slc3_testtop.sv" "mem" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677261293427 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readout test_memory.sv(32) " "Output port \"readout\" at test_memory.sv(32) has no driver" {  } { { "test_memory.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/test_memory.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677261293428 "|slc3_testtop|test_memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:mem\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:mem\|memory_parser:parser\"" {  } { { "test_memory.sv" "parser" { Text "/home/user/Documents/ece385/ece385lab5/test_memory.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677261293428 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|reg_SR1_OUT\[15\] " "Net \"slc3:slc\|datapath:d0\|reg_SR1_OUT\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_SR1_OUT\[15\]" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677261293469 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|reg_SR1_OUT\[14\] " "Net \"slc3:slc\|datapath:d0\|reg_SR1_OUT\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_SR1_OUT\[14\]" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677261293469 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|reg_SR1_OUT\[13\] " "Net \"slc3:slc\|datapath:d0\|reg_SR1_OUT\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_SR1_OUT\[13\]" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677261293469 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|reg_SR1_OUT\[12\] " "Net \"slc3:slc\|datapath:d0\|reg_SR1_OUT\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_SR1_OUT\[12\]" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677261293469 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|reg_SR1_OUT\[11\] " "Net \"slc3:slc\|datapath:d0\|reg_SR1_OUT\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_SR1_OUT\[11\]" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677261293469 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|reg_SR1_OUT\[10\] " "Net \"slc3:slc\|datapath:d0\|reg_SR1_OUT\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_SR1_OUT\[10\]" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677261293469 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|reg_SR1_OUT\[9\] " "Net \"slc3:slc\|datapath:d0\|reg_SR1_OUT\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_SR1_OUT\[9\]" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677261293469 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|reg_SR1_OUT\[8\] " "Net \"slc3:slc\|datapath:d0\|reg_SR1_OUT\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_SR1_OUT\[8\]" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677261293469 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|reg_SR1_OUT\[7\] " "Net \"slc3:slc\|datapath:d0\|reg_SR1_OUT\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_SR1_OUT\[7\]" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677261293469 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|reg_SR1_OUT\[6\] " "Net \"slc3:slc\|datapath:d0\|reg_SR1_OUT\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_SR1_OUT\[6\]" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677261293469 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|reg_SR1_OUT\[5\] " "Net \"slc3:slc\|datapath:d0\|reg_SR1_OUT\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_SR1_OUT\[5\]" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677261293469 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|reg_SR1_OUT\[4\] " "Net \"slc3:slc\|datapath:d0\|reg_SR1_OUT\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_SR1_OUT\[4\]" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677261293469 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|reg_SR1_OUT\[3\] " "Net \"slc3:slc\|datapath:d0\|reg_SR1_OUT\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_SR1_OUT\[3\]" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677261293469 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|reg_SR1_OUT\[2\] " "Net \"slc3:slc\|datapath:d0\|reg_SR1_OUT\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_SR1_OUT\[2\]" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677261293469 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|reg_SR1_OUT\[1\] " "Net \"slc3:slc\|datapath:d0\|reg_SR1_OUT\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_SR1_OUT\[1\]" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677261293469 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|reg_SR1_OUT\[0\] " "Net \"slc3:slc\|datapath:d0\|reg_SR1_OUT\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_SR1_OUT\[0\]" { Text "/home/user/Documents/ece385/ece385lab5/datapath.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677261293469 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1677261293469 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "slc3_testtop.sv" "" { Text "/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677261293955 "|slc3_testtop|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677261293955 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677261294025 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1677261294383 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/user/Documents/ece385/ece385lab5/output_files/ece385lab5.map.smsg " "Generated suppressed messages file /home/user/Documents/ece385/ece385lab5/output_files/ece385lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677261294401 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677261294476 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677261294476 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "234 " "Implemented 234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677261294530 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677261294530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677261294530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677261294530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "633 " "Peak virtual memory: 633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677261294538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 24 11:54:54 2023 " "Processing ended: Fri Feb 24 11:54:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677261294538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677261294538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677261294538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677261294538 ""}
