Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Sep 29 15:32:45 2018
| Host         : JAVIERCORDOBFBB running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file main0_timing_summary_routed.rpt -pb main0_timing_summary_routed.pb -rpx main0_timing_summary_routed.rpx -warn_on_violation
| Design       : main0
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.771        0.000                      0                   43        0.150        0.000                      0                   43        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.771        0.000                      0                   43        0.150        0.000                      0                   43        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 xadc_dsp_m/xadc_dual/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_dsp_m/den_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 1.452ns (45.337%)  route 1.751ns (54.663%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.189ns = ( 14.189 - 10.000 ) 
    Source Clock Delay      (SCD):    4.451ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.534     4.451    xadc_dsp_m/xadc_dual/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_dsp_m/xadc_dual/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     5.655 f  xadc_dsp_m/xadc_dual/inst/DRDY
                         net (fo=13, routed)          1.077     6.731    xadc_dsp_m/drdy
    SLICE_X28Y76         LUT5 (Prop_lut5_I0_O)        0.124     6.855 r  xadc_dsp_m/den_reg[0]_i_3/O
                         net (fo=1, routed)           0.674     7.530    xadc_dsp_m/den_reg[0]_i_3_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I4_O)        0.124     7.654 r  xadc_dsp_m/den_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.654    xadc_dsp_m/den_reg[0]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  xadc_dsp_m/den_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.422    14.189    xadc_dsp_m/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  xadc_dsp_m/den_reg_reg[0]/C
                         clock pessimism              0.242    14.431    
                         clock uncertainty           -0.035    14.396    
    SLICE_X28Y76         FDRE (Setup_fdre_C_D)        0.029    14.425    xadc_dsp_m/den_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.807ns  (required time - arrival time)
  Source:                 xadc_dsp_m/xadc_dual/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_dsp_m/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.452ns (45.838%)  route 1.716ns (54.162%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 14.190 - 10.000 ) 
    Source Clock Delay      (SCD):    4.451ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.534     4.451    xadc_dsp_m/xadc_dual/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_dsp_m/xadc_dual/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     5.655 f  xadc_dsp_m/xadc_dual/inst/DRDY
                         net (fo=13, routed)          1.051     6.706    xadc_dsp_m/drdy
    SLICE_X29Y77         LUT4 (Prop_lut4_I1_O)        0.124     6.830 r  xadc_dsp_m/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.665     7.495    xadc_dsp_m/FSM_sequential_state[2]_i_2_n_0
    SLICE_X29Y77         LUT4 (Prop_lut4_I0_O)        0.124     7.619 r  xadc_dsp_m/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.619    xadc_dsp_m/FSM_sequential_state[2]_i_1_n_0
    SLICE_X29Y77         FDRE                                         r  xadc_dsp_m/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.423    14.190    xadc_dsp_m/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y77         FDRE                                         r  xadc_dsp_m/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.242    14.432    
                         clock uncertainty           -0.035    14.397    
    SLICE_X29Y77         FDRE (Setup_fdre_C_D)        0.029    14.426    xadc_dsp_m/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  6.807    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 xadc_dsp_m/xadc_dual/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_dsp_m/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 1.452ns (47.218%)  route 1.623ns (52.782%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 14.190 - 10.000 ) 
    Source Clock Delay      (SCD):    4.451ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.534     4.451    xadc_dsp_m/xadc_dual/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_dsp_m/xadc_dual/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     5.655 r  xadc_dsp_m/xadc_dual/inst/DRDY
                         net (fo=13, routed)          1.038     6.693    xadc_dsp_m/drdy
    SLICE_X28Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.817 r  xadc_dsp_m/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.585     7.402    xadc_dsp_m/FSM_sequential_state[1]_i_2_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I0_O)        0.124     7.526 r  xadc_dsp_m/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.526    xadc_dsp_m/FSM_sequential_state[1]_i_1_n_0
    SLICE_X28Y77         FDRE                                         r  xadc_dsp_m/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.423    14.190    xadc_dsp_m/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y77         FDRE                                         r  xadc_dsp_m/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.242    14.432    
                         clock uncertainty           -0.035    14.397    
    SLICE_X28Y77         FDRE (Setup_fdre_C_D)        0.029    14.426    xadc_dsp_m/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                          -7.526    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             7.032ns  (required time - arrival time)
  Source:                 xadc_dsp_m/xadc_dual/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_dsp_m/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 1.452ns (49.309%)  route 1.493ns (50.691%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 14.190 - 10.000 ) 
    Source Clock Delay      (SCD):    4.451ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.534     4.451    xadc_dsp_m/xadc_dual/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_dsp_m/xadc_dual/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     5.655 r  xadc_dsp_m/xadc_dual/inst/DRDY
                         net (fo=13, routed)          0.826     6.481    xadc_dsp_m/drdy
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.124     6.605 r  xadc_dsp_m/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.667     7.272    xadc_dsp_m/FSM_sequential_state[0]_i_2_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I0_O)        0.124     7.396 r  xadc_dsp_m/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.396    xadc_dsp_m/FSM_sequential_state[0]_i_1_n_0
    SLICE_X28Y77         FDRE                                         r  xadc_dsp_m/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.423    14.190    xadc_dsp_m/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y77         FDRE                                         r  xadc_dsp_m/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.242    14.432    
                         clock uncertainty           -0.035    14.397    
    SLICE_X28Y77         FDRE (Setup_fdre_C_D)        0.031    14.428    xadc_dsp_m/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  7.032    

Slack (MET) :             7.399ns  (required time - arrival time)
  Source:                 xadc_dsp_m/xadc_dual/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_dsp_m/daddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 1.328ns (51.583%)  route 1.247ns (48.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.189ns = ( 14.189 - 10.000 ) 
    Source Clock Delay      (SCD):    4.451ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.534     4.451    xadc_dsp_m/xadc_dual/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_dsp_m/xadc_dual/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     5.655 r  xadc_dsp_m/xadc_dual/inst/DRDY
                         net (fo=13, routed)          1.247     6.901    xadc_dsp_m/drdy
    SLICE_X29Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.025 r  xadc_dsp_m/daddr[4]_i_1/O
                         net (fo=1, routed)           0.000     7.025    xadc_dsp_m/daddr[4]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  xadc_dsp_m/daddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.422    14.189    xadc_dsp_m/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y76         FDRE                                         r  xadc_dsp_m/daddr_reg[4]/C
                         clock pessimism              0.242    14.431    
                         clock uncertainty           -0.035    14.396    
    SLICE_X29Y76         FDRE (Setup_fdre_C_D)        0.029    14.425    xadc_dsp_m/daddr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  7.399    

Slack (MET) :             7.399ns  (required time - arrival time)
  Source:                 xadc_dsp_m/xadc_dual/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_dsp_m/daddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 1.328ns (51.543%)  route 1.249ns (48.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.189ns = ( 14.189 - 10.000 ) 
    Source Clock Delay      (SCD):    4.451ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.534     4.451    xadc_dsp_m/xadc_dual/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_dsp_m/xadc_dual/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     5.655 r  xadc_dsp_m/xadc_dual/inst/DRDY
                         net (fo=13, routed)          1.249     6.903    xadc_dsp_m/drdy
    SLICE_X29Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.027 r  xadc_dsp_m/daddr[6]_i_1/O
                         net (fo=1, routed)           0.000     7.027    xadc_dsp_m/daddr[6]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  xadc_dsp_m/daddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.422    14.189    xadc_dsp_m/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y76         FDRE                                         r  xadc_dsp_m/daddr_reg[6]/C
                         clock pessimism              0.242    14.431    
                         clock uncertainty           -0.035    14.396    
    SLICE_X29Y76         FDRE (Setup_fdre_C_D)        0.031    14.427    xadc_dsp_m/daddr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                  7.399    

Slack (MET) :             7.579ns  (required time - arrival time)
  Source:                 xadc_dsp_m/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_dsp_m/dwe_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.704ns (29.136%)  route 1.712ns (70.864%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 14.190 - 10.000 ) 
    Source Clock Delay      (SCD):    4.454ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.537     4.454    xadc_dsp_m/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y77         FDRE                                         r  xadc_dsp_m/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.456     4.910 r  xadc_dsp_m/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          1.048     5.958    xadc_dsp_m/state__0[1]
    SLICE_X28Y78         LUT2 (Prop_lut2_I0_O)        0.124     6.082 r  xadc_dsp_m/den_reg[0]_i_2/O
                         net (fo=2, routed)           0.664     6.746    xadc_dsp_m/den_reg[0]_i_2_n_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.870 r  xadc_dsp_m/dwe_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.870    xadc_dsp_m/dwe_reg[0]_i_1_n_0
    SLICE_X28Y77         FDRE                                         r  xadc_dsp_m/dwe_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.423    14.190    xadc_dsp_m/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y77         FDRE                                         r  xadc_dsp_m/dwe_reg_reg[0]/C
                         clock pessimism              0.264    14.454    
                         clock uncertainty           -0.035    14.419    
    SLICE_X28Y77         FDRE (Setup_fdre_C_D)        0.031    14.450    xadc_dsp_m/dwe_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                          -6.870    
  -------------------------------------------------------------------
                         slack                                  7.579    

Slack (MET) :             7.593ns  (required time - arrival time)
  Source:                 blinky_m/S_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_m/S_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 14.268 - 10.000 ) 
    Source Clock Delay      (SCD):    4.540ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     4.540    blinky_m/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y61          FDRE                                         r  blinky_m/S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456     4.996 r  blinky_m/S_reg[1]/Q
                         net (fo=1, routed)           0.480     5.476    blinky_m/S_reg_n_0_[1]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.150 r  blinky_m/S_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.150    blinky_m/S_reg[0]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.264 r  blinky_m/S_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.264    blinky_m/S_reg[4]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.378 r  blinky_m/S_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.378    blinky_m/S_reg[8]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.492 r  blinky_m/S_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.492    blinky_m/S_reg[12]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.606 r  blinky_m/S_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.606    blinky_m/S_reg[16]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.720 r  blinky_m/S_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.720    blinky_m/S_reg[20]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.943 r  blinky_m/S_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.943    blinky_m/S_reg[24]_i_1_n_7
    SLICE_X1Y67          FDRE                                         r  blinky_m/S_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.501    14.268    blinky_m/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  blinky_m/S_reg[24]/C
                         clock pessimism              0.242    14.510    
                         clock uncertainty           -0.035    14.475    
    SLICE_X1Y67          FDRE (Setup_fdre_C_D)        0.062    14.537    blinky_m/S_reg[24]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  7.593    

Slack (MET) :             7.597ns  (required time - arrival time)
  Source:                 blinky_m/S_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_m/S_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.540ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     4.540    blinky_m/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y61          FDRE                                         r  blinky_m/S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456     4.996 r  blinky_m/S_reg[1]/Q
                         net (fo=1, routed)           0.480     5.476    blinky_m/S_reg_n_0_[1]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.150 r  blinky_m/S_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.150    blinky_m/S_reg[0]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.264 r  blinky_m/S_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.264    blinky_m/S_reg[4]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.378 r  blinky_m/S_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.378    blinky_m/S_reg[8]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.492 r  blinky_m/S_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.492    blinky_m/S_reg[12]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.606 r  blinky_m/S_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.606    blinky_m/S_reg[16]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.940 r  blinky_m/S_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.940    blinky_m/S_reg[20]_i_1_n_6
    SLICE_X1Y66          FDRE                                         r  blinky_m/S_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502    14.269    blinky_m/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  blinky_m/S_reg[21]/C
                         clock pessimism              0.242    14.511    
                         clock uncertainty           -0.035    14.476    
    SLICE_X1Y66          FDRE (Setup_fdre_C_D)        0.062    14.538    blinky_m/S_reg[21]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -6.940    
  -------------------------------------------------------------------
                         slack                                  7.597    

Slack (MET) :             7.618ns  (required time - arrival time)
  Source:                 blinky_m/S_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_m/S_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.540ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     4.540    blinky_m/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y61          FDRE                                         r  blinky_m/S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456     4.996 r  blinky_m/S_reg[1]/Q
                         net (fo=1, routed)           0.480     5.476    blinky_m/S_reg_n_0_[1]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.150 r  blinky_m/S_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.150    blinky_m/S_reg[0]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.264 r  blinky_m/S_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.264    blinky_m/S_reg[4]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.378 r  blinky_m/S_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.378    blinky_m/S_reg[8]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.492 r  blinky_m/S_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.492    blinky_m/S_reg[12]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.606 r  blinky_m/S_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.606    blinky_m/S_reg[16]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.919 r  blinky_m/S_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.919    blinky_m/S_reg[20]_i_1_n_4
    SLICE_X1Y66          FDRE                                         r  blinky_m/S_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502    14.269    blinky_m/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  blinky_m/S_reg[23]/C
                         clock pessimism              0.242    14.511    
                         clock uncertainty           -0.035    14.476    
    SLICE_X1Y66          FDRE (Setup_fdre_C_D)        0.062    14.538    blinky_m/S_reg[23]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                  7.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 xadc_dsp_m/dwe_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_dsp_m/dwe_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.817%)  route 0.069ns (27.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.551     1.527    xadc_dsp_m/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y77         FDRE                                         r  xadc_dsp_m/dwe_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  xadc_dsp_m/dwe_reg_reg[1]/Q
                         net (fo=2, routed)           0.069     1.738    xadc_dsp_m/dwe_reg_reg_n_0_[1]
    SLICE_X28Y77         LUT5 (Prop_lut5_I0_O)        0.045     1.783 r  xadc_dsp_m/dwe_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.783    xadc_dsp_m/dwe_reg[0]_i_1_n_0
    SLICE_X28Y77         FDRE                                         r  xadc_dsp_m/dwe_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     1.881    xadc_dsp_m/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y77         FDRE                                         r  xadc_dsp_m/dwe_reg_reg[0]/C
                         clock pessimism             -0.341     1.540    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.092     1.632    xadc_dsp_m/dwe_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 xadc_dsp_m/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_dsp_m/dwe_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.510%)  route 0.155ns (45.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.551     1.527    xadc_dsp_m/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y77         FDRE                                         r  xadc_dsp_m/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  xadc_dsp_m/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.155     1.824    xadc_dsp_m/state__0[1]
    SLICE_X29Y77         LUT5 (Prop_lut5_I0_O)        0.045     1.869 r  xadc_dsp_m/dwe_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    xadc_dsp_m/dwe_reg[1]_i_1_n_0
    SLICE_X29Y77         FDRE                                         r  xadc_dsp_m/dwe_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     1.881    xadc_dsp_m/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y77         FDRE                                         r  xadc_dsp_m/dwe_reg_reg[1]/C
                         clock pessimism             -0.341     1.540    
    SLICE_X29Y77         FDRE (Hold_fdre_C_D)         0.092     1.632    xadc_dsp_m/dwe_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 blinky_m/S_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_m/led_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.229%)  route 0.185ns (56.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.587     1.563    blinky_m/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  blinky_m/S_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.704 r  blinky_m/S_reg[24]/Q
                         net (fo=2, routed)           0.185     1.890    blinky_m/p_0_in
    SLICE_X0Y67          FDRE                                         r  blinky_m/led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.855     1.919    blinky_m/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  blinky_m/led_reg/C
                         clock pessimism             -0.343     1.576    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.070     1.646    blinky_m/led_reg
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 blinky_m/S_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_m/S_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.588     1.564    blinky_m/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  blinky_m/S_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.705 r  blinky_m/S_reg[23]/Q
                         net (fo=1, routed)           0.108     1.814    blinky_m/S_reg_n_0_[23]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.922 r  blinky_m/S_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    blinky_m/S_reg[20]_i_1_n_4
    SLICE_X1Y66          FDRE                                         r  blinky_m/S_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.856     1.920    blinky_m/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  blinky_m/S_reg[23]/C
                         clock pessimism             -0.356     1.564    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105     1.669    blinky_m/S_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 blinky_m/S_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_m/S_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.589     1.565    blinky_m/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  blinky_m/S_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.706 r  blinky_m/S_reg[19]/Q
                         net (fo=1, routed)           0.108     1.815    blinky_m/S_reg_n_0_[19]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.923 r  blinky_m/S_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.923    blinky_m/S_reg[16]_i_1_n_4
    SLICE_X1Y65          FDRE                                         r  blinky_m/S_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.921    blinky_m/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  blinky_m/S_reg[19]/C
                         clock pessimism             -0.356     1.565    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.105     1.670    blinky_m/S_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 blinky_m/S_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_m/S_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.567    blinky_m/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y61          FDRE                                         r  blinky_m/S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.708 r  blinky_m/S_reg[3]/Q
                         net (fo=1, routed)           0.108     1.817    blinky_m/S_reg_n_0_[3]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.925 r  blinky_m/S_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.925    blinky_m/S_reg[0]_i_1_n_4
    SLICE_X1Y61          FDRE                                         r  blinky_m/S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.925    blinky_m/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y61          FDRE                                         r  blinky_m/S_reg[3]/C
                         clock pessimism             -0.358     1.567    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.105     1.672    blinky_m/S_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 blinky_m/S_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_m/S_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.566    blinky_m/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  blinky_m/S_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  blinky_m/S_reg[7]/Q
                         net (fo=1, routed)           0.108     1.816    blinky_m/S_reg_n_0_[7]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.924 r  blinky_m/S_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    blinky_m/S_reg[4]_i_1_n_4
    SLICE_X1Y62          FDRE                                         r  blinky_m/S_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.859     1.923    blinky_m/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  blinky_m/S_reg[7]/C
                         clock pessimism             -0.357     1.566    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.105     1.671    blinky_m/S_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 blinky_m/S_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_m/S_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.589     1.565    blinky_m/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  blinky_m/S_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.706 r  blinky_m/S_reg[11]/Q
                         net (fo=1, routed)           0.108     1.815    blinky_m/S_reg_n_0_[11]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.923 r  blinky_m/S_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.923    blinky_m/S_reg[8]_i_1_n_4
    SLICE_X1Y63          FDRE                                         r  blinky_m/S_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.922    blinky_m/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  blinky_m/S_reg[11]/C
                         clock pessimism             -0.357     1.565    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.105     1.670    blinky_m/S_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 blinky_m/S_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_m/S_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.589     1.565    blinky_m/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  blinky_m/S_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.706 r  blinky_m/S_reg[15]/Q
                         net (fo=1, routed)           0.108     1.815    blinky_m/S_reg_n_0_[15]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.923 r  blinky_m/S_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.923    blinky_m/S_reg[12]_i_1_n_4
    SLICE_X1Y64          FDRE                                         r  blinky_m/S_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.922    blinky_m/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  blinky_m/S_reg[15]/C
                         clock pessimism             -0.357     1.565    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.105     1.670    blinky_m/S_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 blinky_m/S_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_m/S_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.588     1.564    blinky_m/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  blinky_m/S_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.705 r  blinky_m/S_reg[20]/Q
                         net (fo=1, routed)           0.105     1.811    blinky_m/S_reg_n_0_[20]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.926 r  blinky_m/S_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.926    blinky_m/S_reg[20]_i_1_n_7
    SLICE_X1Y66          FDRE                                         r  blinky_m/S_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.856     1.920    blinky_m/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  blinky_m/S_reg[20]/C
                         clock pessimism             -0.356     1.564    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105     1.669    blinky_m/S_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      xadc_dsp_m/xadc_dual/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X1Y61    blinky_m/S_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X1Y63    blinky_m/S_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X1Y63    blinky_m/S_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X1Y64    blinky_m/S_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X1Y64    blinky_m/S_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X1Y64    blinky_m/S_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X1Y64    blinky_m/S_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X1Y65    blinky_m/S_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y61    blinky_m/S_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y63    blinky_m/S_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y63    blinky_m/S_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y64    blinky_m/S_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y64    blinky_m/S_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y64    blinky_m/S_reg[14]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y64    blinky_m/S_reg[15]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y61    blinky_m/S_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y67    blinky_m/S_reg[24]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y67    blinky_m/S_reg[24]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y63    blinky_m/S_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y63    blinky_m/S_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y64    blinky_m/S_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y64    blinky_m/S_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y64    blinky_m/S_reg[14]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y64    blinky_m/S_reg[15]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y65    blinky_m/S_reg[16]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y65    blinky_m/S_reg[16]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y65    blinky_m/S_reg[17]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y65    blinky_m/S_reg[17]/C



