dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_10,../../../ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v,
sin_lut.v,verilog,xil_defaultlib,../../../../audio_effects.srcs/sources_1/ip/sin_lut/sim/sin_lut.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
