// Seed: 2005882202
module module_0;
  logic [7:0] id_1;
  wire id_2;
  logic [7:0] id_3;
  assign id_3[1] = id_3;
  assign id_3 = id_1;
endmodule
module module_1 (
    input  logic id_0,
    input  logic id_1,
    input  wire  id_2,
    input  wand  id_3,
    output logic id_4
);
  reg id_6;
  always @(posedge id_1 & 1) begin
    #1 begin
      id_4 <= id_1;
      wait (id_3);
      id_4 <= 1;
    end
    if (1) id_4 = id_1;
    else id_6 <= id_0;
  end
  module_0();
endmodule
