===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.8719 seconds

  ----Wall Time----  ----Name----
    3.8512 ( 11.4%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.1774 (  9.4%)    Parse modules
    0.6367 (  1.9%)    Verify circuit
   17.7173 ( 52.3%)  'firrtl.circuit' Pipeline
    1.3731 (  4.1%)    'firrtl.module' Pipeline
    1.2827 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0904 (  0.3%)      LowerCHIRRTLPass
    0.1110 (  0.3%)    InferWidths
    0.7995 (  2.4%)    InferResets
    0.0507 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0804 (  0.2%)    WireDFT
    0.0850 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7155 (  2.1%)    LowerFIRRTLTypes
    7.2834 ( 21.5%)    'firrtl.module' Pipeline
    0.7839 (  2.3%)      ExpandWhens
    0.0211 (  0.1%)      RemoveInvalid
    6.0637 ( 17.9%)      Canonicalizer
    0.4146 (  1.2%)      InferReadWrite
    0.5501 (  1.6%)    Inliner
    1.0999 (  3.2%)    IMConstProp
    0.0650 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0622 (  0.2%)    BlackBoxReader
    0.0622 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.5697 ( 13.5%)    'firrtl.module' Pipeline
    4.5697 ( 13.5%)      Canonicalizer
    0.4390 (  1.3%)    RemoveUnusedPorts
    0.0654 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4061 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.5507 ( 10.5%)  LowerFIRRTLToHW
    0.0653 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.0274 ( 11.9%)  'hw.module' Pipeline
    0.8963 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.4917 (  7.4%)    Canonicalizer
    0.6394 (  1.9%)    HWCleanup
    0.8082 (  2.4%)  'hw.module' Pipeline
    0.0775 (  0.2%)    HWLegalizeModules
    0.7307 (  2.2%)    PrettifyVerilog
    3.7133 ( 11.0%)  ExportVerilog
    0.0021 (  0.0%)  Rest
   33.8719 (100.0%)  Total

{
  totalTime: 33.894,
  maxMemory: 741457920
}
