[2025-09-18 08:39:17] START suite=qualcomm_srv trace=srv547_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv547_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2805962 heartbeat IPC: 3.564 cumulative IPC: 3.564 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5371845 heartbeat IPC: 3.897 cumulative IPC: 3.723 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5371845 cumulative IPC: 3.723 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5371845 cumulative IPC: 3.723 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14737045 heartbeat IPC: 1.068 cumulative IPC: 1.068 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 24028580 heartbeat IPC: 1.076 cumulative IPC: 1.072 (Simulation time: 00 hr 03 min 44 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 33327350 heartbeat IPC: 1.075 cumulative IPC: 1.073 (Simulation time: 00 hr 04 min 55 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 42489355 heartbeat IPC: 1.091 cumulative IPC: 1.078 (Simulation time: 00 hr 06 min 00 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 51986796 heartbeat IPC: 1.053 cumulative IPC: 1.073 (Simulation time: 00 hr 07 min 09 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 61165852 heartbeat IPC: 1.089 cumulative IPC: 1.075 (Simulation time: 00 hr 08 min 21 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv547_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000009 cycles: 70390391 heartbeat IPC: 1.084 cumulative IPC: 1.077 (Simulation time: 00 hr 09 min 30 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 79491077 heartbeat IPC: 1.099 cumulative IPC: 1.079 (Simulation time: 00 hr 10 min 39 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 88712940 heartbeat IPC: 1.084 cumulative IPC: 1.08 (Simulation time: 00 hr 11 min 49 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 92486741 cumulative IPC: 1.081 (Simulation time: 00 hr 12 min 57 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 92486741 cumulative IPC: 1.081 (Simulation time: 00 hr 12 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv547_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.081 instructions: 100000000 cycles: 92486741
CPU 0 Branch Prediction Accuracy: 92.15% MPKI: 14.04 Average ROB Occupancy at Mispredict: 30.42
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06932
BRANCH_INDIRECT: 0.3429
BRANCH_CONDITIONAL: 12.34
BRANCH_DIRECT_CALL: 0.4103
BRANCH_INDIRECT_CALL: 0.4887
BRANCH_RETURN: 0.385


====Backend Stall Breakdown====
ROB_STALL: 175055
LQ_STALL: 0
SQ_STALL: 952687


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 150.77945
REPLAY_LOAD: 59.743404
NON_REPLAY_LOAD: 21.75217

== Total ==
ADDR_TRANS: 49908
REPLAY_LOAD: 24913
NON_REPLAY_LOAD: 100234

== Counts ==
ADDR_TRANS: 331
REPLAY_LOAD: 417
NON_REPLAY_LOAD: 4608

cpu0->cpu0_STLB TOTAL        ACCESS:    2130815 HIT:    2106234 MISS:      24581 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2130815 HIT:    2106234 MISS:      24581 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 209.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9601457 HIT:    8674593 MISS:     926864 MSHR_MERGE:      61274
cpu0->cpu0_L2C LOAD         ACCESS:    7528340 HIT:    6830155 MISS:     698185 MSHR_MERGE:       4103
cpu0->cpu0_L2C RFO          ACCESS:     588028 HIT:     519478 MISS:      68550 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     301632 HIT:     204342 MISS:      97290 MSHR_MERGE:      57171
cpu0->cpu0_L2C WRITE        ACCESS:    1126095 HIT:    1110481 MISS:      15614 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      57362 HIT:      10137 MISS:      47225 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     210502 ISSUED:     196807 USEFUL:       5317 USELESS:      11131
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.53 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15343584 HIT:    7677950 MISS:    7665634 MSHR_MERGE:    1874156
cpu0->cpu0_L1I LOAD         ACCESS:   15343584 HIT:    7677950 MISS:    7665634 MSHR_MERGE:    1874156
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.65 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30594723 HIT:   26308349 MISS:    4286374 MSHR_MERGE:    1788848
cpu0->cpu0_L1D LOAD         ACCESS:   16624821 HIT:   14358265 MISS:    2266556 MSHR_MERGE:     529686
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     429427 HIT:     233620 MISS:     195807 MSHR_MERGE:      80586
cpu0->cpu0_L1D WRITE        ACCESS:   13479536 HIT:   11713016 MISS:    1766520 MSHR_MERGE:    1178447
cpu0->cpu0_L1D TRANSLATION  ACCESS:      60939 HIT:       3448 MISS:      57491 MSHR_MERGE:        129
cpu0->cpu0_L1D PREFETCH REQUESTED:     639646 ISSUED:     429427 USEFUL:      33361 USELESS:      50555
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.99 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12618223 HIT:   10483761 MISS:    2134462 MSHR_MERGE:    1072690
cpu0->cpu0_ITLB LOAD         ACCESS:   12618223 HIT:   10483761 MISS:    2134462 MSHR_MERGE:    1072690
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.308 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28656905 HIT:   27211013 MISS:    1445892 MSHR_MERGE:     376849
cpu0->cpu0_DTLB LOAD         ACCESS:   28656905 HIT:   27211013 MISS:    1445892 MSHR_MERGE:     376849
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.468 cycles
cpu0->LLC TOTAL        ACCESS:     973972 HIT:     870143 MISS:     103829 MSHR_MERGE:       3944
cpu0->LLC LOAD         ACCESS:     694082 HIT:     635947 MISS:      58135 MSHR_MERGE:        178
cpu0->LLC RFO          ACCESS:      68550 HIT:      60216 MISS:       8334 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      40119 HIT:      21812 MISS:      18307 MSHR_MERGE:       3766
cpu0->LLC WRITE        ACCESS:     123996 HIT:     123213 MISS:        783 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      47225 HIT:      28955 MISS:      18270 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.74 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2094
  ROW_BUFFER_MISS:      97007
  AVG DBUS CONGESTED CYCLE: 4.16
Channel 0 WQ ROW_BUFFER_HIT:       1084
  ROW_BUFFER_MISS:       7496
  FULL:          0
Channel 0 REFRESHES ISSUED:       7707

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       547090       556720        80548         9338
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           28         1369         3211         1929
  STLB miss resolved @ L2C                0          314         2515         6070         4923
  STLB miss resolved @ LLC                0          170         4851        15180        11514
  STLB miss resolved @ MEM                0            2         2439         9738        14106

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             196031        53212      1450158       115474          730
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          315          622          105
  STLB miss resolved @ L2C                0           96          936          794           42
  STLB miss resolved @ LLC                0           31         1461         2344          111
  STLB miss resolved @ MEM                0            0          371          682          346
[2025-09-18 08:52:15] END   suite=qualcomm_srv trace=srv547_ap (rc=0)
