#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Sep 26 03:02:50 2021
# Process ID: 205341
# Current directory: /home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/xpr/PL_fibo.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/xpr/PL_fibo.runs/impl_1/top.vdi
# Journal file: /home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/xpr/PL_fibo.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter3b/matrix_mult_prj/solution2/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/zynq-user/xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top top -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.812 ; gain = 0.000 ; free physical = 1239 ; free virtual = 20455
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dout(0)'. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dout(1)'. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dout(2)'. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dout(3)'. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dout(4)'. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dout(5)'. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dout(6)'. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dout(7)'. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din(0)'. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:237]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:237]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din(1)'. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din(2)'. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din(3)'. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din(4)'. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din(5)'. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din(6)'. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'din(7)'. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:362]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:362]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:370]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:370]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:375]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc:375]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/constraints/physical_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.750 ; gain = 0.000 ; free physical = 1150 ; free virtual = 20367
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2668.766 ; gain = 32.016 ; free physical = 1135 ; free virtual = 20353

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14e74e1d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2766.578 ; gain = 97.812 ; free physical = 719 ; free virtual = 19967

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14e74e1d2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2943.547 ; gain = 0.000 ; free physical = 544 ; free virtual = 19793
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14e74e1d2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2943.547 ; gain = 0.000 ; free physical = 544 ; free virtual = 19793
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f2dd9e71

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2943.547 ; gain = 0.000 ; free physical = 544 ; free virtual = 19793
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f2dd9e71

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2943.547 ; gain = 0.000 ; free physical = 544 ; free virtual = 19793
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f2dd9e71

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2943.547 ; gain = 0.000 ; free physical = 544 ; free virtual = 19793
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f2dd9e71

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2943.547 ; gain = 0.000 ; free physical = 544 ; free virtual = 19793
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.547 ; gain = 0.000 ; free physical = 544 ; free virtual = 19793
Ending Logic Optimization Task | Checksum: c802aa86

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2943.547 ; gain = 0.000 ; free physical = 545 ; free virtual = 19794

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c802aa86

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2943.547 ; gain = 0.000 ; free physical = 544 ; free virtual = 19793

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c802aa86

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.547 ; gain = 0.000 ; free physical = 545 ; free virtual = 19794

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.547 ; gain = 0.000 ; free physical = 545 ; free virtual = 19794
Ending Netlist Obfuscation Task | Checksum: c802aa86

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.547 ; gain = 0.000 ; free physical = 545 ; free virtual = 19794
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2943.547 ; gain = 306.797 ; free physical = 545 ; free virtual = 19794
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2983.566 ; gain = 0.000 ; free physical = 543 ; free virtual = 19793
INFO: [Common 17-1381] The checkpoint '/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/xpr/PL_fibo.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/xpr/PL_fibo.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 493 ; free virtual = 19728
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9de59526

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 493 ; free virtual = 19728
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 493 ; free virtual = 19728

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cc9e8f7f

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 517 ; free virtual = 19755

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ae30a9c2

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 515 ; free virtual = 19755

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ae30a9c2

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 515 ; free virtual = 19755
Phase 1 Placer Initialization | Checksum: 1ae30a9c2

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 514 ; free virtual = 19754

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ae30a9c2

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 513 ; free virtual = 19753

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ae30a9c2

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 513 ; free virtual = 19753

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ae30a9c2

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 513 ; free virtual = 19753

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 19c1c2856

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 496 ; free virtual = 19737
Phase 2 Global Placement | Checksum: 19c1c2856

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 496 ; free virtual = 19737

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19c1c2856

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 496 ; free virtual = 19737

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1474ce16d

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 495 ; free virtual = 19736

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 130408934

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 495 ; free virtual = 19736

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 130408934

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 495 ; free virtual = 19736

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19982a918

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 492 ; free virtual = 19734

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19982a918

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 492 ; free virtual = 19734

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19982a918

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 492 ; free virtual = 19734
Phase 3 Detail Placement | Checksum: 19982a918

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 492 ; free virtual = 19734

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 19982a918

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 492 ; free virtual = 19734

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19982a918

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 492 ; free virtual = 19734

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19982a918

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 492 ; free virtual = 19734
Phase 4.3 Placer Reporting | Checksum: 19982a918

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 492 ; free virtual = 19734

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 492 ; free virtual = 19734

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 492 ; free virtual = 19734
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15082589b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 492 ; free virtual = 19734
Ending Placer Task | Checksum: d6153588

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3053.973 ; gain = 0.000 ; free physical = 492 ; free virtual = 19734
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 21 Warnings, 20 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3057.945 ; gain = 0.000 ; free physical = 505 ; free virtual = 19749
INFO: [Common 17-1381] The checkpoint '/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/xpr/PL_fibo.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3073.953 ; gain = 0.000 ; free physical = 494 ; free virtual = 19736
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3073.953 ; gain = 0.000 ; free physical = 503 ; free virtual = 19745
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 21 Warnings, 20 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3073.953 ; gain = 0.000 ; free physical = 474 ; free virtual = 19718
INFO: [Common 17-1381] The checkpoint '/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/xpr/PL_fibo.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 879cbcca ConstDB: 0 ShapeSum: 4e7878be RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: adb5dfea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.598 ; gain = 59.645 ; free physical = 338 ; free virtual = 19599
Post Restoration Checksum: NetGraph: 7a57741f NumContArr: 335e6bcb Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: adb5dfea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3142.594 ; gain = 68.641 ; free physical = 325 ; free virtual = 19586

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: adb5dfea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3142.594 ; gain = 68.641 ; free physical = 324 ; free virtual = 19586
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1988af7f2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3154.477 ; gain = 80.523 ; free physical = 312 ; free virtual = 19574

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 59
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 59
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1988af7f2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.305 ; gain = 84.352 ; free physical = 309 ; free virtual = 19571
Phase 3 Initial Routing | Checksum: 11e7ead7f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.305 ; gain = 84.352 ; free physical = 310 ; free virtual = 19572

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: e995ac00

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3158.305 ; gain = 84.352 ; free physical = 309 ; free virtual = 19571
Phase 4 Rip-up And Reroute | Checksum: e995ac00

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3158.305 ; gain = 84.352 ; free physical = 309 ; free virtual = 19571

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: e995ac00

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3158.305 ; gain = 84.352 ; free physical = 309 ; free virtual = 19571

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: e995ac00

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3158.305 ; gain = 84.352 ; free physical = 309 ; free virtual = 19571
Phase 6 Post Hold Fix | Checksum: e995ac00

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3158.305 ; gain = 84.352 ; free physical = 308 ; free virtual = 19570

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00569535 %
  Global Horizontal Routing Utilization  = 0.00498648 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 10.8108%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 4.5045%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 13.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: e995ac00

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3158.305 ; gain = 84.352 ; free physical = 307 ; free virtual = 19569

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e995ac00

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3158.305 ; gain = 84.352 ; free physical = 305 ; free virtual = 19567

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 195946c5f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3158.305 ; gain = 84.352 ; free physical = 306 ; free virtual = 19568
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3158.305 ; gain = 84.352 ; free physical = 326 ; free virtual = 19588

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 21 Warnings, 20 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3158.305 ; gain = 84.352 ; free physical = 326 ; free virtual = 19588
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3175.215 ; gain = 0.000 ; free physical = 325 ; free virtual = 19588
INFO: [Common 17-1381] The checkpoint '/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/xpr/PL_fibo.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/xpr/PL_fibo.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/zynq-user/Industri-University_Course/Git/Zynq-Learning/other-projects/HDL_fibo/xpr/PL_fibo.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
75 Infos, 22 Warnings, 20 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Sep 26 03:03:31 2021...
