{"Jung Ho Ahn": [0.9047393798828125, ["CiDRA: A cache-inspired DRAM resilience architecture", ["Young Hoon Son", "Sukhan Lee", "Seongil O", "Sanghyuk Kwon", "Nam Sung Kim", "Jung Ho Ahn"], "https://doi.org/10.1109/HPCA.2015.7056058", 12, "hpca", 2015]], "Nam Sung Kim": [0.9872660338878632, ["NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules", ["Amin Farmahini Farahani", "Jung Ho Ahn", "Katherine Morrow", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2015.7056040", 13, "hpca", 2015], ["Alloy: Parallel-serial memory channel architecture for single-chip heterogeneous processor systems", ["Hao Wang", "Chang-Jae Park", "Gyungsu Byun", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2015.7056041", 13, "hpca", 2015]]}