-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 32-bit Version 12.0 (Build Build 232 07/05/2012)
-- Created on Sat Sep  8 20:37:20 2012

COMPONENT fampiga_top
	PORT
	(
		clk8		:	 IN STD_LOGIC;
		phi2_n		:	 IN STD_LOGIC;
		mmc_wp		:	 IN STD_LOGIC;
		mmc_cd_n		:	 IN STD_LOGIC;
		freeze_n		:	 IN STD_LOGIC;
		usart_tx		:	 IN STD_LOGIC;
		usart_clk		:	 IN STD_LOGIC;
		usart_rts		:	 IN STD_LOGIC;
		usart_cts		:	 IN STD_LOGIC;
		mux_q		:	 IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		spi_miso		:	 IN STD_LOGIC;
		romlh_n		:	 IN STD_LOGIC;
		ioef_n		:	 IN STD_LOGIC;
		dotclock_n		:	 IN STD_LOGIC;
		mux_clk		:	 OUT STD_LOGIC;
		mux_d		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		mux		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		sd_addr		:	 OUT STD_LOGIC_VECTOR(12 DOWNTO 0);
		sd_ldqm		:	 OUT STD_LOGIC;
		sd_udqm		:	 OUT STD_LOGIC;
		sd_we_n		:	 OUT STD_LOGIC;
		sd_ras_n		:	 OUT STD_LOGIC;
		sd_cas_n		:	 OUT STD_LOGIC;
		sd_ba_0		:	 OUT STD_LOGIC;
		sd_ba_1		:	 OUT STD_LOGIC;
		sigmaL		:	 OUT STD_LOGIC;
		sigmaR		:	 OUT STD_LOGIC;
		red		:	 OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
		grn		:	 OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
		blu		:	 OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
		nHSync		:	 OUT STD_LOGIC;
		nVSync		:	 OUT STD_LOGIC;
		sd_clk		:	 OUT STD_LOGIC;
		sd_data		:	 INOUT STD_LOGIC_VECTOR(15 DOWNTO 0)
	);
END COMPONENT;