// File: issue_18.v
// Generated by MyHDL 0.10
// Date: Tue May  8 20:56:26 2018


`timescale 1ns/10ps

module issue_18 (
    dout,
    din,
    addr,
    we,
    clk
);
// Ram model 

output [7:0] dout;
wire [7:0] dout;
input [7:0] din;
input [6:0] addr;
input we;
input clk;

reg [7:0] mem [0:128-1];



always @(posedge clk) begin: ISSUE_18_WRITE
    if (we) begin
        mem[addr] <= din;
    end
end



assign dout = mem[addr];

endmodule
