
MAX3012_F7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e4c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a0  08008030  08008030  00009030  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080083d0  080083d0  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  080083d0  080083d0  000093d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080083d8  080083d8  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080083d8  080083d8  000093d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080083dc  080083dc  000093dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080083e0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000045c  200001d4  080085b4  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000630  080085b4  0000a630  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f19f  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002458  00000000  00000000  000193a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c18  00000000  00000000  0001b800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000094b  00000000  00000000  0001c418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023299  00000000  00000000  0001cd63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010afa  00000000  00000000  0003fffc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5353  00000000  00000000  00050af6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00125e49  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004230  00000000  00000000  00125e8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000096  00000000  00000000  0012a0bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008014 	.word	0x08008014

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	08008014 	.word	0x08008014

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b96a 	b.w	8000f84 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	460c      	mov	r4, r1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d14e      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd4:	4694      	mov	ip, r2
 8000cd6:	458c      	cmp	ip, r1
 8000cd8:	4686      	mov	lr, r0
 8000cda:	fab2 f282 	clz	r2, r2
 8000cde:	d962      	bls.n	8000da6 <__udivmoddi4+0xde>
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0320 	rsb	r3, r2, #32
 8000ce6:	4091      	lsls	r1, r2
 8000ce8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf0:	4319      	orrs	r1, r3
 8000cf2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cf6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfa:	fa1f f68c 	uxth.w	r6, ip
 8000cfe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d02:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d06:	fb07 1114 	mls	r1, r7, r4, r1
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb04 f106 	mul.w	r1, r4, r6
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000d1e:	f080 8112 	bcs.w	8000f46 <__udivmoddi4+0x27e>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 810f 	bls.w	8000f46 <__udivmoddi4+0x27e>
 8000d28:	3c02      	subs	r4, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a59      	subs	r1, r3, r1
 8000d2e:	fa1f f38e 	uxth.w	r3, lr
 8000d32:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d36:	fb07 1110 	mls	r1, r7, r0, r1
 8000d3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3e:	fb00 f606 	mul.w	r6, r0, r6
 8000d42:	429e      	cmp	r6, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x94>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000d4e:	f080 80fc 	bcs.w	8000f4a <__udivmoddi4+0x282>
 8000d52:	429e      	cmp	r6, r3
 8000d54:	f240 80f9 	bls.w	8000f4a <__udivmoddi4+0x282>
 8000d58:	4463      	add	r3, ip
 8000d5a:	3802      	subs	r0, #2
 8000d5c:	1b9b      	subs	r3, r3, r6
 8000d5e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d62:	2100      	movs	r1, #0
 8000d64:	b11d      	cbz	r5, 8000d6e <__udivmoddi4+0xa6>
 8000d66:	40d3      	lsrs	r3, r2
 8000d68:	2200      	movs	r2, #0
 8000d6a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d905      	bls.n	8000d82 <__udivmoddi4+0xba>
 8000d76:	b10d      	cbz	r5, 8000d7c <__udivmoddi4+0xb4>
 8000d78:	e9c5 0100 	strd	r0, r1, [r5]
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e7f5      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000d82:	fab3 f183 	clz	r1, r3
 8000d86:	2900      	cmp	r1, #0
 8000d88:	d146      	bne.n	8000e18 <__udivmoddi4+0x150>
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	d302      	bcc.n	8000d94 <__udivmoddi4+0xcc>
 8000d8e:	4290      	cmp	r0, r2
 8000d90:	f0c0 80f0 	bcc.w	8000f74 <__udivmoddi4+0x2ac>
 8000d94:	1a86      	subs	r6, r0, r2
 8000d96:	eb64 0303 	sbc.w	r3, r4, r3
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	2d00      	cmp	r5, #0
 8000d9e:	d0e6      	beq.n	8000d6e <__udivmoddi4+0xa6>
 8000da0:	e9c5 6300 	strd	r6, r3, [r5]
 8000da4:	e7e3      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000da6:	2a00      	cmp	r2, #0
 8000da8:	f040 8090 	bne.w	8000ecc <__udivmoddi4+0x204>
 8000dac:	eba1 040c 	sub.w	r4, r1, ip
 8000db0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000db4:	fa1f f78c 	uxth.w	r7, ip
 8000db8:	2101      	movs	r1, #1
 8000dba:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dbe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dc2:	fb08 4416 	mls	r4, r8, r6, r4
 8000dc6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dca:	fb07 f006 	mul.w	r0, r7, r6
 8000dce:	4298      	cmp	r0, r3
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x11c>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x11a>
 8000ddc:	4298      	cmp	r0, r3
 8000dde:	f200 80cd 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000de2:	4626      	mov	r6, r4
 8000de4:	1a1c      	subs	r4, r3, r0
 8000de6:	fa1f f38e 	uxth.w	r3, lr
 8000dea:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dee:	fb08 4410 	mls	r4, r8, r0, r4
 8000df2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000df6:	fb00 f707 	mul.w	r7, r0, r7
 8000dfa:	429f      	cmp	r7, r3
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0x148>
 8000dfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000e02:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000e06:	d202      	bcs.n	8000e0e <__udivmoddi4+0x146>
 8000e08:	429f      	cmp	r7, r3
 8000e0a:	f200 80b0 	bhi.w	8000f6e <__udivmoddi4+0x2a6>
 8000e0e:	4620      	mov	r0, r4
 8000e10:	1bdb      	subs	r3, r3, r7
 8000e12:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e16:	e7a5      	b.n	8000d64 <__udivmoddi4+0x9c>
 8000e18:	f1c1 0620 	rsb	r6, r1, #32
 8000e1c:	408b      	lsls	r3, r1
 8000e1e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e22:	431f      	orrs	r7, r3
 8000e24:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e28:	fa04 f301 	lsl.w	r3, r4, r1
 8000e2c:	ea43 030c 	orr.w	r3, r3, ip
 8000e30:	40f4      	lsrs	r4, r6
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	0c38      	lsrs	r0, r7, #16
 8000e38:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e3c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e40:	fa1f fc87 	uxth.w	ip, r7
 8000e44:	fb00 441e 	mls	r4, r0, lr, r4
 8000e48:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e4c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e50:	45a1      	cmp	r9, r4
 8000e52:	fa02 f201 	lsl.w	r2, r2, r1
 8000e56:	d90a      	bls.n	8000e6e <__udivmoddi4+0x1a6>
 8000e58:	193c      	adds	r4, r7, r4
 8000e5a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000e5e:	f080 8084 	bcs.w	8000f6a <__udivmoddi4+0x2a2>
 8000e62:	45a1      	cmp	r9, r4
 8000e64:	f240 8081 	bls.w	8000f6a <__udivmoddi4+0x2a2>
 8000e68:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e6c:	443c      	add	r4, r7
 8000e6e:	eba4 0409 	sub.w	r4, r4, r9
 8000e72:	fa1f f983 	uxth.w	r9, r3
 8000e76:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e7a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e7e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e82:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e86:	45a4      	cmp	ip, r4
 8000e88:	d907      	bls.n	8000e9a <__udivmoddi4+0x1d2>
 8000e8a:	193c      	adds	r4, r7, r4
 8000e8c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000e90:	d267      	bcs.n	8000f62 <__udivmoddi4+0x29a>
 8000e92:	45a4      	cmp	ip, r4
 8000e94:	d965      	bls.n	8000f62 <__udivmoddi4+0x29a>
 8000e96:	3b02      	subs	r3, #2
 8000e98:	443c      	add	r4, r7
 8000e9a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e9e:	fba0 9302 	umull	r9, r3, r0, r2
 8000ea2:	eba4 040c 	sub.w	r4, r4, ip
 8000ea6:	429c      	cmp	r4, r3
 8000ea8:	46ce      	mov	lr, r9
 8000eaa:	469c      	mov	ip, r3
 8000eac:	d351      	bcc.n	8000f52 <__udivmoddi4+0x28a>
 8000eae:	d04e      	beq.n	8000f4e <__udivmoddi4+0x286>
 8000eb0:	b155      	cbz	r5, 8000ec8 <__udivmoddi4+0x200>
 8000eb2:	ebb8 030e 	subs.w	r3, r8, lr
 8000eb6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eba:	fa04 f606 	lsl.w	r6, r4, r6
 8000ebe:	40cb      	lsrs	r3, r1
 8000ec0:	431e      	orrs	r6, r3
 8000ec2:	40cc      	lsrs	r4, r1
 8000ec4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec8:	2100      	movs	r1, #0
 8000eca:	e750      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000ecc:	f1c2 0320 	rsb	r3, r2, #32
 8000ed0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ed4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ed8:	fa24 f303 	lsr.w	r3, r4, r3
 8000edc:	4094      	lsls	r4, r2
 8000ede:	430c      	orrs	r4, r1
 8000ee0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ee4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ee8:	fa1f f78c 	uxth.w	r7, ip
 8000eec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ef0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ef4:	0c23      	lsrs	r3, r4, #16
 8000ef6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000efa:	fb00 f107 	mul.w	r1, r0, r7
 8000efe:	4299      	cmp	r1, r3
 8000f00:	d908      	bls.n	8000f14 <__udivmoddi4+0x24c>
 8000f02:	eb1c 0303 	adds.w	r3, ip, r3
 8000f06:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000f0a:	d22c      	bcs.n	8000f66 <__udivmoddi4+0x29e>
 8000f0c:	4299      	cmp	r1, r3
 8000f0e:	d92a      	bls.n	8000f66 <__udivmoddi4+0x29e>
 8000f10:	3802      	subs	r0, #2
 8000f12:	4463      	add	r3, ip
 8000f14:	1a5b      	subs	r3, r3, r1
 8000f16:	b2a4      	uxth	r4, r4
 8000f18:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f1c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f20:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f24:	fb01 f307 	mul.w	r3, r1, r7
 8000f28:	42a3      	cmp	r3, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x276>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000f34:	d213      	bcs.n	8000f5e <__udivmoddi4+0x296>
 8000f36:	42a3      	cmp	r3, r4
 8000f38:	d911      	bls.n	8000f5e <__udivmoddi4+0x296>
 8000f3a:	3902      	subs	r1, #2
 8000f3c:	4464      	add	r4, ip
 8000f3e:	1ae4      	subs	r4, r4, r3
 8000f40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f44:	e739      	b.n	8000dba <__udivmoddi4+0xf2>
 8000f46:	4604      	mov	r4, r0
 8000f48:	e6f0      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e706      	b.n	8000d5c <__udivmoddi4+0x94>
 8000f4e:	45c8      	cmp	r8, r9
 8000f50:	d2ae      	bcs.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f52:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f56:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f5a:	3801      	subs	r0, #1
 8000f5c:	e7a8      	b.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f5e:	4631      	mov	r1, r6
 8000f60:	e7ed      	b.n	8000f3e <__udivmoddi4+0x276>
 8000f62:	4603      	mov	r3, r0
 8000f64:	e799      	b.n	8000e9a <__udivmoddi4+0x1d2>
 8000f66:	4630      	mov	r0, r6
 8000f68:	e7d4      	b.n	8000f14 <__udivmoddi4+0x24c>
 8000f6a:	46d6      	mov	lr, sl
 8000f6c:	e77f      	b.n	8000e6e <__udivmoddi4+0x1a6>
 8000f6e:	4463      	add	r3, ip
 8000f70:	3802      	subs	r0, #2
 8000f72:	e74d      	b.n	8000e10 <__udivmoddi4+0x148>
 8000f74:	4606      	mov	r6, r0
 8000f76:	4623      	mov	r3, r4
 8000f78:	4608      	mov	r0, r1
 8000f7a:	e70f      	b.n	8000d9c <__udivmoddi4+0xd4>
 8000f7c:	3e02      	subs	r6, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	e730      	b.n	8000de4 <__udivmoddi4+0x11c>
 8000f82:	bf00      	nop

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f8e:	f000 fbac 	bl	80016ea <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f92:	f000 f841 	bl	8001018 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f96:	f000 f89d 	bl	80010d4 <MX_GPIO_Init>
  erlog_init(&log_console, &huart3);
 8000f9a:	4917      	ldr	r1, [pc, #92]	@ (8000ff8 <main+0x70>)
 8000f9c:	4817      	ldr	r0, [pc, #92]	@ (8000ffc <main+0x74>)
 8000f9e:	f004 f87b 	bl	8005098 <erlog_init>
  max30102_init(&max30102 , &hi2c2);
 8000fa2:	4917      	ldr	r1, [pc, #92]	@ (8001000 <main+0x78>)
 8000fa4:	4817      	ldr	r0, [pc, #92]	@ (8001004 <main+0x7c>)
 8000fa6:	f004 f8ed 	bl	8005184 <max30102_init>
  read_register(&max30102, MAX30102_REVISIONID , &max30102.revision_id);  // read revision id
 8000faa:	4a17      	ldr	r2, [pc, #92]	@ (8001008 <main+0x80>)
 8000fac:	21fe      	movs	r1, #254	@ 0xfe
 8000fae:	4815      	ldr	r0, [pc, #84]	@ (8001004 <main+0x7c>)
 8000fb0:	f004 f90b 	bl	80051ca <read_register>
  read_register(&max30102, MAX30102_PARTID , &max30102.part_id); // read part id to verify.
 8000fb4:	4a15      	ldr	r2, [pc, #84]	@ (800100c <main+0x84>)
 8000fb6:	21ff      	movs	r1, #255	@ 0xff
 8000fb8:	4812      	ldr	r0, [pc, #72]	@ (8001004 <main+0x7c>)
 8000fba:	f004 f906 	bl	80051ca <read_register>

  max30102_enableDIETEMPRDY(&max30102);
 8000fbe:	4811      	ldr	r0, [pc, #68]	@ (8001004 <main+0x7c>)
 8000fc0:	f004 f976 	bl	80052b0 <max30102_enableDIETEMPRDY>
  HAL_Delay(1);
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	f000 fbed 	bl	80017a4 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	 float temp = max30102_readtemp(&max30102);
 8000fca:	480e      	ldr	r0, [pc, #56]	@ (8001004 <main+0x7c>)
 8000fcc:	f004 f97e 	bl	80052cc <max30102_readtemp>
 8000fd0:	ed87 0a01 	vstr	s0, [r7, #4]
	 log_console.msg_len = sprintf((char *)log_console.msg,"Temperature: %0.2f C \r\n", temp);
 8000fd4:	6878      	ldr	r0, [r7, #4]
 8000fd6:	f7ff fadf 	bl	8000598 <__aeabi_f2d>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	460b      	mov	r3, r1
 8000fde:	490c      	ldr	r1, [pc, #48]	@ (8001010 <main+0x88>)
 8000fe0:	480c      	ldr	r0, [pc, #48]	@ (8001014 <main+0x8c>)
 8000fe2:	f004 fe27 	bl	8005c34 <siprintf>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	b29a      	uxth	r2, r3
 8000fea:	4b04      	ldr	r3, [pc, #16]	@ (8000ffc <main+0x74>)
 8000fec:	809a      	strh	r2, [r3, #4]
	 erlog_write(&log_console);
 8000fee:	4803      	ldr	r0, [pc, #12]	@ (8000ffc <main+0x74>)
 8000ff0:	f004 f86d 	bl	80050ce <erlog_write>
  {
 8000ff4:	bf00      	nop
 8000ff6:	e7e8      	b.n	8000fca <main+0x42>
 8000ff8:	200001f0 	.word	0x200001f0
 8000ffc:	200002cc 	.word	0x200002cc
 8001000:	20000278 	.word	0x20000278
 8001004:	200003d4 	.word	0x200003d4
 8001008:	200004da 	.word	0x200004da
 800100c:	200004d9 	.word	0x200004d9
 8001010:	08008030 	.word	0x08008030
 8001014:	200002d2 	.word	0x200002d2

08001018 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b094      	sub	sp, #80	@ 0x50
 800101c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800101e:	f107 0320 	add.w	r3, r7, #32
 8001022:	2230      	movs	r2, #48	@ 0x30
 8001024:	2100      	movs	r1, #0
 8001026:	4618      	mov	r0, r3
 8001028:	f004 fee6 	bl	8005df8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800102c:	f107 030c 	add.w	r3, r7, #12
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]
 800103a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800103c:	f002 faca 	bl	80035d4 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001040:	4b22      	ldr	r3, [pc, #136]	@ (80010cc <SystemClock_Config+0xb4>)
 8001042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001044:	4a21      	ldr	r2, [pc, #132]	@ (80010cc <SystemClock_Config+0xb4>)
 8001046:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800104a:	6413      	str	r3, [r2, #64]	@ 0x40
 800104c:	4b1f      	ldr	r3, [pc, #124]	@ (80010cc <SystemClock_Config+0xb4>)
 800104e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001050:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001054:	60bb      	str	r3, [r7, #8]
 8001056:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001058:	4b1d      	ldr	r3, [pc, #116]	@ (80010d0 <SystemClock_Config+0xb8>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001060:	4a1b      	ldr	r2, [pc, #108]	@ (80010d0 <SystemClock_Config+0xb8>)
 8001062:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001066:	6013      	str	r3, [r2, #0]
 8001068:	4b19      	ldr	r3, [pc, #100]	@ (80010d0 <SystemClock_Config+0xb8>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001070:	607b      	str	r3, [r7, #4]
 8001072:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001074:	2302      	movs	r3, #2
 8001076:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001078:	2301      	movs	r3, #1
 800107a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800107c:	2310      	movs	r3, #16
 800107e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001080:	2300      	movs	r3, #0
 8001082:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001084:	f107 0320 	add.w	r3, r7, #32
 8001088:	4618      	mov	r0, r3
 800108a:	f002 fab3 	bl	80035f4 <HAL_RCC_OscConfig>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001094:	f000 f8ec 	bl	8001270 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001098:	230f      	movs	r3, #15
 800109a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800109c:	2300      	movs	r3, #0
 800109e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010a0:	2300      	movs	r3, #0
 80010a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010a4:	2300      	movs	r3, #0
 80010a6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010a8:	2300      	movs	r3, #0
 80010aa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010ac:	f107 030c 	add.w	r3, r7, #12
 80010b0:	2100      	movs	r1, #0
 80010b2:	4618      	mov	r0, r3
 80010b4:	f002 fd42 	bl	8003b3c <HAL_RCC_ClockConfig>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80010be:	f000 f8d7 	bl	8001270 <Error_Handler>
  }
}
 80010c2:	bf00      	nop
 80010c4:	3750      	adds	r7, #80	@ 0x50
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	40023800 	.word	0x40023800
 80010d0:	40007000 	.word	0x40007000

080010d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08c      	sub	sp, #48	@ 0x30
 80010d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010da:	f107 031c 	add.w	r3, r7, #28
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	605a      	str	r2, [r3, #4]
 80010e4:	609a      	str	r2, [r3, #8]
 80010e6:	60da      	str	r2, [r3, #12]
 80010e8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ea:	4b5c      	ldr	r3, [pc, #368]	@ (800125c <MX_GPIO_Init+0x188>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ee:	4a5b      	ldr	r2, [pc, #364]	@ (800125c <MX_GPIO_Init+0x188>)
 80010f0:	f043 0304 	orr.w	r3, r3, #4
 80010f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010f6:	4b59      	ldr	r3, [pc, #356]	@ (800125c <MX_GPIO_Init+0x188>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fa:	f003 0304 	and.w	r3, r3, #4
 80010fe:	61bb      	str	r3, [r7, #24]
 8001100:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001102:	4b56      	ldr	r3, [pc, #344]	@ (800125c <MX_GPIO_Init+0x188>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001106:	4a55      	ldr	r2, [pc, #340]	@ (800125c <MX_GPIO_Init+0x188>)
 8001108:	f043 0320 	orr.w	r3, r3, #32
 800110c:	6313      	str	r3, [r2, #48]	@ 0x30
 800110e:	4b53      	ldr	r3, [pc, #332]	@ (800125c <MX_GPIO_Init+0x188>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001112:	f003 0320 	and.w	r3, r3, #32
 8001116:	617b      	str	r3, [r7, #20]
 8001118:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800111a:	4b50      	ldr	r3, [pc, #320]	@ (800125c <MX_GPIO_Init+0x188>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111e:	4a4f      	ldr	r2, [pc, #316]	@ (800125c <MX_GPIO_Init+0x188>)
 8001120:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001124:	6313      	str	r3, [r2, #48]	@ 0x30
 8001126:	4b4d      	ldr	r3, [pc, #308]	@ (800125c <MX_GPIO_Init+0x188>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800112e:	613b      	str	r3, [r7, #16]
 8001130:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001132:	4b4a      	ldr	r3, [pc, #296]	@ (800125c <MX_GPIO_Init+0x188>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001136:	4a49      	ldr	r2, [pc, #292]	@ (800125c <MX_GPIO_Init+0x188>)
 8001138:	f043 0302 	orr.w	r3, r3, #2
 800113c:	6313      	str	r3, [r2, #48]	@ 0x30
 800113e:	4b47      	ldr	r3, [pc, #284]	@ (800125c <MX_GPIO_Init+0x188>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001142:	f003 0302 	and.w	r3, r3, #2
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800114a:	4b44      	ldr	r3, [pc, #272]	@ (800125c <MX_GPIO_Init+0x188>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114e:	4a43      	ldr	r2, [pc, #268]	@ (800125c <MX_GPIO_Init+0x188>)
 8001150:	f043 0308 	orr.w	r3, r3, #8
 8001154:	6313      	str	r3, [r2, #48]	@ 0x30
 8001156:	4b41      	ldr	r3, [pc, #260]	@ (800125c <MX_GPIO_Init+0x188>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115a:	f003 0308 	and.w	r3, r3, #8
 800115e:	60bb      	str	r3, [r7, #8]
 8001160:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001162:	4b3e      	ldr	r3, [pc, #248]	@ (800125c <MX_GPIO_Init+0x188>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001166:	4a3d      	ldr	r2, [pc, #244]	@ (800125c <MX_GPIO_Init+0x188>)
 8001168:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800116c:	6313      	str	r3, [r2, #48]	@ 0x30
 800116e:	4b3b      	ldr	r3, [pc, #236]	@ (800125c <MX_GPIO_Init+0x188>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001172:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001176:	607b      	str	r3, [r7, #4]
 8001178:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800117a:	4b38      	ldr	r3, [pc, #224]	@ (800125c <MX_GPIO_Init+0x188>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117e:	4a37      	ldr	r2, [pc, #220]	@ (800125c <MX_GPIO_Init+0x188>)
 8001180:	f043 0301 	orr.w	r3, r3, #1
 8001184:	6313      	str	r3, [r2, #48]	@ 0x30
 8001186:	4b35      	ldr	r3, [pc, #212]	@ (800125c <MX_GPIO_Init+0x188>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118a:	f003 0301 	and.w	r3, r3, #1
 800118e:	603b      	str	r3, [r7, #0]
 8001190:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001192:	2200      	movs	r2, #0
 8001194:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001198:	4831      	ldr	r0, [pc, #196]	@ (8001260 <MX_GPIO_Init+0x18c>)
 800119a:	f000 fe05 	bl	8001da8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800119e:	2200      	movs	r2, #0
 80011a0:	2140      	movs	r1, #64	@ 0x40
 80011a2:	4830      	ldr	r0, [pc, #192]	@ (8001264 <MX_GPIO_Init+0x190>)
 80011a4:	f000 fe00 	bl	8001da8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80011a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011ae:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b4:	2300      	movs	r3, #0
 80011b6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80011b8:	f107 031c 	add.w	r3, r7, #28
 80011bc:	4619      	mov	r1, r3
 80011be:	482a      	ldr	r0, [pc, #168]	@ (8001268 <MX_GPIO_Init+0x194>)
 80011c0:	f000 fc56 	bl	8001a70 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80011c4:	f244 0381 	movw	r3, #16513	@ 0x4081
 80011c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ca:	2301      	movs	r3, #1
 80011cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ce:	2300      	movs	r3, #0
 80011d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d2:	2300      	movs	r3, #0
 80011d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011d6:	f107 031c 	add.w	r3, r7, #28
 80011da:	4619      	mov	r1, r3
 80011dc:	4820      	ldr	r0, [pc, #128]	@ (8001260 <MX_GPIO_Init+0x18c>)
 80011de:	f000 fc47 	bl	8001a70 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80011e2:	2340      	movs	r3, #64	@ 0x40
 80011e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e6:	2301      	movs	r3, #1
 80011e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ea:	2300      	movs	r3, #0
 80011ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ee:	2300      	movs	r3, #0
 80011f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80011f2:	f107 031c 	add.w	r3, r7, #28
 80011f6:	4619      	mov	r1, r3
 80011f8:	481a      	ldr	r0, [pc, #104]	@ (8001264 <MX_GPIO_Init+0x190>)
 80011fa:	f000 fc39 	bl	8001a70 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80011fe:	2380      	movs	r3, #128	@ 0x80
 8001200:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001202:	2300      	movs	r3, #0
 8001204:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001206:	2300      	movs	r3, #0
 8001208:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800120a:	f107 031c 	add.w	r3, r7, #28
 800120e:	4619      	mov	r1, r3
 8001210:	4814      	ldr	r0, [pc, #80]	@ (8001264 <MX_GPIO_Init+0x190>)
 8001212:	f000 fc2d 	bl	8001a70 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001216:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800121a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800121c:	2302      	movs	r3, #2
 800121e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001220:	2300      	movs	r3, #0
 8001222:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001224:	2303      	movs	r3, #3
 8001226:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001228:	230a      	movs	r3, #10
 800122a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800122c:	f107 031c 	add.w	r3, r7, #28
 8001230:	4619      	mov	r1, r3
 8001232:	480e      	ldr	r0, [pc, #56]	@ (800126c <MX_GPIO_Init+0x198>)
 8001234:	f000 fc1c 	bl	8001a70 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001238:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800123c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800123e:	2300      	movs	r3, #0
 8001240:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001242:	2300      	movs	r3, #0
 8001244:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001246:	f107 031c 	add.w	r3, r7, #28
 800124a:	4619      	mov	r1, r3
 800124c:	4807      	ldr	r0, [pc, #28]	@ (800126c <MX_GPIO_Init+0x198>)
 800124e:	f000 fc0f 	bl	8001a70 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001252:	bf00      	nop
 8001254:	3730      	adds	r7, #48	@ 0x30
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	40023800 	.word	0x40023800
 8001260:	40020400 	.word	0x40020400
 8001264:	40021800 	.word	0x40021800
 8001268:	40020800 	.word	0x40020800
 800126c:	40020000 	.word	0x40020000

08001270 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001274:	b672      	cpsid	i
}
 8001276:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001278:	bf00      	nop
 800127a:	e7fd      	b.n	8001278 <Error_Handler+0x8>

0800127c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001282:	4b0f      	ldr	r3, [pc, #60]	@ (80012c0 <HAL_MspInit+0x44>)
 8001284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001286:	4a0e      	ldr	r2, [pc, #56]	@ (80012c0 <HAL_MspInit+0x44>)
 8001288:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800128c:	6413      	str	r3, [r2, #64]	@ 0x40
 800128e:	4b0c      	ldr	r3, [pc, #48]	@ (80012c0 <HAL_MspInit+0x44>)
 8001290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001292:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001296:	607b      	str	r3, [r7, #4]
 8001298:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800129a:	4b09      	ldr	r3, [pc, #36]	@ (80012c0 <HAL_MspInit+0x44>)
 800129c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800129e:	4a08      	ldr	r2, [pc, #32]	@ (80012c0 <HAL_MspInit+0x44>)
 80012a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80012a6:	4b06      	ldr	r3, [pc, #24]	@ (80012c0 <HAL_MspInit+0x44>)
 80012a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012ae:	603b      	str	r3, [r7, #0]
 80012b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012b2:	bf00      	nop
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	40023800 	.word	0x40023800

080012c4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b0aa      	sub	sp, #168	@ 0xa8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012cc:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
 80012d4:	605a      	str	r2, [r3, #4]
 80012d6:	609a      	str	r2, [r3, #8]
 80012d8:	60da      	str	r2, [r3, #12]
 80012da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012dc:	f107 0314 	add.w	r3, r7, #20
 80012e0:	2280      	movs	r2, #128	@ 0x80
 80012e2:	2100      	movs	r1, #0
 80012e4:	4618      	mov	r0, r3
 80012e6:	f004 fd87 	bl	8005df8 <memset>
  if(hi2c->Instance==I2C2)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4a29      	ldr	r2, [pc, #164]	@ (8001394 <HAL_I2C_MspInit+0xd0>)
 80012f0:	4293      	cmp	r3, r2
 80012f2:	d14b      	bne.n	800138c <HAL_I2C_MspInit+0xc8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80012f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80012f8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80012fa:	2300      	movs	r3, #0
 80012fc:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012fe:	f107 0314 	add.w	r3, r7, #20
 8001302:	4618      	mov	r0, r3
 8001304:	f002 fe40 	bl	8003f88 <HAL_RCCEx_PeriphCLKConfig>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800130e:	f7ff ffaf 	bl	8001270 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001312:	4b21      	ldr	r3, [pc, #132]	@ (8001398 <HAL_I2C_MspInit+0xd4>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001316:	4a20      	ldr	r2, [pc, #128]	@ (8001398 <HAL_I2C_MspInit+0xd4>)
 8001318:	f043 0320 	orr.w	r3, r3, #32
 800131c:	6313      	str	r3, [r2, #48]	@ 0x30
 800131e:	4b1e      	ldr	r3, [pc, #120]	@ (8001398 <HAL_I2C_MspInit+0xd4>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001322:	f003 0320 	and.w	r3, r3, #32
 8001326:	613b      	str	r3, [r7, #16]
 8001328:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800132a:	2303      	movs	r3, #3
 800132c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001330:	2312      	movs	r3, #18
 8001332:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800133c:	2303      	movs	r3, #3
 800133e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001342:	2304      	movs	r3, #4
 8001344:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001348:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800134c:	4619      	mov	r1, r3
 800134e:	4813      	ldr	r0, [pc, #76]	@ (800139c <HAL_I2C_MspInit+0xd8>)
 8001350:	f000 fb8e 	bl	8001a70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001354:	4b10      	ldr	r3, [pc, #64]	@ (8001398 <HAL_I2C_MspInit+0xd4>)
 8001356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001358:	4a0f      	ldr	r2, [pc, #60]	@ (8001398 <HAL_I2C_MspInit+0xd4>)
 800135a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800135e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001360:	4b0d      	ldr	r3, [pc, #52]	@ (8001398 <HAL_I2C_MspInit+0xd4>)
 8001362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001364:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001368:	60fb      	str	r3, [r7, #12]
 800136a:	68fb      	ldr	r3, [r7, #12]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 800136c:	2200      	movs	r2, #0
 800136e:	2100      	movs	r1, #0
 8001370:	2021      	movs	r0, #33	@ 0x21
 8001372:	f000 fb16 	bl	80019a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8001376:	2021      	movs	r0, #33	@ 0x21
 8001378:	f000 fb2f 	bl	80019da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 800137c:	2200      	movs	r2, #0
 800137e:	2100      	movs	r1, #0
 8001380:	2022      	movs	r0, #34	@ 0x22
 8001382:	f000 fb0e 	bl	80019a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8001386:	2022      	movs	r0, #34	@ 0x22
 8001388:	f000 fb27 	bl	80019da <HAL_NVIC_EnableIRQ>

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 800138c:	bf00      	nop
 800138e:	37a8      	adds	r7, #168	@ 0xa8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	40005800 	.word	0x40005800
 8001398:	40023800 	.word	0x40023800
 800139c:	40021400 	.word	0x40021400

080013a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b0aa      	sub	sp, #168	@ 0xa8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80013ac:	2200      	movs	r2, #0
 80013ae:	601a      	str	r2, [r3, #0]
 80013b0:	605a      	str	r2, [r3, #4]
 80013b2:	609a      	str	r2, [r3, #8]
 80013b4:	60da      	str	r2, [r3, #12]
 80013b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013b8:	f107 0314 	add.w	r3, r7, #20
 80013bc:	2280      	movs	r2, #128	@ 0x80
 80013be:	2100      	movs	r1, #0
 80013c0:	4618      	mov	r0, r3
 80013c2:	f004 fd19 	bl	8005df8 <memset>
  if(huart->Instance==USART3)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a22      	ldr	r2, [pc, #136]	@ (8001454 <HAL_UART_MspInit+0xb4>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d13c      	bne.n	800144a <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80013d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013d4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80013d6:	2300      	movs	r3, #0
 80013d8:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013da:	f107 0314 	add.w	r3, r7, #20
 80013de:	4618      	mov	r0, r3
 80013e0:	f002 fdd2 	bl	8003f88 <HAL_RCCEx_PeriphCLKConfig>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80013ea:	f7ff ff41 	bl	8001270 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80013ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001458 <HAL_UART_MspInit+0xb8>)
 80013f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013f2:	4a19      	ldr	r2, [pc, #100]	@ (8001458 <HAL_UART_MspInit+0xb8>)
 80013f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80013fa:	4b17      	ldr	r3, [pc, #92]	@ (8001458 <HAL_UART_MspInit+0xb8>)
 80013fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001402:	613b      	str	r3, [r7, #16]
 8001404:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001406:	4b14      	ldr	r3, [pc, #80]	@ (8001458 <HAL_UART_MspInit+0xb8>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140a:	4a13      	ldr	r2, [pc, #76]	@ (8001458 <HAL_UART_MspInit+0xb8>)
 800140c:	f043 0308 	orr.w	r3, r3, #8
 8001410:	6313      	str	r3, [r2, #48]	@ 0x30
 8001412:	4b11      	ldr	r3, [pc, #68]	@ (8001458 <HAL_UART_MspInit+0xb8>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001416:	f003 0308 	and.w	r3, r3, #8
 800141a:	60fb      	str	r3, [r7, #12]
 800141c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800141e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001422:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001426:	2302      	movs	r3, #2
 8001428:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142c:	2300      	movs	r3, #0
 800142e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001432:	2303      	movs	r3, #3
 8001434:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001438:	2307      	movs	r3, #7
 800143a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800143e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001442:	4619      	mov	r1, r3
 8001444:	4805      	ldr	r0, [pc, #20]	@ (800145c <HAL_UART_MspInit+0xbc>)
 8001446:	f000 fb13 	bl	8001a70 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 800144a:	bf00      	nop
 800144c:	37a8      	adds	r7, #168	@ 0xa8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	40004800 	.word	0x40004800
 8001458:	40023800 	.word	0x40023800
 800145c:	40020c00 	.word	0x40020c00

08001460 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001464:	bf00      	nop
 8001466:	e7fd      	b.n	8001464 <NMI_Handler+0x4>

08001468 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800146c:	bf00      	nop
 800146e:	e7fd      	b.n	800146c <HardFault_Handler+0x4>

08001470 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001474:	bf00      	nop
 8001476:	e7fd      	b.n	8001474 <MemManage_Handler+0x4>

08001478 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800147c:	bf00      	nop
 800147e:	e7fd      	b.n	800147c <BusFault_Handler+0x4>

08001480 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001484:	bf00      	nop
 8001486:	e7fd      	b.n	8001484 <UsageFault_Handler+0x4>

08001488 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800148c:	bf00      	nop
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr

08001496 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001496:	b480      	push	{r7}
 8001498:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800149a:	bf00      	nop
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014a8:	bf00      	nop
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr

080014b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014b2:	b580      	push	{r7, lr}
 80014b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014b6:	f000 f955 	bl	8001764 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
	...

080014c0 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80014c4:	4802      	ldr	r0, [pc, #8]	@ (80014d0 <I2C2_EV_IRQHandler+0x10>)
 80014c6:	f000 ff53 	bl	8002370 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 80014ca:	bf00      	nop
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	20000278 	.word	0x20000278

080014d4 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 80014d8:	4802      	ldr	r0, [pc, #8]	@ (80014e4 <I2C2_ER_IRQHandler+0x10>)
 80014da:	f000 ff63 	bl	80023a4 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	20000278 	.word	0x20000278

080014e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  return 1;
 80014ec:	2301      	movs	r3, #1
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr

080014f8 <_kill>:

int _kill(int pid, int sig)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001502:	f004 fc85 	bl	8005e10 <__errno>
 8001506:	4603      	mov	r3, r0
 8001508:	2216      	movs	r2, #22
 800150a:	601a      	str	r2, [r3, #0]
  return -1;
 800150c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001510:	4618      	mov	r0, r3
 8001512:	3708      	adds	r7, #8
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}

08001518 <_exit>:

void _exit (int status)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001520:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f7ff ffe7 	bl	80014f8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800152a:	bf00      	nop
 800152c:	e7fd      	b.n	800152a <_exit+0x12>

0800152e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	b086      	sub	sp, #24
 8001532:	af00      	add	r7, sp, #0
 8001534:	60f8      	str	r0, [r7, #12]
 8001536:	60b9      	str	r1, [r7, #8]
 8001538:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800153a:	2300      	movs	r3, #0
 800153c:	617b      	str	r3, [r7, #20]
 800153e:	e00a      	b.n	8001556 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001540:	f3af 8000 	nop.w
 8001544:	4601      	mov	r1, r0
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	1c5a      	adds	r2, r3, #1
 800154a:	60ba      	str	r2, [r7, #8]
 800154c:	b2ca      	uxtb	r2, r1
 800154e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	3301      	adds	r3, #1
 8001554:	617b      	str	r3, [r7, #20]
 8001556:	697a      	ldr	r2, [r7, #20]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	429a      	cmp	r2, r3
 800155c:	dbf0      	blt.n	8001540 <_read+0x12>
  }

  return len;
 800155e:	687b      	ldr	r3, [r7, #4]
}
 8001560:	4618      	mov	r0, r3
 8001562:	3718      	adds	r7, #24
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}

08001568 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b086      	sub	sp, #24
 800156c:	af00      	add	r7, sp, #0
 800156e:	60f8      	str	r0, [r7, #12]
 8001570:	60b9      	str	r1, [r7, #8]
 8001572:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001574:	2300      	movs	r3, #0
 8001576:	617b      	str	r3, [r7, #20]
 8001578:	e009      	b.n	800158e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	1c5a      	adds	r2, r3, #1
 800157e:	60ba      	str	r2, [r7, #8]
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	4618      	mov	r0, r3
 8001584:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	3301      	adds	r3, #1
 800158c:	617b      	str	r3, [r7, #20]
 800158e:	697a      	ldr	r2, [r7, #20]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	429a      	cmp	r2, r3
 8001594:	dbf1      	blt.n	800157a <_write+0x12>
  }
  return len;
 8001596:	687b      	ldr	r3, [r7, #4]
}
 8001598:	4618      	mov	r0, r3
 800159a:	3718      	adds	r7, #24
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}

080015a0 <_close>:

int _close(int file)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	370c      	adds	r7, #12
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015c8:	605a      	str	r2, [r3, #4]
  return 0;
 80015ca:	2300      	movs	r3, #0
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr

080015d8 <_isatty>:

int _isatty(int file)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015e0:	2301      	movs	r3, #1
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	370c      	adds	r7, #12
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr

080015ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015ee:	b480      	push	{r7}
 80015f0:	b085      	sub	sp, #20
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	60f8      	str	r0, [r7, #12]
 80015f6:	60b9      	str	r1, [r7, #8]
 80015f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015fa:	2300      	movs	r3, #0
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3714      	adds	r7, #20
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr

08001608 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b086      	sub	sp, #24
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001610:	4a14      	ldr	r2, [pc, #80]	@ (8001664 <_sbrk+0x5c>)
 8001612:	4b15      	ldr	r3, [pc, #84]	@ (8001668 <_sbrk+0x60>)
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800161c:	4b13      	ldr	r3, [pc, #76]	@ (800166c <_sbrk+0x64>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d102      	bne.n	800162a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001624:	4b11      	ldr	r3, [pc, #68]	@ (800166c <_sbrk+0x64>)
 8001626:	4a12      	ldr	r2, [pc, #72]	@ (8001670 <_sbrk+0x68>)
 8001628:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800162a:	4b10      	ldr	r3, [pc, #64]	@ (800166c <_sbrk+0x64>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	4413      	add	r3, r2
 8001632:	693a      	ldr	r2, [r7, #16]
 8001634:	429a      	cmp	r2, r3
 8001636:	d207      	bcs.n	8001648 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001638:	f004 fbea 	bl	8005e10 <__errno>
 800163c:	4603      	mov	r3, r0
 800163e:	220c      	movs	r2, #12
 8001640:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001642:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001646:	e009      	b.n	800165c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001648:	4b08      	ldr	r3, [pc, #32]	@ (800166c <_sbrk+0x64>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800164e:	4b07      	ldr	r3, [pc, #28]	@ (800166c <_sbrk+0x64>)
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4413      	add	r3, r2
 8001656:	4a05      	ldr	r2, [pc, #20]	@ (800166c <_sbrk+0x64>)
 8001658:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800165a:	68fb      	ldr	r3, [r7, #12]
}
 800165c:	4618      	mov	r0, r3
 800165e:	3718      	adds	r7, #24
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20040000 	.word	0x20040000
 8001668:	00000400 	.word	0x00000400
 800166c:	200004dc 	.word	0x200004dc
 8001670:	20000630 	.word	0x20000630

08001674 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001678:	4b06      	ldr	r3, [pc, #24]	@ (8001694 <SystemInit+0x20>)
 800167a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800167e:	4a05      	ldr	r2, [pc, #20]	@ (8001694 <SystemInit+0x20>)
 8001680:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001684:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001688:	bf00      	nop
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	e000ed00 	.word	0xe000ed00

08001698 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001698:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016d0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 800169c:	f7ff ffea 	bl	8001674 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016a0:	480c      	ldr	r0, [pc, #48]	@ (80016d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016a2:	490d      	ldr	r1, [pc, #52]	@ (80016d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016a4:	4a0d      	ldr	r2, [pc, #52]	@ (80016dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016a8:	e002      	b.n	80016b0 <LoopCopyDataInit>

080016aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016ae:	3304      	adds	r3, #4

080016b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016b4:	d3f9      	bcc.n	80016aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016b6:	4a0a      	ldr	r2, [pc, #40]	@ (80016e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016b8:	4c0a      	ldr	r4, [pc, #40]	@ (80016e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016bc:	e001      	b.n	80016c2 <LoopFillZerobss>

080016be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016c0:	3204      	adds	r2, #4

080016c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016c4:	d3fb      	bcc.n	80016be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016c6:	f004 fba9 	bl	8005e1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016ca:	f7ff fc5d 	bl	8000f88 <main>
  bx  lr    
 80016ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80016d0:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80016d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016d8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80016dc:	080083e0 	.word	0x080083e0
  ldr r2, =_sbss
 80016e0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80016e4:	20000630 	.word	0x20000630

080016e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016e8:	e7fe      	b.n	80016e8 <ADC_IRQHandler>

080016ea <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016ee:	2003      	movs	r0, #3
 80016f0:	f000 f94c 	bl	800198c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016f4:	2000      	movs	r0, #0
 80016f6:	f000 f805 	bl	8001704 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016fa:	f7ff fdbf 	bl	800127c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016fe:	2300      	movs	r3, #0
}
 8001700:	4618      	mov	r0, r3
 8001702:	bd80      	pop	{r7, pc}

08001704 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800170c:	4b12      	ldr	r3, [pc, #72]	@ (8001758 <HAL_InitTick+0x54>)
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	4b12      	ldr	r3, [pc, #72]	@ (800175c <HAL_InitTick+0x58>)
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	4619      	mov	r1, r3
 8001716:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800171a:	fbb3 f3f1 	udiv	r3, r3, r1
 800171e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001722:	4618      	mov	r0, r3
 8001724:	f000 f967 	bl	80019f6 <HAL_SYSTICK_Config>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e00e      	b.n	8001750 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2b0f      	cmp	r3, #15
 8001736:	d80a      	bhi.n	800174e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001738:	2200      	movs	r2, #0
 800173a:	6879      	ldr	r1, [r7, #4]
 800173c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001740:	f000 f92f 	bl	80019a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001744:	4a06      	ldr	r2, [pc, #24]	@ (8001760 <HAL_InitTick+0x5c>)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800174a:	2300      	movs	r3, #0
 800174c:	e000      	b.n	8001750 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
}
 8001750:	4618      	mov	r0, r3
 8001752:	3708      	adds	r7, #8
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	20000000 	.word	0x20000000
 800175c:	20000008 	.word	0x20000008
 8001760:	20000004 	.word	0x20000004

08001764 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001768:	4b06      	ldr	r3, [pc, #24]	@ (8001784 <HAL_IncTick+0x20>)
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	461a      	mov	r2, r3
 800176e:	4b06      	ldr	r3, [pc, #24]	@ (8001788 <HAL_IncTick+0x24>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4413      	add	r3, r2
 8001774:	4a04      	ldr	r2, [pc, #16]	@ (8001788 <HAL_IncTick+0x24>)
 8001776:	6013      	str	r3, [r2, #0]
}
 8001778:	bf00      	nop
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	20000008 	.word	0x20000008
 8001788:	200004e0 	.word	0x200004e0

0800178c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  return uwTick;
 8001790:	4b03      	ldr	r3, [pc, #12]	@ (80017a0 <HAL_GetTick+0x14>)
 8001792:	681b      	ldr	r3, [r3, #0]
}
 8001794:	4618      	mov	r0, r3
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr
 800179e:	bf00      	nop
 80017a0:	200004e0 	.word	0x200004e0

080017a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017ac:	f7ff ffee 	bl	800178c <HAL_GetTick>
 80017b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80017bc:	d005      	beq.n	80017ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017be:	4b0a      	ldr	r3, [pc, #40]	@ (80017e8 <HAL_Delay+0x44>)
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	461a      	mov	r2, r3
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	4413      	add	r3, r2
 80017c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017ca:	bf00      	nop
 80017cc:	f7ff ffde 	bl	800178c <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	68bb      	ldr	r3, [r7, #8]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	68fa      	ldr	r2, [r7, #12]
 80017d8:	429a      	cmp	r2, r3
 80017da:	d8f7      	bhi.n	80017cc <HAL_Delay+0x28>
  {
  }
}
 80017dc:	bf00      	nop
 80017de:	bf00      	nop
 80017e0:	3710      	adds	r7, #16
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	20000008 	.word	0x20000008

080017ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b085      	sub	sp, #20
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	f003 0307 	and.w	r3, r3, #7
 80017fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017fc:	4b0b      	ldr	r3, [pc, #44]	@ (800182c <__NVIC_SetPriorityGrouping+0x40>)
 80017fe:	68db      	ldr	r3, [r3, #12]
 8001800:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001802:	68ba      	ldr	r2, [r7, #8]
 8001804:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001808:	4013      	ands	r3, r2
 800180a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001814:	4b06      	ldr	r3, [pc, #24]	@ (8001830 <__NVIC_SetPriorityGrouping+0x44>)
 8001816:	4313      	orrs	r3, r2
 8001818:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800181a:	4a04      	ldr	r2, [pc, #16]	@ (800182c <__NVIC_SetPriorityGrouping+0x40>)
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	60d3      	str	r3, [r2, #12]
}
 8001820:	bf00      	nop
 8001822:	3714      	adds	r7, #20
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr
 800182c:	e000ed00 	.word	0xe000ed00
 8001830:	05fa0000 	.word	0x05fa0000

08001834 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001838:	4b04      	ldr	r3, [pc, #16]	@ (800184c <__NVIC_GetPriorityGrouping+0x18>)
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	0a1b      	lsrs	r3, r3, #8
 800183e:	f003 0307 	and.w	r3, r3, #7
}
 8001842:	4618      	mov	r0, r3
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr
 800184c:	e000ed00 	.word	0xe000ed00

08001850 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
 8001856:	4603      	mov	r3, r0
 8001858:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800185a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800185e:	2b00      	cmp	r3, #0
 8001860:	db0b      	blt.n	800187a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001862:	79fb      	ldrb	r3, [r7, #7]
 8001864:	f003 021f 	and.w	r2, r3, #31
 8001868:	4907      	ldr	r1, [pc, #28]	@ (8001888 <__NVIC_EnableIRQ+0x38>)
 800186a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800186e:	095b      	lsrs	r3, r3, #5
 8001870:	2001      	movs	r0, #1
 8001872:	fa00 f202 	lsl.w	r2, r0, r2
 8001876:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800187a:	bf00      	nop
 800187c:	370c      	adds	r7, #12
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	e000e100 	.word	0xe000e100

0800188c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	4603      	mov	r3, r0
 8001894:	6039      	str	r1, [r7, #0]
 8001896:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001898:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800189c:	2b00      	cmp	r3, #0
 800189e:	db0a      	blt.n	80018b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	b2da      	uxtb	r2, r3
 80018a4:	490c      	ldr	r1, [pc, #48]	@ (80018d8 <__NVIC_SetPriority+0x4c>)
 80018a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018aa:	0112      	lsls	r2, r2, #4
 80018ac:	b2d2      	uxtb	r2, r2
 80018ae:	440b      	add	r3, r1
 80018b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018b4:	e00a      	b.n	80018cc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	b2da      	uxtb	r2, r3
 80018ba:	4908      	ldr	r1, [pc, #32]	@ (80018dc <__NVIC_SetPriority+0x50>)
 80018bc:	79fb      	ldrb	r3, [r7, #7]
 80018be:	f003 030f 	and.w	r3, r3, #15
 80018c2:	3b04      	subs	r3, #4
 80018c4:	0112      	lsls	r2, r2, #4
 80018c6:	b2d2      	uxtb	r2, r2
 80018c8:	440b      	add	r3, r1
 80018ca:	761a      	strb	r2, [r3, #24]
}
 80018cc:	bf00      	nop
 80018ce:	370c      	adds	r7, #12
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr
 80018d8:	e000e100 	.word	0xe000e100
 80018dc:	e000ed00 	.word	0xe000ed00

080018e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b089      	sub	sp, #36	@ 0x24
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	60f8      	str	r0, [r7, #12]
 80018e8:	60b9      	str	r1, [r7, #8]
 80018ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	f003 0307 	and.w	r3, r3, #7
 80018f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018f4:	69fb      	ldr	r3, [r7, #28]
 80018f6:	f1c3 0307 	rsb	r3, r3, #7
 80018fa:	2b04      	cmp	r3, #4
 80018fc:	bf28      	it	cs
 80018fe:	2304      	movcs	r3, #4
 8001900:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	3304      	adds	r3, #4
 8001906:	2b06      	cmp	r3, #6
 8001908:	d902      	bls.n	8001910 <NVIC_EncodePriority+0x30>
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	3b03      	subs	r3, #3
 800190e:	e000      	b.n	8001912 <NVIC_EncodePriority+0x32>
 8001910:	2300      	movs	r3, #0
 8001912:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001914:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001918:	69bb      	ldr	r3, [r7, #24]
 800191a:	fa02 f303 	lsl.w	r3, r2, r3
 800191e:	43da      	mvns	r2, r3
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	401a      	ands	r2, r3
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001928:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	fa01 f303 	lsl.w	r3, r1, r3
 8001932:	43d9      	mvns	r1, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001938:	4313      	orrs	r3, r2
         );
}
 800193a:	4618      	mov	r0, r3
 800193c:	3724      	adds	r7, #36	@ 0x24
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
	...

08001948 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	3b01      	subs	r3, #1
 8001954:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001958:	d301      	bcc.n	800195e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800195a:	2301      	movs	r3, #1
 800195c:	e00f      	b.n	800197e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800195e:	4a0a      	ldr	r2, [pc, #40]	@ (8001988 <SysTick_Config+0x40>)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	3b01      	subs	r3, #1
 8001964:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001966:	210f      	movs	r1, #15
 8001968:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800196c:	f7ff ff8e 	bl	800188c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001970:	4b05      	ldr	r3, [pc, #20]	@ (8001988 <SysTick_Config+0x40>)
 8001972:	2200      	movs	r2, #0
 8001974:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001976:	4b04      	ldr	r3, [pc, #16]	@ (8001988 <SysTick_Config+0x40>)
 8001978:	2207      	movs	r2, #7
 800197a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800197c:	2300      	movs	r3, #0
}
 800197e:	4618      	mov	r0, r3
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	e000e010 	.word	0xe000e010

0800198c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001994:	6878      	ldr	r0, [r7, #4]
 8001996:	f7ff ff29 	bl	80017ec <__NVIC_SetPriorityGrouping>
}
 800199a:	bf00      	nop
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}

080019a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019a2:	b580      	push	{r7, lr}
 80019a4:	b086      	sub	sp, #24
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	4603      	mov	r3, r0
 80019aa:	60b9      	str	r1, [r7, #8]
 80019ac:	607a      	str	r2, [r7, #4]
 80019ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80019b0:	2300      	movs	r3, #0
 80019b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019b4:	f7ff ff3e 	bl	8001834 <__NVIC_GetPriorityGrouping>
 80019b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	68b9      	ldr	r1, [r7, #8]
 80019be:	6978      	ldr	r0, [r7, #20]
 80019c0:	f7ff ff8e 	bl	80018e0 <NVIC_EncodePriority>
 80019c4:	4602      	mov	r2, r0
 80019c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019ca:	4611      	mov	r1, r2
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7ff ff5d 	bl	800188c <__NVIC_SetPriority>
}
 80019d2:	bf00      	nop
 80019d4:	3718      	adds	r7, #24
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}

080019da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019da:	b580      	push	{r7, lr}
 80019dc:	b082      	sub	sp, #8
 80019de:	af00      	add	r7, sp, #0
 80019e0:	4603      	mov	r3, r0
 80019e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7ff ff31 	bl	8001850 <__NVIC_EnableIRQ>
}
 80019ee:	bf00      	nop
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}

080019f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019f6:	b580      	push	{r7, lr}
 80019f8:	b082      	sub	sp, #8
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019fe:	6878      	ldr	r0, [r7, #4]
 8001a00:	f7ff ffa2 	bl	8001948 <SysTick_Config>
 8001a04:	4603      	mov	r3, r0
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3708      	adds	r7, #8
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}

08001a0e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a0e:	b480      	push	{r7}
 8001a10:	b083      	sub	sp, #12
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d004      	beq.n	8001a2c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2280      	movs	r2, #128	@ 0x80
 8001a26:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e00c      	b.n	8001a46 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2205      	movs	r2, #5
 8001a30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f022 0201 	bic.w	r2, r2, #1
 8001a42:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001a44:	2300      	movs	r3, #0
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr

08001a52 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001a52:	b480      	push	{r7}
 8001a54:	b083      	sub	sp, #12
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001a60:	b2db      	uxtb	r3, r3
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	370c      	adds	r7, #12
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
	...

08001a70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b089      	sub	sp, #36	@ 0x24
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001a82:	2300      	movs	r3, #0
 8001a84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001a86:	2300      	movs	r3, #0
 8001a88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	61fb      	str	r3, [r7, #28]
 8001a8e:	e169      	b.n	8001d64 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001a90:	2201      	movs	r2, #1
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	fa02 f303 	lsl.w	r3, r2, r3
 8001a98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	697a      	ldr	r2, [r7, #20]
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001aa4:	693a      	ldr	r2, [r7, #16]
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	f040 8158 	bne.w	8001d5e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	f003 0303 	and.w	r3, r3, #3
 8001ab6:	2b01      	cmp	r3, #1
 8001ab8:	d005      	beq.n	8001ac6 <HAL_GPIO_Init+0x56>
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f003 0303 	and.w	r3, r3, #3
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d130      	bne.n	8001b28 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	005b      	lsls	r3, r3, #1
 8001ad0:	2203      	movs	r2, #3
 8001ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad6:	43db      	mvns	r3, r3
 8001ad8:	69ba      	ldr	r2, [r7, #24]
 8001ada:	4013      	ands	r3, r2
 8001adc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	68da      	ldr	r2, [r3, #12]
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	005b      	lsls	r3, r3, #1
 8001ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aea:	69ba      	ldr	r2, [r7, #24]
 8001aec:	4313      	orrs	r3, r2
 8001aee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	69ba      	ldr	r2, [r7, #24]
 8001af4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001afc:	2201      	movs	r2, #1
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	fa02 f303 	lsl.w	r3, r2, r3
 8001b04:	43db      	mvns	r3, r3
 8001b06:	69ba      	ldr	r2, [r7, #24]
 8001b08:	4013      	ands	r3, r2
 8001b0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	091b      	lsrs	r3, r3, #4
 8001b12:	f003 0201 	and.w	r2, r3, #1
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1c:	69ba      	ldr	r2, [r7, #24]
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	69ba      	ldr	r2, [r7, #24]
 8001b26:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f003 0303 	and.w	r3, r3, #3
 8001b30:	2b03      	cmp	r3, #3
 8001b32:	d017      	beq.n	8001b64 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	68db      	ldr	r3, [r3, #12]
 8001b38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	005b      	lsls	r3, r3, #1
 8001b3e:	2203      	movs	r2, #3
 8001b40:	fa02 f303 	lsl.w	r3, r2, r3
 8001b44:	43db      	mvns	r3, r3
 8001b46:	69ba      	ldr	r2, [r7, #24]
 8001b48:	4013      	ands	r3, r2
 8001b4a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	689a      	ldr	r2, [r3, #8]
 8001b50:	69fb      	ldr	r3, [r7, #28]
 8001b52:	005b      	lsls	r3, r3, #1
 8001b54:	fa02 f303 	lsl.w	r3, r2, r3
 8001b58:	69ba      	ldr	r2, [r7, #24]
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	69ba      	ldr	r2, [r7, #24]
 8001b62:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	f003 0303 	and.w	r3, r3, #3
 8001b6c:	2b02      	cmp	r3, #2
 8001b6e:	d123      	bne.n	8001bb8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001b70:	69fb      	ldr	r3, [r7, #28]
 8001b72:	08da      	lsrs	r2, r3, #3
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	3208      	adds	r2, #8
 8001b78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	f003 0307 	and.w	r3, r3, #7
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	220f      	movs	r2, #15
 8001b88:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8c:	43db      	mvns	r3, r3
 8001b8e:	69ba      	ldr	r2, [r7, #24]
 8001b90:	4013      	ands	r3, r2
 8001b92:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	691a      	ldr	r2, [r3, #16]
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	f003 0307 	and.w	r3, r3, #7
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba4:	69ba      	ldr	r2, [r7, #24]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	08da      	lsrs	r2, r3, #3
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	3208      	adds	r2, #8
 8001bb2:	69b9      	ldr	r1, [r7, #24]
 8001bb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	2203      	movs	r2, #3
 8001bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc8:	43db      	mvns	r3, r3
 8001bca:	69ba      	ldr	r2, [r7, #24]
 8001bcc:	4013      	ands	r3, r2
 8001bce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f003 0203 	and.w	r2, r3, #3
 8001bd8:	69fb      	ldr	r3, [r7, #28]
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	69ba      	ldr	r2, [r7, #24]
 8001be2:	4313      	orrs	r3, r2
 8001be4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	69ba      	ldr	r2, [r7, #24]
 8001bea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	f000 80b2 	beq.w	8001d5e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bfa:	4b60      	ldr	r3, [pc, #384]	@ (8001d7c <HAL_GPIO_Init+0x30c>)
 8001bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bfe:	4a5f      	ldr	r2, [pc, #380]	@ (8001d7c <HAL_GPIO_Init+0x30c>)
 8001c00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c04:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c06:	4b5d      	ldr	r3, [pc, #372]	@ (8001d7c <HAL_GPIO_Init+0x30c>)
 8001c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c0e:	60fb      	str	r3, [r7, #12]
 8001c10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001c12:	4a5b      	ldr	r2, [pc, #364]	@ (8001d80 <HAL_GPIO_Init+0x310>)
 8001c14:	69fb      	ldr	r3, [r7, #28]
 8001c16:	089b      	lsrs	r3, r3, #2
 8001c18:	3302      	adds	r3, #2
 8001c1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001c20:	69fb      	ldr	r3, [r7, #28]
 8001c22:	f003 0303 	and.w	r3, r3, #3
 8001c26:	009b      	lsls	r3, r3, #2
 8001c28:	220f      	movs	r2, #15
 8001c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2e:	43db      	mvns	r3, r3
 8001c30:	69ba      	ldr	r2, [r7, #24]
 8001c32:	4013      	ands	r3, r2
 8001c34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4a52      	ldr	r2, [pc, #328]	@ (8001d84 <HAL_GPIO_Init+0x314>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d02b      	beq.n	8001c96 <HAL_GPIO_Init+0x226>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4a51      	ldr	r2, [pc, #324]	@ (8001d88 <HAL_GPIO_Init+0x318>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d025      	beq.n	8001c92 <HAL_GPIO_Init+0x222>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a50      	ldr	r2, [pc, #320]	@ (8001d8c <HAL_GPIO_Init+0x31c>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d01f      	beq.n	8001c8e <HAL_GPIO_Init+0x21e>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a4f      	ldr	r2, [pc, #316]	@ (8001d90 <HAL_GPIO_Init+0x320>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d019      	beq.n	8001c8a <HAL_GPIO_Init+0x21a>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a4e      	ldr	r2, [pc, #312]	@ (8001d94 <HAL_GPIO_Init+0x324>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d013      	beq.n	8001c86 <HAL_GPIO_Init+0x216>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a4d      	ldr	r2, [pc, #308]	@ (8001d98 <HAL_GPIO_Init+0x328>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d00d      	beq.n	8001c82 <HAL_GPIO_Init+0x212>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a4c      	ldr	r2, [pc, #304]	@ (8001d9c <HAL_GPIO_Init+0x32c>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d007      	beq.n	8001c7e <HAL_GPIO_Init+0x20e>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a4b      	ldr	r2, [pc, #300]	@ (8001da0 <HAL_GPIO_Init+0x330>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d101      	bne.n	8001c7a <HAL_GPIO_Init+0x20a>
 8001c76:	2307      	movs	r3, #7
 8001c78:	e00e      	b.n	8001c98 <HAL_GPIO_Init+0x228>
 8001c7a:	2308      	movs	r3, #8
 8001c7c:	e00c      	b.n	8001c98 <HAL_GPIO_Init+0x228>
 8001c7e:	2306      	movs	r3, #6
 8001c80:	e00a      	b.n	8001c98 <HAL_GPIO_Init+0x228>
 8001c82:	2305      	movs	r3, #5
 8001c84:	e008      	b.n	8001c98 <HAL_GPIO_Init+0x228>
 8001c86:	2304      	movs	r3, #4
 8001c88:	e006      	b.n	8001c98 <HAL_GPIO_Init+0x228>
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e004      	b.n	8001c98 <HAL_GPIO_Init+0x228>
 8001c8e:	2302      	movs	r3, #2
 8001c90:	e002      	b.n	8001c98 <HAL_GPIO_Init+0x228>
 8001c92:	2301      	movs	r3, #1
 8001c94:	e000      	b.n	8001c98 <HAL_GPIO_Init+0x228>
 8001c96:	2300      	movs	r3, #0
 8001c98:	69fa      	ldr	r2, [r7, #28]
 8001c9a:	f002 0203 	and.w	r2, r2, #3
 8001c9e:	0092      	lsls	r2, r2, #2
 8001ca0:	4093      	lsls	r3, r2
 8001ca2:	69ba      	ldr	r2, [r7, #24]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001ca8:	4935      	ldr	r1, [pc, #212]	@ (8001d80 <HAL_GPIO_Init+0x310>)
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	089b      	lsrs	r3, r3, #2
 8001cae:	3302      	adds	r3, #2
 8001cb0:	69ba      	ldr	r2, [r7, #24]
 8001cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cb6:	4b3b      	ldr	r3, [pc, #236]	@ (8001da4 <HAL_GPIO_Init+0x334>)
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	43db      	mvns	r3, r3
 8001cc0:	69ba      	ldr	r2, [r7, #24]
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d003      	beq.n	8001cda <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001cd2:	69ba      	ldr	r2, [r7, #24]
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001cda:	4a32      	ldr	r2, [pc, #200]	@ (8001da4 <HAL_GPIO_Init+0x334>)
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ce0:	4b30      	ldr	r3, [pc, #192]	@ (8001da4 <HAL_GPIO_Init+0x334>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	43db      	mvns	r3, r3
 8001cea:	69ba      	ldr	r2, [r7, #24]
 8001cec:	4013      	ands	r3, r2
 8001cee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d003      	beq.n	8001d04 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001cfc:	69ba      	ldr	r2, [r7, #24]
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d04:	4a27      	ldr	r2, [pc, #156]	@ (8001da4 <HAL_GPIO_Init+0x334>)
 8001d06:	69bb      	ldr	r3, [r7, #24]
 8001d08:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d0a:	4b26      	ldr	r3, [pc, #152]	@ (8001da4 <HAL_GPIO_Init+0x334>)
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	43db      	mvns	r3, r3
 8001d14:	69ba      	ldr	r2, [r7, #24]
 8001d16:	4013      	ands	r3, r2
 8001d18:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d003      	beq.n	8001d2e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001d26:	69ba      	ldr	r2, [r7, #24]
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d2e:	4a1d      	ldr	r2, [pc, #116]	@ (8001da4 <HAL_GPIO_Init+0x334>)
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d34:	4b1b      	ldr	r3, [pc, #108]	@ (8001da4 <HAL_GPIO_Init+0x334>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	43db      	mvns	r3, r3
 8001d3e:	69ba      	ldr	r2, [r7, #24]
 8001d40:	4013      	ands	r3, r2
 8001d42:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d003      	beq.n	8001d58 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001d50:	69ba      	ldr	r2, [r7, #24]
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	4313      	orrs	r3, r2
 8001d56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d58:	4a12      	ldr	r2, [pc, #72]	@ (8001da4 <HAL_GPIO_Init+0x334>)
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	3301      	adds	r3, #1
 8001d62:	61fb      	str	r3, [r7, #28]
 8001d64:	69fb      	ldr	r3, [r7, #28]
 8001d66:	2b0f      	cmp	r3, #15
 8001d68:	f67f ae92 	bls.w	8001a90 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001d6c:	bf00      	nop
 8001d6e:	bf00      	nop
 8001d70:	3724      	adds	r7, #36	@ 0x24
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	40023800 	.word	0x40023800
 8001d80:	40013800 	.word	0x40013800
 8001d84:	40020000 	.word	0x40020000
 8001d88:	40020400 	.word	0x40020400
 8001d8c:	40020800 	.word	0x40020800
 8001d90:	40020c00 	.word	0x40020c00
 8001d94:	40021000 	.word	0x40021000
 8001d98:	40021400 	.word	0x40021400
 8001d9c:	40021800 	.word	0x40021800
 8001da0:	40021c00 	.word	0x40021c00
 8001da4:	40013c00 	.word	0x40013c00

08001da8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	460b      	mov	r3, r1
 8001db2:	807b      	strh	r3, [r7, #2]
 8001db4:	4613      	mov	r3, r2
 8001db6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001db8:	787b      	ldrb	r3, [r7, #1]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d003      	beq.n	8001dc6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dbe:	887a      	ldrh	r2, [r7, #2]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001dc4:	e003      	b.n	8001dce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001dc6:	887b      	ldrh	r3, [r7, #2]
 8001dc8:	041a      	lsls	r2, r3, #16
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	619a      	str	r2, [r3, #24]
}
 8001dce:	bf00      	nop
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
	...

08001ddc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d101      	bne.n	8001dee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e08b      	b.n	8001f06 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d106      	bne.n	8001e08 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	f7ff fa5e 	bl	80012c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2224      	movs	r2, #36	@ 0x24
 8001e0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f022 0201 	bic.w	r2, r2, #1
 8001e1e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	685a      	ldr	r2, [r3, #4]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001e2c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	689a      	ldr	r2, [r3, #8]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001e3c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d107      	bne.n	8001e56 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	689a      	ldr	r2, [r3, #8]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001e52:	609a      	str	r2, [r3, #8]
 8001e54:	e006      	b.n	8001e64 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	689a      	ldr	r2, [r3, #8]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001e62:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	2b02      	cmp	r3, #2
 8001e6a:	d108      	bne.n	8001e7e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	685a      	ldr	r2, [r3, #4]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001e7a:	605a      	str	r2, [r3, #4]
 8001e7c:	e007      	b.n	8001e8e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	685a      	ldr	r2, [r3, #4]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001e8c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	6859      	ldr	r1, [r3, #4]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	4b1d      	ldr	r3, [pc, #116]	@ (8001f10 <HAL_I2C_Init+0x134>)
 8001e9a:	430b      	orrs	r3, r1
 8001e9c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	68da      	ldr	r2, [r3, #12]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001eac:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	691a      	ldr	r2, [r3, #16]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	695b      	ldr	r3, [r3, #20]
 8001eb6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	699b      	ldr	r3, [r3, #24]
 8001ebe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	430a      	orrs	r2, r1
 8001ec6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	69d9      	ldr	r1, [r3, #28]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6a1a      	ldr	r2, [r3, #32]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	430a      	orrs	r2, r1
 8001ed6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f042 0201 	orr.w	r2, r2, #1
 8001ee6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2200      	movs	r2, #0
 8001eec:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2220      	movs	r2, #32
 8001ef2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2200      	movs	r2, #0
 8001f00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	02008000 	.word	0x02008000

08001f14 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b088      	sub	sp, #32
 8001f18:	af02      	add	r7, sp, #8
 8001f1a:	60f8      	str	r0, [r7, #12]
 8001f1c:	4608      	mov	r0, r1
 8001f1e:	4611      	mov	r1, r2
 8001f20:	461a      	mov	r2, r3
 8001f22:	4603      	mov	r3, r0
 8001f24:	817b      	strh	r3, [r7, #10]
 8001f26:	460b      	mov	r3, r1
 8001f28:	813b      	strh	r3, [r7, #8]
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	2b20      	cmp	r3, #32
 8001f38:	f040 80f9 	bne.w	800212e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f3c:	6a3b      	ldr	r3, [r7, #32]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d002      	beq.n	8001f48 <HAL_I2C_Mem_Write+0x34>
 8001f42:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d105      	bne.n	8001f54 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f4e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e0ed      	b.n	8002130 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d101      	bne.n	8001f62 <HAL_I2C_Mem_Write+0x4e>
 8001f5e:	2302      	movs	r3, #2
 8001f60:	e0e6      	b.n	8002130 <HAL_I2C_Mem_Write+0x21c>
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	2201      	movs	r2, #1
 8001f66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001f6a:	f7ff fc0f 	bl	800178c <HAL_GetTick>
 8001f6e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	9300      	str	r3, [sp, #0]
 8001f74:	2319      	movs	r3, #25
 8001f76:	2201      	movs	r2, #1
 8001f78:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001f7c:	68f8      	ldr	r0, [r7, #12]
 8001f7e:	f001 f83e 	bl	8002ffe <I2C_WaitOnFlagUntilTimeout>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d001      	beq.n	8001f8c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e0d1      	b.n	8002130 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	2221      	movs	r2, #33	@ 0x21
 8001f90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	2240      	movs	r2, #64	@ 0x40
 8001f98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	6a3a      	ldr	r2, [r7, #32]
 8001fa6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001fac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001fb4:	88f8      	ldrh	r0, [r7, #6]
 8001fb6:	893a      	ldrh	r2, [r7, #8]
 8001fb8:	8979      	ldrh	r1, [r7, #10]
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	9301      	str	r3, [sp, #4]
 8001fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fc0:	9300      	str	r3, [sp, #0]
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	68f8      	ldr	r0, [r7, #12]
 8001fc6:	f000 fb81 	bl	80026cc <I2C_RequestMemoryWrite>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d005      	beq.n	8001fdc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e0a9      	b.n	8002130 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	2bff      	cmp	r3, #255	@ 0xff
 8001fe4:	d90e      	bls.n	8002004 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	22ff      	movs	r2, #255	@ 0xff
 8001fea:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ff0:	b2da      	uxtb	r2, r3
 8001ff2:	8979      	ldrh	r1, [r7, #10]
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	9300      	str	r3, [sp, #0]
 8001ff8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001ffc:	68f8      	ldr	r0, [r7, #12]
 8001ffe:	f001 f9c1 	bl	8003384 <I2C_TransferConfig>
 8002002:	e00f      	b.n	8002024 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002008:	b29a      	uxth	r2, r3
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002012:	b2da      	uxtb	r2, r3
 8002014:	8979      	ldrh	r1, [r7, #10]
 8002016:	2300      	movs	r3, #0
 8002018:	9300      	str	r3, [sp, #0]
 800201a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800201e:	68f8      	ldr	r0, [r7, #12]
 8002020:	f001 f9b0 	bl	8003384 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002024:	697a      	ldr	r2, [r7, #20]
 8002026:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002028:	68f8      	ldr	r0, [r7, #12]
 800202a:	f001 f841 	bl	80030b0 <I2C_WaitOnTXISFlagUntilTimeout>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d001      	beq.n	8002038 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e07b      	b.n	8002130 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800203c:	781a      	ldrb	r2, [r3, #0]
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002048:	1c5a      	adds	r2, r3, #1
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002052:	b29b      	uxth	r3, r3
 8002054:	3b01      	subs	r3, #1
 8002056:	b29a      	uxth	r2, r3
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002060:	3b01      	subs	r3, #1
 8002062:	b29a      	uxth	r2, r3
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800206c:	b29b      	uxth	r3, r3
 800206e:	2b00      	cmp	r3, #0
 8002070:	d034      	beq.n	80020dc <HAL_I2C_Mem_Write+0x1c8>
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002076:	2b00      	cmp	r3, #0
 8002078:	d130      	bne.n	80020dc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	9300      	str	r3, [sp, #0]
 800207e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002080:	2200      	movs	r2, #0
 8002082:	2180      	movs	r1, #128	@ 0x80
 8002084:	68f8      	ldr	r0, [r7, #12]
 8002086:	f000 ffba 	bl	8002ffe <I2C_WaitOnFlagUntilTimeout>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d001      	beq.n	8002094 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e04d      	b.n	8002130 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002098:	b29b      	uxth	r3, r3
 800209a:	2bff      	cmp	r3, #255	@ 0xff
 800209c:	d90e      	bls.n	80020bc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	22ff      	movs	r2, #255	@ 0xff
 80020a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020a8:	b2da      	uxtb	r2, r3
 80020aa:	8979      	ldrh	r1, [r7, #10]
 80020ac:	2300      	movs	r3, #0
 80020ae:	9300      	str	r3, [sp, #0]
 80020b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80020b4:	68f8      	ldr	r0, [r7, #12]
 80020b6:	f001 f965 	bl	8003384 <I2C_TransferConfig>
 80020ba:	e00f      	b.n	80020dc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020c0:	b29a      	uxth	r2, r3
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020ca:	b2da      	uxtb	r2, r3
 80020cc:	8979      	ldrh	r1, [r7, #10]
 80020ce:	2300      	movs	r3, #0
 80020d0:	9300      	str	r3, [sp, #0]
 80020d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80020d6:	68f8      	ldr	r0, [r7, #12]
 80020d8:	f001 f954 	bl	8003384 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020e0:	b29b      	uxth	r3, r3
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d19e      	bne.n	8002024 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020e6:	697a      	ldr	r2, [r7, #20]
 80020e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80020ea:	68f8      	ldr	r0, [r7, #12]
 80020ec:	f001 f827 	bl	800313e <I2C_WaitOnSTOPFlagUntilTimeout>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d001      	beq.n	80020fa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	e01a      	b.n	8002130 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	2220      	movs	r2, #32
 8002100:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	6859      	ldr	r1, [r3, #4]
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	4b0a      	ldr	r3, [pc, #40]	@ (8002138 <HAL_I2C_Mem_Write+0x224>)
 800210e:	400b      	ands	r3, r1
 8002110:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2220      	movs	r2, #32
 8002116:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	2200      	movs	r2, #0
 800211e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2200      	movs	r2, #0
 8002126:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800212a:	2300      	movs	r3, #0
 800212c:	e000      	b.n	8002130 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800212e:	2302      	movs	r3, #2
  }
}
 8002130:	4618      	mov	r0, r3
 8002132:	3718      	adds	r7, #24
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	fe00e800 	.word	0xfe00e800

0800213c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b088      	sub	sp, #32
 8002140:	af02      	add	r7, sp, #8
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	4608      	mov	r0, r1
 8002146:	4611      	mov	r1, r2
 8002148:	461a      	mov	r2, r3
 800214a:	4603      	mov	r3, r0
 800214c:	817b      	strh	r3, [r7, #10]
 800214e:	460b      	mov	r3, r1
 8002150:	813b      	strh	r3, [r7, #8]
 8002152:	4613      	mov	r3, r2
 8002154:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800215c:	b2db      	uxtb	r3, r3
 800215e:	2b20      	cmp	r3, #32
 8002160:	f040 80fd 	bne.w	800235e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002164:	6a3b      	ldr	r3, [r7, #32]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d002      	beq.n	8002170 <HAL_I2C_Mem_Read+0x34>
 800216a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800216c:	2b00      	cmp	r3, #0
 800216e:	d105      	bne.n	800217c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002176:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e0f1      	b.n	8002360 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002182:	2b01      	cmp	r3, #1
 8002184:	d101      	bne.n	800218a <HAL_I2C_Mem_Read+0x4e>
 8002186:	2302      	movs	r3, #2
 8002188:	e0ea      	b.n	8002360 <HAL_I2C_Mem_Read+0x224>
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2201      	movs	r2, #1
 800218e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002192:	f7ff fafb 	bl	800178c <HAL_GetTick>
 8002196:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	9300      	str	r3, [sp, #0]
 800219c:	2319      	movs	r3, #25
 800219e:	2201      	movs	r2, #1
 80021a0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80021a4:	68f8      	ldr	r0, [r7, #12]
 80021a6:	f000 ff2a 	bl	8002ffe <I2C_WaitOnFlagUntilTimeout>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d001      	beq.n	80021b4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e0d5      	b.n	8002360 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2222      	movs	r2, #34	@ 0x22
 80021b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	2240      	movs	r2, #64	@ 0x40
 80021c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	2200      	movs	r2, #0
 80021c8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	6a3a      	ldr	r2, [r7, #32]
 80021ce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80021d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2200      	movs	r2, #0
 80021da:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80021dc:	88f8      	ldrh	r0, [r7, #6]
 80021de:	893a      	ldrh	r2, [r7, #8]
 80021e0:	8979      	ldrh	r1, [r7, #10]
 80021e2:	697b      	ldr	r3, [r7, #20]
 80021e4:	9301      	str	r3, [sp, #4]
 80021e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021e8:	9300      	str	r3, [sp, #0]
 80021ea:	4603      	mov	r3, r0
 80021ec:	68f8      	ldr	r0, [r7, #12]
 80021ee:	f000 fac1 	bl	8002774 <I2C_RequestMemoryRead>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d005      	beq.n	8002204 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2200      	movs	r2, #0
 80021fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	e0ad      	b.n	8002360 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002208:	b29b      	uxth	r3, r3
 800220a:	2bff      	cmp	r3, #255	@ 0xff
 800220c:	d90e      	bls.n	800222c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2201      	movs	r2, #1
 8002212:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002218:	b2da      	uxtb	r2, r3
 800221a:	8979      	ldrh	r1, [r7, #10]
 800221c:	4b52      	ldr	r3, [pc, #328]	@ (8002368 <HAL_I2C_Mem_Read+0x22c>)
 800221e:	9300      	str	r3, [sp, #0]
 8002220:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002224:	68f8      	ldr	r0, [r7, #12]
 8002226:	f001 f8ad 	bl	8003384 <I2C_TransferConfig>
 800222a:	e00f      	b.n	800224c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002230:	b29a      	uxth	r2, r3
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800223a:	b2da      	uxtb	r2, r3
 800223c:	8979      	ldrh	r1, [r7, #10]
 800223e:	4b4a      	ldr	r3, [pc, #296]	@ (8002368 <HAL_I2C_Mem_Read+0x22c>)
 8002240:	9300      	str	r3, [sp, #0]
 8002242:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002246:	68f8      	ldr	r0, [r7, #12]
 8002248:	f001 f89c 	bl	8003384 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	9300      	str	r3, [sp, #0]
 8002250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002252:	2200      	movs	r2, #0
 8002254:	2104      	movs	r1, #4
 8002256:	68f8      	ldr	r0, [r7, #12]
 8002258:	f000 fed1 	bl	8002ffe <I2C_WaitOnFlagUntilTimeout>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e07c      	b.n	8002360 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002270:	b2d2      	uxtb	r2, r2
 8002272:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002278:	1c5a      	adds	r2, r3, #1
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002282:	3b01      	subs	r3, #1
 8002284:	b29a      	uxth	r2, r3
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800228e:	b29b      	uxth	r3, r3
 8002290:	3b01      	subs	r3, #1
 8002292:	b29a      	uxth	r2, r3
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800229c:	b29b      	uxth	r3, r3
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d034      	beq.n	800230c <HAL_I2C_Mem_Read+0x1d0>
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d130      	bne.n	800230c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	9300      	str	r3, [sp, #0]
 80022ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022b0:	2200      	movs	r2, #0
 80022b2:	2180      	movs	r1, #128	@ 0x80
 80022b4:	68f8      	ldr	r0, [r7, #12]
 80022b6:	f000 fea2 	bl	8002ffe <I2C_WaitOnFlagUntilTimeout>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80022c0:	2301      	movs	r3, #1
 80022c2:	e04d      	b.n	8002360 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	2bff      	cmp	r3, #255	@ 0xff
 80022cc:	d90e      	bls.n	80022ec <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2201      	movs	r2, #1
 80022d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022d8:	b2da      	uxtb	r2, r3
 80022da:	8979      	ldrh	r1, [r7, #10]
 80022dc:	2300      	movs	r3, #0
 80022de:	9300      	str	r3, [sp, #0]
 80022e0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80022e4:	68f8      	ldr	r0, [r7, #12]
 80022e6:	f001 f84d 	bl	8003384 <I2C_TransferConfig>
 80022ea:	e00f      	b.n	800230c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022f0:	b29a      	uxth	r2, r3
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022fa:	b2da      	uxtb	r2, r3
 80022fc:	8979      	ldrh	r1, [r7, #10]
 80022fe:	2300      	movs	r3, #0
 8002300:	9300      	str	r3, [sp, #0]
 8002302:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002306:	68f8      	ldr	r0, [r7, #12]
 8002308:	f001 f83c 	bl	8003384 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002310:	b29b      	uxth	r3, r3
 8002312:	2b00      	cmp	r3, #0
 8002314:	d19a      	bne.n	800224c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002316:	697a      	ldr	r2, [r7, #20]
 8002318:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800231a:	68f8      	ldr	r0, [r7, #12]
 800231c:	f000 ff0f 	bl	800313e <I2C_WaitOnSTOPFlagUntilTimeout>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e01a      	b.n	8002360 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	2220      	movs	r2, #32
 8002330:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	6859      	ldr	r1, [r3, #4]
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	4b0b      	ldr	r3, [pc, #44]	@ (800236c <HAL_I2C_Mem_Read+0x230>)
 800233e:	400b      	ands	r3, r1
 8002340:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	2220      	movs	r2, #32
 8002346:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2200      	movs	r2, #0
 800234e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	2200      	movs	r2, #0
 8002356:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800235a:	2300      	movs	r3, #0
 800235c:	e000      	b.n	8002360 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800235e:	2302      	movs	r3, #2
  }
}
 8002360:	4618      	mov	r0, r3
 8002362:	3718      	adds	r7, #24
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	80002400 	.word	0x80002400
 800236c:	fe00e800 	.word	0xfe00e800

08002370 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b084      	sub	sp, #16
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	699b      	ldr	r3, [r3, #24]
 800237e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800238c:	2b00      	cmp	r3, #0
 800238e:	d005      	beq.n	800239c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002394:	68ba      	ldr	r2, [r7, #8]
 8002396:	68f9      	ldr	r1, [r7, #12]
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	4798      	blx	r3
  }
}
 800239c:	bf00      	nop
 800239e:	3710      	adds	r7, #16
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b086      	sub	sp, #24
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	699b      	ldr	r3, [r3, #24]
 80023b2:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d00f      	beq.n	80023e6 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d00a      	beq.n	80023e6 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023d4:	f043 0201 	orr.w	r2, r3, #1
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80023e4:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d00f      	beq.n	8002410 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d00a      	beq.n	8002410 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fe:	f043 0208 	orr.w	r2, r3, #8
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800240e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002416:	2b00      	cmp	r3, #0
 8002418:	d00f      	beq.n	800243a <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002420:	2b00      	cmp	r3, #0
 8002422:	d00a      	beq.n	800243a <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002428:	f043 0202 	orr.w	r2, r3, #2
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002438:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800243e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	f003 030b 	and.w	r3, r3, #11
 8002446:	2b00      	cmp	r3, #0
 8002448:	d003      	beq.n	8002452 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 800244a:	68f9      	ldr	r1, [r7, #12]
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	f000 fc7d 	bl	8002d4c <I2C_ITError>
  }
}
 8002452:	bf00      	nop
 8002454:	3718      	adds	r7, #24
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}

0800245a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800245a:	b480      	push	{r7}
 800245c:	b083      	sub	sp, #12
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002462:	bf00      	nop
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr

0800246e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800246e:	b480      	push	{r7}
 8002470:	b083      	sub	sp, #12
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002476:	bf00      	nop
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr

08002482 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002482:	b480      	push	{r7}
 8002484:	b083      	sub	sp, #12
 8002486:	af00      	add	r7, sp, #0
 8002488:	6078      	str	r0, [r7, #4]
 800248a:	460b      	mov	r3, r1
 800248c:	70fb      	strb	r3, [r7, #3]
 800248e:	4613      	mov	r3, r2
 8002490:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002492:	bf00      	nop
 8002494:	370c      	adds	r7, #12
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr

0800249e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800249e:	b480      	push	{r7}
 80024a0:	b083      	sub	sp, #12
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80024a6:	bf00      	nop
 80024a8:	370c      	adds	r7, #12
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr

080024b2 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80024b2:	b480      	push	{r7}
 80024b4:	b083      	sub	sp, #12
 80024b6:	af00      	add	r7, sp, #0
 80024b8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80024ba:	bf00      	nop
 80024bc:	370c      	adds	r7, #12
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr

080024c6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80024c6:	b480      	push	{r7}
 80024c8:	b083      	sub	sp, #12
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80024ce:	bf00      	nop
 80024d0:	370c      	adds	r7, #12
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr

080024da <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80024da:	b580      	push	{r7, lr}
 80024dc:	b086      	sub	sp, #24
 80024de:	af00      	add	r7, sp, #0
 80024e0:	60f8      	str	r0, [r7, #12]
 80024e2:	60b9      	str	r1, [r7, #8]
 80024e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ea:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d101      	bne.n	80024fe <I2C_Slave_ISR_IT+0x24>
 80024fa:	2302      	movs	r3, #2
 80024fc:	e0e2      	b.n	80026c4 <I2C_Slave_ISR_IT+0x1ea>
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2201      	movs	r2, #1
 8002502:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	f003 0320 	and.w	r3, r3, #32
 800250c:	2b00      	cmp	r3, #0
 800250e:	d009      	beq.n	8002524 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002516:	2b00      	cmp	r3, #0
 8002518:	d004      	beq.n	8002524 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800251a:	6939      	ldr	r1, [r7, #16]
 800251c:	68f8      	ldr	r0, [r7, #12]
 800251e:	f000 fa5d 	bl	80029dc <I2C_ITSlaveCplt>
 8002522:	e0ca      	b.n	80026ba <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	f003 0310 	and.w	r3, r3, #16
 800252a:	2b00      	cmp	r3, #0
 800252c:	d04b      	beq.n	80025c6 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002534:	2b00      	cmp	r3, #0
 8002536:	d046      	beq.n	80025c6 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800253c:	b29b      	uxth	r3, r3
 800253e:	2b00      	cmp	r3, #0
 8002540:	d128      	bne.n	8002594 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002548:	b2db      	uxtb	r3, r3
 800254a:	2b28      	cmp	r3, #40	@ 0x28
 800254c:	d108      	bne.n	8002560 <I2C_Slave_ISR_IT+0x86>
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002554:	d104      	bne.n	8002560 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002556:	6939      	ldr	r1, [r7, #16]
 8002558:	68f8      	ldr	r0, [r7, #12]
 800255a:	f000 fba3 	bl	8002ca4 <I2C_ITListenCplt>
 800255e:	e031      	b.n	80025c4 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002566:	b2db      	uxtb	r3, r3
 8002568:	2b29      	cmp	r3, #41	@ 0x29
 800256a:	d10e      	bne.n	800258a <I2C_Slave_ISR_IT+0xb0>
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002572:	d00a      	beq.n	800258a <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2210      	movs	r2, #16
 800257a:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800257c:	68f8      	ldr	r0, [r7, #12]
 800257e:	f000 fcfc 	bl	8002f7a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002582:	68f8      	ldr	r0, [r7, #12]
 8002584:	f000 f9ce 	bl	8002924 <I2C_ITSlaveSeqCplt>
 8002588:	e01c      	b.n	80025c4 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2210      	movs	r2, #16
 8002590:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8002592:	e08f      	b.n	80026b4 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	2210      	movs	r2, #16
 800259a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025a0:	f043 0204 	orr.w	r2, r3, #4
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d003      	beq.n	80025b6 <I2C_Slave_ISR_IT+0xdc>
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025b4:	d17e      	bne.n	80026b4 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ba:	4619      	mov	r1, r3
 80025bc:	68f8      	ldr	r0, [r7, #12]
 80025be:	f000 fbc5 	bl	8002d4c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80025c2:	e077      	b.n	80026b4 <I2C_Slave_ISR_IT+0x1da>
 80025c4:	e076      	b.n	80026b4 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	f003 0304 	and.w	r3, r3, #4
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d02f      	beq.n	8002630 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d02a      	beq.n	8002630 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025de:	b29b      	uxth	r3, r3
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d018      	beq.n	8002616 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ee:	b2d2      	uxtb	r2, r2
 80025f0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025f6:	1c5a      	adds	r2, r3, #1
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002600:	3b01      	subs	r3, #1
 8002602:	b29a      	uxth	r2, r3
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800260c:	b29b      	uxth	r3, r3
 800260e:	3b01      	subs	r3, #1
 8002610:	b29a      	uxth	r2, r3
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800261a:	b29b      	uxth	r3, r3
 800261c:	2b00      	cmp	r3, #0
 800261e:	d14b      	bne.n	80026b8 <I2C_Slave_ISR_IT+0x1de>
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002626:	d047      	beq.n	80026b8 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8002628:	68f8      	ldr	r0, [r7, #12]
 800262a:	f000 f97b 	bl	8002924 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800262e:	e043      	b.n	80026b8 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	f003 0308 	and.w	r3, r3, #8
 8002636:	2b00      	cmp	r3, #0
 8002638:	d009      	beq.n	800264e <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002640:	2b00      	cmp	r3, #0
 8002642:	d004      	beq.n	800264e <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8002644:	6939      	ldr	r1, [r7, #16]
 8002646:	68f8      	ldr	r0, [r7, #12]
 8002648:	f000 f8e8 	bl	800281c <I2C_ITAddrCplt>
 800264c:	e035      	b.n	80026ba <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	f003 0302 	and.w	r3, r3, #2
 8002654:	2b00      	cmp	r3, #0
 8002656:	d030      	beq.n	80026ba <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800265e:	2b00      	cmp	r3, #0
 8002660:	d02b      	beq.n	80026ba <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002666:	b29b      	uxth	r3, r3
 8002668:	2b00      	cmp	r3, #0
 800266a:	d018      	beq.n	800269e <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002670:	781a      	ldrb	r2, [r3, #0]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800267c:	1c5a      	adds	r2, r3, #1
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002686:	b29b      	uxth	r3, r3
 8002688:	3b01      	subs	r3, #1
 800268a:	b29a      	uxth	r2, r3
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002694:	3b01      	subs	r3, #1
 8002696:	b29a      	uxth	r2, r3
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	851a      	strh	r2, [r3, #40]	@ 0x28
 800269c:	e00d      	b.n	80026ba <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026a4:	d002      	beq.n	80026ac <I2C_Slave_ISR_IT+0x1d2>
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d106      	bne.n	80026ba <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80026ac:	68f8      	ldr	r0, [r7, #12]
 80026ae:	f000 f939 	bl	8002924 <I2C_ITSlaveSeqCplt>
 80026b2:	e002      	b.n	80026ba <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 80026b4:	bf00      	nop
 80026b6:	e000      	b.n	80026ba <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 80026b8:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80026c2:	2300      	movs	r3, #0
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3718      	adds	r7, #24
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}

080026cc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b086      	sub	sp, #24
 80026d0:	af02      	add	r7, sp, #8
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	4608      	mov	r0, r1
 80026d6:	4611      	mov	r1, r2
 80026d8:	461a      	mov	r2, r3
 80026da:	4603      	mov	r3, r0
 80026dc:	817b      	strh	r3, [r7, #10]
 80026de:	460b      	mov	r3, r1
 80026e0:	813b      	strh	r3, [r7, #8]
 80026e2:	4613      	mov	r3, r2
 80026e4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80026e6:	88fb      	ldrh	r3, [r7, #6]
 80026e8:	b2da      	uxtb	r2, r3
 80026ea:	8979      	ldrh	r1, [r7, #10]
 80026ec:	4b20      	ldr	r3, [pc, #128]	@ (8002770 <I2C_RequestMemoryWrite+0xa4>)
 80026ee:	9300      	str	r3, [sp, #0]
 80026f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80026f4:	68f8      	ldr	r0, [r7, #12]
 80026f6:	f000 fe45 	bl	8003384 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80026fa:	69fa      	ldr	r2, [r7, #28]
 80026fc:	69b9      	ldr	r1, [r7, #24]
 80026fe:	68f8      	ldr	r0, [r7, #12]
 8002700:	f000 fcd6 	bl	80030b0 <I2C_WaitOnTXISFlagUntilTimeout>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d001      	beq.n	800270e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e02c      	b.n	8002768 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800270e:	88fb      	ldrh	r3, [r7, #6]
 8002710:	2b01      	cmp	r3, #1
 8002712:	d105      	bne.n	8002720 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002714:	893b      	ldrh	r3, [r7, #8]
 8002716:	b2da      	uxtb	r2, r3
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	629a      	str	r2, [r3, #40]	@ 0x28
 800271e:	e015      	b.n	800274c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002720:	893b      	ldrh	r3, [r7, #8]
 8002722:	0a1b      	lsrs	r3, r3, #8
 8002724:	b29b      	uxth	r3, r3
 8002726:	b2da      	uxtb	r2, r3
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800272e:	69fa      	ldr	r2, [r7, #28]
 8002730:	69b9      	ldr	r1, [r7, #24]
 8002732:	68f8      	ldr	r0, [r7, #12]
 8002734:	f000 fcbc 	bl	80030b0 <I2C_WaitOnTXISFlagUntilTimeout>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d001      	beq.n	8002742 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e012      	b.n	8002768 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002742:	893b      	ldrh	r3, [r7, #8]
 8002744:	b2da      	uxtb	r2, r3
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800274c:	69fb      	ldr	r3, [r7, #28]
 800274e:	9300      	str	r3, [sp, #0]
 8002750:	69bb      	ldr	r3, [r7, #24]
 8002752:	2200      	movs	r2, #0
 8002754:	2180      	movs	r1, #128	@ 0x80
 8002756:	68f8      	ldr	r0, [r7, #12]
 8002758:	f000 fc51 	bl	8002ffe <I2C_WaitOnFlagUntilTimeout>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e000      	b.n	8002768 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002766:	2300      	movs	r3, #0
}
 8002768:	4618      	mov	r0, r3
 800276a:	3710      	adds	r7, #16
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}
 8002770:	80002000 	.word	0x80002000

08002774 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b086      	sub	sp, #24
 8002778:	af02      	add	r7, sp, #8
 800277a:	60f8      	str	r0, [r7, #12]
 800277c:	4608      	mov	r0, r1
 800277e:	4611      	mov	r1, r2
 8002780:	461a      	mov	r2, r3
 8002782:	4603      	mov	r3, r0
 8002784:	817b      	strh	r3, [r7, #10]
 8002786:	460b      	mov	r3, r1
 8002788:	813b      	strh	r3, [r7, #8]
 800278a:	4613      	mov	r3, r2
 800278c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800278e:	88fb      	ldrh	r3, [r7, #6]
 8002790:	b2da      	uxtb	r2, r3
 8002792:	8979      	ldrh	r1, [r7, #10]
 8002794:	4b20      	ldr	r3, [pc, #128]	@ (8002818 <I2C_RequestMemoryRead+0xa4>)
 8002796:	9300      	str	r3, [sp, #0]
 8002798:	2300      	movs	r3, #0
 800279a:	68f8      	ldr	r0, [r7, #12]
 800279c:	f000 fdf2 	bl	8003384 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80027a0:	69fa      	ldr	r2, [r7, #28]
 80027a2:	69b9      	ldr	r1, [r7, #24]
 80027a4:	68f8      	ldr	r0, [r7, #12]
 80027a6:	f000 fc83 	bl	80030b0 <I2C_WaitOnTXISFlagUntilTimeout>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d001      	beq.n	80027b4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e02c      	b.n	800280e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80027b4:	88fb      	ldrh	r3, [r7, #6]
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d105      	bne.n	80027c6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80027ba:	893b      	ldrh	r3, [r7, #8]
 80027bc:	b2da      	uxtb	r2, r3
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	629a      	str	r2, [r3, #40]	@ 0x28
 80027c4:	e015      	b.n	80027f2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80027c6:	893b      	ldrh	r3, [r7, #8]
 80027c8:	0a1b      	lsrs	r3, r3, #8
 80027ca:	b29b      	uxth	r3, r3
 80027cc:	b2da      	uxtb	r2, r3
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80027d4:	69fa      	ldr	r2, [r7, #28]
 80027d6:	69b9      	ldr	r1, [r7, #24]
 80027d8:	68f8      	ldr	r0, [r7, #12]
 80027da:	f000 fc69 	bl	80030b0 <I2C_WaitOnTXISFlagUntilTimeout>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d001      	beq.n	80027e8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e012      	b.n	800280e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80027e8:	893b      	ldrh	r3, [r7, #8]
 80027ea:	b2da      	uxtb	r2, r3
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	9300      	str	r3, [sp, #0]
 80027f6:	69bb      	ldr	r3, [r7, #24]
 80027f8:	2200      	movs	r2, #0
 80027fa:	2140      	movs	r1, #64	@ 0x40
 80027fc:	68f8      	ldr	r0, [r7, #12]
 80027fe:	f000 fbfe 	bl	8002ffe <I2C_WaitOnFlagUntilTimeout>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d001      	beq.n	800280c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e000      	b.n	800280e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800280c:	2300      	movs	r3, #0
}
 800280e:	4618      	mov	r0, r3
 8002810:	3710      	adds	r7, #16
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	80002000 	.word	0x80002000

0800281c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800282c:	b2db      	uxtb	r3, r3
 800282e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002832:	2b28      	cmp	r3, #40	@ 0x28
 8002834:	d16a      	bne.n	800290c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	699b      	ldr	r3, [r3, #24]
 800283c:	0c1b      	lsrs	r3, r3, #16
 800283e:	b2db      	uxtb	r3, r3
 8002840:	f003 0301 	and.w	r3, r3, #1
 8002844:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	699b      	ldr	r3, [r3, #24]
 800284c:	0c1b      	lsrs	r3, r3, #16
 800284e:	b29b      	uxth	r3, r3
 8002850:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8002854:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	b29b      	uxth	r3, r3
 800285e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002862:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	68db      	ldr	r3, [r3, #12]
 800286a:	b29b      	uxth	r3, r3
 800286c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8002870:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	2b02      	cmp	r3, #2
 8002878:	d138      	bne.n	80028ec <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800287a:	897b      	ldrh	r3, [r7, #10]
 800287c:	09db      	lsrs	r3, r3, #7
 800287e:	b29a      	uxth	r2, r3
 8002880:	89bb      	ldrh	r3, [r7, #12]
 8002882:	4053      	eors	r3, r2
 8002884:	b29b      	uxth	r3, r3
 8002886:	f003 0306 	and.w	r3, r3, #6
 800288a:	2b00      	cmp	r3, #0
 800288c:	d11c      	bne.n	80028c8 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800288e:	897b      	ldrh	r3, [r7, #10]
 8002890:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002896:	1c5a      	adds	r2, r3, #1
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028a0:	2b02      	cmp	r3, #2
 80028a2:	d13b      	bne.n	800291c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2200      	movs	r2, #0
 80028a8:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2208      	movs	r2, #8
 80028b0:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80028ba:	89ba      	ldrh	r2, [r7, #12]
 80028bc:	7bfb      	ldrb	r3, [r7, #15]
 80028be:	4619      	mov	r1, r3
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	f7ff fdde 	bl	8002482 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80028c6:	e029      	b.n	800291c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80028c8:	893b      	ldrh	r3, [r7, #8]
 80028ca:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80028cc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80028d0:	6878      	ldr	r0, [r7, #4]
 80028d2:	f000 fd89 	bl	80033e8 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2200      	movs	r2, #0
 80028da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80028de:	89ba      	ldrh	r2, [r7, #12]
 80028e0:	7bfb      	ldrb	r3, [r7, #15]
 80028e2:	4619      	mov	r1, r3
 80028e4:	6878      	ldr	r0, [r7, #4]
 80028e6:	f7ff fdcc 	bl	8002482 <HAL_I2C_AddrCallback>
}
 80028ea:	e017      	b.n	800291c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80028ec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	f000 fd79 	bl	80033e8 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2200      	movs	r2, #0
 80028fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80028fe:	89ba      	ldrh	r2, [r7, #12]
 8002900:	7bfb      	ldrb	r3, [r7, #15]
 8002902:	4619      	mov	r1, r3
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f7ff fdbc 	bl	8002482 <HAL_I2C_AddrCallback>
}
 800290a:	e007      	b.n	800291c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2208      	movs	r2, #8
 8002912:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2200      	movs	r2, #0
 8002918:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800291c:	bf00      	nop
 800291e:	3710      	adds	r7, #16
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}

08002924 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002942:	2b00      	cmp	r3, #0
 8002944:	d008      	beq.n	8002958 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002954:	601a      	str	r2, [r3, #0]
 8002956:	e00c      	b.n	8002972 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800295e:	2b00      	cmp	r3, #0
 8002960:	d007      	beq.n	8002972 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002970:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002978:	b2db      	uxtb	r3, r3
 800297a:	2b29      	cmp	r3, #41	@ 0x29
 800297c:	d112      	bne.n	80029a4 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2228      	movs	r2, #40	@ 0x28
 8002982:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2221      	movs	r2, #33	@ 0x21
 800298a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800298c:	2101      	movs	r1, #1
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f000 fd2a 	bl	80033e8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2200      	movs	r2, #0
 8002998:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	f7ff fd5c 	bl	800245a <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80029a2:	e017      	b.n	80029d4 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80029ae:	d111      	bne.n	80029d4 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2228      	movs	r2, #40	@ 0x28
 80029b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2222      	movs	r2, #34	@ 0x22
 80029bc:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80029be:	2102      	movs	r1, #2
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f000 fd11 	bl	80033e8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f7ff fd4d 	bl	800246e <HAL_I2C_SlaveRxCpltCallback>
}
 80029d4:	bf00      	nop
 80029d6:	3710      	adds	r7, #16
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}

080029dc <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b086      	sub	sp, #24
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029f6:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029fe:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2220      	movs	r2, #32
 8002a06:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002a08:	7afb      	ldrb	r3, [r7, #11]
 8002a0a:	2b21      	cmp	r3, #33	@ 0x21
 8002a0c:	d002      	beq.n	8002a14 <I2C_ITSlaveCplt+0x38>
 8002a0e:	7afb      	ldrb	r3, [r7, #11]
 8002a10:	2b29      	cmp	r3, #41	@ 0x29
 8002a12:	d108      	bne.n	8002a26 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8002a14:	f248 0101 	movw	r1, #32769	@ 0x8001
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	f000 fce5 	bl	80033e8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2221      	movs	r2, #33	@ 0x21
 8002a22:	631a      	str	r2, [r3, #48]	@ 0x30
 8002a24:	e019      	b.n	8002a5a <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002a26:	7afb      	ldrb	r3, [r7, #11]
 8002a28:	2b22      	cmp	r3, #34	@ 0x22
 8002a2a:	d002      	beq.n	8002a32 <I2C_ITSlaveCplt+0x56>
 8002a2c:	7afb      	ldrb	r3, [r7, #11]
 8002a2e:	2b2a      	cmp	r3, #42	@ 0x2a
 8002a30:	d108      	bne.n	8002a44 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8002a32:	f248 0102 	movw	r1, #32770	@ 0x8002
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f000 fcd6 	bl	80033e8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2222      	movs	r2, #34	@ 0x22
 8002a40:	631a      	str	r2, [r3, #48]	@ 0x30
 8002a42:	e00a      	b.n	8002a5a <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8002a44:	7afb      	ldrb	r3, [r7, #11]
 8002a46:	2b28      	cmp	r3, #40	@ 0x28
 8002a48:	d107      	bne.n	8002a5a <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8002a4a:	f248 0103 	movw	r1, #32771	@ 0x8003
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f000 fcca 	bl	80033e8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2200      	movs	r2, #0
 8002a58:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	685a      	ldr	r2, [r3, #4]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a68:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	6859      	ldr	r1, [r3, #4]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	4b89      	ldr	r3, [pc, #548]	@ (8002c9c <I2C_ITSlaveCplt+0x2c0>)
 8002a76:	400b      	ands	r3, r1
 8002a78:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f000 fa7d 	bl	8002f7a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d013      	beq.n	8002ab2 <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002a98:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d01f      	beq.n	8002ae2 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	b29a      	uxth	r2, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002ab0:	e017      	b.n	8002ae2 <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d012      	beq.n	8002ae2 <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002aca:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d006      	beq.n	8002ae2 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	b29a      	uxth	r2, r3
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	f003 0304 	and.w	r3, r3, #4
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d020      	beq.n	8002b2e <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	f023 0304 	bic.w	r3, r3, #4
 8002af2:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002afe:	b2d2      	uxtb	r2, r2
 8002b00:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b06:	1c5a      	adds	r2, r3, #1
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d00c      	beq.n	8002b2e <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b18:	3b01      	subs	r3, #1
 8002b1a:	b29a      	uxth	r2, r3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b24:	b29b      	uxth	r3, r3
 8002b26:	3b01      	subs	r3, #1
 8002b28:	b29a      	uxth	r2, r3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d005      	beq.n	8002b44 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b3c:	f043 0204 	orr.w	r2, r3, #4
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	f003 0310 	and.w	r3, r3, #16
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d049      	beq.n	8002be2 <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d044      	beq.n	8002be2 <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b5c:	b29b      	uxth	r3, r3
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d128      	bne.n	8002bb4 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	2b28      	cmp	r3, #40	@ 0x28
 8002b6c:	d108      	bne.n	8002b80 <I2C_ITSlaveCplt+0x1a4>
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002b74:	d104      	bne.n	8002b80 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002b76:	6979      	ldr	r1, [r7, #20]
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f000 f893 	bl	8002ca4 <I2C_ITListenCplt>
 8002b7e:	e030      	b.n	8002be2 <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	2b29      	cmp	r3, #41	@ 0x29
 8002b8a:	d10e      	bne.n	8002baa <I2C_ITSlaveCplt+0x1ce>
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002b92:	d00a      	beq.n	8002baa <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2210      	movs	r2, #16
 8002b9a:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	f000 f9ec 	bl	8002f7a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f7ff febe 	bl	8002924 <I2C_ITSlaveSeqCplt>
 8002ba8:	e01b      	b.n	8002be2 <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	2210      	movs	r2, #16
 8002bb0:	61da      	str	r2, [r3, #28]
 8002bb2:	e016      	b.n	8002be2 <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2210      	movs	r2, #16
 8002bba:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bc0:	f043 0204 	orr.w	r2, r3, #4
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d003      	beq.n	8002bd6 <I2C_ITSlaveCplt+0x1fa>
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002bd4:	d105      	bne.n	8002be2 <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bda:	4619      	mov	r1, r3
 8002bdc:	6878      	ldr	r0, [r7, #4]
 8002bde:	f000 f8b5 	bl	8002d4c <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2200      	movs	r2, #0
 8002be6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d010      	beq.n	8002c1a <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f000 f8a4 	bl	8002d4c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	2b28      	cmp	r3, #40	@ 0x28
 8002c0e:	d141      	bne.n	8002c94 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8002c10:	6979      	ldr	r1, [r7, #20]
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f000 f846 	bl	8002ca4 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002c18:	e03c      	b.n	8002c94 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c1e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002c22:	d014      	beq.n	8002c4e <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f7ff fe7d 	bl	8002924 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a1c      	ldr	r2, [pc, #112]	@ (8002ca0 <I2C_ITSlaveCplt+0x2c4>)
 8002c2e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2220      	movs	r2, #32
 8002c34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2200      	movs	r2, #0
 8002c42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f7ff fc29 	bl	800249e <HAL_I2C_ListenCpltCallback>
}
 8002c4c:	e022      	b.n	8002c94 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	2b22      	cmp	r3, #34	@ 0x22
 8002c58:	d10e      	bne.n	8002c78 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2220      	movs	r2, #32
 8002c5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f7ff fbfc 	bl	800246e <HAL_I2C_SlaveRxCpltCallback>
}
 8002c76:	e00d      	b.n	8002c94 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2220      	movs	r2, #32
 8002c7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2200      	movs	r2, #0
 8002c84:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	f7ff fbe3 	bl	800245a <HAL_I2C_SlaveTxCpltCallback>
}
 8002c94:	bf00      	nop
 8002c96:	3718      	adds	r7, #24
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	fe00e800 	.word	0xfe00e800
 8002ca0:	ffff0000 	.word	0xffff0000

08002ca4 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	4a25      	ldr	r2, [pc, #148]	@ (8002d48 <I2C_ITListenCplt+0xa4>)
 8002cb2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2220      	movs	r2, #32
 8002cbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	f003 0304 	and.w	r3, r3, #4
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d022      	beq.n	8002d20 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ce4:	b2d2      	uxtb	r2, r2
 8002ce6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cec:	1c5a      	adds	r2, r3, #1
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d012      	beq.n	8002d20 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cfe:	3b01      	subs	r3, #1
 8002d00:	b29a      	uxth	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	3b01      	subs	r3, #1
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d18:	f043 0204 	orr.w	r2, r3, #4
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002d20:	f248 0103 	movw	r1, #32771	@ 0x8003
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f000 fb5f 	bl	80033e8 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	2210      	movs	r2, #16
 8002d30:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f7ff fbaf 	bl	800249e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8002d40:	bf00      	nop
 8002d42:	3708      	adds	r7, #8
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	ffff0000 	.word	0xffff0000

08002d4c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d5c:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2200      	movs	r2, #0
 8002d62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	4a6d      	ldr	r2, [pc, #436]	@ (8002f20 <I2C_ITError+0x1d4>)
 8002d6a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	431a      	orrs	r2, r3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8002d7e:	7bfb      	ldrb	r3, [r7, #15]
 8002d80:	2b28      	cmp	r3, #40	@ 0x28
 8002d82:	d005      	beq.n	8002d90 <I2C_ITError+0x44>
 8002d84:	7bfb      	ldrb	r3, [r7, #15]
 8002d86:	2b29      	cmp	r3, #41	@ 0x29
 8002d88:	d002      	beq.n	8002d90 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8002d8a:	7bfb      	ldrb	r3, [r7, #15]
 8002d8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8002d8e:	d10b      	bne.n	8002da8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002d90:	2103      	movs	r1, #3
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f000 fb28 	bl	80033e8 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2228      	movs	r2, #40	@ 0x28
 8002d9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	4a60      	ldr	r2, [pc, #384]	@ (8002f24 <I2C_ITError+0x1d8>)
 8002da4:	635a      	str	r2, [r3, #52]	@ 0x34
 8002da6:	e030      	b.n	8002e0a <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002da8:	f248 0103 	movw	r1, #32771	@ 0x8003
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	f000 fb1b 	bl	80033e8 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f000 f8e1 	bl	8002f7a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	2b60      	cmp	r3, #96	@ 0x60
 8002dc2:	d01f      	beq.n	8002e04 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2220      	movs	r2, #32
 8002dc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	699b      	ldr	r3, [r3, #24]
 8002dd2:	f003 0320 	and.w	r3, r3, #32
 8002dd6:	2b20      	cmp	r3, #32
 8002dd8:	d114      	bne.n	8002e04 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	699b      	ldr	r3, [r3, #24]
 8002de0:	f003 0310 	and.w	r3, r3, #16
 8002de4:	2b10      	cmp	r3, #16
 8002de6:	d109      	bne.n	8002dfc <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2210      	movs	r2, #16
 8002dee:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002df4:	f043 0204 	orr.w	r2, r3, #4
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	2220      	movs	r2, #32
 8002e02:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d039      	beq.n	8002e8c <I2C_ITError+0x140>
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	2b11      	cmp	r3, #17
 8002e1c:	d002      	beq.n	8002e24 <I2C_ITError+0xd8>
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	2b21      	cmp	r3, #33	@ 0x21
 8002e22:	d133      	bne.n	8002e8c <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002e32:	d107      	bne.n	8002e44 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002e42:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7fe fe02 	bl	8001a52 <HAL_DMA_GetState>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d017      	beq.n	8002e84 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e58:	4a33      	ldr	r2, [pc, #204]	@ (8002f28 <I2C_ITError+0x1dc>)
 8002e5a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7fe fdd0 	bl	8001a0e <HAL_DMA_Abort_IT>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d04d      	beq.n	8002f10 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002e7e:	4610      	mov	r0, r2
 8002e80:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002e82:	e045      	b.n	8002f10 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002e84:	6878      	ldr	r0, [r7, #4]
 8002e86:	f000 f851 	bl	8002f2c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002e8a:	e041      	b.n	8002f10 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d039      	beq.n	8002f08 <I2C_ITError+0x1bc>
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	2b12      	cmp	r3, #18
 8002e98:	d002      	beq.n	8002ea0 <I2C_ITError+0x154>
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	2b22      	cmp	r3, #34	@ 0x22
 8002e9e:	d133      	bne.n	8002f08 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002eaa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002eae:	d107      	bne.n	8002ec0 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ebe:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f7fe fdc4 	bl	8001a52 <HAL_DMA_GetState>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d017      	beq.n	8002f00 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ed4:	4a14      	ldr	r2, [pc, #80]	@ (8002f28 <I2C_ITError+0x1dc>)
 8002ed6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f7fe fd92 	bl	8001a0e <HAL_DMA_Abort_IT>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d011      	beq.n	8002f14 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ef4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002efa:	4610      	mov	r0, r2
 8002efc:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002efe:	e009      	b.n	8002f14 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f000 f813 	bl	8002f2c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002f06:	e005      	b.n	8002f14 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8002f08:	6878      	ldr	r0, [r7, #4]
 8002f0a:	f000 f80f 	bl	8002f2c <I2C_TreatErrorCallback>
  }
}
 8002f0e:	e002      	b.n	8002f16 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002f10:	bf00      	nop
 8002f12:	e000      	b.n	8002f16 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002f14:	bf00      	nop
}
 8002f16:	bf00      	nop
 8002f18:	3710      	adds	r7, #16
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	ffff0000 	.word	0xffff0000
 8002f24:	080024db 	.word	0x080024db
 8002f28:	08002fc3 	.word	0x08002fc3

08002f2c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	2b60      	cmp	r3, #96	@ 0x60
 8002f3e:	d10e      	bne.n	8002f5e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2220      	movs	r2, #32
 8002f44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f7ff fab5 	bl	80024c6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002f5c:	e009      	b.n	8002f72 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2200      	movs	r2, #0
 8002f68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	f7ff faa0 	bl	80024b2 <HAL_I2C_ErrorCallback>
}
 8002f72:	bf00      	nop
 8002f74:	3708      	adds	r7, #8
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}

08002f7a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002f7a:	b480      	push	{r7}
 8002f7c:	b083      	sub	sp, #12
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	699b      	ldr	r3, [r3, #24]
 8002f88:	f003 0302 	and.w	r3, r3, #2
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	d103      	bne.n	8002f98 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2200      	movs	r2, #0
 8002f96:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	699b      	ldr	r3, [r3, #24]
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d007      	beq.n	8002fb6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	699a      	ldr	r2, [r3, #24]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f042 0201 	orr.w	r2, r2, #1
 8002fb4:	619a      	str	r2, [r3, #24]
  }
}
 8002fb6:	bf00      	nop
 8002fb8:	370c      	adds	r7, #12
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr

08002fc2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8002fc2:	b580      	push	{r7, lr}
 8002fc4:	b084      	sub	sp, #16
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fce:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d003      	beq.n	8002fe0 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fdc:	2200      	movs	r2, #0
 8002fde:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d003      	beq.n	8002ff0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fec:	2200      	movs	r2, #0
 8002fee:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8002ff0:	68f8      	ldr	r0, [r7, #12]
 8002ff2:	f7ff ff9b 	bl	8002f2c <I2C_TreatErrorCallback>
}
 8002ff6:	bf00      	nop
 8002ff8:	3710      	adds	r7, #16
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}

08002ffe <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002ffe:	b580      	push	{r7, lr}
 8003000:	b084      	sub	sp, #16
 8003002:	af00      	add	r7, sp, #0
 8003004:	60f8      	str	r0, [r7, #12]
 8003006:	60b9      	str	r1, [r7, #8]
 8003008:	603b      	str	r3, [r7, #0]
 800300a:	4613      	mov	r3, r2
 800300c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800300e:	e03b      	b.n	8003088 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003010:	69ba      	ldr	r2, [r7, #24]
 8003012:	6839      	ldr	r1, [r7, #0]
 8003014:	68f8      	ldr	r0, [r7, #12]
 8003016:	f000 f8d5 	bl	80031c4 <I2C_IsErrorOccurred>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	d001      	beq.n	8003024 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e041      	b.n	80030a8 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800302a:	d02d      	beq.n	8003088 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800302c:	f7fe fbae 	bl	800178c <HAL_GetTick>
 8003030:	4602      	mov	r2, r0
 8003032:	69bb      	ldr	r3, [r7, #24]
 8003034:	1ad3      	subs	r3, r2, r3
 8003036:	683a      	ldr	r2, [r7, #0]
 8003038:	429a      	cmp	r2, r3
 800303a:	d302      	bcc.n	8003042 <I2C_WaitOnFlagUntilTimeout+0x44>
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d122      	bne.n	8003088 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	699a      	ldr	r2, [r3, #24]
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	4013      	ands	r3, r2
 800304c:	68ba      	ldr	r2, [r7, #8]
 800304e:	429a      	cmp	r2, r3
 8003050:	bf0c      	ite	eq
 8003052:	2301      	moveq	r3, #1
 8003054:	2300      	movne	r3, #0
 8003056:	b2db      	uxtb	r3, r3
 8003058:	461a      	mov	r2, r3
 800305a:	79fb      	ldrb	r3, [r7, #7]
 800305c:	429a      	cmp	r2, r3
 800305e:	d113      	bne.n	8003088 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003064:	f043 0220 	orr.w	r2, r3, #32
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2220      	movs	r2, #32
 8003070:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2200      	movs	r2, #0
 8003078:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2200      	movs	r2, #0
 8003080:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e00f      	b.n	80030a8 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	699a      	ldr	r2, [r3, #24]
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	4013      	ands	r3, r2
 8003092:	68ba      	ldr	r2, [r7, #8]
 8003094:	429a      	cmp	r2, r3
 8003096:	bf0c      	ite	eq
 8003098:	2301      	moveq	r3, #1
 800309a:	2300      	movne	r3, #0
 800309c:	b2db      	uxtb	r3, r3
 800309e:	461a      	mov	r2, r3
 80030a0:	79fb      	ldrb	r3, [r7, #7]
 80030a2:	429a      	cmp	r2, r3
 80030a4:	d0b4      	beq.n	8003010 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80030a6:	2300      	movs	r3, #0
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3710      	adds	r7, #16
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b084      	sub	sp, #16
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80030bc:	e033      	b.n	8003126 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	68b9      	ldr	r1, [r7, #8]
 80030c2:	68f8      	ldr	r0, [r7, #12]
 80030c4:	f000 f87e 	bl	80031c4 <I2C_IsErrorOccurred>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d001      	beq.n	80030d2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e031      	b.n	8003136 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80030d8:	d025      	beq.n	8003126 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030da:	f7fe fb57 	bl	800178c <HAL_GetTick>
 80030de:	4602      	mov	r2, r0
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	68ba      	ldr	r2, [r7, #8]
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d302      	bcc.n	80030f0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d11a      	bne.n	8003126 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	699b      	ldr	r3, [r3, #24]
 80030f6:	f003 0302 	and.w	r3, r3, #2
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d013      	beq.n	8003126 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003102:	f043 0220 	orr.w	r2, r3, #32
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2220      	movs	r2, #32
 800310e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2200      	movs	r2, #0
 8003116:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2200      	movs	r2, #0
 800311e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e007      	b.n	8003136 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	699b      	ldr	r3, [r3, #24]
 800312c:	f003 0302 	and.w	r3, r3, #2
 8003130:	2b02      	cmp	r3, #2
 8003132:	d1c4      	bne.n	80030be <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003134:	2300      	movs	r3, #0
}
 8003136:	4618      	mov	r0, r3
 8003138:	3710      	adds	r7, #16
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}

0800313e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800313e:	b580      	push	{r7, lr}
 8003140:	b084      	sub	sp, #16
 8003142:	af00      	add	r7, sp, #0
 8003144:	60f8      	str	r0, [r7, #12]
 8003146:	60b9      	str	r1, [r7, #8]
 8003148:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800314a:	e02f      	b.n	80031ac <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	68b9      	ldr	r1, [r7, #8]
 8003150:	68f8      	ldr	r0, [r7, #12]
 8003152:	f000 f837 	bl	80031c4 <I2C_IsErrorOccurred>
 8003156:	4603      	mov	r3, r0
 8003158:	2b00      	cmp	r3, #0
 800315a:	d001      	beq.n	8003160 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e02d      	b.n	80031bc <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003160:	f7fe fb14 	bl	800178c <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	68ba      	ldr	r2, [r7, #8]
 800316c:	429a      	cmp	r2, r3
 800316e:	d302      	bcc.n	8003176 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d11a      	bne.n	80031ac <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	699b      	ldr	r3, [r3, #24]
 800317c:	f003 0320 	and.w	r3, r3, #32
 8003180:	2b20      	cmp	r3, #32
 8003182:	d013      	beq.n	80031ac <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003188:	f043 0220 	orr.w	r2, r3, #32
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2220      	movs	r2, #32
 8003194:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2200      	movs	r2, #0
 800319c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2200      	movs	r2, #0
 80031a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e007      	b.n	80031bc <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	699b      	ldr	r3, [r3, #24]
 80031b2:	f003 0320 	and.w	r3, r3, #32
 80031b6:	2b20      	cmp	r3, #32
 80031b8:	d1c8      	bne.n	800314c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80031ba:	2300      	movs	r3, #0
}
 80031bc:	4618      	mov	r0, r3
 80031be:	3710      	adds	r7, #16
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}

080031c4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b08a      	sub	sp, #40	@ 0x28
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	60f8      	str	r0, [r7, #12]
 80031cc:	60b9      	str	r1, [r7, #8]
 80031ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031d0:	2300      	movs	r3, #0
 80031d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	699b      	ldr	r3, [r3, #24]
 80031dc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80031de:	2300      	movs	r3, #0
 80031e0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	f003 0310 	and.w	r3, r3, #16
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d068      	beq.n	80032c2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	2210      	movs	r2, #16
 80031f6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80031f8:	e049      	b.n	800328e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003200:	d045      	beq.n	800328e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003202:	f7fe fac3 	bl	800178c <HAL_GetTick>
 8003206:	4602      	mov	r2, r0
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	1ad3      	subs	r3, r2, r3
 800320c:	68ba      	ldr	r2, [r7, #8]
 800320e:	429a      	cmp	r2, r3
 8003210:	d302      	bcc.n	8003218 <I2C_IsErrorOccurred+0x54>
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d13a      	bne.n	800328e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003222:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800322a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	699b      	ldr	r3, [r3, #24]
 8003232:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003236:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800323a:	d121      	bne.n	8003280 <I2C_IsErrorOccurred+0xbc>
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003242:	d01d      	beq.n	8003280 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003244:	7cfb      	ldrb	r3, [r7, #19]
 8003246:	2b20      	cmp	r3, #32
 8003248:	d01a      	beq.n	8003280 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	685a      	ldr	r2, [r3, #4]
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003258:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800325a:	f7fe fa97 	bl	800178c <HAL_GetTick>
 800325e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003260:	e00e      	b.n	8003280 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003262:	f7fe fa93 	bl	800178c <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	1ad3      	subs	r3, r2, r3
 800326c:	2b19      	cmp	r3, #25
 800326e:	d907      	bls.n	8003280 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003270:	6a3b      	ldr	r3, [r7, #32]
 8003272:	f043 0320 	orr.w	r3, r3, #32
 8003276:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800327e:	e006      	b.n	800328e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	699b      	ldr	r3, [r3, #24]
 8003286:	f003 0320 	and.w	r3, r3, #32
 800328a:	2b20      	cmp	r3, #32
 800328c:	d1e9      	bne.n	8003262 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	699b      	ldr	r3, [r3, #24]
 8003294:	f003 0320 	and.w	r3, r3, #32
 8003298:	2b20      	cmp	r3, #32
 800329a:	d003      	beq.n	80032a4 <I2C_IsErrorOccurred+0xe0>
 800329c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d0aa      	beq.n	80031fa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80032a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d103      	bne.n	80032b4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	2220      	movs	r2, #32
 80032b2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80032b4:	6a3b      	ldr	r3, [r7, #32]
 80032b6:	f043 0304 	orr.w	r3, r3, #4
 80032ba:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	699b      	ldr	r3, [r3, #24]
 80032c8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80032ca:	69bb      	ldr	r3, [r7, #24]
 80032cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d00b      	beq.n	80032ec <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80032d4:	6a3b      	ldr	r3, [r7, #32]
 80032d6:	f043 0301 	orr.w	r3, r3, #1
 80032da:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80032e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80032ec:	69bb      	ldr	r3, [r7, #24]
 80032ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d00b      	beq.n	800330e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80032f6:	6a3b      	ldr	r3, [r7, #32]
 80032f8:	f043 0308 	orr.w	r3, r3, #8
 80032fc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003306:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003314:	2b00      	cmp	r3, #0
 8003316:	d00b      	beq.n	8003330 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003318:	6a3b      	ldr	r3, [r7, #32]
 800331a:	f043 0302 	orr.w	r3, r3, #2
 800331e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003328:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003330:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003334:	2b00      	cmp	r3, #0
 8003336:	d01c      	beq.n	8003372 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003338:	68f8      	ldr	r0, [r7, #12]
 800333a:	f7ff fe1e 	bl	8002f7a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	6859      	ldr	r1, [r3, #4]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	4b0d      	ldr	r3, [pc, #52]	@ (8003380 <I2C_IsErrorOccurred+0x1bc>)
 800334a:	400b      	ands	r3, r1
 800334c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003352:	6a3b      	ldr	r3, [r7, #32]
 8003354:	431a      	orrs	r2, r3
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2220      	movs	r2, #32
 800335e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2200      	movs	r2, #0
 8003366:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2200      	movs	r2, #0
 800336e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003372:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003376:	4618      	mov	r0, r3
 8003378:	3728      	adds	r7, #40	@ 0x28
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}
 800337e:	bf00      	nop
 8003380:	fe00e800 	.word	0xfe00e800

08003384 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003384:	b480      	push	{r7}
 8003386:	b087      	sub	sp, #28
 8003388:	af00      	add	r7, sp, #0
 800338a:	60f8      	str	r0, [r7, #12]
 800338c:	607b      	str	r3, [r7, #4]
 800338e:	460b      	mov	r3, r1
 8003390:	817b      	strh	r3, [r7, #10]
 8003392:	4613      	mov	r3, r2
 8003394:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003396:	897b      	ldrh	r3, [r7, #10]
 8003398:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800339c:	7a7b      	ldrb	r3, [r7, #9]
 800339e:	041b      	lsls	r3, r3, #16
 80033a0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80033a4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80033aa:	6a3b      	ldr	r3, [r7, #32]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80033b2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	685a      	ldr	r2, [r3, #4]
 80033ba:	6a3b      	ldr	r3, [r7, #32]
 80033bc:	0d5b      	lsrs	r3, r3, #21
 80033be:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80033c2:	4b08      	ldr	r3, [pc, #32]	@ (80033e4 <I2C_TransferConfig+0x60>)
 80033c4:	430b      	orrs	r3, r1
 80033c6:	43db      	mvns	r3, r3
 80033c8:	ea02 0103 	and.w	r1, r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	697a      	ldr	r2, [r7, #20]
 80033d2:	430a      	orrs	r2, r1
 80033d4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80033d6:	bf00      	nop
 80033d8:	371c      	adds	r7, #28
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop
 80033e4:	03ff63ff 	.word	0x03ff63ff

080033e8 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b085      	sub	sp, #20
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
 80033f0:	460b      	mov	r3, r1
 80033f2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80033f4:	2300      	movs	r3, #0
 80033f6:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80033f8:	887b      	ldrh	r3, [r7, #2]
 80033fa:	f003 0301 	and.w	r3, r3, #1
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d00f      	beq.n	8003422 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8003408:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003410:	b2db      	uxtb	r3, r3
 8003412:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003416:	2b28      	cmp	r3, #40	@ 0x28
 8003418:	d003      	beq.n	8003422 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8003420:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003422:	887b      	ldrh	r3, [r7, #2]
 8003424:	f003 0302 	and.w	r3, r3, #2
 8003428:	2b00      	cmp	r3, #0
 800342a:	d00f      	beq.n	800344c <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8003432:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800343a:	b2db      	uxtb	r3, r3
 800343c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003440:	2b28      	cmp	r3, #40	@ 0x28
 8003442:	d003      	beq.n	800344c <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800344a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800344c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003450:	2b00      	cmp	r3, #0
 8003452:	da03      	bge.n	800345c <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800345a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800345c:	887b      	ldrh	r3, [r7, #2]
 800345e:	2b10      	cmp	r3, #16
 8003460:	d103      	bne.n	800346a <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8003468:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800346a:	887b      	ldrh	r3, [r7, #2]
 800346c:	2b20      	cmp	r3, #32
 800346e:	d103      	bne.n	8003478 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f043 0320 	orr.w	r3, r3, #32
 8003476:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003478:	887b      	ldrh	r3, [r7, #2]
 800347a:	2b40      	cmp	r3, #64	@ 0x40
 800347c:	d103      	bne.n	8003486 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003484:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	6819      	ldr	r1, [r3, #0]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	43da      	mvns	r2, r3
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	400a      	ands	r2, r1
 8003496:	601a      	str	r2, [r3, #0]
}
 8003498:	bf00      	nop
 800349a:	3714      	adds	r7, #20
 800349c:	46bd      	mov	sp, r7
 800349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a2:	4770      	bx	lr

080034a4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b20      	cmp	r3, #32
 80034b8:	d138      	bne.n	800352c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d101      	bne.n	80034c8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80034c4:	2302      	movs	r3, #2
 80034c6:	e032      	b.n	800352e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2224      	movs	r2, #36	@ 0x24
 80034d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f022 0201 	bic.w	r2, r2, #1
 80034e6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80034f6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	6819      	ldr	r1, [r3, #0]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	683a      	ldr	r2, [r7, #0]
 8003504:	430a      	orrs	r2, r1
 8003506:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f042 0201 	orr.w	r2, r2, #1
 8003516:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2220      	movs	r2, #32
 800351c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2200      	movs	r2, #0
 8003524:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003528:	2300      	movs	r3, #0
 800352a:	e000      	b.n	800352e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800352c:	2302      	movs	r3, #2
  }
}
 800352e:	4618      	mov	r0, r3
 8003530:	370c      	adds	r7, #12
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr

0800353a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800353a:	b480      	push	{r7}
 800353c:	b085      	sub	sp, #20
 800353e:	af00      	add	r7, sp, #0
 8003540:	6078      	str	r0, [r7, #4]
 8003542:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800354a:	b2db      	uxtb	r3, r3
 800354c:	2b20      	cmp	r3, #32
 800354e:	d139      	bne.n	80035c4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003556:	2b01      	cmp	r3, #1
 8003558:	d101      	bne.n	800355e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800355a:	2302      	movs	r3, #2
 800355c:	e033      	b.n	80035c6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2201      	movs	r2, #1
 8003562:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2224      	movs	r2, #36	@ 0x24
 800356a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f022 0201 	bic.w	r2, r2, #1
 800357c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800358c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	021b      	lsls	r3, r3, #8
 8003592:	68fa      	ldr	r2, [r7, #12]
 8003594:	4313      	orrs	r3, r2
 8003596:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	68fa      	ldr	r2, [r7, #12]
 800359e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f042 0201 	orr.w	r2, r2, #1
 80035ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2220      	movs	r2, #32
 80035b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80035c0:	2300      	movs	r3, #0
 80035c2:	e000      	b.n	80035c6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80035c4:	2302      	movs	r3, #2
  }
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3714      	adds	r7, #20
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr
	...

080035d4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80035d4:	b480      	push	{r7}
 80035d6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035d8:	4b05      	ldr	r3, [pc, #20]	@ (80035f0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a04      	ldr	r2, [pc, #16]	@ (80035f0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80035de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035e2:	6013      	str	r3, [r2, #0]
}
 80035e4:	bf00      	nop
 80035e6:	46bd      	mov	sp, r7
 80035e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ec:	4770      	bx	lr
 80035ee:	bf00      	nop
 80035f0:	40007000 	.word	0x40007000

080035f4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b086      	sub	sp, #24
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80035fc:	2300      	movs	r3, #0
 80035fe:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d101      	bne.n	800360a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e291      	b.n	8003b2e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0301 	and.w	r3, r3, #1
 8003612:	2b00      	cmp	r3, #0
 8003614:	f000 8087 	beq.w	8003726 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003618:	4b96      	ldr	r3, [pc, #600]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	f003 030c 	and.w	r3, r3, #12
 8003620:	2b04      	cmp	r3, #4
 8003622:	d00c      	beq.n	800363e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003624:	4b93      	ldr	r3, [pc, #588]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	f003 030c 	and.w	r3, r3, #12
 800362c:	2b08      	cmp	r3, #8
 800362e:	d112      	bne.n	8003656 <HAL_RCC_OscConfig+0x62>
 8003630:	4b90      	ldr	r3, [pc, #576]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003638:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800363c:	d10b      	bne.n	8003656 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800363e:	4b8d      	ldr	r3, [pc, #564]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d06c      	beq.n	8003724 <HAL_RCC_OscConfig+0x130>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d168      	bne.n	8003724 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e26b      	b.n	8003b2e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800365e:	d106      	bne.n	800366e <HAL_RCC_OscConfig+0x7a>
 8003660:	4b84      	ldr	r3, [pc, #528]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a83      	ldr	r2, [pc, #524]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 8003666:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800366a:	6013      	str	r3, [r2, #0]
 800366c:	e02e      	b.n	80036cc <HAL_RCC_OscConfig+0xd8>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d10c      	bne.n	8003690 <HAL_RCC_OscConfig+0x9c>
 8003676:	4b7f      	ldr	r3, [pc, #508]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a7e      	ldr	r2, [pc, #504]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 800367c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003680:	6013      	str	r3, [r2, #0]
 8003682:	4b7c      	ldr	r3, [pc, #496]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a7b      	ldr	r2, [pc, #492]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 8003688:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800368c:	6013      	str	r3, [r2, #0]
 800368e:	e01d      	b.n	80036cc <HAL_RCC_OscConfig+0xd8>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003698:	d10c      	bne.n	80036b4 <HAL_RCC_OscConfig+0xc0>
 800369a:	4b76      	ldr	r3, [pc, #472]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a75      	ldr	r2, [pc, #468]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 80036a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036a4:	6013      	str	r3, [r2, #0]
 80036a6:	4b73      	ldr	r3, [pc, #460]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a72      	ldr	r2, [pc, #456]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 80036ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036b0:	6013      	str	r3, [r2, #0]
 80036b2:	e00b      	b.n	80036cc <HAL_RCC_OscConfig+0xd8>
 80036b4:	4b6f      	ldr	r3, [pc, #444]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a6e      	ldr	r2, [pc, #440]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 80036ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036be:	6013      	str	r3, [r2, #0]
 80036c0:	4b6c      	ldr	r3, [pc, #432]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a6b      	ldr	r2, [pc, #428]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 80036c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d013      	beq.n	80036fc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036d4:	f7fe f85a 	bl	800178c <HAL_GetTick>
 80036d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036da:	e008      	b.n	80036ee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036dc:	f7fe f856 	bl	800178c <HAL_GetTick>
 80036e0:	4602      	mov	r2, r0
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	2b64      	cmp	r3, #100	@ 0x64
 80036e8:	d901      	bls.n	80036ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80036ea:	2303      	movs	r3, #3
 80036ec:	e21f      	b.n	8003b2e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ee:	4b61      	ldr	r3, [pc, #388]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d0f0      	beq.n	80036dc <HAL_RCC_OscConfig+0xe8>
 80036fa:	e014      	b.n	8003726 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036fc:	f7fe f846 	bl	800178c <HAL_GetTick>
 8003700:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003702:	e008      	b.n	8003716 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003704:	f7fe f842 	bl	800178c <HAL_GetTick>
 8003708:	4602      	mov	r2, r0
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	1ad3      	subs	r3, r2, r3
 800370e:	2b64      	cmp	r3, #100	@ 0x64
 8003710:	d901      	bls.n	8003716 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003712:	2303      	movs	r3, #3
 8003714:	e20b      	b.n	8003b2e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003716:	4b57      	ldr	r3, [pc, #348]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800371e:	2b00      	cmp	r3, #0
 8003720:	d1f0      	bne.n	8003704 <HAL_RCC_OscConfig+0x110>
 8003722:	e000      	b.n	8003726 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003724:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0302 	and.w	r3, r3, #2
 800372e:	2b00      	cmp	r3, #0
 8003730:	d069      	beq.n	8003806 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003732:	4b50      	ldr	r3, [pc, #320]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f003 030c 	and.w	r3, r3, #12
 800373a:	2b00      	cmp	r3, #0
 800373c:	d00b      	beq.n	8003756 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800373e:	4b4d      	ldr	r3, [pc, #308]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	f003 030c 	and.w	r3, r3, #12
 8003746:	2b08      	cmp	r3, #8
 8003748:	d11c      	bne.n	8003784 <HAL_RCC_OscConfig+0x190>
 800374a:	4b4a      	ldr	r3, [pc, #296]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d116      	bne.n	8003784 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003756:	4b47      	ldr	r3, [pc, #284]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0302 	and.w	r3, r3, #2
 800375e:	2b00      	cmp	r3, #0
 8003760:	d005      	beq.n	800376e <HAL_RCC_OscConfig+0x17a>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	68db      	ldr	r3, [r3, #12]
 8003766:	2b01      	cmp	r3, #1
 8003768:	d001      	beq.n	800376e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e1df      	b.n	8003b2e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800376e:	4b41      	ldr	r3, [pc, #260]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	691b      	ldr	r3, [r3, #16]
 800377a:	00db      	lsls	r3, r3, #3
 800377c:	493d      	ldr	r1, [pc, #244]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 800377e:	4313      	orrs	r3, r2
 8003780:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003782:	e040      	b.n	8003806 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d023      	beq.n	80037d4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800378c:	4b39      	ldr	r3, [pc, #228]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a38      	ldr	r2, [pc, #224]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 8003792:	f043 0301 	orr.w	r3, r3, #1
 8003796:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003798:	f7fd fff8 	bl	800178c <HAL_GetTick>
 800379c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800379e:	e008      	b.n	80037b2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037a0:	f7fd fff4 	bl	800178c <HAL_GetTick>
 80037a4:	4602      	mov	r2, r0
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	d901      	bls.n	80037b2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80037ae:	2303      	movs	r3, #3
 80037b0:	e1bd      	b.n	8003b2e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037b2:	4b30      	ldr	r3, [pc, #192]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 0302 	and.w	r3, r3, #2
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d0f0      	beq.n	80037a0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037be:	4b2d      	ldr	r3, [pc, #180]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	691b      	ldr	r3, [r3, #16]
 80037ca:	00db      	lsls	r3, r3, #3
 80037cc:	4929      	ldr	r1, [pc, #164]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	600b      	str	r3, [r1, #0]
 80037d2:	e018      	b.n	8003806 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037d4:	4b27      	ldr	r3, [pc, #156]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a26      	ldr	r2, [pc, #152]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 80037da:	f023 0301 	bic.w	r3, r3, #1
 80037de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e0:	f7fd ffd4 	bl	800178c <HAL_GetTick>
 80037e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037e6:	e008      	b.n	80037fa <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037e8:	f7fd ffd0 	bl	800178c <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d901      	bls.n	80037fa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	e199      	b.n	8003b2e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037fa:	4b1e      	ldr	r3, [pc, #120]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 0302 	and.w	r3, r3, #2
 8003802:	2b00      	cmp	r3, #0
 8003804:	d1f0      	bne.n	80037e8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0308 	and.w	r3, r3, #8
 800380e:	2b00      	cmp	r3, #0
 8003810:	d038      	beq.n	8003884 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	695b      	ldr	r3, [r3, #20]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d019      	beq.n	800384e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800381a:	4b16      	ldr	r3, [pc, #88]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 800381c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800381e:	4a15      	ldr	r2, [pc, #84]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 8003820:	f043 0301 	orr.w	r3, r3, #1
 8003824:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003826:	f7fd ffb1 	bl	800178c <HAL_GetTick>
 800382a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800382c:	e008      	b.n	8003840 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800382e:	f7fd ffad 	bl	800178c <HAL_GetTick>
 8003832:	4602      	mov	r2, r0
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	2b02      	cmp	r3, #2
 800383a:	d901      	bls.n	8003840 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800383c:	2303      	movs	r3, #3
 800383e:	e176      	b.n	8003b2e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003840:	4b0c      	ldr	r3, [pc, #48]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 8003842:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003844:	f003 0302 	and.w	r3, r3, #2
 8003848:	2b00      	cmp	r3, #0
 800384a:	d0f0      	beq.n	800382e <HAL_RCC_OscConfig+0x23a>
 800384c:	e01a      	b.n	8003884 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800384e:	4b09      	ldr	r3, [pc, #36]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 8003850:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003852:	4a08      	ldr	r2, [pc, #32]	@ (8003874 <HAL_RCC_OscConfig+0x280>)
 8003854:	f023 0301 	bic.w	r3, r3, #1
 8003858:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800385a:	f7fd ff97 	bl	800178c <HAL_GetTick>
 800385e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003860:	e00a      	b.n	8003878 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003862:	f7fd ff93 	bl	800178c <HAL_GetTick>
 8003866:	4602      	mov	r2, r0
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	2b02      	cmp	r3, #2
 800386e:	d903      	bls.n	8003878 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003870:	2303      	movs	r3, #3
 8003872:	e15c      	b.n	8003b2e <HAL_RCC_OscConfig+0x53a>
 8003874:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003878:	4b91      	ldr	r3, [pc, #580]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 800387a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d1ee      	bne.n	8003862 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0304 	and.w	r3, r3, #4
 800388c:	2b00      	cmp	r3, #0
 800388e:	f000 80a4 	beq.w	80039da <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003892:	4b8b      	ldr	r3, [pc, #556]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 8003894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003896:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d10d      	bne.n	80038ba <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800389e:	4b88      	ldr	r3, [pc, #544]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 80038a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a2:	4a87      	ldr	r2, [pc, #540]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 80038a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80038aa:	4b85      	ldr	r3, [pc, #532]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 80038ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038b2:	60bb      	str	r3, [r7, #8]
 80038b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038b6:	2301      	movs	r3, #1
 80038b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038ba:	4b82      	ldr	r3, [pc, #520]	@ (8003ac4 <HAL_RCC_OscConfig+0x4d0>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d118      	bne.n	80038f8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80038c6:	4b7f      	ldr	r3, [pc, #508]	@ (8003ac4 <HAL_RCC_OscConfig+0x4d0>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a7e      	ldr	r2, [pc, #504]	@ (8003ac4 <HAL_RCC_OscConfig+0x4d0>)
 80038cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038d2:	f7fd ff5b 	bl	800178c <HAL_GetTick>
 80038d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038d8:	e008      	b.n	80038ec <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038da:	f7fd ff57 	bl	800178c <HAL_GetTick>
 80038de:	4602      	mov	r2, r0
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	1ad3      	subs	r3, r2, r3
 80038e4:	2b64      	cmp	r3, #100	@ 0x64
 80038e6:	d901      	bls.n	80038ec <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80038e8:	2303      	movs	r3, #3
 80038ea:	e120      	b.n	8003b2e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038ec:	4b75      	ldr	r3, [pc, #468]	@ (8003ac4 <HAL_RCC_OscConfig+0x4d0>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d0f0      	beq.n	80038da <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d106      	bne.n	800390e <HAL_RCC_OscConfig+0x31a>
 8003900:	4b6f      	ldr	r3, [pc, #444]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 8003902:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003904:	4a6e      	ldr	r2, [pc, #440]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 8003906:	f043 0301 	orr.w	r3, r3, #1
 800390a:	6713      	str	r3, [r2, #112]	@ 0x70
 800390c:	e02d      	b.n	800396a <HAL_RCC_OscConfig+0x376>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d10c      	bne.n	8003930 <HAL_RCC_OscConfig+0x33c>
 8003916:	4b6a      	ldr	r3, [pc, #424]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 8003918:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800391a:	4a69      	ldr	r2, [pc, #420]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 800391c:	f023 0301 	bic.w	r3, r3, #1
 8003920:	6713      	str	r3, [r2, #112]	@ 0x70
 8003922:	4b67      	ldr	r3, [pc, #412]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 8003924:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003926:	4a66      	ldr	r2, [pc, #408]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 8003928:	f023 0304 	bic.w	r3, r3, #4
 800392c:	6713      	str	r3, [r2, #112]	@ 0x70
 800392e:	e01c      	b.n	800396a <HAL_RCC_OscConfig+0x376>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	2b05      	cmp	r3, #5
 8003936:	d10c      	bne.n	8003952 <HAL_RCC_OscConfig+0x35e>
 8003938:	4b61      	ldr	r3, [pc, #388]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 800393a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800393c:	4a60      	ldr	r2, [pc, #384]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 800393e:	f043 0304 	orr.w	r3, r3, #4
 8003942:	6713      	str	r3, [r2, #112]	@ 0x70
 8003944:	4b5e      	ldr	r3, [pc, #376]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 8003946:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003948:	4a5d      	ldr	r2, [pc, #372]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 800394a:	f043 0301 	orr.w	r3, r3, #1
 800394e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003950:	e00b      	b.n	800396a <HAL_RCC_OscConfig+0x376>
 8003952:	4b5b      	ldr	r3, [pc, #364]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 8003954:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003956:	4a5a      	ldr	r2, [pc, #360]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 8003958:	f023 0301 	bic.w	r3, r3, #1
 800395c:	6713      	str	r3, [r2, #112]	@ 0x70
 800395e:	4b58      	ldr	r3, [pc, #352]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 8003960:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003962:	4a57      	ldr	r2, [pc, #348]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 8003964:	f023 0304 	bic.w	r3, r3, #4
 8003968:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d015      	beq.n	800399e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003972:	f7fd ff0b 	bl	800178c <HAL_GetTick>
 8003976:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003978:	e00a      	b.n	8003990 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800397a:	f7fd ff07 	bl	800178c <HAL_GetTick>
 800397e:	4602      	mov	r2, r0
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	1ad3      	subs	r3, r2, r3
 8003984:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003988:	4293      	cmp	r3, r2
 800398a:	d901      	bls.n	8003990 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800398c:	2303      	movs	r3, #3
 800398e:	e0ce      	b.n	8003b2e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003990:	4b4b      	ldr	r3, [pc, #300]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 8003992:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003994:	f003 0302 	and.w	r3, r3, #2
 8003998:	2b00      	cmp	r3, #0
 800399a:	d0ee      	beq.n	800397a <HAL_RCC_OscConfig+0x386>
 800399c:	e014      	b.n	80039c8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800399e:	f7fd fef5 	bl	800178c <HAL_GetTick>
 80039a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039a4:	e00a      	b.n	80039bc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039a6:	f7fd fef1 	bl	800178c <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d901      	bls.n	80039bc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e0b8      	b.n	8003b2e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039bc:	4b40      	ldr	r3, [pc, #256]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 80039be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039c0:	f003 0302 	and.w	r3, r3, #2
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d1ee      	bne.n	80039a6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80039c8:	7dfb      	ldrb	r3, [r7, #23]
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d105      	bne.n	80039da <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039ce:	4b3c      	ldr	r3, [pc, #240]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 80039d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d2:	4a3b      	ldr	r2, [pc, #236]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 80039d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039d8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	699b      	ldr	r3, [r3, #24]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	f000 80a4 	beq.w	8003b2c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80039e4:	4b36      	ldr	r3, [pc, #216]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	f003 030c 	and.w	r3, r3, #12
 80039ec:	2b08      	cmp	r3, #8
 80039ee:	d06b      	beq.n	8003ac8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	699b      	ldr	r3, [r3, #24]
 80039f4:	2b02      	cmp	r3, #2
 80039f6:	d149      	bne.n	8003a8c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039f8:	4b31      	ldr	r3, [pc, #196]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a30      	ldr	r2, [pc, #192]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 80039fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a04:	f7fd fec2 	bl	800178c <HAL_GetTick>
 8003a08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a0a:	e008      	b.n	8003a1e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a0c:	f7fd febe 	bl	800178c <HAL_GetTick>
 8003a10:	4602      	mov	r2, r0
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	2b02      	cmp	r3, #2
 8003a18:	d901      	bls.n	8003a1e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	e087      	b.n	8003b2e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a1e:	4b28      	ldr	r3, [pc, #160]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d1f0      	bne.n	8003a0c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	69da      	ldr	r2, [r3, #28]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a1b      	ldr	r3, [r3, #32]
 8003a32:	431a      	orrs	r2, r3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a38:	019b      	lsls	r3, r3, #6
 8003a3a:	431a      	orrs	r2, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a40:	085b      	lsrs	r3, r3, #1
 8003a42:	3b01      	subs	r3, #1
 8003a44:	041b      	lsls	r3, r3, #16
 8003a46:	431a      	orrs	r2, r3
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a4c:	061b      	lsls	r3, r3, #24
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	4a1b      	ldr	r2, [pc, #108]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 8003a52:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003a56:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a58:	4b19      	ldr	r3, [pc, #100]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a18      	ldr	r2, [pc, #96]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 8003a5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a64:	f7fd fe92 	bl	800178c <HAL_GetTick>
 8003a68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a6a:	e008      	b.n	8003a7e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a6c:	f7fd fe8e 	bl	800178c <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d901      	bls.n	8003a7e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e057      	b.n	8003b2e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a7e:	4b10      	ldr	r3, [pc, #64]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d0f0      	beq.n	8003a6c <HAL_RCC_OscConfig+0x478>
 8003a8a:	e04f      	b.n	8003b2c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a0b      	ldr	r2, [pc, #44]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 8003a92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a98:	f7fd fe78 	bl	800178c <HAL_GetTick>
 8003a9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a9e:	e008      	b.n	8003ab2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aa0:	f7fd fe74 	bl	800178c <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d901      	bls.n	8003ab2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	e03d      	b.n	8003b2e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ab2:	4b03      	ldr	r3, [pc, #12]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d1f0      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x4ac>
 8003abe:	e035      	b.n	8003b2c <HAL_RCC_OscConfig+0x538>
 8003ac0:	40023800 	.word	0x40023800
 8003ac4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003ac8:	4b1b      	ldr	r3, [pc, #108]	@ (8003b38 <HAL_RCC_OscConfig+0x544>)
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	699b      	ldr	r3, [r3, #24]
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d028      	beq.n	8003b28 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d121      	bne.n	8003b28 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d11a      	bne.n	8003b28 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003af8:	4013      	ands	r3, r2
 8003afa:	687a      	ldr	r2, [r7, #4]
 8003afc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003afe:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d111      	bne.n	8003b28 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b0e:	085b      	lsrs	r3, r3, #1
 8003b10:	3b01      	subs	r3, #1
 8003b12:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d107      	bne.n	8003b28 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b22:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d001      	beq.n	8003b2c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	e000      	b.n	8003b2e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3718      	adds	r7, #24
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	40023800 	.word	0x40023800

08003b3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b084      	sub	sp, #16
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
 8003b44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003b46:	2300      	movs	r3, #0
 8003b48:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d101      	bne.n	8003b54 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	e0d0      	b.n	8003cf6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b54:	4b6a      	ldr	r3, [pc, #424]	@ (8003d00 <HAL_RCC_ClockConfig+0x1c4>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 030f 	and.w	r3, r3, #15
 8003b5c:	683a      	ldr	r2, [r7, #0]
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	d910      	bls.n	8003b84 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b62:	4b67      	ldr	r3, [pc, #412]	@ (8003d00 <HAL_RCC_ClockConfig+0x1c4>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f023 020f 	bic.w	r2, r3, #15
 8003b6a:	4965      	ldr	r1, [pc, #404]	@ (8003d00 <HAL_RCC_ClockConfig+0x1c4>)
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b72:	4b63      	ldr	r3, [pc, #396]	@ (8003d00 <HAL_RCC_ClockConfig+0x1c4>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 030f 	and.w	r3, r3, #15
 8003b7a:	683a      	ldr	r2, [r7, #0]
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d001      	beq.n	8003b84 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e0b8      	b.n	8003cf6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0302 	and.w	r3, r3, #2
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d020      	beq.n	8003bd2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0304 	and.w	r3, r3, #4
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d005      	beq.n	8003ba8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b9c:	4b59      	ldr	r3, [pc, #356]	@ (8003d04 <HAL_RCC_ClockConfig+0x1c8>)
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	4a58      	ldr	r2, [pc, #352]	@ (8003d04 <HAL_RCC_ClockConfig+0x1c8>)
 8003ba2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003ba6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 0308 	and.w	r3, r3, #8
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d005      	beq.n	8003bc0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003bb4:	4b53      	ldr	r3, [pc, #332]	@ (8003d04 <HAL_RCC_ClockConfig+0x1c8>)
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	4a52      	ldr	r2, [pc, #328]	@ (8003d04 <HAL_RCC_ClockConfig+0x1c8>)
 8003bba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003bbe:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bc0:	4b50      	ldr	r3, [pc, #320]	@ (8003d04 <HAL_RCC_ClockConfig+0x1c8>)
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	494d      	ldr	r1, [pc, #308]	@ (8003d04 <HAL_RCC_ClockConfig+0x1c8>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f003 0301 	and.w	r3, r3, #1
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d040      	beq.n	8003c60 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d107      	bne.n	8003bf6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003be6:	4b47      	ldr	r3, [pc, #284]	@ (8003d04 <HAL_RCC_ClockConfig+0x1c8>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d115      	bne.n	8003c1e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e07f      	b.n	8003cf6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	2b02      	cmp	r3, #2
 8003bfc:	d107      	bne.n	8003c0e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bfe:	4b41      	ldr	r3, [pc, #260]	@ (8003d04 <HAL_RCC_ClockConfig+0x1c8>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d109      	bne.n	8003c1e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e073      	b.n	8003cf6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c0e:	4b3d      	ldr	r3, [pc, #244]	@ (8003d04 <HAL_RCC_ClockConfig+0x1c8>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0302 	and.w	r3, r3, #2
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d101      	bne.n	8003c1e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e06b      	b.n	8003cf6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c1e:	4b39      	ldr	r3, [pc, #228]	@ (8003d04 <HAL_RCC_ClockConfig+0x1c8>)
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	f023 0203 	bic.w	r2, r3, #3
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	4936      	ldr	r1, [pc, #216]	@ (8003d04 <HAL_RCC_ClockConfig+0x1c8>)
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c30:	f7fd fdac 	bl	800178c <HAL_GetTick>
 8003c34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c36:	e00a      	b.n	8003c4e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c38:	f7fd fda8 	bl	800178c <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d901      	bls.n	8003c4e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e053      	b.n	8003cf6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c4e:	4b2d      	ldr	r3, [pc, #180]	@ (8003d04 <HAL_RCC_ClockConfig+0x1c8>)
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	f003 020c 	and.w	r2, r3, #12
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d1eb      	bne.n	8003c38 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c60:	4b27      	ldr	r3, [pc, #156]	@ (8003d00 <HAL_RCC_ClockConfig+0x1c4>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 030f 	and.w	r3, r3, #15
 8003c68:	683a      	ldr	r2, [r7, #0]
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d210      	bcs.n	8003c90 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c6e:	4b24      	ldr	r3, [pc, #144]	@ (8003d00 <HAL_RCC_ClockConfig+0x1c4>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f023 020f 	bic.w	r2, r3, #15
 8003c76:	4922      	ldr	r1, [pc, #136]	@ (8003d00 <HAL_RCC_ClockConfig+0x1c4>)
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c7e:	4b20      	ldr	r3, [pc, #128]	@ (8003d00 <HAL_RCC_ClockConfig+0x1c4>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 030f 	and.w	r3, r3, #15
 8003c86:	683a      	ldr	r2, [r7, #0]
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d001      	beq.n	8003c90 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e032      	b.n	8003cf6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0304 	and.w	r3, r3, #4
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d008      	beq.n	8003cae <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c9c:	4b19      	ldr	r3, [pc, #100]	@ (8003d04 <HAL_RCC_ClockConfig+0x1c8>)
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	4916      	ldr	r1, [pc, #88]	@ (8003d04 <HAL_RCC_ClockConfig+0x1c8>)
 8003caa:	4313      	orrs	r3, r2
 8003cac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f003 0308 	and.w	r3, r3, #8
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d009      	beq.n	8003cce <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003cba:	4b12      	ldr	r3, [pc, #72]	@ (8003d04 <HAL_RCC_ClockConfig+0x1c8>)
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	00db      	lsls	r3, r3, #3
 8003cc8:	490e      	ldr	r1, [pc, #56]	@ (8003d04 <HAL_RCC_ClockConfig+0x1c8>)
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003cce:	f000 f821 	bl	8003d14 <HAL_RCC_GetSysClockFreq>
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	4b0b      	ldr	r3, [pc, #44]	@ (8003d04 <HAL_RCC_ClockConfig+0x1c8>)
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	091b      	lsrs	r3, r3, #4
 8003cda:	f003 030f 	and.w	r3, r3, #15
 8003cde:	490a      	ldr	r1, [pc, #40]	@ (8003d08 <HAL_RCC_ClockConfig+0x1cc>)
 8003ce0:	5ccb      	ldrb	r3, [r1, r3]
 8003ce2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ce6:	4a09      	ldr	r2, [pc, #36]	@ (8003d0c <HAL_RCC_ClockConfig+0x1d0>)
 8003ce8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003cea:	4b09      	ldr	r3, [pc, #36]	@ (8003d10 <HAL_RCC_ClockConfig+0x1d4>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f7fd fd08 	bl	8001704 <HAL_InitTick>

  return HAL_OK;
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3710      	adds	r7, #16
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	40023c00 	.word	0x40023c00
 8003d04:	40023800 	.word	0x40023800
 8003d08:	08008048 	.word	0x08008048
 8003d0c:	20000000 	.word	0x20000000
 8003d10:	20000004 	.word	0x20000004

08003d14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d18:	b094      	sub	sp, #80	@ 0x50
 8003d1a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d20:	2300      	movs	r3, #0
 8003d22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d24:	2300      	movs	r3, #0
 8003d26:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d2c:	4b79      	ldr	r3, [pc, #484]	@ (8003f14 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	f003 030c 	and.w	r3, r3, #12
 8003d34:	2b08      	cmp	r3, #8
 8003d36:	d00d      	beq.n	8003d54 <HAL_RCC_GetSysClockFreq+0x40>
 8003d38:	2b08      	cmp	r3, #8
 8003d3a:	f200 80e1 	bhi.w	8003f00 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d002      	beq.n	8003d48 <HAL_RCC_GetSysClockFreq+0x34>
 8003d42:	2b04      	cmp	r3, #4
 8003d44:	d003      	beq.n	8003d4e <HAL_RCC_GetSysClockFreq+0x3a>
 8003d46:	e0db      	b.n	8003f00 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d48:	4b73      	ldr	r3, [pc, #460]	@ (8003f18 <HAL_RCC_GetSysClockFreq+0x204>)
 8003d4a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d4c:	e0db      	b.n	8003f06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d4e:	4b73      	ldr	r3, [pc, #460]	@ (8003f1c <HAL_RCC_GetSysClockFreq+0x208>)
 8003d50:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d52:	e0d8      	b.n	8003f06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d54:	4b6f      	ldr	r3, [pc, #444]	@ (8003f14 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d5c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003d5e:	4b6d      	ldr	r3, [pc, #436]	@ (8003f14 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d063      	beq.n	8003e32 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d6a:	4b6a      	ldr	r3, [pc, #424]	@ (8003f14 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	099b      	lsrs	r3, r3, #6
 8003d70:	2200      	movs	r2, #0
 8003d72:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003d74:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003d76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d7c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d7e:	2300      	movs	r3, #0
 8003d80:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d82:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003d86:	4622      	mov	r2, r4
 8003d88:	462b      	mov	r3, r5
 8003d8a:	f04f 0000 	mov.w	r0, #0
 8003d8e:	f04f 0100 	mov.w	r1, #0
 8003d92:	0159      	lsls	r1, r3, #5
 8003d94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d98:	0150      	lsls	r0, r2, #5
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	460b      	mov	r3, r1
 8003d9e:	4621      	mov	r1, r4
 8003da0:	1a51      	subs	r1, r2, r1
 8003da2:	6139      	str	r1, [r7, #16]
 8003da4:	4629      	mov	r1, r5
 8003da6:	eb63 0301 	sbc.w	r3, r3, r1
 8003daa:	617b      	str	r3, [r7, #20]
 8003dac:	f04f 0200 	mov.w	r2, #0
 8003db0:	f04f 0300 	mov.w	r3, #0
 8003db4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003db8:	4659      	mov	r1, fp
 8003dba:	018b      	lsls	r3, r1, #6
 8003dbc:	4651      	mov	r1, sl
 8003dbe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003dc2:	4651      	mov	r1, sl
 8003dc4:	018a      	lsls	r2, r1, #6
 8003dc6:	4651      	mov	r1, sl
 8003dc8:	ebb2 0801 	subs.w	r8, r2, r1
 8003dcc:	4659      	mov	r1, fp
 8003dce:	eb63 0901 	sbc.w	r9, r3, r1
 8003dd2:	f04f 0200 	mov.w	r2, #0
 8003dd6:	f04f 0300 	mov.w	r3, #0
 8003dda:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003dde:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003de2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003de6:	4690      	mov	r8, r2
 8003de8:	4699      	mov	r9, r3
 8003dea:	4623      	mov	r3, r4
 8003dec:	eb18 0303 	adds.w	r3, r8, r3
 8003df0:	60bb      	str	r3, [r7, #8]
 8003df2:	462b      	mov	r3, r5
 8003df4:	eb49 0303 	adc.w	r3, r9, r3
 8003df8:	60fb      	str	r3, [r7, #12]
 8003dfa:	f04f 0200 	mov.w	r2, #0
 8003dfe:	f04f 0300 	mov.w	r3, #0
 8003e02:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003e06:	4629      	mov	r1, r5
 8003e08:	024b      	lsls	r3, r1, #9
 8003e0a:	4621      	mov	r1, r4
 8003e0c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003e10:	4621      	mov	r1, r4
 8003e12:	024a      	lsls	r2, r1, #9
 8003e14:	4610      	mov	r0, r2
 8003e16:	4619      	mov	r1, r3
 8003e18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e20:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003e24:	f7fc ff38 	bl	8000c98 <__aeabi_uldivmod>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	460b      	mov	r3, r1
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e30:	e058      	b.n	8003ee4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e32:	4b38      	ldr	r3, [pc, #224]	@ (8003f14 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	099b      	lsrs	r3, r3, #6
 8003e38:	2200      	movs	r2, #0
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	4611      	mov	r1, r2
 8003e3e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003e42:	623b      	str	r3, [r7, #32]
 8003e44:	2300      	movs	r3, #0
 8003e46:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e48:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003e4c:	4642      	mov	r2, r8
 8003e4e:	464b      	mov	r3, r9
 8003e50:	f04f 0000 	mov.w	r0, #0
 8003e54:	f04f 0100 	mov.w	r1, #0
 8003e58:	0159      	lsls	r1, r3, #5
 8003e5a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e5e:	0150      	lsls	r0, r2, #5
 8003e60:	4602      	mov	r2, r0
 8003e62:	460b      	mov	r3, r1
 8003e64:	4641      	mov	r1, r8
 8003e66:	ebb2 0a01 	subs.w	sl, r2, r1
 8003e6a:	4649      	mov	r1, r9
 8003e6c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003e70:	f04f 0200 	mov.w	r2, #0
 8003e74:	f04f 0300 	mov.w	r3, #0
 8003e78:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003e7c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003e80:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003e84:	ebb2 040a 	subs.w	r4, r2, sl
 8003e88:	eb63 050b 	sbc.w	r5, r3, fp
 8003e8c:	f04f 0200 	mov.w	r2, #0
 8003e90:	f04f 0300 	mov.w	r3, #0
 8003e94:	00eb      	lsls	r3, r5, #3
 8003e96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e9a:	00e2      	lsls	r2, r4, #3
 8003e9c:	4614      	mov	r4, r2
 8003e9e:	461d      	mov	r5, r3
 8003ea0:	4643      	mov	r3, r8
 8003ea2:	18e3      	adds	r3, r4, r3
 8003ea4:	603b      	str	r3, [r7, #0]
 8003ea6:	464b      	mov	r3, r9
 8003ea8:	eb45 0303 	adc.w	r3, r5, r3
 8003eac:	607b      	str	r3, [r7, #4]
 8003eae:	f04f 0200 	mov.w	r2, #0
 8003eb2:	f04f 0300 	mov.w	r3, #0
 8003eb6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003eba:	4629      	mov	r1, r5
 8003ebc:	028b      	lsls	r3, r1, #10
 8003ebe:	4621      	mov	r1, r4
 8003ec0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ec4:	4621      	mov	r1, r4
 8003ec6:	028a      	lsls	r2, r1, #10
 8003ec8:	4610      	mov	r0, r2
 8003eca:	4619      	mov	r1, r3
 8003ecc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ece:	2200      	movs	r2, #0
 8003ed0:	61bb      	str	r3, [r7, #24]
 8003ed2:	61fa      	str	r2, [r7, #28]
 8003ed4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ed8:	f7fc fede 	bl	8000c98 <__aeabi_uldivmod>
 8003edc:	4602      	mov	r2, r0
 8003ede:	460b      	mov	r3, r1
 8003ee0:	4613      	mov	r3, r2
 8003ee2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8003f14 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	0c1b      	lsrs	r3, r3, #16
 8003eea:	f003 0303 	and.w	r3, r3, #3
 8003eee:	3301      	adds	r3, #1
 8003ef0:	005b      	lsls	r3, r3, #1
 8003ef2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003ef4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003ef6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003efc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003efe:	e002      	b.n	8003f06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f00:	4b05      	ldr	r3, [pc, #20]	@ (8003f18 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f02:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3750      	adds	r7, #80	@ 0x50
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f12:	bf00      	nop
 8003f14:	40023800 	.word	0x40023800
 8003f18:	00f42400 	.word	0x00f42400
 8003f1c:	007a1200 	.word	0x007a1200

08003f20 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f20:	b480      	push	{r7}
 8003f22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f24:	4b03      	ldr	r3, [pc, #12]	@ (8003f34 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f26:	681b      	ldr	r3, [r3, #0]
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr
 8003f32:	bf00      	nop
 8003f34:	20000000 	.word	0x20000000

08003f38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f3c:	f7ff fff0 	bl	8003f20 <HAL_RCC_GetHCLKFreq>
 8003f40:	4602      	mov	r2, r0
 8003f42:	4b05      	ldr	r3, [pc, #20]	@ (8003f58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	0a9b      	lsrs	r3, r3, #10
 8003f48:	f003 0307 	and.w	r3, r3, #7
 8003f4c:	4903      	ldr	r1, [pc, #12]	@ (8003f5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f4e:	5ccb      	ldrb	r3, [r1, r3]
 8003f50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	40023800 	.word	0x40023800
 8003f5c:	08008058 	.word	0x08008058

08003f60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003f64:	f7ff ffdc 	bl	8003f20 <HAL_RCC_GetHCLKFreq>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	4b05      	ldr	r3, [pc, #20]	@ (8003f80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	0b5b      	lsrs	r3, r3, #13
 8003f70:	f003 0307 	and.w	r3, r3, #7
 8003f74:	4903      	ldr	r1, [pc, #12]	@ (8003f84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f76:	5ccb      	ldrb	r3, [r1, r3]
 8003f78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	40023800 	.word	0x40023800
 8003f84:	08008058 	.word	0x08008058

08003f88 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b088      	sub	sp, #32
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003f90:	2300      	movs	r3, #0
 8003f92:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003f94:	2300      	movs	r3, #0
 8003f96:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0301 	and.w	r3, r3, #1
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d012      	beq.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003fac:	4b65      	ldr	r3, [pc, #404]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	4a64      	ldr	r2, [pc, #400]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003fb2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003fb6:	6093      	str	r3, [r2, #8]
 8003fb8:	4b62      	ldr	r3, [pc, #392]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003fba:	689a      	ldr	r2, [r3, #8]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fc0:	4960      	ldr	r1, [pc, #384]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d101      	bne.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d017      	beq.n	800400e <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003fde:	4b59      	ldr	r3, [pc, #356]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003fe0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003fe4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fec:	4955      	ldr	r1, [pc, #340]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ff8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ffc:	d101      	bne.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 8003ffe:	2301      	movs	r3, #1
 8004000:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004006:	2b00      	cmp	r3, #0
 8004008:	d101      	bne.n	800400e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 800400a:	2301      	movs	r3, #1
 800400c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d017      	beq.n	800404a <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800401a:	4b4a      	ldr	r3, [pc, #296]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800401c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004020:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004028:	4946      	ldr	r1, [pc, #280]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800402a:	4313      	orrs	r3, r2
 800402c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004034:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004038:	d101      	bne.n	800403e <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 800403a:	2301      	movs	r3, #1
 800403c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 8004046:	2301      	movs	r3, #1
 8004048:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 0320 	and.w	r3, r3, #32
 8004052:	2b00      	cmp	r3, #0
 8004054:	f000 808b 	beq.w	800416e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004058:	4b3a      	ldr	r3, [pc, #232]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800405a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800405c:	4a39      	ldr	r2, [pc, #228]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800405e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004062:	6413      	str	r3, [r2, #64]	@ 0x40
 8004064:	4b37      	ldr	r3, [pc, #220]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004068:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800406c:	60fb      	str	r3, [r7, #12]
 800406e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004070:	4b35      	ldr	r3, [pc, #212]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a34      	ldr	r2, [pc, #208]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004076:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800407a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800407c:	f7fd fb86 	bl	800178c <HAL_GetTick>
 8004080:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004082:	e008      	b.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004084:	f7fd fb82 	bl	800178c <HAL_GetTick>
 8004088:	4602      	mov	r2, r0
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	2b64      	cmp	r3, #100	@ 0x64
 8004090:	d901      	bls.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004092:	2303      	movs	r3, #3
 8004094:	e2bc      	b.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004096:	4b2c      	ldr	r3, [pc, #176]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d0f0      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80040a2:	4b28      	ldr	r3, [pc, #160]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80040a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040aa:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d035      	beq.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x196>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040ba:	693a      	ldr	r2, [r7, #16]
 80040bc:	429a      	cmp	r2, r3
 80040be:	d02e      	beq.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80040c0:	4b20      	ldr	r3, [pc, #128]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80040c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040c8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80040ca:	4b1e      	ldr	r3, [pc, #120]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80040cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ce:	4a1d      	ldr	r2, [pc, #116]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80040d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040d4:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80040d6:	4b1b      	ldr	r3, [pc, #108]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80040d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040da:	4a1a      	ldr	r2, [pc, #104]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80040dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040e0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80040e2:	4a18      	ldr	r2, [pc, #96]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80040e8:	4b16      	ldr	r3, [pc, #88]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80040ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ec:	f003 0301 	and.w	r3, r3, #1
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d114      	bne.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040f4:	f7fd fb4a 	bl	800178c <HAL_GetTick>
 80040f8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040fa:	e00a      	b.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040fc:	f7fd fb46 	bl	800178c <HAL_GetTick>
 8004100:	4602      	mov	r2, r0
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	f241 3288 	movw	r2, #5000	@ 0x1388
 800410a:	4293      	cmp	r3, r2
 800410c:	d901      	bls.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 800410e:	2303      	movs	r3, #3
 8004110:	e27e      	b.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004112:	4b0c      	ldr	r3, [pc, #48]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004114:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004116:	f003 0302 	and.w	r3, r3, #2
 800411a:	2b00      	cmp	r3, #0
 800411c:	d0ee      	beq.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004122:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004126:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800412a:	d111      	bne.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 800412c:	4b05      	ldr	r3, [pc, #20]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8004138:	4b04      	ldr	r3, [pc, #16]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800413a:	400b      	ands	r3, r1
 800413c:	4901      	ldr	r1, [pc, #4]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800413e:	4313      	orrs	r3, r2
 8004140:	608b      	str	r3, [r1, #8]
 8004142:	e00b      	b.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8004144:	40023800 	.word	0x40023800
 8004148:	40007000 	.word	0x40007000
 800414c:	0ffffcff 	.word	0x0ffffcff
 8004150:	4ba4      	ldr	r3, [pc, #656]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	4aa3      	ldr	r2, [pc, #652]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004156:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800415a:	6093      	str	r3, [r2, #8]
 800415c:	4ba1      	ldr	r3, [pc, #644]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800415e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004164:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004168:	499e      	ldr	r1, [pc, #632]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800416a:	4313      	orrs	r3, r2
 800416c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0310 	and.w	r3, r3, #16
 8004176:	2b00      	cmp	r3, #0
 8004178:	d010      	beq.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800417a:	4b9a      	ldr	r3, [pc, #616]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800417c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004180:	4a98      	ldr	r2, [pc, #608]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004182:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004186:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800418a:	4b96      	ldr	r3, [pc, #600]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800418c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004194:	4993      	ldr	r1, [pc, #588]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004196:	4313      	orrs	r3, r2
 8004198:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d00a      	beq.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80041a8:	4b8e      	ldr	r3, [pc, #568]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80041aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ae:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041b6:	498b      	ldr	r1, [pc, #556]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80041b8:	4313      	orrs	r3, r2
 80041ba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d00a      	beq.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80041ca:	4b86      	ldr	r3, [pc, #536]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80041cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041d0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041d8:	4982      	ldr	r1, [pc, #520]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80041da:	4313      	orrs	r3, r2
 80041dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d00a      	beq.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80041ec:	4b7d      	ldr	r3, [pc, #500]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80041ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80041fa:	497a      	ldr	r1, [pc, #488]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80041fc:	4313      	orrs	r3, r2
 80041fe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800420a:	2b00      	cmp	r3, #0
 800420c:	d00a      	beq.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800420e:	4b75      	ldr	r3, [pc, #468]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004210:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004214:	f023 0203 	bic.w	r2, r3, #3
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800421c:	4971      	ldr	r1, [pc, #452]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800421e:	4313      	orrs	r3, r2
 8004220:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800422c:	2b00      	cmp	r3, #0
 800422e:	d00a      	beq.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004230:	4b6c      	ldr	r3, [pc, #432]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004232:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004236:	f023 020c 	bic.w	r2, r3, #12
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800423e:	4969      	ldr	r1, [pc, #420]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004240:	4313      	orrs	r3, r2
 8004242:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800424e:	2b00      	cmp	r3, #0
 8004250:	d00a      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004252:	4b64      	ldr	r3, [pc, #400]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004254:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004258:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004260:	4960      	ldr	r1, [pc, #384]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004262:	4313      	orrs	r3, r2
 8004264:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004270:	2b00      	cmp	r3, #0
 8004272:	d00a      	beq.n	800428a <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004274:	4b5b      	ldr	r3, [pc, #364]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004276:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800427a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004282:	4958      	ldr	r1, [pc, #352]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004284:	4313      	orrs	r3, r2
 8004286:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004292:	2b00      	cmp	r3, #0
 8004294:	d00a      	beq.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004296:	4b53      	ldr	r3, [pc, #332]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004298:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800429c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042a4:	494f      	ldr	r1, [pc, #316]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80042a6:	4313      	orrs	r3, r2
 80042a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d00a      	beq.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80042b8:	4b4a      	ldr	r3, [pc, #296]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80042ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042be:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042c6:	4947      	ldr	r1, [pc, #284]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80042c8:	4313      	orrs	r3, r2
 80042ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d00a      	beq.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80042da:	4b42      	ldr	r3, [pc, #264]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80042dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042e0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042e8:	493e      	ldr	r1, [pc, #248]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80042ea:	4313      	orrs	r3, r2
 80042ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d00a      	beq.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80042fc:	4b39      	ldr	r3, [pc, #228]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80042fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004302:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800430a:	4936      	ldr	r1, [pc, #216]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800430c:	4313      	orrs	r3, r2
 800430e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800431a:	2b00      	cmp	r3, #0
 800431c:	d011      	beq.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800431e:	4b31      	ldr	r3, [pc, #196]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004320:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004324:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800432c:	492d      	ldr	r1, [pc, #180]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800432e:	4313      	orrs	r3, r2
 8004330:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004338:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800433c:	d101      	bne.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 800433e:	2301      	movs	r3, #1
 8004340:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800434a:	2b00      	cmp	r3, #0
 800434c:	d00a      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800434e:	4b25      	ldr	r3, [pc, #148]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004350:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004354:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800435c:	4921      	ldr	r1, [pc, #132]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800435e:	4313      	orrs	r3, r2
 8004360:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800436c:	2b00      	cmp	r3, #0
 800436e:	d00a      	beq.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004370:	4b1c      	ldr	r3, [pc, #112]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004372:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004376:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800437e:	4919      	ldr	r1, [pc, #100]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004380:	4313      	orrs	r3, r2
 8004382:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d00a      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004392:	4b14      	ldr	r3, [pc, #80]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004394:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004398:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80043a0:	4910      	ldr	r1, [pc, #64]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043a2:	4313      	orrs	r3, r2
 80043a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80043a8:	69fb      	ldr	r3, [r7, #28]
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d006      	beq.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x434>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	f000 809d 	beq.w	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80043bc:	4b09      	ldr	r3, [pc, #36]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a08      	ldr	r2, [pc, #32]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80043c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043c8:	f7fd f9e0 	bl	800178c <HAL_GetTick>
 80043cc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80043ce:	e00b      	b.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80043d0:	f7fd f9dc 	bl	800178c <HAL_GetTick>
 80043d4:	4602      	mov	r2, r0
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	2b64      	cmp	r3, #100	@ 0x64
 80043dc:	d904      	bls.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80043de:	2303      	movs	r3, #3
 80043e0:	e116      	b.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x688>
 80043e2:	bf00      	nop
 80043e4:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80043e8:	4b8b      	ldr	r3, [pc, #556]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d1ed      	bne.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 0301 	and.w	r3, r3, #1
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d017      	beq.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004404:	2b00      	cmp	r3, #0
 8004406:	d113      	bne.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004408:	4b83      	ldr	r3, [pc, #524]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800440a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800440e:	0e1b      	lsrs	r3, r3, #24
 8004410:	f003 030f 	and.w	r3, r3, #15
 8004414:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	019a      	lsls	r2, r3, #6
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	061b      	lsls	r3, r3, #24
 8004420:	431a      	orrs	r2, r3
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	071b      	lsls	r3, r3, #28
 8004428:	497b      	ldr	r1, [pc, #492]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800442a:	4313      	orrs	r3, r2
 800442c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004438:	2b00      	cmp	r3, #0
 800443a:	d004      	beq.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004440:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004444:	d00a      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800444e:	2b00      	cmp	r3, #0
 8004450:	d024      	beq.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004456:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800445a:	d11f      	bne.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800445c:	4b6e      	ldr	r3, [pc, #440]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800445e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004462:	0f1b      	lsrs	r3, r3, #28
 8004464:	f003 0307 	and.w	r3, r3, #7
 8004468:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	019a      	lsls	r2, r3, #6
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	68db      	ldr	r3, [r3, #12]
 8004474:	061b      	lsls	r3, r3, #24
 8004476:	431a      	orrs	r2, r3
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	071b      	lsls	r3, r3, #28
 800447c:	4966      	ldr	r1, [pc, #408]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800447e:	4313      	orrs	r3, r2
 8004480:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004484:	4b64      	ldr	r3, [pc, #400]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004486:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800448a:	f023 021f 	bic.w	r2, r3, #31
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	69db      	ldr	r3, [r3, #28]
 8004492:	3b01      	subs	r3, #1
 8004494:	4960      	ldr	r1, [pc, #384]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004496:	4313      	orrs	r3, r2
 8004498:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d00d      	beq.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	019a      	lsls	r2, r3, #6
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	061b      	lsls	r3, r3, #24
 80044b4:	431a      	orrs	r2, r3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	071b      	lsls	r3, r3, #28
 80044bc:	4956      	ldr	r1, [pc, #344]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80044be:	4313      	orrs	r3, r2
 80044c0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80044c4:	4b54      	ldr	r3, [pc, #336]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a53      	ldr	r2, [pc, #332]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80044ca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80044ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044d0:	f7fd f95c 	bl	800178c <HAL_GetTick>
 80044d4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80044d6:	e008      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80044d8:	f7fd f958 	bl	800178c <HAL_GetTick>
 80044dc:	4602      	mov	r2, r0
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	1ad3      	subs	r3, r2, r3
 80044e2:	2b64      	cmp	r3, #100	@ 0x64
 80044e4:	d901      	bls.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80044e6:	2303      	movs	r3, #3
 80044e8:	e092      	b.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80044ea:	4b4b      	ldr	r3, [pc, #300]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d0f0      	beq.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80044f6:	69bb      	ldr	r3, [r7, #24]
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	f040 8088 	bne.w	800460e <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80044fe:	4b46      	ldr	r3, [pc, #280]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a45      	ldr	r2, [pc, #276]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004504:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004508:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800450a:	f7fd f93f 	bl	800178c <HAL_GetTick>
 800450e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004510:	e008      	b.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004512:	f7fd f93b 	bl	800178c <HAL_GetTick>
 8004516:	4602      	mov	r2, r0
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	1ad3      	subs	r3, r2, r3
 800451c:	2b64      	cmp	r3, #100	@ 0x64
 800451e:	d901      	bls.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004520:	2303      	movs	r3, #3
 8004522:	e075      	b.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004524:	4b3c      	ldr	r3, [pc, #240]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800452c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004530:	d0ef      	beq.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800453a:	2b00      	cmp	r3, #0
 800453c:	d003      	beq.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004542:	2b00      	cmp	r3, #0
 8004544:	d009      	beq.n	800455a <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800454e:	2b00      	cmp	r3, #0
 8004550:	d024      	beq.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004556:	2b00      	cmp	r3, #0
 8004558:	d120      	bne.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800455a:	4b2f      	ldr	r3, [pc, #188]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800455c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004560:	0c1b      	lsrs	r3, r3, #16
 8004562:	f003 0303 	and.w	r3, r3, #3
 8004566:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	691b      	ldr	r3, [r3, #16]
 800456c:	019a      	lsls	r2, r3, #6
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	041b      	lsls	r3, r3, #16
 8004572:	431a      	orrs	r2, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	695b      	ldr	r3, [r3, #20]
 8004578:	061b      	lsls	r3, r3, #24
 800457a:	4927      	ldr	r1, [pc, #156]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800457c:	4313      	orrs	r3, r2
 800457e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004582:	4b25      	ldr	r3, [pc, #148]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004584:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004588:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6a1b      	ldr	r3, [r3, #32]
 8004590:	3b01      	subs	r3, #1
 8004592:	021b      	lsls	r3, r3, #8
 8004594:	4920      	ldr	r1, [pc, #128]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004596:	4313      	orrs	r3, r2
 8004598:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d018      	beq.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x652>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045b0:	d113      	bne.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80045b2:	4b19      	ldr	r3, [pc, #100]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80045b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045b8:	0e1b      	lsrs	r3, r3, #24
 80045ba:	f003 030f 	and.w	r3, r3, #15
 80045be:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	691b      	ldr	r3, [r3, #16]
 80045c4:	019a      	lsls	r2, r3, #6
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	699b      	ldr	r3, [r3, #24]
 80045ca:	041b      	lsls	r3, r3, #16
 80045cc:	431a      	orrs	r2, r3
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	061b      	lsls	r3, r3, #24
 80045d2:	4911      	ldr	r1, [pc, #68]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80045d4:	4313      	orrs	r3, r2
 80045d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80045da:	4b0f      	ldr	r3, [pc, #60]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a0e      	ldr	r2, [pc, #56]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80045e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045e6:	f7fd f8d1 	bl	800178c <HAL_GetTick>
 80045ea:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80045ec:	e008      	b.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80045ee:	f7fd f8cd 	bl	800178c <HAL_GetTick>
 80045f2:	4602      	mov	r2, r0
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	1ad3      	subs	r3, r2, r3
 80045f8:	2b64      	cmp	r3, #100	@ 0x64
 80045fa:	d901      	bls.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80045fc:	2303      	movs	r3, #3
 80045fe:	e007      	b.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004600:	4b05      	ldr	r3, [pc, #20]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004608:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800460c:	d1ef      	bne.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 800460e:	2300      	movs	r3, #0
}
 8004610:	4618      	mov	r0, r3
 8004612:	3720      	adds	r7, #32
 8004614:	46bd      	mov	sp, r7
 8004616:	bd80      	pop	{r7, pc}
 8004618:	40023800 	.word	0x40023800

0800461c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b082      	sub	sp, #8
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d101      	bne.n	800462e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	e040      	b.n	80046b0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004632:	2b00      	cmp	r3, #0
 8004634:	d106      	bne.n	8004644 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2200      	movs	r2, #0
 800463a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f7fc feae 	bl	80013a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2224      	movs	r2, #36	@ 0x24
 8004648:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f022 0201 	bic.w	r2, r2, #1
 8004658:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800465e:	2b00      	cmp	r3, #0
 8004660:	d002      	beq.n	8004668 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f000 fb16 	bl	8004c94 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f000 f8af 	bl	80047cc <UART_SetConfig>
 800466e:	4603      	mov	r3, r0
 8004670:	2b01      	cmp	r3, #1
 8004672:	d101      	bne.n	8004678 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	e01b      	b.n	80046b0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	685a      	ldr	r2, [r3, #4]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004686:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	689a      	ldr	r2, [r3, #8]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004696:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f042 0201 	orr.w	r2, r2, #1
 80046a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	f000 fb95 	bl	8004dd8 <UART_CheckIdleState>
 80046ae:	4603      	mov	r3, r0
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	3708      	adds	r7, #8
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b08a      	sub	sp, #40	@ 0x28
 80046bc:	af02      	add	r7, sp, #8
 80046be:	60f8      	str	r0, [r7, #12]
 80046c0:	60b9      	str	r1, [r7, #8]
 80046c2:	603b      	str	r3, [r7, #0]
 80046c4:	4613      	mov	r3, r2
 80046c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80046cc:	2b20      	cmp	r3, #32
 80046ce:	d177      	bne.n	80047c0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d002      	beq.n	80046dc <HAL_UART_Transmit+0x24>
 80046d6:	88fb      	ldrh	r3, [r7, #6]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d101      	bne.n	80046e0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	e070      	b.n	80047c2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2200      	movs	r2, #0
 80046e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2221      	movs	r2, #33	@ 0x21
 80046ec:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80046ee:	f7fd f84d 	bl	800178c <HAL_GetTick>
 80046f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	88fa      	ldrh	r2, [r7, #6]
 80046f8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	88fa      	ldrh	r2, [r7, #6]
 8004700:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800470c:	d108      	bne.n	8004720 <HAL_UART_Transmit+0x68>
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	691b      	ldr	r3, [r3, #16]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d104      	bne.n	8004720 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004716:	2300      	movs	r3, #0
 8004718:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	61bb      	str	r3, [r7, #24]
 800471e:	e003      	b.n	8004728 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004724:	2300      	movs	r3, #0
 8004726:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004728:	e02f      	b.n	800478a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	9300      	str	r3, [sp, #0]
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	2200      	movs	r2, #0
 8004732:	2180      	movs	r1, #128	@ 0x80
 8004734:	68f8      	ldr	r0, [r7, #12]
 8004736:	f000 fba6 	bl	8004e86 <UART_WaitOnFlagUntilTimeout>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	d004      	beq.n	800474a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2220      	movs	r2, #32
 8004744:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004746:	2303      	movs	r3, #3
 8004748:	e03b      	b.n	80047c2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800474a:	69fb      	ldr	r3, [r7, #28]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d10b      	bne.n	8004768 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004750:	69bb      	ldr	r3, [r7, #24]
 8004752:	881b      	ldrh	r3, [r3, #0]
 8004754:	461a      	mov	r2, r3
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800475e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	3302      	adds	r3, #2
 8004764:	61bb      	str	r3, [r7, #24]
 8004766:	e007      	b.n	8004778 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004768:	69fb      	ldr	r3, [r7, #28]
 800476a:	781a      	ldrb	r2, [r3, #0]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004772:	69fb      	ldr	r3, [r7, #28]
 8004774:	3301      	adds	r3, #1
 8004776:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800477e:	b29b      	uxth	r3, r3
 8004780:	3b01      	subs	r3, #1
 8004782:	b29a      	uxth	r2, r3
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004790:	b29b      	uxth	r3, r3
 8004792:	2b00      	cmp	r3, #0
 8004794:	d1c9      	bne.n	800472a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	9300      	str	r3, [sp, #0]
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	2200      	movs	r2, #0
 800479e:	2140      	movs	r1, #64	@ 0x40
 80047a0:	68f8      	ldr	r0, [r7, #12]
 80047a2:	f000 fb70 	bl	8004e86 <UART_WaitOnFlagUntilTimeout>
 80047a6:	4603      	mov	r3, r0
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d004      	beq.n	80047b6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2220      	movs	r2, #32
 80047b0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e005      	b.n	80047c2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2220      	movs	r2, #32
 80047ba:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80047bc:	2300      	movs	r3, #0
 80047be:	e000      	b.n	80047c2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80047c0:	2302      	movs	r3, #2
  }
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	3720      	adds	r7, #32
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}
	...

080047cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b088      	sub	sp, #32
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80047d4:	2300      	movs	r3, #0
 80047d6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	689a      	ldr	r2, [r3, #8]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	691b      	ldr	r3, [r3, #16]
 80047e0:	431a      	orrs	r2, r3
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	695b      	ldr	r3, [r3, #20]
 80047e6:	431a      	orrs	r2, r3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	69db      	ldr	r3, [r3, #28]
 80047ec:	4313      	orrs	r3, r2
 80047ee:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	4ba6      	ldr	r3, [pc, #664]	@ (8004a90 <UART_SetConfig+0x2c4>)
 80047f8:	4013      	ands	r3, r2
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	6812      	ldr	r2, [r2, #0]
 80047fe:	6979      	ldr	r1, [r7, #20]
 8004800:	430b      	orrs	r3, r1
 8004802:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	68da      	ldr	r2, [r3, #12]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	430a      	orrs	r2, r1
 8004818:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	699b      	ldr	r3, [r3, #24]
 800481e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6a1b      	ldr	r3, [r3, #32]
 8004824:	697a      	ldr	r2, [r7, #20]
 8004826:	4313      	orrs	r3, r2
 8004828:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	697a      	ldr	r2, [r7, #20]
 800483a:	430a      	orrs	r2, r1
 800483c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a94      	ldr	r2, [pc, #592]	@ (8004a94 <UART_SetConfig+0x2c8>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d120      	bne.n	800488a <UART_SetConfig+0xbe>
 8004848:	4b93      	ldr	r3, [pc, #588]	@ (8004a98 <UART_SetConfig+0x2cc>)
 800484a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800484e:	f003 0303 	and.w	r3, r3, #3
 8004852:	2b03      	cmp	r3, #3
 8004854:	d816      	bhi.n	8004884 <UART_SetConfig+0xb8>
 8004856:	a201      	add	r2, pc, #4	@ (adr r2, 800485c <UART_SetConfig+0x90>)
 8004858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800485c:	0800486d 	.word	0x0800486d
 8004860:	08004879 	.word	0x08004879
 8004864:	08004873 	.word	0x08004873
 8004868:	0800487f 	.word	0x0800487f
 800486c:	2301      	movs	r3, #1
 800486e:	77fb      	strb	r3, [r7, #31]
 8004870:	e150      	b.n	8004b14 <UART_SetConfig+0x348>
 8004872:	2302      	movs	r3, #2
 8004874:	77fb      	strb	r3, [r7, #31]
 8004876:	e14d      	b.n	8004b14 <UART_SetConfig+0x348>
 8004878:	2304      	movs	r3, #4
 800487a:	77fb      	strb	r3, [r7, #31]
 800487c:	e14a      	b.n	8004b14 <UART_SetConfig+0x348>
 800487e:	2308      	movs	r3, #8
 8004880:	77fb      	strb	r3, [r7, #31]
 8004882:	e147      	b.n	8004b14 <UART_SetConfig+0x348>
 8004884:	2310      	movs	r3, #16
 8004886:	77fb      	strb	r3, [r7, #31]
 8004888:	e144      	b.n	8004b14 <UART_SetConfig+0x348>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a83      	ldr	r2, [pc, #524]	@ (8004a9c <UART_SetConfig+0x2d0>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d132      	bne.n	80048fa <UART_SetConfig+0x12e>
 8004894:	4b80      	ldr	r3, [pc, #512]	@ (8004a98 <UART_SetConfig+0x2cc>)
 8004896:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800489a:	f003 030c 	and.w	r3, r3, #12
 800489e:	2b0c      	cmp	r3, #12
 80048a0:	d828      	bhi.n	80048f4 <UART_SetConfig+0x128>
 80048a2:	a201      	add	r2, pc, #4	@ (adr r2, 80048a8 <UART_SetConfig+0xdc>)
 80048a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048a8:	080048dd 	.word	0x080048dd
 80048ac:	080048f5 	.word	0x080048f5
 80048b0:	080048f5 	.word	0x080048f5
 80048b4:	080048f5 	.word	0x080048f5
 80048b8:	080048e9 	.word	0x080048e9
 80048bc:	080048f5 	.word	0x080048f5
 80048c0:	080048f5 	.word	0x080048f5
 80048c4:	080048f5 	.word	0x080048f5
 80048c8:	080048e3 	.word	0x080048e3
 80048cc:	080048f5 	.word	0x080048f5
 80048d0:	080048f5 	.word	0x080048f5
 80048d4:	080048f5 	.word	0x080048f5
 80048d8:	080048ef 	.word	0x080048ef
 80048dc:	2300      	movs	r3, #0
 80048de:	77fb      	strb	r3, [r7, #31]
 80048e0:	e118      	b.n	8004b14 <UART_SetConfig+0x348>
 80048e2:	2302      	movs	r3, #2
 80048e4:	77fb      	strb	r3, [r7, #31]
 80048e6:	e115      	b.n	8004b14 <UART_SetConfig+0x348>
 80048e8:	2304      	movs	r3, #4
 80048ea:	77fb      	strb	r3, [r7, #31]
 80048ec:	e112      	b.n	8004b14 <UART_SetConfig+0x348>
 80048ee:	2308      	movs	r3, #8
 80048f0:	77fb      	strb	r3, [r7, #31]
 80048f2:	e10f      	b.n	8004b14 <UART_SetConfig+0x348>
 80048f4:	2310      	movs	r3, #16
 80048f6:	77fb      	strb	r3, [r7, #31]
 80048f8:	e10c      	b.n	8004b14 <UART_SetConfig+0x348>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a68      	ldr	r2, [pc, #416]	@ (8004aa0 <UART_SetConfig+0x2d4>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d120      	bne.n	8004946 <UART_SetConfig+0x17a>
 8004904:	4b64      	ldr	r3, [pc, #400]	@ (8004a98 <UART_SetConfig+0x2cc>)
 8004906:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800490a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800490e:	2b30      	cmp	r3, #48	@ 0x30
 8004910:	d013      	beq.n	800493a <UART_SetConfig+0x16e>
 8004912:	2b30      	cmp	r3, #48	@ 0x30
 8004914:	d814      	bhi.n	8004940 <UART_SetConfig+0x174>
 8004916:	2b20      	cmp	r3, #32
 8004918:	d009      	beq.n	800492e <UART_SetConfig+0x162>
 800491a:	2b20      	cmp	r3, #32
 800491c:	d810      	bhi.n	8004940 <UART_SetConfig+0x174>
 800491e:	2b00      	cmp	r3, #0
 8004920:	d002      	beq.n	8004928 <UART_SetConfig+0x15c>
 8004922:	2b10      	cmp	r3, #16
 8004924:	d006      	beq.n	8004934 <UART_SetConfig+0x168>
 8004926:	e00b      	b.n	8004940 <UART_SetConfig+0x174>
 8004928:	2300      	movs	r3, #0
 800492a:	77fb      	strb	r3, [r7, #31]
 800492c:	e0f2      	b.n	8004b14 <UART_SetConfig+0x348>
 800492e:	2302      	movs	r3, #2
 8004930:	77fb      	strb	r3, [r7, #31]
 8004932:	e0ef      	b.n	8004b14 <UART_SetConfig+0x348>
 8004934:	2304      	movs	r3, #4
 8004936:	77fb      	strb	r3, [r7, #31]
 8004938:	e0ec      	b.n	8004b14 <UART_SetConfig+0x348>
 800493a:	2308      	movs	r3, #8
 800493c:	77fb      	strb	r3, [r7, #31]
 800493e:	e0e9      	b.n	8004b14 <UART_SetConfig+0x348>
 8004940:	2310      	movs	r3, #16
 8004942:	77fb      	strb	r3, [r7, #31]
 8004944:	e0e6      	b.n	8004b14 <UART_SetConfig+0x348>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a56      	ldr	r2, [pc, #344]	@ (8004aa4 <UART_SetConfig+0x2d8>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d120      	bne.n	8004992 <UART_SetConfig+0x1c6>
 8004950:	4b51      	ldr	r3, [pc, #324]	@ (8004a98 <UART_SetConfig+0x2cc>)
 8004952:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004956:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800495a:	2bc0      	cmp	r3, #192	@ 0xc0
 800495c:	d013      	beq.n	8004986 <UART_SetConfig+0x1ba>
 800495e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004960:	d814      	bhi.n	800498c <UART_SetConfig+0x1c0>
 8004962:	2b80      	cmp	r3, #128	@ 0x80
 8004964:	d009      	beq.n	800497a <UART_SetConfig+0x1ae>
 8004966:	2b80      	cmp	r3, #128	@ 0x80
 8004968:	d810      	bhi.n	800498c <UART_SetConfig+0x1c0>
 800496a:	2b00      	cmp	r3, #0
 800496c:	d002      	beq.n	8004974 <UART_SetConfig+0x1a8>
 800496e:	2b40      	cmp	r3, #64	@ 0x40
 8004970:	d006      	beq.n	8004980 <UART_SetConfig+0x1b4>
 8004972:	e00b      	b.n	800498c <UART_SetConfig+0x1c0>
 8004974:	2300      	movs	r3, #0
 8004976:	77fb      	strb	r3, [r7, #31]
 8004978:	e0cc      	b.n	8004b14 <UART_SetConfig+0x348>
 800497a:	2302      	movs	r3, #2
 800497c:	77fb      	strb	r3, [r7, #31]
 800497e:	e0c9      	b.n	8004b14 <UART_SetConfig+0x348>
 8004980:	2304      	movs	r3, #4
 8004982:	77fb      	strb	r3, [r7, #31]
 8004984:	e0c6      	b.n	8004b14 <UART_SetConfig+0x348>
 8004986:	2308      	movs	r3, #8
 8004988:	77fb      	strb	r3, [r7, #31]
 800498a:	e0c3      	b.n	8004b14 <UART_SetConfig+0x348>
 800498c:	2310      	movs	r3, #16
 800498e:	77fb      	strb	r3, [r7, #31]
 8004990:	e0c0      	b.n	8004b14 <UART_SetConfig+0x348>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a44      	ldr	r2, [pc, #272]	@ (8004aa8 <UART_SetConfig+0x2dc>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d125      	bne.n	80049e8 <UART_SetConfig+0x21c>
 800499c:	4b3e      	ldr	r3, [pc, #248]	@ (8004a98 <UART_SetConfig+0x2cc>)
 800499e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80049aa:	d017      	beq.n	80049dc <UART_SetConfig+0x210>
 80049ac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80049b0:	d817      	bhi.n	80049e2 <UART_SetConfig+0x216>
 80049b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049b6:	d00b      	beq.n	80049d0 <UART_SetConfig+0x204>
 80049b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049bc:	d811      	bhi.n	80049e2 <UART_SetConfig+0x216>
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d003      	beq.n	80049ca <UART_SetConfig+0x1fe>
 80049c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049c6:	d006      	beq.n	80049d6 <UART_SetConfig+0x20a>
 80049c8:	e00b      	b.n	80049e2 <UART_SetConfig+0x216>
 80049ca:	2300      	movs	r3, #0
 80049cc:	77fb      	strb	r3, [r7, #31]
 80049ce:	e0a1      	b.n	8004b14 <UART_SetConfig+0x348>
 80049d0:	2302      	movs	r3, #2
 80049d2:	77fb      	strb	r3, [r7, #31]
 80049d4:	e09e      	b.n	8004b14 <UART_SetConfig+0x348>
 80049d6:	2304      	movs	r3, #4
 80049d8:	77fb      	strb	r3, [r7, #31]
 80049da:	e09b      	b.n	8004b14 <UART_SetConfig+0x348>
 80049dc:	2308      	movs	r3, #8
 80049de:	77fb      	strb	r3, [r7, #31]
 80049e0:	e098      	b.n	8004b14 <UART_SetConfig+0x348>
 80049e2:	2310      	movs	r3, #16
 80049e4:	77fb      	strb	r3, [r7, #31]
 80049e6:	e095      	b.n	8004b14 <UART_SetConfig+0x348>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a2f      	ldr	r2, [pc, #188]	@ (8004aac <UART_SetConfig+0x2e0>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d125      	bne.n	8004a3e <UART_SetConfig+0x272>
 80049f2:	4b29      	ldr	r3, [pc, #164]	@ (8004a98 <UART_SetConfig+0x2cc>)
 80049f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049f8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80049fc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a00:	d017      	beq.n	8004a32 <UART_SetConfig+0x266>
 8004a02:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a06:	d817      	bhi.n	8004a38 <UART_SetConfig+0x26c>
 8004a08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a0c:	d00b      	beq.n	8004a26 <UART_SetConfig+0x25a>
 8004a0e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a12:	d811      	bhi.n	8004a38 <UART_SetConfig+0x26c>
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d003      	beq.n	8004a20 <UART_SetConfig+0x254>
 8004a18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a1c:	d006      	beq.n	8004a2c <UART_SetConfig+0x260>
 8004a1e:	e00b      	b.n	8004a38 <UART_SetConfig+0x26c>
 8004a20:	2301      	movs	r3, #1
 8004a22:	77fb      	strb	r3, [r7, #31]
 8004a24:	e076      	b.n	8004b14 <UART_SetConfig+0x348>
 8004a26:	2302      	movs	r3, #2
 8004a28:	77fb      	strb	r3, [r7, #31]
 8004a2a:	e073      	b.n	8004b14 <UART_SetConfig+0x348>
 8004a2c:	2304      	movs	r3, #4
 8004a2e:	77fb      	strb	r3, [r7, #31]
 8004a30:	e070      	b.n	8004b14 <UART_SetConfig+0x348>
 8004a32:	2308      	movs	r3, #8
 8004a34:	77fb      	strb	r3, [r7, #31]
 8004a36:	e06d      	b.n	8004b14 <UART_SetConfig+0x348>
 8004a38:	2310      	movs	r3, #16
 8004a3a:	77fb      	strb	r3, [r7, #31]
 8004a3c:	e06a      	b.n	8004b14 <UART_SetConfig+0x348>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a1b      	ldr	r2, [pc, #108]	@ (8004ab0 <UART_SetConfig+0x2e4>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d138      	bne.n	8004aba <UART_SetConfig+0x2ee>
 8004a48:	4b13      	ldr	r3, [pc, #76]	@ (8004a98 <UART_SetConfig+0x2cc>)
 8004a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a4e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004a52:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004a56:	d017      	beq.n	8004a88 <UART_SetConfig+0x2bc>
 8004a58:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004a5c:	d82a      	bhi.n	8004ab4 <UART_SetConfig+0x2e8>
 8004a5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a62:	d00b      	beq.n	8004a7c <UART_SetConfig+0x2b0>
 8004a64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a68:	d824      	bhi.n	8004ab4 <UART_SetConfig+0x2e8>
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d003      	beq.n	8004a76 <UART_SetConfig+0x2aa>
 8004a6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a72:	d006      	beq.n	8004a82 <UART_SetConfig+0x2b6>
 8004a74:	e01e      	b.n	8004ab4 <UART_SetConfig+0x2e8>
 8004a76:	2300      	movs	r3, #0
 8004a78:	77fb      	strb	r3, [r7, #31]
 8004a7a:	e04b      	b.n	8004b14 <UART_SetConfig+0x348>
 8004a7c:	2302      	movs	r3, #2
 8004a7e:	77fb      	strb	r3, [r7, #31]
 8004a80:	e048      	b.n	8004b14 <UART_SetConfig+0x348>
 8004a82:	2304      	movs	r3, #4
 8004a84:	77fb      	strb	r3, [r7, #31]
 8004a86:	e045      	b.n	8004b14 <UART_SetConfig+0x348>
 8004a88:	2308      	movs	r3, #8
 8004a8a:	77fb      	strb	r3, [r7, #31]
 8004a8c:	e042      	b.n	8004b14 <UART_SetConfig+0x348>
 8004a8e:	bf00      	nop
 8004a90:	efff69f3 	.word	0xefff69f3
 8004a94:	40011000 	.word	0x40011000
 8004a98:	40023800 	.word	0x40023800
 8004a9c:	40004400 	.word	0x40004400
 8004aa0:	40004800 	.word	0x40004800
 8004aa4:	40004c00 	.word	0x40004c00
 8004aa8:	40005000 	.word	0x40005000
 8004aac:	40011400 	.word	0x40011400
 8004ab0:	40007800 	.word	0x40007800
 8004ab4:	2310      	movs	r3, #16
 8004ab6:	77fb      	strb	r3, [r7, #31]
 8004ab8:	e02c      	b.n	8004b14 <UART_SetConfig+0x348>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4a72      	ldr	r2, [pc, #456]	@ (8004c88 <UART_SetConfig+0x4bc>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d125      	bne.n	8004b10 <UART_SetConfig+0x344>
 8004ac4:	4b71      	ldr	r3, [pc, #452]	@ (8004c8c <UART_SetConfig+0x4c0>)
 8004ac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aca:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004ace:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004ad2:	d017      	beq.n	8004b04 <UART_SetConfig+0x338>
 8004ad4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004ad8:	d817      	bhi.n	8004b0a <UART_SetConfig+0x33e>
 8004ada:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ade:	d00b      	beq.n	8004af8 <UART_SetConfig+0x32c>
 8004ae0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ae4:	d811      	bhi.n	8004b0a <UART_SetConfig+0x33e>
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d003      	beq.n	8004af2 <UART_SetConfig+0x326>
 8004aea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004aee:	d006      	beq.n	8004afe <UART_SetConfig+0x332>
 8004af0:	e00b      	b.n	8004b0a <UART_SetConfig+0x33e>
 8004af2:	2300      	movs	r3, #0
 8004af4:	77fb      	strb	r3, [r7, #31]
 8004af6:	e00d      	b.n	8004b14 <UART_SetConfig+0x348>
 8004af8:	2302      	movs	r3, #2
 8004afa:	77fb      	strb	r3, [r7, #31]
 8004afc:	e00a      	b.n	8004b14 <UART_SetConfig+0x348>
 8004afe:	2304      	movs	r3, #4
 8004b00:	77fb      	strb	r3, [r7, #31]
 8004b02:	e007      	b.n	8004b14 <UART_SetConfig+0x348>
 8004b04:	2308      	movs	r3, #8
 8004b06:	77fb      	strb	r3, [r7, #31]
 8004b08:	e004      	b.n	8004b14 <UART_SetConfig+0x348>
 8004b0a:	2310      	movs	r3, #16
 8004b0c:	77fb      	strb	r3, [r7, #31]
 8004b0e:	e001      	b.n	8004b14 <UART_SetConfig+0x348>
 8004b10:	2310      	movs	r3, #16
 8004b12:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	69db      	ldr	r3, [r3, #28]
 8004b18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b1c:	d15b      	bne.n	8004bd6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004b1e:	7ffb      	ldrb	r3, [r7, #31]
 8004b20:	2b08      	cmp	r3, #8
 8004b22:	d828      	bhi.n	8004b76 <UART_SetConfig+0x3aa>
 8004b24:	a201      	add	r2, pc, #4	@ (adr r2, 8004b2c <UART_SetConfig+0x360>)
 8004b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b2a:	bf00      	nop
 8004b2c:	08004b51 	.word	0x08004b51
 8004b30:	08004b59 	.word	0x08004b59
 8004b34:	08004b61 	.word	0x08004b61
 8004b38:	08004b77 	.word	0x08004b77
 8004b3c:	08004b67 	.word	0x08004b67
 8004b40:	08004b77 	.word	0x08004b77
 8004b44:	08004b77 	.word	0x08004b77
 8004b48:	08004b77 	.word	0x08004b77
 8004b4c:	08004b6f 	.word	0x08004b6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b50:	f7ff f9f2 	bl	8003f38 <HAL_RCC_GetPCLK1Freq>
 8004b54:	61b8      	str	r0, [r7, #24]
        break;
 8004b56:	e013      	b.n	8004b80 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b58:	f7ff fa02 	bl	8003f60 <HAL_RCC_GetPCLK2Freq>
 8004b5c:	61b8      	str	r0, [r7, #24]
        break;
 8004b5e:	e00f      	b.n	8004b80 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b60:	4b4b      	ldr	r3, [pc, #300]	@ (8004c90 <UART_SetConfig+0x4c4>)
 8004b62:	61bb      	str	r3, [r7, #24]
        break;
 8004b64:	e00c      	b.n	8004b80 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b66:	f7ff f8d5 	bl	8003d14 <HAL_RCC_GetSysClockFreq>
 8004b6a:	61b8      	str	r0, [r7, #24]
        break;
 8004b6c:	e008      	b.n	8004b80 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b72:	61bb      	str	r3, [r7, #24]
        break;
 8004b74:	e004      	b.n	8004b80 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004b76:	2300      	movs	r3, #0
 8004b78:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	77bb      	strb	r3, [r7, #30]
        break;
 8004b7e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004b80:	69bb      	ldr	r3, [r7, #24]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d074      	beq.n	8004c70 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004b86:	69bb      	ldr	r3, [r7, #24]
 8004b88:	005a      	lsls	r2, r3, #1
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	085b      	lsrs	r3, r3, #1
 8004b90:	441a      	add	r2, r3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b9a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	2b0f      	cmp	r3, #15
 8004ba0:	d916      	bls.n	8004bd0 <UART_SetConfig+0x404>
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ba8:	d212      	bcs.n	8004bd0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	b29b      	uxth	r3, r3
 8004bae:	f023 030f 	bic.w	r3, r3, #15
 8004bb2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	085b      	lsrs	r3, r3, #1
 8004bb8:	b29b      	uxth	r3, r3
 8004bba:	f003 0307 	and.w	r3, r3, #7
 8004bbe:	b29a      	uxth	r2, r3
 8004bc0:	89fb      	ldrh	r3, [r7, #14]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	89fa      	ldrh	r2, [r7, #14]
 8004bcc:	60da      	str	r2, [r3, #12]
 8004bce:	e04f      	b.n	8004c70 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	77bb      	strb	r3, [r7, #30]
 8004bd4:	e04c      	b.n	8004c70 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004bd6:	7ffb      	ldrb	r3, [r7, #31]
 8004bd8:	2b08      	cmp	r3, #8
 8004bda:	d828      	bhi.n	8004c2e <UART_SetConfig+0x462>
 8004bdc:	a201      	add	r2, pc, #4	@ (adr r2, 8004be4 <UART_SetConfig+0x418>)
 8004bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004be2:	bf00      	nop
 8004be4:	08004c09 	.word	0x08004c09
 8004be8:	08004c11 	.word	0x08004c11
 8004bec:	08004c19 	.word	0x08004c19
 8004bf0:	08004c2f 	.word	0x08004c2f
 8004bf4:	08004c1f 	.word	0x08004c1f
 8004bf8:	08004c2f 	.word	0x08004c2f
 8004bfc:	08004c2f 	.word	0x08004c2f
 8004c00:	08004c2f 	.word	0x08004c2f
 8004c04:	08004c27 	.word	0x08004c27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c08:	f7ff f996 	bl	8003f38 <HAL_RCC_GetPCLK1Freq>
 8004c0c:	61b8      	str	r0, [r7, #24]
        break;
 8004c0e:	e013      	b.n	8004c38 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c10:	f7ff f9a6 	bl	8003f60 <HAL_RCC_GetPCLK2Freq>
 8004c14:	61b8      	str	r0, [r7, #24]
        break;
 8004c16:	e00f      	b.n	8004c38 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c18:	4b1d      	ldr	r3, [pc, #116]	@ (8004c90 <UART_SetConfig+0x4c4>)
 8004c1a:	61bb      	str	r3, [r7, #24]
        break;
 8004c1c:	e00c      	b.n	8004c38 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c1e:	f7ff f879 	bl	8003d14 <HAL_RCC_GetSysClockFreq>
 8004c22:	61b8      	str	r0, [r7, #24]
        break;
 8004c24:	e008      	b.n	8004c38 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c2a:	61bb      	str	r3, [r7, #24]
        break;
 8004c2c:	e004      	b.n	8004c38 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	77bb      	strb	r3, [r7, #30]
        break;
 8004c36:	bf00      	nop
    }

    if (pclk != 0U)
 8004c38:	69bb      	ldr	r3, [r7, #24]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d018      	beq.n	8004c70 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	085a      	lsrs	r2, r3, #1
 8004c44:	69bb      	ldr	r3, [r7, #24]
 8004c46:	441a      	add	r2, r3
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c50:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	2b0f      	cmp	r3, #15
 8004c56:	d909      	bls.n	8004c6c <UART_SetConfig+0x4a0>
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c5e:	d205      	bcs.n	8004c6c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	b29a      	uxth	r2, r3
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	60da      	str	r2, [r3, #12]
 8004c6a:	e001      	b.n	8004c70 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004c7c:	7fbb      	ldrb	r3, [r7, #30]
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	3720      	adds	r7, #32
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}
 8004c86:	bf00      	nop
 8004c88:	40007c00 	.word	0x40007c00
 8004c8c:	40023800 	.word	0x40023800
 8004c90:	00f42400 	.word	0x00f42400

08004c94 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ca0:	f003 0308 	and.w	r3, r3, #8
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d00a      	beq.n	8004cbe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	430a      	orrs	r2, r1
 8004cbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc2:	f003 0301 	and.w	r3, r3, #1
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d00a      	beq.n	8004ce0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	430a      	orrs	r2, r1
 8004cde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ce4:	f003 0302 	and.w	r3, r3, #2
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d00a      	beq.n	8004d02 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	430a      	orrs	r2, r1
 8004d00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d06:	f003 0304 	and.w	r3, r3, #4
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d00a      	beq.n	8004d24 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	430a      	orrs	r2, r1
 8004d22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d28:	f003 0310 	and.w	r3, r3, #16
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d00a      	beq.n	8004d46 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	430a      	orrs	r2, r1
 8004d44:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d4a:	f003 0320 	and.w	r3, r3, #32
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d00a      	beq.n	8004d68 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	430a      	orrs	r2, r1
 8004d66:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d01a      	beq.n	8004daa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	430a      	orrs	r2, r1
 8004d88:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d92:	d10a      	bne.n	8004daa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	430a      	orrs	r2, r1
 8004da8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d00a      	beq.n	8004dcc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	430a      	orrs	r2, r1
 8004dca:	605a      	str	r2, [r3, #4]
  }
}
 8004dcc:	bf00      	nop
 8004dce:	370c      	adds	r7, #12
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr

08004dd8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b08c      	sub	sp, #48	@ 0x30
 8004ddc:	af02      	add	r7, sp, #8
 8004dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004de8:	f7fc fcd0 	bl	800178c <HAL_GetTick>
 8004dec:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 0308 	and.w	r3, r3, #8
 8004df8:	2b08      	cmp	r3, #8
 8004dfa:	d12e      	bne.n	8004e5a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004dfc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004e00:	9300      	str	r3, [sp, #0]
 8004e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e04:	2200      	movs	r2, #0
 8004e06:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f000 f83b 	bl	8004e86 <UART_WaitOnFlagUntilTimeout>
 8004e10:	4603      	mov	r3, r0
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d021      	beq.n	8004e5a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	e853 3f00 	ldrex	r3, [r3]
 8004e22:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e2a:	623b      	str	r3, [r7, #32]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	461a      	mov	r2, r3
 8004e32:	6a3b      	ldr	r3, [r7, #32]
 8004e34:	61fb      	str	r3, [r7, #28]
 8004e36:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e38:	69b9      	ldr	r1, [r7, #24]
 8004e3a:	69fa      	ldr	r2, [r7, #28]
 8004e3c:	e841 2300 	strex	r3, r2, [r1]
 8004e40:	617b      	str	r3, [r7, #20]
   return(result);
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d1e6      	bne.n	8004e16 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2220      	movs	r2, #32
 8004e4c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2200      	movs	r2, #0
 8004e52:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e56:	2303      	movs	r3, #3
 8004e58:	e011      	b.n	8004e7e <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2220      	movs	r2, #32
 8004e5e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2220      	movs	r2, #32
 8004e64:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2200      	movs	r2, #0
 8004e72:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2200      	movs	r2, #0
 8004e78:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004e7c:	2300      	movs	r3, #0
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3728      	adds	r7, #40	@ 0x28
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}

08004e86 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004e86:	b580      	push	{r7, lr}
 8004e88:	b084      	sub	sp, #16
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	60f8      	str	r0, [r7, #12]
 8004e8e:	60b9      	str	r1, [r7, #8]
 8004e90:	603b      	str	r3, [r7, #0]
 8004e92:	4613      	mov	r3, r2
 8004e94:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e96:	e04f      	b.n	8004f38 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e98:	69bb      	ldr	r3, [r7, #24]
 8004e9a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e9e:	d04b      	beq.n	8004f38 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ea0:	f7fc fc74 	bl	800178c <HAL_GetTick>
 8004ea4:	4602      	mov	r2, r0
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	1ad3      	subs	r3, r2, r3
 8004eaa:	69ba      	ldr	r2, [r7, #24]
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d302      	bcc.n	8004eb6 <UART_WaitOnFlagUntilTimeout+0x30>
 8004eb0:	69bb      	ldr	r3, [r7, #24]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d101      	bne.n	8004eba <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	e04e      	b.n	8004f58 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 0304 	and.w	r3, r3, #4
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d037      	beq.n	8004f38 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	2b80      	cmp	r3, #128	@ 0x80
 8004ecc:	d034      	beq.n	8004f38 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	2b40      	cmp	r3, #64	@ 0x40
 8004ed2:	d031      	beq.n	8004f38 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	69db      	ldr	r3, [r3, #28]
 8004eda:	f003 0308 	and.w	r3, r3, #8
 8004ede:	2b08      	cmp	r3, #8
 8004ee0:	d110      	bne.n	8004f04 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	2208      	movs	r2, #8
 8004ee8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004eea:	68f8      	ldr	r0, [r7, #12]
 8004eec:	f000 f838 	bl	8004f60 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2208      	movs	r2, #8
 8004ef4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2200      	movs	r2, #0
 8004efc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e029      	b.n	8004f58 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	69db      	ldr	r3, [r3, #28]
 8004f0a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f0e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f12:	d111      	bne.n	8004f38 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004f1c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f1e:	68f8      	ldr	r0, [r7, #12]
 8004f20:	f000 f81e 	bl	8004f60 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2220      	movs	r2, #32
 8004f28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004f34:	2303      	movs	r3, #3
 8004f36:	e00f      	b.n	8004f58 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	69da      	ldr	r2, [r3, #28]
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	4013      	ands	r3, r2
 8004f42:	68ba      	ldr	r2, [r7, #8]
 8004f44:	429a      	cmp	r2, r3
 8004f46:	bf0c      	ite	eq
 8004f48:	2301      	moveq	r3, #1
 8004f4a:	2300      	movne	r3, #0
 8004f4c:	b2db      	uxtb	r3, r3
 8004f4e:	461a      	mov	r2, r3
 8004f50:	79fb      	ldrb	r3, [r7, #7]
 8004f52:	429a      	cmp	r2, r3
 8004f54:	d0a0      	beq.n	8004e98 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f56:	2300      	movs	r3, #0
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3710      	adds	r7, #16
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f60:	b480      	push	{r7}
 8004f62:	b095      	sub	sp, #84	@ 0x54
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f70:	e853 3f00 	ldrex	r3, [r3]
 8004f74:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f78:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	461a      	mov	r2, r3
 8004f84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f86:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f88:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f8a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f8c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f8e:	e841 2300 	strex	r3, r2, [r1]
 8004f92:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d1e6      	bne.n	8004f68 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	3308      	adds	r3, #8
 8004fa0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fa2:	6a3b      	ldr	r3, [r7, #32]
 8004fa4:	e853 3f00 	ldrex	r3, [r3]
 8004fa8:	61fb      	str	r3, [r7, #28]
   return(result);
 8004faa:	69fb      	ldr	r3, [r7, #28]
 8004fac:	f023 0301 	bic.w	r3, r3, #1
 8004fb0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	3308      	adds	r3, #8
 8004fb8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fbe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004fc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fc2:	e841 2300 	strex	r3, r2, [r1]
 8004fc6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d1e5      	bne.n	8004f9a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d118      	bne.n	8005008 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	e853 3f00 	ldrex	r3, [r3]
 8004fe2:	60bb      	str	r3, [r7, #8]
   return(result);
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	f023 0310 	bic.w	r3, r3, #16
 8004fea:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	461a      	mov	r2, r3
 8004ff2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ff4:	61bb      	str	r3, [r7, #24]
 8004ff6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ff8:	6979      	ldr	r1, [r7, #20]
 8004ffa:	69ba      	ldr	r2, [r7, #24]
 8004ffc:	e841 2300 	strex	r3, r2, [r1]
 8005000:	613b      	str	r3, [r7, #16]
   return(result);
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d1e6      	bne.n	8004fd6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2220      	movs	r2, #32
 800500c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2200      	movs	r2, #0
 8005014:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800501c:	bf00      	nop
 800501e:	3754      	adds	r7, #84	@ 0x54
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr

08005028 <uart_error_handler>:


#include "erlog.h"

static void uart_error_handler()
{
 8005028:	b480      	push	{r7}
 800502a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800502c:	b672      	cpsid	i
}
 800502e:	bf00      	nop
	 __disable_irq();
	  while (1)
 8005030:	bf00      	nop
 8005032:	e7fd      	b.n	8005030 <uart_error_handler+0x8>

08005034 <uart_init>:
	  {
	  }
}
static void uart_init(UART_HandleTypeDef *huart3)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b082      	sub	sp, #8
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3->Instance = USART3;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	4a15      	ldr	r2, [pc, #84]	@ (8005094 <uart_init+0x60>)
 8005040:	601a      	str	r2, [r3, #0]
  huart3->Init.BaudRate = 115200;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005048:	605a      	str	r2, [r3, #4]
  huart3->Init.WordLength = UART_WORDLENGTH_8B;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2200      	movs	r2, #0
 800504e:	609a      	str	r2, [r3, #8]
  huart3->Init.StopBits = UART_STOPBITS_1;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2200      	movs	r2, #0
 8005054:	60da      	str	r2, [r3, #12]
  huart3->Init.Parity = UART_PARITY_NONE;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2200      	movs	r2, #0
 800505a:	611a      	str	r2, [r3, #16]
  huart3->Init.Mode = UART_MODE_TX_RX;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	220c      	movs	r2, #12
 8005060:	615a      	str	r2, [r3, #20]
  huart3->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	619a      	str	r2, [r3, #24]
  huart3->Init.OverSampling = UART_OVERSAMPLING_16;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2200      	movs	r2, #0
 800506c:	61da      	str	r2, [r3, #28]
  huart3->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	621a      	str	r2, [r3, #32]
  huart3->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2200      	movs	r2, #0
 8005078:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(huart3) != HAL_OK)
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f7ff face 	bl	800461c <HAL_UART_Init>
 8005080:	4603      	mov	r3, r0
 8005082:	2b00      	cmp	r3, #0
 8005084:	d001      	beq.n	800508a <uart_init+0x56>
  {
	  uart_error_handler();
 8005086:	f7ff ffcf 	bl	8005028 <uart_error_handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800508a:	bf00      	nop
 800508c:	3708      	adds	r7, #8
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
 8005092:	bf00      	nop
 8005094:	40004800 	.word	0x40004800

08005098 <erlog_init>:

void erlog_init(log_t *log_console, UART_HandleTypeDef *huart3)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b082      	sub	sp, #8
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	6039      	str	r1, [r7, #0]
	log_console->uhart = huart3;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	683a      	ldr	r2, [r7, #0]
 80050a6:	601a      	str	r2, [r3, #0]
	log_console->msg_len = 0;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	809a      	strh	r2, [r3, #4]
	memset(log_console->msg, 0 , sizeof(log_console->msg_len));
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	3306      	adds	r3, #6
 80050b2:	2202      	movs	r2, #2
 80050b4:	2100      	movs	r1, #0
 80050b6:	4618      	mov	r0, r3
 80050b8:	f000 fe9e 	bl	8005df8 <memset>
	uart_init(log_console->uhart);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4618      	mov	r0, r3
 80050c2:	f7ff ffb7 	bl	8005034 <uart_init>
}
 80050c6:	bf00      	nop
 80050c8:	3708      	adds	r7, #8
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}

080050ce <erlog_write>:

void erlog_write(log_t *log_console)
{
 80050ce:	b580      	push	{r7, lr}
 80050d0:	b082      	sub	sp, #8
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(log_console->uhart, (uint8_t *)log_console->msg, log_console->msg_len, HAL_MAX_DELAY);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6818      	ldr	r0, [r3, #0]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	1d99      	adds	r1, r3, #6
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	889a      	ldrh	r2, [r3, #4]
 80050e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80050e6:	f7ff fae7 	bl	80046b8 <HAL_UART_Transmit>
}
 80050ea:	bf00      	nop
 80050ec:	3708      	adds	r7, #8
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}

080050f2 <i2c_error_Handler>:
#include "erlog.h"



static void i2c_error_Handler(void)
{
 80050f2:	b480      	push	{r7}
 80050f4:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80050f6:	b672      	cpsid	i
}
 80050f8:	bf00      	nop
  __disable_irq();
  while (1)
 80050fa:	bf00      	nop
 80050fc:	e7fd      	b.n	80050fa <i2c_error_Handler+0x8>
	...

08005100 <i2c_init>:
  {
  }
}
static void i2c_init(I2C_HandleTypeDef *hi2c1)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b082      	sub	sp, #8
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]

  /*PF0 & PF1 pins configured*/

  /* USER CODE BEGIN I2C1_Init 1 */
  hi2c1->Instance = I2C2;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	4a1c      	ldr	r2, [pc, #112]	@ (800517c <i2c_init+0x7c>)
 800510c:	601a      	str	r2, [r3, #0]
  hi2c1->Init.Timing = 400000;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4a1b      	ldr	r2, [pc, #108]	@ (8005180 <i2c_init+0x80>)
 8005112:	605a      	str	r2, [r3, #4]
  hi2c1->Init.OwnAddress1 = 0;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2200      	movs	r2, #0
 8005118:	609a      	str	r2, [r3, #8]
  hi2c1->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2201      	movs	r2, #1
 800511e:	60da      	str	r2, [r3, #12]
  hi2c1->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2200      	movs	r2, #0
 8005124:	611a      	str	r2, [r3, #16]
  hi2c1->Init.OwnAddress2 = 0;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2200      	movs	r2, #0
 800512a:	615a      	str	r2, [r3, #20]
  hi2c1->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2200      	movs	r2, #0
 8005130:	619a      	str	r2, [r3, #24]
  hi2c1->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	61da      	str	r2, [r3, #28]
  hi2c1->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c1) != HAL_OK)
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f7fc fe4c 	bl	8001ddc <HAL_I2C_Init>
 8005144:	4603      	mov	r3, r0
 8005146:	2b00      	cmp	r3, #0
 8005148:	d001      	beq.n	800514e <i2c_init+0x4e>
  {
	  i2c_error_Handler();
 800514a:	f7ff ffd2 	bl	80050f2 <i2c_error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800514e:	2100      	movs	r1, #0
 8005150:	6878      	ldr	r0, [r7, #4]
 8005152:	f7fe f9a7 	bl	80034a4 <HAL_I2CEx_ConfigAnalogFilter>
 8005156:	4603      	mov	r3, r0
 8005158:	2b00      	cmp	r3, #0
 800515a:	d001      	beq.n	8005160 <i2c_init+0x60>
  {
	  i2c_error_Handler();
 800515c:	f7ff ffc9 	bl	80050f2 <i2c_error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(hi2c1, 0) != HAL_OK)
 8005160:	2100      	movs	r1, #0
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f7fe f9e9 	bl	800353a <HAL_I2CEx_ConfigDigitalFilter>
 8005168:	4603      	mov	r3, r0
 800516a:	2b00      	cmp	r3, #0
 800516c:	d001      	beq.n	8005172 <i2c_init+0x72>
  {
	  i2c_error_Handler();
 800516e:	f7ff ffc0 	bl	80050f2 <i2c_error_Handler>
  }
  /* USER CODE END I2C1_Init 1 */

}
 8005172:	bf00      	nop
 8005174:	3708      	adds	r7, #8
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}
 800517a:	bf00      	nop
 800517c:	40005800 	.word	0x40005800
 8005180:	00061a80 	.word	0x00061a80

08005184 <max30102_init>:
void max30102_init(max30102_t *obj, I2C_HandleTypeDef *i2chandler)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b082      	sub	sp, #8
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
 800518c:	6039      	str	r1, [r7, #0]
	 obj->ui2c = i2chandler;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	683a      	ldr	r2, [r7, #0]
 8005192:	601a      	str	r2, [r3, #0]
	 obj->intr_flag = 0;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2200      	movs	r2, #0
 8005198:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
	 memset(obj->_ir_samples, 0, MAX30102_SAMPLE_LEN_MAX * sizeof(uint32_t));
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	3304      	adds	r3, #4
 80051a0:	2280      	movs	r2, #128	@ 0x80
 80051a2:	2100      	movs	r1, #0
 80051a4:	4618      	mov	r0, r3
 80051a6:	f000 fe27 	bl	8005df8 <memset>
	 memset(obj->_red_samples, 0, MAX30102_SAMPLE_LEN_MAX * sizeof(uint32_t));
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	3384      	adds	r3, #132	@ 0x84
 80051ae:	2280      	movs	r2, #128	@ 0x80
 80051b0:	2100      	movs	r1, #0
 80051b2:	4618      	mov	r0, r3
 80051b4:	f000 fe20 	bl	8005df8 <memset>
	 i2c_init(obj->ui2c);  /*initialise the i2c peripheral for MAX3212*/
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4618      	mov	r0, r3
 80051be:	f7ff ff9f 	bl	8005100 <i2c_init>

}
 80051c2:	bf00      	nop
 80051c4:	3708      	adds	r7, #8
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}

080051ca <read_register>:
bool read_register(max30102_t *obj, uint8_t addr, uint8_t *value)
{
 80051ca:	b580      	push	{r7, lr}
 80051cc:	b08a      	sub	sp, #40	@ 0x28
 80051ce:	af04      	add	r7, sp, #16
 80051d0:	60f8      	str	r0, [r7, #12]
 80051d2:	460b      	mov	r3, r1
 80051d4:	607a      	str	r2, [r7, #4]
 80051d6:	72fb      	strb	r3, [r7, #11]
	uint8_t rx_buff;
	uint8_t rx_address;
	rx_address = (MAX30102_I2C_ADDR << 1);
 80051d8:	23ae      	movs	r3, #174	@ 0xae
 80051da:	75fb      	strb	r3, [r7, #23]
	if (HAL_I2C_Mem_Read(obj->ui2c, rx_address , addr, 1, &rx_buff, 1, 5000) == HAL_OK)
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6818      	ldr	r0, [r3, #0]
 80051e0:	7dfb      	ldrb	r3, [r7, #23]
 80051e2:	b299      	uxth	r1, r3
 80051e4:	7afb      	ldrb	r3, [r7, #11]
 80051e6:	b29a      	uxth	r2, r3
 80051e8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80051ec:	9302      	str	r3, [sp, #8]
 80051ee:	2301      	movs	r3, #1
 80051f0:	9301      	str	r3, [sp, #4]
 80051f2:	f107 0316 	add.w	r3, r7, #22
 80051f6:	9300      	str	r3, [sp, #0]
 80051f8:	2301      	movs	r3, #1
 80051fa:	f7fc ff9f 	bl	800213c <HAL_I2C_Mem_Read>
 80051fe:	4603      	mov	r3, r0
 8005200:	2b00      	cmp	r3, #0
 8005202:	d104      	bne.n	800520e <read_register+0x44>
	{
		*value = rx_buff;
 8005204:	7dba      	ldrb	r2, [r7, #22]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	701a      	strb	r2, [r3, #0]
		return true;
 800520a:	2301      	movs	r3, #1
 800520c:	e000      	b.n	8005210 <read_register+0x46>
	}
	else
		return false;
 800520e:	2300      	movs	r3, #0

}
 8005210:	4618      	mov	r0, r3
 8005212:	3718      	adds	r7, #24
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}

08005218 <write_register>:
bool write_register(max30102_t *obj, uint8_t addr, uint8_t value)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b088      	sub	sp, #32
 800521c:	af04      	add	r7, sp, #16
 800521e:	6078      	str	r0, [r7, #4]
 8005220:	460b      	mov	r3, r1
 8005222:	70fb      	strb	r3, [r7, #3]
 8005224:	4613      	mov	r3, r2
 8005226:	70bb      	strb	r3, [r7, #2]
	uint8_t tx_address;
	tx_address = (MAX30102_I2C_ADDR << 1);
 8005228:	23ae      	movs	r3, #174	@ 0xae
 800522a:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(obj->ui2c, tx_address, addr, 1, &value, 1, 10000) == HAL_OK)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6818      	ldr	r0, [r3, #0]
 8005230:	7bfb      	ldrb	r3, [r7, #15]
 8005232:	b299      	uxth	r1, r3
 8005234:	78fb      	ldrb	r3, [r7, #3]
 8005236:	b29a      	uxth	r2, r3
 8005238:	f242 7310 	movw	r3, #10000	@ 0x2710
 800523c:	9302      	str	r3, [sp, #8]
 800523e:	2301      	movs	r3, #1
 8005240:	9301      	str	r3, [sp, #4]
 8005242:	1cbb      	adds	r3, r7, #2
 8005244:	9300      	str	r3, [sp, #0]
 8005246:	2301      	movs	r3, #1
 8005248:	f7fc fe64 	bl	8001f14 <HAL_I2C_Mem_Write>
 800524c:	4603      	mov	r3, r0
 800524e:	2b00      	cmp	r3, #0
 8005250:	d101      	bne.n	8005256 <write_register+0x3e>
		return false;
 8005252:	2300      	movs	r3, #0
 8005254:	e000      	b.n	8005258 <write_register+0x40>
	else
		return true;
 8005256:	2301      	movs	r3, #1
}
 8005258:	4618      	mov	r0, r3
 800525a:	3710      	adds	r7, #16
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}

08005260 <bitMask>:
void bitMask(max30102_t *obj, uint8_t reg, uint8_t mask, uint8_t thing)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b084      	sub	sp, #16
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
 8005268:	4608      	mov	r0, r1
 800526a:	4611      	mov	r1, r2
 800526c:	461a      	mov	r2, r3
 800526e:	4603      	mov	r3, r0
 8005270:	70fb      	strb	r3, [r7, #3]
 8005272:	460b      	mov	r3, r1
 8005274:	70bb      	strb	r3, [r7, #2]
 8005276:	4613      	mov	r3, r2
 8005278:	707b      	strb	r3, [r7, #1]
  // Grab current register context
  uint8_t originalContents = 0;
 800527a:	2300      	movs	r3, #0
 800527c:	73fb      	strb	r3, [r7, #15]

  read_register(obj, reg, &originalContents);
 800527e:	f107 020f 	add.w	r2, r7, #15
 8005282:	78fb      	ldrb	r3, [r7, #3]
 8005284:	4619      	mov	r1, r3
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f7ff ff9f 	bl	80051ca <read_register>

  // Zero-out the portions of the register we're interested in
  originalContents = originalContents & mask;
 800528c:	7bfa      	ldrb	r2, [r7, #15]
 800528e:	78bb      	ldrb	r3, [r7, #2]
 8005290:	4013      	ands	r3, r2
 8005292:	b2db      	uxtb	r3, r3
 8005294:	73fb      	strb	r3, [r7, #15]

  // Change contents
  write_register(obj, reg, originalContents | thing);
 8005296:	7bfa      	ldrb	r2, [r7, #15]
 8005298:	787b      	ldrb	r3, [r7, #1]
 800529a:	4313      	orrs	r3, r2
 800529c:	b2da      	uxtb	r2, r3
 800529e:	78fb      	ldrb	r3, [r7, #3]
 80052a0:	4619      	mov	r1, r3
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f7ff ffb8 	bl	8005218 <write_register>
}
 80052a8:	bf00      	nop
 80052aa:	3710      	adds	r7, #16
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}

080052b0 <max30102_enableDIETEMPRDY>:

void max30102_enableDIETEMPRDY(max30102_t *obj)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b082      	sub	sp, #8
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  bitMask(obj, MAX30102_INTENABLE2, MAX30102_INT_DIE_TEMP_RDY_MASK, MAX30102_INT_DIE_TEMP_RDY_ENABLE);
 80052b8:	22fd      	movs	r2, #253	@ 0xfd
 80052ba:	2302      	movs	r3, #2
 80052bc:	2103      	movs	r1, #3
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f7ff ffce 	bl	8005260 <bitMask>
}
 80052c4:	bf00      	nop
 80052c6:	3708      	adds	r7, #8
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd80      	pop	{r7, pc}

080052cc <max30102_readtemp>:

float max30102_readtemp(max30102_t *obj)
{
 80052cc:	b5b0      	push	{r4, r5, r7, lr}
 80052ce:	b084      	sub	sp, #16
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]

  uint8_t response = 0;
 80052d4:	2300      	movs	r3, #0
 80052d6:	73fb      	strb	r3, [r7, #15]
  uint8_t tempInt = 0;
 80052d8:	2300      	movs	r3, #0
 80052da:	73bb      	strb	r3, [r7, #14]
  uint8_t tempFrac = 0;
 80052dc:	2300      	movs	r3, #0
 80052de:	737b      	strb	r3, [r7, #13]

  write_register(obj, MAX30102_DIETEMPCONFIG, 0x01);
 80052e0:	2201      	movs	r2, #1
 80052e2:	2121      	movs	r1, #33	@ 0x21
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f7ff ff97 	bl	8005218 <write_register>

  do
  {
	  read_register(obj, MAX30102_INTSTAT2, &response);
 80052ea:	f107 030f 	add.w	r3, r7, #15
 80052ee:	461a      	mov	r2, r3
 80052f0:	2101      	movs	r1, #1
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f7ff ff69 	bl	80051ca <read_register>
	  HAL_Delay(1);
 80052f8:	2001      	movs	r0, #1
 80052fa:	f7fc fa53 	bl	80017a4 <HAL_Delay>
  }while((response & MAX30102_INTENABLE1) == 0);
 80052fe:	7bfb      	ldrb	r3, [r7, #15]
 8005300:	f003 0302 	and.w	r3, r3, #2
 8005304:	2b00      	cmp	r3, #0
 8005306:	d0f0      	beq.n	80052ea <max30102_readtemp+0x1e>

  read_register(obj, MAX30102_DIETEMPINT, &tempInt);
 8005308:	f107 030e 	add.w	r3, r7, #14
 800530c:	461a      	mov	r2, r3
 800530e:	211f      	movs	r1, #31
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f7ff ff5a 	bl	80051ca <read_register>
  read_register(obj, MAX30102_DIETEMPFRAC, &tempFrac);
 8005316:	f107 030d 	add.w	r3, r7, #13
 800531a:	461a      	mov	r2, r3
 800531c:	2120      	movs	r1, #32
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f7ff ff53 	bl	80051ca <read_register>

  // Step 3: Calculate temperature (datasheet pg. 23)
  return (float)tempInt + ((float)tempFrac * 0.0625);
 8005324:	7bbb      	ldrb	r3, [r7, #14]
 8005326:	ee07 3a90 	vmov	s15, r3
 800532a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800532e:	ee17 0a90 	vmov	r0, s15
 8005332:	f7fb f931 	bl	8000598 <__aeabi_f2d>
 8005336:	4604      	mov	r4, r0
 8005338:	460d      	mov	r5, r1
 800533a:	7b7b      	ldrb	r3, [r7, #13]
 800533c:	ee07 3a90 	vmov	s15, r3
 8005340:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005344:	ee17 0a90 	vmov	r0, s15
 8005348:	f7fb f926 	bl	8000598 <__aeabi_f2d>
 800534c:	f04f 0200 	mov.w	r2, #0
 8005350:	4b0b      	ldr	r3, [pc, #44]	@ (8005380 <max30102_readtemp+0xb4>)
 8005352:	f7fb f979 	bl	8000648 <__aeabi_dmul>
 8005356:	4602      	mov	r2, r0
 8005358:	460b      	mov	r3, r1
 800535a:	4620      	mov	r0, r4
 800535c:	4629      	mov	r1, r5
 800535e:	f7fa ffbd 	bl	80002dc <__adddf3>
 8005362:	4602      	mov	r2, r0
 8005364:	460b      	mov	r3, r1
 8005366:	4610      	mov	r0, r2
 8005368:	4619      	mov	r1, r3
 800536a:	f7fb fc45 	bl	8000bf8 <__aeabi_d2f>
 800536e:	4603      	mov	r3, r0
 8005370:	ee07 3a90 	vmov	s15, r3
}
 8005374:	eeb0 0a67 	vmov.f32	s0, s15
 8005378:	3710      	adds	r7, #16
 800537a:	46bd      	mov	sp, r7
 800537c:	bdb0      	pop	{r4, r5, r7, pc}
 800537e:	bf00      	nop
 8005380:	3fb00000 	.word	0x3fb00000

08005384 <__cvt>:
 8005384:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005388:	ec57 6b10 	vmov	r6, r7, d0
 800538c:	2f00      	cmp	r7, #0
 800538e:	460c      	mov	r4, r1
 8005390:	4619      	mov	r1, r3
 8005392:	463b      	mov	r3, r7
 8005394:	bfbb      	ittet	lt
 8005396:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800539a:	461f      	movlt	r7, r3
 800539c:	2300      	movge	r3, #0
 800539e:	232d      	movlt	r3, #45	@ 0x2d
 80053a0:	700b      	strb	r3, [r1, #0]
 80053a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80053a4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80053a8:	4691      	mov	r9, r2
 80053aa:	f023 0820 	bic.w	r8, r3, #32
 80053ae:	bfbc      	itt	lt
 80053b0:	4632      	movlt	r2, r6
 80053b2:	4616      	movlt	r6, r2
 80053b4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80053b8:	d005      	beq.n	80053c6 <__cvt+0x42>
 80053ba:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80053be:	d100      	bne.n	80053c2 <__cvt+0x3e>
 80053c0:	3401      	adds	r4, #1
 80053c2:	2102      	movs	r1, #2
 80053c4:	e000      	b.n	80053c8 <__cvt+0x44>
 80053c6:	2103      	movs	r1, #3
 80053c8:	ab03      	add	r3, sp, #12
 80053ca:	9301      	str	r3, [sp, #4]
 80053cc:	ab02      	add	r3, sp, #8
 80053ce:	9300      	str	r3, [sp, #0]
 80053d0:	ec47 6b10 	vmov	d0, r6, r7
 80053d4:	4653      	mov	r3, sl
 80053d6:	4622      	mov	r2, r4
 80053d8:	f000 fdd2 	bl	8005f80 <_dtoa_r>
 80053dc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80053e0:	4605      	mov	r5, r0
 80053e2:	d119      	bne.n	8005418 <__cvt+0x94>
 80053e4:	f019 0f01 	tst.w	r9, #1
 80053e8:	d00e      	beq.n	8005408 <__cvt+0x84>
 80053ea:	eb00 0904 	add.w	r9, r0, r4
 80053ee:	2200      	movs	r2, #0
 80053f0:	2300      	movs	r3, #0
 80053f2:	4630      	mov	r0, r6
 80053f4:	4639      	mov	r1, r7
 80053f6:	f7fb fb8f 	bl	8000b18 <__aeabi_dcmpeq>
 80053fa:	b108      	cbz	r0, 8005400 <__cvt+0x7c>
 80053fc:	f8cd 900c 	str.w	r9, [sp, #12]
 8005400:	2230      	movs	r2, #48	@ 0x30
 8005402:	9b03      	ldr	r3, [sp, #12]
 8005404:	454b      	cmp	r3, r9
 8005406:	d31e      	bcc.n	8005446 <__cvt+0xc2>
 8005408:	9b03      	ldr	r3, [sp, #12]
 800540a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800540c:	1b5b      	subs	r3, r3, r5
 800540e:	4628      	mov	r0, r5
 8005410:	6013      	str	r3, [r2, #0]
 8005412:	b004      	add	sp, #16
 8005414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005418:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800541c:	eb00 0904 	add.w	r9, r0, r4
 8005420:	d1e5      	bne.n	80053ee <__cvt+0x6a>
 8005422:	7803      	ldrb	r3, [r0, #0]
 8005424:	2b30      	cmp	r3, #48	@ 0x30
 8005426:	d10a      	bne.n	800543e <__cvt+0xba>
 8005428:	2200      	movs	r2, #0
 800542a:	2300      	movs	r3, #0
 800542c:	4630      	mov	r0, r6
 800542e:	4639      	mov	r1, r7
 8005430:	f7fb fb72 	bl	8000b18 <__aeabi_dcmpeq>
 8005434:	b918      	cbnz	r0, 800543e <__cvt+0xba>
 8005436:	f1c4 0401 	rsb	r4, r4, #1
 800543a:	f8ca 4000 	str.w	r4, [sl]
 800543e:	f8da 3000 	ldr.w	r3, [sl]
 8005442:	4499      	add	r9, r3
 8005444:	e7d3      	b.n	80053ee <__cvt+0x6a>
 8005446:	1c59      	adds	r1, r3, #1
 8005448:	9103      	str	r1, [sp, #12]
 800544a:	701a      	strb	r2, [r3, #0]
 800544c:	e7d9      	b.n	8005402 <__cvt+0x7e>

0800544e <__exponent>:
 800544e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005450:	2900      	cmp	r1, #0
 8005452:	bfba      	itte	lt
 8005454:	4249      	neglt	r1, r1
 8005456:	232d      	movlt	r3, #45	@ 0x2d
 8005458:	232b      	movge	r3, #43	@ 0x2b
 800545a:	2909      	cmp	r1, #9
 800545c:	7002      	strb	r2, [r0, #0]
 800545e:	7043      	strb	r3, [r0, #1]
 8005460:	dd29      	ble.n	80054b6 <__exponent+0x68>
 8005462:	f10d 0307 	add.w	r3, sp, #7
 8005466:	461d      	mov	r5, r3
 8005468:	270a      	movs	r7, #10
 800546a:	461a      	mov	r2, r3
 800546c:	fbb1 f6f7 	udiv	r6, r1, r7
 8005470:	fb07 1416 	mls	r4, r7, r6, r1
 8005474:	3430      	adds	r4, #48	@ 0x30
 8005476:	f802 4c01 	strb.w	r4, [r2, #-1]
 800547a:	460c      	mov	r4, r1
 800547c:	2c63      	cmp	r4, #99	@ 0x63
 800547e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8005482:	4631      	mov	r1, r6
 8005484:	dcf1      	bgt.n	800546a <__exponent+0x1c>
 8005486:	3130      	adds	r1, #48	@ 0x30
 8005488:	1e94      	subs	r4, r2, #2
 800548a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800548e:	1c41      	adds	r1, r0, #1
 8005490:	4623      	mov	r3, r4
 8005492:	42ab      	cmp	r3, r5
 8005494:	d30a      	bcc.n	80054ac <__exponent+0x5e>
 8005496:	f10d 0309 	add.w	r3, sp, #9
 800549a:	1a9b      	subs	r3, r3, r2
 800549c:	42ac      	cmp	r4, r5
 800549e:	bf88      	it	hi
 80054a0:	2300      	movhi	r3, #0
 80054a2:	3302      	adds	r3, #2
 80054a4:	4403      	add	r3, r0
 80054a6:	1a18      	subs	r0, r3, r0
 80054a8:	b003      	add	sp, #12
 80054aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054ac:	f813 6b01 	ldrb.w	r6, [r3], #1
 80054b0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80054b4:	e7ed      	b.n	8005492 <__exponent+0x44>
 80054b6:	2330      	movs	r3, #48	@ 0x30
 80054b8:	3130      	adds	r1, #48	@ 0x30
 80054ba:	7083      	strb	r3, [r0, #2]
 80054bc:	70c1      	strb	r1, [r0, #3]
 80054be:	1d03      	adds	r3, r0, #4
 80054c0:	e7f1      	b.n	80054a6 <__exponent+0x58>
	...

080054c4 <_printf_float>:
 80054c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054c8:	b08d      	sub	sp, #52	@ 0x34
 80054ca:	460c      	mov	r4, r1
 80054cc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80054d0:	4616      	mov	r6, r2
 80054d2:	461f      	mov	r7, r3
 80054d4:	4605      	mov	r5, r0
 80054d6:	f000 fc97 	bl	8005e08 <_localeconv_r>
 80054da:	6803      	ldr	r3, [r0, #0]
 80054dc:	9304      	str	r3, [sp, #16]
 80054de:	4618      	mov	r0, r3
 80054e0:	f7fa feee 	bl	80002c0 <strlen>
 80054e4:	2300      	movs	r3, #0
 80054e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80054e8:	f8d8 3000 	ldr.w	r3, [r8]
 80054ec:	9005      	str	r0, [sp, #20]
 80054ee:	3307      	adds	r3, #7
 80054f0:	f023 0307 	bic.w	r3, r3, #7
 80054f4:	f103 0208 	add.w	r2, r3, #8
 80054f8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80054fc:	f8d4 b000 	ldr.w	fp, [r4]
 8005500:	f8c8 2000 	str.w	r2, [r8]
 8005504:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005508:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800550c:	9307      	str	r3, [sp, #28]
 800550e:	f8cd 8018 	str.w	r8, [sp, #24]
 8005512:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005516:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800551a:	4b9c      	ldr	r3, [pc, #624]	@ (800578c <_printf_float+0x2c8>)
 800551c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005520:	f7fb fb2c 	bl	8000b7c <__aeabi_dcmpun>
 8005524:	bb70      	cbnz	r0, 8005584 <_printf_float+0xc0>
 8005526:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800552a:	4b98      	ldr	r3, [pc, #608]	@ (800578c <_printf_float+0x2c8>)
 800552c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005530:	f7fb fb06 	bl	8000b40 <__aeabi_dcmple>
 8005534:	bb30      	cbnz	r0, 8005584 <_printf_float+0xc0>
 8005536:	2200      	movs	r2, #0
 8005538:	2300      	movs	r3, #0
 800553a:	4640      	mov	r0, r8
 800553c:	4649      	mov	r1, r9
 800553e:	f7fb faf5 	bl	8000b2c <__aeabi_dcmplt>
 8005542:	b110      	cbz	r0, 800554a <_printf_float+0x86>
 8005544:	232d      	movs	r3, #45	@ 0x2d
 8005546:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800554a:	4a91      	ldr	r2, [pc, #580]	@ (8005790 <_printf_float+0x2cc>)
 800554c:	4b91      	ldr	r3, [pc, #580]	@ (8005794 <_printf_float+0x2d0>)
 800554e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005552:	bf94      	ite	ls
 8005554:	4690      	movls	r8, r2
 8005556:	4698      	movhi	r8, r3
 8005558:	2303      	movs	r3, #3
 800555a:	6123      	str	r3, [r4, #16]
 800555c:	f02b 0304 	bic.w	r3, fp, #4
 8005560:	6023      	str	r3, [r4, #0]
 8005562:	f04f 0900 	mov.w	r9, #0
 8005566:	9700      	str	r7, [sp, #0]
 8005568:	4633      	mov	r3, r6
 800556a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800556c:	4621      	mov	r1, r4
 800556e:	4628      	mov	r0, r5
 8005570:	f000 f9d2 	bl	8005918 <_printf_common>
 8005574:	3001      	adds	r0, #1
 8005576:	f040 808d 	bne.w	8005694 <_printf_float+0x1d0>
 800557a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800557e:	b00d      	add	sp, #52	@ 0x34
 8005580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005584:	4642      	mov	r2, r8
 8005586:	464b      	mov	r3, r9
 8005588:	4640      	mov	r0, r8
 800558a:	4649      	mov	r1, r9
 800558c:	f7fb faf6 	bl	8000b7c <__aeabi_dcmpun>
 8005590:	b140      	cbz	r0, 80055a4 <_printf_float+0xe0>
 8005592:	464b      	mov	r3, r9
 8005594:	2b00      	cmp	r3, #0
 8005596:	bfbc      	itt	lt
 8005598:	232d      	movlt	r3, #45	@ 0x2d
 800559a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800559e:	4a7e      	ldr	r2, [pc, #504]	@ (8005798 <_printf_float+0x2d4>)
 80055a0:	4b7e      	ldr	r3, [pc, #504]	@ (800579c <_printf_float+0x2d8>)
 80055a2:	e7d4      	b.n	800554e <_printf_float+0x8a>
 80055a4:	6863      	ldr	r3, [r4, #4]
 80055a6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80055aa:	9206      	str	r2, [sp, #24]
 80055ac:	1c5a      	adds	r2, r3, #1
 80055ae:	d13b      	bne.n	8005628 <_printf_float+0x164>
 80055b0:	2306      	movs	r3, #6
 80055b2:	6063      	str	r3, [r4, #4]
 80055b4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80055b8:	2300      	movs	r3, #0
 80055ba:	6022      	str	r2, [r4, #0]
 80055bc:	9303      	str	r3, [sp, #12]
 80055be:	ab0a      	add	r3, sp, #40	@ 0x28
 80055c0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80055c4:	ab09      	add	r3, sp, #36	@ 0x24
 80055c6:	9300      	str	r3, [sp, #0]
 80055c8:	6861      	ldr	r1, [r4, #4]
 80055ca:	ec49 8b10 	vmov	d0, r8, r9
 80055ce:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80055d2:	4628      	mov	r0, r5
 80055d4:	f7ff fed6 	bl	8005384 <__cvt>
 80055d8:	9b06      	ldr	r3, [sp, #24]
 80055da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80055dc:	2b47      	cmp	r3, #71	@ 0x47
 80055de:	4680      	mov	r8, r0
 80055e0:	d129      	bne.n	8005636 <_printf_float+0x172>
 80055e2:	1cc8      	adds	r0, r1, #3
 80055e4:	db02      	blt.n	80055ec <_printf_float+0x128>
 80055e6:	6863      	ldr	r3, [r4, #4]
 80055e8:	4299      	cmp	r1, r3
 80055ea:	dd41      	ble.n	8005670 <_printf_float+0x1ac>
 80055ec:	f1aa 0a02 	sub.w	sl, sl, #2
 80055f0:	fa5f fa8a 	uxtb.w	sl, sl
 80055f4:	3901      	subs	r1, #1
 80055f6:	4652      	mov	r2, sl
 80055f8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80055fc:	9109      	str	r1, [sp, #36]	@ 0x24
 80055fe:	f7ff ff26 	bl	800544e <__exponent>
 8005602:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005604:	1813      	adds	r3, r2, r0
 8005606:	2a01      	cmp	r2, #1
 8005608:	4681      	mov	r9, r0
 800560a:	6123      	str	r3, [r4, #16]
 800560c:	dc02      	bgt.n	8005614 <_printf_float+0x150>
 800560e:	6822      	ldr	r2, [r4, #0]
 8005610:	07d2      	lsls	r2, r2, #31
 8005612:	d501      	bpl.n	8005618 <_printf_float+0x154>
 8005614:	3301      	adds	r3, #1
 8005616:	6123      	str	r3, [r4, #16]
 8005618:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800561c:	2b00      	cmp	r3, #0
 800561e:	d0a2      	beq.n	8005566 <_printf_float+0xa2>
 8005620:	232d      	movs	r3, #45	@ 0x2d
 8005622:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005626:	e79e      	b.n	8005566 <_printf_float+0xa2>
 8005628:	9a06      	ldr	r2, [sp, #24]
 800562a:	2a47      	cmp	r2, #71	@ 0x47
 800562c:	d1c2      	bne.n	80055b4 <_printf_float+0xf0>
 800562e:	2b00      	cmp	r3, #0
 8005630:	d1c0      	bne.n	80055b4 <_printf_float+0xf0>
 8005632:	2301      	movs	r3, #1
 8005634:	e7bd      	b.n	80055b2 <_printf_float+0xee>
 8005636:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800563a:	d9db      	bls.n	80055f4 <_printf_float+0x130>
 800563c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005640:	d118      	bne.n	8005674 <_printf_float+0x1b0>
 8005642:	2900      	cmp	r1, #0
 8005644:	6863      	ldr	r3, [r4, #4]
 8005646:	dd0b      	ble.n	8005660 <_printf_float+0x19c>
 8005648:	6121      	str	r1, [r4, #16]
 800564a:	b913      	cbnz	r3, 8005652 <_printf_float+0x18e>
 800564c:	6822      	ldr	r2, [r4, #0]
 800564e:	07d0      	lsls	r0, r2, #31
 8005650:	d502      	bpl.n	8005658 <_printf_float+0x194>
 8005652:	3301      	adds	r3, #1
 8005654:	440b      	add	r3, r1
 8005656:	6123      	str	r3, [r4, #16]
 8005658:	65a1      	str	r1, [r4, #88]	@ 0x58
 800565a:	f04f 0900 	mov.w	r9, #0
 800565e:	e7db      	b.n	8005618 <_printf_float+0x154>
 8005660:	b913      	cbnz	r3, 8005668 <_printf_float+0x1a4>
 8005662:	6822      	ldr	r2, [r4, #0]
 8005664:	07d2      	lsls	r2, r2, #31
 8005666:	d501      	bpl.n	800566c <_printf_float+0x1a8>
 8005668:	3302      	adds	r3, #2
 800566a:	e7f4      	b.n	8005656 <_printf_float+0x192>
 800566c:	2301      	movs	r3, #1
 800566e:	e7f2      	b.n	8005656 <_printf_float+0x192>
 8005670:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005674:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005676:	4299      	cmp	r1, r3
 8005678:	db05      	blt.n	8005686 <_printf_float+0x1c2>
 800567a:	6823      	ldr	r3, [r4, #0]
 800567c:	6121      	str	r1, [r4, #16]
 800567e:	07d8      	lsls	r0, r3, #31
 8005680:	d5ea      	bpl.n	8005658 <_printf_float+0x194>
 8005682:	1c4b      	adds	r3, r1, #1
 8005684:	e7e7      	b.n	8005656 <_printf_float+0x192>
 8005686:	2900      	cmp	r1, #0
 8005688:	bfd4      	ite	le
 800568a:	f1c1 0202 	rsble	r2, r1, #2
 800568e:	2201      	movgt	r2, #1
 8005690:	4413      	add	r3, r2
 8005692:	e7e0      	b.n	8005656 <_printf_float+0x192>
 8005694:	6823      	ldr	r3, [r4, #0]
 8005696:	055a      	lsls	r2, r3, #21
 8005698:	d407      	bmi.n	80056aa <_printf_float+0x1e6>
 800569a:	6923      	ldr	r3, [r4, #16]
 800569c:	4642      	mov	r2, r8
 800569e:	4631      	mov	r1, r6
 80056a0:	4628      	mov	r0, r5
 80056a2:	47b8      	blx	r7
 80056a4:	3001      	adds	r0, #1
 80056a6:	d12b      	bne.n	8005700 <_printf_float+0x23c>
 80056a8:	e767      	b.n	800557a <_printf_float+0xb6>
 80056aa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80056ae:	f240 80dd 	bls.w	800586c <_printf_float+0x3a8>
 80056b2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80056b6:	2200      	movs	r2, #0
 80056b8:	2300      	movs	r3, #0
 80056ba:	f7fb fa2d 	bl	8000b18 <__aeabi_dcmpeq>
 80056be:	2800      	cmp	r0, #0
 80056c0:	d033      	beq.n	800572a <_printf_float+0x266>
 80056c2:	4a37      	ldr	r2, [pc, #220]	@ (80057a0 <_printf_float+0x2dc>)
 80056c4:	2301      	movs	r3, #1
 80056c6:	4631      	mov	r1, r6
 80056c8:	4628      	mov	r0, r5
 80056ca:	47b8      	blx	r7
 80056cc:	3001      	adds	r0, #1
 80056ce:	f43f af54 	beq.w	800557a <_printf_float+0xb6>
 80056d2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80056d6:	4543      	cmp	r3, r8
 80056d8:	db02      	blt.n	80056e0 <_printf_float+0x21c>
 80056da:	6823      	ldr	r3, [r4, #0]
 80056dc:	07d8      	lsls	r0, r3, #31
 80056de:	d50f      	bpl.n	8005700 <_printf_float+0x23c>
 80056e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056e4:	4631      	mov	r1, r6
 80056e6:	4628      	mov	r0, r5
 80056e8:	47b8      	blx	r7
 80056ea:	3001      	adds	r0, #1
 80056ec:	f43f af45 	beq.w	800557a <_printf_float+0xb6>
 80056f0:	f04f 0900 	mov.w	r9, #0
 80056f4:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80056f8:	f104 0a1a 	add.w	sl, r4, #26
 80056fc:	45c8      	cmp	r8, r9
 80056fe:	dc09      	bgt.n	8005714 <_printf_float+0x250>
 8005700:	6823      	ldr	r3, [r4, #0]
 8005702:	079b      	lsls	r3, r3, #30
 8005704:	f100 8103 	bmi.w	800590e <_printf_float+0x44a>
 8005708:	68e0      	ldr	r0, [r4, #12]
 800570a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800570c:	4298      	cmp	r0, r3
 800570e:	bfb8      	it	lt
 8005710:	4618      	movlt	r0, r3
 8005712:	e734      	b.n	800557e <_printf_float+0xba>
 8005714:	2301      	movs	r3, #1
 8005716:	4652      	mov	r2, sl
 8005718:	4631      	mov	r1, r6
 800571a:	4628      	mov	r0, r5
 800571c:	47b8      	blx	r7
 800571e:	3001      	adds	r0, #1
 8005720:	f43f af2b 	beq.w	800557a <_printf_float+0xb6>
 8005724:	f109 0901 	add.w	r9, r9, #1
 8005728:	e7e8      	b.n	80056fc <_printf_float+0x238>
 800572a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800572c:	2b00      	cmp	r3, #0
 800572e:	dc39      	bgt.n	80057a4 <_printf_float+0x2e0>
 8005730:	4a1b      	ldr	r2, [pc, #108]	@ (80057a0 <_printf_float+0x2dc>)
 8005732:	2301      	movs	r3, #1
 8005734:	4631      	mov	r1, r6
 8005736:	4628      	mov	r0, r5
 8005738:	47b8      	blx	r7
 800573a:	3001      	adds	r0, #1
 800573c:	f43f af1d 	beq.w	800557a <_printf_float+0xb6>
 8005740:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005744:	ea59 0303 	orrs.w	r3, r9, r3
 8005748:	d102      	bne.n	8005750 <_printf_float+0x28c>
 800574a:	6823      	ldr	r3, [r4, #0]
 800574c:	07d9      	lsls	r1, r3, #31
 800574e:	d5d7      	bpl.n	8005700 <_printf_float+0x23c>
 8005750:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005754:	4631      	mov	r1, r6
 8005756:	4628      	mov	r0, r5
 8005758:	47b8      	blx	r7
 800575a:	3001      	adds	r0, #1
 800575c:	f43f af0d 	beq.w	800557a <_printf_float+0xb6>
 8005760:	f04f 0a00 	mov.w	sl, #0
 8005764:	f104 0b1a 	add.w	fp, r4, #26
 8005768:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800576a:	425b      	negs	r3, r3
 800576c:	4553      	cmp	r3, sl
 800576e:	dc01      	bgt.n	8005774 <_printf_float+0x2b0>
 8005770:	464b      	mov	r3, r9
 8005772:	e793      	b.n	800569c <_printf_float+0x1d8>
 8005774:	2301      	movs	r3, #1
 8005776:	465a      	mov	r2, fp
 8005778:	4631      	mov	r1, r6
 800577a:	4628      	mov	r0, r5
 800577c:	47b8      	blx	r7
 800577e:	3001      	adds	r0, #1
 8005780:	f43f aefb 	beq.w	800557a <_printf_float+0xb6>
 8005784:	f10a 0a01 	add.w	sl, sl, #1
 8005788:	e7ee      	b.n	8005768 <_printf_float+0x2a4>
 800578a:	bf00      	nop
 800578c:	7fefffff 	.word	0x7fefffff
 8005790:	08008060 	.word	0x08008060
 8005794:	08008064 	.word	0x08008064
 8005798:	08008068 	.word	0x08008068
 800579c:	0800806c 	.word	0x0800806c
 80057a0:	08008070 	.word	0x08008070
 80057a4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80057a6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80057aa:	4553      	cmp	r3, sl
 80057ac:	bfa8      	it	ge
 80057ae:	4653      	movge	r3, sl
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	4699      	mov	r9, r3
 80057b4:	dc36      	bgt.n	8005824 <_printf_float+0x360>
 80057b6:	f04f 0b00 	mov.w	fp, #0
 80057ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80057be:	f104 021a 	add.w	r2, r4, #26
 80057c2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80057c4:	9306      	str	r3, [sp, #24]
 80057c6:	eba3 0309 	sub.w	r3, r3, r9
 80057ca:	455b      	cmp	r3, fp
 80057cc:	dc31      	bgt.n	8005832 <_printf_float+0x36e>
 80057ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057d0:	459a      	cmp	sl, r3
 80057d2:	dc3a      	bgt.n	800584a <_printf_float+0x386>
 80057d4:	6823      	ldr	r3, [r4, #0]
 80057d6:	07da      	lsls	r2, r3, #31
 80057d8:	d437      	bmi.n	800584a <_printf_float+0x386>
 80057da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057dc:	ebaa 0903 	sub.w	r9, sl, r3
 80057e0:	9b06      	ldr	r3, [sp, #24]
 80057e2:	ebaa 0303 	sub.w	r3, sl, r3
 80057e6:	4599      	cmp	r9, r3
 80057e8:	bfa8      	it	ge
 80057ea:	4699      	movge	r9, r3
 80057ec:	f1b9 0f00 	cmp.w	r9, #0
 80057f0:	dc33      	bgt.n	800585a <_printf_float+0x396>
 80057f2:	f04f 0800 	mov.w	r8, #0
 80057f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80057fa:	f104 0b1a 	add.w	fp, r4, #26
 80057fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005800:	ebaa 0303 	sub.w	r3, sl, r3
 8005804:	eba3 0309 	sub.w	r3, r3, r9
 8005808:	4543      	cmp	r3, r8
 800580a:	f77f af79 	ble.w	8005700 <_printf_float+0x23c>
 800580e:	2301      	movs	r3, #1
 8005810:	465a      	mov	r2, fp
 8005812:	4631      	mov	r1, r6
 8005814:	4628      	mov	r0, r5
 8005816:	47b8      	blx	r7
 8005818:	3001      	adds	r0, #1
 800581a:	f43f aeae 	beq.w	800557a <_printf_float+0xb6>
 800581e:	f108 0801 	add.w	r8, r8, #1
 8005822:	e7ec      	b.n	80057fe <_printf_float+0x33a>
 8005824:	4642      	mov	r2, r8
 8005826:	4631      	mov	r1, r6
 8005828:	4628      	mov	r0, r5
 800582a:	47b8      	blx	r7
 800582c:	3001      	adds	r0, #1
 800582e:	d1c2      	bne.n	80057b6 <_printf_float+0x2f2>
 8005830:	e6a3      	b.n	800557a <_printf_float+0xb6>
 8005832:	2301      	movs	r3, #1
 8005834:	4631      	mov	r1, r6
 8005836:	4628      	mov	r0, r5
 8005838:	9206      	str	r2, [sp, #24]
 800583a:	47b8      	blx	r7
 800583c:	3001      	adds	r0, #1
 800583e:	f43f ae9c 	beq.w	800557a <_printf_float+0xb6>
 8005842:	9a06      	ldr	r2, [sp, #24]
 8005844:	f10b 0b01 	add.w	fp, fp, #1
 8005848:	e7bb      	b.n	80057c2 <_printf_float+0x2fe>
 800584a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800584e:	4631      	mov	r1, r6
 8005850:	4628      	mov	r0, r5
 8005852:	47b8      	blx	r7
 8005854:	3001      	adds	r0, #1
 8005856:	d1c0      	bne.n	80057da <_printf_float+0x316>
 8005858:	e68f      	b.n	800557a <_printf_float+0xb6>
 800585a:	9a06      	ldr	r2, [sp, #24]
 800585c:	464b      	mov	r3, r9
 800585e:	4442      	add	r2, r8
 8005860:	4631      	mov	r1, r6
 8005862:	4628      	mov	r0, r5
 8005864:	47b8      	blx	r7
 8005866:	3001      	adds	r0, #1
 8005868:	d1c3      	bne.n	80057f2 <_printf_float+0x32e>
 800586a:	e686      	b.n	800557a <_printf_float+0xb6>
 800586c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005870:	f1ba 0f01 	cmp.w	sl, #1
 8005874:	dc01      	bgt.n	800587a <_printf_float+0x3b6>
 8005876:	07db      	lsls	r3, r3, #31
 8005878:	d536      	bpl.n	80058e8 <_printf_float+0x424>
 800587a:	2301      	movs	r3, #1
 800587c:	4642      	mov	r2, r8
 800587e:	4631      	mov	r1, r6
 8005880:	4628      	mov	r0, r5
 8005882:	47b8      	blx	r7
 8005884:	3001      	adds	r0, #1
 8005886:	f43f ae78 	beq.w	800557a <_printf_float+0xb6>
 800588a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800588e:	4631      	mov	r1, r6
 8005890:	4628      	mov	r0, r5
 8005892:	47b8      	blx	r7
 8005894:	3001      	adds	r0, #1
 8005896:	f43f ae70 	beq.w	800557a <_printf_float+0xb6>
 800589a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800589e:	2200      	movs	r2, #0
 80058a0:	2300      	movs	r3, #0
 80058a2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80058a6:	f7fb f937 	bl	8000b18 <__aeabi_dcmpeq>
 80058aa:	b9c0      	cbnz	r0, 80058de <_printf_float+0x41a>
 80058ac:	4653      	mov	r3, sl
 80058ae:	f108 0201 	add.w	r2, r8, #1
 80058b2:	4631      	mov	r1, r6
 80058b4:	4628      	mov	r0, r5
 80058b6:	47b8      	blx	r7
 80058b8:	3001      	adds	r0, #1
 80058ba:	d10c      	bne.n	80058d6 <_printf_float+0x412>
 80058bc:	e65d      	b.n	800557a <_printf_float+0xb6>
 80058be:	2301      	movs	r3, #1
 80058c0:	465a      	mov	r2, fp
 80058c2:	4631      	mov	r1, r6
 80058c4:	4628      	mov	r0, r5
 80058c6:	47b8      	blx	r7
 80058c8:	3001      	adds	r0, #1
 80058ca:	f43f ae56 	beq.w	800557a <_printf_float+0xb6>
 80058ce:	f108 0801 	add.w	r8, r8, #1
 80058d2:	45d0      	cmp	r8, sl
 80058d4:	dbf3      	blt.n	80058be <_printf_float+0x3fa>
 80058d6:	464b      	mov	r3, r9
 80058d8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80058dc:	e6df      	b.n	800569e <_printf_float+0x1da>
 80058de:	f04f 0800 	mov.w	r8, #0
 80058e2:	f104 0b1a 	add.w	fp, r4, #26
 80058e6:	e7f4      	b.n	80058d2 <_printf_float+0x40e>
 80058e8:	2301      	movs	r3, #1
 80058ea:	4642      	mov	r2, r8
 80058ec:	e7e1      	b.n	80058b2 <_printf_float+0x3ee>
 80058ee:	2301      	movs	r3, #1
 80058f0:	464a      	mov	r2, r9
 80058f2:	4631      	mov	r1, r6
 80058f4:	4628      	mov	r0, r5
 80058f6:	47b8      	blx	r7
 80058f8:	3001      	adds	r0, #1
 80058fa:	f43f ae3e 	beq.w	800557a <_printf_float+0xb6>
 80058fe:	f108 0801 	add.w	r8, r8, #1
 8005902:	68e3      	ldr	r3, [r4, #12]
 8005904:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005906:	1a5b      	subs	r3, r3, r1
 8005908:	4543      	cmp	r3, r8
 800590a:	dcf0      	bgt.n	80058ee <_printf_float+0x42a>
 800590c:	e6fc      	b.n	8005708 <_printf_float+0x244>
 800590e:	f04f 0800 	mov.w	r8, #0
 8005912:	f104 0919 	add.w	r9, r4, #25
 8005916:	e7f4      	b.n	8005902 <_printf_float+0x43e>

08005918 <_printf_common>:
 8005918:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800591c:	4616      	mov	r6, r2
 800591e:	4698      	mov	r8, r3
 8005920:	688a      	ldr	r2, [r1, #8]
 8005922:	690b      	ldr	r3, [r1, #16]
 8005924:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005928:	4293      	cmp	r3, r2
 800592a:	bfb8      	it	lt
 800592c:	4613      	movlt	r3, r2
 800592e:	6033      	str	r3, [r6, #0]
 8005930:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005934:	4607      	mov	r7, r0
 8005936:	460c      	mov	r4, r1
 8005938:	b10a      	cbz	r2, 800593e <_printf_common+0x26>
 800593a:	3301      	adds	r3, #1
 800593c:	6033      	str	r3, [r6, #0]
 800593e:	6823      	ldr	r3, [r4, #0]
 8005940:	0699      	lsls	r1, r3, #26
 8005942:	bf42      	ittt	mi
 8005944:	6833      	ldrmi	r3, [r6, #0]
 8005946:	3302      	addmi	r3, #2
 8005948:	6033      	strmi	r3, [r6, #0]
 800594a:	6825      	ldr	r5, [r4, #0]
 800594c:	f015 0506 	ands.w	r5, r5, #6
 8005950:	d106      	bne.n	8005960 <_printf_common+0x48>
 8005952:	f104 0a19 	add.w	sl, r4, #25
 8005956:	68e3      	ldr	r3, [r4, #12]
 8005958:	6832      	ldr	r2, [r6, #0]
 800595a:	1a9b      	subs	r3, r3, r2
 800595c:	42ab      	cmp	r3, r5
 800595e:	dc26      	bgt.n	80059ae <_printf_common+0x96>
 8005960:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005964:	6822      	ldr	r2, [r4, #0]
 8005966:	3b00      	subs	r3, #0
 8005968:	bf18      	it	ne
 800596a:	2301      	movne	r3, #1
 800596c:	0692      	lsls	r2, r2, #26
 800596e:	d42b      	bmi.n	80059c8 <_printf_common+0xb0>
 8005970:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005974:	4641      	mov	r1, r8
 8005976:	4638      	mov	r0, r7
 8005978:	47c8      	blx	r9
 800597a:	3001      	adds	r0, #1
 800597c:	d01e      	beq.n	80059bc <_printf_common+0xa4>
 800597e:	6823      	ldr	r3, [r4, #0]
 8005980:	6922      	ldr	r2, [r4, #16]
 8005982:	f003 0306 	and.w	r3, r3, #6
 8005986:	2b04      	cmp	r3, #4
 8005988:	bf02      	ittt	eq
 800598a:	68e5      	ldreq	r5, [r4, #12]
 800598c:	6833      	ldreq	r3, [r6, #0]
 800598e:	1aed      	subeq	r5, r5, r3
 8005990:	68a3      	ldr	r3, [r4, #8]
 8005992:	bf0c      	ite	eq
 8005994:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005998:	2500      	movne	r5, #0
 800599a:	4293      	cmp	r3, r2
 800599c:	bfc4      	itt	gt
 800599e:	1a9b      	subgt	r3, r3, r2
 80059a0:	18ed      	addgt	r5, r5, r3
 80059a2:	2600      	movs	r6, #0
 80059a4:	341a      	adds	r4, #26
 80059a6:	42b5      	cmp	r5, r6
 80059a8:	d11a      	bne.n	80059e0 <_printf_common+0xc8>
 80059aa:	2000      	movs	r0, #0
 80059ac:	e008      	b.n	80059c0 <_printf_common+0xa8>
 80059ae:	2301      	movs	r3, #1
 80059b0:	4652      	mov	r2, sl
 80059b2:	4641      	mov	r1, r8
 80059b4:	4638      	mov	r0, r7
 80059b6:	47c8      	blx	r9
 80059b8:	3001      	adds	r0, #1
 80059ba:	d103      	bne.n	80059c4 <_printf_common+0xac>
 80059bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80059c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059c4:	3501      	adds	r5, #1
 80059c6:	e7c6      	b.n	8005956 <_printf_common+0x3e>
 80059c8:	18e1      	adds	r1, r4, r3
 80059ca:	1c5a      	adds	r2, r3, #1
 80059cc:	2030      	movs	r0, #48	@ 0x30
 80059ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80059d2:	4422      	add	r2, r4
 80059d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80059d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80059dc:	3302      	adds	r3, #2
 80059de:	e7c7      	b.n	8005970 <_printf_common+0x58>
 80059e0:	2301      	movs	r3, #1
 80059e2:	4622      	mov	r2, r4
 80059e4:	4641      	mov	r1, r8
 80059e6:	4638      	mov	r0, r7
 80059e8:	47c8      	blx	r9
 80059ea:	3001      	adds	r0, #1
 80059ec:	d0e6      	beq.n	80059bc <_printf_common+0xa4>
 80059ee:	3601      	adds	r6, #1
 80059f0:	e7d9      	b.n	80059a6 <_printf_common+0x8e>
	...

080059f4 <_printf_i>:
 80059f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059f8:	7e0f      	ldrb	r7, [r1, #24]
 80059fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80059fc:	2f78      	cmp	r7, #120	@ 0x78
 80059fe:	4691      	mov	r9, r2
 8005a00:	4680      	mov	r8, r0
 8005a02:	460c      	mov	r4, r1
 8005a04:	469a      	mov	sl, r3
 8005a06:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005a0a:	d807      	bhi.n	8005a1c <_printf_i+0x28>
 8005a0c:	2f62      	cmp	r7, #98	@ 0x62
 8005a0e:	d80a      	bhi.n	8005a26 <_printf_i+0x32>
 8005a10:	2f00      	cmp	r7, #0
 8005a12:	f000 80d2 	beq.w	8005bba <_printf_i+0x1c6>
 8005a16:	2f58      	cmp	r7, #88	@ 0x58
 8005a18:	f000 80b9 	beq.w	8005b8e <_printf_i+0x19a>
 8005a1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a20:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005a24:	e03a      	b.n	8005a9c <_printf_i+0xa8>
 8005a26:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005a2a:	2b15      	cmp	r3, #21
 8005a2c:	d8f6      	bhi.n	8005a1c <_printf_i+0x28>
 8005a2e:	a101      	add	r1, pc, #4	@ (adr r1, 8005a34 <_printf_i+0x40>)
 8005a30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005a34:	08005a8d 	.word	0x08005a8d
 8005a38:	08005aa1 	.word	0x08005aa1
 8005a3c:	08005a1d 	.word	0x08005a1d
 8005a40:	08005a1d 	.word	0x08005a1d
 8005a44:	08005a1d 	.word	0x08005a1d
 8005a48:	08005a1d 	.word	0x08005a1d
 8005a4c:	08005aa1 	.word	0x08005aa1
 8005a50:	08005a1d 	.word	0x08005a1d
 8005a54:	08005a1d 	.word	0x08005a1d
 8005a58:	08005a1d 	.word	0x08005a1d
 8005a5c:	08005a1d 	.word	0x08005a1d
 8005a60:	08005ba1 	.word	0x08005ba1
 8005a64:	08005acb 	.word	0x08005acb
 8005a68:	08005b5b 	.word	0x08005b5b
 8005a6c:	08005a1d 	.word	0x08005a1d
 8005a70:	08005a1d 	.word	0x08005a1d
 8005a74:	08005bc3 	.word	0x08005bc3
 8005a78:	08005a1d 	.word	0x08005a1d
 8005a7c:	08005acb 	.word	0x08005acb
 8005a80:	08005a1d 	.word	0x08005a1d
 8005a84:	08005a1d 	.word	0x08005a1d
 8005a88:	08005b63 	.word	0x08005b63
 8005a8c:	6833      	ldr	r3, [r6, #0]
 8005a8e:	1d1a      	adds	r2, r3, #4
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	6032      	str	r2, [r6, #0]
 8005a94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a98:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	e09d      	b.n	8005bdc <_printf_i+0x1e8>
 8005aa0:	6833      	ldr	r3, [r6, #0]
 8005aa2:	6820      	ldr	r0, [r4, #0]
 8005aa4:	1d19      	adds	r1, r3, #4
 8005aa6:	6031      	str	r1, [r6, #0]
 8005aa8:	0606      	lsls	r6, r0, #24
 8005aaa:	d501      	bpl.n	8005ab0 <_printf_i+0xbc>
 8005aac:	681d      	ldr	r5, [r3, #0]
 8005aae:	e003      	b.n	8005ab8 <_printf_i+0xc4>
 8005ab0:	0645      	lsls	r5, r0, #25
 8005ab2:	d5fb      	bpl.n	8005aac <_printf_i+0xb8>
 8005ab4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005ab8:	2d00      	cmp	r5, #0
 8005aba:	da03      	bge.n	8005ac4 <_printf_i+0xd0>
 8005abc:	232d      	movs	r3, #45	@ 0x2d
 8005abe:	426d      	negs	r5, r5
 8005ac0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ac4:	4859      	ldr	r0, [pc, #356]	@ (8005c2c <_printf_i+0x238>)
 8005ac6:	230a      	movs	r3, #10
 8005ac8:	e011      	b.n	8005aee <_printf_i+0xfa>
 8005aca:	6821      	ldr	r1, [r4, #0]
 8005acc:	6833      	ldr	r3, [r6, #0]
 8005ace:	0608      	lsls	r0, r1, #24
 8005ad0:	f853 5b04 	ldr.w	r5, [r3], #4
 8005ad4:	d402      	bmi.n	8005adc <_printf_i+0xe8>
 8005ad6:	0649      	lsls	r1, r1, #25
 8005ad8:	bf48      	it	mi
 8005ada:	b2ad      	uxthmi	r5, r5
 8005adc:	2f6f      	cmp	r7, #111	@ 0x6f
 8005ade:	4853      	ldr	r0, [pc, #332]	@ (8005c2c <_printf_i+0x238>)
 8005ae0:	6033      	str	r3, [r6, #0]
 8005ae2:	bf14      	ite	ne
 8005ae4:	230a      	movne	r3, #10
 8005ae6:	2308      	moveq	r3, #8
 8005ae8:	2100      	movs	r1, #0
 8005aea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005aee:	6866      	ldr	r6, [r4, #4]
 8005af0:	60a6      	str	r6, [r4, #8]
 8005af2:	2e00      	cmp	r6, #0
 8005af4:	bfa2      	ittt	ge
 8005af6:	6821      	ldrge	r1, [r4, #0]
 8005af8:	f021 0104 	bicge.w	r1, r1, #4
 8005afc:	6021      	strge	r1, [r4, #0]
 8005afe:	b90d      	cbnz	r5, 8005b04 <_printf_i+0x110>
 8005b00:	2e00      	cmp	r6, #0
 8005b02:	d04b      	beq.n	8005b9c <_printf_i+0x1a8>
 8005b04:	4616      	mov	r6, r2
 8005b06:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b0a:	fb03 5711 	mls	r7, r3, r1, r5
 8005b0e:	5dc7      	ldrb	r7, [r0, r7]
 8005b10:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b14:	462f      	mov	r7, r5
 8005b16:	42bb      	cmp	r3, r7
 8005b18:	460d      	mov	r5, r1
 8005b1a:	d9f4      	bls.n	8005b06 <_printf_i+0x112>
 8005b1c:	2b08      	cmp	r3, #8
 8005b1e:	d10b      	bne.n	8005b38 <_printf_i+0x144>
 8005b20:	6823      	ldr	r3, [r4, #0]
 8005b22:	07df      	lsls	r7, r3, #31
 8005b24:	d508      	bpl.n	8005b38 <_printf_i+0x144>
 8005b26:	6923      	ldr	r3, [r4, #16]
 8005b28:	6861      	ldr	r1, [r4, #4]
 8005b2a:	4299      	cmp	r1, r3
 8005b2c:	bfde      	ittt	le
 8005b2e:	2330      	movle	r3, #48	@ 0x30
 8005b30:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005b34:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005b38:	1b92      	subs	r2, r2, r6
 8005b3a:	6122      	str	r2, [r4, #16]
 8005b3c:	f8cd a000 	str.w	sl, [sp]
 8005b40:	464b      	mov	r3, r9
 8005b42:	aa03      	add	r2, sp, #12
 8005b44:	4621      	mov	r1, r4
 8005b46:	4640      	mov	r0, r8
 8005b48:	f7ff fee6 	bl	8005918 <_printf_common>
 8005b4c:	3001      	adds	r0, #1
 8005b4e:	d14a      	bne.n	8005be6 <_printf_i+0x1f2>
 8005b50:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005b54:	b004      	add	sp, #16
 8005b56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b5a:	6823      	ldr	r3, [r4, #0]
 8005b5c:	f043 0320 	orr.w	r3, r3, #32
 8005b60:	6023      	str	r3, [r4, #0]
 8005b62:	4833      	ldr	r0, [pc, #204]	@ (8005c30 <_printf_i+0x23c>)
 8005b64:	2778      	movs	r7, #120	@ 0x78
 8005b66:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005b6a:	6823      	ldr	r3, [r4, #0]
 8005b6c:	6831      	ldr	r1, [r6, #0]
 8005b6e:	061f      	lsls	r7, r3, #24
 8005b70:	f851 5b04 	ldr.w	r5, [r1], #4
 8005b74:	d402      	bmi.n	8005b7c <_printf_i+0x188>
 8005b76:	065f      	lsls	r7, r3, #25
 8005b78:	bf48      	it	mi
 8005b7a:	b2ad      	uxthmi	r5, r5
 8005b7c:	6031      	str	r1, [r6, #0]
 8005b7e:	07d9      	lsls	r1, r3, #31
 8005b80:	bf44      	itt	mi
 8005b82:	f043 0320 	orrmi.w	r3, r3, #32
 8005b86:	6023      	strmi	r3, [r4, #0]
 8005b88:	b11d      	cbz	r5, 8005b92 <_printf_i+0x19e>
 8005b8a:	2310      	movs	r3, #16
 8005b8c:	e7ac      	b.n	8005ae8 <_printf_i+0xf4>
 8005b8e:	4827      	ldr	r0, [pc, #156]	@ (8005c2c <_printf_i+0x238>)
 8005b90:	e7e9      	b.n	8005b66 <_printf_i+0x172>
 8005b92:	6823      	ldr	r3, [r4, #0]
 8005b94:	f023 0320 	bic.w	r3, r3, #32
 8005b98:	6023      	str	r3, [r4, #0]
 8005b9a:	e7f6      	b.n	8005b8a <_printf_i+0x196>
 8005b9c:	4616      	mov	r6, r2
 8005b9e:	e7bd      	b.n	8005b1c <_printf_i+0x128>
 8005ba0:	6833      	ldr	r3, [r6, #0]
 8005ba2:	6825      	ldr	r5, [r4, #0]
 8005ba4:	6961      	ldr	r1, [r4, #20]
 8005ba6:	1d18      	adds	r0, r3, #4
 8005ba8:	6030      	str	r0, [r6, #0]
 8005baa:	062e      	lsls	r6, r5, #24
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	d501      	bpl.n	8005bb4 <_printf_i+0x1c0>
 8005bb0:	6019      	str	r1, [r3, #0]
 8005bb2:	e002      	b.n	8005bba <_printf_i+0x1c6>
 8005bb4:	0668      	lsls	r0, r5, #25
 8005bb6:	d5fb      	bpl.n	8005bb0 <_printf_i+0x1bc>
 8005bb8:	8019      	strh	r1, [r3, #0]
 8005bba:	2300      	movs	r3, #0
 8005bbc:	6123      	str	r3, [r4, #16]
 8005bbe:	4616      	mov	r6, r2
 8005bc0:	e7bc      	b.n	8005b3c <_printf_i+0x148>
 8005bc2:	6833      	ldr	r3, [r6, #0]
 8005bc4:	1d1a      	adds	r2, r3, #4
 8005bc6:	6032      	str	r2, [r6, #0]
 8005bc8:	681e      	ldr	r6, [r3, #0]
 8005bca:	6862      	ldr	r2, [r4, #4]
 8005bcc:	2100      	movs	r1, #0
 8005bce:	4630      	mov	r0, r6
 8005bd0:	f7fa fb26 	bl	8000220 <memchr>
 8005bd4:	b108      	cbz	r0, 8005bda <_printf_i+0x1e6>
 8005bd6:	1b80      	subs	r0, r0, r6
 8005bd8:	6060      	str	r0, [r4, #4]
 8005bda:	6863      	ldr	r3, [r4, #4]
 8005bdc:	6123      	str	r3, [r4, #16]
 8005bde:	2300      	movs	r3, #0
 8005be0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005be4:	e7aa      	b.n	8005b3c <_printf_i+0x148>
 8005be6:	6923      	ldr	r3, [r4, #16]
 8005be8:	4632      	mov	r2, r6
 8005bea:	4649      	mov	r1, r9
 8005bec:	4640      	mov	r0, r8
 8005bee:	47d0      	blx	sl
 8005bf0:	3001      	adds	r0, #1
 8005bf2:	d0ad      	beq.n	8005b50 <_printf_i+0x15c>
 8005bf4:	6823      	ldr	r3, [r4, #0]
 8005bf6:	079b      	lsls	r3, r3, #30
 8005bf8:	d413      	bmi.n	8005c22 <_printf_i+0x22e>
 8005bfa:	68e0      	ldr	r0, [r4, #12]
 8005bfc:	9b03      	ldr	r3, [sp, #12]
 8005bfe:	4298      	cmp	r0, r3
 8005c00:	bfb8      	it	lt
 8005c02:	4618      	movlt	r0, r3
 8005c04:	e7a6      	b.n	8005b54 <_printf_i+0x160>
 8005c06:	2301      	movs	r3, #1
 8005c08:	4632      	mov	r2, r6
 8005c0a:	4649      	mov	r1, r9
 8005c0c:	4640      	mov	r0, r8
 8005c0e:	47d0      	blx	sl
 8005c10:	3001      	adds	r0, #1
 8005c12:	d09d      	beq.n	8005b50 <_printf_i+0x15c>
 8005c14:	3501      	adds	r5, #1
 8005c16:	68e3      	ldr	r3, [r4, #12]
 8005c18:	9903      	ldr	r1, [sp, #12]
 8005c1a:	1a5b      	subs	r3, r3, r1
 8005c1c:	42ab      	cmp	r3, r5
 8005c1e:	dcf2      	bgt.n	8005c06 <_printf_i+0x212>
 8005c20:	e7eb      	b.n	8005bfa <_printf_i+0x206>
 8005c22:	2500      	movs	r5, #0
 8005c24:	f104 0619 	add.w	r6, r4, #25
 8005c28:	e7f5      	b.n	8005c16 <_printf_i+0x222>
 8005c2a:	bf00      	nop
 8005c2c:	08008072 	.word	0x08008072
 8005c30:	08008083 	.word	0x08008083

08005c34 <siprintf>:
 8005c34:	b40e      	push	{r1, r2, r3}
 8005c36:	b500      	push	{lr}
 8005c38:	b09c      	sub	sp, #112	@ 0x70
 8005c3a:	ab1d      	add	r3, sp, #116	@ 0x74
 8005c3c:	9002      	str	r0, [sp, #8]
 8005c3e:	9006      	str	r0, [sp, #24]
 8005c40:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005c44:	4809      	ldr	r0, [pc, #36]	@ (8005c6c <siprintf+0x38>)
 8005c46:	9107      	str	r1, [sp, #28]
 8005c48:	9104      	str	r1, [sp, #16]
 8005c4a:	4909      	ldr	r1, [pc, #36]	@ (8005c70 <siprintf+0x3c>)
 8005c4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c50:	9105      	str	r1, [sp, #20]
 8005c52:	6800      	ldr	r0, [r0, #0]
 8005c54:	9301      	str	r3, [sp, #4]
 8005c56:	a902      	add	r1, sp, #8
 8005c58:	f000 ffb2 	bl	8006bc0 <_svfiprintf_r>
 8005c5c:	9b02      	ldr	r3, [sp, #8]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	701a      	strb	r2, [r3, #0]
 8005c62:	b01c      	add	sp, #112	@ 0x70
 8005c64:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c68:	b003      	add	sp, #12
 8005c6a:	4770      	bx	lr
 8005c6c:	20000018 	.word	0x20000018
 8005c70:	ffff0208 	.word	0xffff0208

08005c74 <std>:
 8005c74:	2300      	movs	r3, #0
 8005c76:	b510      	push	{r4, lr}
 8005c78:	4604      	mov	r4, r0
 8005c7a:	e9c0 3300 	strd	r3, r3, [r0]
 8005c7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005c82:	6083      	str	r3, [r0, #8]
 8005c84:	8181      	strh	r1, [r0, #12]
 8005c86:	6643      	str	r3, [r0, #100]	@ 0x64
 8005c88:	81c2      	strh	r2, [r0, #14]
 8005c8a:	6183      	str	r3, [r0, #24]
 8005c8c:	4619      	mov	r1, r3
 8005c8e:	2208      	movs	r2, #8
 8005c90:	305c      	adds	r0, #92	@ 0x5c
 8005c92:	f000 f8b1 	bl	8005df8 <memset>
 8005c96:	4b0d      	ldr	r3, [pc, #52]	@ (8005ccc <std+0x58>)
 8005c98:	6263      	str	r3, [r4, #36]	@ 0x24
 8005c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8005cd0 <std+0x5c>)
 8005c9c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8005cd4 <std+0x60>)
 8005ca0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005ca2:	4b0d      	ldr	r3, [pc, #52]	@ (8005cd8 <std+0x64>)
 8005ca4:	6323      	str	r3, [r4, #48]	@ 0x30
 8005ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8005cdc <std+0x68>)
 8005ca8:	6224      	str	r4, [r4, #32]
 8005caa:	429c      	cmp	r4, r3
 8005cac:	d006      	beq.n	8005cbc <std+0x48>
 8005cae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005cb2:	4294      	cmp	r4, r2
 8005cb4:	d002      	beq.n	8005cbc <std+0x48>
 8005cb6:	33d0      	adds	r3, #208	@ 0xd0
 8005cb8:	429c      	cmp	r4, r3
 8005cba:	d105      	bne.n	8005cc8 <std+0x54>
 8005cbc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005cc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cc4:	f000 b8ce 	b.w	8005e64 <__retarget_lock_init_recursive>
 8005cc8:	bd10      	pop	{r4, pc}
 8005cca:	bf00      	nop
 8005ccc:	08007781 	.word	0x08007781
 8005cd0:	080077a3 	.word	0x080077a3
 8005cd4:	080077db 	.word	0x080077db
 8005cd8:	080077ff 	.word	0x080077ff
 8005cdc:	200004e4 	.word	0x200004e4

08005ce0 <stdio_exit_handler>:
 8005ce0:	4a02      	ldr	r2, [pc, #8]	@ (8005cec <stdio_exit_handler+0xc>)
 8005ce2:	4903      	ldr	r1, [pc, #12]	@ (8005cf0 <stdio_exit_handler+0x10>)
 8005ce4:	4803      	ldr	r0, [pc, #12]	@ (8005cf4 <stdio_exit_handler+0x14>)
 8005ce6:	f000 b869 	b.w	8005dbc <_fwalk_sglue>
 8005cea:	bf00      	nop
 8005cec:	2000000c 	.word	0x2000000c
 8005cf0:	08007015 	.word	0x08007015
 8005cf4:	2000001c 	.word	0x2000001c

08005cf8 <cleanup_stdio>:
 8005cf8:	6841      	ldr	r1, [r0, #4]
 8005cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8005d2c <cleanup_stdio+0x34>)
 8005cfc:	4299      	cmp	r1, r3
 8005cfe:	b510      	push	{r4, lr}
 8005d00:	4604      	mov	r4, r0
 8005d02:	d001      	beq.n	8005d08 <cleanup_stdio+0x10>
 8005d04:	f001 f986 	bl	8007014 <_fflush_r>
 8005d08:	68a1      	ldr	r1, [r4, #8]
 8005d0a:	4b09      	ldr	r3, [pc, #36]	@ (8005d30 <cleanup_stdio+0x38>)
 8005d0c:	4299      	cmp	r1, r3
 8005d0e:	d002      	beq.n	8005d16 <cleanup_stdio+0x1e>
 8005d10:	4620      	mov	r0, r4
 8005d12:	f001 f97f 	bl	8007014 <_fflush_r>
 8005d16:	68e1      	ldr	r1, [r4, #12]
 8005d18:	4b06      	ldr	r3, [pc, #24]	@ (8005d34 <cleanup_stdio+0x3c>)
 8005d1a:	4299      	cmp	r1, r3
 8005d1c:	d004      	beq.n	8005d28 <cleanup_stdio+0x30>
 8005d1e:	4620      	mov	r0, r4
 8005d20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d24:	f001 b976 	b.w	8007014 <_fflush_r>
 8005d28:	bd10      	pop	{r4, pc}
 8005d2a:	bf00      	nop
 8005d2c:	200004e4 	.word	0x200004e4
 8005d30:	2000054c 	.word	0x2000054c
 8005d34:	200005b4 	.word	0x200005b4

08005d38 <global_stdio_init.part.0>:
 8005d38:	b510      	push	{r4, lr}
 8005d3a:	4b0b      	ldr	r3, [pc, #44]	@ (8005d68 <global_stdio_init.part.0+0x30>)
 8005d3c:	4c0b      	ldr	r4, [pc, #44]	@ (8005d6c <global_stdio_init.part.0+0x34>)
 8005d3e:	4a0c      	ldr	r2, [pc, #48]	@ (8005d70 <global_stdio_init.part.0+0x38>)
 8005d40:	601a      	str	r2, [r3, #0]
 8005d42:	4620      	mov	r0, r4
 8005d44:	2200      	movs	r2, #0
 8005d46:	2104      	movs	r1, #4
 8005d48:	f7ff ff94 	bl	8005c74 <std>
 8005d4c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005d50:	2201      	movs	r2, #1
 8005d52:	2109      	movs	r1, #9
 8005d54:	f7ff ff8e 	bl	8005c74 <std>
 8005d58:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005d5c:	2202      	movs	r2, #2
 8005d5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d62:	2112      	movs	r1, #18
 8005d64:	f7ff bf86 	b.w	8005c74 <std>
 8005d68:	2000061c 	.word	0x2000061c
 8005d6c:	200004e4 	.word	0x200004e4
 8005d70:	08005ce1 	.word	0x08005ce1

08005d74 <__sfp_lock_acquire>:
 8005d74:	4801      	ldr	r0, [pc, #4]	@ (8005d7c <__sfp_lock_acquire+0x8>)
 8005d76:	f000 b876 	b.w	8005e66 <__retarget_lock_acquire_recursive>
 8005d7a:	bf00      	nop
 8005d7c:	20000621 	.word	0x20000621

08005d80 <__sfp_lock_release>:
 8005d80:	4801      	ldr	r0, [pc, #4]	@ (8005d88 <__sfp_lock_release+0x8>)
 8005d82:	f000 b871 	b.w	8005e68 <__retarget_lock_release_recursive>
 8005d86:	bf00      	nop
 8005d88:	20000621 	.word	0x20000621

08005d8c <__sinit>:
 8005d8c:	b510      	push	{r4, lr}
 8005d8e:	4604      	mov	r4, r0
 8005d90:	f7ff fff0 	bl	8005d74 <__sfp_lock_acquire>
 8005d94:	6a23      	ldr	r3, [r4, #32]
 8005d96:	b11b      	cbz	r3, 8005da0 <__sinit+0x14>
 8005d98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d9c:	f7ff bff0 	b.w	8005d80 <__sfp_lock_release>
 8005da0:	4b04      	ldr	r3, [pc, #16]	@ (8005db4 <__sinit+0x28>)
 8005da2:	6223      	str	r3, [r4, #32]
 8005da4:	4b04      	ldr	r3, [pc, #16]	@ (8005db8 <__sinit+0x2c>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d1f5      	bne.n	8005d98 <__sinit+0xc>
 8005dac:	f7ff ffc4 	bl	8005d38 <global_stdio_init.part.0>
 8005db0:	e7f2      	b.n	8005d98 <__sinit+0xc>
 8005db2:	bf00      	nop
 8005db4:	08005cf9 	.word	0x08005cf9
 8005db8:	2000061c 	.word	0x2000061c

08005dbc <_fwalk_sglue>:
 8005dbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005dc0:	4607      	mov	r7, r0
 8005dc2:	4688      	mov	r8, r1
 8005dc4:	4614      	mov	r4, r2
 8005dc6:	2600      	movs	r6, #0
 8005dc8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005dcc:	f1b9 0901 	subs.w	r9, r9, #1
 8005dd0:	d505      	bpl.n	8005dde <_fwalk_sglue+0x22>
 8005dd2:	6824      	ldr	r4, [r4, #0]
 8005dd4:	2c00      	cmp	r4, #0
 8005dd6:	d1f7      	bne.n	8005dc8 <_fwalk_sglue+0xc>
 8005dd8:	4630      	mov	r0, r6
 8005dda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005dde:	89ab      	ldrh	r3, [r5, #12]
 8005de0:	2b01      	cmp	r3, #1
 8005de2:	d907      	bls.n	8005df4 <_fwalk_sglue+0x38>
 8005de4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005de8:	3301      	adds	r3, #1
 8005dea:	d003      	beq.n	8005df4 <_fwalk_sglue+0x38>
 8005dec:	4629      	mov	r1, r5
 8005dee:	4638      	mov	r0, r7
 8005df0:	47c0      	blx	r8
 8005df2:	4306      	orrs	r6, r0
 8005df4:	3568      	adds	r5, #104	@ 0x68
 8005df6:	e7e9      	b.n	8005dcc <_fwalk_sglue+0x10>

08005df8 <memset>:
 8005df8:	4402      	add	r2, r0
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d100      	bne.n	8005e02 <memset+0xa>
 8005e00:	4770      	bx	lr
 8005e02:	f803 1b01 	strb.w	r1, [r3], #1
 8005e06:	e7f9      	b.n	8005dfc <memset+0x4>

08005e08 <_localeconv_r>:
 8005e08:	4800      	ldr	r0, [pc, #0]	@ (8005e0c <_localeconv_r+0x4>)
 8005e0a:	4770      	bx	lr
 8005e0c:	20000158 	.word	0x20000158

08005e10 <__errno>:
 8005e10:	4b01      	ldr	r3, [pc, #4]	@ (8005e18 <__errno+0x8>)
 8005e12:	6818      	ldr	r0, [r3, #0]
 8005e14:	4770      	bx	lr
 8005e16:	bf00      	nop
 8005e18:	20000018 	.word	0x20000018

08005e1c <__libc_init_array>:
 8005e1c:	b570      	push	{r4, r5, r6, lr}
 8005e1e:	4d0d      	ldr	r5, [pc, #52]	@ (8005e54 <__libc_init_array+0x38>)
 8005e20:	4c0d      	ldr	r4, [pc, #52]	@ (8005e58 <__libc_init_array+0x3c>)
 8005e22:	1b64      	subs	r4, r4, r5
 8005e24:	10a4      	asrs	r4, r4, #2
 8005e26:	2600      	movs	r6, #0
 8005e28:	42a6      	cmp	r6, r4
 8005e2a:	d109      	bne.n	8005e40 <__libc_init_array+0x24>
 8005e2c:	4d0b      	ldr	r5, [pc, #44]	@ (8005e5c <__libc_init_array+0x40>)
 8005e2e:	4c0c      	ldr	r4, [pc, #48]	@ (8005e60 <__libc_init_array+0x44>)
 8005e30:	f002 f8f0 	bl	8008014 <_init>
 8005e34:	1b64      	subs	r4, r4, r5
 8005e36:	10a4      	asrs	r4, r4, #2
 8005e38:	2600      	movs	r6, #0
 8005e3a:	42a6      	cmp	r6, r4
 8005e3c:	d105      	bne.n	8005e4a <__libc_init_array+0x2e>
 8005e3e:	bd70      	pop	{r4, r5, r6, pc}
 8005e40:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e44:	4798      	blx	r3
 8005e46:	3601      	adds	r6, #1
 8005e48:	e7ee      	b.n	8005e28 <__libc_init_array+0xc>
 8005e4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e4e:	4798      	blx	r3
 8005e50:	3601      	adds	r6, #1
 8005e52:	e7f2      	b.n	8005e3a <__libc_init_array+0x1e>
 8005e54:	080083d8 	.word	0x080083d8
 8005e58:	080083d8 	.word	0x080083d8
 8005e5c:	080083d8 	.word	0x080083d8
 8005e60:	080083dc 	.word	0x080083dc

08005e64 <__retarget_lock_init_recursive>:
 8005e64:	4770      	bx	lr

08005e66 <__retarget_lock_acquire_recursive>:
 8005e66:	4770      	bx	lr

08005e68 <__retarget_lock_release_recursive>:
 8005e68:	4770      	bx	lr

08005e6a <quorem>:
 8005e6a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e6e:	6903      	ldr	r3, [r0, #16]
 8005e70:	690c      	ldr	r4, [r1, #16]
 8005e72:	42a3      	cmp	r3, r4
 8005e74:	4607      	mov	r7, r0
 8005e76:	db7e      	blt.n	8005f76 <quorem+0x10c>
 8005e78:	3c01      	subs	r4, #1
 8005e7a:	f101 0814 	add.w	r8, r1, #20
 8005e7e:	00a3      	lsls	r3, r4, #2
 8005e80:	f100 0514 	add.w	r5, r0, #20
 8005e84:	9300      	str	r3, [sp, #0]
 8005e86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e8a:	9301      	str	r3, [sp, #4]
 8005e8c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005e90:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e94:	3301      	adds	r3, #1
 8005e96:	429a      	cmp	r2, r3
 8005e98:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005e9c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005ea0:	d32e      	bcc.n	8005f00 <quorem+0x96>
 8005ea2:	f04f 0a00 	mov.w	sl, #0
 8005ea6:	46c4      	mov	ip, r8
 8005ea8:	46ae      	mov	lr, r5
 8005eaa:	46d3      	mov	fp, sl
 8005eac:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005eb0:	b298      	uxth	r0, r3
 8005eb2:	fb06 a000 	mla	r0, r6, r0, sl
 8005eb6:	0c02      	lsrs	r2, r0, #16
 8005eb8:	0c1b      	lsrs	r3, r3, #16
 8005eba:	fb06 2303 	mla	r3, r6, r3, r2
 8005ebe:	f8de 2000 	ldr.w	r2, [lr]
 8005ec2:	b280      	uxth	r0, r0
 8005ec4:	b292      	uxth	r2, r2
 8005ec6:	1a12      	subs	r2, r2, r0
 8005ec8:	445a      	add	r2, fp
 8005eca:	f8de 0000 	ldr.w	r0, [lr]
 8005ece:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005ed2:	b29b      	uxth	r3, r3
 8005ed4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005ed8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005edc:	b292      	uxth	r2, r2
 8005ede:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005ee2:	45e1      	cmp	r9, ip
 8005ee4:	f84e 2b04 	str.w	r2, [lr], #4
 8005ee8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005eec:	d2de      	bcs.n	8005eac <quorem+0x42>
 8005eee:	9b00      	ldr	r3, [sp, #0]
 8005ef0:	58eb      	ldr	r3, [r5, r3]
 8005ef2:	b92b      	cbnz	r3, 8005f00 <quorem+0x96>
 8005ef4:	9b01      	ldr	r3, [sp, #4]
 8005ef6:	3b04      	subs	r3, #4
 8005ef8:	429d      	cmp	r5, r3
 8005efa:	461a      	mov	r2, r3
 8005efc:	d32f      	bcc.n	8005f5e <quorem+0xf4>
 8005efe:	613c      	str	r4, [r7, #16]
 8005f00:	4638      	mov	r0, r7
 8005f02:	f001 fb35 	bl	8007570 <__mcmp>
 8005f06:	2800      	cmp	r0, #0
 8005f08:	db25      	blt.n	8005f56 <quorem+0xec>
 8005f0a:	4629      	mov	r1, r5
 8005f0c:	2000      	movs	r0, #0
 8005f0e:	f858 2b04 	ldr.w	r2, [r8], #4
 8005f12:	f8d1 c000 	ldr.w	ip, [r1]
 8005f16:	fa1f fe82 	uxth.w	lr, r2
 8005f1a:	fa1f f38c 	uxth.w	r3, ip
 8005f1e:	eba3 030e 	sub.w	r3, r3, lr
 8005f22:	4403      	add	r3, r0
 8005f24:	0c12      	lsrs	r2, r2, #16
 8005f26:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005f2a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005f2e:	b29b      	uxth	r3, r3
 8005f30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f34:	45c1      	cmp	r9, r8
 8005f36:	f841 3b04 	str.w	r3, [r1], #4
 8005f3a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005f3e:	d2e6      	bcs.n	8005f0e <quorem+0xa4>
 8005f40:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f44:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f48:	b922      	cbnz	r2, 8005f54 <quorem+0xea>
 8005f4a:	3b04      	subs	r3, #4
 8005f4c:	429d      	cmp	r5, r3
 8005f4e:	461a      	mov	r2, r3
 8005f50:	d30b      	bcc.n	8005f6a <quorem+0x100>
 8005f52:	613c      	str	r4, [r7, #16]
 8005f54:	3601      	adds	r6, #1
 8005f56:	4630      	mov	r0, r6
 8005f58:	b003      	add	sp, #12
 8005f5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f5e:	6812      	ldr	r2, [r2, #0]
 8005f60:	3b04      	subs	r3, #4
 8005f62:	2a00      	cmp	r2, #0
 8005f64:	d1cb      	bne.n	8005efe <quorem+0x94>
 8005f66:	3c01      	subs	r4, #1
 8005f68:	e7c6      	b.n	8005ef8 <quorem+0x8e>
 8005f6a:	6812      	ldr	r2, [r2, #0]
 8005f6c:	3b04      	subs	r3, #4
 8005f6e:	2a00      	cmp	r2, #0
 8005f70:	d1ef      	bne.n	8005f52 <quorem+0xe8>
 8005f72:	3c01      	subs	r4, #1
 8005f74:	e7ea      	b.n	8005f4c <quorem+0xe2>
 8005f76:	2000      	movs	r0, #0
 8005f78:	e7ee      	b.n	8005f58 <quorem+0xee>
 8005f7a:	0000      	movs	r0, r0
 8005f7c:	0000      	movs	r0, r0
	...

08005f80 <_dtoa_r>:
 8005f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f84:	69c7      	ldr	r7, [r0, #28]
 8005f86:	b099      	sub	sp, #100	@ 0x64
 8005f88:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005f8c:	ec55 4b10 	vmov	r4, r5, d0
 8005f90:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8005f92:	9109      	str	r1, [sp, #36]	@ 0x24
 8005f94:	4683      	mov	fp, r0
 8005f96:	920e      	str	r2, [sp, #56]	@ 0x38
 8005f98:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005f9a:	b97f      	cbnz	r7, 8005fbc <_dtoa_r+0x3c>
 8005f9c:	2010      	movs	r0, #16
 8005f9e:	f000 ff0b 	bl	8006db8 <malloc>
 8005fa2:	4602      	mov	r2, r0
 8005fa4:	f8cb 001c 	str.w	r0, [fp, #28]
 8005fa8:	b920      	cbnz	r0, 8005fb4 <_dtoa_r+0x34>
 8005faa:	4ba7      	ldr	r3, [pc, #668]	@ (8006248 <_dtoa_r+0x2c8>)
 8005fac:	21ef      	movs	r1, #239	@ 0xef
 8005fae:	48a7      	ldr	r0, [pc, #668]	@ (800624c <_dtoa_r+0x2cc>)
 8005fb0:	f001 fcd6 	bl	8007960 <__assert_func>
 8005fb4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005fb8:	6007      	str	r7, [r0, #0]
 8005fba:	60c7      	str	r7, [r0, #12]
 8005fbc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005fc0:	6819      	ldr	r1, [r3, #0]
 8005fc2:	b159      	cbz	r1, 8005fdc <_dtoa_r+0x5c>
 8005fc4:	685a      	ldr	r2, [r3, #4]
 8005fc6:	604a      	str	r2, [r1, #4]
 8005fc8:	2301      	movs	r3, #1
 8005fca:	4093      	lsls	r3, r2
 8005fcc:	608b      	str	r3, [r1, #8]
 8005fce:	4658      	mov	r0, fp
 8005fd0:	f001 f894 	bl	80070fc <_Bfree>
 8005fd4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	601a      	str	r2, [r3, #0]
 8005fdc:	1e2b      	subs	r3, r5, #0
 8005fde:	bfb9      	ittee	lt
 8005fe0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005fe4:	9303      	strlt	r3, [sp, #12]
 8005fe6:	2300      	movge	r3, #0
 8005fe8:	6033      	strge	r3, [r6, #0]
 8005fea:	9f03      	ldr	r7, [sp, #12]
 8005fec:	4b98      	ldr	r3, [pc, #608]	@ (8006250 <_dtoa_r+0x2d0>)
 8005fee:	bfbc      	itt	lt
 8005ff0:	2201      	movlt	r2, #1
 8005ff2:	6032      	strlt	r2, [r6, #0]
 8005ff4:	43bb      	bics	r3, r7
 8005ff6:	d112      	bne.n	800601e <_dtoa_r+0x9e>
 8005ff8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005ffa:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005ffe:	6013      	str	r3, [r2, #0]
 8006000:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006004:	4323      	orrs	r3, r4
 8006006:	f000 854d 	beq.w	8006aa4 <_dtoa_r+0xb24>
 800600a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800600c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006264 <_dtoa_r+0x2e4>
 8006010:	2b00      	cmp	r3, #0
 8006012:	f000 854f 	beq.w	8006ab4 <_dtoa_r+0xb34>
 8006016:	f10a 0303 	add.w	r3, sl, #3
 800601a:	f000 bd49 	b.w	8006ab0 <_dtoa_r+0xb30>
 800601e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006022:	2200      	movs	r2, #0
 8006024:	ec51 0b17 	vmov	r0, r1, d7
 8006028:	2300      	movs	r3, #0
 800602a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800602e:	f7fa fd73 	bl	8000b18 <__aeabi_dcmpeq>
 8006032:	4680      	mov	r8, r0
 8006034:	b158      	cbz	r0, 800604e <_dtoa_r+0xce>
 8006036:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006038:	2301      	movs	r3, #1
 800603a:	6013      	str	r3, [r2, #0]
 800603c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800603e:	b113      	cbz	r3, 8006046 <_dtoa_r+0xc6>
 8006040:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006042:	4b84      	ldr	r3, [pc, #528]	@ (8006254 <_dtoa_r+0x2d4>)
 8006044:	6013      	str	r3, [r2, #0]
 8006046:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006268 <_dtoa_r+0x2e8>
 800604a:	f000 bd33 	b.w	8006ab4 <_dtoa_r+0xb34>
 800604e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006052:	aa16      	add	r2, sp, #88	@ 0x58
 8006054:	a917      	add	r1, sp, #92	@ 0x5c
 8006056:	4658      	mov	r0, fp
 8006058:	f001 fb3a 	bl	80076d0 <__d2b>
 800605c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006060:	4681      	mov	r9, r0
 8006062:	2e00      	cmp	r6, #0
 8006064:	d077      	beq.n	8006156 <_dtoa_r+0x1d6>
 8006066:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006068:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800606c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006070:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006074:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006078:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800607c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006080:	4619      	mov	r1, r3
 8006082:	2200      	movs	r2, #0
 8006084:	4b74      	ldr	r3, [pc, #464]	@ (8006258 <_dtoa_r+0x2d8>)
 8006086:	f7fa f927 	bl	80002d8 <__aeabi_dsub>
 800608a:	a369      	add	r3, pc, #420	@ (adr r3, 8006230 <_dtoa_r+0x2b0>)
 800608c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006090:	f7fa fada 	bl	8000648 <__aeabi_dmul>
 8006094:	a368      	add	r3, pc, #416	@ (adr r3, 8006238 <_dtoa_r+0x2b8>)
 8006096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800609a:	f7fa f91f 	bl	80002dc <__adddf3>
 800609e:	4604      	mov	r4, r0
 80060a0:	4630      	mov	r0, r6
 80060a2:	460d      	mov	r5, r1
 80060a4:	f7fa fa66 	bl	8000574 <__aeabi_i2d>
 80060a8:	a365      	add	r3, pc, #404	@ (adr r3, 8006240 <_dtoa_r+0x2c0>)
 80060aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ae:	f7fa facb 	bl	8000648 <__aeabi_dmul>
 80060b2:	4602      	mov	r2, r0
 80060b4:	460b      	mov	r3, r1
 80060b6:	4620      	mov	r0, r4
 80060b8:	4629      	mov	r1, r5
 80060ba:	f7fa f90f 	bl	80002dc <__adddf3>
 80060be:	4604      	mov	r4, r0
 80060c0:	460d      	mov	r5, r1
 80060c2:	f7fa fd71 	bl	8000ba8 <__aeabi_d2iz>
 80060c6:	2200      	movs	r2, #0
 80060c8:	4607      	mov	r7, r0
 80060ca:	2300      	movs	r3, #0
 80060cc:	4620      	mov	r0, r4
 80060ce:	4629      	mov	r1, r5
 80060d0:	f7fa fd2c 	bl	8000b2c <__aeabi_dcmplt>
 80060d4:	b140      	cbz	r0, 80060e8 <_dtoa_r+0x168>
 80060d6:	4638      	mov	r0, r7
 80060d8:	f7fa fa4c 	bl	8000574 <__aeabi_i2d>
 80060dc:	4622      	mov	r2, r4
 80060de:	462b      	mov	r3, r5
 80060e0:	f7fa fd1a 	bl	8000b18 <__aeabi_dcmpeq>
 80060e4:	b900      	cbnz	r0, 80060e8 <_dtoa_r+0x168>
 80060e6:	3f01      	subs	r7, #1
 80060e8:	2f16      	cmp	r7, #22
 80060ea:	d851      	bhi.n	8006190 <_dtoa_r+0x210>
 80060ec:	4b5b      	ldr	r3, [pc, #364]	@ (800625c <_dtoa_r+0x2dc>)
 80060ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80060f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80060fa:	f7fa fd17 	bl	8000b2c <__aeabi_dcmplt>
 80060fe:	2800      	cmp	r0, #0
 8006100:	d048      	beq.n	8006194 <_dtoa_r+0x214>
 8006102:	3f01      	subs	r7, #1
 8006104:	2300      	movs	r3, #0
 8006106:	9312      	str	r3, [sp, #72]	@ 0x48
 8006108:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800610a:	1b9b      	subs	r3, r3, r6
 800610c:	1e5a      	subs	r2, r3, #1
 800610e:	bf44      	itt	mi
 8006110:	f1c3 0801 	rsbmi	r8, r3, #1
 8006114:	2300      	movmi	r3, #0
 8006116:	9208      	str	r2, [sp, #32]
 8006118:	bf54      	ite	pl
 800611a:	f04f 0800 	movpl.w	r8, #0
 800611e:	9308      	strmi	r3, [sp, #32]
 8006120:	2f00      	cmp	r7, #0
 8006122:	db39      	blt.n	8006198 <_dtoa_r+0x218>
 8006124:	9b08      	ldr	r3, [sp, #32]
 8006126:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006128:	443b      	add	r3, r7
 800612a:	9308      	str	r3, [sp, #32]
 800612c:	2300      	movs	r3, #0
 800612e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006130:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006132:	2b09      	cmp	r3, #9
 8006134:	d864      	bhi.n	8006200 <_dtoa_r+0x280>
 8006136:	2b05      	cmp	r3, #5
 8006138:	bfc4      	itt	gt
 800613a:	3b04      	subgt	r3, #4
 800613c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800613e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006140:	f1a3 0302 	sub.w	r3, r3, #2
 8006144:	bfcc      	ite	gt
 8006146:	2400      	movgt	r4, #0
 8006148:	2401      	movle	r4, #1
 800614a:	2b03      	cmp	r3, #3
 800614c:	d863      	bhi.n	8006216 <_dtoa_r+0x296>
 800614e:	e8df f003 	tbb	[pc, r3]
 8006152:	372a      	.short	0x372a
 8006154:	5535      	.short	0x5535
 8006156:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800615a:	441e      	add	r6, r3
 800615c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006160:	2b20      	cmp	r3, #32
 8006162:	bfc1      	itttt	gt
 8006164:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006168:	409f      	lslgt	r7, r3
 800616a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800616e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006172:	bfd6      	itet	le
 8006174:	f1c3 0320 	rsble	r3, r3, #32
 8006178:	ea47 0003 	orrgt.w	r0, r7, r3
 800617c:	fa04 f003 	lslle.w	r0, r4, r3
 8006180:	f7fa f9e8 	bl	8000554 <__aeabi_ui2d>
 8006184:	2201      	movs	r2, #1
 8006186:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800618a:	3e01      	subs	r6, #1
 800618c:	9214      	str	r2, [sp, #80]	@ 0x50
 800618e:	e777      	b.n	8006080 <_dtoa_r+0x100>
 8006190:	2301      	movs	r3, #1
 8006192:	e7b8      	b.n	8006106 <_dtoa_r+0x186>
 8006194:	9012      	str	r0, [sp, #72]	@ 0x48
 8006196:	e7b7      	b.n	8006108 <_dtoa_r+0x188>
 8006198:	427b      	negs	r3, r7
 800619a:	930a      	str	r3, [sp, #40]	@ 0x28
 800619c:	2300      	movs	r3, #0
 800619e:	eba8 0807 	sub.w	r8, r8, r7
 80061a2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80061a4:	e7c4      	b.n	8006130 <_dtoa_r+0x1b0>
 80061a6:	2300      	movs	r3, #0
 80061a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80061aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	dc35      	bgt.n	800621c <_dtoa_r+0x29c>
 80061b0:	2301      	movs	r3, #1
 80061b2:	9300      	str	r3, [sp, #0]
 80061b4:	9307      	str	r3, [sp, #28]
 80061b6:	461a      	mov	r2, r3
 80061b8:	920e      	str	r2, [sp, #56]	@ 0x38
 80061ba:	e00b      	b.n	80061d4 <_dtoa_r+0x254>
 80061bc:	2301      	movs	r3, #1
 80061be:	e7f3      	b.n	80061a8 <_dtoa_r+0x228>
 80061c0:	2300      	movs	r3, #0
 80061c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80061c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80061c6:	18fb      	adds	r3, r7, r3
 80061c8:	9300      	str	r3, [sp, #0]
 80061ca:	3301      	adds	r3, #1
 80061cc:	2b01      	cmp	r3, #1
 80061ce:	9307      	str	r3, [sp, #28]
 80061d0:	bfb8      	it	lt
 80061d2:	2301      	movlt	r3, #1
 80061d4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80061d8:	2100      	movs	r1, #0
 80061da:	2204      	movs	r2, #4
 80061dc:	f102 0514 	add.w	r5, r2, #20
 80061e0:	429d      	cmp	r5, r3
 80061e2:	d91f      	bls.n	8006224 <_dtoa_r+0x2a4>
 80061e4:	6041      	str	r1, [r0, #4]
 80061e6:	4658      	mov	r0, fp
 80061e8:	f000 ff48 	bl	800707c <_Balloc>
 80061ec:	4682      	mov	sl, r0
 80061ee:	2800      	cmp	r0, #0
 80061f0:	d13c      	bne.n	800626c <_dtoa_r+0x2ec>
 80061f2:	4b1b      	ldr	r3, [pc, #108]	@ (8006260 <_dtoa_r+0x2e0>)
 80061f4:	4602      	mov	r2, r0
 80061f6:	f240 11af 	movw	r1, #431	@ 0x1af
 80061fa:	e6d8      	b.n	8005fae <_dtoa_r+0x2e>
 80061fc:	2301      	movs	r3, #1
 80061fe:	e7e0      	b.n	80061c2 <_dtoa_r+0x242>
 8006200:	2401      	movs	r4, #1
 8006202:	2300      	movs	r3, #0
 8006204:	9309      	str	r3, [sp, #36]	@ 0x24
 8006206:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006208:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800620c:	9300      	str	r3, [sp, #0]
 800620e:	9307      	str	r3, [sp, #28]
 8006210:	2200      	movs	r2, #0
 8006212:	2312      	movs	r3, #18
 8006214:	e7d0      	b.n	80061b8 <_dtoa_r+0x238>
 8006216:	2301      	movs	r3, #1
 8006218:	930b      	str	r3, [sp, #44]	@ 0x2c
 800621a:	e7f5      	b.n	8006208 <_dtoa_r+0x288>
 800621c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800621e:	9300      	str	r3, [sp, #0]
 8006220:	9307      	str	r3, [sp, #28]
 8006222:	e7d7      	b.n	80061d4 <_dtoa_r+0x254>
 8006224:	3101      	adds	r1, #1
 8006226:	0052      	lsls	r2, r2, #1
 8006228:	e7d8      	b.n	80061dc <_dtoa_r+0x25c>
 800622a:	bf00      	nop
 800622c:	f3af 8000 	nop.w
 8006230:	636f4361 	.word	0x636f4361
 8006234:	3fd287a7 	.word	0x3fd287a7
 8006238:	8b60c8b3 	.word	0x8b60c8b3
 800623c:	3fc68a28 	.word	0x3fc68a28
 8006240:	509f79fb 	.word	0x509f79fb
 8006244:	3fd34413 	.word	0x3fd34413
 8006248:	080080a1 	.word	0x080080a1
 800624c:	080080b8 	.word	0x080080b8
 8006250:	7ff00000 	.word	0x7ff00000
 8006254:	08008071 	.word	0x08008071
 8006258:	3ff80000 	.word	0x3ff80000
 800625c:	080081c0 	.word	0x080081c0
 8006260:	08008110 	.word	0x08008110
 8006264:	0800809d 	.word	0x0800809d
 8006268:	08008070 	.word	0x08008070
 800626c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006270:	6018      	str	r0, [r3, #0]
 8006272:	9b07      	ldr	r3, [sp, #28]
 8006274:	2b0e      	cmp	r3, #14
 8006276:	f200 80a4 	bhi.w	80063c2 <_dtoa_r+0x442>
 800627a:	2c00      	cmp	r4, #0
 800627c:	f000 80a1 	beq.w	80063c2 <_dtoa_r+0x442>
 8006280:	2f00      	cmp	r7, #0
 8006282:	dd33      	ble.n	80062ec <_dtoa_r+0x36c>
 8006284:	4bad      	ldr	r3, [pc, #692]	@ (800653c <_dtoa_r+0x5bc>)
 8006286:	f007 020f 	and.w	r2, r7, #15
 800628a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800628e:	ed93 7b00 	vldr	d7, [r3]
 8006292:	05f8      	lsls	r0, r7, #23
 8006294:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006298:	ea4f 1427 	mov.w	r4, r7, asr #4
 800629c:	d516      	bpl.n	80062cc <_dtoa_r+0x34c>
 800629e:	4ba8      	ldr	r3, [pc, #672]	@ (8006540 <_dtoa_r+0x5c0>)
 80062a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80062a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80062a8:	f7fa faf8 	bl	800089c <__aeabi_ddiv>
 80062ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062b0:	f004 040f 	and.w	r4, r4, #15
 80062b4:	2603      	movs	r6, #3
 80062b6:	4da2      	ldr	r5, [pc, #648]	@ (8006540 <_dtoa_r+0x5c0>)
 80062b8:	b954      	cbnz	r4, 80062d0 <_dtoa_r+0x350>
 80062ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062c2:	f7fa faeb 	bl	800089c <__aeabi_ddiv>
 80062c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062ca:	e028      	b.n	800631e <_dtoa_r+0x39e>
 80062cc:	2602      	movs	r6, #2
 80062ce:	e7f2      	b.n	80062b6 <_dtoa_r+0x336>
 80062d0:	07e1      	lsls	r1, r4, #31
 80062d2:	d508      	bpl.n	80062e6 <_dtoa_r+0x366>
 80062d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80062d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80062dc:	f7fa f9b4 	bl	8000648 <__aeabi_dmul>
 80062e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80062e4:	3601      	adds	r6, #1
 80062e6:	1064      	asrs	r4, r4, #1
 80062e8:	3508      	adds	r5, #8
 80062ea:	e7e5      	b.n	80062b8 <_dtoa_r+0x338>
 80062ec:	f000 80d2 	beq.w	8006494 <_dtoa_r+0x514>
 80062f0:	427c      	negs	r4, r7
 80062f2:	4b92      	ldr	r3, [pc, #584]	@ (800653c <_dtoa_r+0x5bc>)
 80062f4:	4d92      	ldr	r5, [pc, #584]	@ (8006540 <_dtoa_r+0x5c0>)
 80062f6:	f004 020f 	and.w	r2, r4, #15
 80062fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80062fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006302:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006306:	f7fa f99f 	bl	8000648 <__aeabi_dmul>
 800630a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800630e:	1124      	asrs	r4, r4, #4
 8006310:	2300      	movs	r3, #0
 8006312:	2602      	movs	r6, #2
 8006314:	2c00      	cmp	r4, #0
 8006316:	f040 80b2 	bne.w	800647e <_dtoa_r+0x4fe>
 800631a:	2b00      	cmp	r3, #0
 800631c:	d1d3      	bne.n	80062c6 <_dtoa_r+0x346>
 800631e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006320:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006324:	2b00      	cmp	r3, #0
 8006326:	f000 80b7 	beq.w	8006498 <_dtoa_r+0x518>
 800632a:	4b86      	ldr	r3, [pc, #536]	@ (8006544 <_dtoa_r+0x5c4>)
 800632c:	2200      	movs	r2, #0
 800632e:	4620      	mov	r0, r4
 8006330:	4629      	mov	r1, r5
 8006332:	f7fa fbfb 	bl	8000b2c <__aeabi_dcmplt>
 8006336:	2800      	cmp	r0, #0
 8006338:	f000 80ae 	beq.w	8006498 <_dtoa_r+0x518>
 800633c:	9b07      	ldr	r3, [sp, #28]
 800633e:	2b00      	cmp	r3, #0
 8006340:	f000 80aa 	beq.w	8006498 <_dtoa_r+0x518>
 8006344:	9b00      	ldr	r3, [sp, #0]
 8006346:	2b00      	cmp	r3, #0
 8006348:	dd37      	ble.n	80063ba <_dtoa_r+0x43a>
 800634a:	1e7b      	subs	r3, r7, #1
 800634c:	9304      	str	r3, [sp, #16]
 800634e:	4620      	mov	r0, r4
 8006350:	4b7d      	ldr	r3, [pc, #500]	@ (8006548 <_dtoa_r+0x5c8>)
 8006352:	2200      	movs	r2, #0
 8006354:	4629      	mov	r1, r5
 8006356:	f7fa f977 	bl	8000648 <__aeabi_dmul>
 800635a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800635e:	9c00      	ldr	r4, [sp, #0]
 8006360:	3601      	adds	r6, #1
 8006362:	4630      	mov	r0, r6
 8006364:	f7fa f906 	bl	8000574 <__aeabi_i2d>
 8006368:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800636c:	f7fa f96c 	bl	8000648 <__aeabi_dmul>
 8006370:	4b76      	ldr	r3, [pc, #472]	@ (800654c <_dtoa_r+0x5cc>)
 8006372:	2200      	movs	r2, #0
 8006374:	f7f9 ffb2 	bl	80002dc <__adddf3>
 8006378:	4605      	mov	r5, r0
 800637a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800637e:	2c00      	cmp	r4, #0
 8006380:	f040 808d 	bne.w	800649e <_dtoa_r+0x51e>
 8006384:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006388:	4b71      	ldr	r3, [pc, #452]	@ (8006550 <_dtoa_r+0x5d0>)
 800638a:	2200      	movs	r2, #0
 800638c:	f7f9 ffa4 	bl	80002d8 <__aeabi_dsub>
 8006390:	4602      	mov	r2, r0
 8006392:	460b      	mov	r3, r1
 8006394:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006398:	462a      	mov	r2, r5
 800639a:	4633      	mov	r3, r6
 800639c:	f7fa fbe4 	bl	8000b68 <__aeabi_dcmpgt>
 80063a0:	2800      	cmp	r0, #0
 80063a2:	f040 828b 	bne.w	80068bc <_dtoa_r+0x93c>
 80063a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063aa:	462a      	mov	r2, r5
 80063ac:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80063b0:	f7fa fbbc 	bl	8000b2c <__aeabi_dcmplt>
 80063b4:	2800      	cmp	r0, #0
 80063b6:	f040 8128 	bne.w	800660a <_dtoa_r+0x68a>
 80063ba:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80063be:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80063c2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	f2c0 815a 	blt.w	800667e <_dtoa_r+0x6fe>
 80063ca:	2f0e      	cmp	r7, #14
 80063cc:	f300 8157 	bgt.w	800667e <_dtoa_r+0x6fe>
 80063d0:	4b5a      	ldr	r3, [pc, #360]	@ (800653c <_dtoa_r+0x5bc>)
 80063d2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80063d6:	ed93 7b00 	vldr	d7, [r3]
 80063da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80063dc:	2b00      	cmp	r3, #0
 80063de:	ed8d 7b00 	vstr	d7, [sp]
 80063e2:	da03      	bge.n	80063ec <_dtoa_r+0x46c>
 80063e4:	9b07      	ldr	r3, [sp, #28]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	f340 8101 	ble.w	80065ee <_dtoa_r+0x66e>
 80063ec:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80063f0:	4656      	mov	r6, sl
 80063f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80063f6:	4620      	mov	r0, r4
 80063f8:	4629      	mov	r1, r5
 80063fa:	f7fa fa4f 	bl	800089c <__aeabi_ddiv>
 80063fe:	f7fa fbd3 	bl	8000ba8 <__aeabi_d2iz>
 8006402:	4680      	mov	r8, r0
 8006404:	f7fa f8b6 	bl	8000574 <__aeabi_i2d>
 8006408:	e9dd 2300 	ldrd	r2, r3, [sp]
 800640c:	f7fa f91c 	bl	8000648 <__aeabi_dmul>
 8006410:	4602      	mov	r2, r0
 8006412:	460b      	mov	r3, r1
 8006414:	4620      	mov	r0, r4
 8006416:	4629      	mov	r1, r5
 8006418:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800641c:	f7f9 ff5c 	bl	80002d8 <__aeabi_dsub>
 8006420:	f806 4b01 	strb.w	r4, [r6], #1
 8006424:	9d07      	ldr	r5, [sp, #28]
 8006426:	eba6 040a 	sub.w	r4, r6, sl
 800642a:	42a5      	cmp	r5, r4
 800642c:	4602      	mov	r2, r0
 800642e:	460b      	mov	r3, r1
 8006430:	f040 8117 	bne.w	8006662 <_dtoa_r+0x6e2>
 8006434:	f7f9 ff52 	bl	80002dc <__adddf3>
 8006438:	e9dd 2300 	ldrd	r2, r3, [sp]
 800643c:	4604      	mov	r4, r0
 800643e:	460d      	mov	r5, r1
 8006440:	f7fa fb92 	bl	8000b68 <__aeabi_dcmpgt>
 8006444:	2800      	cmp	r0, #0
 8006446:	f040 80f9 	bne.w	800663c <_dtoa_r+0x6bc>
 800644a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800644e:	4620      	mov	r0, r4
 8006450:	4629      	mov	r1, r5
 8006452:	f7fa fb61 	bl	8000b18 <__aeabi_dcmpeq>
 8006456:	b118      	cbz	r0, 8006460 <_dtoa_r+0x4e0>
 8006458:	f018 0f01 	tst.w	r8, #1
 800645c:	f040 80ee 	bne.w	800663c <_dtoa_r+0x6bc>
 8006460:	4649      	mov	r1, r9
 8006462:	4658      	mov	r0, fp
 8006464:	f000 fe4a 	bl	80070fc <_Bfree>
 8006468:	2300      	movs	r3, #0
 800646a:	7033      	strb	r3, [r6, #0]
 800646c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800646e:	3701      	adds	r7, #1
 8006470:	601f      	str	r7, [r3, #0]
 8006472:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006474:	2b00      	cmp	r3, #0
 8006476:	f000 831d 	beq.w	8006ab4 <_dtoa_r+0xb34>
 800647a:	601e      	str	r6, [r3, #0]
 800647c:	e31a      	b.n	8006ab4 <_dtoa_r+0xb34>
 800647e:	07e2      	lsls	r2, r4, #31
 8006480:	d505      	bpl.n	800648e <_dtoa_r+0x50e>
 8006482:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006486:	f7fa f8df 	bl	8000648 <__aeabi_dmul>
 800648a:	3601      	adds	r6, #1
 800648c:	2301      	movs	r3, #1
 800648e:	1064      	asrs	r4, r4, #1
 8006490:	3508      	adds	r5, #8
 8006492:	e73f      	b.n	8006314 <_dtoa_r+0x394>
 8006494:	2602      	movs	r6, #2
 8006496:	e742      	b.n	800631e <_dtoa_r+0x39e>
 8006498:	9c07      	ldr	r4, [sp, #28]
 800649a:	9704      	str	r7, [sp, #16]
 800649c:	e761      	b.n	8006362 <_dtoa_r+0x3e2>
 800649e:	4b27      	ldr	r3, [pc, #156]	@ (800653c <_dtoa_r+0x5bc>)
 80064a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80064a2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80064a6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80064aa:	4454      	add	r4, sl
 80064ac:	2900      	cmp	r1, #0
 80064ae:	d053      	beq.n	8006558 <_dtoa_r+0x5d8>
 80064b0:	4928      	ldr	r1, [pc, #160]	@ (8006554 <_dtoa_r+0x5d4>)
 80064b2:	2000      	movs	r0, #0
 80064b4:	f7fa f9f2 	bl	800089c <__aeabi_ddiv>
 80064b8:	4633      	mov	r3, r6
 80064ba:	462a      	mov	r2, r5
 80064bc:	f7f9 ff0c 	bl	80002d8 <__aeabi_dsub>
 80064c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80064c4:	4656      	mov	r6, sl
 80064c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064ca:	f7fa fb6d 	bl	8000ba8 <__aeabi_d2iz>
 80064ce:	4605      	mov	r5, r0
 80064d0:	f7fa f850 	bl	8000574 <__aeabi_i2d>
 80064d4:	4602      	mov	r2, r0
 80064d6:	460b      	mov	r3, r1
 80064d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064dc:	f7f9 fefc 	bl	80002d8 <__aeabi_dsub>
 80064e0:	3530      	adds	r5, #48	@ 0x30
 80064e2:	4602      	mov	r2, r0
 80064e4:	460b      	mov	r3, r1
 80064e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80064ea:	f806 5b01 	strb.w	r5, [r6], #1
 80064ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80064f2:	f7fa fb1b 	bl	8000b2c <__aeabi_dcmplt>
 80064f6:	2800      	cmp	r0, #0
 80064f8:	d171      	bne.n	80065de <_dtoa_r+0x65e>
 80064fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80064fe:	4911      	ldr	r1, [pc, #68]	@ (8006544 <_dtoa_r+0x5c4>)
 8006500:	2000      	movs	r0, #0
 8006502:	f7f9 fee9 	bl	80002d8 <__aeabi_dsub>
 8006506:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800650a:	f7fa fb0f 	bl	8000b2c <__aeabi_dcmplt>
 800650e:	2800      	cmp	r0, #0
 8006510:	f040 8095 	bne.w	800663e <_dtoa_r+0x6be>
 8006514:	42a6      	cmp	r6, r4
 8006516:	f43f af50 	beq.w	80063ba <_dtoa_r+0x43a>
 800651a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800651e:	4b0a      	ldr	r3, [pc, #40]	@ (8006548 <_dtoa_r+0x5c8>)
 8006520:	2200      	movs	r2, #0
 8006522:	f7fa f891 	bl	8000648 <__aeabi_dmul>
 8006526:	4b08      	ldr	r3, [pc, #32]	@ (8006548 <_dtoa_r+0x5c8>)
 8006528:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800652c:	2200      	movs	r2, #0
 800652e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006532:	f7fa f889 	bl	8000648 <__aeabi_dmul>
 8006536:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800653a:	e7c4      	b.n	80064c6 <_dtoa_r+0x546>
 800653c:	080081c0 	.word	0x080081c0
 8006540:	08008198 	.word	0x08008198
 8006544:	3ff00000 	.word	0x3ff00000
 8006548:	40240000 	.word	0x40240000
 800654c:	401c0000 	.word	0x401c0000
 8006550:	40140000 	.word	0x40140000
 8006554:	3fe00000 	.word	0x3fe00000
 8006558:	4631      	mov	r1, r6
 800655a:	4628      	mov	r0, r5
 800655c:	f7fa f874 	bl	8000648 <__aeabi_dmul>
 8006560:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006564:	9415      	str	r4, [sp, #84]	@ 0x54
 8006566:	4656      	mov	r6, sl
 8006568:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800656c:	f7fa fb1c 	bl	8000ba8 <__aeabi_d2iz>
 8006570:	4605      	mov	r5, r0
 8006572:	f7f9 ffff 	bl	8000574 <__aeabi_i2d>
 8006576:	4602      	mov	r2, r0
 8006578:	460b      	mov	r3, r1
 800657a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800657e:	f7f9 feab 	bl	80002d8 <__aeabi_dsub>
 8006582:	3530      	adds	r5, #48	@ 0x30
 8006584:	f806 5b01 	strb.w	r5, [r6], #1
 8006588:	4602      	mov	r2, r0
 800658a:	460b      	mov	r3, r1
 800658c:	42a6      	cmp	r6, r4
 800658e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006592:	f04f 0200 	mov.w	r2, #0
 8006596:	d124      	bne.n	80065e2 <_dtoa_r+0x662>
 8006598:	4bac      	ldr	r3, [pc, #688]	@ (800684c <_dtoa_r+0x8cc>)
 800659a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800659e:	f7f9 fe9d 	bl	80002dc <__adddf3>
 80065a2:	4602      	mov	r2, r0
 80065a4:	460b      	mov	r3, r1
 80065a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065aa:	f7fa fadd 	bl	8000b68 <__aeabi_dcmpgt>
 80065ae:	2800      	cmp	r0, #0
 80065b0:	d145      	bne.n	800663e <_dtoa_r+0x6be>
 80065b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80065b6:	49a5      	ldr	r1, [pc, #660]	@ (800684c <_dtoa_r+0x8cc>)
 80065b8:	2000      	movs	r0, #0
 80065ba:	f7f9 fe8d 	bl	80002d8 <__aeabi_dsub>
 80065be:	4602      	mov	r2, r0
 80065c0:	460b      	mov	r3, r1
 80065c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065c6:	f7fa fab1 	bl	8000b2c <__aeabi_dcmplt>
 80065ca:	2800      	cmp	r0, #0
 80065cc:	f43f aef5 	beq.w	80063ba <_dtoa_r+0x43a>
 80065d0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80065d2:	1e73      	subs	r3, r6, #1
 80065d4:	9315      	str	r3, [sp, #84]	@ 0x54
 80065d6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80065da:	2b30      	cmp	r3, #48	@ 0x30
 80065dc:	d0f8      	beq.n	80065d0 <_dtoa_r+0x650>
 80065de:	9f04      	ldr	r7, [sp, #16]
 80065e0:	e73e      	b.n	8006460 <_dtoa_r+0x4e0>
 80065e2:	4b9b      	ldr	r3, [pc, #620]	@ (8006850 <_dtoa_r+0x8d0>)
 80065e4:	f7fa f830 	bl	8000648 <__aeabi_dmul>
 80065e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065ec:	e7bc      	b.n	8006568 <_dtoa_r+0x5e8>
 80065ee:	d10c      	bne.n	800660a <_dtoa_r+0x68a>
 80065f0:	4b98      	ldr	r3, [pc, #608]	@ (8006854 <_dtoa_r+0x8d4>)
 80065f2:	2200      	movs	r2, #0
 80065f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80065f8:	f7fa f826 	bl	8000648 <__aeabi_dmul>
 80065fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006600:	f7fa faa8 	bl	8000b54 <__aeabi_dcmpge>
 8006604:	2800      	cmp	r0, #0
 8006606:	f000 8157 	beq.w	80068b8 <_dtoa_r+0x938>
 800660a:	2400      	movs	r4, #0
 800660c:	4625      	mov	r5, r4
 800660e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006610:	43db      	mvns	r3, r3
 8006612:	9304      	str	r3, [sp, #16]
 8006614:	4656      	mov	r6, sl
 8006616:	2700      	movs	r7, #0
 8006618:	4621      	mov	r1, r4
 800661a:	4658      	mov	r0, fp
 800661c:	f000 fd6e 	bl	80070fc <_Bfree>
 8006620:	2d00      	cmp	r5, #0
 8006622:	d0dc      	beq.n	80065de <_dtoa_r+0x65e>
 8006624:	b12f      	cbz	r7, 8006632 <_dtoa_r+0x6b2>
 8006626:	42af      	cmp	r7, r5
 8006628:	d003      	beq.n	8006632 <_dtoa_r+0x6b2>
 800662a:	4639      	mov	r1, r7
 800662c:	4658      	mov	r0, fp
 800662e:	f000 fd65 	bl	80070fc <_Bfree>
 8006632:	4629      	mov	r1, r5
 8006634:	4658      	mov	r0, fp
 8006636:	f000 fd61 	bl	80070fc <_Bfree>
 800663a:	e7d0      	b.n	80065de <_dtoa_r+0x65e>
 800663c:	9704      	str	r7, [sp, #16]
 800663e:	4633      	mov	r3, r6
 8006640:	461e      	mov	r6, r3
 8006642:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006646:	2a39      	cmp	r2, #57	@ 0x39
 8006648:	d107      	bne.n	800665a <_dtoa_r+0x6da>
 800664a:	459a      	cmp	sl, r3
 800664c:	d1f8      	bne.n	8006640 <_dtoa_r+0x6c0>
 800664e:	9a04      	ldr	r2, [sp, #16]
 8006650:	3201      	adds	r2, #1
 8006652:	9204      	str	r2, [sp, #16]
 8006654:	2230      	movs	r2, #48	@ 0x30
 8006656:	f88a 2000 	strb.w	r2, [sl]
 800665a:	781a      	ldrb	r2, [r3, #0]
 800665c:	3201      	adds	r2, #1
 800665e:	701a      	strb	r2, [r3, #0]
 8006660:	e7bd      	b.n	80065de <_dtoa_r+0x65e>
 8006662:	4b7b      	ldr	r3, [pc, #492]	@ (8006850 <_dtoa_r+0x8d0>)
 8006664:	2200      	movs	r2, #0
 8006666:	f7f9 ffef 	bl	8000648 <__aeabi_dmul>
 800666a:	2200      	movs	r2, #0
 800666c:	2300      	movs	r3, #0
 800666e:	4604      	mov	r4, r0
 8006670:	460d      	mov	r5, r1
 8006672:	f7fa fa51 	bl	8000b18 <__aeabi_dcmpeq>
 8006676:	2800      	cmp	r0, #0
 8006678:	f43f aebb 	beq.w	80063f2 <_dtoa_r+0x472>
 800667c:	e6f0      	b.n	8006460 <_dtoa_r+0x4e0>
 800667e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006680:	2a00      	cmp	r2, #0
 8006682:	f000 80db 	beq.w	800683c <_dtoa_r+0x8bc>
 8006686:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006688:	2a01      	cmp	r2, #1
 800668a:	f300 80bf 	bgt.w	800680c <_dtoa_r+0x88c>
 800668e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006690:	2a00      	cmp	r2, #0
 8006692:	f000 80b7 	beq.w	8006804 <_dtoa_r+0x884>
 8006696:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800669a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800669c:	4646      	mov	r6, r8
 800669e:	9a08      	ldr	r2, [sp, #32]
 80066a0:	2101      	movs	r1, #1
 80066a2:	441a      	add	r2, r3
 80066a4:	4658      	mov	r0, fp
 80066a6:	4498      	add	r8, r3
 80066a8:	9208      	str	r2, [sp, #32]
 80066aa:	f000 fddb 	bl	8007264 <__i2b>
 80066ae:	4605      	mov	r5, r0
 80066b0:	b15e      	cbz	r6, 80066ca <_dtoa_r+0x74a>
 80066b2:	9b08      	ldr	r3, [sp, #32]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	dd08      	ble.n	80066ca <_dtoa_r+0x74a>
 80066b8:	42b3      	cmp	r3, r6
 80066ba:	9a08      	ldr	r2, [sp, #32]
 80066bc:	bfa8      	it	ge
 80066be:	4633      	movge	r3, r6
 80066c0:	eba8 0803 	sub.w	r8, r8, r3
 80066c4:	1af6      	subs	r6, r6, r3
 80066c6:	1ad3      	subs	r3, r2, r3
 80066c8:	9308      	str	r3, [sp, #32]
 80066ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066cc:	b1f3      	cbz	r3, 800670c <_dtoa_r+0x78c>
 80066ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	f000 80b7 	beq.w	8006844 <_dtoa_r+0x8c4>
 80066d6:	b18c      	cbz	r4, 80066fc <_dtoa_r+0x77c>
 80066d8:	4629      	mov	r1, r5
 80066da:	4622      	mov	r2, r4
 80066dc:	4658      	mov	r0, fp
 80066de:	f000 fe81 	bl	80073e4 <__pow5mult>
 80066e2:	464a      	mov	r2, r9
 80066e4:	4601      	mov	r1, r0
 80066e6:	4605      	mov	r5, r0
 80066e8:	4658      	mov	r0, fp
 80066ea:	f000 fdd1 	bl	8007290 <__multiply>
 80066ee:	4649      	mov	r1, r9
 80066f0:	9004      	str	r0, [sp, #16]
 80066f2:	4658      	mov	r0, fp
 80066f4:	f000 fd02 	bl	80070fc <_Bfree>
 80066f8:	9b04      	ldr	r3, [sp, #16]
 80066fa:	4699      	mov	r9, r3
 80066fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066fe:	1b1a      	subs	r2, r3, r4
 8006700:	d004      	beq.n	800670c <_dtoa_r+0x78c>
 8006702:	4649      	mov	r1, r9
 8006704:	4658      	mov	r0, fp
 8006706:	f000 fe6d 	bl	80073e4 <__pow5mult>
 800670a:	4681      	mov	r9, r0
 800670c:	2101      	movs	r1, #1
 800670e:	4658      	mov	r0, fp
 8006710:	f000 fda8 	bl	8007264 <__i2b>
 8006714:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006716:	4604      	mov	r4, r0
 8006718:	2b00      	cmp	r3, #0
 800671a:	f000 81cf 	beq.w	8006abc <_dtoa_r+0xb3c>
 800671e:	461a      	mov	r2, r3
 8006720:	4601      	mov	r1, r0
 8006722:	4658      	mov	r0, fp
 8006724:	f000 fe5e 	bl	80073e4 <__pow5mult>
 8006728:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800672a:	2b01      	cmp	r3, #1
 800672c:	4604      	mov	r4, r0
 800672e:	f300 8095 	bgt.w	800685c <_dtoa_r+0x8dc>
 8006732:	9b02      	ldr	r3, [sp, #8]
 8006734:	2b00      	cmp	r3, #0
 8006736:	f040 8087 	bne.w	8006848 <_dtoa_r+0x8c8>
 800673a:	9b03      	ldr	r3, [sp, #12]
 800673c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006740:	2b00      	cmp	r3, #0
 8006742:	f040 8089 	bne.w	8006858 <_dtoa_r+0x8d8>
 8006746:	9b03      	ldr	r3, [sp, #12]
 8006748:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800674c:	0d1b      	lsrs	r3, r3, #20
 800674e:	051b      	lsls	r3, r3, #20
 8006750:	b12b      	cbz	r3, 800675e <_dtoa_r+0x7de>
 8006752:	9b08      	ldr	r3, [sp, #32]
 8006754:	3301      	adds	r3, #1
 8006756:	9308      	str	r3, [sp, #32]
 8006758:	f108 0801 	add.w	r8, r8, #1
 800675c:	2301      	movs	r3, #1
 800675e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006760:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006762:	2b00      	cmp	r3, #0
 8006764:	f000 81b0 	beq.w	8006ac8 <_dtoa_r+0xb48>
 8006768:	6923      	ldr	r3, [r4, #16]
 800676a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800676e:	6918      	ldr	r0, [r3, #16]
 8006770:	f000 fd2c 	bl	80071cc <__hi0bits>
 8006774:	f1c0 0020 	rsb	r0, r0, #32
 8006778:	9b08      	ldr	r3, [sp, #32]
 800677a:	4418      	add	r0, r3
 800677c:	f010 001f 	ands.w	r0, r0, #31
 8006780:	d077      	beq.n	8006872 <_dtoa_r+0x8f2>
 8006782:	f1c0 0320 	rsb	r3, r0, #32
 8006786:	2b04      	cmp	r3, #4
 8006788:	dd6b      	ble.n	8006862 <_dtoa_r+0x8e2>
 800678a:	9b08      	ldr	r3, [sp, #32]
 800678c:	f1c0 001c 	rsb	r0, r0, #28
 8006790:	4403      	add	r3, r0
 8006792:	4480      	add	r8, r0
 8006794:	4406      	add	r6, r0
 8006796:	9308      	str	r3, [sp, #32]
 8006798:	f1b8 0f00 	cmp.w	r8, #0
 800679c:	dd05      	ble.n	80067aa <_dtoa_r+0x82a>
 800679e:	4649      	mov	r1, r9
 80067a0:	4642      	mov	r2, r8
 80067a2:	4658      	mov	r0, fp
 80067a4:	f000 fe78 	bl	8007498 <__lshift>
 80067a8:	4681      	mov	r9, r0
 80067aa:	9b08      	ldr	r3, [sp, #32]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	dd05      	ble.n	80067bc <_dtoa_r+0x83c>
 80067b0:	4621      	mov	r1, r4
 80067b2:	461a      	mov	r2, r3
 80067b4:	4658      	mov	r0, fp
 80067b6:	f000 fe6f 	bl	8007498 <__lshift>
 80067ba:	4604      	mov	r4, r0
 80067bc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d059      	beq.n	8006876 <_dtoa_r+0x8f6>
 80067c2:	4621      	mov	r1, r4
 80067c4:	4648      	mov	r0, r9
 80067c6:	f000 fed3 	bl	8007570 <__mcmp>
 80067ca:	2800      	cmp	r0, #0
 80067cc:	da53      	bge.n	8006876 <_dtoa_r+0x8f6>
 80067ce:	1e7b      	subs	r3, r7, #1
 80067d0:	9304      	str	r3, [sp, #16]
 80067d2:	4649      	mov	r1, r9
 80067d4:	2300      	movs	r3, #0
 80067d6:	220a      	movs	r2, #10
 80067d8:	4658      	mov	r0, fp
 80067da:	f000 fcb1 	bl	8007140 <__multadd>
 80067de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067e0:	4681      	mov	r9, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	f000 8172 	beq.w	8006acc <_dtoa_r+0xb4c>
 80067e8:	2300      	movs	r3, #0
 80067ea:	4629      	mov	r1, r5
 80067ec:	220a      	movs	r2, #10
 80067ee:	4658      	mov	r0, fp
 80067f0:	f000 fca6 	bl	8007140 <__multadd>
 80067f4:	9b00      	ldr	r3, [sp, #0]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	4605      	mov	r5, r0
 80067fa:	dc67      	bgt.n	80068cc <_dtoa_r+0x94c>
 80067fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067fe:	2b02      	cmp	r3, #2
 8006800:	dc41      	bgt.n	8006886 <_dtoa_r+0x906>
 8006802:	e063      	b.n	80068cc <_dtoa_r+0x94c>
 8006804:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006806:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800680a:	e746      	b.n	800669a <_dtoa_r+0x71a>
 800680c:	9b07      	ldr	r3, [sp, #28]
 800680e:	1e5c      	subs	r4, r3, #1
 8006810:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006812:	42a3      	cmp	r3, r4
 8006814:	bfbf      	itttt	lt
 8006816:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006818:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800681a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800681c:	1ae3      	sublt	r3, r4, r3
 800681e:	bfb4      	ite	lt
 8006820:	18d2      	addlt	r2, r2, r3
 8006822:	1b1c      	subge	r4, r3, r4
 8006824:	9b07      	ldr	r3, [sp, #28]
 8006826:	bfbc      	itt	lt
 8006828:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800682a:	2400      	movlt	r4, #0
 800682c:	2b00      	cmp	r3, #0
 800682e:	bfb5      	itete	lt
 8006830:	eba8 0603 	sublt.w	r6, r8, r3
 8006834:	9b07      	ldrge	r3, [sp, #28]
 8006836:	2300      	movlt	r3, #0
 8006838:	4646      	movge	r6, r8
 800683a:	e730      	b.n	800669e <_dtoa_r+0x71e>
 800683c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800683e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006840:	4646      	mov	r6, r8
 8006842:	e735      	b.n	80066b0 <_dtoa_r+0x730>
 8006844:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006846:	e75c      	b.n	8006702 <_dtoa_r+0x782>
 8006848:	2300      	movs	r3, #0
 800684a:	e788      	b.n	800675e <_dtoa_r+0x7de>
 800684c:	3fe00000 	.word	0x3fe00000
 8006850:	40240000 	.word	0x40240000
 8006854:	40140000 	.word	0x40140000
 8006858:	9b02      	ldr	r3, [sp, #8]
 800685a:	e780      	b.n	800675e <_dtoa_r+0x7de>
 800685c:	2300      	movs	r3, #0
 800685e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006860:	e782      	b.n	8006768 <_dtoa_r+0x7e8>
 8006862:	d099      	beq.n	8006798 <_dtoa_r+0x818>
 8006864:	9a08      	ldr	r2, [sp, #32]
 8006866:	331c      	adds	r3, #28
 8006868:	441a      	add	r2, r3
 800686a:	4498      	add	r8, r3
 800686c:	441e      	add	r6, r3
 800686e:	9208      	str	r2, [sp, #32]
 8006870:	e792      	b.n	8006798 <_dtoa_r+0x818>
 8006872:	4603      	mov	r3, r0
 8006874:	e7f6      	b.n	8006864 <_dtoa_r+0x8e4>
 8006876:	9b07      	ldr	r3, [sp, #28]
 8006878:	9704      	str	r7, [sp, #16]
 800687a:	2b00      	cmp	r3, #0
 800687c:	dc20      	bgt.n	80068c0 <_dtoa_r+0x940>
 800687e:	9300      	str	r3, [sp, #0]
 8006880:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006882:	2b02      	cmp	r3, #2
 8006884:	dd1e      	ble.n	80068c4 <_dtoa_r+0x944>
 8006886:	9b00      	ldr	r3, [sp, #0]
 8006888:	2b00      	cmp	r3, #0
 800688a:	f47f aec0 	bne.w	800660e <_dtoa_r+0x68e>
 800688e:	4621      	mov	r1, r4
 8006890:	2205      	movs	r2, #5
 8006892:	4658      	mov	r0, fp
 8006894:	f000 fc54 	bl	8007140 <__multadd>
 8006898:	4601      	mov	r1, r0
 800689a:	4604      	mov	r4, r0
 800689c:	4648      	mov	r0, r9
 800689e:	f000 fe67 	bl	8007570 <__mcmp>
 80068a2:	2800      	cmp	r0, #0
 80068a4:	f77f aeb3 	ble.w	800660e <_dtoa_r+0x68e>
 80068a8:	4656      	mov	r6, sl
 80068aa:	2331      	movs	r3, #49	@ 0x31
 80068ac:	f806 3b01 	strb.w	r3, [r6], #1
 80068b0:	9b04      	ldr	r3, [sp, #16]
 80068b2:	3301      	adds	r3, #1
 80068b4:	9304      	str	r3, [sp, #16]
 80068b6:	e6ae      	b.n	8006616 <_dtoa_r+0x696>
 80068b8:	9c07      	ldr	r4, [sp, #28]
 80068ba:	9704      	str	r7, [sp, #16]
 80068bc:	4625      	mov	r5, r4
 80068be:	e7f3      	b.n	80068a8 <_dtoa_r+0x928>
 80068c0:	9b07      	ldr	r3, [sp, #28]
 80068c2:	9300      	str	r3, [sp, #0]
 80068c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	f000 8104 	beq.w	8006ad4 <_dtoa_r+0xb54>
 80068cc:	2e00      	cmp	r6, #0
 80068ce:	dd05      	ble.n	80068dc <_dtoa_r+0x95c>
 80068d0:	4629      	mov	r1, r5
 80068d2:	4632      	mov	r2, r6
 80068d4:	4658      	mov	r0, fp
 80068d6:	f000 fddf 	bl	8007498 <__lshift>
 80068da:	4605      	mov	r5, r0
 80068dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d05a      	beq.n	8006998 <_dtoa_r+0xa18>
 80068e2:	6869      	ldr	r1, [r5, #4]
 80068e4:	4658      	mov	r0, fp
 80068e6:	f000 fbc9 	bl	800707c <_Balloc>
 80068ea:	4606      	mov	r6, r0
 80068ec:	b928      	cbnz	r0, 80068fa <_dtoa_r+0x97a>
 80068ee:	4b84      	ldr	r3, [pc, #528]	@ (8006b00 <_dtoa_r+0xb80>)
 80068f0:	4602      	mov	r2, r0
 80068f2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80068f6:	f7ff bb5a 	b.w	8005fae <_dtoa_r+0x2e>
 80068fa:	692a      	ldr	r2, [r5, #16]
 80068fc:	3202      	adds	r2, #2
 80068fe:	0092      	lsls	r2, r2, #2
 8006900:	f105 010c 	add.w	r1, r5, #12
 8006904:	300c      	adds	r0, #12
 8006906:	f001 f81d 	bl	8007944 <memcpy>
 800690a:	2201      	movs	r2, #1
 800690c:	4631      	mov	r1, r6
 800690e:	4658      	mov	r0, fp
 8006910:	f000 fdc2 	bl	8007498 <__lshift>
 8006914:	f10a 0301 	add.w	r3, sl, #1
 8006918:	9307      	str	r3, [sp, #28]
 800691a:	9b00      	ldr	r3, [sp, #0]
 800691c:	4453      	add	r3, sl
 800691e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006920:	9b02      	ldr	r3, [sp, #8]
 8006922:	f003 0301 	and.w	r3, r3, #1
 8006926:	462f      	mov	r7, r5
 8006928:	930a      	str	r3, [sp, #40]	@ 0x28
 800692a:	4605      	mov	r5, r0
 800692c:	9b07      	ldr	r3, [sp, #28]
 800692e:	4621      	mov	r1, r4
 8006930:	3b01      	subs	r3, #1
 8006932:	4648      	mov	r0, r9
 8006934:	9300      	str	r3, [sp, #0]
 8006936:	f7ff fa98 	bl	8005e6a <quorem>
 800693a:	4639      	mov	r1, r7
 800693c:	9002      	str	r0, [sp, #8]
 800693e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006942:	4648      	mov	r0, r9
 8006944:	f000 fe14 	bl	8007570 <__mcmp>
 8006948:	462a      	mov	r2, r5
 800694a:	9008      	str	r0, [sp, #32]
 800694c:	4621      	mov	r1, r4
 800694e:	4658      	mov	r0, fp
 8006950:	f000 fe2a 	bl	80075a8 <__mdiff>
 8006954:	68c2      	ldr	r2, [r0, #12]
 8006956:	4606      	mov	r6, r0
 8006958:	bb02      	cbnz	r2, 800699c <_dtoa_r+0xa1c>
 800695a:	4601      	mov	r1, r0
 800695c:	4648      	mov	r0, r9
 800695e:	f000 fe07 	bl	8007570 <__mcmp>
 8006962:	4602      	mov	r2, r0
 8006964:	4631      	mov	r1, r6
 8006966:	4658      	mov	r0, fp
 8006968:	920e      	str	r2, [sp, #56]	@ 0x38
 800696a:	f000 fbc7 	bl	80070fc <_Bfree>
 800696e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006970:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006972:	9e07      	ldr	r6, [sp, #28]
 8006974:	ea43 0102 	orr.w	r1, r3, r2
 8006978:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800697a:	4319      	orrs	r1, r3
 800697c:	d110      	bne.n	80069a0 <_dtoa_r+0xa20>
 800697e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006982:	d029      	beq.n	80069d8 <_dtoa_r+0xa58>
 8006984:	9b08      	ldr	r3, [sp, #32]
 8006986:	2b00      	cmp	r3, #0
 8006988:	dd02      	ble.n	8006990 <_dtoa_r+0xa10>
 800698a:	9b02      	ldr	r3, [sp, #8]
 800698c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006990:	9b00      	ldr	r3, [sp, #0]
 8006992:	f883 8000 	strb.w	r8, [r3]
 8006996:	e63f      	b.n	8006618 <_dtoa_r+0x698>
 8006998:	4628      	mov	r0, r5
 800699a:	e7bb      	b.n	8006914 <_dtoa_r+0x994>
 800699c:	2201      	movs	r2, #1
 800699e:	e7e1      	b.n	8006964 <_dtoa_r+0x9e4>
 80069a0:	9b08      	ldr	r3, [sp, #32]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	db04      	blt.n	80069b0 <_dtoa_r+0xa30>
 80069a6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80069a8:	430b      	orrs	r3, r1
 80069aa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80069ac:	430b      	orrs	r3, r1
 80069ae:	d120      	bne.n	80069f2 <_dtoa_r+0xa72>
 80069b0:	2a00      	cmp	r2, #0
 80069b2:	dded      	ble.n	8006990 <_dtoa_r+0xa10>
 80069b4:	4649      	mov	r1, r9
 80069b6:	2201      	movs	r2, #1
 80069b8:	4658      	mov	r0, fp
 80069ba:	f000 fd6d 	bl	8007498 <__lshift>
 80069be:	4621      	mov	r1, r4
 80069c0:	4681      	mov	r9, r0
 80069c2:	f000 fdd5 	bl	8007570 <__mcmp>
 80069c6:	2800      	cmp	r0, #0
 80069c8:	dc03      	bgt.n	80069d2 <_dtoa_r+0xa52>
 80069ca:	d1e1      	bne.n	8006990 <_dtoa_r+0xa10>
 80069cc:	f018 0f01 	tst.w	r8, #1
 80069d0:	d0de      	beq.n	8006990 <_dtoa_r+0xa10>
 80069d2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80069d6:	d1d8      	bne.n	800698a <_dtoa_r+0xa0a>
 80069d8:	9a00      	ldr	r2, [sp, #0]
 80069da:	2339      	movs	r3, #57	@ 0x39
 80069dc:	7013      	strb	r3, [r2, #0]
 80069de:	4633      	mov	r3, r6
 80069e0:	461e      	mov	r6, r3
 80069e2:	3b01      	subs	r3, #1
 80069e4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80069e8:	2a39      	cmp	r2, #57	@ 0x39
 80069ea:	d052      	beq.n	8006a92 <_dtoa_r+0xb12>
 80069ec:	3201      	adds	r2, #1
 80069ee:	701a      	strb	r2, [r3, #0]
 80069f0:	e612      	b.n	8006618 <_dtoa_r+0x698>
 80069f2:	2a00      	cmp	r2, #0
 80069f4:	dd07      	ble.n	8006a06 <_dtoa_r+0xa86>
 80069f6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80069fa:	d0ed      	beq.n	80069d8 <_dtoa_r+0xa58>
 80069fc:	9a00      	ldr	r2, [sp, #0]
 80069fe:	f108 0301 	add.w	r3, r8, #1
 8006a02:	7013      	strb	r3, [r2, #0]
 8006a04:	e608      	b.n	8006618 <_dtoa_r+0x698>
 8006a06:	9b07      	ldr	r3, [sp, #28]
 8006a08:	9a07      	ldr	r2, [sp, #28]
 8006a0a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006a0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d028      	beq.n	8006a66 <_dtoa_r+0xae6>
 8006a14:	4649      	mov	r1, r9
 8006a16:	2300      	movs	r3, #0
 8006a18:	220a      	movs	r2, #10
 8006a1a:	4658      	mov	r0, fp
 8006a1c:	f000 fb90 	bl	8007140 <__multadd>
 8006a20:	42af      	cmp	r7, r5
 8006a22:	4681      	mov	r9, r0
 8006a24:	f04f 0300 	mov.w	r3, #0
 8006a28:	f04f 020a 	mov.w	r2, #10
 8006a2c:	4639      	mov	r1, r7
 8006a2e:	4658      	mov	r0, fp
 8006a30:	d107      	bne.n	8006a42 <_dtoa_r+0xac2>
 8006a32:	f000 fb85 	bl	8007140 <__multadd>
 8006a36:	4607      	mov	r7, r0
 8006a38:	4605      	mov	r5, r0
 8006a3a:	9b07      	ldr	r3, [sp, #28]
 8006a3c:	3301      	adds	r3, #1
 8006a3e:	9307      	str	r3, [sp, #28]
 8006a40:	e774      	b.n	800692c <_dtoa_r+0x9ac>
 8006a42:	f000 fb7d 	bl	8007140 <__multadd>
 8006a46:	4629      	mov	r1, r5
 8006a48:	4607      	mov	r7, r0
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	220a      	movs	r2, #10
 8006a4e:	4658      	mov	r0, fp
 8006a50:	f000 fb76 	bl	8007140 <__multadd>
 8006a54:	4605      	mov	r5, r0
 8006a56:	e7f0      	b.n	8006a3a <_dtoa_r+0xaba>
 8006a58:	9b00      	ldr	r3, [sp, #0]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	bfcc      	ite	gt
 8006a5e:	461e      	movgt	r6, r3
 8006a60:	2601      	movle	r6, #1
 8006a62:	4456      	add	r6, sl
 8006a64:	2700      	movs	r7, #0
 8006a66:	4649      	mov	r1, r9
 8006a68:	2201      	movs	r2, #1
 8006a6a:	4658      	mov	r0, fp
 8006a6c:	f000 fd14 	bl	8007498 <__lshift>
 8006a70:	4621      	mov	r1, r4
 8006a72:	4681      	mov	r9, r0
 8006a74:	f000 fd7c 	bl	8007570 <__mcmp>
 8006a78:	2800      	cmp	r0, #0
 8006a7a:	dcb0      	bgt.n	80069de <_dtoa_r+0xa5e>
 8006a7c:	d102      	bne.n	8006a84 <_dtoa_r+0xb04>
 8006a7e:	f018 0f01 	tst.w	r8, #1
 8006a82:	d1ac      	bne.n	80069de <_dtoa_r+0xa5e>
 8006a84:	4633      	mov	r3, r6
 8006a86:	461e      	mov	r6, r3
 8006a88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a8c:	2a30      	cmp	r2, #48	@ 0x30
 8006a8e:	d0fa      	beq.n	8006a86 <_dtoa_r+0xb06>
 8006a90:	e5c2      	b.n	8006618 <_dtoa_r+0x698>
 8006a92:	459a      	cmp	sl, r3
 8006a94:	d1a4      	bne.n	80069e0 <_dtoa_r+0xa60>
 8006a96:	9b04      	ldr	r3, [sp, #16]
 8006a98:	3301      	adds	r3, #1
 8006a9a:	9304      	str	r3, [sp, #16]
 8006a9c:	2331      	movs	r3, #49	@ 0x31
 8006a9e:	f88a 3000 	strb.w	r3, [sl]
 8006aa2:	e5b9      	b.n	8006618 <_dtoa_r+0x698>
 8006aa4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006aa6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006b04 <_dtoa_r+0xb84>
 8006aaa:	b11b      	cbz	r3, 8006ab4 <_dtoa_r+0xb34>
 8006aac:	f10a 0308 	add.w	r3, sl, #8
 8006ab0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006ab2:	6013      	str	r3, [r2, #0]
 8006ab4:	4650      	mov	r0, sl
 8006ab6:	b019      	add	sp, #100	@ 0x64
 8006ab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006abc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006abe:	2b01      	cmp	r3, #1
 8006ac0:	f77f ae37 	ble.w	8006732 <_dtoa_r+0x7b2>
 8006ac4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ac6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ac8:	2001      	movs	r0, #1
 8006aca:	e655      	b.n	8006778 <_dtoa_r+0x7f8>
 8006acc:	9b00      	ldr	r3, [sp, #0]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	f77f aed6 	ble.w	8006880 <_dtoa_r+0x900>
 8006ad4:	4656      	mov	r6, sl
 8006ad6:	4621      	mov	r1, r4
 8006ad8:	4648      	mov	r0, r9
 8006ada:	f7ff f9c6 	bl	8005e6a <quorem>
 8006ade:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006ae2:	f806 8b01 	strb.w	r8, [r6], #1
 8006ae6:	9b00      	ldr	r3, [sp, #0]
 8006ae8:	eba6 020a 	sub.w	r2, r6, sl
 8006aec:	4293      	cmp	r3, r2
 8006aee:	ddb3      	ble.n	8006a58 <_dtoa_r+0xad8>
 8006af0:	4649      	mov	r1, r9
 8006af2:	2300      	movs	r3, #0
 8006af4:	220a      	movs	r2, #10
 8006af6:	4658      	mov	r0, fp
 8006af8:	f000 fb22 	bl	8007140 <__multadd>
 8006afc:	4681      	mov	r9, r0
 8006afe:	e7ea      	b.n	8006ad6 <_dtoa_r+0xb56>
 8006b00:	08008110 	.word	0x08008110
 8006b04:	08008094 	.word	0x08008094

08006b08 <__ssputs_r>:
 8006b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b0c:	688e      	ldr	r6, [r1, #8]
 8006b0e:	461f      	mov	r7, r3
 8006b10:	42be      	cmp	r6, r7
 8006b12:	680b      	ldr	r3, [r1, #0]
 8006b14:	4682      	mov	sl, r0
 8006b16:	460c      	mov	r4, r1
 8006b18:	4690      	mov	r8, r2
 8006b1a:	d82d      	bhi.n	8006b78 <__ssputs_r+0x70>
 8006b1c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b20:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006b24:	d026      	beq.n	8006b74 <__ssputs_r+0x6c>
 8006b26:	6965      	ldr	r5, [r4, #20]
 8006b28:	6909      	ldr	r1, [r1, #16]
 8006b2a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b2e:	eba3 0901 	sub.w	r9, r3, r1
 8006b32:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006b36:	1c7b      	adds	r3, r7, #1
 8006b38:	444b      	add	r3, r9
 8006b3a:	106d      	asrs	r5, r5, #1
 8006b3c:	429d      	cmp	r5, r3
 8006b3e:	bf38      	it	cc
 8006b40:	461d      	movcc	r5, r3
 8006b42:	0553      	lsls	r3, r2, #21
 8006b44:	d527      	bpl.n	8006b96 <__ssputs_r+0x8e>
 8006b46:	4629      	mov	r1, r5
 8006b48:	f000 f960 	bl	8006e0c <_malloc_r>
 8006b4c:	4606      	mov	r6, r0
 8006b4e:	b360      	cbz	r0, 8006baa <__ssputs_r+0xa2>
 8006b50:	6921      	ldr	r1, [r4, #16]
 8006b52:	464a      	mov	r2, r9
 8006b54:	f000 fef6 	bl	8007944 <memcpy>
 8006b58:	89a3      	ldrh	r3, [r4, #12]
 8006b5a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006b5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b62:	81a3      	strh	r3, [r4, #12]
 8006b64:	6126      	str	r6, [r4, #16]
 8006b66:	6165      	str	r5, [r4, #20]
 8006b68:	444e      	add	r6, r9
 8006b6a:	eba5 0509 	sub.w	r5, r5, r9
 8006b6e:	6026      	str	r6, [r4, #0]
 8006b70:	60a5      	str	r5, [r4, #8]
 8006b72:	463e      	mov	r6, r7
 8006b74:	42be      	cmp	r6, r7
 8006b76:	d900      	bls.n	8006b7a <__ssputs_r+0x72>
 8006b78:	463e      	mov	r6, r7
 8006b7a:	6820      	ldr	r0, [r4, #0]
 8006b7c:	4632      	mov	r2, r6
 8006b7e:	4641      	mov	r1, r8
 8006b80:	f000 fe6f 	bl	8007862 <memmove>
 8006b84:	68a3      	ldr	r3, [r4, #8]
 8006b86:	1b9b      	subs	r3, r3, r6
 8006b88:	60a3      	str	r3, [r4, #8]
 8006b8a:	6823      	ldr	r3, [r4, #0]
 8006b8c:	4433      	add	r3, r6
 8006b8e:	6023      	str	r3, [r4, #0]
 8006b90:	2000      	movs	r0, #0
 8006b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b96:	462a      	mov	r2, r5
 8006b98:	f000 fe35 	bl	8007806 <_realloc_r>
 8006b9c:	4606      	mov	r6, r0
 8006b9e:	2800      	cmp	r0, #0
 8006ba0:	d1e0      	bne.n	8006b64 <__ssputs_r+0x5c>
 8006ba2:	6921      	ldr	r1, [r4, #16]
 8006ba4:	4650      	mov	r0, sl
 8006ba6:	f000 ff0d 	bl	80079c4 <_free_r>
 8006baa:	230c      	movs	r3, #12
 8006bac:	f8ca 3000 	str.w	r3, [sl]
 8006bb0:	89a3      	ldrh	r3, [r4, #12]
 8006bb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bb6:	81a3      	strh	r3, [r4, #12]
 8006bb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006bbc:	e7e9      	b.n	8006b92 <__ssputs_r+0x8a>
	...

08006bc0 <_svfiprintf_r>:
 8006bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bc4:	4698      	mov	r8, r3
 8006bc6:	898b      	ldrh	r3, [r1, #12]
 8006bc8:	061b      	lsls	r3, r3, #24
 8006bca:	b09d      	sub	sp, #116	@ 0x74
 8006bcc:	4607      	mov	r7, r0
 8006bce:	460d      	mov	r5, r1
 8006bd0:	4614      	mov	r4, r2
 8006bd2:	d510      	bpl.n	8006bf6 <_svfiprintf_r+0x36>
 8006bd4:	690b      	ldr	r3, [r1, #16]
 8006bd6:	b973      	cbnz	r3, 8006bf6 <_svfiprintf_r+0x36>
 8006bd8:	2140      	movs	r1, #64	@ 0x40
 8006bda:	f000 f917 	bl	8006e0c <_malloc_r>
 8006bde:	6028      	str	r0, [r5, #0]
 8006be0:	6128      	str	r0, [r5, #16]
 8006be2:	b930      	cbnz	r0, 8006bf2 <_svfiprintf_r+0x32>
 8006be4:	230c      	movs	r3, #12
 8006be6:	603b      	str	r3, [r7, #0]
 8006be8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006bec:	b01d      	add	sp, #116	@ 0x74
 8006bee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bf2:	2340      	movs	r3, #64	@ 0x40
 8006bf4:	616b      	str	r3, [r5, #20]
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bfa:	2320      	movs	r3, #32
 8006bfc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006c00:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c04:	2330      	movs	r3, #48	@ 0x30
 8006c06:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006da4 <_svfiprintf_r+0x1e4>
 8006c0a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006c0e:	f04f 0901 	mov.w	r9, #1
 8006c12:	4623      	mov	r3, r4
 8006c14:	469a      	mov	sl, r3
 8006c16:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c1a:	b10a      	cbz	r2, 8006c20 <_svfiprintf_r+0x60>
 8006c1c:	2a25      	cmp	r2, #37	@ 0x25
 8006c1e:	d1f9      	bne.n	8006c14 <_svfiprintf_r+0x54>
 8006c20:	ebba 0b04 	subs.w	fp, sl, r4
 8006c24:	d00b      	beq.n	8006c3e <_svfiprintf_r+0x7e>
 8006c26:	465b      	mov	r3, fp
 8006c28:	4622      	mov	r2, r4
 8006c2a:	4629      	mov	r1, r5
 8006c2c:	4638      	mov	r0, r7
 8006c2e:	f7ff ff6b 	bl	8006b08 <__ssputs_r>
 8006c32:	3001      	adds	r0, #1
 8006c34:	f000 80a7 	beq.w	8006d86 <_svfiprintf_r+0x1c6>
 8006c38:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c3a:	445a      	add	r2, fp
 8006c3c:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c3e:	f89a 3000 	ldrb.w	r3, [sl]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	f000 809f 	beq.w	8006d86 <_svfiprintf_r+0x1c6>
 8006c48:	2300      	movs	r3, #0
 8006c4a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006c4e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c52:	f10a 0a01 	add.w	sl, sl, #1
 8006c56:	9304      	str	r3, [sp, #16]
 8006c58:	9307      	str	r3, [sp, #28]
 8006c5a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006c5e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c60:	4654      	mov	r4, sl
 8006c62:	2205      	movs	r2, #5
 8006c64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c68:	484e      	ldr	r0, [pc, #312]	@ (8006da4 <_svfiprintf_r+0x1e4>)
 8006c6a:	f7f9 fad9 	bl	8000220 <memchr>
 8006c6e:	9a04      	ldr	r2, [sp, #16]
 8006c70:	b9d8      	cbnz	r0, 8006caa <_svfiprintf_r+0xea>
 8006c72:	06d0      	lsls	r0, r2, #27
 8006c74:	bf44      	itt	mi
 8006c76:	2320      	movmi	r3, #32
 8006c78:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c7c:	0711      	lsls	r1, r2, #28
 8006c7e:	bf44      	itt	mi
 8006c80:	232b      	movmi	r3, #43	@ 0x2b
 8006c82:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c86:	f89a 3000 	ldrb.w	r3, [sl]
 8006c8a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c8c:	d015      	beq.n	8006cba <_svfiprintf_r+0xfa>
 8006c8e:	9a07      	ldr	r2, [sp, #28]
 8006c90:	4654      	mov	r4, sl
 8006c92:	2000      	movs	r0, #0
 8006c94:	f04f 0c0a 	mov.w	ip, #10
 8006c98:	4621      	mov	r1, r4
 8006c9a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c9e:	3b30      	subs	r3, #48	@ 0x30
 8006ca0:	2b09      	cmp	r3, #9
 8006ca2:	d94b      	bls.n	8006d3c <_svfiprintf_r+0x17c>
 8006ca4:	b1b0      	cbz	r0, 8006cd4 <_svfiprintf_r+0x114>
 8006ca6:	9207      	str	r2, [sp, #28]
 8006ca8:	e014      	b.n	8006cd4 <_svfiprintf_r+0x114>
 8006caa:	eba0 0308 	sub.w	r3, r0, r8
 8006cae:	fa09 f303 	lsl.w	r3, r9, r3
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	9304      	str	r3, [sp, #16]
 8006cb6:	46a2      	mov	sl, r4
 8006cb8:	e7d2      	b.n	8006c60 <_svfiprintf_r+0xa0>
 8006cba:	9b03      	ldr	r3, [sp, #12]
 8006cbc:	1d19      	adds	r1, r3, #4
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	9103      	str	r1, [sp, #12]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	bfbb      	ittet	lt
 8006cc6:	425b      	neglt	r3, r3
 8006cc8:	f042 0202 	orrlt.w	r2, r2, #2
 8006ccc:	9307      	strge	r3, [sp, #28]
 8006cce:	9307      	strlt	r3, [sp, #28]
 8006cd0:	bfb8      	it	lt
 8006cd2:	9204      	strlt	r2, [sp, #16]
 8006cd4:	7823      	ldrb	r3, [r4, #0]
 8006cd6:	2b2e      	cmp	r3, #46	@ 0x2e
 8006cd8:	d10a      	bne.n	8006cf0 <_svfiprintf_r+0x130>
 8006cda:	7863      	ldrb	r3, [r4, #1]
 8006cdc:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cde:	d132      	bne.n	8006d46 <_svfiprintf_r+0x186>
 8006ce0:	9b03      	ldr	r3, [sp, #12]
 8006ce2:	1d1a      	adds	r2, r3, #4
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	9203      	str	r2, [sp, #12]
 8006ce8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006cec:	3402      	adds	r4, #2
 8006cee:	9305      	str	r3, [sp, #20]
 8006cf0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006db4 <_svfiprintf_r+0x1f4>
 8006cf4:	7821      	ldrb	r1, [r4, #0]
 8006cf6:	2203      	movs	r2, #3
 8006cf8:	4650      	mov	r0, sl
 8006cfa:	f7f9 fa91 	bl	8000220 <memchr>
 8006cfe:	b138      	cbz	r0, 8006d10 <_svfiprintf_r+0x150>
 8006d00:	9b04      	ldr	r3, [sp, #16]
 8006d02:	eba0 000a 	sub.w	r0, r0, sl
 8006d06:	2240      	movs	r2, #64	@ 0x40
 8006d08:	4082      	lsls	r2, r0
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	3401      	adds	r4, #1
 8006d0e:	9304      	str	r3, [sp, #16]
 8006d10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d14:	4824      	ldr	r0, [pc, #144]	@ (8006da8 <_svfiprintf_r+0x1e8>)
 8006d16:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006d1a:	2206      	movs	r2, #6
 8006d1c:	f7f9 fa80 	bl	8000220 <memchr>
 8006d20:	2800      	cmp	r0, #0
 8006d22:	d036      	beq.n	8006d92 <_svfiprintf_r+0x1d2>
 8006d24:	4b21      	ldr	r3, [pc, #132]	@ (8006dac <_svfiprintf_r+0x1ec>)
 8006d26:	bb1b      	cbnz	r3, 8006d70 <_svfiprintf_r+0x1b0>
 8006d28:	9b03      	ldr	r3, [sp, #12]
 8006d2a:	3307      	adds	r3, #7
 8006d2c:	f023 0307 	bic.w	r3, r3, #7
 8006d30:	3308      	adds	r3, #8
 8006d32:	9303      	str	r3, [sp, #12]
 8006d34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d36:	4433      	add	r3, r6
 8006d38:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d3a:	e76a      	b.n	8006c12 <_svfiprintf_r+0x52>
 8006d3c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d40:	460c      	mov	r4, r1
 8006d42:	2001      	movs	r0, #1
 8006d44:	e7a8      	b.n	8006c98 <_svfiprintf_r+0xd8>
 8006d46:	2300      	movs	r3, #0
 8006d48:	3401      	adds	r4, #1
 8006d4a:	9305      	str	r3, [sp, #20]
 8006d4c:	4619      	mov	r1, r3
 8006d4e:	f04f 0c0a 	mov.w	ip, #10
 8006d52:	4620      	mov	r0, r4
 8006d54:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d58:	3a30      	subs	r2, #48	@ 0x30
 8006d5a:	2a09      	cmp	r2, #9
 8006d5c:	d903      	bls.n	8006d66 <_svfiprintf_r+0x1a6>
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d0c6      	beq.n	8006cf0 <_svfiprintf_r+0x130>
 8006d62:	9105      	str	r1, [sp, #20]
 8006d64:	e7c4      	b.n	8006cf0 <_svfiprintf_r+0x130>
 8006d66:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d6a:	4604      	mov	r4, r0
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	e7f0      	b.n	8006d52 <_svfiprintf_r+0x192>
 8006d70:	ab03      	add	r3, sp, #12
 8006d72:	9300      	str	r3, [sp, #0]
 8006d74:	462a      	mov	r2, r5
 8006d76:	4b0e      	ldr	r3, [pc, #56]	@ (8006db0 <_svfiprintf_r+0x1f0>)
 8006d78:	a904      	add	r1, sp, #16
 8006d7a:	4638      	mov	r0, r7
 8006d7c:	f7fe fba2 	bl	80054c4 <_printf_float>
 8006d80:	1c42      	adds	r2, r0, #1
 8006d82:	4606      	mov	r6, r0
 8006d84:	d1d6      	bne.n	8006d34 <_svfiprintf_r+0x174>
 8006d86:	89ab      	ldrh	r3, [r5, #12]
 8006d88:	065b      	lsls	r3, r3, #25
 8006d8a:	f53f af2d 	bmi.w	8006be8 <_svfiprintf_r+0x28>
 8006d8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d90:	e72c      	b.n	8006bec <_svfiprintf_r+0x2c>
 8006d92:	ab03      	add	r3, sp, #12
 8006d94:	9300      	str	r3, [sp, #0]
 8006d96:	462a      	mov	r2, r5
 8006d98:	4b05      	ldr	r3, [pc, #20]	@ (8006db0 <_svfiprintf_r+0x1f0>)
 8006d9a:	a904      	add	r1, sp, #16
 8006d9c:	4638      	mov	r0, r7
 8006d9e:	f7fe fe29 	bl	80059f4 <_printf_i>
 8006da2:	e7ed      	b.n	8006d80 <_svfiprintf_r+0x1c0>
 8006da4:	08008121 	.word	0x08008121
 8006da8:	0800812b 	.word	0x0800812b
 8006dac:	080054c5 	.word	0x080054c5
 8006db0:	08006b09 	.word	0x08006b09
 8006db4:	08008127 	.word	0x08008127

08006db8 <malloc>:
 8006db8:	4b02      	ldr	r3, [pc, #8]	@ (8006dc4 <malloc+0xc>)
 8006dba:	4601      	mov	r1, r0
 8006dbc:	6818      	ldr	r0, [r3, #0]
 8006dbe:	f000 b825 	b.w	8006e0c <_malloc_r>
 8006dc2:	bf00      	nop
 8006dc4:	20000018 	.word	0x20000018

08006dc8 <sbrk_aligned>:
 8006dc8:	b570      	push	{r4, r5, r6, lr}
 8006dca:	4e0f      	ldr	r6, [pc, #60]	@ (8006e08 <sbrk_aligned+0x40>)
 8006dcc:	460c      	mov	r4, r1
 8006dce:	6831      	ldr	r1, [r6, #0]
 8006dd0:	4605      	mov	r5, r0
 8006dd2:	b911      	cbnz	r1, 8006dda <sbrk_aligned+0x12>
 8006dd4:	f000 fd94 	bl	8007900 <_sbrk_r>
 8006dd8:	6030      	str	r0, [r6, #0]
 8006dda:	4621      	mov	r1, r4
 8006ddc:	4628      	mov	r0, r5
 8006dde:	f000 fd8f 	bl	8007900 <_sbrk_r>
 8006de2:	1c43      	adds	r3, r0, #1
 8006de4:	d103      	bne.n	8006dee <sbrk_aligned+0x26>
 8006de6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006dea:	4620      	mov	r0, r4
 8006dec:	bd70      	pop	{r4, r5, r6, pc}
 8006dee:	1cc4      	adds	r4, r0, #3
 8006df0:	f024 0403 	bic.w	r4, r4, #3
 8006df4:	42a0      	cmp	r0, r4
 8006df6:	d0f8      	beq.n	8006dea <sbrk_aligned+0x22>
 8006df8:	1a21      	subs	r1, r4, r0
 8006dfa:	4628      	mov	r0, r5
 8006dfc:	f000 fd80 	bl	8007900 <_sbrk_r>
 8006e00:	3001      	adds	r0, #1
 8006e02:	d1f2      	bne.n	8006dea <sbrk_aligned+0x22>
 8006e04:	e7ef      	b.n	8006de6 <sbrk_aligned+0x1e>
 8006e06:	bf00      	nop
 8006e08:	20000624 	.word	0x20000624

08006e0c <_malloc_r>:
 8006e0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e10:	1ccd      	adds	r5, r1, #3
 8006e12:	f025 0503 	bic.w	r5, r5, #3
 8006e16:	3508      	adds	r5, #8
 8006e18:	2d0c      	cmp	r5, #12
 8006e1a:	bf38      	it	cc
 8006e1c:	250c      	movcc	r5, #12
 8006e1e:	2d00      	cmp	r5, #0
 8006e20:	4606      	mov	r6, r0
 8006e22:	db01      	blt.n	8006e28 <_malloc_r+0x1c>
 8006e24:	42a9      	cmp	r1, r5
 8006e26:	d904      	bls.n	8006e32 <_malloc_r+0x26>
 8006e28:	230c      	movs	r3, #12
 8006e2a:	6033      	str	r3, [r6, #0]
 8006e2c:	2000      	movs	r0, #0
 8006e2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006f08 <_malloc_r+0xfc>
 8006e36:	f000 f915 	bl	8007064 <__malloc_lock>
 8006e3a:	f8d8 3000 	ldr.w	r3, [r8]
 8006e3e:	461c      	mov	r4, r3
 8006e40:	bb44      	cbnz	r4, 8006e94 <_malloc_r+0x88>
 8006e42:	4629      	mov	r1, r5
 8006e44:	4630      	mov	r0, r6
 8006e46:	f7ff ffbf 	bl	8006dc8 <sbrk_aligned>
 8006e4a:	1c43      	adds	r3, r0, #1
 8006e4c:	4604      	mov	r4, r0
 8006e4e:	d158      	bne.n	8006f02 <_malloc_r+0xf6>
 8006e50:	f8d8 4000 	ldr.w	r4, [r8]
 8006e54:	4627      	mov	r7, r4
 8006e56:	2f00      	cmp	r7, #0
 8006e58:	d143      	bne.n	8006ee2 <_malloc_r+0xd6>
 8006e5a:	2c00      	cmp	r4, #0
 8006e5c:	d04b      	beq.n	8006ef6 <_malloc_r+0xea>
 8006e5e:	6823      	ldr	r3, [r4, #0]
 8006e60:	4639      	mov	r1, r7
 8006e62:	4630      	mov	r0, r6
 8006e64:	eb04 0903 	add.w	r9, r4, r3
 8006e68:	f000 fd4a 	bl	8007900 <_sbrk_r>
 8006e6c:	4581      	cmp	r9, r0
 8006e6e:	d142      	bne.n	8006ef6 <_malloc_r+0xea>
 8006e70:	6821      	ldr	r1, [r4, #0]
 8006e72:	1a6d      	subs	r5, r5, r1
 8006e74:	4629      	mov	r1, r5
 8006e76:	4630      	mov	r0, r6
 8006e78:	f7ff ffa6 	bl	8006dc8 <sbrk_aligned>
 8006e7c:	3001      	adds	r0, #1
 8006e7e:	d03a      	beq.n	8006ef6 <_malloc_r+0xea>
 8006e80:	6823      	ldr	r3, [r4, #0]
 8006e82:	442b      	add	r3, r5
 8006e84:	6023      	str	r3, [r4, #0]
 8006e86:	f8d8 3000 	ldr.w	r3, [r8]
 8006e8a:	685a      	ldr	r2, [r3, #4]
 8006e8c:	bb62      	cbnz	r2, 8006ee8 <_malloc_r+0xdc>
 8006e8e:	f8c8 7000 	str.w	r7, [r8]
 8006e92:	e00f      	b.n	8006eb4 <_malloc_r+0xa8>
 8006e94:	6822      	ldr	r2, [r4, #0]
 8006e96:	1b52      	subs	r2, r2, r5
 8006e98:	d420      	bmi.n	8006edc <_malloc_r+0xd0>
 8006e9a:	2a0b      	cmp	r2, #11
 8006e9c:	d917      	bls.n	8006ece <_malloc_r+0xc2>
 8006e9e:	1961      	adds	r1, r4, r5
 8006ea0:	42a3      	cmp	r3, r4
 8006ea2:	6025      	str	r5, [r4, #0]
 8006ea4:	bf18      	it	ne
 8006ea6:	6059      	strne	r1, [r3, #4]
 8006ea8:	6863      	ldr	r3, [r4, #4]
 8006eaa:	bf08      	it	eq
 8006eac:	f8c8 1000 	streq.w	r1, [r8]
 8006eb0:	5162      	str	r2, [r4, r5]
 8006eb2:	604b      	str	r3, [r1, #4]
 8006eb4:	4630      	mov	r0, r6
 8006eb6:	f000 f8db 	bl	8007070 <__malloc_unlock>
 8006eba:	f104 000b 	add.w	r0, r4, #11
 8006ebe:	1d23      	adds	r3, r4, #4
 8006ec0:	f020 0007 	bic.w	r0, r0, #7
 8006ec4:	1ac2      	subs	r2, r0, r3
 8006ec6:	bf1c      	itt	ne
 8006ec8:	1a1b      	subne	r3, r3, r0
 8006eca:	50a3      	strne	r3, [r4, r2]
 8006ecc:	e7af      	b.n	8006e2e <_malloc_r+0x22>
 8006ece:	6862      	ldr	r2, [r4, #4]
 8006ed0:	42a3      	cmp	r3, r4
 8006ed2:	bf0c      	ite	eq
 8006ed4:	f8c8 2000 	streq.w	r2, [r8]
 8006ed8:	605a      	strne	r2, [r3, #4]
 8006eda:	e7eb      	b.n	8006eb4 <_malloc_r+0xa8>
 8006edc:	4623      	mov	r3, r4
 8006ede:	6864      	ldr	r4, [r4, #4]
 8006ee0:	e7ae      	b.n	8006e40 <_malloc_r+0x34>
 8006ee2:	463c      	mov	r4, r7
 8006ee4:	687f      	ldr	r7, [r7, #4]
 8006ee6:	e7b6      	b.n	8006e56 <_malloc_r+0x4a>
 8006ee8:	461a      	mov	r2, r3
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	42a3      	cmp	r3, r4
 8006eee:	d1fb      	bne.n	8006ee8 <_malloc_r+0xdc>
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	6053      	str	r3, [r2, #4]
 8006ef4:	e7de      	b.n	8006eb4 <_malloc_r+0xa8>
 8006ef6:	230c      	movs	r3, #12
 8006ef8:	6033      	str	r3, [r6, #0]
 8006efa:	4630      	mov	r0, r6
 8006efc:	f000 f8b8 	bl	8007070 <__malloc_unlock>
 8006f00:	e794      	b.n	8006e2c <_malloc_r+0x20>
 8006f02:	6005      	str	r5, [r0, #0]
 8006f04:	e7d6      	b.n	8006eb4 <_malloc_r+0xa8>
 8006f06:	bf00      	nop
 8006f08:	20000628 	.word	0x20000628

08006f0c <__sflush_r>:
 8006f0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006f10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f14:	0716      	lsls	r6, r2, #28
 8006f16:	4605      	mov	r5, r0
 8006f18:	460c      	mov	r4, r1
 8006f1a:	d454      	bmi.n	8006fc6 <__sflush_r+0xba>
 8006f1c:	684b      	ldr	r3, [r1, #4]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	dc02      	bgt.n	8006f28 <__sflush_r+0x1c>
 8006f22:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	dd48      	ble.n	8006fba <__sflush_r+0xae>
 8006f28:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006f2a:	2e00      	cmp	r6, #0
 8006f2c:	d045      	beq.n	8006fba <__sflush_r+0xae>
 8006f2e:	2300      	movs	r3, #0
 8006f30:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006f34:	682f      	ldr	r7, [r5, #0]
 8006f36:	6a21      	ldr	r1, [r4, #32]
 8006f38:	602b      	str	r3, [r5, #0]
 8006f3a:	d030      	beq.n	8006f9e <__sflush_r+0x92>
 8006f3c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006f3e:	89a3      	ldrh	r3, [r4, #12]
 8006f40:	0759      	lsls	r1, r3, #29
 8006f42:	d505      	bpl.n	8006f50 <__sflush_r+0x44>
 8006f44:	6863      	ldr	r3, [r4, #4]
 8006f46:	1ad2      	subs	r2, r2, r3
 8006f48:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006f4a:	b10b      	cbz	r3, 8006f50 <__sflush_r+0x44>
 8006f4c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006f4e:	1ad2      	subs	r2, r2, r3
 8006f50:	2300      	movs	r3, #0
 8006f52:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006f54:	6a21      	ldr	r1, [r4, #32]
 8006f56:	4628      	mov	r0, r5
 8006f58:	47b0      	blx	r6
 8006f5a:	1c43      	adds	r3, r0, #1
 8006f5c:	89a3      	ldrh	r3, [r4, #12]
 8006f5e:	d106      	bne.n	8006f6e <__sflush_r+0x62>
 8006f60:	6829      	ldr	r1, [r5, #0]
 8006f62:	291d      	cmp	r1, #29
 8006f64:	d82b      	bhi.n	8006fbe <__sflush_r+0xb2>
 8006f66:	4a2a      	ldr	r2, [pc, #168]	@ (8007010 <__sflush_r+0x104>)
 8006f68:	410a      	asrs	r2, r1
 8006f6a:	07d6      	lsls	r6, r2, #31
 8006f6c:	d427      	bmi.n	8006fbe <__sflush_r+0xb2>
 8006f6e:	2200      	movs	r2, #0
 8006f70:	6062      	str	r2, [r4, #4]
 8006f72:	04d9      	lsls	r1, r3, #19
 8006f74:	6922      	ldr	r2, [r4, #16]
 8006f76:	6022      	str	r2, [r4, #0]
 8006f78:	d504      	bpl.n	8006f84 <__sflush_r+0x78>
 8006f7a:	1c42      	adds	r2, r0, #1
 8006f7c:	d101      	bne.n	8006f82 <__sflush_r+0x76>
 8006f7e:	682b      	ldr	r3, [r5, #0]
 8006f80:	b903      	cbnz	r3, 8006f84 <__sflush_r+0x78>
 8006f82:	6560      	str	r0, [r4, #84]	@ 0x54
 8006f84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006f86:	602f      	str	r7, [r5, #0]
 8006f88:	b1b9      	cbz	r1, 8006fba <__sflush_r+0xae>
 8006f8a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006f8e:	4299      	cmp	r1, r3
 8006f90:	d002      	beq.n	8006f98 <__sflush_r+0x8c>
 8006f92:	4628      	mov	r0, r5
 8006f94:	f000 fd16 	bl	80079c4 <_free_r>
 8006f98:	2300      	movs	r3, #0
 8006f9a:	6363      	str	r3, [r4, #52]	@ 0x34
 8006f9c:	e00d      	b.n	8006fba <__sflush_r+0xae>
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	4628      	mov	r0, r5
 8006fa2:	47b0      	blx	r6
 8006fa4:	4602      	mov	r2, r0
 8006fa6:	1c50      	adds	r0, r2, #1
 8006fa8:	d1c9      	bne.n	8006f3e <__sflush_r+0x32>
 8006faa:	682b      	ldr	r3, [r5, #0]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d0c6      	beq.n	8006f3e <__sflush_r+0x32>
 8006fb0:	2b1d      	cmp	r3, #29
 8006fb2:	d001      	beq.n	8006fb8 <__sflush_r+0xac>
 8006fb4:	2b16      	cmp	r3, #22
 8006fb6:	d11e      	bne.n	8006ff6 <__sflush_r+0xea>
 8006fb8:	602f      	str	r7, [r5, #0]
 8006fba:	2000      	movs	r0, #0
 8006fbc:	e022      	b.n	8007004 <__sflush_r+0xf8>
 8006fbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006fc2:	b21b      	sxth	r3, r3
 8006fc4:	e01b      	b.n	8006ffe <__sflush_r+0xf2>
 8006fc6:	690f      	ldr	r7, [r1, #16]
 8006fc8:	2f00      	cmp	r7, #0
 8006fca:	d0f6      	beq.n	8006fba <__sflush_r+0xae>
 8006fcc:	0793      	lsls	r3, r2, #30
 8006fce:	680e      	ldr	r6, [r1, #0]
 8006fd0:	bf08      	it	eq
 8006fd2:	694b      	ldreq	r3, [r1, #20]
 8006fd4:	600f      	str	r7, [r1, #0]
 8006fd6:	bf18      	it	ne
 8006fd8:	2300      	movne	r3, #0
 8006fda:	eba6 0807 	sub.w	r8, r6, r7
 8006fde:	608b      	str	r3, [r1, #8]
 8006fe0:	f1b8 0f00 	cmp.w	r8, #0
 8006fe4:	dde9      	ble.n	8006fba <__sflush_r+0xae>
 8006fe6:	6a21      	ldr	r1, [r4, #32]
 8006fe8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006fea:	4643      	mov	r3, r8
 8006fec:	463a      	mov	r2, r7
 8006fee:	4628      	mov	r0, r5
 8006ff0:	47b0      	blx	r6
 8006ff2:	2800      	cmp	r0, #0
 8006ff4:	dc08      	bgt.n	8007008 <__sflush_r+0xfc>
 8006ff6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ffa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ffe:	81a3      	strh	r3, [r4, #12]
 8007000:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007008:	4407      	add	r7, r0
 800700a:	eba8 0800 	sub.w	r8, r8, r0
 800700e:	e7e7      	b.n	8006fe0 <__sflush_r+0xd4>
 8007010:	dfbffffe 	.word	0xdfbffffe

08007014 <_fflush_r>:
 8007014:	b538      	push	{r3, r4, r5, lr}
 8007016:	690b      	ldr	r3, [r1, #16]
 8007018:	4605      	mov	r5, r0
 800701a:	460c      	mov	r4, r1
 800701c:	b913      	cbnz	r3, 8007024 <_fflush_r+0x10>
 800701e:	2500      	movs	r5, #0
 8007020:	4628      	mov	r0, r5
 8007022:	bd38      	pop	{r3, r4, r5, pc}
 8007024:	b118      	cbz	r0, 800702e <_fflush_r+0x1a>
 8007026:	6a03      	ldr	r3, [r0, #32]
 8007028:	b90b      	cbnz	r3, 800702e <_fflush_r+0x1a>
 800702a:	f7fe feaf 	bl	8005d8c <__sinit>
 800702e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d0f3      	beq.n	800701e <_fflush_r+0xa>
 8007036:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007038:	07d0      	lsls	r0, r2, #31
 800703a:	d404      	bmi.n	8007046 <_fflush_r+0x32>
 800703c:	0599      	lsls	r1, r3, #22
 800703e:	d402      	bmi.n	8007046 <_fflush_r+0x32>
 8007040:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007042:	f7fe ff10 	bl	8005e66 <__retarget_lock_acquire_recursive>
 8007046:	4628      	mov	r0, r5
 8007048:	4621      	mov	r1, r4
 800704a:	f7ff ff5f 	bl	8006f0c <__sflush_r>
 800704e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007050:	07da      	lsls	r2, r3, #31
 8007052:	4605      	mov	r5, r0
 8007054:	d4e4      	bmi.n	8007020 <_fflush_r+0xc>
 8007056:	89a3      	ldrh	r3, [r4, #12]
 8007058:	059b      	lsls	r3, r3, #22
 800705a:	d4e1      	bmi.n	8007020 <_fflush_r+0xc>
 800705c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800705e:	f7fe ff03 	bl	8005e68 <__retarget_lock_release_recursive>
 8007062:	e7dd      	b.n	8007020 <_fflush_r+0xc>

08007064 <__malloc_lock>:
 8007064:	4801      	ldr	r0, [pc, #4]	@ (800706c <__malloc_lock+0x8>)
 8007066:	f7fe befe 	b.w	8005e66 <__retarget_lock_acquire_recursive>
 800706a:	bf00      	nop
 800706c:	20000620 	.word	0x20000620

08007070 <__malloc_unlock>:
 8007070:	4801      	ldr	r0, [pc, #4]	@ (8007078 <__malloc_unlock+0x8>)
 8007072:	f7fe bef9 	b.w	8005e68 <__retarget_lock_release_recursive>
 8007076:	bf00      	nop
 8007078:	20000620 	.word	0x20000620

0800707c <_Balloc>:
 800707c:	b570      	push	{r4, r5, r6, lr}
 800707e:	69c6      	ldr	r6, [r0, #28]
 8007080:	4604      	mov	r4, r0
 8007082:	460d      	mov	r5, r1
 8007084:	b976      	cbnz	r6, 80070a4 <_Balloc+0x28>
 8007086:	2010      	movs	r0, #16
 8007088:	f7ff fe96 	bl	8006db8 <malloc>
 800708c:	4602      	mov	r2, r0
 800708e:	61e0      	str	r0, [r4, #28]
 8007090:	b920      	cbnz	r0, 800709c <_Balloc+0x20>
 8007092:	4b18      	ldr	r3, [pc, #96]	@ (80070f4 <_Balloc+0x78>)
 8007094:	4818      	ldr	r0, [pc, #96]	@ (80070f8 <_Balloc+0x7c>)
 8007096:	216b      	movs	r1, #107	@ 0x6b
 8007098:	f000 fc62 	bl	8007960 <__assert_func>
 800709c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80070a0:	6006      	str	r6, [r0, #0]
 80070a2:	60c6      	str	r6, [r0, #12]
 80070a4:	69e6      	ldr	r6, [r4, #28]
 80070a6:	68f3      	ldr	r3, [r6, #12]
 80070a8:	b183      	cbz	r3, 80070cc <_Balloc+0x50>
 80070aa:	69e3      	ldr	r3, [r4, #28]
 80070ac:	68db      	ldr	r3, [r3, #12]
 80070ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80070b2:	b9b8      	cbnz	r0, 80070e4 <_Balloc+0x68>
 80070b4:	2101      	movs	r1, #1
 80070b6:	fa01 f605 	lsl.w	r6, r1, r5
 80070ba:	1d72      	adds	r2, r6, #5
 80070bc:	0092      	lsls	r2, r2, #2
 80070be:	4620      	mov	r0, r4
 80070c0:	f000 fc6c 	bl	800799c <_calloc_r>
 80070c4:	b160      	cbz	r0, 80070e0 <_Balloc+0x64>
 80070c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80070ca:	e00e      	b.n	80070ea <_Balloc+0x6e>
 80070cc:	2221      	movs	r2, #33	@ 0x21
 80070ce:	2104      	movs	r1, #4
 80070d0:	4620      	mov	r0, r4
 80070d2:	f000 fc63 	bl	800799c <_calloc_r>
 80070d6:	69e3      	ldr	r3, [r4, #28]
 80070d8:	60f0      	str	r0, [r6, #12]
 80070da:	68db      	ldr	r3, [r3, #12]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d1e4      	bne.n	80070aa <_Balloc+0x2e>
 80070e0:	2000      	movs	r0, #0
 80070e2:	bd70      	pop	{r4, r5, r6, pc}
 80070e4:	6802      	ldr	r2, [r0, #0]
 80070e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80070ea:	2300      	movs	r3, #0
 80070ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80070f0:	e7f7      	b.n	80070e2 <_Balloc+0x66>
 80070f2:	bf00      	nop
 80070f4:	080080a1 	.word	0x080080a1
 80070f8:	08008132 	.word	0x08008132

080070fc <_Bfree>:
 80070fc:	b570      	push	{r4, r5, r6, lr}
 80070fe:	69c6      	ldr	r6, [r0, #28]
 8007100:	4605      	mov	r5, r0
 8007102:	460c      	mov	r4, r1
 8007104:	b976      	cbnz	r6, 8007124 <_Bfree+0x28>
 8007106:	2010      	movs	r0, #16
 8007108:	f7ff fe56 	bl	8006db8 <malloc>
 800710c:	4602      	mov	r2, r0
 800710e:	61e8      	str	r0, [r5, #28]
 8007110:	b920      	cbnz	r0, 800711c <_Bfree+0x20>
 8007112:	4b09      	ldr	r3, [pc, #36]	@ (8007138 <_Bfree+0x3c>)
 8007114:	4809      	ldr	r0, [pc, #36]	@ (800713c <_Bfree+0x40>)
 8007116:	218f      	movs	r1, #143	@ 0x8f
 8007118:	f000 fc22 	bl	8007960 <__assert_func>
 800711c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007120:	6006      	str	r6, [r0, #0]
 8007122:	60c6      	str	r6, [r0, #12]
 8007124:	b13c      	cbz	r4, 8007136 <_Bfree+0x3a>
 8007126:	69eb      	ldr	r3, [r5, #28]
 8007128:	6862      	ldr	r2, [r4, #4]
 800712a:	68db      	ldr	r3, [r3, #12]
 800712c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007130:	6021      	str	r1, [r4, #0]
 8007132:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007136:	bd70      	pop	{r4, r5, r6, pc}
 8007138:	080080a1 	.word	0x080080a1
 800713c:	08008132 	.word	0x08008132

08007140 <__multadd>:
 8007140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007144:	690d      	ldr	r5, [r1, #16]
 8007146:	4607      	mov	r7, r0
 8007148:	460c      	mov	r4, r1
 800714a:	461e      	mov	r6, r3
 800714c:	f101 0c14 	add.w	ip, r1, #20
 8007150:	2000      	movs	r0, #0
 8007152:	f8dc 3000 	ldr.w	r3, [ip]
 8007156:	b299      	uxth	r1, r3
 8007158:	fb02 6101 	mla	r1, r2, r1, r6
 800715c:	0c1e      	lsrs	r6, r3, #16
 800715e:	0c0b      	lsrs	r3, r1, #16
 8007160:	fb02 3306 	mla	r3, r2, r6, r3
 8007164:	b289      	uxth	r1, r1
 8007166:	3001      	adds	r0, #1
 8007168:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800716c:	4285      	cmp	r5, r0
 800716e:	f84c 1b04 	str.w	r1, [ip], #4
 8007172:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007176:	dcec      	bgt.n	8007152 <__multadd+0x12>
 8007178:	b30e      	cbz	r6, 80071be <__multadd+0x7e>
 800717a:	68a3      	ldr	r3, [r4, #8]
 800717c:	42ab      	cmp	r3, r5
 800717e:	dc19      	bgt.n	80071b4 <__multadd+0x74>
 8007180:	6861      	ldr	r1, [r4, #4]
 8007182:	4638      	mov	r0, r7
 8007184:	3101      	adds	r1, #1
 8007186:	f7ff ff79 	bl	800707c <_Balloc>
 800718a:	4680      	mov	r8, r0
 800718c:	b928      	cbnz	r0, 800719a <__multadd+0x5a>
 800718e:	4602      	mov	r2, r0
 8007190:	4b0c      	ldr	r3, [pc, #48]	@ (80071c4 <__multadd+0x84>)
 8007192:	480d      	ldr	r0, [pc, #52]	@ (80071c8 <__multadd+0x88>)
 8007194:	21ba      	movs	r1, #186	@ 0xba
 8007196:	f000 fbe3 	bl	8007960 <__assert_func>
 800719a:	6922      	ldr	r2, [r4, #16]
 800719c:	3202      	adds	r2, #2
 800719e:	f104 010c 	add.w	r1, r4, #12
 80071a2:	0092      	lsls	r2, r2, #2
 80071a4:	300c      	adds	r0, #12
 80071a6:	f000 fbcd 	bl	8007944 <memcpy>
 80071aa:	4621      	mov	r1, r4
 80071ac:	4638      	mov	r0, r7
 80071ae:	f7ff ffa5 	bl	80070fc <_Bfree>
 80071b2:	4644      	mov	r4, r8
 80071b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80071b8:	3501      	adds	r5, #1
 80071ba:	615e      	str	r6, [r3, #20]
 80071bc:	6125      	str	r5, [r4, #16]
 80071be:	4620      	mov	r0, r4
 80071c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071c4:	08008110 	.word	0x08008110
 80071c8:	08008132 	.word	0x08008132

080071cc <__hi0bits>:
 80071cc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80071d0:	4603      	mov	r3, r0
 80071d2:	bf36      	itet	cc
 80071d4:	0403      	lslcc	r3, r0, #16
 80071d6:	2000      	movcs	r0, #0
 80071d8:	2010      	movcc	r0, #16
 80071da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80071de:	bf3c      	itt	cc
 80071e0:	021b      	lslcc	r3, r3, #8
 80071e2:	3008      	addcc	r0, #8
 80071e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80071e8:	bf3c      	itt	cc
 80071ea:	011b      	lslcc	r3, r3, #4
 80071ec:	3004      	addcc	r0, #4
 80071ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071f2:	bf3c      	itt	cc
 80071f4:	009b      	lslcc	r3, r3, #2
 80071f6:	3002      	addcc	r0, #2
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	db05      	blt.n	8007208 <__hi0bits+0x3c>
 80071fc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007200:	f100 0001 	add.w	r0, r0, #1
 8007204:	bf08      	it	eq
 8007206:	2020      	moveq	r0, #32
 8007208:	4770      	bx	lr

0800720a <__lo0bits>:
 800720a:	6803      	ldr	r3, [r0, #0]
 800720c:	4602      	mov	r2, r0
 800720e:	f013 0007 	ands.w	r0, r3, #7
 8007212:	d00b      	beq.n	800722c <__lo0bits+0x22>
 8007214:	07d9      	lsls	r1, r3, #31
 8007216:	d421      	bmi.n	800725c <__lo0bits+0x52>
 8007218:	0798      	lsls	r0, r3, #30
 800721a:	bf49      	itett	mi
 800721c:	085b      	lsrmi	r3, r3, #1
 800721e:	089b      	lsrpl	r3, r3, #2
 8007220:	2001      	movmi	r0, #1
 8007222:	6013      	strmi	r3, [r2, #0]
 8007224:	bf5c      	itt	pl
 8007226:	6013      	strpl	r3, [r2, #0]
 8007228:	2002      	movpl	r0, #2
 800722a:	4770      	bx	lr
 800722c:	b299      	uxth	r1, r3
 800722e:	b909      	cbnz	r1, 8007234 <__lo0bits+0x2a>
 8007230:	0c1b      	lsrs	r3, r3, #16
 8007232:	2010      	movs	r0, #16
 8007234:	b2d9      	uxtb	r1, r3
 8007236:	b909      	cbnz	r1, 800723c <__lo0bits+0x32>
 8007238:	3008      	adds	r0, #8
 800723a:	0a1b      	lsrs	r3, r3, #8
 800723c:	0719      	lsls	r1, r3, #28
 800723e:	bf04      	itt	eq
 8007240:	091b      	lsreq	r3, r3, #4
 8007242:	3004      	addeq	r0, #4
 8007244:	0799      	lsls	r1, r3, #30
 8007246:	bf04      	itt	eq
 8007248:	089b      	lsreq	r3, r3, #2
 800724a:	3002      	addeq	r0, #2
 800724c:	07d9      	lsls	r1, r3, #31
 800724e:	d403      	bmi.n	8007258 <__lo0bits+0x4e>
 8007250:	085b      	lsrs	r3, r3, #1
 8007252:	f100 0001 	add.w	r0, r0, #1
 8007256:	d003      	beq.n	8007260 <__lo0bits+0x56>
 8007258:	6013      	str	r3, [r2, #0]
 800725a:	4770      	bx	lr
 800725c:	2000      	movs	r0, #0
 800725e:	4770      	bx	lr
 8007260:	2020      	movs	r0, #32
 8007262:	4770      	bx	lr

08007264 <__i2b>:
 8007264:	b510      	push	{r4, lr}
 8007266:	460c      	mov	r4, r1
 8007268:	2101      	movs	r1, #1
 800726a:	f7ff ff07 	bl	800707c <_Balloc>
 800726e:	4602      	mov	r2, r0
 8007270:	b928      	cbnz	r0, 800727e <__i2b+0x1a>
 8007272:	4b05      	ldr	r3, [pc, #20]	@ (8007288 <__i2b+0x24>)
 8007274:	4805      	ldr	r0, [pc, #20]	@ (800728c <__i2b+0x28>)
 8007276:	f240 1145 	movw	r1, #325	@ 0x145
 800727a:	f000 fb71 	bl	8007960 <__assert_func>
 800727e:	2301      	movs	r3, #1
 8007280:	6144      	str	r4, [r0, #20]
 8007282:	6103      	str	r3, [r0, #16]
 8007284:	bd10      	pop	{r4, pc}
 8007286:	bf00      	nop
 8007288:	08008110 	.word	0x08008110
 800728c:	08008132 	.word	0x08008132

08007290 <__multiply>:
 8007290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007294:	4614      	mov	r4, r2
 8007296:	690a      	ldr	r2, [r1, #16]
 8007298:	6923      	ldr	r3, [r4, #16]
 800729a:	429a      	cmp	r2, r3
 800729c:	bfa8      	it	ge
 800729e:	4623      	movge	r3, r4
 80072a0:	460f      	mov	r7, r1
 80072a2:	bfa4      	itt	ge
 80072a4:	460c      	movge	r4, r1
 80072a6:	461f      	movge	r7, r3
 80072a8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80072ac:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80072b0:	68a3      	ldr	r3, [r4, #8]
 80072b2:	6861      	ldr	r1, [r4, #4]
 80072b4:	eb0a 0609 	add.w	r6, sl, r9
 80072b8:	42b3      	cmp	r3, r6
 80072ba:	b085      	sub	sp, #20
 80072bc:	bfb8      	it	lt
 80072be:	3101      	addlt	r1, #1
 80072c0:	f7ff fedc 	bl	800707c <_Balloc>
 80072c4:	b930      	cbnz	r0, 80072d4 <__multiply+0x44>
 80072c6:	4602      	mov	r2, r0
 80072c8:	4b44      	ldr	r3, [pc, #272]	@ (80073dc <__multiply+0x14c>)
 80072ca:	4845      	ldr	r0, [pc, #276]	@ (80073e0 <__multiply+0x150>)
 80072cc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80072d0:	f000 fb46 	bl	8007960 <__assert_func>
 80072d4:	f100 0514 	add.w	r5, r0, #20
 80072d8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80072dc:	462b      	mov	r3, r5
 80072de:	2200      	movs	r2, #0
 80072e0:	4543      	cmp	r3, r8
 80072e2:	d321      	bcc.n	8007328 <__multiply+0x98>
 80072e4:	f107 0114 	add.w	r1, r7, #20
 80072e8:	f104 0214 	add.w	r2, r4, #20
 80072ec:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80072f0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80072f4:	9302      	str	r3, [sp, #8]
 80072f6:	1b13      	subs	r3, r2, r4
 80072f8:	3b15      	subs	r3, #21
 80072fa:	f023 0303 	bic.w	r3, r3, #3
 80072fe:	3304      	adds	r3, #4
 8007300:	f104 0715 	add.w	r7, r4, #21
 8007304:	42ba      	cmp	r2, r7
 8007306:	bf38      	it	cc
 8007308:	2304      	movcc	r3, #4
 800730a:	9301      	str	r3, [sp, #4]
 800730c:	9b02      	ldr	r3, [sp, #8]
 800730e:	9103      	str	r1, [sp, #12]
 8007310:	428b      	cmp	r3, r1
 8007312:	d80c      	bhi.n	800732e <__multiply+0x9e>
 8007314:	2e00      	cmp	r6, #0
 8007316:	dd03      	ble.n	8007320 <__multiply+0x90>
 8007318:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800731c:	2b00      	cmp	r3, #0
 800731e:	d05b      	beq.n	80073d8 <__multiply+0x148>
 8007320:	6106      	str	r6, [r0, #16]
 8007322:	b005      	add	sp, #20
 8007324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007328:	f843 2b04 	str.w	r2, [r3], #4
 800732c:	e7d8      	b.n	80072e0 <__multiply+0x50>
 800732e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007332:	f1ba 0f00 	cmp.w	sl, #0
 8007336:	d024      	beq.n	8007382 <__multiply+0xf2>
 8007338:	f104 0e14 	add.w	lr, r4, #20
 800733c:	46a9      	mov	r9, r5
 800733e:	f04f 0c00 	mov.w	ip, #0
 8007342:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007346:	f8d9 3000 	ldr.w	r3, [r9]
 800734a:	fa1f fb87 	uxth.w	fp, r7
 800734e:	b29b      	uxth	r3, r3
 8007350:	fb0a 330b 	mla	r3, sl, fp, r3
 8007354:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007358:	f8d9 7000 	ldr.w	r7, [r9]
 800735c:	4463      	add	r3, ip
 800735e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007362:	fb0a c70b 	mla	r7, sl, fp, ip
 8007366:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800736a:	b29b      	uxth	r3, r3
 800736c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007370:	4572      	cmp	r2, lr
 8007372:	f849 3b04 	str.w	r3, [r9], #4
 8007376:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800737a:	d8e2      	bhi.n	8007342 <__multiply+0xb2>
 800737c:	9b01      	ldr	r3, [sp, #4]
 800737e:	f845 c003 	str.w	ip, [r5, r3]
 8007382:	9b03      	ldr	r3, [sp, #12]
 8007384:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007388:	3104      	adds	r1, #4
 800738a:	f1b9 0f00 	cmp.w	r9, #0
 800738e:	d021      	beq.n	80073d4 <__multiply+0x144>
 8007390:	682b      	ldr	r3, [r5, #0]
 8007392:	f104 0c14 	add.w	ip, r4, #20
 8007396:	46ae      	mov	lr, r5
 8007398:	f04f 0a00 	mov.w	sl, #0
 800739c:	f8bc b000 	ldrh.w	fp, [ip]
 80073a0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80073a4:	fb09 770b 	mla	r7, r9, fp, r7
 80073a8:	4457      	add	r7, sl
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80073b0:	f84e 3b04 	str.w	r3, [lr], #4
 80073b4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80073b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80073bc:	f8be 3000 	ldrh.w	r3, [lr]
 80073c0:	fb09 330a 	mla	r3, r9, sl, r3
 80073c4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80073c8:	4562      	cmp	r2, ip
 80073ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80073ce:	d8e5      	bhi.n	800739c <__multiply+0x10c>
 80073d0:	9f01      	ldr	r7, [sp, #4]
 80073d2:	51eb      	str	r3, [r5, r7]
 80073d4:	3504      	adds	r5, #4
 80073d6:	e799      	b.n	800730c <__multiply+0x7c>
 80073d8:	3e01      	subs	r6, #1
 80073da:	e79b      	b.n	8007314 <__multiply+0x84>
 80073dc:	08008110 	.word	0x08008110
 80073e0:	08008132 	.word	0x08008132

080073e4 <__pow5mult>:
 80073e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073e8:	4615      	mov	r5, r2
 80073ea:	f012 0203 	ands.w	r2, r2, #3
 80073ee:	4607      	mov	r7, r0
 80073f0:	460e      	mov	r6, r1
 80073f2:	d007      	beq.n	8007404 <__pow5mult+0x20>
 80073f4:	4c25      	ldr	r4, [pc, #148]	@ (800748c <__pow5mult+0xa8>)
 80073f6:	3a01      	subs	r2, #1
 80073f8:	2300      	movs	r3, #0
 80073fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80073fe:	f7ff fe9f 	bl	8007140 <__multadd>
 8007402:	4606      	mov	r6, r0
 8007404:	10ad      	asrs	r5, r5, #2
 8007406:	d03d      	beq.n	8007484 <__pow5mult+0xa0>
 8007408:	69fc      	ldr	r4, [r7, #28]
 800740a:	b97c      	cbnz	r4, 800742c <__pow5mult+0x48>
 800740c:	2010      	movs	r0, #16
 800740e:	f7ff fcd3 	bl	8006db8 <malloc>
 8007412:	4602      	mov	r2, r0
 8007414:	61f8      	str	r0, [r7, #28]
 8007416:	b928      	cbnz	r0, 8007424 <__pow5mult+0x40>
 8007418:	4b1d      	ldr	r3, [pc, #116]	@ (8007490 <__pow5mult+0xac>)
 800741a:	481e      	ldr	r0, [pc, #120]	@ (8007494 <__pow5mult+0xb0>)
 800741c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007420:	f000 fa9e 	bl	8007960 <__assert_func>
 8007424:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007428:	6004      	str	r4, [r0, #0]
 800742a:	60c4      	str	r4, [r0, #12]
 800742c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007430:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007434:	b94c      	cbnz	r4, 800744a <__pow5mult+0x66>
 8007436:	f240 2171 	movw	r1, #625	@ 0x271
 800743a:	4638      	mov	r0, r7
 800743c:	f7ff ff12 	bl	8007264 <__i2b>
 8007440:	2300      	movs	r3, #0
 8007442:	f8c8 0008 	str.w	r0, [r8, #8]
 8007446:	4604      	mov	r4, r0
 8007448:	6003      	str	r3, [r0, #0]
 800744a:	f04f 0900 	mov.w	r9, #0
 800744e:	07eb      	lsls	r3, r5, #31
 8007450:	d50a      	bpl.n	8007468 <__pow5mult+0x84>
 8007452:	4631      	mov	r1, r6
 8007454:	4622      	mov	r2, r4
 8007456:	4638      	mov	r0, r7
 8007458:	f7ff ff1a 	bl	8007290 <__multiply>
 800745c:	4631      	mov	r1, r6
 800745e:	4680      	mov	r8, r0
 8007460:	4638      	mov	r0, r7
 8007462:	f7ff fe4b 	bl	80070fc <_Bfree>
 8007466:	4646      	mov	r6, r8
 8007468:	106d      	asrs	r5, r5, #1
 800746a:	d00b      	beq.n	8007484 <__pow5mult+0xa0>
 800746c:	6820      	ldr	r0, [r4, #0]
 800746e:	b938      	cbnz	r0, 8007480 <__pow5mult+0x9c>
 8007470:	4622      	mov	r2, r4
 8007472:	4621      	mov	r1, r4
 8007474:	4638      	mov	r0, r7
 8007476:	f7ff ff0b 	bl	8007290 <__multiply>
 800747a:	6020      	str	r0, [r4, #0]
 800747c:	f8c0 9000 	str.w	r9, [r0]
 8007480:	4604      	mov	r4, r0
 8007482:	e7e4      	b.n	800744e <__pow5mult+0x6a>
 8007484:	4630      	mov	r0, r6
 8007486:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800748a:	bf00      	nop
 800748c:	0800818c 	.word	0x0800818c
 8007490:	080080a1 	.word	0x080080a1
 8007494:	08008132 	.word	0x08008132

08007498 <__lshift>:
 8007498:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800749c:	460c      	mov	r4, r1
 800749e:	6849      	ldr	r1, [r1, #4]
 80074a0:	6923      	ldr	r3, [r4, #16]
 80074a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80074a6:	68a3      	ldr	r3, [r4, #8]
 80074a8:	4607      	mov	r7, r0
 80074aa:	4691      	mov	r9, r2
 80074ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80074b0:	f108 0601 	add.w	r6, r8, #1
 80074b4:	42b3      	cmp	r3, r6
 80074b6:	db0b      	blt.n	80074d0 <__lshift+0x38>
 80074b8:	4638      	mov	r0, r7
 80074ba:	f7ff fddf 	bl	800707c <_Balloc>
 80074be:	4605      	mov	r5, r0
 80074c0:	b948      	cbnz	r0, 80074d6 <__lshift+0x3e>
 80074c2:	4602      	mov	r2, r0
 80074c4:	4b28      	ldr	r3, [pc, #160]	@ (8007568 <__lshift+0xd0>)
 80074c6:	4829      	ldr	r0, [pc, #164]	@ (800756c <__lshift+0xd4>)
 80074c8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80074cc:	f000 fa48 	bl	8007960 <__assert_func>
 80074d0:	3101      	adds	r1, #1
 80074d2:	005b      	lsls	r3, r3, #1
 80074d4:	e7ee      	b.n	80074b4 <__lshift+0x1c>
 80074d6:	2300      	movs	r3, #0
 80074d8:	f100 0114 	add.w	r1, r0, #20
 80074dc:	f100 0210 	add.w	r2, r0, #16
 80074e0:	4618      	mov	r0, r3
 80074e2:	4553      	cmp	r3, sl
 80074e4:	db33      	blt.n	800754e <__lshift+0xb6>
 80074e6:	6920      	ldr	r0, [r4, #16]
 80074e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80074ec:	f104 0314 	add.w	r3, r4, #20
 80074f0:	f019 091f 	ands.w	r9, r9, #31
 80074f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80074f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80074fc:	d02b      	beq.n	8007556 <__lshift+0xbe>
 80074fe:	f1c9 0e20 	rsb	lr, r9, #32
 8007502:	468a      	mov	sl, r1
 8007504:	2200      	movs	r2, #0
 8007506:	6818      	ldr	r0, [r3, #0]
 8007508:	fa00 f009 	lsl.w	r0, r0, r9
 800750c:	4310      	orrs	r0, r2
 800750e:	f84a 0b04 	str.w	r0, [sl], #4
 8007512:	f853 2b04 	ldr.w	r2, [r3], #4
 8007516:	459c      	cmp	ip, r3
 8007518:	fa22 f20e 	lsr.w	r2, r2, lr
 800751c:	d8f3      	bhi.n	8007506 <__lshift+0x6e>
 800751e:	ebac 0304 	sub.w	r3, ip, r4
 8007522:	3b15      	subs	r3, #21
 8007524:	f023 0303 	bic.w	r3, r3, #3
 8007528:	3304      	adds	r3, #4
 800752a:	f104 0015 	add.w	r0, r4, #21
 800752e:	4584      	cmp	ip, r0
 8007530:	bf38      	it	cc
 8007532:	2304      	movcc	r3, #4
 8007534:	50ca      	str	r2, [r1, r3]
 8007536:	b10a      	cbz	r2, 800753c <__lshift+0xa4>
 8007538:	f108 0602 	add.w	r6, r8, #2
 800753c:	3e01      	subs	r6, #1
 800753e:	4638      	mov	r0, r7
 8007540:	612e      	str	r6, [r5, #16]
 8007542:	4621      	mov	r1, r4
 8007544:	f7ff fdda 	bl	80070fc <_Bfree>
 8007548:	4628      	mov	r0, r5
 800754a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800754e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007552:	3301      	adds	r3, #1
 8007554:	e7c5      	b.n	80074e2 <__lshift+0x4a>
 8007556:	3904      	subs	r1, #4
 8007558:	f853 2b04 	ldr.w	r2, [r3], #4
 800755c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007560:	459c      	cmp	ip, r3
 8007562:	d8f9      	bhi.n	8007558 <__lshift+0xc0>
 8007564:	e7ea      	b.n	800753c <__lshift+0xa4>
 8007566:	bf00      	nop
 8007568:	08008110 	.word	0x08008110
 800756c:	08008132 	.word	0x08008132

08007570 <__mcmp>:
 8007570:	690a      	ldr	r2, [r1, #16]
 8007572:	4603      	mov	r3, r0
 8007574:	6900      	ldr	r0, [r0, #16]
 8007576:	1a80      	subs	r0, r0, r2
 8007578:	b530      	push	{r4, r5, lr}
 800757a:	d10e      	bne.n	800759a <__mcmp+0x2a>
 800757c:	3314      	adds	r3, #20
 800757e:	3114      	adds	r1, #20
 8007580:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007584:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007588:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800758c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007590:	4295      	cmp	r5, r2
 8007592:	d003      	beq.n	800759c <__mcmp+0x2c>
 8007594:	d205      	bcs.n	80075a2 <__mcmp+0x32>
 8007596:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800759a:	bd30      	pop	{r4, r5, pc}
 800759c:	42a3      	cmp	r3, r4
 800759e:	d3f3      	bcc.n	8007588 <__mcmp+0x18>
 80075a0:	e7fb      	b.n	800759a <__mcmp+0x2a>
 80075a2:	2001      	movs	r0, #1
 80075a4:	e7f9      	b.n	800759a <__mcmp+0x2a>
	...

080075a8 <__mdiff>:
 80075a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075ac:	4689      	mov	r9, r1
 80075ae:	4606      	mov	r6, r0
 80075b0:	4611      	mov	r1, r2
 80075b2:	4648      	mov	r0, r9
 80075b4:	4614      	mov	r4, r2
 80075b6:	f7ff ffdb 	bl	8007570 <__mcmp>
 80075ba:	1e05      	subs	r5, r0, #0
 80075bc:	d112      	bne.n	80075e4 <__mdiff+0x3c>
 80075be:	4629      	mov	r1, r5
 80075c0:	4630      	mov	r0, r6
 80075c2:	f7ff fd5b 	bl	800707c <_Balloc>
 80075c6:	4602      	mov	r2, r0
 80075c8:	b928      	cbnz	r0, 80075d6 <__mdiff+0x2e>
 80075ca:	4b3f      	ldr	r3, [pc, #252]	@ (80076c8 <__mdiff+0x120>)
 80075cc:	f240 2137 	movw	r1, #567	@ 0x237
 80075d0:	483e      	ldr	r0, [pc, #248]	@ (80076cc <__mdiff+0x124>)
 80075d2:	f000 f9c5 	bl	8007960 <__assert_func>
 80075d6:	2301      	movs	r3, #1
 80075d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80075dc:	4610      	mov	r0, r2
 80075de:	b003      	add	sp, #12
 80075e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075e4:	bfbc      	itt	lt
 80075e6:	464b      	movlt	r3, r9
 80075e8:	46a1      	movlt	r9, r4
 80075ea:	4630      	mov	r0, r6
 80075ec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80075f0:	bfba      	itte	lt
 80075f2:	461c      	movlt	r4, r3
 80075f4:	2501      	movlt	r5, #1
 80075f6:	2500      	movge	r5, #0
 80075f8:	f7ff fd40 	bl	800707c <_Balloc>
 80075fc:	4602      	mov	r2, r0
 80075fe:	b918      	cbnz	r0, 8007608 <__mdiff+0x60>
 8007600:	4b31      	ldr	r3, [pc, #196]	@ (80076c8 <__mdiff+0x120>)
 8007602:	f240 2145 	movw	r1, #581	@ 0x245
 8007606:	e7e3      	b.n	80075d0 <__mdiff+0x28>
 8007608:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800760c:	6926      	ldr	r6, [r4, #16]
 800760e:	60c5      	str	r5, [r0, #12]
 8007610:	f109 0310 	add.w	r3, r9, #16
 8007614:	f109 0514 	add.w	r5, r9, #20
 8007618:	f104 0e14 	add.w	lr, r4, #20
 800761c:	f100 0b14 	add.w	fp, r0, #20
 8007620:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007624:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007628:	9301      	str	r3, [sp, #4]
 800762a:	46d9      	mov	r9, fp
 800762c:	f04f 0c00 	mov.w	ip, #0
 8007630:	9b01      	ldr	r3, [sp, #4]
 8007632:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007636:	f853 af04 	ldr.w	sl, [r3, #4]!
 800763a:	9301      	str	r3, [sp, #4]
 800763c:	fa1f f38a 	uxth.w	r3, sl
 8007640:	4619      	mov	r1, r3
 8007642:	b283      	uxth	r3, r0
 8007644:	1acb      	subs	r3, r1, r3
 8007646:	0c00      	lsrs	r0, r0, #16
 8007648:	4463      	add	r3, ip
 800764a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800764e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007652:	b29b      	uxth	r3, r3
 8007654:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007658:	4576      	cmp	r6, lr
 800765a:	f849 3b04 	str.w	r3, [r9], #4
 800765e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007662:	d8e5      	bhi.n	8007630 <__mdiff+0x88>
 8007664:	1b33      	subs	r3, r6, r4
 8007666:	3b15      	subs	r3, #21
 8007668:	f023 0303 	bic.w	r3, r3, #3
 800766c:	3415      	adds	r4, #21
 800766e:	3304      	adds	r3, #4
 8007670:	42a6      	cmp	r6, r4
 8007672:	bf38      	it	cc
 8007674:	2304      	movcc	r3, #4
 8007676:	441d      	add	r5, r3
 8007678:	445b      	add	r3, fp
 800767a:	461e      	mov	r6, r3
 800767c:	462c      	mov	r4, r5
 800767e:	4544      	cmp	r4, r8
 8007680:	d30e      	bcc.n	80076a0 <__mdiff+0xf8>
 8007682:	f108 0103 	add.w	r1, r8, #3
 8007686:	1b49      	subs	r1, r1, r5
 8007688:	f021 0103 	bic.w	r1, r1, #3
 800768c:	3d03      	subs	r5, #3
 800768e:	45a8      	cmp	r8, r5
 8007690:	bf38      	it	cc
 8007692:	2100      	movcc	r1, #0
 8007694:	440b      	add	r3, r1
 8007696:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800769a:	b191      	cbz	r1, 80076c2 <__mdiff+0x11a>
 800769c:	6117      	str	r7, [r2, #16]
 800769e:	e79d      	b.n	80075dc <__mdiff+0x34>
 80076a0:	f854 1b04 	ldr.w	r1, [r4], #4
 80076a4:	46e6      	mov	lr, ip
 80076a6:	0c08      	lsrs	r0, r1, #16
 80076a8:	fa1c fc81 	uxtah	ip, ip, r1
 80076ac:	4471      	add	r1, lr
 80076ae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80076b2:	b289      	uxth	r1, r1
 80076b4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80076b8:	f846 1b04 	str.w	r1, [r6], #4
 80076bc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80076c0:	e7dd      	b.n	800767e <__mdiff+0xd6>
 80076c2:	3f01      	subs	r7, #1
 80076c4:	e7e7      	b.n	8007696 <__mdiff+0xee>
 80076c6:	bf00      	nop
 80076c8:	08008110 	.word	0x08008110
 80076cc:	08008132 	.word	0x08008132

080076d0 <__d2b>:
 80076d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80076d4:	460f      	mov	r7, r1
 80076d6:	2101      	movs	r1, #1
 80076d8:	ec59 8b10 	vmov	r8, r9, d0
 80076dc:	4616      	mov	r6, r2
 80076de:	f7ff fccd 	bl	800707c <_Balloc>
 80076e2:	4604      	mov	r4, r0
 80076e4:	b930      	cbnz	r0, 80076f4 <__d2b+0x24>
 80076e6:	4602      	mov	r2, r0
 80076e8:	4b23      	ldr	r3, [pc, #140]	@ (8007778 <__d2b+0xa8>)
 80076ea:	4824      	ldr	r0, [pc, #144]	@ (800777c <__d2b+0xac>)
 80076ec:	f240 310f 	movw	r1, #783	@ 0x30f
 80076f0:	f000 f936 	bl	8007960 <__assert_func>
 80076f4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80076f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80076fc:	b10d      	cbz	r5, 8007702 <__d2b+0x32>
 80076fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007702:	9301      	str	r3, [sp, #4]
 8007704:	f1b8 0300 	subs.w	r3, r8, #0
 8007708:	d023      	beq.n	8007752 <__d2b+0x82>
 800770a:	4668      	mov	r0, sp
 800770c:	9300      	str	r3, [sp, #0]
 800770e:	f7ff fd7c 	bl	800720a <__lo0bits>
 8007712:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007716:	b1d0      	cbz	r0, 800774e <__d2b+0x7e>
 8007718:	f1c0 0320 	rsb	r3, r0, #32
 800771c:	fa02 f303 	lsl.w	r3, r2, r3
 8007720:	430b      	orrs	r3, r1
 8007722:	40c2      	lsrs	r2, r0
 8007724:	6163      	str	r3, [r4, #20]
 8007726:	9201      	str	r2, [sp, #4]
 8007728:	9b01      	ldr	r3, [sp, #4]
 800772a:	61a3      	str	r3, [r4, #24]
 800772c:	2b00      	cmp	r3, #0
 800772e:	bf0c      	ite	eq
 8007730:	2201      	moveq	r2, #1
 8007732:	2202      	movne	r2, #2
 8007734:	6122      	str	r2, [r4, #16]
 8007736:	b1a5      	cbz	r5, 8007762 <__d2b+0x92>
 8007738:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800773c:	4405      	add	r5, r0
 800773e:	603d      	str	r5, [r7, #0]
 8007740:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007744:	6030      	str	r0, [r6, #0]
 8007746:	4620      	mov	r0, r4
 8007748:	b003      	add	sp, #12
 800774a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800774e:	6161      	str	r1, [r4, #20]
 8007750:	e7ea      	b.n	8007728 <__d2b+0x58>
 8007752:	a801      	add	r0, sp, #4
 8007754:	f7ff fd59 	bl	800720a <__lo0bits>
 8007758:	9b01      	ldr	r3, [sp, #4]
 800775a:	6163      	str	r3, [r4, #20]
 800775c:	3020      	adds	r0, #32
 800775e:	2201      	movs	r2, #1
 8007760:	e7e8      	b.n	8007734 <__d2b+0x64>
 8007762:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007766:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800776a:	6038      	str	r0, [r7, #0]
 800776c:	6918      	ldr	r0, [r3, #16]
 800776e:	f7ff fd2d 	bl	80071cc <__hi0bits>
 8007772:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007776:	e7e5      	b.n	8007744 <__d2b+0x74>
 8007778:	08008110 	.word	0x08008110
 800777c:	08008132 	.word	0x08008132

08007780 <__sread>:
 8007780:	b510      	push	{r4, lr}
 8007782:	460c      	mov	r4, r1
 8007784:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007788:	f000 f8a8 	bl	80078dc <_read_r>
 800778c:	2800      	cmp	r0, #0
 800778e:	bfab      	itete	ge
 8007790:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007792:	89a3      	ldrhlt	r3, [r4, #12]
 8007794:	181b      	addge	r3, r3, r0
 8007796:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800779a:	bfac      	ite	ge
 800779c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800779e:	81a3      	strhlt	r3, [r4, #12]
 80077a0:	bd10      	pop	{r4, pc}

080077a2 <__swrite>:
 80077a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077a6:	461f      	mov	r7, r3
 80077a8:	898b      	ldrh	r3, [r1, #12]
 80077aa:	05db      	lsls	r3, r3, #23
 80077ac:	4605      	mov	r5, r0
 80077ae:	460c      	mov	r4, r1
 80077b0:	4616      	mov	r6, r2
 80077b2:	d505      	bpl.n	80077c0 <__swrite+0x1e>
 80077b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077b8:	2302      	movs	r3, #2
 80077ba:	2200      	movs	r2, #0
 80077bc:	f000 f87c 	bl	80078b8 <_lseek_r>
 80077c0:	89a3      	ldrh	r3, [r4, #12]
 80077c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80077c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80077ca:	81a3      	strh	r3, [r4, #12]
 80077cc:	4632      	mov	r2, r6
 80077ce:	463b      	mov	r3, r7
 80077d0:	4628      	mov	r0, r5
 80077d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80077d6:	f000 b8a3 	b.w	8007920 <_write_r>

080077da <__sseek>:
 80077da:	b510      	push	{r4, lr}
 80077dc:	460c      	mov	r4, r1
 80077de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077e2:	f000 f869 	bl	80078b8 <_lseek_r>
 80077e6:	1c43      	adds	r3, r0, #1
 80077e8:	89a3      	ldrh	r3, [r4, #12]
 80077ea:	bf15      	itete	ne
 80077ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 80077ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80077f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80077f6:	81a3      	strheq	r3, [r4, #12]
 80077f8:	bf18      	it	ne
 80077fa:	81a3      	strhne	r3, [r4, #12]
 80077fc:	bd10      	pop	{r4, pc}

080077fe <__sclose>:
 80077fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007802:	f000 b849 	b.w	8007898 <_close_r>

08007806 <_realloc_r>:
 8007806:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800780a:	4680      	mov	r8, r0
 800780c:	4615      	mov	r5, r2
 800780e:	460c      	mov	r4, r1
 8007810:	b921      	cbnz	r1, 800781c <_realloc_r+0x16>
 8007812:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007816:	4611      	mov	r1, r2
 8007818:	f7ff baf8 	b.w	8006e0c <_malloc_r>
 800781c:	b92a      	cbnz	r2, 800782a <_realloc_r+0x24>
 800781e:	f000 f8d1 	bl	80079c4 <_free_r>
 8007822:	2400      	movs	r4, #0
 8007824:	4620      	mov	r0, r4
 8007826:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800782a:	f000 f927 	bl	8007a7c <_malloc_usable_size_r>
 800782e:	4285      	cmp	r5, r0
 8007830:	4606      	mov	r6, r0
 8007832:	d802      	bhi.n	800783a <_realloc_r+0x34>
 8007834:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007838:	d8f4      	bhi.n	8007824 <_realloc_r+0x1e>
 800783a:	4629      	mov	r1, r5
 800783c:	4640      	mov	r0, r8
 800783e:	f7ff fae5 	bl	8006e0c <_malloc_r>
 8007842:	4607      	mov	r7, r0
 8007844:	2800      	cmp	r0, #0
 8007846:	d0ec      	beq.n	8007822 <_realloc_r+0x1c>
 8007848:	42b5      	cmp	r5, r6
 800784a:	462a      	mov	r2, r5
 800784c:	4621      	mov	r1, r4
 800784e:	bf28      	it	cs
 8007850:	4632      	movcs	r2, r6
 8007852:	f000 f877 	bl	8007944 <memcpy>
 8007856:	4621      	mov	r1, r4
 8007858:	4640      	mov	r0, r8
 800785a:	f000 f8b3 	bl	80079c4 <_free_r>
 800785e:	463c      	mov	r4, r7
 8007860:	e7e0      	b.n	8007824 <_realloc_r+0x1e>

08007862 <memmove>:
 8007862:	4288      	cmp	r0, r1
 8007864:	b510      	push	{r4, lr}
 8007866:	eb01 0402 	add.w	r4, r1, r2
 800786a:	d902      	bls.n	8007872 <memmove+0x10>
 800786c:	4284      	cmp	r4, r0
 800786e:	4623      	mov	r3, r4
 8007870:	d807      	bhi.n	8007882 <memmove+0x20>
 8007872:	1e43      	subs	r3, r0, #1
 8007874:	42a1      	cmp	r1, r4
 8007876:	d008      	beq.n	800788a <memmove+0x28>
 8007878:	f811 2b01 	ldrb.w	r2, [r1], #1
 800787c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007880:	e7f8      	b.n	8007874 <memmove+0x12>
 8007882:	4402      	add	r2, r0
 8007884:	4601      	mov	r1, r0
 8007886:	428a      	cmp	r2, r1
 8007888:	d100      	bne.n	800788c <memmove+0x2a>
 800788a:	bd10      	pop	{r4, pc}
 800788c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007890:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007894:	e7f7      	b.n	8007886 <memmove+0x24>
	...

08007898 <_close_r>:
 8007898:	b538      	push	{r3, r4, r5, lr}
 800789a:	4d06      	ldr	r5, [pc, #24]	@ (80078b4 <_close_r+0x1c>)
 800789c:	2300      	movs	r3, #0
 800789e:	4604      	mov	r4, r0
 80078a0:	4608      	mov	r0, r1
 80078a2:	602b      	str	r3, [r5, #0]
 80078a4:	f7f9 fe7c 	bl	80015a0 <_close>
 80078a8:	1c43      	adds	r3, r0, #1
 80078aa:	d102      	bne.n	80078b2 <_close_r+0x1a>
 80078ac:	682b      	ldr	r3, [r5, #0]
 80078ae:	b103      	cbz	r3, 80078b2 <_close_r+0x1a>
 80078b0:	6023      	str	r3, [r4, #0]
 80078b2:	bd38      	pop	{r3, r4, r5, pc}
 80078b4:	2000062c 	.word	0x2000062c

080078b8 <_lseek_r>:
 80078b8:	b538      	push	{r3, r4, r5, lr}
 80078ba:	4d07      	ldr	r5, [pc, #28]	@ (80078d8 <_lseek_r+0x20>)
 80078bc:	4604      	mov	r4, r0
 80078be:	4608      	mov	r0, r1
 80078c0:	4611      	mov	r1, r2
 80078c2:	2200      	movs	r2, #0
 80078c4:	602a      	str	r2, [r5, #0]
 80078c6:	461a      	mov	r2, r3
 80078c8:	f7f9 fe91 	bl	80015ee <_lseek>
 80078cc:	1c43      	adds	r3, r0, #1
 80078ce:	d102      	bne.n	80078d6 <_lseek_r+0x1e>
 80078d0:	682b      	ldr	r3, [r5, #0]
 80078d2:	b103      	cbz	r3, 80078d6 <_lseek_r+0x1e>
 80078d4:	6023      	str	r3, [r4, #0]
 80078d6:	bd38      	pop	{r3, r4, r5, pc}
 80078d8:	2000062c 	.word	0x2000062c

080078dc <_read_r>:
 80078dc:	b538      	push	{r3, r4, r5, lr}
 80078de:	4d07      	ldr	r5, [pc, #28]	@ (80078fc <_read_r+0x20>)
 80078e0:	4604      	mov	r4, r0
 80078e2:	4608      	mov	r0, r1
 80078e4:	4611      	mov	r1, r2
 80078e6:	2200      	movs	r2, #0
 80078e8:	602a      	str	r2, [r5, #0]
 80078ea:	461a      	mov	r2, r3
 80078ec:	f7f9 fe1f 	bl	800152e <_read>
 80078f0:	1c43      	adds	r3, r0, #1
 80078f2:	d102      	bne.n	80078fa <_read_r+0x1e>
 80078f4:	682b      	ldr	r3, [r5, #0]
 80078f6:	b103      	cbz	r3, 80078fa <_read_r+0x1e>
 80078f8:	6023      	str	r3, [r4, #0]
 80078fa:	bd38      	pop	{r3, r4, r5, pc}
 80078fc:	2000062c 	.word	0x2000062c

08007900 <_sbrk_r>:
 8007900:	b538      	push	{r3, r4, r5, lr}
 8007902:	4d06      	ldr	r5, [pc, #24]	@ (800791c <_sbrk_r+0x1c>)
 8007904:	2300      	movs	r3, #0
 8007906:	4604      	mov	r4, r0
 8007908:	4608      	mov	r0, r1
 800790a:	602b      	str	r3, [r5, #0]
 800790c:	f7f9 fe7c 	bl	8001608 <_sbrk>
 8007910:	1c43      	adds	r3, r0, #1
 8007912:	d102      	bne.n	800791a <_sbrk_r+0x1a>
 8007914:	682b      	ldr	r3, [r5, #0]
 8007916:	b103      	cbz	r3, 800791a <_sbrk_r+0x1a>
 8007918:	6023      	str	r3, [r4, #0]
 800791a:	bd38      	pop	{r3, r4, r5, pc}
 800791c:	2000062c 	.word	0x2000062c

08007920 <_write_r>:
 8007920:	b538      	push	{r3, r4, r5, lr}
 8007922:	4d07      	ldr	r5, [pc, #28]	@ (8007940 <_write_r+0x20>)
 8007924:	4604      	mov	r4, r0
 8007926:	4608      	mov	r0, r1
 8007928:	4611      	mov	r1, r2
 800792a:	2200      	movs	r2, #0
 800792c:	602a      	str	r2, [r5, #0]
 800792e:	461a      	mov	r2, r3
 8007930:	f7f9 fe1a 	bl	8001568 <_write>
 8007934:	1c43      	adds	r3, r0, #1
 8007936:	d102      	bne.n	800793e <_write_r+0x1e>
 8007938:	682b      	ldr	r3, [r5, #0]
 800793a:	b103      	cbz	r3, 800793e <_write_r+0x1e>
 800793c:	6023      	str	r3, [r4, #0]
 800793e:	bd38      	pop	{r3, r4, r5, pc}
 8007940:	2000062c 	.word	0x2000062c

08007944 <memcpy>:
 8007944:	440a      	add	r2, r1
 8007946:	4291      	cmp	r1, r2
 8007948:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800794c:	d100      	bne.n	8007950 <memcpy+0xc>
 800794e:	4770      	bx	lr
 8007950:	b510      	push	{r4, lr}
 8007952:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007956:	f803 4f01 	strb.w	r4, [r3, #1]!
 800795a:	4291      	cmp	r1, r2
 800795c:	d1f9      	bne.n	8007952 <memcpy+0xe>
 800795e:	bd10      	pop	{r4, pc}

08007960 <__assert_func>:
 8007960:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007962:	4614      	mov	r4, r2
 8007964:	461a      	mov	r2, r3
 8007966:	4b09      	ldr	r3, [pc, #36]	@ (800798c <__assert_func+0x2c>)
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	4605      	mov	r5, r0
 800796c:	68d8      	ldr	r0, [r3, #12]
 800796e:	b954      	cbnz	r4, 8007986 <__assert_func+0x26>
 8007970:	4b07      	ldr	r3, [pc, #28]	@ (8007990 <__assert_func+0x30>)
 8007972:	461c      	mov	r4, r3
 8007974:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007978:	9100      	str	r1, [sp, #0]
 800797a:	462b      	mov	r3, r5
 800797c:	4905      	ldr	r1, [pc, #20]	@ (8007994 <__assert_func+0x34>)
 800797e:	f000 f885 	bl	8007a8c <fiprintf>
 8007982:	f000 f8a2 	bl	8007aca <abort>
 8007986:	4b04      	ldr	r3, [pc, #16]	@ (8007998 <__assert_func+0x38>)
 8007988:	e7f4      	b.n	8007974 <__assert_func+0x14>
 800798a:	bf00      	nop
 800798c:	20000018 	.word	0x20000018
 8007990:	080083ce 	.word	0x080083ce
 8007994:	080083a0 	.word	0x080083a0
 8007998:	08008393 	.word	0x08008393

0800799c <_calloc_r>:
 800799c:	b570      	push	{r4, r5, r6, lr}
 800799e:	fba1 5402 	umull	r5, r4, r1, r2
 80079a2:	b93c      	cbnz	r4, 80079b4 <_calloc_r+0x18>
 80079a4:	4629      	mov	r1, r5
 80079a6:	f7ff fa31 	bl	8006e0c <_malloc_r>
 80079aa:	4606      	mov	r6, r0
 80079ac:	b928      	cbnz	r0, 80079ba <_calloc_r+0x1e>
 80079ae:	2600      	movs	r6, #0
 80079b0:	4630      	mov	r0, r6
 80079b2:	bd70      	pop	{r4, r5, r6, pc}
 80079b4:	220c      	movs	r2, #12
 80079b6:	6002      	str	r2, [r0, #0]
 80079b8:	e7f9      	b.n	80079ae <_calloc_r+0x12>
 80079ba:	462a      	mov	r2, r5
 80079bc:	4621      	mov	r1, r4
 80079be:	f7fe fa1b 	bl	8005df8 <memset>
 80079c2:	e7f5      	b.n	80079b0 <_calloc_r+0x14>

080079c4 <_free_r>:
 80079c4:	b538      	push	{r3, r4, r5, lr}
 80079c6:	4605      	mov	r5, r0
 80079c8:	2900      	cmp	r1, #0
 80079ca:	d041      	beq.n	8007a50 <_free_r+0x8c>
 80079cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079d0:	1f0c      	subs	r4, r1, #4
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	bfb8      	it	lt
 80079d6:	18e4      	addlt	r4, r4, r3
 80079d8:	f7ff fb44 	bl	8007064 <__malloc_lock>
 80079dc:	4a1d      	ldr	r2, [pc, #116]	@ (8007a54 <_free_r+0x90>)
 80079de:	6813      	ldr	r3, [r2, #0]
 80079e0:	b933      	cbnz	r3, 80079f0 <_free_r+0x2c>
 80079e2:	6063      	str	r3, [r4, #4]
 80079e4:	6014      	str	r4, [r2, #0]
 80079e6:	4628      	mov	r0, r5
 80079e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079ec:	f7ff bb40 	b.w	8007070 <__malloc_unlock>
 80079f0:	42a3      	cmp	r3, r4
 80079f2:	d908      	bls.n	8007a06 <_free_r+0x42>
 80079f4:	6820      	ldr	r0, [r4, #0]
 80079f6:	1821      	adds	r1, r4, r0
 80079f8:	428b      	cmp	r3, r1
 80079fa:	bf01      	itttt	eq
 80079fc:	6819      	ldreq	r1, [r3, #0]
 80079fe:	685b      	ldreq	r3, [r3, #4]
 8007a00:	1809      	addeq	r1, r1, r0
 8007a02:	6021      	streq	r1, [r4, #0]
 8007a04:	e7ed      	b.n	80079e2 <_free_r+0x1e>
 8007a06:	461a      	mov	r2, r3
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	b10b      	cbz	r3, 8007a10 <_free_r+0x4c>
 8007a0c:	42a3      	cmp	r3, r4
 8007a0e:	d9fa      	bls.n	8007a06 <_free_r+0x42>
 8007a10:	6811      	ldr	r1, [r2, #0]
 8007a12:	1850      	adds	r0, r2, r1
 8007a14:	42a0      	cmp	r0, r4
 8007a16:	d10b      	bne.n	8007a30 <_free_r+0x6c>
 8007a18:	6820      	ldr	r0, [r4, #0]
 8007a1a:	4401      	add	r1, r0
 8007a1c:	1850      	adds	r0, r2, r1
 8007a1e:	4283      	cmp	r3, r0
 8007a20:	6011      	str	r1, [r2, #0]
 8007a22:	d1e0      	bne.n	80079e6 <_free_r+0x22>
 8007a24:	6818      	ldr	r0, [r3, #0]
 8007a26:	685b      	ldr	r3, [r3, #4]
 8007a28:	6053      	str	r3, [r2, #4]
 8007a2a:	4408      	add	r0, r1
 8007a2c:	6010      	str	r0, [r2, #0]
 8007a2e:	e7da      	b.n	80079e6 <_free_r+0x22>
 8007a30:	d902      	bls.n	8007a38 <_free_r+0x74>
 8007a32:	230c      	movs	r3, #12
 8007a34:	602b      	str	r3, [r5, #0]
 8007a36:	e7d6      	b.n	80079e6 <_free_r+0x22>
 8007a38:	6820      	ldr	r0, [r4, #0]
 8007a3a:	1821      	adds	r1, r4, r0
 8007a3c:	428b      	cmp	r3, r1
 8007a3e:	bf04      	itt	eq
 8007a40:	6819      	ldreq	r1, [r3, #0]
 8007a42:	685b      	ldreq	r3, [r3, #4]
 8007a44:	6063      	str	r3, [r4, #4]
 8007a46:	bf04      	itt	eq
 8007a48:	1809      	addeq	r1, r1, r0
 8007a4a:	6021      	streq	r1, [r4, #0]
 8007a4c:	6054      	str	r4, [r2, #4]
 8007a4e:	e7ca      	b.n	80079e6 <_free_r+0x22>
 8007a50:	bd38      	pop	{r3, r4, r5, pc}
 8007a52:	bf00      	nop
 8007a54:	20000628 	.word	0x20000628

08007a58 <__ascii_mbtowc>:
 8007a58:	b082      	sub	sp, #8
 8007a5a:	b901      	cbnz	r1, 8007a5e <__ascii_mbtowc+0x6>
 8007a5c:	a901      	add	r1, sp, #4
 8007a5e:	b142      	cbz	r2, 8007a72 <__ascii_mbtowc+0x1a>
 8007a60:	b14b      	cbz	r3, 8007a76 <__ascii_mbtowc+0x1e>
 8007a62:	7813      	ldrb	r3, [r2, #0]
 8007a64:	600b      	str	r3, [r1, #0]
 8007a66:	7812      	ldrb	r2, [r2, #0]
 8007a68:	1e10      	subs	r0, r2, #0
 8007a6a:	bf18      	it	ne
 8007a6c:	2001      	movne	r0, #1
 8007a6e:	b002      	add	sp, #8
 8007a70:	4770      	bx	lr
 8007a72:	4610      	mov	r0, r2
 8007a74:	e7fb      	b.n	8007a6e <__ascii_mbtowc+0x16>
 8007a76:	f06f 0001 	mvn.w	r0, #1
 8007a7a:	e7f8      	b.n	8007a6e <__ascii_mbtowc+0x16>

08007a7c <_malloc_usable_size_r>:
 8007a7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a80:	1f18      	subs	r0, r3, #4
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	bfbc      	itt	lt
 8007a86:	580b      	ldrlt	r3, [r1, r0]
 8007a88:	18c0      	addlt	r0, r0, r3
 8007a8a:	4770      	bx	lr

08007a8c <fiprintf>:
 8007a8c:	b40e      	push	{r1, r2, r3}
 8007a8e:	b503      	push	{r0, r1, lr}
 8007a90:	4601      	mov	r1, r0
 8007a92:	ab03      	add	r3, sp, #12
 8007a94:	4805      	ldr	r0, [pc, #20]	@ (8007aac <fiprintf+0x20>)
 8007a96:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a9a:	6800      	ldr	r0, [r0, #0]
 8007a9c:	9301      	str	r3, [sp, #4]
 8007a9e:	f000 f845 	bl	8007b2c <_vfiprintf_r>
 8007aa2:	b002      	add	sp, #8
 8007aa4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007aa8:	b003      	add	sp, #12
 8007aaa:	4770      	bx	lr
 8007aac:	20000018 	.word	0x20000018

08007ab0 <__ascii_wctomb>:
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	4608      	mov	r0, r1
 8007ab4:	b141      	cbz	r1, 8007ac8 <__ascii_wctomb+0x18>
 8007ab6:	2aff      	cmp	r2, #255	@ 0xff
 8007ab8:	d904      	bls.n	8007ac4 <__ascii_wctomb+0x14>
 8007aba:	228a      	movs	r2, #138	@ 0x8a
 8007abc:	601a      	str	r2, [r3, #0]
 8007abe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007ac2:	4770      	bx	lr
 8007ac4:	700a      	strb	r2, [r1, #0]
 8007ac6:	2001      	movs	r0, #1
 8007ac8:	4770      	bx	lr

08007aca <abort>:
 8007aca:	b508      	push	{r3, lr}
 8007acc:	2006      	movs	r0, #6
 8007ace:	f000 fa85 	bl	8007fdc <raise>
 8007ad2:	2001      	movs	r0, #1
 8007ad4:	f7f9 fd20 	bl	8001518 <_exit>

08007ad8 <__sfputc_r>:
 8007ad8:	6893      	ldr	r3, [r2, #8]
 8007ada:	3b01      	subs	r3, #1
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	b410      	push	{r4}
 8007ae0:	6093      	str	r3, [r2, #8]
 8007ae2:	da08      	bge.n	8007af6 <__sfputc_r+0x1e>
 8007ae4:	6994      	ldr	r4, [r2, #24]
 8007ae6:	42a3      	cmp	r3, r4
 8007ae8:	db01      	blt.n	8007aee <__sfputc_r+0x16>
 8007aea:	290a      	cmp	r1, #10
 8007aec:	d103      	bne.n	8007af6 <__sfputc_r+0x1e>
 8007aee:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007af2:	f000 b933 	b.w	8007d5c <__swbuf_r>
 8007af6:	6813      	ldr	r3, [r2, #0]
 8007af8:	1c58      	adds	r0, r3, #1
 8007afa:	6010      	str	r0, [r2, #0]
 8007afc:	7019      	strb	r1, [r3, #0]
 8007afe:	4608      	mov	r0, r1
 8007b00:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b04:	4770      	bx	lr

08007b06 <__sfputs_r>:
 8007b06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b08:	4606      	mov	r6, r0
 8007b0a:	460f      	mov	r7, r1
 8007b0c:	4614      	mov	r4, r2
 8007b0e:	18d5      	adds	r5, r2, r3
 8007b10:	42ac      	cmp	r4, r5
 8007b12:	d101      	bne.n	8007b18 <__sfputs_r+0x12>
 8007b14:	2000      	movs	r0, #0
 8007b16:	e007      	b.n	8007b28 <__sfputs_r+0x22>
 8007b18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b1c:	463a      	mov	r2, r7
 8007b1e:	4630      	mov	r0, r6
 8007b20:	f7ff ffda 	bl	8007ad8 <__sfputc_r>
 8007b24:	1c43      	adds	r3, r0, #1
 8007b26:	d1f3      	bne.n	8007b10 <__sfputs_r+0xa>
 8007b28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007b2c <_vfiprintf_r>:
 8007b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b30:	460d      	mov	r5, r1
 8007b32:	b09d      	sub	sp, #116	@ 0x74
 8007b34:	4614      	mov	r4, r2
 8007b36:	4698      	mov	r8, r3
 8007b38:	4606      	mov	r6, r0
 8007b3a:	b118      	cbz	r0, 8007b44 <_vfiprintf_r+0x18>
 8007b3c:	6a03      	ldr	r3, [r0, #32]
 8007b3e:	b90b      	cbnz	r3, 8007b44 <_vfiprintf_r+0x18>
 8007b40:	f7fe f924 	bl	8005d8c <__sinit>
 8007b44:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007b46:	07d9      	lsls	r1, r3, #31
 8007b48:	d405      	bmi.n	8007b56 <_vfiprintf_r+0x2a>
 8007b4a:	89ab      	ldrh	r3, [r5, #12]
 8007b4c:	059a      	lsls	r2, r3, #22
 8007b4e:	d402      	bmi.n	8007b56 <_vfiprintf_r+0x2a>
 8007b50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b52:	f7fe f988 	bl	8005e66 <__retarget_lock_acquire_recursive>
 8007b56:	89ab      	ldrh	r3, [r5, #12]
 8007b58:	071b      	lsls	r3, r3, #28
 8007b5a:	d501      	bpl.n	8007b60 <_vfiprintf_r+0x34>
 8007b5c:	692b      	ldr	r3, [r5, #16]
 8007b5e:	b99b      	cbnz	r3, 8007b88 <_vfiprintf_r+0x5c>
 8007b60:	4629      	mov	r1, r5
 8007b62:	4630      	mov	r0, r6
 8007b64:	f000 f938 	bl	8007dd8 <__swsetup_r>
 8007b68:	b170      	cbz	r0, 8007b88 <_vfiprintf_r+0x5c>
 8007b6a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007b6c:	07dc      	lsls	r4, r3, #31
 8007b6e:	d504      	bpl.n	8007b7a <_vfiprintf_r+0x4e>
 8007b70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007b74:	b01d      	add	sp, #116	@ 0x74
 8007b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b7a:	89ab      	ldrh	r3, [r5, #12]
 8007b7c:	0598      	lsls	r0, r3, #22
 8007b7e:	d4f7      	bmi.n	8007b70 <_vfiprintf_r+0x44>
 8007b80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b82:	f7fe f971 	bl	8005e68 <__retarget_lock_release_recursive>
 8007b86:	e7f3      	b.n	8007b70 <_vfiprintf_r+0x44>
 8007b88:	2300      	movs	r3, #0
 8007b8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b8c:	2320      	movs	r3, #32
 8007b8e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007b92:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b96:	2330      	movs	r3, #48	@ 0x30
 8007b98:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007d48 <_vfiprintf_r+0x21c>
 8007b9c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007ba0:	f04f 0901 	mov.w	r9, #1
 8007ba4:	4623      	mov	r3, r4
 8007ba6:	469a      	mov	sl, r3
 8007ba8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007bac:	b10a      	cbz	r2, 8007bb2 <_vfiprintf_r+0x86>
 8007bae:	2a25      	cmp	r2, #37	@ 0x25
 8007bb0:	d1f9      	bne.n	8007ba6 <_vfiprintf_r+0x7a>
 8007bb2:	ebba 0b04 	subs.w	fp, sl, r4
 8007bb6:	d00b      	beq.n	8007bd0 <_vfiprintf_r+0xa4>
 8007bb8:	465b      	mov	r3, fp
 8007bba:	4622      	mov	r2, r4
 8007bbc:	4629      	mov	r1, r5
 8007bbe:	4630      	mov	r0, r6
 8007bc0:	f7ff ffa1 	bl	8007b06 <__sfputs_r>
 8007bc4:	3001      	adds	r0, #1
 8007bc6:	f000 80a7 	beq.w	8007d18 <_vfiprintf_r+0x1ec>
 8007bca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007bcc:	445a      	add	r2, fp
 8007bce:	9209      	str	r2, [sp, #36]	@ 0x24
 8007bd0:	f89a 3000 	ldrb.w	r3, [sl]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	f000 809f 	beq.w	8007d18 <_vfiprintf_r+0x1ec>
 8007bda:	2300      	movs	r3, #0
 8007bdc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007be0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007be4:	f10a 0a01 	add.w	sl, sl, #1
 8007be8:	9304      	str	r3, [sp, #16]
 8007bea:	9307      	str	r3, [sp, #28]
 8007bec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007bf0:	931a      	str	r3, [sp, #104]	@ 0x68
 8007bf2:	4654      	mov	r4, sl
 8007bf4:	2205      	movs	r2, #5
 8007bf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bfa:	4853      	ldr	r0, [pc, #332]	@ (8007d48 <_vfiprintf_r+0x21c>)
 8007bfc:	f7f8 fb10 	bl	8000220 <memchr>
 8007c00:	9a04      	ldr	r2, [sp, #16]
 8007c02:	b9d8      	cbnz	r0, 8007c3c <_vfiprintf_r+0x110>
 8007c04:	06d1      	lsls	r1, r2, #27
 8007c06:	bf44      	itt	mi
 8007c08:	2320      	movmi	r3, #32
 8007c0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c0e:	0713      	lsls	r3, r2, #28
 8007c10:	bf44      	itt	mi
 8007c12:	232b      	movmi	r3, #43	@ 0x2b
 8007c14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c18:	f89a 3000 	ldrb.w	r3, [sl]
 8007c1c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c1e:	d015      	beq.n	8007c4c <_vfiprintf_r+0x120>
 8007c20:	9a07      	ldr	r2, [sp, #28]
 8007c22:	4654      	mov	r4, sl
 8007c24:	2000      	movs	r0, #0
 8007c26:	f04f 0c0a 	mov.w	ip, #10
 8007c2a:	4621      	mov	r1, r4
 8007c2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c30:	3b30      	subs	r3, #48	@ 0x30
 8007c32:	2b09      	cmp	r3, #9
 8007c34:	d94b      	bls.n	8007cce <_vfiprintf_r+0x1a2>
 8007c36:	b1b0      	cbz	r0, 8007c66 <_vfiprintf_r+0x13a>
 8007c38:	9207      	str	r2, [sp, #28]
 8007c3a:	e014      	b.n	8007c66 <_vfiprintf_r+0x13a>
 8007c3c:	eba0 0308 	sub.w	r3, r0, r8
 8007c40:	fa09 f303 	lsl.w	r3, r9, r3
 8007c44:	4313      	orrs	r3, r2
 8007c46:	9304      	str	r3, [sp, #16]
 8007c48:	46a2      	mov	sl, r4
 8007c4a:	e7d2      	b.n	8007bf2 <_vfiprintf_r+0xc6>
 8007c4c:	9b03      	ldr	r3, [sp, #12]
 8007c4e:	1d19      	adds	r1, r3, #4
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	9103      	str	r1, [sp, #12]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	bfbb      	ittet	lt
 8007c58:	425b      	neglt	r3, r3
 8007c5a:	f042 0202 	orrlt.w	r2, r2, #2
 8007c5e:	9307      	strge	r3, [sp, #28]
 8007c60:	9307      	strlt	r3, [sp, #28]
 8007c62:	bfb8      	it	lt
 8007c64:	9204      	strlt	r2, [sp, #16]
 8007c66:	7823      	ldrb	r3, [r4, #0]
 8007c68:	2b2e      	cmp	r3, #46	@ 0x2e
 8007c6a:	d10a      	bne.n	8007c82 <_vfiprintf_r+0x156>
 8007c6c:	7863      	ldrb	r3, [r4, #1]
 8007c6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c70:	d132      	bne.n	8007cd8 <_vfiprintf_r+0x1ac>
 8007c72:	9b03      	ldr	r3, [sp, #12]
 8007c74:	1d1a      	adds	r2, r3, #4
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	9203      	str	r2, [sp, #12]
 8007c7a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007c7e:	3402      	adds	r4, #2
 8007c80:	9305      	str	r3, [sp, #20]
 8007c82:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007d58 <_vfiprintf_r+0x22c>
 8007c86:	7821      	ldrb	r1, [r4, #0]
 8007c88:	2203      	movs	r2, #3
 8007c8a:	4650      	mov	r0, sl
 8007c8c:	f7f8 fac8 	bl	8000220 <memchr>
 8007c90:	b138      	cbz	r0, 8007ca2 <_vfiprintf_r+0x176>
 8007c92:	9b04      	ldr	r3, [sp, #16]
 8007c94:	eba0 000a 	sub.w	r0, r0, sl
 8007c98:	2240      	movs	r2, #64	@ 0x40
 8007c9a:	4082      	lsls	r2, r0
 8007c9c:	4313      	orrs	r3, r2
 8007c9e:	3401      	adds	r4, #1
 8007ca0:	9304      	str	r3, [sp, #16]
 8007ca2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ca6:	4829      	ldr	r0, [pc, #164]	@ (8007d4c <_vfiprintf_r+0x220>)
 8007ca8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007cac:	2206      	movs	r2, #6
 8007cae:	f7f8 fab7 	bl	8000220 <memchr>
 8007cb2:	2800      	cmp	r0, #0
 8007cb4:	d03f      	beq.n	8007d36 <_vfiprintf_r+0x20a>
 8007cb6:	4b26      	ldr	r3, [pc, #152]	@ (8007d50 <_vfiprintf_r+0x224>)
 8007cb8:	bb1b      	cbnz	r3, 8007d02 <_vfiprintf_r+0x1d6>
 8007cba:	9b03      	ldr	r3, [sp, #12]
 8007cbc:	3307      	adds	r3, #7
 8007cbe:	f023 0307 	bic.w	r3, r3, #7
 8007cc2:	3308      	adds	r3, #8
 8007cc4:	9303      	str	r3, [sp, #12]
 8007cc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cc8:	443b      	add	r3, r7
 8007cca:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ccc:	e76a      	b.n	8007ba4 <_vfiprintf_r+0x78>
 8007cce:	fb0c 3202 	mla	r2, ip, r2, r3
 8007cd2:	460c      	mov	r4, r1
 8007cd4:	2001      	movs	r0, #1
 8007cd6:	e7a8      	b.n	8007c2a <_vfiprintf_r+0xfe>
 8007cd8:	2300      	movs	r3, #0
 8007cda:	3401      	adds	r4, #1
 8007cdc:	9305      	str	r3, [sp, #20]
 8007cde:	4619      	mov	r1, r3
 8007ce0:	f04f 0c0a 	mov.w	ip, #10
 8007ce4:	4620      	mov	r0, r4
 8007ce6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007cea:	3a30      	subs	r2, #48	@ 0x30
 8007cec:	2a09      	cmp	r2, #9
 8007cee:	d903      	bls.n	8007cf8 <_vfiprintf_r+0x1cc>
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d0c6      	beq.n	8007c82 <_vfiprintf_r+0x156>
 8007cf4:	9105      	str	r1, [sp, #20]
 8007cf6:	e7c4      	b.n	8007c82 <_vfiprintf_r+0x156>
 8007cf8:	fb0c 2101 	mla	r1, ip, r1, r2
 8007cfc:	4604      	mov	r4, r0
 8007cfe:	2301      	movs	r3, #1
 8007d00:	e7f0      	b.n	8007ce4 <_vfiprintf_r+0x1b8>
 8007d02:	ab03      	add	r3, sp, #12
 8007d04:	9300      	str	r3, [sp, #0]
 8007d06:	462a      	mov	r2, r5
 8007d08:	4b12      	ldr	r3, [pc, #72]	@ (8007d54 <_vfiprintf_r+0x228>)
 8007d0a:	a904      	add	r1, sp, #16
 8007d0c:	4630      	mov	r0, r6
 8007d0e:	f7fd fbd9 	bl	80054c4 <_printf_float>
 8007d12:	4607      	mov	r7, r0
 8007d14:	1c78      	adds	r0, r7, #1
 8007d16:	d1d6      	bne.n	8007cc6 <_vfiprintf_r+0x19a>
 8007d18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d1a:	07d9      	lsls	r1, r3, #31
 8007d1c:	d405      	bmi.n	8007d2a <_vfiprintf_r+0x1fe>
 8007d1e:	89ab      	ldrh	r3, [r5, #12]
 8007d20:	059a      	lsls	r2, r3, #22
 8007d22:	d402      	bmi.n	8007d2a <_vfiprintf_r+0x1fe>
 8007d24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d26:	f7fe f89f 	bl	8005e68 <__retarget_lock_release_recursive>
 8007d2a:	89ab      	ldrh	r3, [r5, #12]
 8007d2c:	065b      	lsls	r3, r3, #25
 8007d2e:	f53f af1f 	bmi.w	8007b70 <_vfiprintf_r+0x44>
 8007d32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007d34:	e71e      	b.n	8007b74 <_vfiprintf_r+0x48>
 8007d36:	ab03      	add	r3, sp, #12
 8007d38:	9300      	str	r3, [sp, #0]
 8007d3a:	462a      	mov	r2, r5
 8007d3c:	4b05      	ldr	r3, [pc, #20]	@ (8007d54 <_vfiprintf_r+0x228>)
 8007d3e:	a904      	add	r1, sp, #16
 8007d40:	4630      	mov	r0, r6
 8007d42:	f7fd fe57 	bl	80059f4 <_printf_i>
 8007d46:	e7e4      	b.n	8007d12 <_vfiprintf_r+0x1e6>
 8007d48:	08008121 	.word	0x08008121
 8007d4c:	0800812b 	.word	0x0800812b
 8007d50:	080054c5 	.word	0x080054c5
 8007d54:	08007b07 	.word	0x08007b07
 8007d58:	08008127 	.word	0x08008127

08007d5c <__swbuf_r>:
 8007d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d5e:	460e      	mov	r6, r1
 8007d60:	4614      	mov	r4, r2
 8007d62:	4605      	mov	r5, r0
 8007d64:	b118      	cbz	r0, 8007d6e <__swbuf_r+0x12>
 8007d66:	6a03      	ldr	r3, [r0, #32]
 8007d68:	b90b      	cbnz	r3, 8007d6e <__swbuf_r+0x12>
 8007d6a:	f7fe f80f 	bl	8005d8c <__sinit>
 8007d6e:	69a3      	ldr	r3, [r4, #24]
 8007d70:	60a3      	str	r3, [r4, #8]
 8007d72:	89a3      	ldrh	r3, [r4, #12]
 8007d74:	071a      	lsls	r2, r3, #28
 8007d76:	d501      	bpl.n	8007d7c <__swbuf_r+0x20>
 8007d78:	6923      	ldr	r3, [r4, #16]
 8007d7a:	b943      	cbnz	r3, 8007d8e <__swbuf_r+0x32>
 8007d7c:	4621      	mov	r1, r4
 8007d7e:	4628      	mov	r0, r5
 8007d80:	f000 f82a 	bl	8007dd8 <__swsetup_r>
 8007d84:	b118      	cbz	r0, 8007d8e <__swbuf_r+0x32>
 8007d86:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007d8a:	4638      	mov	r0, r7
 8007d8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d8e:	6823      	ldr	r3, [r4, #0]
 8007d90:	6922      	ldr	r2, [r4, #16]
 8007d92:	1a98      	subs	r0, r3, r2
 8007d94:	6963      	ldr	r3, [r4, #20]
 8007d96:	b2f6      	uxtb	r6, r6
 8007d98:	4283      	cmp	r3, r0
 8007d9a:	4637      	mov	r7, r6
 8007d9c:	dc05      	bgt.n	8007daa <__swbuf_r+0x4e>
 8007d9e:	4621      	mov	r1, r4
 8007da0:	4628      	mov	r0, r5
 8007da2:	f7ff f937 	bl	8007014 <_fflush_r>
 8007da6:	2800      	cmp	r0, #0
 8007da8:	d1ed      	bne.n	8007d86 <__swbuf_r+0x2a>
 8007daa:	68a3      	ldr	r3, [r4, #8]
 8007dac:	3b01      	subs	r3, #1
 8007dae:	60a3      	str	r3, [r4, #8]
 8007db0:	6823      	ldr	r3, [r4, #0]
 8007db2:	1c5a      	adds	r2, r3, #1
 8007db4:	6022      	str	r2, [r4, #0]
 8007db6:	701e      	strb	r6, [r3, #0]
 8007db8:	6962      	ldr	r2, [r4, #20]
 8007dba:	1c43      	adds	r3, r0, #1
 8007dbc:	429a      	cmp	r2, r3
 8007dbe:	d004      	beq.n	8007dca <__swbuf_r+0x6e>
 8007dc0:	89a3      	ldrh	r3, [r4, #12]
 8007dc2:	07db      	lsls	r3, r3, #31
 8007dc4:	d5e1      	bpl.n	8007d8a <__swbuf_r+0x2e>
 8007dc6:	2e0a      	cmp	r6, #10
 8007dc8:	d1df      	bne.n	8007d8a <__swbuf_r+0x2e>
 8007dca:	4621      	mov	r1, r4
 8007dcc:	4628      	mov	r0, r5
 8007dce:	f7ff f921 	bl	8007014 <_fflush_r>
 8007dd2:	2800      	cmp	r0, #0
 8007dd4:	d0d9      	beq.n	8007d8a <__swbuf_r+0x2e>
 8007dd6:	e7d6      	b.n	8007d86 <__swbuf_r+0x2a>

08007dd8 <__swsetup_r>:
 8007dd8:	b538      	push	{r3, r4, r5, lr}
 8007dda:	4b29      	ldr	r3, [pc, #164]	@ (8007e80 <__swsetup_r+0xa8>)
 8007ddc:	4605      	mov	r5, r0
 8007dde:	6818      	ldr	r0, [r3, #0]
 8007de0:	460c      	mov	r4, r1
 8007de2:	b118      	cbz	r0, 8007dec <__swsetup_r+0x14>
 8007de4:	6a03      	ldr	r3, [r0, #32]
 8007de6:	b90b      	cbnz	r3, 8007dec <__swsetup_r+0x14>
 8007de8:	f7fd ffd0 	bl	8005d8c <__sinit>
 8007dec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007df0:	0719      	lsls	r1, r3, #28
 8007df2:	d422      	bmi.n	8007e3a <__swsetup_r+0x62>
 8007df4:	06da      	lsls	r2, r3, #27
 8007df6:	d407      	bmi.n	8007e08 <__swsetup_r+0x30>
 8007df8:	2209      	movs	r2, #9
 8007dfa:	602a      	str	r2, [r5, #0]
 8007dfc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e00:	81a3      	strh	r3, [r4, #12]
 8007e02:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007e06:	e033      	b.n	8007e70 <__swsetup_r+0x98>
 8007e08:	0758      	lsls	r0, r3, #29
 8007e0a:	d512      	bpl.n	8007e32 <__swsetup_r+0x5a>
 8007e0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007e0e:	b141      	cbz	r1, 8007e22 <__swsetup_r+0x4a>
 8007e10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007e14:	4299      	cmp	r1, r3
 8007e16:	d002      	beq.n	8007e1e <__swsetup_r+0x46>
 8007e18:	4628      	mov	r0, r5
 8007e1a:	f7ff fdd3 	bl	80079c4 <_free_r>
 8007e1e:	2300      	movs	r3, #0
 8007e20:	6363      	str	r3, [r4, #52]	@ 0x34
 8007e22:	89a3      	ldrh	r3, [r4, #12]
 8007e24:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007e28:	81a3      	strh	r3, [r4, #12]
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	6063      	str	r3, [r4, #4]
 8007e2e:	6923      	ldr	r3, [r4, #16]
 8007e30:	6023      	str	r3, [r4, #0]
 8007e32:	89a3      	ldrh	r3, [r4, #12]
 8007e34:	f043 0308 	orr.w	r3, r3, #8
 8007e38:	81a3      	strh	r3, [r4, #12]
 8007e3a:	6923      	ldr	r3, [r4, #16]
 8007e3c:	b94b      	cbnz	r3, 8007e52 <__swsetup_r+0x7a>
 8007e3e:	89a3      	ldrh	r3, [r4, #12]
 8007e40:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007e44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e48:	d003      	beq.n	8007e52 <__swsetup_r+0x7a>
 8007e4a:	4621      	mov	r1, r4
 8007e4c:	4628      	mov	r0, r5
 8007e4e:	f000 f83f 	bl	8007ed0 <__smakebuf_r>
 8007e52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e56:	f013 0201 	ands.w	r2, r3, #1
 8007e5a:	d00a      	beq.n	8007e72 <__swsetup_r+0x9a>
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	60a2      	str	r2, [r4, #8]
 8007e60:	6962      	ldr	r2, [r4, #20]
 8007e62:	4252      	negs	r2, r2
 8007e64:	61a2      	str	r2, [r4, #24]
 8007e66:	6922      	ldr	r2, [r4, #16]
 8007e68:	b942      	cbnz	r2, 8007e7c <__swsetup_r+0xa4>
 8007e6a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007e6e:	d1c5      	bne.n	8007dfc <__swsetup_r+0x24>
 8007e70:	bd38      	pop	{r3, r4, r5, pc}
 8007e72:	0799      	lsls	r1, r3, #30
 8007e74:	bf58      	it	pl
 8007e76:	6962      	ldrpl	r2, [r4, #20]
 8007e78:	60a2      	str	r2, [r4, #8]
 8007e7a:	e7f4      	b.n	8007e66 <__swsetup_r+0x8e>
 8007e7c:	2000      	movs	r0, #0
 8007e7e:	e7f7      	b.n	8007e70 <__swsetup_r+0x98>
 8007e80:	20000018 	.word	0x20000018

08007e84 <__swhatbuf_r>:
 8007e84:	b570      	push	{r4, r5, r6, lr}
 8007e86:	460c      	mov	r4, r1
 8007e88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e8c:	2900      	cmp	r1, #0
 8007e8e:	b096      	sub	sp, #88	@ 0x58
 8007e90:	4615      	mov	r5, r2
 8007e92:	461e      	mov	r6, r3
 8007e94:	da0d      	bge.n	8007eb2 <__swhatbuf_r+0x2e>
 8007e96:	89a3      	ldrh	r3, [r4, #12]
 8007e98:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007e9c:	f04f 0100 	mov.w	r1, #0
 8007ea0:	bf14      	ite	ne
 8007ea2:	2340      	movne	r3, #64	@ 0x40
 8007ea4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007ea8:	2000      	movs	r0, #0
 8007eaa:	6031      	str	r1, [r6, #0]
 8007eac:	602b      	str	r3, [r5, #0]
 8007eae:	b016      	add	sp, #88	@ 0x58
 8007eb0:	bd70      	pop	{r4, r5, r6, pc}
 8007eb2:	466a      	mov	r2, sp
 8007eb4:	f000 f848 	bl	8007f48 <_fstat_r>
 8007eb8:	2800      	cmp	r0, #0
 8007eba:	dbec      	blt.n	8007e96 <__swhatbuf_r+0x12>
 8007ebc:	9901      	ldr	r1, [sp, #4]
 8007ebe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007ec2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007ec6:	4259      	negs	r1, r3
 8007ec8:	4159      	adcs	r1, r3
 8007eca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007ece:	e7eb      	b.n	8007ea8 <__swhatbuf_r+0x24>

08007ed0 <__smakebuf_r>:
 8007ed0:	898b      	ldrh	r3, [r1, #12]
 8007ed2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ed4:	079d      	lsls	r5, r3, #30
 8007ed6:	4606      	mov	r6, r0
 8007ed8:	460c      	mov	r4, r1
 8007eda:	d507      	bpl.n	8007eec <__smakebuf_r+0x1c>
 8007edc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007ee0:	6023      	str	r3, [r4, #0]
 8007ee2:	6123      	str	r3, [r4, #16]
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	6163      	str	r3, [r4, #20]
 8007ee8:	b003      	add	sp, #12
 8007eea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007eec:	ab01      	add	r3, sp, #4
 8007eee:	466a      	mov	r2, sp
 8007ef0:	f7ff ffc8 	bl	8007e84 <__swhatbuf_r>
 8007ef4:	9f00      	ldr	r7, [sp, #0]
 8007ef6:	4605      	mov	r5, r0
 8007ef8:	4639      	mov	r1, r7
 8007efa:	4630      	mov	r0, r6
 8007efc:	f7fe ff86 	bl	8006e0c <_malloc_r>
 8007f00:	b948      	cbnz	r0, 8007f16 <__smakebuf_r+0x46>
 8007f02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f06:	059a      	lsls	r2, r3, #22
 8007f08:	d4ee      	bmi.n	8007ee8 <__smakebuf_r+0x18>
 8007f0a:	f023 0303 	bic.w	r3, r3, #3
 8007f0e:	f043 0302 	orr.w	r3, r3, #2
 8007f12:	81a3      	strh	r3, [r4, #12]
 8007f14:	e7e2      	b.n	8007edc <__smakebuf_r+0xc>
 8007f16:	89a3      	ldrh	r3, [r4, #12]
 8007f18:	6020      	str	r0, [r4, #0]
 8007f1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f1e:	81a3      	strh	r3, [r4, #12]
 8007f20:	9b01      	ldr	r3, [sp, #4]
 8007f22:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007f26:	b15b      	cbz	r3, 8007f40 <__smakebuf_r+0x70>
 8007f28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f2c:	4630      	mov	r0, r6
 8007f2e:	f000 f81d 	bl	8007f6c <_isatty_r>
 8007f32:	b128      	cbz	r0, 8007f40 <__smakebuf_r+0x70>
 8007f34:	89a3      	ldrh	r3, [r4, #12]
 8007f36:	f023 0303 	bic.w	r3, r3, #3
 8007f3a:	f043 0301 	orr.w	r3, r3, #1
 8007f3e:	81a3      	strh	r3, [r4, #12]
 8007f40:	89a3      	ldrh	r3, [r4, #12]
 8007f42:	431d      	orrs	r5, r3
 8007f44:	81a5      	strh	r5, [r4, #12]
 8007f46:	e7cf      	b.n	8007ee8 <__smakebuf_r+0x18>

08007f48 <_fstat_r>:
 8007f48:	b538      	push	{r3, r4, r5, lr}
 8007f4a:	4d07      	ldr	r5, [pc, #28]	@ (8007f68 <_fstat_r+0x20>)
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	4604      	mov	r4, r0
 8007f50:	4608      	mov	r0, r1
 8007f52:	4611      	mov	r1, r2
 8007f54:	602b      	str	r3, [r5, #0]
 8007f56:	f7f9 fb2f 	bl	80015b8 <_fstat>
 8007f5a:	1c43      	adds	r3, r0, #1
 8007f5c:	d102      	bne.n	8007f64 <_fstat_r+0x1c>
 8007f5e:	682b      	ldr	r3, [r5, #0]
 8007f60:	b103      	cbz	r3, 8007f64 <_fstat_r+0x1c>
 8007f62:	6023      	str	r3, [r4, #0]
 8007f64:	bd38      	pop	{r3, r4, r5, pc}
 8007f66:	bf00      	nop
 8007f68:	2000062c 	.word	0x2000062c

08007f6c <_isatty_r>:
 8007f6c:	b538      	push	{r3, r4, r5, lr}
 8007f6e:	4d06      	ldr	r5, [pc, #24]	@ (8007f88 <_isatty_r+0x1c>)
 8007f70:	2300      	movs	r3, #0
 8007f72:	4604      	mov	r4, r0
 8007f74:	4608      	mov	r0, r1
 8007f76:	602b      	str	r3, [r5, #0]
 8007f78:	f7f9 fb2e 	bl	80015d8 <_isatty>
 8007f7c:	1c43      	adds	r3, r0, #1
 8007f7e:	d102      	bne.n	8007f86 <_isatty_r+0x1a>
 8007f80:	682b      	ldr	r3, [r5, #0]
 8007f82:	b103      	cbz	r3, 8007f86 <_isatty_r+0x1a>
 8007f84:	6023      	str	r3, [r4, #0]
 8007f86:	bd38      	pop	{r3, r4, r5, pc}
 8007f88:	2000062c 	.word	0x2000062c

08007f8c <_raise_r>:
 8007f8c:	291f      	cmp	r1, #31
 8007f8e:	b538      	push	{r3, r4, r5, lr}
 8007f90:	4605      	mov	r5, r0
 8007f92:	460c      	mov	r4, r1
 8007f94:	d904      	bls.n	8007fa0 <_raise_r+0x14>
 8007f96:	2316      	movs	r3, #22
 8007f98:	6003      	str	r3, [r0, #0]
 8007f9a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f9e:	bd38      	pop	{r3, r4, r5, pc}
 8007fa0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007fa2:	b112      	cbz	r2, 8007faa <_raise_r+0x1e>
 8007fa4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007fa8:	b94b      	cbnz	r3, 8007fbe <_raise_r+0x32>
 8007faa:	4628      	mov	r0, r5
 8007fac:	f000 f830 	bl	8008010 <_getpid_r>
 8007fb0:	4622      	mov	r2, r4
 8007fb2:	4601      	mov	r1, r0
 8007fb4:	4628      	mov	r0, r5
 8007fb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007fba:	f000 b817 	b.w	8007fec <_kill_r>
 8007fbe:	2b01      	cmp	r3, #1
 8007fc0:	d00a      	beq.n	8007fd8 <_raise_r+0x4c>
 8007fc2:	1c59      	adds	r1, r3, #1
 8007fc4:	d103      	bne.n	8007fce <_raise_r+0x42>
 8007fc6:	2316      	movs	r3, #22
 8007fc8:	6003      	str	r3, [r0, #0]
 8007fca:	2001      	movs	r0, #1
 8007fcc:	e7e7      	b.n	8007f9e <_raise_r+0x12>
 8007fce:	2100      	movs	r1, #0
 8007fd0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007fd4:	4620      	mov	r0, r4
 8007fd6:	4798      	blx	r3
 8007fd8:	2000      	movs	r0, #0
 8007fda:	e7e0      	b.n	8007f9e <_raise_r+0x12>

08007fdc <raise>:
 8007fdc:	4b02      	ldr	r3, [pc, #8]	@ (8007fe8 <raise+0xc>)
 8007fde:	4601      	mov	r1, r0
 8007fe0:	6818      	ldr	r0, [r3, #0]
 8007fe2:	f7ff bfd3 	b.w	8007f8c <_raise_r>
 8007fe6:	bf00      	nop
 8007fe8:	20000018 	.word	0x20000018

08007fec <_kill_r>:
 8007fec:	b538      	push	{r3, r4, r5, lr}
 8007fee:	4d07      	ldr	r5, [pc, #28]	@ (800800c <_kill_r+0x20>)
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	4604      	mov	r4, r0
 8007ff4:	4608      	mov	r0, r1
 8007ff6:	4611      	mov	r1, r2
 8007ff8:	602b      	str	r3, [r5, #0]
 8007ffa:	f7f9 fa7d 	bl	80014f8 <_kill>
 8007ffe:	1c43      	adds	r3, r0, #1
 8008000:	d102      	bne.n	8008008 <_kill_r+0x1c>
 8008002:	682b      	ldr	r3, [r5, #0]
 8008004:	b103      	cbz	r3, 8008008 <_kill_r+0x1c>
 8008006:	6023      	str	r3, [r4, #0]
 8008008:	bd38      	pop	{r3, r4, r5, pc}
 800800a:	bf00      	nop
 800800c:	2000062c 	.word	0x2000062c

08008010 <_getpid_r>:
 8008010:	f7f9 ba6a 	b.w	80014e8 <_getpid>

08008014 <_init>:
 8008014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008016:	bf00      	nop
 8008018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800801a:	bc08      	pop	{r3}
 800801c:	469e      	mov	lr, r3
 800801e:	4770      	bx	lr

08008020 <_fini>:
 8008020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008022:	bf00      	nop
 8008024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008026:	bc08      	pop	{r3}
 8008028:	469e      	mov	lr, r3
 800802a:	4770      	bx	lr
