memory-map:
  bus: wb-32-be
  name: reg1
  description: register rwrw async test
  comment: |
    A simple register
  x-wbgen:
    hdl_entity: reg1
  children:
  - reg:
      name: r1
      address: 0x00000000
      width: 32
      access: rw
      description: Register 1
      comment: |
        Register 1 has two fields
      children:
      - field:
          name: reset
          range: 0
          description: Reset bit
          comment: |
            1 to reset
          x-wbgen:
            type: BIT
            access_bus: READ_WRITE
            access_dev: READ_WRITE
            clock: clk1
            load: LOAD_EXT
      x-hdl:
        write-strobe: True
