# ğŸŒUVM_ALU

> SystemVerilogë¥¼ ê¸°ë°˜ìœ¼ë¡œí•œ UVMì„ í™œìš©í•´ ê°„ë‹¨í•œ ALU design ë™ì‘ì„ Verificationí•˜ëŠ” í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤. 


## ğŸ” Overview
- Architecture
<img width="6140" height="3624" alt="image" src="https://github.com/user-attachments/assets/2ab22e16-1ceb-462c-aa5e-42a1e4e95eab" />




## ğŸ“Œ DUT Spec Analysis

## ğŸ” Verification Plan

## ğŸ“š TB Architecture

## ğŸ“‹ Testcase & Scenario

## ğŸ›ï¸ Development Archive
### **Run#0**
> Run success, EPWaveform generation success
<img width="630" height="160" alt="image" src="https://github.com/user-attachments/assets/94e653f8-5368-4505-b796-d9d91800fffe" />

- **[â˜‘ï¸Overview]**
    - ê¸°ë³¸ì ì¸ UVM Architecture êµ¬ì„± ì„±ê³µ
    - Run ì„±ê³µ
    - EPWave form ìƒì„± ì„±ê³µ      
- **[âŒTrouble Shooting]**
    - Waveformë§Œì„ í™œìš©í•´ ë‹¨ìˆœ timing ê²€ì¦ë§Œì´ ê°€ëŠ¥í•¨
    - Edge case ë“±, ë” ë‹¤ì–‘í•œ caseì— ëŒ€í•œ ê²€ì¦ í•„ìš”(more test scenario)
    
- **[ğŸ› ï¸Solution]**
     - assertion, coverage ì»´í¬ë„ŒíŠ¸ ì¶”ê°€
     - Directed scenarioë¥¼ ì¶”ê°€í•´ ë‹¤ì–‘í•œ caseì— ëŒ€í•œ ê²€ì¦ ìˆ˜í–‰

- **[ğŸ¯Expecting Improvement]**
    -  SVA, CDV ê²€ì¦ í™˜ê²½ êµ¬ì¶•
  
### **Run#1**
> CDV, SVA ê²€ì¦ í™˜ê²½ êµ¬ì¶•

- **[â˜‘ï¸Overview]**
    - assertion, coverage ì»´í¬ë„ŒíŠ¸ ì¶”ê°€
     <img width="3000" height="1500" alt="image" src="https://github.com/user-attachments/assets/0105fa5e-1bad-480c-9c7c-33bd88d892e1" />


- **[âŒTrouble Shooting]**
    - Functional Coverageê°€ ë„ˆë¬´ ë‚®ìŒ
       - Carryê°€ ë°œìƒí•˜ëŠ” ê²ƒì„ ì¢€ë” ê°€ì‹œì ìœ¼ë¡œ í™•ì¸í•˜ê³ ì sequence_itemì—ì„œ a, b, op_codeì˜ ê°’ì„ ì œí•œ.
             <img width="554" height="130" alt="image" src="https://github.com/user-attachments/assets/3d369c71-e8a1-4a11-a0bb-0428e9237b1e" />
       - ì´ë¡œ ì¸í•´ ê° Inputì— ëŒ€í•œ coverageê°€ ë‚®ì€ ìˆ˜ì¹˜ë¡œ ì¸¡ì •ë¨.
             <img width="479" height="255" alt="image" src="https://github.com/user-attachments/assets/061126f9-c53d-4eda-ad72-e305b3b8ee9c" />

    - Carry Flag logic ì˜¤ë¥˜(Most critical)
       - ëª¨ë“  ì—°ì‚°ì—ì„œë„ add carryê°€ ì ìš©ë˜ì–´ ì˜ëª»ëœ carry ê°’ì´ ì¶œë ¥
    - Assertion íƒ€ì´ë° ë¬¸ì œ
       - assertionì´ combinational logic ê²°ê³¼ì™€ clk ë™ê¸°í™”ëœ ì¶œë ¥ ê°„ì˜ 1 clk delayë¥¼ ê³ ë ¤í•˜ì§€ ëª»í•¨
    - Multiplication Overflow ë¬¸ì œ
         - 15 x 11 = 165(8ë¹„íŠ¸ ì´ˆê³¼)ì—ì„œ carry =1 ì´ì–´ì•¼ í•˜ëŠ”ë° carry =0ìœ¼ë¡œ ì¶œë ¥       
    - ëª©í‘œ coverageì— í•œì°¸ ëª» ë¯¸ì¹˜ëŠ” coverage.
      
- **[ğŸ› ï¸Solution]**
     - **ALU Design Debugging :** 
       - carry logicì„ ê°  ì—°ì‚°ë³„ë¡œ ì˜¬ë°”ë¥´ê²Œ ìˆ˜ì •
       - Addition : 9bit ê²°ê³¼ì˜ MSBë¥¼ carryë¡œ ì‚¬ìš©
       - Multiplication : 16ë¹„íŠ¸ ê²°ê³¼ì˜ 9ë²ˆì§¸ ë¹„íŠ¸ë¥¼ carryë¡œ ì‚¬ìš©
       - Subtraction : Borrow flag êµ¬í˜„
       - Division : Carry = 0 (ë‚˜ëˆ—ì…ˆì€ carry ë¯¸ìƒì„±)
     - **Assertion íƒ€ì´ë° ìˆ˜ì • :**
       - ì§€ì—° ì¶”ê°€ë¡œ í´ëŸ­ ë™ê¸°í™” ê³ ë ¤
       - Combinational logicê³¼ clk ë™ê¸° ì¶œë ¥ ê°„ì˜ íƒ€ì´ë° ë¬¸ì œ í•´ê²°
     - **Scoreboard ìˆ˜ì • :**
       - Multiplication carry ê³„ì‚° ë°©ì‹ ê°œì„ 
       - Subtraction borrow flag ë¡œì§ ì¶”ê°€
      
- **[ğŸ¯Expecting Improvement]**
    -  Assertion failures ê°ì†Œ
    -  Carry Mismatch ì˜¤ë¥˜ í•´ê²°
    -  Coverage ëª©í‘œ(90%) ë‹¬ì„±
    -  Pass rate(95%) ë‹¬ì„±
 
    -  
## âœ¨ Verification Results


## ğŸ”¥ Insights
