// Seed: 4135580824
module module_0 (
    id_1,
    id_2,
    access,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1 == -1 | id_4;
  assign id_2 = id_1;
  wire id_6;
  assign id_6 = id_1;
  logic id_7 = module_0;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input uwire id_2,
    output supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    input wor id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wand id_9,
    output supply0 id_10,
    output logic id_11,
    input supply0 id_12
);
  wor id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  assign id_14 = 1;
  always_ff @(posedge 1) id_11 <= id_7;
endmodule
