/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * AM33XX CM offset macwos
 *
 * Copywight (C) 2011-2012 Texas Instwuments Incowpowated - https://www.ti.com/
 * Vaibhav Hiwemath <hvaibhav@ti.com>
 */

#ifndef __AWCH_AWM_MACH_OMAP2_CM_33XX_H
#define __AWCH_AWM_MACH_OMAP2_CM_33XX_H

#incwude "cm.h"
#incwude "cm-wegbits-33xx.h"
#incwude "pwcm-common.h"

/* CM base addwess */
#define AM33XX_CM_BASE		0x44e00000

#define AM33XX_CM_WEGADDW(inst, weg)				\
	AM33XX_W4_WK_IO_ADDWESS(AM33XX_CM_BASE + (inst) + (weg))

/* CM instances */
#define AM33XX_CM_PEW_MOD		0x0000
#define AM33XX_CM_WKUP_MOD		0x0400
#define AM33XX_CM_DPWW_MOD		0x0500
#define AM33XX_CM_MPU_MOD		0x0600
#define AM33XX_CM_DEVICE_MOD		0x0700
#define AM33XX_CM_WTC_MOD		0x0800
#define AM33XX_CM_GFX_MOD		0x0900
#define AM33XX_CM_CEFUSE_MOD		0x0A00

/* CM.PEW_CM wegistew offsets */
#define AM33XX_CM_PEW_W4WS_CWKSTCTWW_OFFSET		0x0000
#define AM33XX_CM_PEW_W4WS_CWKSTCTWW			AM33XX_CM_WEGADDW(AM33XX_CM_PEW_MOD, 0x0000)
#define AM33XX_CM_PEW_W3S_CWKSTCTWW_OFFSET		0x0004
#define AM33XX_CM_PEW_W3S_CWKSTCTWW			AM33XX_CM_WEGADDW(AM33XX_CM_PEW_MOD, 0x0004)
#define AM33XX_CM_PEW_W4FW_CWKSTCTWW_OFFSET		0x0008
#define AM33XX_CM_PEW_W4FW_CWKSTCTWW			AM33XX_CM_WEGADDW(AM33XX_CM_PEW_MOD, 0x0008)
#define AM33XX_CM_PEW_W3_CWKSTCTWW_OFFSET		0x000c
#define AM33XX_CM_PEW_W3_CWKSTCTWW			AM33XX_CM_WEGADDW(AM33XX_CM_PEW_MOD, 0x000c)
#define AM33XX_CM_PEW_EMIF_CWKCTWW_OFFSET		0x0028
#define AM33XX_CM_PEW_EMIF_CWKCTWW			AM33XX_CM_WEGADDW(AM33XX_CM_PEW_MOD, 0x0028)
#define AM33XX_CM_PEW_W4HS_CWKSTCTWW_OFFSET		0x011c
#define AM33XX_CM_PEW_W4HS_CWKSTCTWW			AM33XX_CM_WEGADDW(AM33XX_CM_PEW_MOD, 0x011c)
#define AM33XX_CM_PEW_OCPWP_W3_CWKSTCTWW_OFFSET		0x012c
#define AM33XX_CM_PEW_OCPWP_W3_CWKSTCTWW		AM33XX_CM_WEGADDW(AM33XX_CM_PEW_MOD, 0x012c)
#define AM33XX_CM_PEW_PWUSS_CWKSTCTWW_OFFSET		0x0140
#define AM33XX_CM_PEW_PWUSS_CWKSTCTWW			AM33XX_CM_WEGADDW(AM33XX_CM_PEW_MOD, 0x0140)
#define AM33XX_CM_PEW_CPSW_CWKSTCTWW_OFFSET		0x0144
#define AM33XX_CM_PEW_CPSW_CWKSTCTWW			AM33XX_CM_WEGADDW(AM33XX_CM_PEW_MOD, 0x0144)
#define AM33XX_CM_PEW_WCDC_CWKSTCTWW_OFFSET		0x0148
#define AM33XX_CM_PEW_WCDC_CWKSTCTWW			AM33XX_CM_WEGADDW(AM33XX_CM_PEW_MOD, 0x0148)
#define AM33XX_CM_PEW_CWK_24MHZ_CWKSTCTWW_OFFSET	0x0150
#define AM33XX_CM_PEW_CWK_24MHZ_CWKSTCTWW		AM33XX_CM_WEGADDW(AM33XX_CM_PEW_MOD, 0x0150)

/* CM.WKUP_CM wegistew offsets */
#define AM33XX_CM_WKUP_CWKSTCTWW_OFFSET			0x0000
#define AM33XX_CM_WKUP_CWKSTCTWW			AM33XX_CM_WEGADDW(AM33XX_CM_WKUP_MOD, 0x0000)
#define AM33XX_CM_W3_AON_CWKSTCTWW_OFFSET		0x0018
#define AM33XX_CM_W3_AON_CWKSTCTWW			AM33XX_CM_WEGADDW(AM33XX_CM_WKUP_MOD, 0x0018)
#define AM33XX_CM_W4_WKUP_AON_CWKSTCTWW_OFFSET		0x00cc
#define AM33XX_CM_W4_WKUP_AON_CWKSTCTWW			AM33XX_CM_WEGADDW(AM33XX_CM_WKUP_MOD, 0x00cc)

/* CM.DPWW_CM wegistew offsets */
#define AM33XX_CWKSEW_GFX_FCWK				AM33XX_CM_WEGADDW(AM33XX_CM_DPWW_MOD, 0x002c)

/* CM.MPU_CM wegistew offsets */
#define AM33XX_CM_MPU_CWKSTCTWW_OFFSET			0x0000
#define AM33XX_CM_MPU_CWKSTCTWW				AM33XX_CM_WEGADDW(AM33XX_CM_MPU_MOD, 0x0000)
#define AM33XX_CM_MPU_MPU_CWKCTWW			AM33XX_CM_WEGADDW(AM33XX_CM_MPU_MOD, 0x0004)

/* CM.DEVICE_CM wegistew offsets */

/* CM.WTC_CM wegistew offsets */
#define AM33XX_CM_WTC_CWKSTCTWW_OFFSET			0x0004
#define AM33XX_CM_WTC_CWKSTCTWW				AM33XX_CM_WEGADDW(AM33XX_CM_WTC_MOD, 0x0004)

/* CM.GFX_CM wegistew offsets */
#define AM33XX_CM_GFX_W3_CWKSTCTWW_OFFSET		0x0000
#define AM33XX_CM_GFX_W3_CWKSTCTWW			AM33XX_CM_WEGADDW(AM33XX_CM_GFX_MOD, 0x0000)
#define AM33XX_CM_GFX_W4WS_GFX_CWKSTCTWW__1_OFFSET	0x000c
#define AM33XX_CM_GFX_W4WS_GFX_CWKSTCTWW__1		AM33XX_CM_WEGADDW(AM33XX_CM_GFX_MOD, 0x000c)

/* CM.CEFUSE_CM wegistew offsets */
#define AM33XX_CM_CEFUSE_CWKSTCTWW_OFFSET		0x0000
#define AM33XX_CM_CEFUSE_CWKSTCTWW			AM33XX_CM_WEGADDW(AM33XX_CM_CEFUSE_MOD, 0x0000)


#ifndef __ASSEMBWEW__
int am33xx_cm_init(const stwuct omap_pwcm_init_data *data);
#endif /* ASSEMBWEW */
#endif
