EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# ESP32-S2
#
DEF ESP32-S2 U 0 40 Y Y 1 L N
F0 "U" -150 2650 50 H V L BNN
F1 "ESP32-S2" -250 2550 50 H V L BNN
F2 "QFN40P700X700X90-57T400N" 1750 -1850 50 H I L BNN
F3 "" 100 500 50 H I L BNN
F4 "WiFi Modules (802.11) SMD IC WiFi 56 Pin Single Core" 1750 -1950 50 H I L BNN "DESCRIPTION"
F5 "ESP32-S2" 1750 -1650 50 H I L BNN "MANUFACTURER_PART_NUMBE"
F6 "QFN-56" 1750 -1550 50 H I L BNN "PACKAGE"
F7 "Espressif Systems" 1750 -1750 50 H I L BNN "MANUFACTURER_NAME"
DRAW
S -1000 -1450 1000 1600 0 0 10 f
X VDDA@0 1 350 1800 200 D 40 40 0 0 W
X IO5 10 1200 850 200 L 40 40 0 0 B
X IO6 11 1200 750 200 L 40 40 0 0 B
X IO7 12 1200 650 200 L 40 40 0 0 B
X IO8 13 1200 550 200 L 40 40 0 0 B
X IO9 14 1200 450 200 L 40 40 0 0 B
X IO10 15 1200 350 200 L 40 40 0 0 B
X IO11 16 1200 250 200 L 40 40 0 0 B
X IO12 17 1200 150 200 L 40 40 0 0 B
X IO13 18 1200 50 200 L 40 40 0 0 B
X IO14 19 1200 -50 200 L 40 40 0 0 B
X LNA_IN 2 1200 1500 200 L 40 40 0 0 B
X VDD3P3_RTC 20 -250 1800 200 D 40 40 0 0 W
X XTAL_32K_P 21 -1200 1350 200 R 40 40 0 0 B
X XTAL_32K_N 22 -1200 1250 200 R 40 40 0 0 B
X DAC_1 23 1200 -1250 200 L 40 40 0 0 B
X DAC_2 24 1200 -1350 200 L 40 40 0 0 B
X IO19 25 1200 -150 200 L 40 40 0 0 B
X IO20 26 1200 -250 200 L 40 40 0 0 B
X VDD3P3_RTC_IO 27 -350 1800 200 D 40 40 0 0 W
X IO21 28 1200 -350 200 L 40 40 0 0 B
X SPICS1 29 -1200 750 200 R 40 40 0 0 B
X VDD3P3@0 3 -50 1800 200 D 40 40 0 0 W
X VDD_SPI 30 -1200 150 200 R 40 40 0 0 W
X SPIHD 31 -1200 650 200 R 40 40 0 0 B
X SPIWP 32 -1200 550 200 R 40 40 0 0 B
X SPICS0 33 -1200 450 200 R 40 40 0 0 B
X SPICLK 34 -1200 350 200 R 40 40 0 0 B
X SPIQ 35 -1200 850 200 R 40 40 0 0 B
X SPID 36 -1200 250 200 R 40 40 0 0 B
X IO33 37 1200 -450 200 L 40 40 0 0 B
X IO34 38 1200 -550 200 L 40 40 0 0 B
X IO35 39 1200 -650 200 L 40 40 0 0 B
X VDD3P3@1 4 -150 1800 200 D 40 40 0 0 W
X IO36 40 1200 -750 200 L 40 40 0 0 B
X IO37 41 1200 -850 200 L 40 40 0 0 B
X IO38 42 1200 -950 200 L 40 40 0 0 B
X MTCK 43 -1200 0 200 R 40 40 0 0 B
X MTD0 44 -1200 -100 200 R 40 40 0 0 B
X VDD3P3_CPU 45 50 1800 200 D 40 40 0 0 W
X MTDI 46 -1200 -200 200 R 40 40 0 0 B
X MTMS 47 -1200 -300 200 R 40 40 0 0 B
X U0TXD 48 -1200 -450 200 R 40 40 0 0 B
X U0RXD 49 -1200 -550 200 R 40 40 0 0 B
X IO0 5 1200 1350 200 L 40 40 0 0 B
X IO45 50 1200 -1050 200 L 40 40 0 0 B
X VDDA@1 51 250 1800 200 D 40 40 0 0 W
X XTAL_N 52 -1200 1000 200 R 40 40 0 0 B
X XTAL_P 53 -1200 1100 200 R 40 40 0 0 B
X VDDA@2 54 150 1800 200 D 40 40 0 0 W
X IO46 55 1200 -1150 200 L 40 40 0 0 I
X CHIP_PU 56 -1200 1500 200 R 40 40 0 0 I
X GND@0 57 0 -1650 200 U 40 40 0 0 W
X IO1 6 1200 1250 200 L 40 40 0 0 B
X IO2 7 1200 1150 200 L 40 40 0 0 B
X IO3 8 1200 1050 200 L 40 40 0 0 B
X IO4 9 1200 950 200 L 40 40 0 0 B
ENDDRAW
ENDDEF
#
#End Library
