Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 15 11:00:45 2018
| Host         : LABPRYV-D128597 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Load_Test_wrapper_methodology_drc_routed.rpt -pb Load_Test_wrapper_methodology_drc_routed.pb -rpx Load_Test_wrapper_methodology_drc_routed.rpx
| Design       : Load_Test_wrapper
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 204
+-----------+----------+------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                      | Violations |
+-----------+----------+------------------------------------------------------------------+------------+
| CKLD-2    | Warning  | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 1          |
| DPIR-1    | Warning  | Asynchronous driver check                                        | 70         |
| TIMING-8  | Warning  | No common period between related clocks                          | 2          |
| TIMING-16 | Warning  | Large setup violation                                            | 55         |
| TIMING-17 | Warning  | Non-clocked sequential cell                                      | 75         |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin                        | 1          |
+-----------+----------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net sys_clock_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): sys_clock_IBUF_inst/O
Related violations: <none>

DPIR-1#1 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain1_mul_temp__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#37 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#38 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#39 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#40 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#41 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#42 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#43 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#44 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#45 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#46 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#47 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#48 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#49 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#50 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#51 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#52 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#53 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#54 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#55 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#56 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#57 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#58 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#59 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#60 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#61 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#62 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#63 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#64 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#65 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#66 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#67 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#68 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#69 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#70 Warning
Asynchronous driver check  
DSP Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0 input pin Load_Test_i/ModeloCarga_0/U0/denom_gain2_mul_temp__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

TIMING-8#1 Warning
No common period between related clocks  
The clocks VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 and Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#2 Warning
No common period between related clocks  
The clocks VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 and clk_out1_Load_Test_clk_wiz_0_0 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.665 ns between Load_Test_i/PWM_12b_1/U0/PWM_reg/C (clocked by clk_out2_Load_Test_clk_wiz_0_0) and PWM_Load_Voltage (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -12.328 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/SineWave100s_0/U0/count_reg[1]/R (clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -12.328 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/SineWave100s_0/U0/count_reg[4]/R (clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -12.428 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D (clocked by clk_out1_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -12.582 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/SineWave100s_0/U0/count_reg[2]/R (clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -12.582 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/SineWave100s_0/U0/count_reg[3]/R (clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -12.582 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/SineWave100s_0/U0/count_reg[6]/R (clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -12.584 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/SineWave100s_0/U0/count_reg[5]/R (clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -12.584 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/SineWave100s_0/U0/count_reg[7]/R (clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -12.586 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/SineWave100s_0/U0/count_reg[0]/R (clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -12.603 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_0/U0/count_reg[10]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -12.603 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_0/U0/count_reg[11]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -12.603 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_0/U0/count_reg[8]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -12.603 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_0/U0/count_reg[9]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -12.741 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_0/U0/count_reg[0]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -12.741 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_0/U0/count_reg[1]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -12.741 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_0/U0/count_reg[2]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -12.741 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_0/U0/count_reg[3]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -12.742 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_0/U0/count_reg[4]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -12.742 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_0/U0/count_reg[5]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -12.742 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_0/U0/count_reg[6]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -12.742 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_0/U0/count_reg[7]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -12.866 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R (clocked by clk_out1_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -12.866 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R (clocked by clk_out1_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -12.866 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/R (clocked by clk_out1_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -12.895 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10] (clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -13.012 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R (clocked by clk_out1_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -13.012 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R (clocked by clk_out1_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -13.012 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R (clocked by clk_out1_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -13.012 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R (clocked by clk_out1_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -13.012 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R (clocked by clk_out1_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -13.012 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R (clocked by clk_out1_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -13.012 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R (clocked by clk_out1_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -13.012 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/R (clocked by clk_out1_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -13.017 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9] (clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -13.046 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7] (clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -13.056 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8] (clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -13.058 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5] (clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -13.060 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_1/U0/count_reg[4]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -13.060 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_1/U0/count_reg[5]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -13.060 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_1/U0/count_reg[6]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -13.060 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_1/U0/count_reg[7]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -13.060 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4] (clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -13.098 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_1/U0/count_reg[0]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -13.098 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_1/U0/count_reg[1]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -13.098 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_1/U0/count_reg[2]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -13.098 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_1/U0/count_reg[3]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -13.147 ns between reset (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0) and Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6] (clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -13.200 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_1/U0/count_reg[10]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -13.200 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_1/U0/count_reg[11]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -13.200 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_1/U0/count_reg[8]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -13.200 ns between reset (clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_1/U0/count_reg[9]/R (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -15.141 ns between Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK (clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_1/U0/PWM_reg/D (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -2.391 ns between Load_Test_i/PWM_12b_0/U0/PWM_reg/C (clocked by clk_out2_Load_Test_clk_wiz_0_0) and PWM_sine_current (clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -2.609 ns between Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK (clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0) and Load_Test_i/PWM_12b_0/U0/PWM_reg/D (clocked by clk_out2_Load_Test_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out1_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/ModeloCarga_0/U0/s_state_out2_1_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/bin_counter_load_clock/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/bin_counter_load_clock/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/bin_counter_load_clock/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/bin_counter_load_clock/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/bin_counter_load_clock/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/bin_counter_load_clock/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/bin_counter_load_clock/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/bin_counter_load_clock/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/bin_counter_load_clock/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/bin_counter_load_clock/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/bin_counter_load_clock/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/bin_counter_load_clock/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/bin_counter_load_clock/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/bin_counter_load_clock/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Warning
Non-clocked sequential cell  
The clock pin Load_Test_i/bin_counter_load_clock/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock Load_Test_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin Load_Test_i/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>


