<stg><name>mulmod</name>


<trans_list>

<trans id="166" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="3" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:0 %mod_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %mod_r

]]></Node>
<StgValue><ssdm name="mod_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %p_read38 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read3

]]></Node>
<StgValue><ssdm name="p_read38"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %p_read27 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read2

]]></Node>
<StgValue><ssdm name="p_read27"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %p_read16 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1

]]></Node>
<StgValue><ssdm name="p_read16"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %p_read_14 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %p_read_15 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read13

]]></Node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %p_read_16 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read12

]]></Node>
<StgValue><ssdm name="p_read_16"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7 %p_read112 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read11

]]></Node>
<StgValue><ssdm name="p_read112"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %p_read41 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read4

]]></Node>
<StgValue><ssdm name="p_read41"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:10 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64">
<![CDATA[
:11 %ref_tmp_1_i_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64">
<![CDATA[
:12 %y_word_num_bits_assign = alloca i64 1

]]></Node>
<StgValue><ssdm name="y_word_num_bits_assign"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64">
<![CDATA[
:13 %p_word_num_bits = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_word_num_bits"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %idx = phi i3 0, void, i3 %add_ln29, void

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln29 = add i3 %idx, i3 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="3">
<![CDATA[
:2 %zext_ln29 = zext i3 %idx

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %p_word_num_bits_addr = getelementptr i64 %p_word_num_bits, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="p_word_num_bits_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:4 %store_ln29 = store i64 0, i3 %p_word_num_bits_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5 %icmp_ln29 = icmp_eq  i3 %idx, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln29 = br i1 %icmp_ln29, void, void %_ZN4intx4uintILj512EEC2Ev.exit.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="128" op_0_bw="64">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit.i.preheader:0 %zext_ln397_9 = zext i64 %p_read41

]]></Node>
<StgValue><ssdm name="zext_ln397_9"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="128" op_0_bw="64">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit.i.preheader:1 %zext_ln397_10 = zext i64 %p_read112

]]></Node>
<StgValue><ssdm name="zext_ln397_10"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="128" op_0_bw="64">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit.i.preheader:2 %zext_ln397_11 = zext i64 %p_read_16

]]></Node>
<StgValue><ssdm name="zext_ln397_11"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="128" op_0_bw="64">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit.i.preheader:3 %zext_ln397_12 = zext i64 %p_read_15

]]></Node>
<StgValue><ssdm name="zext_ln397_12"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit.i.preheader:4 %br_ln0 = br void %_ZN4intx4uintILj512EEC2Ev.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit.i:0 %j = phi i3 %j_3, void %.split4, i3 0, void %_ZN4intx4uintILj512EEC2Ev.exit.i.preheader

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit.i:1 %j_3 = add i3 %j, i3 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit.i:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit.i:3 %icmp_ln378 = icmp_eq  i3 %j, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln378"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit.i:4 %empty_168 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit.i:5 %br_ln378 = br i1 %icmp_ln378, void %.split4, void %_ZN4intx4umulILj256EEENS_4uintIXmlLi2ET_EEERKNS1_IXT_EEES5_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="3">
<![CDATA[
.split4:0 %j_6_cast = zext i3 %j

]]></Node>
<StgValue><ssdm name="j_6_cast"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="3">
<![CDATA[
.split4:1 %empty_169 = trunc i3 %j

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split4:2 %y_assign = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_read_14, i64 %p_read16, i64 %p_read27, i64 %p_read38, i2 %empty_169

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="128" op_0_bw="64">
<![CDATA[
.split4:3 %zext_ln397 = zext i64 %y_assign

]]></Node>
<StgValue><ssdm name="zext_ln397"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:4 %mul_ln397 = mul i128 %zext_ln397_9, i128 %zext_ln397

]]></Node>
<StgValue><ssdm name="mul_ln397"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="128">
<![CDATA[
.split4:5 %trunc_ln107 = trunc i128 %mul_ln397

]]></Node>
<StgValue><ssdm name="trunc_ln107"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:6 %trunc_ln107_3 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln107_3"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:7 %p_word_num_bits_addr_1 = getelementptr i64 %p_word_num_bits, i64 0, i64 %j_6_cast

]]></Node>
<StgValue><ssdm name="p_word_num_bits_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="3">
<![CDATA[
.split4:8 %p_word_num_bits_load = load i3 %p_word_num_bits_addr_1

]]></Node>
<StgValue><ssdm name="p_word_num_bits_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="3">
<![CDATA[
.split4:16 %zext_ln48 = zext i3 %j_3

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:17 %p_word_num_bits_addr_2 = getelementptr i64 %p_word_num_bits, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_word_num_bits_addr_2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="3">
<![CDATA[
.split4:18 %p_word_num_bits_load_1 = load i3 %p_word_num_bits_addr_2

]]></Node>
<StgValue><ssdm name="p_word_num_bits_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="3">
<![CDATA[
.split4:8 %p_word_num_bits_load = load i3 %p_word_num_bits_addr_1

]]></Node>
<StgValue><ssdm name="p_word_num_bits_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:9 %add_ln175 = add i64 %p_word_num_bits_load, i64 %trunc_ln107

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:10 %icmp_ln176 = icmp_ult  i64 %add_ln175, i64 %trunc_ln107

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:13 %mul_ln397_1 = mul i128 %zext_ln397_10, i128 %zext_ln397

]]></Node>
<StgValue><ssdm name="mul_ln397_1"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="128">
<![CDATA[
.split4:14 %trunc_ln107_1 = trunc i128 %mul_ln397_1

]]></Node>
<StgValue><ssdm name="trunc_ln107_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:15 %trunc_ln107_5 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397_1, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln107_5"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="3">
<![CDATA[
.split4:18 %p_word_num_bits_load_1 = load i3 %p_word_num_bits_addr_2

]]></Node>
<StgValue><ssdm name="p_word_num_bits_load_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split4:30 %add_ln383_1 = add i3 %j, i3 2

]]></Node>
<StgValue><ssdm name="add_ln383_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="3">
<![CDATA[
.split4:31 %zext_ln48_1 = zext i3 %add_ln383_1

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:32 %p_word_num_bits_addr_3 = getelementptr i64 %p_word_num_bits, i64 0, i64 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="p_word_num_bits_addr_3"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="3">
<![CDATA[
.split4:33 %p_word_num_bits_load_2 = load i3 %p_word_num_bits_addr_3

]]></Node>
<StgValue><ssdm name="p_word_num_bits_load_2"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split4:47 %add_ln383_2 = add i3 %j, i3 3

]]></Node>
<StgValue><ssdm name="add_ln383_2"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="3">
<![CDATA[
.split4:48 %zext_ln48_2 = zext i3 %add_ln383_2

]]></Node>
<StgValue><ssdm name="zext_ln48_2"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:49 %p_word_num_bits_addr_4 = getelementptr i64 %p_word_num_bits, i64 0, i64 %zext_ln48_2

]]></Node>
<StgValue><ssdm name="p_word_num_bits_addr_4"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="3">
<![CDATA[
.split4:50 %p_word_num_bits_load_3 = load i3 %p_word_num_bits_addr_4

]]></Node>
<StgValue><ssdm name="p_word_num_bits_load_3"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split4:64 %xor_ln387 = xor i3 %j, i3 4

]]></Node>
<StgValue><ssdm name="xor_ln387"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="1">
<![CDATA[
.split4:11 %zext_ln177 = zext i1 %icmp_ln176

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
.split4:12 %store_ln384 = store i64 %add_ln175, i3 %p_word_num_bits_addr_1

]]></Node>
<StgValue><ssdm name="store_ln384"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:19 %add_ln175_6 = add i64 %p_word_num_bits_load_1, i64 %trunc_ln107_1

]]></Node>
<StgValue><ssdm name="add_ln175_6"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:20 %icmp_ln176_3 = icmp_ult  i64 %add_ln175_6, i64 %trunc_ln107_1

]]></Node>
<StgValue><ssdm name="icmp_ln176_3"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:22 %add_ln175_7 = add i64 %add_ln175_6, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="add_ln175_7"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:23 %add_ln175_8 = add i64 %add_ln175_7, i64 %trunc_ln107_3

]]></Node>
<StgValue><ssdm name="add_ln175_8"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:24 %icmp_ln176_4 = icmp_ult  i64 %add_ln175_8, i64 %add_ln175_6

]]></Node>
<StgValue><ssdm name="icmp_ln176_4"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
.split4:26 %store_ln384 = store i64 %add_ln175_8, i3 %p_word_num_bits_addr_2

]]></Node>
<StgValue><ssdm name="store_ln384"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:27 %mul_ln397_2 = mul i128 %zext_ln397_11, i128 %zext_ln397

]]></Node>
<StgValue><ssdm name="mul_ln397_2"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="128">
<![CDATA[
.split4:28 %trunc_ln107_2 = trunc i128 %mul_ln397_2

]]></Node>
<StgValue><ssdm name="trunc_ln107_2"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:29 %trunc_ln107_7 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397_2, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln107_7"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="3">
<![CDATA[
.split4:33 %p_word_num_bits_load_2 = load i3 %p_word_num_bits_addr_3

]]></Node>
<StgValue><ssdm name="p_word_num_bits_load_2"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="3">
<![CDATA[
.split4:50 %p_word_num_bits_load_3 = load i3 %p_word_num_bits_addr_4

]]></Node>
<StgValue><ssdm name="p_word_num_bits_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="1">
<![CDATA[
.split4:21 %zext_ln175 = zext i1 %icmp_ln176_3

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="1">
<![CDATA[
.split4:25 %zext_ln384 = zext i1 %icmp_ln176_4

]]></Node>
<StgValue><ssdm name="zext_ln384"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:34 %add_ln175_9 = add i64 %p_word_num_bits_load_2, i64 %trunc_ln107_2

]]></Node>
<StgValue><ssdm name="add_ln175_9"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:35 %icmp_ln176_5 = icmp_ult  i64 %add_ln175_9, i64 %trunc_ln107_2

]]></Node>
<StgValue><ssdm name="icmp_ln176_5"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:37 %add_ln175_10 = add i64 %trunc_ln107_5, i64 %add_ln175_9

]]></Node>
<StgValue><ssdm name="add_ln175_10"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split4:38 %add_ln175_11 = add i2 %zext_ln175, i2 %zext_ln384

]]></Node>
<StgValue><ssdm name="add_ln175_11"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="2">
<![CDATA[
.split4:39 %zext_ln175_2 = zext i2 %add_ln175_11

]]></Node>
<StgValue><ssdm name="zext_ln175_2"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:40 %add_ln175_12 = add i64 %zext_ln175_2, i64 %add_ln175_10

]]></Node>
<StgValue><ssdm name="add_ln175_12"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:41 %icmp_ln176_6 = icmp_ult  i64 %add_ln175_12, i64 %add_ln175_9

]]></Node>
<StgValue><ssdm name="icmp_ln176_6"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
.split4:43 %store_ln384 = store i64 %add_ln175_12, i3 %p_word_num_bits_addr_3

]]></Node>
<StgValue><ssdm name="store_ln384"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:44 %mul_ln397_3 = mul i128 %zext_ln397_12, i128 %zext_ln397

]]></Node>
<StgValue><ssdm name="mul_ln397_3"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="128">
<![CDATA[
.split4:45 %trunc_ln107_4 = trunc i128 %mul_ln397_3

]]></Node>
<StgValue><ssdm name="trunc_ln107_4"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:46 %trunc_ln107_9 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397_3, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln107_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="1">
<![CDATA[
.split4:36 %zext_ln175_1 = zext i1 %icmp_ln176_5

]]></Node>
<StgValue><ssdm name="zext_ln175_1"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="1">
<![CDATA[
.split4:42 %zext_ln384_1 = zext i1 %icmp_ln176_6

]]></Node>
<StgValue><ssdm name="zext_ln384_1"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:51 %add_ln175_13 = add i64 %p_word_num_bits_load_3, i64 %trunc_ln107_4

]]></Node>
<StgValue><ssdm name="add_ln175_13"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:52 %icmp_ln176_7 = icmp_ult  i64 %add_ln175_13, i64 %trunc_ln107_4

]]></Node>
<StgValue><ssdm name="icmp_ln176_7"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="1">
<![CDATA[
.split4:53 %zext_ln175_3 = zext i1 %icmp_ln176_7

]]></Node>
<StgValue><ssdm name="zext_ln175_3"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:54 %add_ln175_15 = add i64 %trunc_ln107_7, i64 %add_ln175_13

]]></Node>
<StgValue><ssdm name="add_ln175_15"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split4:55 %add_ln175_16 = add i2 %zext_ln175_1, i2 %zext_ln384_1

]]></Node>
<StgValue><ssdm name="add_ln175_16"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="2">
<![CDATA[
.split4:56 %zext_ln175_4 = zext i2 %add_ln175_16

]]></Node>
<StgValue><ssdm name="zext_ln175_4"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:57 %add_ln175_14 = add i64 %zext_ln175_4, i64 %add_ln175_15

]]></Node>
<StgValue><ssdm name="add_ln175_14"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:58 %icmp_ln176_8 = icmp_ult  i64 %add_ln175_14, i64 %add_ln175_13

]]></Node>
<StgValue><ssdm name="icmp_ln176_8"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="1">
<![CDATA[
.split4:59 %zext_ln177_6 = zext i1 %icmp_ln176_8

]]></Node>
<StgValue><ssdm name="zext_ln177_6"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split4:60 %add_ln177_7 = add i2 %zext_ln175_3, i2 %zext_ln177_6

]]></Node>
<StgValue><ssdm name="add_ln177_7"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="2">
<![CDATA[
.split4:61 %zext_ln177_7 = zext i2 %add_ln177_7

]]></Node>
<StgValue><ssdm name="zext_ln177_7"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:62 %add_ln177 = add i64 %zext_ln177_7, i64 %trunc_ln107_9

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
.split4:63 %store_ln384 = store i64 %add_ln175_14, i3 %p_word_num_bits_addr_4

]]></Node>
<StgValue><ssdm name="store_ln384"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="3">
<![CDATA[
.split4:65 %zext_ln48_3 = zext i3 %xor_ln387

]]></Node>
<StgValue><ssdm name="zext_ln48_3"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:66 %p_word_num_bits_addr_5 = getelementptr i64 %p_word_num_bits, i64 0, i64 %zext_ln48_3

]]></Node>
<StgValue><ssdm name="p_word_num_bits_addr_5"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.split4:67 %store_ln387 = store i64 %add_ln177, i3 %p_word_num_bits_addr_5

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.split4:68 %br_ln0 = br void %_ZN4intx4uintILj512EEC2Ev.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4umulILj256EEENS_4uintIXmlLi2ET_EEERKNS1_IXT_EEES5_.exit.preheader:0 %br_ln0 = br void %_ZN4intx4umulILj256EEENS_4uintIXmlLi2ET_EEERKNS1_IXT_EEES5_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4umulILj256EEENS_4uintIXmlLi2ET_EEERKNS1_IXT_EEES5_.exit:0 %idx11 = phi i3 %add_ln29_16, void %_ZN4intx4umulILj256EEENS_4uintIXmlLi2ET_EEERKNS1_IXT_EEES5_.exit, i3 0, void %_ZN4intx4umulILj256EEENS_4uintIXmlLi2ET_EEERKNS1_IXT_EEES5_.exit.preheader

]]></Node>
<StgValue><ssdm name="idx11"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4umulILj256EEENS_4uintIXmlLi2ET_EEERKNS1_IXT_EEES5_.exit:1 %add_ln29_16 = add i3 %idx11, i3 1

]]></Node>
<StgValue><ssdm name="add_ln29_16"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="3">
<![CDATA[
_ZN4intx4umulILj256EEENS_4uintIXmlLi2ET_EEERKNS1_IXT_EEES5_.exit:2 %idx11_cast2 = zext i3 %idx11

]]></Node>
<StgValue><ssdm name="idx11_cast2"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN4intx4umulILj256EEENS_4uintIXmlLi2ET_EEERKNS1_IXT_EEES5_.exit:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4umulILj256EEENS_4uintIXmlLi2ET_EEERKNS1_IXT_EEES5_.exit:4 %y_word_num_bits_assign_addr_1 = getelementptr i64 %y_word_num_bits_assign, i64 0, i64 %idx11_cast2

]]></Node>
<StgValue><ssdm name="y_word_num_bits_assign_addr_1"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ZN4intx4umulILj256EEENS_4uintIXmlLi2ET_EEERKNS1_IXT_EEES5_.exit:5 %store_ln29 = store i64 0, i3 %y_word_num_bits_assign_addr_1

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4umulILj256EEENS_4uintIXmlLi2ET_EEERKNS1_IXT_EEES5_.exit:6 %icmp_ln29_26 = icmp_eq  i3 %idx11, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln29_26"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4umulILj256EEENS_4uintIXmlLi2ET_EEERKNS1_IXT_EEES5_.exit:7 %empty_170 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4umulILj256EEENS_4uintIXmlLi2ET_EEERKNS1_IXT_EEES5_.exit:8 %br_ln29 = br i1 %icmp_ln29_26, void %_ZN4intx4umulILj256EEENS_4uintIXmlLi2ET_EEERKNS1_IXT_EEES5_.exit, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="19">
<![CDATA[
.preheader.preheader:0 %trunc_ln50 = trunc i19 %mod_read

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0 %i = phi i3 %i_68, void %.split, i3 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1 %i_68 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="i_68"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3 %icmp_ln38 = icmp_eq  i3 %i, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %empty_171 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln38 = br i1 %icmp_ln38, void %.split, void %_ZN4intxrmILj512ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="3">
<![CDATA[
.split:1 %trunc_ln50_24 = trunc i3 %i

]]></Node>
<StgValue><ssdm name="trunc_ln50_24"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.split:2 %shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln50_24, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="19" op_0_bw="5">
<![CDATA[
.split:3 %zext_ln50 = zext i5 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split:4 %add_ln50 = add i19 %zext_ln50, i19 %mod_read

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:5 %lshr_ln39_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln39_1"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="14">
<![CDATA[
.split:6 %zext_ln39 = zext i14 %lshr_ln39_1

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %state_addr = getelementptr i256 %state, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="256" op_0_bw="14">
<![CDATA[
.split:8 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:9 %add_ln39 = add i5 %shl_ln, i5 %trunc_ln50

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="3">
<![CDATA[
.split:0 %i_99_cast3 = zext i3 %i

]]></Node>
<StgValue><ssdm name="i_99_cast3"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="256" op_0_bw="14">
<![CDATA[
.split:8 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split:10 %shl_ln21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln39, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln21"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="256" op_0_bw="8">
<![CDATA[
.split:11 %zext_ln39_1 = zext i8 %shl_ln21

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split:12 %lshr_ln39 = lshr i256 %state_load, i256 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="lshr_ln39"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="256">
<![CDATA[
.split:13 %trunc_ln39 = trunc i256 %lshr_ln39

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:14 %y_word_num_bits_assign_addr = getelementptr i64 %y_word_num_bits_assign, i64 0, i64 %i_99_cast3

]]></Node>
<StgValue><ssdm name="y_word_num_bits_assign_addr"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.split:15 %store_ln39 = store i64 %trunc_ln39, i3 %y_word_num_bits_assign_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
.split:16 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="160" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="11">
<![CDATA[
_ZN4intxrmILj512ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:0 %call_ln718 = call void @udivrem<512u>, i64 %ref_tmp_1_i_i, i64 %p_word_num_bits, i64 %y_word_num_bits_assign, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ln718"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="161" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="11">
<![CDATA[
_ZN4intxrmILj512ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:0 %call_ln718 = call void @udivrem<512u>, i64 %ref_tmp_1_i_i, i64 %p_word_num_bits, i64 %y_word_num_bits_assign, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ln718"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="162" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxrmILj512ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:1 %ref_tmp_1_i_i_addr = getelementptr i64 %ref_tmp_1_i_i, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i_addr"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
_ZN4intxrmILj512ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:2 %ref_tmp_1_i_i_load = load i3 %ref_tmp_1_i_i_addr

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="164" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
_ZN4intxrmILj512ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:2 %ref_tmp_1_i_i_load = load i3 %ref_tmp_1_i_i_addr

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i_load"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="64">
<![CDATA[
_ZN4intxrmILj512ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:3 %ret_ln718 = ret i64 %ref_tmp_1_i_i_load

]]></Node>
<StgValue><ssdm name="ret_ln718"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="201" name="state" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="state"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="202" name="p_read4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read4"/></StgValue>
</port>
<port id="203" name="p_read11" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read11"/></StgValue>
</port>
<port id="204" name="p_read12" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read12"/></StgValue>
</port>
<port id="205" name="p_read13" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read13"/></StgValue>
</port>
<port id="206" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="207" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="208" name="p_read2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read2"/></StgValue>
</port>
<port id="209" name="p_read3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read3"/></StgValue>
</port>
<port id="210" name="mod_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mod_r"/></StgValue>
</port>
<port id="211" name="intx_internal_reciprocal_table" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="intx_internal_reciprocal_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="213" from="_ssdm_op_Read.ap_auto.i19" to="mod_read" fromId="212" toId="17">
</dataflow>
<dataflow id="214" from="mod_r" to="mod_read" fromId="210" toId="17">
</dataflow>
<dataflow id="216" from="_ssdm_op_Read.ap_auto.i64" to="p_read38" fromId="215" toId="18">
</dataflow>
<dataflow id="217" from="p_read3" to="p_read38" fromId="209" toId="18">
</dataflow>
<dataflow id="218" from="_ssdm_op_Read.ap_auto.i64" to="p_read27" fromId="215" toId="19">
</dataflow>
<dataflow id="219" from="p_read2" to="p_read27" fromId="208" toId="19">
</dataflow>
<dataflow id="220" from="_ssdm_op_Read.ap_auto.i64" to="p_read16" fromId="215" toId="20">
</dataflow>
<dataflow id="221" from="p_read1" to="p_read16" fromId="207" toId="20">
</dataflow>
<dataflow id="222" from="_ssdm_op_Read.ap_auto.i64" to="p_read_14" fromId="215" toId="21">
</dataflow>
<dataflow id="223" from="p_read" to="p_read_14" fromId="206" toId="21">
</dataflow>
<dataflow id="224" from="_ssdm_op_Read.ap_auto.i64" to="p_read_15" fromId="215" toId="22">
</dataflow>
<dataflow id="225" from="p_read13" to="p_read_15" fromId="205" toId="22">
</dataflow>
<dataflow id="226" from="_ssdm_op_Read.ap_auto.i64" to="p_read_16" fromId="215" toId="23">
</dataflow>
<dataflow id="227" from="p_read12" to="p_read_16" fromId="204" toId="23">
</dataflow>
<dataflow id="228" from="_ssdm_op_Read.ap_auto.i64" to="p_read112" fromId="215" toId="24">
</dataflow>
<dataflow id="229" from="p_read11" to="p_read112" fromId="203" toId="24">
</dataflow>
<dataflow id="230" from="_ssdm_op_Read.ap_auto.i64" to="p_read41" fromId="215" toId="25">
</dataflow>
<dataflow id="231" from="p_read4" to="p_read41" fromId="202" toId="25">
</dataflow>
<dataflow id="233" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="232" toId="26">
</dataflow>
<dataflow id="234" from="state" to="specinterface_ln0" fromId="201" toId="26">
</dataflow>
<dataflow id="236" from="empty_17" to="specinterface_ln0" fromId="235" toId="26">
</dataflow>
<dataflow id="238" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="26">
</dataflow>
<dataflow id="239" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="26">
</dataflow>
<dataflow id="241" from="empty_18" to="specinterface_ln0" fromId="240" toId="26">
</dataflow>
<dataflow id="243" from="StgValue_242" to="specinterface_ln0" fromId="242" toId="26">
</dataflow>
<dataflow id="244" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="26">
</dataflow>
<dataflow id="245" from="empty_18" to="specinterface_ln0" fromId="240" toId="26">
</dataflow>
<dataflow id="246" from="empty_18" to="specinterface_ln0" fromId="240" toId="26">
</dataflow>
<dataflow id="247" from="empty_18" to="specinterface_ln0" fromId="240" toId="26">
</dataflow>
<dataflow id="248" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="26">
</dataflow>
<dataflow id="249" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="26">
</dataflow>
<dataflow id="250" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="26">
</dataflow>
<dataflow id="251" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="26">
</dataflow>
<dataflow id="252" from="empty_18" to="specinterface_ln0" fromId="240" toId="26">
</dataflow>
<dataflow id="253" from="empty_18" to="specinterface_ln0" fromId="240" toId="26">
</dataflow>
<dataflow id="255" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="254" toId="27">
</dataflow>
<dataflow id="256" from="state" to="specbramwithbyteenable_ln0" fromId="201" toId="27">
</dataflow>
<dataflow id="258" from="StgValue_257" to="ref_tmp_1_i_i" fromId="257" toId="28">
</dataflow>
<dataflow id="259" from="StgValue_257" to="y_word_num_bits_assign" fromId="257" toId="29">
</dataflow>
<dataflow id="260" from="StgValue_257" to="p_word_num_bits" fromId="257" toId="30">
</dataflow>
<dataflow id="262" from="StgValue_261" to="idx" fromId="261" toId="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="263" from="br_ln29" to="idx" fromId="31" toId="32">
</dataflow>
<dataflow id="264" from="add_ln29" to="idx" fromId="33" toId="32">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="265" from="br_ln29" to="idx" fromId="39" toId="32">
<BackEdge/>
</dataflow>
<dataflow id="266" from="idx" to="add_ln29" fromId="32" toId="33">
</dataflow>
<dataflow id="268" from="StgValue_267" to="add_ln29" fromId="267" toId="33">
</dataflow>
<dataflow id="269" from="idx" to="zext_ln29" fromId="32" toId="34">
</dataflow>
<dataflow id="270" from="p_word_num_bits" to="p_word_num_bits_addr" fromId="30" toId="35">
</dataflow>
<dataflow id="272" from="StgValue_271" to="p_word_num_bits_addr" fromId="271" toId="35">
</dataflow>
<dataflow id="273" from="zext_ln29" to="p_word_num_bits_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="274" from="StgValue_271" to="store_ln29" fromId="271" toId="36">
</dataflow>
<dataflow id="275" from="p_word_num_bits_addr" to="store_ln29" fromId="35" toId="36">
</dataflow>
<dataflow id="276" from="idx" to="icmp_ln29" fromId="32" toId="37">
</dataflow>
<dataflow id="278" from="StgValue_277" to="icmp_ln29" fromId="277" toId="37">
</dataflow>
<dataflow id="280" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="279" toId="38">
</dataflow>
<dataflow id="282" from="StgValue_281" to="empty" fromId="281" toId="38">
</dataflow>
<dataflow id="283" from="StgValue_281" to="empty" fromId="281" toId="38">
</dataflow>
<dataflow id="284" from="StgValue_281" to="empty" fromId="281" toId="38">
</dataflow>
<dataflow id="285" from="icmp_ln29" to="br_ln29" fromId="37" toId="39">
</dataflow>
<dataflow id="286" from="p_read41" to="zext_ln397_9" fromId="25" toId="40">
</dataflow>
<dataflow id="287" from="p_read112" to="zext_ln397_10" fromId="24" toId="41">
</dataflow>
<dataflow id="288" from="p_read_16" to="zext_ln397_11" fromId="23" toId="42">
</dataflow>
<dataflow id="289" from="p_read_15" to="zext_ln397_12" fromId="22" toId="43">
</dataflow>
<dataflow id="290" from="j_3" to="j" fromId="46" toId="45">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="291" from="br_ln0" to="j" fromId="123" toId="45">
<BackEdge/>
</dataflow>
<dataflow id="292" from="StgValue_261" to="j" fromId="261" toId="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="293" from="br_ln0" to="j" fromId="44" toId="45">
</dataflow>
<dataflow id="294" from="j" to="j_3" fromId="45" toId="46">
</dataflow>
<dataflow id="295" from="StgValue_267" to="j_3" fromId="267" toId="46">
</dataflow>
<dataflow id="297" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="296" toId="47">
</dataflow>
<dataflow id="298" from="StgValue_242" to="specpipeline_ln0" fromId="242" toId="47">
</dataflow>
<dataflow id="299" from="StgValue_237" to="specpipeline_ln0" fromId="237" toId="47">
</dataflow>
<dataflow id="301" from="StgValue_300" to="specpipeline_ln0" fromId="300" toId="47">
</dataflow>
<dataflow id="302" from="StgValue_237" to="specpipeline_ln0" fromId="237" toId="47">
</dataflow>
<dataflow id="304" from="p_str" to="specpipeline_ln0" fromId="303" toId="47">
</dataflow>
<dataflow id="305" from="j" to="icmp_ln378" fromId="45" toId="48">
</dataflow>
<dataflow id="307" from="StgValue_306" to="icmp_ln378" fromId="306" toId="48">
</dataflow>
<dataflow id="308" from="_ssdm_op_SpecLoopTripCount" to="empty_168" fromId="279" toId="49">
</dataflow>
<dataflow id="310" from="StgValue_309" to="empty_168" fromId="309" toId="49">
</dataflow>
<dataflow id="311" from="StgValue_309" to="empty_168" fromId="309" toId="49">
</dataflow>
<dataflow id="312" from="StgValue_309" to="empty_168" fromId="309" toId="49">
</dataflow>
<dataflow id="313" from="icmp_ln378" to="br_ln378" fromId="48" toId="50">
</dataflow>
<dataflow id="314" from="j" to="j_6_cast" fromId="45" toId="51">
</dataflow>
<dataflow id="315" from="j" to="empty_169" fromId="45" toId="52">
</dataflow>
<dataflow id="317" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="y_assign" fromId="316" toId="53">
</dataflow>
<dataflow id="318" from="p_read_14" to="y_assign" fromId="21" toId="53">
</dataflow>
<dataflow id="319" from="p_read16" to="y_assign" fromId="20" toId="53">
</dataflow>
<dataflow id="320" from="p_read27" to="y_assign" fromId="19" toId="53">
</dataflow>
<dataflow id="321" from="p_read38" to="y_assign" fromId="18" toId="53">
</dataflow>
<dataflow id="322" from="empty_169" to="y_assign" fromId="52" toId="53">
</dataflow>
<dataflow id="323" from="y_assign" to="zext_ln397" fromId="53" toId="54">
</dataflow>
<dataflow id="324" from="zext_ln397_9" to="mul_ln397" fromId="40" toId="55">
</dataflow>
<dataflow id="325" from="zext_ln397" to="mul_ln397" fromId="54" toId="55">
</dataflow>
<dataflow id="326" from="mul_ln397" to="trunc_ln107" fromId="55" toId="56">
</dataflow>
<dataflow id="328" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="trunc_ln107_3" fromId="327" toId="57">
</dataflow>
<dataflow id="329" from="mul_ln397" to="trunc_ln107_3" fromId="55" toId="57">
</dataflow>
<dataflow id="331" from="StgValue_330" to="trunc_ln107_3" fromId="330" toId="57">
</dataflow>
<dataflow id="333" from="StgValue_332" to="trunc_ln107_3" fromId="332" toId="57">
</dataflow>
<dataflow id="334" from="p_word_num_bits" to="p_word_num_bits_addr_1" fromId="30" toId="58">
</dataflow>
<dataflow id="335" from="StgValue_271" to="p_word_num_bits_addr_1" fromId="271" toId="58">
</dataflow>
<dataflow id="336" from="j_6_cast" to="p_word_num_bits_addr_1" fromId="51" toId="58">
</dataflow>
<dataflow id="337" from="p_word_num_bits_addr_1" to="p_word_num_bits_load" fromId="58" toId="59">
</dataflow>
<dataflow id="338" from="j_3" to="zext_ln48" fromId="46" toId="60">
</dataflow>
<dataflow id="339" from="p_word_num_bits" to="p_word_num_bits_addr_2" fromId="30" toId="61">
</dataflow>
<dataflow id="340" from="StgValue_271" to="p_word_num_bits_addr_2" fromId="271" toId="61">
</dataflow>
<dataflow id="341" from="zext_ln48" to="p_word_num_bits_addr_2" fromId="60" toId="61">
</dataflow>
<dataflow id="342" from="p_word_num_bits_addr_2" to="p_word_num_bits_load_1" fromId="61" toId="62">
</dataflow>
<dataflow id="343" from="p_word_num_bits_addr_1" to="p_word_num_bits_load" fromId="58" toId="63">
</dataflow>
<dataflow id="344" from="p_word_num_bits_load" to="add_ln175" fromId="63" toId="64">
</dataflow>
<dataflow id="345" from="trunc_ln107" to="add_ln175" fromId="56" toId="64">
</dataflow>
<dataflow id="346" from="add_ln175" to="icmp_ln176" fromId="64" toId="65">
</dataflow>
<dataflow id="347" from="trunc_ln107" to="icmp_ln176" fromId="56" toId="65">
</dataflow>
<dataflow id="348" from="zext_ln397_10" to="mul_ln397_1" fromId="41" toId="66">
</dataflow>
<dataflow id="349" from="zext_ln397" to="mul_ln397_1" fromId="54" toId="66">
</dataflow>
<dataflow id="350" from="mul_ln397_1" to="trunc_ln107_1" fromId="66" toId="67">
</dataflow>
<dataflow id="351" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="trunc_ln107_5" fromId="327" toId="68">
</dataflow>
<dataflow id="352" from="mul_ln397_1" to="trunc_ln107_5" fromId="66" toId="68">
</dataflow>
<dataflow id="353" from="StgValue_330" to="trunc_ln107_5" fromId="330" toId="68">
</dataflow>
<dataflow id="354" from="StgValue_332" to="trunc_ln107_5" fromId="332" toId="68">
</dataflow>
<dataflow id="355" from="p_word_num_bits_addr_2" to="p_word_num_bits_load_1" fromId="61" toId="69">
</dataflow>
<dataflow id="356" from="j" to="add_ln383_1" fromId="45" toId="70">
</dataflow>
<dataflow id="358" from="StgValue_357" to="add_ln383_1" fromId="357" toId="70">
</dataflow>
<dataflow id="359" from="add_ln383_1" to="zext_ln48_1" fromId="70" toId="71">
</dataflow>
<dataflow id="360" from="p_word_num_bits" to="p_word_num_bits_addr_3" fromId="30" toId="72">
</dataflow>
<dataflow id="361" from="StgValue_271" to="p_word_num_bits_addr_3" fromId="271" toId="72">
</dataflow>
<dataflow id="362" from="zext_ln48_1" to="p_word_num_bits_addr_3" fromId="71" toId="72">
</dataflow>
<dataflow id="363" from="p_word_num_bits_addr_3" to="p_word_num_bits_load_2" fromId="72" toId="73">
</dataflow>
<dataflow id="364" from="j" to="add_ln383_2" fromId="45" toId="74">
</dataflow>
<dataflow id="366" from="StgValue_365" to="add_ln383_2" fromId="365" toId="74">
</dataflow>
<dataflow id="367" from="add_ln383_2" to="zext_ln48_2" fromId="74" toId="75">
</dataflow>
<dataflow id="368" from="p_word_num_bits" to="p_word_num_bits_addr_4" fromId="30" toId="76">
</dataflow>
<dataflow id="369" from="StgValue_271" to="p_word_num_bits_addr_4" fromId="271" toId="76">
</dataflow>
<dataflow id="370" from="zext_ln48_2" to="p_word_num_bits_addr_4" fromId="75" toId="76">
</dataflow>
<dataflow id="371" from="p_word_num_bits_addr_4" to="p_word_num_bits_load_3" fromId="76" toId="77">
</dataflow>
<dataflow id="372" from="j" to="xor_ln387" fromId="45" toId="78">
</dataflow>
<dataflow id="373" from="StgValue_306" to="xor_ln387" fromId="306" toId="78">
</dataflow>
<dataflow id="374" from="icmp_ln176" to="zext_ln177" fromId="65" toId="79">
</dataflow>
<dataflow id="375" from="add_ln175" to="store_ln384" fromId="64" toId="80">
</dataflow>
<dataflow id="376" from="p_word_num_bits_addr_1" to="store_ln384" fromId="58" toId="80">
</dataflow>
<dataflow id="377" from="p_word_num_bits_load_1" to="add_ln175_6" fromId="69" toId="81">
</dataflow>
<dataflow id="378" from="trunc_ln107_1" to="add_ln175_6" fromId="67" toId="81">
</dataflow>
<dataflow id="379" from="add_ln175_6" to="icmp_ln176_3" fromId="81" toId="82">
</dataflow>
<dataflow id="380" from="trunc_ln107_1" to="icmp_ln176_3" fromId="67" toId="82">
</dataflow>
<dataflow id="381" from="add_ln175_6" to="add_ln175_7" fromId="81" toId="83">
</dataflow>
<dataflow id="382" from="zext_ln177" to="add_ln175_7" fromId="79" toId="83">
</dataflow>
<dataflow id="383" from="add_ln175_7" to="add_ln175_8" fromId="83" toId="84">
</dataflow>
<dataflow id="384" from="trunc_ln107_3" to="add_ln175_8" fromId="57" toId="84">
</dataflow>
<dataflow id="385" from="add_ln175_8" to="icmp_ln176_4" fromId="84" toId="85">
</dataflow>
<dataflow id="386" from="add_ln175_6" to="icmp_ln176_4" fromId="81" toId="85">
</dataflow>
<dataflow id="387" from="add_ln175_8" to="store_ln384" fromId="84" toId="86">
</dataflow>
<dataflow id="388" from="p_word_num_bits_addr_2" to="store_ln384" fromId="61" toId="86">
</dataflow>
<dataflow id="389" from="zext_ln397_11" to="mul_ln397_2" fromId="42" toId="87">
</dataflow>
<dataflow id="390" from="zext_ln397" to="mul_ln397_2" fromId="54" toId="87">
</dataflow>
<dataflow id="391" from="mul_ln397_2" to="trunc_ln107_2" fromId="87" toId="88">
</dataflow>
<dataflow id="392" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="trunc_ln107_7" fromId="327" toId="89">
</dataflow>
<dataflow id="393" from="mul_ln397_2" to="trunc_ln107_7" fromId="87" toId="89">
</dataflow>
<dataflow id="394" from="StgValue_330" to="trunc_ln107_7" fromId="330" toId="89">
</dataflow>
<dataflow id="395" from="StgValue_332" to="trunc_ln107_7" fromId="332" toId="89">
</dataflow>
<dataflow id="396" from="p_word_num_bits_addr_3" to="p_word_num_bits_load_2" fromId="72" toId="90">
</dataflow>
<dataflow id="397" from="p_word_num_bits_addr_4" to="p_word_num_bits_load_3" fromId="76" toId="91">
</dataflow>
<dataflow id="398" from="icmp_ln176_3" to="zext_ln175" fromId="82" toId="92">
</dataflow>
<dataflow id="399" from="icmp_ln176_4" to="zext_ln384" fromId="85" toId="93">
</dataflow>
<dataflow id="400" from="p_word_num_bits_load_2" to="add_ln175_9" fromId="90" toId="94">
</dataflow>
<dataflow id="401" from="trunc_ln107_2" to="add_ln175_9" fromId="88" toId="94">
</dataflow>
<dataflow id="402" from="add_ln175_9" to="icmp_ln176_5" fromId="94" toId="95">
</dataflow>
<dataflow id="403" from="trunc_ln107_2" to="icmp_ln176_5" fromId="88" toId="95">
</dataflow>
<dataflow id="404" from="trunc_ln107_5" to="add_ln175_10" fromId="68" toId="96">
</dataflow>
<dataflow id="405" from="add_ln175_9" to="add_ln175_10" fromId="94" toId="96">
</dataflow>
<dataflow id="406" from="zext_ln175" to="add_ln175_11" fromId="92" toId="97">
</dataflow>
<dataflow id="407" from="zext_ln384" to="add_ln175_11" fromId="93" toId="97">
</dataflow>
<dataflow id="408" from="add_ln175_11" to="zext_ln175_2" fromId="97" toId="98">
</dataflow>
<dataflow id="409" from="zext_ln175_2" to="add_ln175_12" fromId="98" toId="99">
</dataflow>
<dataflow id="410" from="add_ln175_10" to="add_ln175_12" fromId="96" toId="99">
</dataflow>
<dataflow id="411" from="add_ln175_12" to="icmp_ln176_6" fromId="99" toId="100">
</dataflow>
<dataflow id="412" from="add_ln175_9" to="icmp_ln176_6" fromId="94" toId="100">
</dataflow>
<dataflow id="413" from="add_ln175_12" to="store_ln384" fromId="99" toId="101">
</dataflow>
<dataflow id="414" from="p_word_num_bits_addr_3" to="store_ln384" fromId="72" toId="101">
</dataflow>
<dataflow id="415" from="zext_ln397_12" to="mul_ln397_3" fromId="43" toId="102">
</dataflow>
<dataflow id="416" from="zext_ln397" to="mul_ln397_3" fromId="54" toId="102">
</dataflow>
<dataflow id="417" from="mul_ln397_3" to="trunc_ln107_4" fromId="102" toId="103">
</dataflow>
<dataflow id="418" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="trunc_ln107_9" fromId="327" toId="104">
</dataflow>
<dataflow id="419" from="mul_ln397_3" to="trunc_ln107_9" fromId="102" toId="104">
</dataflow>
<dataflow id="420" from="StgValue_330" to="trunc_ln107_9" fromId="330" toId="104">
</dataflow>
<dataflow id="421" from="StgValue_332" to="trunc_ln107_9" fromId="332" toId="104">
</dataflow>
<dataflow id="422" from="icmp_ln176_5" to="zext_ln175_1" fromId="95" toId="105">
</dataflow>
<dataflow id="423" from="icmp_ln176_6" to="zext_ln384_1" fromId="100" toId="106">
</dataflow>
<dataflow id="424" from="p_word_num_bits_load_3" to="add_ln175_13" fromId="91" toId="107">
</dataflow>
<dataflow id="425" from="trunc_ln107_4" to="add_ln175_13" fromId="103" toId="107">
</dataflow>
<dataflow id="426" from="add_ln175_13" to="icmp_ln176_7" fromId="107" toId="108">
</dataflow>
<dataflow id="427" from="trunc_ln107_4" to="icmp_ln176_7" fromId="103" toId="108">
</dataflow>
<dataflow id="428" from="icmp_ln176_7" to="zext_ln175_3" fromId="108" toId="109">
</dataflow>
<dataflow id="429" from="trunc_ln107_7" to="add_ln175_15" fromId="89" toId="110">
</dataflow>
<dataflow id="430" from="add_ln175_13" to="add_ln175_15" fromId="107" toId="110">
</dataflow>
<dataflow id="431" from="zext_ln175_1" to="add_ln175_16" fromId="105" toId="111">
</dataflow>
<dataflow id="432" from="zext_ln384_1" to="add_ln175_16" fromId="106" toId="111">
</dataflow>
<dataflow id="433" from="add_ln175_16" to="zext_ln175_4" fromId="111" toId="112">
</dataflow>
<dataflow id="434" from="zext_ln175_4" to="add_ln175_14" fromId="112" toId="113">
</dataflow>
<dataflow id="435" from="add_ln175_15" to="add_ln175_14" fromId="110" toId="113">
</dataflow>
<dataflow id="436" from="add_ln175_14" to="icmp_ln176_8" fromId="113" toId="114">
</dataflow>
<dataflow id="437" from="add_ln175_13" to="icmp_ln176_8" fromId="107" toId="114">
</dataflow>
<dataflow id="438" from="icmp_ln176_8" to="zext_ln177_6" fromId="114" toId="115">
</dataflow>
<dataflow id="439" from="zext_ln175_3" to="add_ln177_7" fromId="109" toId="116">
</dataflow>
<dataflow id="440" from="zext_ln177_6" to="add_ln177_7" fromId="115" toId="116">
</dataflow>
<dataflow id="441" from="add_ln177_7" to="zext_ln177_7" fromId="116" toId="117">
</dataflow>
<dataflow id="442" from="zext_ln177_7" to="add_ln177" fromId="117" toId="118">
</dataflow>
<dataflow id="443" from="trunc_ln107_9" to="add_ln177" fromId="104" toId="118">
</dataflow>
<dataflow id="444" from="add_ln175_14" to="store_ln384" fromId="113" toId="119">
</dataflow>
<dataflow id="445" from="p_word_num_bits_addr_4" to="store_ln384" fromId="76" toId="119">
</dataflow>
<dataflow id="446" from="xor_ln387" to="zext_ln48_3" fromId="78" toId="120">
</dataflow>
<dataflow id="447" from="p_word_num_bits" to="p_word_num_bits_addr_5" fromId="30" toId="121">
</dataflow>
<dataflow id="448" from="StgValue_271" to="p_word_num_bits_addr_5" fromId="271" toId="121">
</dataflow>
<dataflow id="449" from="zext_ln48_3" to="p_word_num_bits_addr_5" fromId="120" toId="121">
</dataflow>
<dataflow id="450" from="add_ln177" to="store_ln387" fromId="118" toId="122">
</dataflow>
<dataflow id="451" from="p_word_num_bits_addr_5" to="store_ln387" fromId="121" toId="122">
</dataflow>
<dataflow id="452" from="add_ln29_16" to="idx11" fromId="126" toId="125">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_26" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="453" from="br_ln29" to="idx11" fromId="133" toId="125">
<BackEdge/>
</dataflow>
<dataflow id="454" from="StgValue_261" to="idx11" fromId="261" toId="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="455" from="br_ln0" to="idx11" fromId="124" toId="125">
</dataflow>
<dataflow id="456" from="idx11" to="add_ln29_16" fromId="125" toId="126">
</dataflow>
<dataflow id="457" from="StgValue_267" to="add_ln29_16" fromId="267" toId="126">
</dataflow>
<dataflow id="458" from="idx11" to="idx11_cast2" fromId="125" toId="127">
</dataflow>
<dataflow id="459" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="296" toId="128">
</dataflow>
<dataflow id="460" from="StgValue_242" to="specpipeline_ln0" fromId="242" toId="128">
</dataflow>
<dataflow id="461" from="StgValue_237" to="specpipeline_ln0" fromId="237" toId="128">
</dataflow>
<dataflow id="462" from="StgValue_300" to="specpipeline_ln0" fromId="300" toId="128">
</dataflow>
<dataflow id="463" from="StgValue_237" to="specpipeline_ln0" fromId="237" toId="128">
</dataflow>
<dataflow id="464" from="p_str" to="specpipeline_ln0" fromId="303" toId="128">
</dataflow>
<dataflow id="465" from="y_word_num_bits_assign" to="y_word_num_bits_assign_addr_1" fromId="29" toId="129">
</dataflow>
<dataflow id="466" from="StgValue_271" to="y_word_num_bits_assign_addr_1" fromId="271" toId="129">
</dataflow>
<dataflow id="467" from="idx11_cast2" to="y_word_num_bits_assign_addr_1" fromId="127" toId="129">
</dataflow>
<dataflow id="468" from="StgValue_271" to="store_ln29" fromId="271" toId="130">
</dataflow>
<dataflow id="469" from="y_word_num_bits_assign_addr_1" to="store_ln29" fromId="129" toId="130">
</dataflow>
<dataflow id="470" from="idx11" to="icmp_ln29_26" fromId="125" toId="131">
</dataflow>
<dataflow id="471" from="StgValue_277" to="icmp_ln29_26" fromId="277" toId="131">
</dataflow>
<dataflow id="472" from="_ssdm_op_SpecLoopTripCount" to="empty_170" fromId="279" toId="132">
</dataflow>
<dataflow id="473" from="StgValue_281" to="empty_170" fromId="281" toId="132">
</dataflow>
<dataflow id="474" from="StgValue_281" to="empty_170" fromId="281" toId="132">
</dataflow>
<dataflow id="475" from="StgValue_281" to="empty_170" fromId="281" toId="132">
</dataflow>
<dataflow id="476" from="icmp_ln29_26" to="br_ln29" fromId="131" toId="133">
</dataflow>
<dataflow id="477" from="mod_read" to="trunc_ln50" fromId="17" toId="134">
</dataflow>
<dataflow id="478" from="i_68" to="i" fromId="137" toId="136">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="479" from="br_ln0" to="i" fromId="159" toId="136">
<BackEdge/>
</dataflow>
<dataflow id="480" from="StgValue_261" to="i" fromId="261" toId="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="481" from="br_ln0" to="i" fromId="135" toId="136">
</dataflow>
<dataflow id="482" from="i" to="i_68" fromId="136" toId="137">
</dataflow>
<dataflow id="483" from="StgValue_267" to="i_68" fromId="267" toId="137">
</dataflow>
<dataflow id="484" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="296" toId="138">
</dataflow>
<dataflow id="485" from="StgValue_242" to="specpipeline_ln0" fromId="242" toId="138">
</dataflow>
<dataflow id="486" from="StgValue_237" to="specpipeline_ln0" fromId="237" toId="138">
</dataflow>
<dataflow id="487" from="StgValue_300" to="specpipeline_ln0" fromId="300" toId="138">
</dataflow>
<dataflow id="488" from="StgValue_237" to="specpipeline_ln0" fromId="237" toId="138">
</dataflow>
<dataflow id="489" from="p_str" to="specpipeline_ln0" fromId="303" toId="138">
</dataflow>
<dataflow id="490" from="i" to="icmp_ln38" fromId="136" toId="139">
</dataflow>
<dataflow id="491" from="StgValue_306" to="icmp_ln38" fromId="306" toId="139">
</dataflow>
<dataflow id="492" from="_ssdm_op_SpecLoopTripCount" to="empty_171" fromId="279" toId="140">
</dataflow>
<dataflow id="493" from="StgValue_309" to="empty_171" fromId="309" toId="140">
</dataflow>
<dataflow id="494" from="StgValue_309" to="empty_171" fromId="309" toId="140">
</dataflow>
<dataflow id="495" from="StgValue_309" to="empty_171" fromId="309" toId="140">
</dataflow>
<dataflow id="496" from="icmp_ln38" to="br_ln38" fromId="139" toId="141">
</dataflow>
<dataflow id="497" from="i" to="trunc_ln50_24" fromId="136" toId="142">
</dataflow>
<dataflow id="499" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="shl_ln" fromId="498" toId="143">
</dataflow>
<dataflow id="500" from="trunc_ln50_24" to="shl_ln" fromId="142" toId="143">
</dataflow>
<dataflow id="501" from="StgValue_261" to="shl_ln" fromId="261" toId="143">
</dataflow>
<dataflow id="502" from="shl_ln" to="zext_ln50" fromId="143" toId="144">
</dataflow>
<dataflow id="503" from="zext_ln50" to="add_ln50" fromId="144" toId="145">
</dataflow>
<dataflow id="504" from="mod_read" to="add_ln50" fromId="17" toId="145">
</dataflow>
<dataflow id="506" from="_ssdm_op_PartSelect.i14.i19.i32.i32" to="lshr_ln39_1" fromId="505" toId="146">
</dataflow>
<dataflow id="507" from="add_ln50" to="lshr_ln39_1" fromId="145" toId="146">
</dataflow>
<dataflow id="509" from="StgValue_508" to="lshr_ln39_1" fromId="508" toId="146">
</dataflow>
<dataflow id="511" from="StgValue_510" to="lshr_ln39_1" fromId="510" toId="146">
</dataflow>
<dataflow id="512" from="lshr_ln39_1" to="zext_ln39" fromId="146" toId="147">
</dataflow>
<dataflow id="513" from="state" to="state_addr" fromId="201" toId="148">
</dataflow>
<dataflow id="514" from="StgValue_271" to="state_addr" fromId="271" toId="148">
</dataflow>
<dataflow id="515" from="zext_ln39" to="state_addr" fromId="147" toId="148">
</dataflow>
<dataflow id="516" from="state_addr" to="state_load" fromId="148" toId="149">
</dataflow>
<dataflow id="517" from="shl_ln" to="add_ln39" fromId="143" toId="150">
</dataflow>
<dataflow id="518" from="trunc_ln50" to="add_ln39" fromId="134" toId="150">
</dataflow>
<dataflow id="519" from="i" to="i_99_cast3" fromId="136" toId="151">
</dataflow>
<dataflow id="520" from="state_addr" to="state_load" fromId="148" toId="152">
</dataflow>
<dataflow id="522" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="shl_ln21" fromId="521" toId="153">
</dataflow>
<dataflow id="523" from="add_ln39" to="shl_ln21" fromId="150" toId="153">
</dataflow>
<dataflow id="524" from="StgValue_261" to="shl_ln21" fromId="261" toId="153">
</dataflow>
<dataflow id="525" from="shl_ln21" to="zext_ln39_1" fromId="153" toId="154">
</dataflow>
<dataflow id="526" from="state_load" to="lshr_ln39" fromId="152" toId="155">
</dataflow>
<dataflow id="527" from="zext_ln39_1" to="lshr_ln39" fromId="154" toId="155">
</dataflow>
<dataflow id="528" from="lshr_ln39" to="trunc_ln39" fromId="155" toId="156">
</dataflow>
<dataflow id="529" from="y_word_num_bits_assign" to="y_word_num_bits_assign_addr" fromId="29" toId="157">
</dataflow>
<dataflow id="530" from="StgValue_271" to="y_word_num_bits_assign_addr" fromId="271" toId="157">
</dataflow>
<dataflow id="531" from="i_99_cast3" to="y_word_num_bits_assign_addr" fromId="151" toId="157">
</dataflow>
<dataflow id="532" from="trunc_ln39" to="store_ln39" fromId="156" toId="158">
</dataflow>
<dataflow id="533" from="y_word_num_bits_assign_addr" to="store_ln39" fromId="157" toId="158">
</dataflow>
<dataflow id="535" from="udivrem<512u>" to="call_ln718" fromId="534" toId="160">
</dataflow>
<dataflow id="536" from="ref_tmp_1_i_i" to="call_ln718" fromId="28" toId="160">
</dataflow>
<dataflow id="537" from="p_word_num_bits" to="call_ln718" fromId="30" toId="160">
</dataflow>
<dataflow id="538" from="y_word_num_bits_assign" to="call_ln718" fromId="29" toId="160">
</dataflow>
<dataflow id="539" from="intx_internal_reciprocal_table" to="call_ln718" fromId="211" toId="160">
</dataflow>
<dataflow id="540" from="udivrem<512u>" to="call_ln718" fromId="534" toId="161">
</dataflow>
<dataflow id="541" from="ref_tmp_1_i_i" to="call_ln718" fromId="28" toId="161">
</dataflow>
<dataflow id="542" from="p_word_num_bits" to="call_ln718" fromId="30" toId="161">
</dataflow>
<dataflow id="543" from="y_word_num_bits_assign" to="call_ln718" fromId="29" toId="161">
</dataflow>
<dataflow id="544" from="intx_internal_reciprocal_table" to="call_ln718" fromId="211" toId="161">
</dataflow>
<dataflow id="545" from="ref_tmp_1_i_i" to="ref_tmp_1_i_i_addr" fromId="28" toId="162">
</dataflow>
<dataflow id="546" from="StgValue_271" to="ref_tmp_1_i_i_addr" fromId="271" toId="162">
</dataflow>
<dataflow id="547" from="StgValue_271" to="ref_tmp_1_i_i_addr" fromId="271" toId="162">
</dataflow>
<dataflow id="548" from="ref_tmp_1_i_i_addr" to="ref_tmp_1_i_i_load" fromId="162" toId="163">
</dataflow>
<dataflow id="549" from="ref_tmp_1_i_i_addr" to="ref_tmp_1_i_i_load" fromId="162" toId="164">
</dataflow>
<dataflow id="550" from="ref_tmp_1_i_i_load" to="ret_ln718" fromId="164" toId="165">
</dataflow>
<dataflow id="551" from="icmp_ln29" to="StgValue_2" fromId="37" toId="2">
</dataflow>
<dataflow id="552" from="icmp_ln378" to="StgValue_3" fromId="48" toId="3">
</dataflow>
<dataflow id="553" from="icmp_ln38" to="StgValue_11" fromId="139" toId="11">
</dataflow>
<dataflow id="554" from="icmp_ln38" to="StgValue_12" fromId="139" toId="12">
</dataflow>
<dataflow id="555" from="icmp_ln29_26" to="StgValue_9" fromId="131" toId="9">
</dataflow>
<dataflow id="556" from="icmp_ln29" to="StgValue_3" fromId="37" toId="3">
</dataflow>
<dataflow id="557" from="icmp_ln29" to="StgValue_4" fromId="37" toId="4">
</dataflow>
<dataflow id="558" from="icmp_ln29" to="StgValue_5" fromId="37" toId="5">
</dataflow>
<dataflow id="559" from="icmp_ln29" to="StgValue_6" fromId="37" toId="6">
</dataflow>
<dataflow id="560" from="icmp_ln29" to="StgValue_7" fromId="37" toId="7">
</dataflow>
</dataflows>


</stg>
