// Seed: 994720663
module module_0;
  supply1 id_1, id_2;
  assign id_1 = 1;
  logic [7:0] id_3 = id_1;
  assign id_3[-1 :-1] = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd43,
    parameter id_2 = 32'd72,
    parameter id_3 = 32'd91
) (
    _id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  not primCall (id_5, id_7);
  input wire _id_3;
  inout wire _id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  input wire _id_1;
  wire [id_2 : id_1] id_8;
  parameter id_9 = 1;
  struct packed {logic [1 : -1  ==?  id_3] id_10;} id_11;
endmodule
