EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Custom_Library_BMA250E
#
DEF Custom_Library_BMA250E U 0 20 Y Y 1 F N
F0 "U" -200 450 50 H V R CNN
F1 "Custom_Library_BMA250E" 150 450 50 H V L CNN
F2 "Package_LGA:LGA-12_2x2mm_P0.5mm" 150 550 50 H I L CNN
F3 "" -350 0 50 H I C CNN
$FPLIST
 LGA*2x2mm*P0.5mm*
$ENDFPLIST
DRAW
S -300 400 400 -400 0 1 10 f
X SDO 1 -400 0 100 R 50 50 1 1 B
X ~CSB 10 -400 200 100 R 50 50 1 1 I
X PS 11 500 -300 100 L 50 50 1 1 P
X SCx 12 -400 -100 100 R 50 50 1 1 I
X SDx 2 -400 100 100 R 50 50 1 1 B
X VddIO 3 100 500 100 D 50 50 1 1 W
X GND 4 -100 -500 100 U 50 50 1 1 W
X INT1 5 500 100 100 L 50 50 1 1 O
X INT2 6 500 0 100 L 50 50 1 1 O
X Vdd 7 0 500 100 D 50 50 1 1 W
X GNDIO 8 0 -500 100 U 50 50 1 1 W
X GND 9 100 -500 100 U 50 50 1 1 W
ENDDRAW
ENDDEF
#
# Custom_Library_MAX6951
#
DEF Custom_Library_MAX6951 U 0 20 Y Y 1 F N
F0 "U" -350 650 50 H V C CNN
F1 "Custom_Library_MAX6951" 250 -750 50 H V C CNN
F2 "Package_SO:QSOP-16_3.9x4.9mm_P0.635mm" 0 -800 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 DIP*W7.62mm*
 SOIC*3.9x9.9mm*P1.27mm*
 TSSOP*4.4x5mm*P0.65mm*
 SOIC*5.3x10.2mm*P1.27mm*
 SOIC*7.5x10.3mm*P1.27mm*
$ENDFPLIST
DRAW
S -400 600 400 -700 0 1 10 f
X DIN 1 -500 300 100 R 50 50 1 0 I
X SEG8 10 500 -500 100 L 50 50 1 0 T
X DIG7/SEG7 11 500 -400 100 L 50 50 1 0 T
X DIG6/SEG6 12 500 -300 100 L 50 50 1 0 T
X DIG5/SEG5 13 500 -200 100 L 50 50 1 0 T
X DIG4/SEG4 14 500 -100 100 L 50 50 1 0 T
X ~CS 15 -500 0 100 R 50 50 1 0 I
X VCC 16 0 700 100 D 50 50 1 0 W
X CLK 2 -500 200 100 R 50 50 1 0 I
X DIG3/SEG3 3 500 300 100 L 50 50 1 0 T
X DIG2/SEG2 4 500 200 100 L 50 50 1 0 T
X DIG1/SEG1 5 500 100 100 L 50 50 1 0 T
X DIG0/SEG0 6 500 0 100 L 50 50 1 0 T
X ISET 7 -500 -450 100 R 50 50 1 0 I
X GND 8 0 -800 100 U 50 50 1 0 W
X OSC 9 -500 -200 100 R 50 50 1 0 I
ENDDRAW
ENDDEF
#
# Custom_Library_SW_Push
#
DEF Custom_Library_SW_Push SW 0 40 N N 1 F N
F0 "SW" 50 100 50 H V L CNN
F1 "Custom_Library_SW_Push" 0 -60 50 H V C CNN
F2 "" 0 200 50 H I C CNN
F3 "" 0 200 50 H I C CNN
DRAW
C -80 0 20 0 1 0 N
C 80 0 20 0 1 0 N
P 2 0 1 0 0 50 0 120 N
P 2 0 1 0 100 50 -100 50 N
X 1 1 -200 0 100 R 50 50 0 1 P
X 2 2 200 0 100 L 50 50 0 1 P
ENDDRAW
ENDDEF
#
# Device_Battery_Cell
#
DEF Device_Battery_Cell BT 0 0 N N 1 F N
F0 "BT" 100 100 50 H V L CNN
F1 "Device_Battery_Cell" 100 0 50 H V L CNN
F2 "" 0 60 50 V I C CNN
F3 "" 0 60 50 V I C CNN
DRAW
S -90 70 90 60 0 1 0 F
S -62 47 58 27 0 1 0 F
P 2 0 1 0 0 30 0 0 N
P 2 0 1 0 0 70 0 100 N
P 2 0 1 10 20 135 60 135 N
P 2 0 1 10 40 155 40 115 N
X + 1 0 200 100 D 50 50 1 1 P
X - 2 0 -100 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_C_Small
#
DEF Device_C_Small C 0 10 N N 1 F N
F0 "C" 10 70 50 H V L CNN
F1 "Device_C_Small" 10 -80 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 C_*
$ENDFPLIST
DRAW
P 2 0 1 13 -60 -20 60 -20 N
P 2 0 1 12 -60 20 60 20 N
X ~ 1 0 100 80 D 50 50 1 1 P
X ~ 2 0 -100 80 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_Crystal_Small
#
DEF Device_Crystal_Small Y 0 40 N N 1 F N
F0 "Y" 0 100 50 H V C CNN
F1 "Device_Crystal_Small" 0 -100 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 Crystal*
$ENDFPLIST
DRAW
S -30 -60 30 60 0 1 0 N
P 2 0 1 15 -50 -30 -50 30 N
P 2 0 1 15 50 -30 50 30 N
X 1 1 -100 0 50 R 50 50 1 1 P
X 2 2 100 0 50 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_LED_ALT
#
DEF Device_LED_ALT D 0 40 N N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "Device_LED_ALT" 0 -100 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 LED*
 LED_SMD:*
 LED_THT:*
$ENDFPLIST
DRAW
P 2 0 1 8 -50 -50 -50 50 N
P 2 0 1 0 -50 0 50 0 N
P 4 0 1 8 50 -50 50 50 -50 0 50 -50 F
P 5 0 1 0 -120 -30 -180 -90 -150 -90 -180 -90 -180 -60 N
P 5 0 1 0 -70 -30 -130 -90 -100 -90 -130 -90 -130 -60 N
X K 1 -150 0 100 R 50 50 1 1 P
X A 2 150 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# MCU_Microchip_SAMD_ATSAMD10C14A-SS
#
DEF MCU_Microchip_SAMD_ATSAMD10C14A-SS U 0 20 Y Y 1 F N
F0 "U" -400 650 50 H V L CNN
F1 "MCU_Microchip_SAMD_ATSAMD10C14A-SS" 50 650 50 H V L CNN
F2 "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" 0 -1050 50 H I C CNN
F3 "" 0 -700 50 H I C CNN
ALIAS ATSAMD10C13A-SS ATSAMD10C14A-SS ATSAMD11C14A-SS
$FPLIST
 SOIC*3.9x8.7mm*P1.27mm*
$ENDFPLIST
DRAW
S -400 600 400 -600 0 1 10 f
X PA05 1 500 100 100 L 50 50 1 1 B
X PA25 10 500 -300 100 L 50 50 1 1 B
X GND 11 0 -700 100 U 50 50 1 1 W
X VDD 12 0 700 100 D 50 50 1 1 W
X PA02 13 500 300 100 L 50 50 1 1 B
X PA04 14 500 200 100 L 50 50 1 1 B
X PA08/XIN 2 -500 -200 100 R 50 50 1 1 B
X PA09/XOUT 3 -500 -300 100 R 50 50 1 1 B
X PA14 4 500 0 100 L 50 50 1 1 B
X PA15 5 500 -100 100 L 50 50 1 1 B
X PA28/~RST 6 -500 300 100 R 50 50 1 1 B
X PA30/SWCLK 7 -500 100 100 R 50 50 1 1 B
X PA31/SWDIO 8 -500 0 100 R 50 50 1 1 B
X PA24 9 500 -200 100 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
