{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1383840971874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1383840971874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 21:46:11 2013 " "Processing started: Thu Nov 07 21:46:11 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1383840971874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1383840971874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_Default -c DE1_Default " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_Default -c DE1_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1383840971874 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1383840971970 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1383840972206 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_Default EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"DE1_Default\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1383840972389 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:u3\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"VGA_Audio_PLL:u3\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0 14 15 0 0 " "Implementing clock multiplication of 14, clock division of 15, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1383840972908 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 2 3 0 0 " "Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1383840972908 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1383840972908 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a1 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a2 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a0 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a3 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a5 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a6 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a4 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a7 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a11 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a10 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a9 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a8 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a14 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a12 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a15 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a13 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a50 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a49 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a48 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a17 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a18 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a16 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a19 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a21 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a22 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a20 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a23 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a27 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a25 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a26 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a24 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a31 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a30 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a29 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a28 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a37 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a38 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a36 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a39 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a33 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a34 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a32 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a35 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a43 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a42 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a41 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a40 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a46 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a44 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a47 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a45 " "Atom \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a45"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1 1383840972913 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a1 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 93 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974393 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a2 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 129 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974397 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a0 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 57 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974398 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a3 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 165 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974399 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a5 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 237 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974400 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a6 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 273 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974400 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a4 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 201 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974401 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a7 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 309 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974402 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a11 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 453 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974403 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a10 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 417 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974404 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a9 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 381 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974405 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a8 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 345 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974406 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a14 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 561 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974406 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a12 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 489 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974407 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a15 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 597 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974408 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a13 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 525 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974409 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a50 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a50\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1857 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974410 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a50"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a49 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a49\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1821 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974411 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a49"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a48 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a48\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1785 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974412 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a48"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a17 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a17\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 669 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974412 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a18 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a18\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 705 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974414 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a16 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a16\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 633 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974415 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a19 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a19\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 741 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974416 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a21 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a21\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 813 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974417 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a22 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a22\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 849 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974418 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a20 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a20\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 777 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974419 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a23 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a23\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 885 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974420 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a27 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a27\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1029 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974421 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a25 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a25\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 957 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974422 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a26 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a26\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 993 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974422 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a24 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a24\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 921 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974423 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a31 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a31\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1173 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974424 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a30 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a30\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1137 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974425 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a29 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a29\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1101 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974426 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a28 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a28\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1065 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974427 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a37 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a37\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1389 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974428 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a37"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a38 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a38\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1425 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974429 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a38"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a36 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a36\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1353 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974429 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a36"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a39 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a39\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1461 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974430 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a39"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a33 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a33\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1245 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974431 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a33"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a34 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a34\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1281 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974432 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a34"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a32 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a32\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1209 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974433 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a32"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a35 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a35\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1317 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974434 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a35"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a43 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a43\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1605 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974435 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a43"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a42 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a42\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1569 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974436 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a42"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a41 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a41\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1533 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974437 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a41"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a40 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a40\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1497 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974438 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a40"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a46 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a46\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1713 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974438 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a46"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a44 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a44\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1641 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974441 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a44"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a47 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a47\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1749 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974441 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a47"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a45 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a45\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_e132.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 1677 2 0 } } { "db/altsyncram_f7o1.tdf" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/db/altsyncram_f7o1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/Img_RAM.v" 75 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 89 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 308 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1383840974442 "|DE1_Default|VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a45"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1383840974459 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1383840974489 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1383840975788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1383840975788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1383840975788 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1383840975788 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 4525 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1383840975791 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 4526 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1383840975791 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 4527 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1383840975791 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1383840975791 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1383840975856 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 283 " "No exact pin location assignment(s) for 4 pins of 283 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_DAT3 " "Pin SD_DAT3 not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 177 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 314 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1383840976010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_CMD " "Pin SD_CMD not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 178 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 315 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1383840976010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_DAT " "Pin SD_DAT not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SD_DAT } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 176 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 290 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1383840976010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_CLK " "Pin SD_CLK not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SD_CLK } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 179 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 316 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1383840976010 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1383840976010 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_Default.sdc " "Synopsys Design Constraints File file not found: 'DE1_Default.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1383840977088 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1383840977088 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1383840977100 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1383840977175 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_27\[0\] (placed in PIN D12 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node CLOCK_27\[0\] (placed in PIN D12 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1383840977315 ""}  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { CLOCK_27[0] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[0\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 129 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 163 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1383840977315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Automatically promoted node VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1383840977315 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 1186 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1383840977315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_3) " "Automatically promoted node VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1383840977315 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 1186 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1383840977315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1383840977315 ""}  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 130 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 291 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1383840977315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_24\[0\] (placed in PIN B12 (CLK8, LVDSCLK4n, Input)) " "Automatically promoted node CLOCK_24\[0\] (placed in PIN B12 (CLK8, LVDSCLK4n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1383840977315 ""}  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { CLOCK_24[0] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 128 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 161 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1383840977315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_AV_Config:u7\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_AV_Config:u7\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1383840977316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node I2C_AV_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/I2C_Controller.v" 62 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u7|I2C_Controller:u0|I2C_SCLK~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 1325 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1383840977316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u7\|mI2C_CTRL_CLK~0 " "Destination node I2C_AV_Config:u7\|mI2C_CTRL_CLK~0" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u7|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 1508 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1383840977316 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1383840977316 ""}  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u7|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 427 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1383840977316 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LEDR_Driver:u1\|Cont\[20\]  " "Automatically promoted node LEDR_Driver:u1\|Cont\[20\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1383840977316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDR_Driver:u1\|Cont\[20\]~58 " "Destination node LEDR_Driver:u1\|Cont\[20\]~58" {  } { { "LEDR_Driver.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR_Driver:u1|Cont[20]~58 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 1681 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1383840977316 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1383840977316 ""}  } { { "LEDR_Driver.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR_Driver:u1|Cont[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 1257 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1383840977316 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LEDG_Driver:u2\|Cont\[20\]  " "Automatically promoted node LEDG_Driver:u2\|Cont\[20\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1383840977317 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG_Driver:u2\|Cont\[20\]~58 " "Destination node LEDG_Driver:u2\|Cont\[20\]~58" {  } { { "LEDG_Driver.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/LEDG_Driver.v" 10 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG_Driver:u2|Cont[20]~58 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 1637 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1383840977317 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1383840977317 ""}  } { { "LEDG_Driver.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/LEDG_Driver.v" 10 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG_Driver:u2|Cont[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 1223 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1383840977317 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_DAC:u8\|LRCK_1X  " "Automatically promoted node AUDIO_DAC:u8\|LRCK_1X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1383840977317 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_DAC:u8\|LRCK_1X~0 " "Destination node AUDIO_DAC:u8\|LRCK_1X~0" {  } { { "AUDIO_DAC.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 111 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u8|LRCK_1X~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 1577 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1383840977317 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_ADCLRCK " "Destination node AUD_ADCLRCK" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 198 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 326 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1383840977317 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_DACLRCK " "Destination node AUD_DACLRCK" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 200 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 328 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1383840977317 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1383840977317 ""}  } { { "AUDIO_DAC.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 111 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u8|LRCK_1X } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 360 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1383840977317 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_DAC:u8\|oAUD_BCK  " "Automatically promoted node AUDIO_DAC:u8\|oAUD_BCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1383840977318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_BCLK " "Destination node AUD_BCLK" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 202 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 330 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1383840977318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_DAC:u8\|oAUD_BCK~0 " "Destination node AUDIO_DAC:u8\|oAUD_BCK~0" {  } { { "AUDIO_DAC.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 48 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u8|oAUD_BCK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 2108 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1383840977318 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1383840977318 ""}  } { { "AUDIO_DAC.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 48 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u8|oAUD_BCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 359 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1383840977318 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1383840977986 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1383840977989 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1383840977989 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1 1383840977994 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1 1383840977999 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1 1383840978002 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1 1383840978122 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1383840978130 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1383840978130 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 0 1 3 " "Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 3 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1383840978204 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1383840978204 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1383840978204 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 40 1 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1383840978206 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 32 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1383840978206 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 28 15 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1383840978206 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 38 2 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 38 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1383840978206 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 36 3 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1383840978206 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 31 5 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1383840978206 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 36 4 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1383840978206 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 41 2 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 41 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1383840978206 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1383840978206 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1383840978206 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:u3\|altpll:altpll_component\|pll clk\[1\] AUD_XCK " "PLL \"VGA_Audio_PLL:u3\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/VGA_Audio_PLL.v" 83 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 262 0 0 } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 203 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1383840978300 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1383840978338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1383840980440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1383840981034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1383840981072 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1383840983934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1383840983934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1383840984699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1383840986748 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1383840986748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1383840988503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1383840988507 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1383840988507 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1383840988670 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "256 " "Found 256 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383840988730 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1383840988730 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1383840989587 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1383840989806 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1383840990616 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1383840991222 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "116 " "Following 116 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 177 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 314 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 178 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 315 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 148 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 145 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 148 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 146 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 148 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 147 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 148 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 148 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 148 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 149 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 148 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 150 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 148 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 151 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 148 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 152 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 148 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 153 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 148 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 154 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 148 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 155 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 148 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 156 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 148 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 157 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 148 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 158 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 148 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 159 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 148 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 160 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 161 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 137 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 161 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 138 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 161 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 139 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 161 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 140 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 161 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 141 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 161 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 142 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 161 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 143 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 161 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 144 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 168 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 121 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 168 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 122 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 168 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 123 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 168 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 124 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 168 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 125 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 168 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 126 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 168 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 127 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 168 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 128 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 168 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 129 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 168 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 130 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 168 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 131 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 168 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 132 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 168 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 133 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 168 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 134 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 168 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 135 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 168 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 136 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SD_DAT } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 176 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 290 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 202 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 330 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 85 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 86 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 87 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 88 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 89 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 90 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 91 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 92 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 93 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 94 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 95 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 96 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 97 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 98 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 99 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 100 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 101 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 102 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 103 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 104 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 105 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 106 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 107 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 108 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 109 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 110 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 111 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 112 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 113 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 114 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 115 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 116 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 117 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 118 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 119 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 205 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 120 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 49 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 50 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 51 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 52 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 53 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 54 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 55 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 56 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 57 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 58 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 59 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 60 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 61 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 62 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 63 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 64 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 65 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 66 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 67 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 68 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 69 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 70 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 71 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 72 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 73 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 74 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 75 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 76 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 77 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 78 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 79 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 80 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 81 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 82 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 83 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_Default.v" "" { Text "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/DE1_Default.v" 206 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/academics/altera/de1_cd/DE1_demonstrations/DE1_Default/" { { 0 { 0 ""} 0 84 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1383840991367 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1383840991367 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1383840991384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 60 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1383840992588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 21:46:32 2013 " "Processing ended: Thu Nov 07 21:46:32 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1383840992588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1383840992588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1383840992588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1383840992588 ""}
