// Seed: 853890455
`timescale 1ps / 1ps
module module_0 (
    input logic id_2,
    input id_3,
    output logic id_4,
    input id_5
);
  logic id_6;
  assign id_1 = 1;
  assign id_5 = 1;
  type_19(
      .id_0(1),
      .id_1(1),
      .id_2(SystemTFIdentifier(id_2)),
      .id_3(1),
      .id_4(1),
      .id_5(id_3),
      .id_6(1),
      .id_7(1),
      .id_8(1'b0 - 1)
  );
  assign {""} = id_5;
  logic id_7, id_8;
  logic id_9, id_10, id_11, id_12;
  assign id_5 = (1 == id_1);
  logic id_13, id_14;
  logic id_15;
endmodule
module module_1 (
    output logic id_1,
    output id_2,
    input id_3,
    input id_4,
    output id_5,
    input id_6,
    input id_7,
    input id_8
    , id_9,
    input id_10,
    input id_11,
    output id_12
);
  assign id_7 = 1 - id_9;
endmodule
`timescale 1ps / 1ps
