// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1.1 (win64) Build 2580384 Sat Jun 29 08:12:21 MDT 2019
// Date        : Sun Aug 11 23:42:59 2019
// Host        : ULRICHHABEL6701 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               f:/TE0712-02-100-2C3/TE0712-02-100-2C3.srcs/sources_1/bd/mcu/ip/mcu_axi_mcdma_0_0/mcu_axi_mcdma_0_0_sim_netlist.v
// Design      : mcu_axi_mcdma_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tfgg484-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "mcu_axi_mcdma_0_0,axi_mcdma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_mcdma,Vivado 2019.1.1" *) 
(* NotValidForBitStream *)
module mcu_axi_mcdma_0_0
   (s_axi_aclk,
    s_axi_lite_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awuser,
    m_axi_sg_awcache,
    m_axi_sg_awvalid,
    m_axi_sg_awready,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_wvalid,
    m_axi_sg_wready,
    m_axi_sg_bresp,
    m_axi_sg_bvalid,
    m_axi_sg_bready,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_aruser,
    m_axi_sg_arcache,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awuser,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tid,
    s_axis_s2mm_tdest,
    s2mm_ch1_introut);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF M_AXI_S2MM:S_AXIS_S2MM:S_AXIS_STS:M_AXI_MM2S:M_AXIS_MM2S:M_AXIS_CNTRL:M_AXI_SG:M_AXI, ASSOCIATED_RESET s2mm_prmry_reset_out_n:s2mm_sts_reset_out_n:mm2s_prmry_reset_out_n:mm2s_cntrl_reset_out_n, FREQ_HZ 100000000, PHASE 0, CLK_DOMAIN mcu_mig_7series_0_0_ui_clk, INSERT_VIP 0" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE, ASSOCIATED_RESET axi_resetn, FREQ_HZ 100000000, PHASE 0, CLK_DOMAIN mcu_mig_7series_0_0_ui_clk, INSERT_VIP 0" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input axi_resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 12, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN mcu_mig_7series_0_0_ui_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [11:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [11:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_SG, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 4, ARUSER_WIDTH 4, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0, CLK_DOMAIN mcu_mig_7series_0_0_ui_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_sg_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWLEN" *) output [7:0]m_axi_sg_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWSIZE" *) output [2:0]m_axi_sg_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWBURST" *) output [1:0]m_axi_sg_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWPROT" *) output [2:0]m_axi_sg_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWUSER" *) output [3:0]m_axi_sg_awuser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWCACHE" *) output [3:0]m_axi_sg_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWVALID" *) output m_axi_sg_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWREADY" *) input m_axi_sg_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WDATA" *) output [31:0]m_axi_sg_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WSTRB" *) output [3:0]m_axi_sg_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WLAST" *) output m_axi_sg_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WVALID" *) output m_axi_sg_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WREADY" *) input m_axi_sg_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BRESP" *) input [1:0]m_axi_sg_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BVALID" *) input m_axi_sg_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BREADY" *) output m_axi_sg_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARADDR" *) output [31:0]m_axi_sg_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARLEN" *) output [7:0]m_axi_sg_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARSIZE" *) output [2:0]m_axi_sg_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARBURST" *) output [1:0]m_axi_sg_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARPROT" *) output [2:0]m_axi_sg_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARUSER" *) output [3:0]m_axi_sg_aruser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARCACHE" *) output [3:0]m_axi_sg_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARVALID" *) output m_axi_sg_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARREADY" *) input m_axi_sg_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RDATA" *) input [31:0]m_axi_sg_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RRESP" *) input [1:0]m_axi_sg_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RLAST" *) input m_axi_sg_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RVALID" *) input m_axi_sg_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RREADY" *) output m_axi_sg_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_S2MM, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 2, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 4, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, NUM_READ_OUTSTANDING 2, MAX_BURST_LENGTH 2, PHASE 0, CLK_DOMAIN mcu_mig_7series_0_0_ui_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_s2mm_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWLEN" *) output [7:0]m_axi_s2mm_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWSIZE" *) output [2:0]m_axi_s2mm_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWBURST" *) output [1:0]m_axi_s2mm_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWPROT" *) output [2:0]m_axi_s2mm_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWCACHE" *) output [3:0]m_axi_s2mm_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWUSER" *) output [3:0]m_axi_s2mm_awuser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID" *) output m_axi_s2mm_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY" *) input m_axi_s2mm_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WDATA" *) output [31:0]m_axi_s2mm_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WSTRB" *) output [3:0]m_axi_s2mm_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST" *) output m_axi_s2mm_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID" *) output m_axi_s2mm_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY" *) input m_axi_s2mm_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BRESP" *) input [1:0]m_axi_s2mm_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID" *) input m_axi_s2mm_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY" *) output m_axi_s2mm_bready;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S2MM_PRMRY_RESET_OUT_N RST" *) (* x_interface_parameter = "XIL_INTERFACENAME S2MM_PRMRY_RESET_OUT_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output s2mm_prmry_reset_out_n;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS_S2MM, TDATA_NUM_BYTES 4, TDEST_WIDTH 4, TID_WIDTH 8, TUSER_WIDTH 16, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0, CLK_DOMAIN mcu_mig_7series_0_0_ui_clk, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]s_axis_s2mm_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP" *) input [3:0]s_axis_s2mm_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID" *) input s_axis_s2mm_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY" *) output s_axis_s2mm_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST" *) input s_axis_s2mm_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TUSER" *) input [15:0]s_axis_s2mm_tuser;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TID" *) input [7:0]s_axis_s2mm_tid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDEST" *) input [3:0]s_axis_s2mm_tdest;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 S2MM_CH1_INTROUT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME S2MM_CH1_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output s2mm_ch1_introut;

  wire axi_resetn;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [1:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awcache;
  wire [7:0]m_axi_s2mm_awlen;
  wire [2:0]m_axi_s2mm_awprot;
  wire m_axi_s2mm_awready;
  wire [2:0]m_axi_s2mm_awsize;
  wire [3:0]m_axi_s2mm_awuser;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire [3:0]m_axi_sg_arcache;
  wire [7:0]m_axi_sg_arlen;
  wire [2:0]m_axi_sg_arprot;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire [3:0]m_axi_sg_aruser;
  wire m_axi_sg_arvalid;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [3:0]m_axi_sg_awcache;
  wire [7:0]m_axi_sg_awlen;
  wire [2:0]m_axi_sg_awprot;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire [3:0]m_axi_sg_awuser;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [3:0]m_axi_sg_wstrb;
  wire m_axi_sg_wvalid;
  wire s2mm_ch1_introut;
  wire s2mm_prmry_reset_out_n;
  wire s_axi_aclk;
  wire s_axi_lite_aclk;
  wire [11:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [11:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [1:0]s_axi_lite_bresp;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [1:0]s_axi_lite_rresp;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tdest;
  wire [7:0]s_axis_s2mm_tid;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire [15:0]s_axis_s2mm_tuser;
  wire s_axis_s2mm_tvalid;
  wire NLW_U0_m_axi_mm2s_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_mm2s_rready_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_tvalid_UNCONNECTED;
  wire NLW_U0_mm2s_ch10_introut_UNCONNECTED;
  wire NLW_U0_mm2s_ch11_introut_UNCONNECTED;
  wire NLW_U0_mm2s_ch12_introut_UNCONNECTED;
  wire NLW_U0_mm2s_ch13_introut_UNCONNECTED;
  wire NLW_U0_mm2s_ch14_introut_UNCONNECTED;
  wire NLW_U0_mm2s_ch15_introut_UNCONNECTED;
  wire NLW_U0_mm2s_ch16_introut_UNCONNECTED;
  wire NLW_U0_mm2s_ch1_introut_UNCONNECTED;
  wire NLW_U0_mm2s_ch2_introut_UNCONNECTED;
  wire NLW_U0_mm2s_ch3_introut_UNCONNECTED;
  wire NLW_U0_mm2s_ch4_introut_UNCONNECTED;
  wire NLW_U0_mm2s_ch5_introut_UNCONNECTED;
  wire NLW_U0_mm2s_ch6_introut_UNCONNECTED;
  wire NLW_U0_mm2s_ch7_introut_UNCONNECTED;
  wire NLW_U0_mm2s_ch8_introut_UNCONNECTED;
  wire NLW_U0_mm2s_ch9_introut_UNCONNECTED;
  wire NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED;
  wire NLW_U0_mm2s_introut_UNCONNECTED;
  wire NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_ch10_introut_UNCONNECTED;
  wire NLW_U0_s2mm_ch11_introut_UNCONNECTED;
  wire NLW_U0_s2mm_ch12_introut_UNCONNECTED;
  wire NLW_U0_s2mm_ch13_introut_UNCONNECTED;
  wire NLW_U0_s2mm_ch14_introut_UNCONNECTED;
  wire NLW_U0_s2mm_ch15_introut_UNCONNECTED;
  wire NLW_U0_s2mm_ch16_introut_UNCONNECTED;
  wire NLW_U0_s2mm_ch2_introut_UNCONNECTED;
  wire NLW_U0_s2mm_ch3_introut_UNCONNECTED;
  wire NLW_U0_s2mm_ch4_introut_UNCONNECTED;
  wire NLW_U0_s2mm_ch5_introut_UNCONNECTED;
  wire NLW_U0_s2mm_ch6_introut_UNCONNECTED;
  wire NLW_U0_s2mm_ch7_introut_UNCONNECTED;
  wire NLW_U0_s2mm_ch8_introut_UNCONNECTED;
  wire NLW_U0_s2mm_ch9_introut_UNCONNECTED;
  wire NLW_U0_s2mm_introut_UNCONNECTED;
  wire NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED;
  wire NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED;
  wire [31:0]NLW_U0_axi_mcdma_tstvec_UNCONNECTED;
  wire [15:0]NLW_U0_axi_mcdma_tstvec_mm2s_eof_UNCONNECTED;
  wire [15:0]NLW_U0_axi_mcdma_tstvec_mm2s_ioc_UNCONNECTED;
  wire [15:0]NLW_U0_axi_mcdma_tstvec_mm2s_sof_UNCONNECTED;
  wire [15:0]NLW_U0_axi_mcdma_tstvec_s2mm_eof_UNCONNECTED;
  wire [15:0]NLW_U0_axi_mcdma_tstvec_s2mm_ioc_UNCONNECTED;
  wire [15:0]NLW_U0_axi_mcdma_tstvec_s2mm_sof_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_mm2s_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_mm2s_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_mm2s_arcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_mm2s_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_mm2s_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_mm2s_arsize_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_mm2s_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED;
  wire [31:0]NLW_U0_m_axis_mm2s_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_tdest_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_mm2s_tid_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_tkeep_UNCONNECTED;
  wire [15:0]NLW_U0_m_axis_mm2s_tuser_UNCONNECTED;

  (* C_DLYTMR_RESOLUTION = "125" *) 
  (* C_ENABLE_SINGLE_INTR = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_GROUP1_MM2S = "0000000000000000" *) 
  (* C_GROUP1_S2MM = "0000000000000001" *) 
  (* C_GROUP2_MM2S = "0000000000000000" *) 
  (* C_GROUP2_S2MM = "0000000000000000" *) 
  (* C_GROUP3_MM2S = "0000000000000000" *) 
  (* C_GROUP3_S2MM = "0000000000000000" *) 
  (* C_GROUP4_MM2S = "0000000000000000" *) 
  (* C_GROUP4_S2MM = "0000000000000000" *) 
  (* C_GROUP5_MM2S = "0000000000000000" *) 
  (* C_GROUP5_S2MM = "0000000000000000" *) 
  (* C_GROUP6_MM2S = "0000000000000000" *) 
  (* C_GROUP6_S2MM = "0000000000000000" *) 
  (* C_INCLUDE_MM2S = "0" *) 
  (* C_INCLUDE_MM2S_DRE = "0" *) 
  (* C_INCLUDE_MM2S_SF = "1" *) 
  (* C_INCLUDE_S2MM = "1" *) 
  (* C_INCLUDE_S2MM_DRE = "0" *) 
  (* C_INCLUDE_S2MM_SF = "1" *) 
  (* C_INCLUDE_SG = "1" *) 
  (* C_INSTANCE = "axi_mcdma" *) 
  (* C_MM2S_BURST_SIZE = "16" *) 
  (* C_MM2S_SCHEDULER = "2" *) 
  (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) 
  (* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_DATA_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_NUM_MM2S_CHANNELS = "1" *) 
  (* C_NUM_S2MM_CHANNELS = "1" *) 
  (* C_PRMRY_IS_ACLK_ASYNC = "0" *) 
  (* C_S2MM_BURST_SIZE = "2" *) 
  (* C_SG_INCLUDE_STSCNTRL_STRM = "0" *) 
  (* C_SG_LENGTH_WIDTH = "14" *) 
  (* C_SG_USE_STSAPP_LENGTH = "0" *) 
  (* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) 
  (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "12" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  mcu_axi_mcdma_0_0_axi_mcdma U0
       (.axi_mcdma_tstvec(NLW_U0_axi_mcdma_tstvec_UNCONNECTED[31:0]),
        .axi_mcdma_tstvec_mm2s_eof(NLW_U0_axi_mcdma_tstvec_mm2s_eof_UNCONNECTED[15:0]),
        .axi_mcdma_tstvec_mm2s_ioc(NLW_U0_axi_mcdma_tstvec_mm2s_ioc_UNCONNECTED[15:0]),
        .axi_mcdma_tstvec_mm2s_sof(NLW_U0_axi_mcdma_tstvec_mm2s_sof_UNCONNECTED[15:0]),
        .axi_mcdma_tstvec_s2mm_eof(NLW_U0_axi_mcdma_tstvec_s2mm_eof_UNCONNECTED[15:0]),
        .axi_mcdma_tstvec_s2mm_ioc(NLW_U0_axi_mcdma_tstvec_s2mm_ioc_UNCONNECTED[15:0]),
        .axi_mcdma_tstvec_s2mm_sof(NLW_U0_axi_mcdma_tstvec_s2mm_sof_UNCONNECTED[15:0]),
        .axi_resetn(axi_resetn),
        .m_axi_mm2s_aclk(1'b0),
        .m_axi_mm2s_araddr(NLW_U0_m_axi_mm2s_araddr_UNCONNECTED[31:0]),
        .m_axi_mm2s_arburst(NLW_U0_m_axi_mm2s_arburst_UNCONNECTED[1:0]),
        .m_axi_mm2s_arcache(NLW_U0_m_axi_mm2s_arcache_UNCONNECTED[3:0]),
        .m_axi_mm2s_arlen(NLW_U0_m_axi_mm2s_arlen_UNCONNECTED[7:0]),
        .m_axi_mm2s_arprot(NLW_U0_m_axi_mm2s_arprot_UNCONNECTED[2:0]),
        .m_axi_mm2s_arready(1'b0),
        .m_axi_mm2s_arsize(NLW_U0_m_axi_mm2s_arsize_UNCONNECTED[2:0]),
        .m_axi_mm2s_aruser(NLW_U0_m_axi_mm2s_aruser_UNCONNECTED[3:0]),
        .m_axi_mm2s_arvalid(NLW_U0_m_axi_mm2s_arvalid_UNCONNECTED),
        .m_axi_mm2s_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_mm2s_rlast(1'b0),
        .m_axi_mm2s_rready(NLW_U0_m_axi_mm2s_rready_UNCONNECTED),
        .m_axi_mm2s_rresp({1'b0,1'b0}),
        .m_axi_mm2s_rvalid(1'b0),
        .m_axi_s2mm_aclk(1'b0),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awcache(m_axi_s2mm_awcache),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awprot(m_axi_s2mm_awprot),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awuser(m_axi_s2mm_awuser),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axi_sg_aclk(1'b0),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arcache(m_axi_sg_arcache),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arprot(m_axi_sg_arprot),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_aruser(m_axi_sg_aruser),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awcache(m_axi_sg_awcache),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awprot(m_axi_sg_awprot),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awuser(m_axi_sg_awuser),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wstrb(m_axi_sg_wstrb),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axis_mm2s_cntrl_tdata(NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED[31:0]),
        .m_axis_mm2s_cntrl_tkeep(NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED[3:0]),
        .m_axis_mm2s_cntrl_tlast(NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED),
        .m_axis_mm2s_cntrl_tready(1'b0),
        .m_axis_mm2s_cntrl_tvalid(NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED),
        .m_axis_mm2s_tdata(NLW_U0_m_axis_mm2s_tdata_UNCONNECTED[31:0]),
        .m_axis_mm2s_tdest(NLW_U0_m_axis_mm2s_tdest_UNCONNECTED[3:0]),
        .m_axis_mm2s_tid(NLW_U0_m_axis_mm2s_tid_UNCONNECTED[7:0]),
        .m_axis_mm2s_tkeep(NLW_U0_m_axis_mm2s_tkeep_UNCONNECTED[3:0]),
        .m_axis_mm2s_tlast(NLW_U0_m_axis_mm2s_tlast_UNCONNECTED),
        .m_axis_mm2s_tready(1'b0),
        .m_axis_mm2s_tuser(NLW_U0_m_axis_mm2s_tuser_UNCONNECTED[15:0]),
        .m_axis_mm2s_tvalid(NLW_U0_m_axis_mm2s_tvalid_UNCONNECTED),
        .mm2s_ch10_introut(NLW_U0_mm2s_ch10_introut_UNCONNECTED),
        .mm2s_ch11_introut(NLW_U0_mm2s_ch11_introut_UNCONNECTED),
        .mm2s_ch12_introut(NLW_U0_mm2s_ch12_introut_UNCONNECTED),
        .mm2s_ch13_introut(NLW_U0_mm2s_ch13_introut_UNCONNECTED),
        .mm2s_ch14_introut(NLW_U0_mm2s_ch14_introut_UNCONNECTED),
        .mm2s_ch15_introut(NLW_U0_mm2s_ch15_introut_UNCONNECTED),
        .mm2s_ch16_introut(NLW_U0_mm2s_ch16_introut_UNCONNECTED),
        .mm2s_ch1_introut(NLW_U0_mm2s_ch1_introut_UNCONNECTED),
        .mm2s_ch2_introut(NLW_U0_mm2s_ch2_introut_UNCONNECTED),
        .mm2s_ch3_introut(NLW_U0_mm2s_ch3_introut_UNCONNECTED),
        .mm2s_ch4_introut(NLW_U0_mm2s_ch4_introut_UNCONNECTED),
        .mm2s_ch5_introut(NLW_U0_mm2s_ch5_introut_UNCONNECTED),
        .mm2s_ch6_introut(NLW_U0_mm2s_ch6_introut_UNCONNECTED),
        .mm2s_ch7_introut(NLW_U0_mm2s_ch7_introut_UNCONNECTED),
        .mm2s_ch8_introut(NLW_U0_mm2s_ch8_introut_UNCONNECTED),
        .mm2s_ch9_introut(NLW_U0_mm2s_ch9_introut_UNCONNECTED),
        .mm2s_cntrl_reset_out_n(NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED),
        .mm2s_introut(NLW_U0_mm2s_introut_UNCONNECTED),
        .mm2s_prmry_reset_out_n(NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED),
        .s2mm_ch10_introut(NLW_U0_s2mm_ch10_introut_UNCONNECTED),
        .s2mm_ch11_introut(NLW_U0_s2mm_ch11_introut_UNCONNECTED),
        .s2mm_ch12_introut(NLW_U0_s2mm_ch12_introut_UNCONNECTED),
        .s2mm_ch13_introut(NLW_U0_s2mm_ch13_introut_UNCONNECTED),
        .s2mm_ch14_introut(NLW_U0_s2mm_ch14_introut_UNCONNECTED),
        .s2mm_ch15_introut(NLW_U0_s2mm_ch15_introut_UNCONNECTED),
        .s2mm_ch16_introut(NLW_U0_s2mm_ch16_introut_UNCONNECTED),
        .s2mm_ch1_introut(s2mm_ch1_introut),
        .s2mm_ch2_introut(NLW_U0_s2mm_ch2_introut_UNCONNECTED),
        .s2mm_ch3_introut(NLW_U0_s2mm_ch3_introut_UNCONNECTED),
        .s2mm_ch4_introut(NLW_U0_s2mm_ch4_introut_UNCONNECTED),
        .s2mm_ch5_introut(NLW_U0_s2mm_ch5_introut_UNCONNECTED),
        .s2mm_ch6_introut(NLW_U0_s2mm_ch6_introut_UNCONNECTED),
        .s2mm_ch7_introut(NLW_U0_s2mm_ch7_introut_UNCONNECTED),
        .s2mm_ch8_introut(NLW_U0_s2mm_ch8_introut_UNCONNECTED),
        .s2mm_ch9_introut(NLW_U0_s2mm_ch9_introut_UNCONNECTED),
        .s2mm_introut(NLW_U0_s2mm_introut_UNCONNECTED),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_sts_reset_out_n(NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(s_axi_lite_bresp),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(s_axi_lite_rresp),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_sts_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_sts_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .s_axis_s2mm_sts_tlast(1'b0),
        .s_axis_s2mm_sts_tready(NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED),
        .s_axis_s2mm_sts_tvalid(1'b0),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tdest(s_axis_s2mm_tdest),
        .s_axis_s2mm_tid(s_axis_s2mm_tid),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tuser(s_axis_s2mm_tuser),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
endmodule

(* ORIG_REF_NAME = "axi_datamover" *) 
module mcu_axi_mcdma_0_0_axi_datamover
   (m_axi_s2mm_wvalid,
    out,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wlast,
    s2mm_halt_cmplt,
    s_axis_s2mm_cmd_tready,
    m_axis_s2mm_sts_tvalid,
    sig_s_h_halt_reg,
    sig_stop_request,
    rd_en,
    sts_received_i_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ,
    s2mm_decerr_i,
    s2mm_interr_i,
    s2mm_slverr_i,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ,
    E,
    m_axi_s2mm_bready,
    axi_mcdma_tstvec,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    s_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_slast_with_stop,
    sig_s_h_halt_reg_reg,
    m_axis_s2mm_sts_tready,
    s_axis_s2mm_cmd_tvalid,
    empty,
    sig_m_valid_out_reg,
    p_9_out,
    \guf.underflow_i_reg ,
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ,
    dout,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_wready,
    sig_last_reg_out_reg,
    m_axi_s2mm_awready,
    m_axi_s2mm_bresp,
    D);
  output m_axi_s2mm_wvalid;
  output out;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wlast;
  output s2mm_halt_cmplt;
  output s_axis_s2mm_cmd_tready;
  output m_axis_s2mm_sts_tvalid;
  output sig_s_h_halt_reg;
  output sig_stop_request;
  output rd_en;
  output sts_received_i_reg;
  output [15:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output [13:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ;
  output [0:0]E;
  output m_axi_s2mm_bready;
  output [0:0]axi_mcdma_tstvec;
  output [31:0]m_axi_s2mm_awaddr;
  output [1:0]m_axi_s2mm_awlen;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  input s_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  input sig_slast_with_stop;
  input sig_s_h_halt_reg_reg;
  input m_axis_s2mm_sts_tready;
  input s_axis_s2mm_cmd_tvalid;
  input empty;
  input sig_m_valid_out_reg;
  input p_9_out;
  input \guf.underflow_i_reg ;
  input \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  input [15:0]dout;
  input m_axi_s2mm_bvalid;
  input m_axi_s2mm_wready;
  input [36:0]sig_last_reg_out_reg;
  input m_axi_s2mm_awready;
  input [1:0]m_axi_s2mm_bresp;
  input [46:0]D;

  wire [46:0]D;
  wire [0:0]E;
  wire \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  wire [13:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  wire [0:0]axi_mcdma_tstvec;
  wire [15:0]dout;
  wire empty;
  wire [15:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ;
  wire \guf.underflow_i_reg ;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [1:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire out;
  wire p_9_out;
  wire rd_en;
  wire s2mm_decerr_i;
  wire s2mm_halt_cmplt;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s_axi_aclk;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire [36:0]sig_last_reg_out_reg;
  wire sig_m_valid_out_reg;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg;
  wire sig_slast_with_stop;
  wire sig_stop_request;
  wire sts_received_i_reg;

  mcu_axi_mcdma_0_0_axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.D(D),
        .E(E),
        .\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg (\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (s_axis_s2mm_cmd_tready),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (m_axis_s2mm_sts_tvalid),
        .axi_mcdma_tstvec(axi_mcdma_tstvec),
        .dout(dout),
        .empty(empty),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ),
        .\guf.underflow_i_reg (\guf.underflow_i_reg ),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out(out),
        .p_9_out(p_9_out),
        .rd_en(rd_en),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_last_reg_out_reg(sig_last_reg_out_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sready_stop_reg_reg(sig_stop_request),
        .sts_received_i_reg(sts_received_i_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module mcu_axi_mcdma_0_0_axi_datamover_addr_cntl
   (out,
    FIFO_Full_reg,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_calc_error_reg_reg_0,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    SR,
    s_axi_aclk,
    sig_init_done_reg,
    sig_data2addr_stop_req,
    p_22_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_s2mm_awready,
    sig_halt_cmplt_reg,
    sig_halt_cmplt_reg_0,
    s2mm_halt_cmplt,
    in);
  output out;
  output FIFO_Full_reg;
  output sig_addr2wsc_calc_error;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output sig_calc_error_reg_reg_0;
  output [31:0]m_axi_s2mm_awaddr;
  output [1:0]m_axi_s2mm_awlen;
  input [0:0]SR;
  input s_axi_aclk;
  input sig_init_done_reg;
  input sig_data2addr_stop_req;
  input p_22_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_s2mm_awready;
  input sig_halt_cmplt_reg;
  input sig_halt_cmplt_reg_0;
  input s2mm_halt_cmplt;
  input [35:0]in;

  wire FIFO_Full_reg;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ;
  wire [0:0]SR;
  wire [35:0]in;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [1:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire [50:4]p_1_out;
  wire p_22_out;
  wire s2mm_halt_cmplt;
  wire s_axi_aclk;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_halt_cmplt_reg;
  wire sig_halt_cmplt_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_next_addr_reg0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;

  assign out = sig_posted_to_axi;
  mcu_axi_mcdma_0_0_axi_datamover_fifo__parameterized5 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .SR(SR),
        .in(in),
        .out({p_1_out[50],p_1_out[47],p_1_out[45],p_1_out[37:4]}),
        .p_22_out(p_22_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_xfer_calc_err_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .Q(m_axi_s2mm_awvalid),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[50]),
        .Q(sig_addr2wsc_calc_error),
        .R(sig_next_addr_reg0));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    sig_halt_cmplt_i_1
       (.I0(sig_addr2wsc_calc_error),
        .I1(sig_halt_cmplt_reg),
        .I2(sig_halt_cmplt_reg_0),
        .I3(sig_addr_reg_empty),
        .I4(s2mm_halt_cmplt),
        .O(sig_calc_error_reg_reg_0));
  LUT4 #(
    .INIT(16'h08FF)) 
    \sig_next_addr_reg[31]_i_1__1 
       (.I0(sig_addr_reg_full),
        .I1(m_axi_s2mm_awready),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[4]),
        .Q(m_axi_s2mm_awaddr[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[14]),
        .Q(m_axi_s2mm_awaddr[10]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[15]),
        .Q(m_axi_s2mm_awaddr[11]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[16]),
        .Q(m_axi_s2mm_awaddr[12]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[17]),
        .Q(m_axi_s2mm_awaddr[13]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[18]),
        .Q(m_axi_s2mm_awaddr[14]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[19]),
        .Q(m_axi_s2mm_awaddr[15]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[20]),
        .Q(m_axi_s2mm_awaddr[16]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[21]),
        .Q(m_axi_s2mm_awaddr[17]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[22]),
        .Q(m_axi_s2mm_awaddr[18]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[23]),
        .Q(m_axi_s2mm_awaddr[19]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[5]),
        .Q(m_axi_s2mm_awaddr[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[24]),
        .Q(m_axi_s2mm_awaddr[20]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[25]),
        .Q(m_axi_s2mm_awaddr[21]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[26]),
        .Q(m_axi_s2mm_awaddr[22]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[27]),
        .Q(m_axi_s2mm_awaddr[23]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[28]),
        .Q(m_axi_s2mm_awaddr[24]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[29]),
        .Q(m_axi_s2mm_awaddr[25]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[30]),
        .Q(m_axi_s2mm_awaddr[26]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[31]),
        .Q(m_axi_s2mm_awaddr[27]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[32]),
        .Q(m_axi_s2mm_awaddr[28]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[33]),
        .Q(m_axi_s2mm_awaddr[29]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[6]),
        .Q(m_axi_s2mm_awaddr[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[34]),
        .Q(m_axi_s2mm_awaddr[30]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[35]),
        .Q(m_axi_s2mm_awaddr[31]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[7]),
        .Q(m_axi_s2mm_awaddr[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[8]),
        .Q(m_axi_s2mm_awaddr[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[9]),
        .Q(m_axi_s2mm_awaddr[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[10]),
        .Q(m_axi_s2mm_awaddr[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[11]),
        .Q(m_axi_s2mm_awaddr[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[12]),
        .Q(m_axi_s2mm_awaddr[8]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[13]),
        .Q(m_axi_s2mm_awaddr[9]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[47]),
        .Q(m_axi_s2mm_awburst),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[36]),
        .Q(m_axi_s2mm_awlen[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[37]),
        .Q(m_axi_s2mm_awlen[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[45]),
        .Q(m_axi_s2mm_awsize),
        .R(sig_next_addr_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module mcu_axi_mcdma_0_0_axi_datamover_cmd_status
   (sig_init_reg2,
    sig_cmd2mstr_cmd_valid,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_stat2wsc_status_ready,
    rd_en,
    sts_received_i_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ,
    s2mm_decerr_i,
    s2mm_interr_i,
    s2mm_slverr_i,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ,
    E,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ,
    Q,
    SR,
    sig_reset_reg,
    s_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_wsc2stat_status_valid,
    m_axis_s2mm_sts_tready,
    s_axis_s2mm_cmd_tvalid,
    sig_input_reg_empty,
    sig_psm_halt,
    p_9_out,
    \guf.underflow_i_reg ,
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ,
    dout,
    sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    sig_calc_error_reg_reg_1,
    p_10_out,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 );
  output sig_init_reg2;
  output sig_cmd2mstr_cmd_valid;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output sig_stat2wsc_status_ready;
  output rd_en;
  output sts_received_i_reg;
  output [15:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output [13:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ;
  output [0:0]E;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  output [46:0]Q;
  input [0:0]SR;
  input sig_reset_reg;
  input s_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_wsc2stat_status_valid;
  input m_axis_s2mm_sts_tready;
  input s_axis_s2mm_cmd_tvalid;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input p_9_out;
  input \guf.underflow_i_reg ;
  input \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  input [15:0]dout;
  input sig_calc_error_reg_reg;
  input sig_calc_error_reg_reg_0;
  input sig_calc_error_reg_reg_1;
  input p_10_out;
  input [46:0]D;
  input [17:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ;

  wire [46:0]D;
  wire [0:0]E;
  wire \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  wire [46:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  wire [13:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  wire [17:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire [15:0]dout;
  wire [15:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ;
  wire \guf.underflow_i_reg ;
  wire m_axis_s2mm_sts_tready;
  wire p_10_out;
  wire p_9_out;
  wire rd_en;
  wire s2mm_decerr_i;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s_axi_aclk;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_reset_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_wsc2stat_status_valid;
  wire sts_received_i_reg;

  mcu_axi_mcdma_0_0_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg (\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_stat2wsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .dout(dout),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ),
        .\guf.underflow_i_reg (\guf.underflow_i_reg ),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .p_9_out(p_9_out),
        .rd_en(rd_en),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s_axi_aclk(s_axi_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_reset_reg(sig_reset_reg),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .sts_received_i_reg(sts_received_i_reg));
  mcu_axi_mcdma_0_0_axi_datamover_fifo I_CMD_FIFO
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .p_10_out(p_10_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(sig_calc_error_reg_reg_0),
        .sig_calc_error_reg_reg_1(sig_calc_error_reg_reg_1),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_reset_reg(sig_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module mcu_axi_mcdma_0_0_axi_datamover_fifo
   (sig_init_reg2,
    sig_cmd2mstr_cmd_valid,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    E,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ,
    Q,
    SR,
    sig_reset_reg,
    s_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    s_axis_s2mm_cmd_tvalid,
    sig_input_reg_empty,
    sig_psm_halt,
    sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    sig_calc_error_reg_reg_1,
    p_10_out,
    D);
  output sig_init_reg2;
  output sig_cmd2mstr_cmd_valid;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output [0:0]E;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  output [46:0]Q;
  input [0:0]SR;
  input sig_reset_reg;
  input s_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input s_axis_s2mm_cmd_tvalid;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input sig_calc_error_reg_reg;
  input sig_calc_error_reg_reg_0;
  input sig_calc_error_reg_reg_1;
  input p_10_out;
  input [46:0]D;

  wire [46:0]D;
  wire [0:0]E;
  wire [46:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0 ;
  wire p_10_out;
  wire s_axi_aclk;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_done_i_1__7_n_0;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_reset_reg;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(s_axis_s2mm_cmd_tvalid),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[32]),
        .Q(Q[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[33]),
        .Q(Q[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[34]),
        .Q(Q[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[35]),
        .Q(Q[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[36]),
        .Q(Q[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[37]),
        .Q(Q[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[38]),
        .Q(Q[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[39]),
        .Q(Q[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[40]),
        .Q(Q[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[41]),
        .Q(Q[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[42]),
        .Q(Q[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[43]),
        .Q(Q[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[44]),
        .Q(Q[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[45]),
        .Q(Q[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[46]),
        .Q(Q[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF40FFFFFF40FF40)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_init_done),
        .I4(s_axis_s2mm_cmd_tvalid),
        .I5(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hAA80AA800080AA80)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(s_axis_s2mm_cmd_tvalid),
        .I2(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_psm_halt),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF020000000200)) 
    sig_calc_error_reg_i_1
       (.I0(sig_calc_error_reg_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_calc_error_reg_reg_0),
        .I4(sig_calc_error_reg_reg_1),
        .I5(p_10_out),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__7
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_done),
        .I2(sig_init_reg2),
        .I3(sig_reset_reg),
        .O(sig_init_done_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__7_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_reset_reg),
        .Q(sig_init_reg2),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module mcu_axi_mcdma_0_0_axi_datamover_fifo__parameterized0
   (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    rd_en,
    sts_received_i_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ,
    s2mm_decerr_i,
    s2mm_interr_i,
    s2mm_slverr_i,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]_0 ,
    s_axi_aclk,
    SR,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_wsc2stat_status_valid,
    m_axis_s2mm_sts_tready,
    sig_init_reg2,
    sig_reset_reg,
    p_9_out,
    \guf.underflow_i_reg ,
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ,
    dout,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 );
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output rd_en;
  output sts_received_i_reg;
  output [15:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output [13:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]_0 ;
  input s_axi_aclk;
  input [0:0]SR;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_wsc2stat_status_valid;
  input m_axis_s2mm_sts_tready;
  input sig_init_reg2;
  input sig_reset_reg;
  input p_9_out;
  input \guf.underflow_i_reg ;
  input \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  input [15:0]dout;
  input [17:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 ;

  wire \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  wire [0:0]SR;
  wire [13:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ;
  wire [17:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire [15:0]dout;
  wire [15:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ;
  wire \guf.underflow_i_reg ;
  wire [34:4]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire p_9_out;
  wire rd_en;
  wire s2mm_decerr_i;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s_axi_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_done_i_1__9_n_0;
  wire sig_init_reg2;
  wire sig_push_regfifo;
  wire sig_reset_reg;
  wire sig_wsc2stat_status_valid;
  wire sts_received_i_reg;

  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[0]_i_1 
       (.I0(m_axis_s2mm_sts_tdata[8]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[10]_i_1 
       (.I0(m_axis_s2mm_sts_tdata[18]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[11]_i_1 
       (.I0(m_axis_s2mm_sts_tdata[19]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[12]_i_1 
       (.I0(m_axis_s2mm_sts_tdata[20]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1 
       (.I0(m_axis_s2mm_sts_tdata[21]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1 
       (.I0(m_axis_s2mm_sts_tdata[9]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[2]_i_1 
       (.I0(m_axis_s2mm_sts_tdata[10]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[3]_i_1 
       (.I0(m_axis_s2mm_sts_tdata[11]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[4]_i_1 
       (.I0(m_axis_s2mm_sts_tdata[12]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[5]_i_1 
       (.I0(m_axis_s2mm_sts_tdata[13]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[6]_i_1 
       (.I0(m_axis_s2mm_sts_tdata[14]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[7]_i_1 
       (.I0(m_axis_s2mm_sts_tdata[15]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[8]_i_1 
       (.I0(m_axis_s2mm_sts_tdata[16]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[9]_i_1 
       (.I0(m_axis_s2mm_sts_tdata[17]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \INDETERMINATE_BTT_MODE.s2mm_decerr_i_i_1 
       (.I0(m_axis_s2mm_sts_tdata[5]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .O(s2mm_decerr_i));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \INDETERMINATE_BTT_MODE.s2mm_interr_i_i_1 
       (.I0(m_axis_s2mm_sts_tdata[4]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .O(s2mm_interr_i));
  LUT5 #(
    .INIT(32'h44400000)) 
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_i_1 
       (.I0(p_9_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata[4]),
        .I3(m_axis_s2mm_sts_tdata[34]),
        .I4(\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ),
        .O(sts_received_i_reg));
  LUT5 #(
    .INIT(32'h20202000)) 
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band[0]_i_1 
       (.I0(dout[0]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I3(m_axis_s2mm_sts_tdata[4]),
        .I4(m_axis_s2mm_sts_tdata[34]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] [0]));
  LUT5 #(
    .INIT(32'h20202000)) 
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band[10]_i_1 
       (.I0(dout[10]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I3(m_axis_s2mm_sts_tdata[4]),
        .I4(m_axis_s2mm_sts_tdata[34]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] [10]));
  LUT5 #(
    .INIT(32'h20202000)) 
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band[11]_i_1 
       (.I0(dout[11]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I3(m_axis_s2mm_sts_tdata[4]),
        .I4(m_axis_s2mm_sts_tdata[34]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] [11]));
  LUT5 #(
    .INIT(32'h20202000)) 
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band[12]_i_1 
       (.I0(dout[12]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I3(m_axis_s2mm_sts_tdata[4]),
        .I4(m_axis_s2mm_sts_tdata[34]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] [12]));
  LUT5 #(
    .INIT(32'h20202000)) 
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band[13]_i_1 
       (.I0(dout[13]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I3(m_axis_s2mm_sts_tdata[4]),
        .I4(m_axis_s2mm_sts_tdata[34]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] [13]));
  LUT5 #(
    .INIT(32'h20202000)) 
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band[14]_i_1 
       (.I0(dout[14]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I3(m_axis_s2mm_sts_tdata[4]),
        .I4(m_axis_s2mm_sts_tdata[34]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] [14]));
  LUT5 #(
    .INIT(32'h20202000)) 
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band[15]_i_1 
       (.I0(dout[15]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I3(m_axis_s2mm_sts_tdata[4]),
        .I4(m_axis_s2mm_sts_tdata[34]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] [15]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h20202000)) 
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band[1]_i_1 
       (.I0(dout[1]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I3(m_axis_s2mm_sts_tdata[4]),
        .I4(m_axis_s2mm_sts_tdata[34]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] [1]));
  LUT5 #(
    .INIT(32'h20202000)) 
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band[2]_i_1 
       (.I0(dout[2]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I3(m_axis_s2mm_sts_tdata[4]),
        .I4(m_axis_s2mm_sts_tdata[34]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] [2]));
  LUT5 #(
    .INIT(32'h20202000)) 
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band[3]_i_1 
       (.I0(dout[3]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I3(m_axis_s2mm_sts_tdata[4]),
        .I4(m_axis_s2mm_sts_tdata[34]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] [3]));
  LUT5 #(
    .INIT(32'h20202000)) 
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band[4]_i_1 
       (.I0(dout[4]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I3(m_axis_s2mm_sts_tdata[4]),
        .I4(m_axis_s2mm_sts_tdata[34]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] [4]));
  LUT5 #(
    .INIT(32'h20202000)) 
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band[5]_i_1 
       (.I0(dout[5]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I3(m_axis_s2mm_sts_tdata[4]),
        .I4(m_axis_s2mm_sts_tdata[34]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] [5]));
  LUT5 #(
    .INIT(32'h20202000)) 
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band[6]_i_1 
       (.I0(dout[6]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I3(m_axis_s2mm_sts_tdata[4]),
        .I4(m_axis_s2mm_sts_tdata[34]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] [6]));
  LUT5 #(
    .INIT(32'h20202000)) 
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band[7]_i_1 
       (.I0(dout[7]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I3(m_axis_s2mm_sts_tdata[4]),
        .I4(m_axis_s2mm_sts_tdata[34]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] [7]));
  LUT5 #(
    .INIT(32'h20202000)) 
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band[8]_i_1 
       (.I0(dout[8]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I3(m_axis_s2mm_sts_tdata[4]),
        .I4(m_axis_s2mm_sts_tdata[34]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] [8]));
  LUT5 #(
    .INIT(32'h20202000)) 
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band[9]_i_1 
       (.I0(dout[9]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I3(m_axis_s2mm_sts_tdata[4]),
        .I4(m_axis_s2mm_sts_tdata[34]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] [9]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \INDETERMINATE_BTT_MODE.s2mm_slverr_i_i_1 
       (.I0(m_axis_s2mm_sts_tdata[6]),
        .I1(p_9_out),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .O(s2mm_slverr_i));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[34]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_wsc2stat_status_valid),
        .O(sig_push_regfifo));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [5]),
        .Q(m_axis_s2mm_sts_tdata[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [6]),
        .Q(m_axis_s2mm_sts_tdata[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [7]),
        .Q(m_axis_s2mm_sts_tdata[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [8]),
        .Q(m_axis_s2mm_sts_tdata[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [9]),
        .Q(m_axis_s2mm_sts_tdata[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [10]),
        .Q(m_axis_s2mm_sts_tdata[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [11]),
        .Q(m_axis_s2mm_sts_tdata[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [12]),
        .Q(m_axis_s2mm_sts_tdata[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [13]),
        .Q(m_axis_s2mm_sts_tdata[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [14]),
        .Q(m_axis_s2mm_sts_tdata[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [15]),
        .Q(m_axis_s2mm_sts_tdata[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [16]),
        .Q(m_axis_s2mm_sts_tdata[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(s_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [17]),
        .Q(m_axis_s2mm_sts_tdata[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [0]),
        .Q(m_axis_s2mm_sts_tdata[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [1]),
        .Q(m_axis_s2mm_sts_tdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [2]),
        .Q(m_axis_s2mm_sts_tdata[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [3]),
        .Q(m_axis_s2mm_sts_tdata[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_1 [4]),
        .Q(m_axis_s2mm_sts_tdata[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4 
       (.I0(m_axis_s2mm_sts_tready),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(sig_init_done),
        .I3(sig_wsc2stat_status_valid),
        .I4(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(SR));
  LUT5 #(
    .INIT(32'h0080AA80)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_wsc2stat_status_valid),
        .I2(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I4(m_axis_s2mm_sts_tready),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__9
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_done),
        .I2(sig_init_reg2),
        .I3(sig_reset_reg),
        .O(sig_init_done_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__9_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h00004440)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1 
       (.I0(p_9_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata[4]),
        .I3(m_axis_s2mm_sts_tdata[34]),
        .I4(\guf.underflow_i_reg ),
        .O(rd_en));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0 
       (.I0(m_axis_s2mm_sts_tdata[34]),
        .I1(m_axis_s2mm_sts_tdata[4]),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I3(p_9_out),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module mcu_axi_mcdma_0_0_axi_datamover_fifo__parameterized1
   (sig_init_done,
    D,
    E,
    \INFERRED_GEN.cnt_i_reg[3] ,
    m_axi_s2mm_bready,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    p_2_out,
    SR,
    s_axi_aclk,
    sig_init_done_reg_0,
    Q,
    out,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_data2addr_stop_req,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    m_axi_s2mm_bresp);
  output sig_init_done;
  output [2:0]D;
  output [0:0]E;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output m_axi_s2mm_bready;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output p_2_out;
  input [0:0]SR;
  input s_axi_aclk;
  input sig_init_done_reg_0;
  input [3:0]Q;
  input out;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_data2addr_stop_req;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire p_2_out;
  wire s_axi_aclk;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__1_n_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;

  mcu_axi_mcdma_0_0_srl_fifo_f__parameterized5 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .p_2_out(p_2_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module mcu_axi_mcdma_0_0_axi_datamover_fifo__parameterized2
   (FIFO_Full_reg,
    sig_init_done_0,
    sig_inhibit_rdy_n_reg_0,
    sel,
    D,
    sig_push_coelsc_reg,
    E,
    out,
    p_4_out,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_data2wsc_cmd_cmplt_reg,
    SR,
    s_axi_aclk,
    sig_init_done_reg_0,
    Q,
    sig_data2wsc_valid,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in);
  output FIFO_Full_reg;
  output sig_init_done_0;
  output sig_inhibit_rdy_n_reg_0;
  output sel;
  output [2:0]D;
  output sig_push_coelsc_reg;
  output [0:0]E;
  output [16:0]out;
  output p_4_out;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output sig_data2wsc_cmd_cmplt_reg;
  input [0:0]SR;
  input s_axi_aclk;
  input sig_init_done_reg_0;
  input [3:0]Q;
  input sig_data2wsc_valid;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [16:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [16:0]in;
  wire [16:0]out;
  wire p_4_out;
  wire s_axi_aclk;
  wire sel;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n_i_1__3_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;

  mcu_axi_mcdma_0_0_srl_fifo_f__parameterized6 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sel),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (sig_push_coelsc_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .out(out),
        .p_4_out(p_4_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_data2wsc_valid(sig_data2wsc_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__3
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__3_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module mcu_axi_mcdma_0_0_axi_datamover_fifo__parameterized3
   (FIFO_Full_reg,
    sig_init_done,
    sig_inhibit_rdy_n_reg_0,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    out,
    Q,
    D,
    sig_sm_pop_cmd_fifo_ns,
    sig_sm_ld_dre_cmd_ns,
    SR,
    s_axi_aclk,
    sig_init_done_reg_0,
    lsig_cmd_fetch_pause,
    sig_sm_ld_dre_cmd,
    sig_need_cmd_flush,
    sig_cmd_full0,
    sig_sm_pop_cmd_fifo,
    p_9_out_1,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ,
    p_7_out,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_inhibit_rdy_n_reg_0;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [13:0]out;
  output [0:0]Q;
  output [2:0]D;
  output sig_sm_pop_cmd_fifo_ns;
  output sig_sm_ld_dre_cmd_ns;
  input [0:0]SR;
  input s_axi_aclk;
  input sig_init_done_reg_0;
  input lsig_cmd_fetch_pause;
  input sig_sm_ld_dre_cmd;
  input sig_need_cmd_flush;
  input sig_cmd_full0;
  input sig_sm_pop_cmd_fifo;
  input p_9_out_1;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  input p_7_out;
  input [15:0]in;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [15:0]in;
  wire lsig_cmd_fetch_pause;
  wire [13:0]out;
  wire p_7_out;
  wire p_9_out_1;
  wire s_axi_aclk;
  wire sig_cmd_full0;
  wire sig_inhibit_rdy_n_i_1__6_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;

  mcu_axi_mcdma_0_0_srl_fifo_f__parameterized7 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 (\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .SR(SR),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .out(out),
        .p_7_out(p_7_out),
        .p_9_out_1(p_9_out_1),
        .s_axi_aclk(s_axi_aclk),
        .sig_cmd_full0(sig_cmd_full0),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__6
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__6_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module mcu_axi_mcdma_0_0_axi_datamover_fifo__parameterized4
   (FIFO_Full_reg,
    sig_eop_sent_reg0,
    sig_inhibit_rdy_n,
    Q,
    \sig_byte_cntr_reg[1] ,
    \sig_strb_reg_out_reg[0] ,
    out,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    din,
    s_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_eop_sent_reg,
    \INFERRED_GEN.cnt_i_reg[4] ,
    slice_insert_valid,
    \sig_byte_cntr_reg[1]_0 ,
    \sig_byte_cntr_reg[1]_1 ,
    \sig_byte_cntr_reg[1]_2 ,
    \sig_byte_cntr_reg[0] ,
    lsig_cmd_fetch_pause,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ,
    in);
  output FIFO_Full_reg;
  output sig_eop_sent_reg0;
  output sig_inhibit_rdy_n;
  output [0:0]Q;
  output [1:0]\sig_byte_cntr_reg[1] ;
  output \sig_strb_reg_out_reg[0] ;
  output [7:0]out;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [2:0]din;
  input s_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_eop_sent_reg;
  input \INFERRED_GEN.cnt_i_reg[4] ;
  input slice_insert_valid;
  input [1:0]\sig_byte_cntr_reg[1]_0 ;
  input \sig_byte_cntr_reg[1]_1 ;
  input [3:0]\sig_byte_cntr_reg[1]_2 ;
  input \sig_byte_cntr_reg[0] ;
  input lsig_cmd_fetch_pause;
  input \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  input \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ;
  input [7:0]in;

  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [0:0]Q;
  wire [2:0]din;
  wire [7:0]in;
  wire lsig_cmd_fetch_pause;
  wire [7:0]out;
  wire s_axi_aclk;
  wire \sig_byte_cntr_reg[0] ;
  wire [1:0]\sig_byte_cntr_reg[1] ;
  wire [1:0]\sig_byte_cntr_reg[1]_0 ;
  wire \sig_byte_cntr_reg[1]_1 ;
  wire [3:0]\sig_byte_cntr_reg[1]_2 ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__5_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1__5_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire \sig_strb_reg_out_reg[0] ;
  wire slice_insert_valid;

  mcu_axi_mcdma_0_0_srl_fifo_f__parameterized8 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q(Q),
        .SS(sig_eop_sent_reg0),
        .din(din),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .out(out),
        .s_axi_aclk(s_axi_aclk),
        .\sig_byte_cntr_reg[0] (\sig_byte_cntr_reg[0] ),
        .\sig_byte_cntr_reg[1] (\sig_byte_cntr_reg[1] ),
        .\sig_byte_cntr_reg[1]_0 (\sig_byte_cntr_reg[1]_0 ),
        .\sig_byte_cntr_reg[1]_1 (\sig_byte_cntr_reg[1]_1 ),
        .\sig_byte_cntr_reg[1]_2 (\sig_byte_cntr_reg[1]_2 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .\sig_strb_reg_out_reg[0] (\sig_strb_reg_out_reg[0] ),
        .slice_insert_valid(slice_insert_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__5
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__5_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_eop_sent_reg0));
  LUT5 #(
    .INIT(32'h00004000)) 
    sig_init_done_i_1__5
       (.I0(sig_init_done),
        .I1(sig_init_reg2),
        .I2(sig_init_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_eop_sent_reg),
        .O(sig_init_done_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__5_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_eop_sent_reg0),
        .Q(sig_init_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module mcu_axi_mcdma_0_0_axi_datamover_fifo__parameterized5
   (FIFO_Full_reg,
    sig_init_done,
    sig_inhibit_rdy_n_reg_0,
    sig_push_addr_reg1_out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_xfer_calc_err_reg_reg,
    out,
    SR,
    s_axi_aclk,
    sig_init_done_reg_0,
    sig_data2addr_stop_req,
    sig_addr_reg_empty,
    p_22_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_inhibit_rdy_n_reg_0;
  output sig_push_addr_reg1_out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_xfer_calc_err_reg_reg;
  output [36:0]out;
  input [0:0]SR;
  input s_axi_aclk;
  input sig_init_done_reg_0;
  input sig_data2addr_stop_req;
  input sig_addr_reg_empty;
  input p_22_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [35:0]in;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SR;
  wire [35:0]in;
  wire [36:0]out;
  wire p_22_out;
  wire s_axi_aclk;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_i_1__2_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_push_addr_reg1_out;
  wire sig_xfer_calc_err_reg_reg;

  mcu_axi_mcdma_0_0_srl_fifo_f__parameterized9 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .SR(SR),
        .in(in),
        .out(out),
        .p_22_out(p_22_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_xfer_calc_err_reg_reg(sig_xfer_calc_err_reg_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__2
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__2_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module mcu_axi_mcdma_0_0_axi_datamover_fifo__parameterized6
   (FIFO_Full_reg,
    sig_init_done,
    sig_inhibit_rdy_n_reg_0,
    D,
    out,
    sig_first_dbeat_reg,
    sig_push_dqual_reg,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    \sig_dbeat_cntr_reg[6] ,
    sig_dqual_reg_full_reg,
    sig_posted_to_axi_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2,
    SR,
    s_axi_aclk,
    sig_init_done_reg_0,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_11_out,
    sig_ld_new_cmd_reg,
    sig_next_cmd_cmplt_reg_reg,
    Q,
    \sig_dbeat_cntr_reg[6]_0 ,
    \sig_dbeat_cntr_reg[5] ,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_next_calc_error_reg,
    sig_wdc_status_going_full,
    sig_addr_posted_cntr,
    sig_dqual_reg_full,
    sig_dqual_reg_empty_reg,
    sig_data2addr_stop_req,
    sig_last_mmap_dbeat_reg,
    sig_s_ready_dup_i_2__0,
    sig_single_dbeat_reg,
    sig_last_dbeat_reg_0,
    sig_last_dbeat_reg_1,
    sig_dqual_reg_empty_reg_0,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_next_calc_error_reg_reg);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_inhibit_rdy_n_reg_0;
  output [2:0]D;
  output [2:0]out;
  output sig_first_dbeat_reg;
  output sig_push_dqual_reg;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output [7:0]\sig_dbeat_cntr_reg[6] ;
  output sig_dqual_reg_full_reg;
  output sig_posted_to_axi_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2;
  input [0:0]SR;
  input s_axi_aclk;
  input sig_init_done_reg_0;
  input sig_last_dbeat_reg;
  input sig_first_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_11_out;
  input sig_ld_new_cmd_reg;
  input sig_next_cmd_cmplt_reg_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[6]_0 ;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input sig_next_calc_error_reg;
  input sig_wdc_status_going_full;
  input [2:0]sig_addr_posted_cntr;
  input sig_dqual_reg_full;
  input sig_dqual_reg_empty_reg;
  input sig_data2addr_stop_req;
  input sig_last_mmap_dbeat_reg;
  input sig_s_ready_dup_i_2__0;
  input sig_single_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input sig_last_dbeat_reg_1;
  input sig_dqual_reg_empty_reg_0;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input [6:0]sig_next_calc_error_reg_reg;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [2:0]out;
  wire p_11_out;
  wire s_axi_aclk;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2;
  wire sig_data2addr_stop_req;
  wire \sig_dbeat_cntr_reg[5] ;
  wire [7:0]\sig_dbeat_cntr_reg[6] ;
  wire \sig_dbeat_cntr_reg[6]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_inhibit_rdy_n_i_1__4_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_next_calc_error_reg;
  wire [6:0]sig_next_calc_error_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_push_dqual_reg;
  wire sig_s_ready_dup_i_2__0;
  wire sig_single_dbeat_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  mcu_axi_mcdma_0_0_srl_fifo_f__parameterized10 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .SR(SR),
        .out(out),
        .p_11_out(p_11_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .\sig_dbeat_cntr_reg[6]_0 (\sig_dbeat_cntr_reg[6]_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full_reg),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_dup_i_2__0(sig_s_ready_dup_i_2__0),
        .sig_s_ready_out_reg(sig_push_dqual_reg),
        .sig_single_dbeat_reg(sig_single_dbeat_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__4
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__4_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_ibttcc" *) 
module mcu_axi_mcdma_0_0_axi_datamover_ibttcc
   (sig_reset_reg,
    sig_csm_pop_child_cmd,
    in,
    sig_xfer_cmd_cmplt_reg_reg_0,
    p_10_out,
    p_9_out_1,
    sig_psm_halt,
    sig_input_reg_empty,
    sig_realign_calc_err_reg_reg_0,
    \sig_child_addr_cntr_lsh_reg[1]_0 ,
    p_11_out,
    p_22_out,
    sig_child_qual_first_of_2,
    sig_calc_error_reg_reg_0,
    rd_en,
    S,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] ,
    SR,
    s_axi_aclk,
    Q,
    sig_xfer_is_seq_reg_reg_0,
    O,
    sig_calc_error_reg_reg_1,
    CO,
    dout,
    sig_inhibit_rdy_n,
    sig_cmd2addr_valid_reg_0,
    sig_cmd2data_valid_reg_0,
    sig_inhibit_rdy_n_0,
    sig_cmd2mstr_cmd_valid,
    empty,
    sig_realign_calc_err_reg_reg_1,
    sig_inhibit_rdy_n_1,
    D);
  output sig_reset_reg;
  output sig_csm_pop_child_cmd;
  output [35:0]in;
  output [1:0]sig_xfer_cmd_cmplt_reg_reg_0;
  output p_10_out;
  output p_9_out_1;
  output sig_psm_halt;
  output sig_input_reg_empty;
  output [15:0]sig_realign_calc_err_reg_reg_0;
  output [1:0]\sig_child_addr_cntr_lsh_reg[1]_0 ;
  output p_11_out;
  output p_22_out;
  output sig_child_qual_first_of_2;
  output sig_calc_error_reg_reg_0;
  output rd_en;
  output [3:0]S;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] ;
  input [0:0]SR;
  input s_axi_aclk;
  input [46:0]Q;
  input sig_xfer_is_seq_reg_reg_0;
  input [3:0]O;
  input sig_calc_error_reg_reg_1;
  input [0:0]CO;
  input [5:0]dout;
  input sig_inhibit_rdy_n;
  input sig_cmd2addr_valid_reg_0;
  input sig_cmd2data_valid_reg_0;
  input sig_inhibit_rdy_n_0;
  input sig_cmd2mstr_cmd_valid;
  input empty;
  input sig_realign_calc_err_reg_reg_1;
  input sig_inhibit_rdy_n_1;
  input [1:0]D;

  wire [0:0]CO;
  wire [1:0]D;
  wire \FSM_onehot_sig_csm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[4]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[2] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[4] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[5] ;
  wire \FSM_sequential_sig_psm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_2_n_0 ;
  wire [3:0]O;
  wire [46:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire [15:0]data;
  wire [5:0]dout;
  wire empty;
  wire [35:0]in;
  wire p_10_out;
  wire p_11_out;
  wire p_1_in;
  wire p_22_out;
  wire p_32_out;
  wire p_9_out_1;
  wire rd_en;
  wire s_axi_aclk;
  wire \sig_btt_cntr[11]_i_2_n_0 ;
  wire \sig_btt_cntr[11]_i_3_n_0 ;
  wire \sig_btt_cntr[11]_i_4_n_0 ;
  wire \sig_btt_cntr[11]_i_5_n_0 ;
  wire \sig_btt_cntr[11]_i_6_n_0 ;
  wire \sig_btt_cntr[11]_i_7_n_0 ;
  wire \sig_btt_cntr[11]_i_8_n_0 ;
  wire \sig_btt_cntr[11]_i_9_n_0 ;
  wire \sig_btt_cntr[13]_i_1_n_0 ;
  wire \sig_btt_cntr[13]_i_3__0_n_0 ;
  wire \sig_btt_cntr[13]_i_4_n_0 ;
  wire \sig_btt_cntr[13]_i_5_n_0 ;
  wire \sig_btt_cntr[3]_i_2_n_0 ;
  wire \sig_btt_cntr[3]_i_3_n_0 ;
  wire \sig_btt_cntr[3]_i_4_n_0 ;
  wire \sig_btt_cntr[3]_i_5_n_0 ;
  wire \sig_btt_cntr[3]_i_6_n_0 ;
  wire \sig_btt_cntr[3]_i_7_n_0 ;
  wire \sig_btt_cntr[3]_i_8_n_0 ;
  wire \sig_btt_cntr[3]_i_9_n_0 ;
  wire \sig_btt_cntr[7]_i_2_n_0 ;
  wire \sig_btt_cntr[7]_i_3_n_0 ;
  wire \sig_btt_cntr[7]_i_4_n_0 ;
  wire \sig_btt_cntr[7]_i_5_n_0 ;
  wire \sig_btt_cntr[7]_i_6_n_0 ;
  wire \sig_btt_cntr[7]_i_7_n_0 ;
  wire \sig_btt_cntr[7]_i_8_n_0 ;
  wire \sig_btt_cntr[7]_i_9_n_0 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[13]_i_2_n_3 ;
  wire \sig_btt_cntr_reg[13]_i_2_n_6 ;
  wire \sig_btt_cntr_reg[13]_i_2_n_7 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_7 ;
  wire [3:0]sig_btt_residue_slice;
  wire [9:0]sig_btt_upper_slice;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire \sig_child_addr_cntr_lsh[0]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_5_n_0 ;
  wire [14:2]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 ;
  wire [1:0]\sig_child_addr_cntr_lsh_reg[1]_0 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_7 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh[0]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_6_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_7_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_5_n_0 ;
  wire [15:0]sig_child_addr_cntr_msh_reg;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_7 ;
  wire sig_child_addr_lsh_rollover;
  wire sig_child_addr_lsh_rollover_reg;
  wire sig_child_addr_lsh_rollover_reg_i_6_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_7_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_8_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_9_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_3;
  wire \sig_child_addr_reg_reg_n_0_[0] ;
  wire \sig_child_addr_reg_reg_n_0_[10] ;
  wire \sig_child_addr_reg_reg_n_0_[11] ;
  wire \sig_child_addr_reg_reg_n_0_[12] ;
  wire \sig_child_addr_reg_reg_n_0_[13] ;
  wire \sig_child_addr_reg_reg_n_0_[14] ;
  wire \sig_child_addr_reg_reg_n_0_[15] ;
  wire \sig_child_addr_reg_reg_n_0_[1] ;
  wire \sig_child_addr_reg_reg_n_0_[2] ;
  wire \sig_child_addr_reg_reg_n_0_[3] ;
  wire \sig_child_addr_reg_reg_n_0_[4] ;
  wire \sig_child_addr_reg_reg_n_0_[5] ;
  wire \sig_child_addr_reg_reg_n_0_[6] ;
  wire \sig_child_addr_reg_reg_n_0_[7] ;
  wire \sig_child_addr_reg_reg_n_0_[8] ;
  wire \sig_child_addr_reg_reg_n_0_[9] ;
  wire sig_child_burst_type_reg;
  wire sig_child_cmd_reg_full;
  wire sig_child_error_reg;
  wire sig_child_qual_burst_type;
  wire sig_child_qual_burst_type_i_1_n_0;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_error_reg_i_1_n_0;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_i_1_n_0;
  wire sig_child_tag_reg0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_csm_ld_xfer;
  wire sig_csm_ld_xfer_ns;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_pop_child_cmd_ns;
  wire sig_csm_pop_sf_fifo_i_1_n_0;
  wire sig_first_realigner_cmd;
  wire sig_first_realigner_cmd_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg1;
  wire sig_input_burst_type_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire sig_needed_2_realign_cmds;
  wire sig_needed_2_realign_cmds_i_1_n_0;
  wire [15:15]sig_predict_child_addr_lsh;
  wire sig_psm_halt;
  wire sig_psm_halt_ns;
  wire sig_psm_ld_chcmd_reg;
  wire sig_psm_ld_chcmd_reg_ns;
  wire sig_psm_ld_realigner_reg;
  wire sig_psm_ld_realigner_reg_ns;
  wire sig_psm_pop_input_cmd;
  wire sig_psm_pop_input_cmd_i_3_n_0;
  wire sig_psm_pop_input_cmd_i_4_n_0;
  wire sig_psm_pop_input_cmd_i_5_n_0;
  wire sig_psm_pop_input_cmd_i_6_n_0;
  wire sig_psm_pop_input_cmd_i_7_n_0;
  wire sig_psm_pop_input_cmd_ns;
  wire [2:0]sig_psm_state;
  wire [2:0]sig_psm_state_ns;
  wire sig_push_input_reg13_out;
  wire [15:0]sig_realign_calc_err_reg_reg_0;
  wire sig_realign_calc_err_reg_reg_1;
  wire sig_realign_cmd_cmplt_reg0;
  wire sig_realign_reg_empty;
  wire sig_realign_tag_reg0;
  wire [13:0]sig_realigner_btt;
  wire [13:0]sig_realigner_btt2;
  wire sig_reset_reg;
  wire sig_skip_align2mbaa;
  wire sig_skip_align2mbaa_s_h;
  wire sig_skip_align2mbaa_s_h_i_1_n_0;
  wire sig_xfer_cache_reg0;
  wire sig_xfer_cmd_cmplt_reg0;
  wire [1:0]sig_xfer_cmd_cmplt_reg_reg_0;
  wire sig_xfer_is_seq_reg_reg_0;
  wire sig_xfer_type_reg_i_2_n_0;
  wire sig_xfer_type_reg_i_3_n_0;
  wire [3:1]\NLW_sig_btt_cntr_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_btt_cntr_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED;
  wire [2:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_5_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \FSM_onehot_sig_csm_state[1]_i_1 
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I2(sig_child_cmd_reg_full),
        .I3(sig_xfer_is_seq_reg_reg_0),
        .I4(p_32_out),
        .O(\FSM_onehot_sig_csm_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFA8A8A8A8A8A8A8)) 
    \FSM_onehot_sig_csm_state[2]_i_1 
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .I1(p_11_out),
        .I2(p_22_out),
        .I3(sig_child_error_reg),
        .I4(sig_child_cmd_reg_full),
        .I5(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .O(\FSM_onehot_sig_csm_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \FSM_onehot_sig_csm_state[4]_i_1 
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .I1(empty),
        .I2(sig_csm_pop_child_cmd_ns),
        .I3(sig_child_error_reg),
        .I4(p_32_out),
        .I5(sig_xfer_is_seq_reg_reg_0),
        .O(\FSM_onehot_sig_csm_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'hA8FFA8A8)) 
    \FSM_onehot_sig_csm_state[5]_i_1 
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .I1(p_11_out),
        .I2(p_22_out),
        .I3(empty),
        .I4(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .O(\FSM_onehot_sig_csm_state[5]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_csm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[0] ),
        .S(sig_reset_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFC8C840C8)) 
    \FSM_sequential_sig_psm_state[0]_i_1 
       (.I0(sig_psm_state[1]),
        .I1(sig_psm_state[0]),
        .I2(sig_calc_error_reg_reg_0),
        .I3(p_10_out),
        .I4(sig_child_cmd_reg_full),
        .I5(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ),
        .O(sig_psm_state_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hF00B)) 
    \FSM_sequential_sig_psm_state[0]_i_2 
       (.I0(sig_realign_reg_empty),
        .I1(sig_psm_state[1]),
        .I2(sig_psm_state[0]),
        .I3(sig_psm_state[2]),
        .O(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h40504550)) 
    \FSM_sequential_sig_psm_state[1]_i_1 
       (.I0(sig_psm_state[2]),
        .I1(sig_child_cmd_reg_full),
        .I2(sig_psm_state[1]),
        .I3(sig_psm_state[0]),
        .I4(sig_calc_error_reg_reg_0),
        .O(sig_psm_state_ns[1]));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \FSM_sequential_sig_psm_state[1]_i_2 
       (.I0(p_10_out),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .O(sig_calc_error_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888AAA)) 
    \FSM_sequential_sig_psm_state[2]_i_1 
       (.I0(sig_psm_ld_chcmd_reg_ns),
        .I1(p_10_out),
        .I2(sig_first_realigner_cmd),
        .I3(sig_skip_align2mbaa),
        .I4(sig_skip_align2mbaa_s_h),
        .I5(\FSM_sequential_sig_psm_state[2]_i_2_n_0 ),
        .O(sig_psm_state_ns[2]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \FSM_sequential_sig_psm_state[2]_i_2 
       (.I0(sig_psm_state[0]),
        .I1(sig_realign_reg_empty),
        .I2(sig_psm_state[2]),
        .O(\FSM_sequential_sig_psm_state[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[0]),
        .Q(sig_psm_state[0]),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[1]),
        .Q(sig_psm_state[1]),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[2]),
        .Q(sig_psm_state[2]),
        .R(sig_reset_reg));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(sig_input_addr_reg1[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(sig_input_addr_reg1[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(sig_input_addr_reg1[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(sig_input_addr_reg1[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(sig_input_addr_reg1[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(sig_input_addr_reg1[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(sig_input_addr_reg1[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(sig_input_addr_reg1[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(sig_input_addr_reg1[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(sig_input_addr_reg1[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(sig_input_addr_reg1[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(sig_input_addr_reg1[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(sig_input_addr_reg1[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(sig_input_addr_reg1[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(sig_input_addr_reg1[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(sig_input_addr_reg1[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(sig_input_addr_reg1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(sig_input_addr_reg1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(sig_input_addr_reg1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(sig_input_addr_reg1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(sig_input_addr_reg1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(sig_input_addr_reg1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(sig_input_addr_reg1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(sig_input_addr_reg1[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(sig_input_addr_reg1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(sig_input_addr_reg1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(sig_input_addr_reg1[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(sig_input_addr_reg1[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(sig_input_addr_reg1[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(sig_input_addr_reg1[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(sig_input_addr_reg1[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(sig_input_addr_reg1[22]));
  LUT5 #(
    .INIT(32'h0000FFBF)) 
    \sig_btt_cntr[11]_i_2 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(p_10_out),
        .I4(sig_realigner_btt2[11]),
        .O(\sig_btt_cntr[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFBF)) 
    \sig_btt_cntr[11]_i_3 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(p_10_out),
        .I4(sig_realigner_btt2[10]),
        .O(\sig_btt_cntr[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFBF)) 
    \sig_btt_cntr[11]_i_4 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(p_10_out),
        .I4(sig_realigner_btt2[9]),
        .O(\sig_btt_cntr[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFBF)) 
    \sig_btt_cntr[11]_i_5 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(p_10_out),
        .I4(sig_realigner_btt2[8]),
        .O(\sig_btt_cntr[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[11]_i_6 
       (.I0(sig_realigner_btt2[11]),
        .I1(Q[11]),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_btt_upper_slice[7]),
        .O(\sig_btt_cntr[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[11]_i_7 
       (.I0(sig_realigner_btt2[10]),
        .I1(Q[10]),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_btt_upper_slice[6]),
        .O(\sig_btt_cntr[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[11]_i_8 
       (.I0(sig_realigner_btt2[9]),
        .I1(Q[9]),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_btt_upper_slice[5]),
        .O(\sig_btt_cntr[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[11]_i_9 
       (.I0(sig_realigner_btt2[8]),
        .I1(Q[8]),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_btt_upper_slice[4]),
        .O(\sig_btt_cntr[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \sig_btt_cntr[13]_i_1 
       (.I0(sig_psm_ld_realigner_reg),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .O(\sig_btt_cntr[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFBF)) 
    \sig_btt_cntr[13]_i_3__0 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(p_10_out),
        .I4(sig_realigner_btt2[12]),
        .O(\sig_btt_cntr[13]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[13]_i_4 
       (.I0(sig_realigner_btt2[13]),
        .I1(Q[13]),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_btt_upper_slice[9]),
        .O(\sig_btt_cntr[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[13]_i_5 
       (.I0(sig_realigner_btt2[12]),
        .I1(Q[12]),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_btt_upper_slice[8]),
        .O(\sig_btt_cntr[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFBF)) 
    \sig_btt_cntr[3]_i_2 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(p_10_out),
        .I4(sig_realigner_btt2[3]),
        .O(\sig_btt_cntr[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFBF)) 
    \sig_btt_cntr[3]_i_3 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(p_10_out),
        .I4(sig_realigner_btt2[2]),
        .O(\sig_btt_cntr[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFBF)) 
    \sig_btt_cntr[3]_i_4 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(p_10_out),
        .I4(sig_realigner_btt2[1]),
        .O(\sig_btt_cntr[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFBF)) 
    \sig_btt_cntr[3]_i_5 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(p_10_out),
        .I4(sig_realigner_btt2[0]),
        .O(\sig_btt_cntr[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[3]_i_6 
       (.I0(sig_realigner_btt2[3]),
        .I1(Q[3]),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_btt_residue_slice[3]),
        .O(\sig_btt_cntr[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[3]_i_7 
       (.I0(sig_realigner_btt2[2]),
        .I1(Q[2]),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_btt_residue_slice[2]),
        .O(\sig_btt_cntr[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[3]_i_8 
       (.I0(sig_realigner_btt2[1]),
        .I1(Q[1]),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_btt_residue_slice[1]),
        .O(\sig_btt_cntr[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[3]_i_9 
       (.I0(sig_realigner_btt2[0]),
        .I1(Q[0]),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_btt_residue_slice[0]),
        .O(\sig_btt_cntr[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFBF)) 
    \sig_btt_cntr[7]_i_2 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(p_10_out),
        .I4(sig_realigner_btt2[7]),
        .O(\sig_btt_cntr[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFBF)) 
    \sig_btt_cntr[7]_i_3 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(p_10_out),
        .I4(sig_realigner_btt2[6]),
        .O(\sig_btt_cntr[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFBF)) 
    \sig_btt_cntr[7]_i_4 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(p_10_out),
        .I4(sig_realigner_btt2[5]),
        .O(\sig_btt_cntr[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFBF)) 
    \sig_btt_cntr[7]_i_5 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(p_10_out),
        .I4(sig_realigner_btt2[4]),
        .O(\sig_btt_cntr[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[7]_i_6 
       (.I0(sig_realigner_btt2[7]),
        .I1(Q[7]),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_btt_upper_slice[3]),
        .O(\sig_btt_cntr[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[7]_i_7 
       (.I0(sig_realigner_btt2[6]),
        .I1(Q[6]),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_btt_upper_slice[2]),
        .O(\sig_btt_cntr[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[7]_i_8 
       (.I0(sig_realigner_btt2[5]),
        .I1(Q[5]),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_btt_upper_slice[1]),
        .O(\sig_btt_cntr[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \sig_btt_cntr[7]_i_9 
       (.I0(sig_realigner_btt2[4]),
        .I1(Q[4]),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_btt_upper_slice[0]),
        .O(\sig_btt_cntr[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(s_axi_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_7 ),
        .Q(sig_btt_residue_slice[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(s_axi_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_5 ),
        .Q(sig_btt_upper_slice[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(s_axi_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_4 ),
        .Q(sig_btt_upper_slice[7]),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_reg[11]_i_1 
       (.CI(\sig_btt_cntr_reg[7]_i_1_n_0 ),
        .CO({\sig_btt_cntr_reg[11]_i_1_n_0 ,\sig_btt_cntr_reg[11]_i_1_n_1 ,\sig_btt_cntr_reg[11]_i_1_n_2 ,\sig_btt_cntr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr[11]_i_2_n_0 ,\sig_btt_cntr[11]_i_3_n_0 ,\sig_btt_cntr[11]_i_4_n_0 ,\sig_btt_cntr[11]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[11]_i_1_n_4 ,\sig_btt_cntr_reg[11]_i_1_n_5 ,\sig_btt_cntr_reg[11]_i_1_n_6 ,\sig_btt_cntr_reg[11]_i_1_n_7 }),
        .S({\sig_btt_cntr[11]_i_6_n_0 ,\sig_btt_cntr[11]_i_7_n_0 ,\sig_btt_cntr[11]_i_8_n_0 ,\sig_btt_cntr[11]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(s_axi_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[13]_i_2_n_7 ),
        .Q(sig_btt_upper_slice[8]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(s_axi_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[13]_i_2_n_6 ),
        .Q(sig_btt_upper_slice[9]),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_reg[13]_i_2 
       (.CI(\sig_btt_cntr_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_btt_cntr_reg[13]_i_2_CO_UNCONNECTED [3:1],\sig_btt_cntr_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_btt_cntr[13]_i_3__0_n_0 }),
        .O({\NLW_sig_btt_cntr_reg[13]_i_2_O_UNCONNECTED [3:2],\sig_btt_cntr_reg[13]_i_2_n_6 ,\sig_btt_cntr_reg[13]_i_2_n_7 }),
        .S({1'b0,1'b0,\sig_btt_cntr[13]_i_4_n_0 ,\sig_btt_cntr[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(s_axi_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_6 ),
        .Q(sig_btt_residue_slice[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_5 ),
        .Q(sig_btt_residue_slice[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_4 ),
        .Q(sig_btt_residue_slice[3]),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_btt_cntr_reg[3]_i_1_n_0 ,\sig_btt_cntr_reg[3]_i_1_n_1 ,\sig_btt_cntr_reg[3]_i_1_n_2 ,\sig_btt_cntr_reg[3]_i_1_n_3 }),
        .CYINIT(sig_calc_error_reg_reg_0),
        .DI({\sig_btt_cntr[3]_i_2_n_0 ,\sig_btt_cntr[3]_i_3_n_0 ,\sig_btt_cntr[3]_i_4_n_0 ,\sig_btt_cntr[3]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[3]_i_1_n_4 ,\sig_btt_cntr_reg[3]_i_1_n_5 ,\sig_btt_cntr_reg[3]_i_1_n_6 ,\sig_btt_cntr_reg[3]_i_1_n_7 }),
        .S({\sig_btt_cntr[3]_i_6_n_0 ,\sig_btt_cntr[3]_i_7_n_0 ,\sig_btt_cntr[3]_i_8_n_0 ,\sig_btt_cntr[3]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(s_axi_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_7 ),
        .Q(sig_btt_upper_slice[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_6 ),
        .Q(sig_btt_upper_slice[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(s_axi_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_5 ),
        .Q(sig_btt_upper_slice[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(s_axi_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_4 ),
        .Q(sig_btt_upper_slice[3]),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_reg[7]_i_1 
       (.CI(\sig_btt_cntr_reg[3]_i_1_n_0 ),
        .CO({\sig_btt_cntr_reg[7]_i_1_n_0 ,\sig_btt_cntr_reg[7]_i_1_n_1 ,\sig_btt_cntr_reg[7]_i_1_n_2 ,\sig_btt_cntr_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr[7]_i_2_n_0 ,\sig_btt_cntr[7]_i_3_n_0 ,\sig_btt_cntr[7]_i_4_n_0 ,\sig_btt_cntr[7]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[7]_i_1_n_4 ,\sig_btt_cntr_reg[7]_i_1_n_5 ,\sig_btt_cntr_reg[7]_i_1_n_6 ,\sig_btt_cntr_reg[7]_i_1_n_7 }),
        .S({\sig_btt_cntr[7]_i_6_n_0 ,\sig_btt_cntr[7]_i_7_n_0 ,\sig_btt_cntr[7]_i_8_n_0 ,\sig_btt_cntr[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(s_axi_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_7 ),
        .Q(sig_btt_upper_slice[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(s_axi_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_6 ),
        .Q(sig_btt_upper_slice[5]),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_2
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[13]),
        .I5(Q[12]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg_1),
        .Q(p_10_out),
        .R(sig_reset_reg));
  LUT3 #(
    .INIT(8'hF8)) 
    \sig_child_addr_cntr_lsh[0]_i_1 
       (.I0(sig_child_qual_burst_type),
        .I1(sig_csm_ld_xfer),
        .I2(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_10 
       (.I0(dout[0]),
        .I1(\sig_child_addr_cntr_lsh_reg[1]_0 [0]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[0] ),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_7 
       (.I0(dout[3]),
        .I1(sig_child_addr_cntr_lsh_reg[3]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[3] ),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_8 
       (.I0(dout[2]),
        .I1(sig_child_addr_cntr_lsh_reg[2]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[2] ),
        .O(S[2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_9 
       (.I0(dout[1]),
        .I1(\sig_child_addr_cntr_lsh_reg[1]_0 [1]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[1] ),
        .O(S[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_2 
       (.I0(\sig_child_addr_reg_reg_n_0_[15] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(p_1_in),
        .O(\sig_child_addr_cntr_lsh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_3 
       (.I0(\sig_child_addr_reg_reg_n_0_[14] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[14]),
        .O(\sig_child_addr_cntr_lsh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_4 
       (.I0(\sig_child_addr_reg_reg_n_0_[13] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[13]),
        .O(\sig_child_addr_cntr_lsh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[12] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[12]),
        .O(\sig_child_addr_cntr_lsh[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[4]_i_2 
       (.I0(\sig_child_addr_reg_reg_n_0_[7] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[7]),
        .O(\sig_child_addr_cntr_lsh[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[4]_i_3 
       (.I0(\sig_child_addr_reg_reg_n_0_[6] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[6]),
        .O(\sig_child_addr_cntr_lsh[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[4]_i_4 
       (.I0(\sig_child_addr_reg_reg_n_0_[5] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[5]),
        .O(\sig_child_addr_cntr_lsh[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[4]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[4] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[4]),
        .O(\sig_child_addr_cntr_lsh[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_2 
       (.I0(\sig_child_addr_reg_reg_n_0_[11] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[11]),
        .O(\sig_child_addr_cntr_lsh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_3 
       (.I0(\sig_child_addr_reg_reg_n_0_[10] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[10]),
        .O(\sig_child_addr_cntr_lsh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_4 
       (.I0(\sig_child_addr_reg_reg_n_0_[9] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[9]),
        .O(\sig_child_addr_cntr_lsh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[8] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[8]),
        .O(\sig_child_addr_cntr_lsh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[0] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[0]),
        .Q(\sig_child_addr_cntr_lsh_reg[1]_0 [0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[10] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_lsh_reg[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[11] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_lsh_reg[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[12] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[12]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_lsh_reg[12]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_child_addr_cntr_lsh_reg[12]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_lsh[12]_i_2_n_0 ,\sig_child_addr_cntr_lsh[12]_i_3_n_0 ,\sig_child_addr_cntr_lsh[12]_i_4_n_0 ,\sig_child_addr_cntr_lsh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[13] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_lsh_reg[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[14] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_lsh_reg[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[15] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ),
        .Q(p_1_in),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[1] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[1]),
        .Q(\sig_child_addr_cntr_lsh_reg[1]_0 [1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[2] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[2]),
        .Q(sig_child_addr_cntr_lsh_reg[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[3] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[3]),
        .Q(sig_child_addr_cntr_lsh_reg[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[4] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[4]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[4]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_lsh_reg[4]_i_1 
       (.CI(CO),
        .CO({\sig_child_addr_cntr_lsh_reg[4]_i_1_n_0 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_lsh_reg[4]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_lsh[4]_i_2_n_0 ,\sig_child_addr_cntr_lsh[4]_i_3_n_0 ,\sig_child_addr_cntr_lsh[4]_i_4_n_0 ,\sig_child_addr_cntr_lsh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[5] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[4]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_lsh_reg[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[6] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[4]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_lsh_reg[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[7] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[4]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_lsh_reg[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[8] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[8]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_lsh_reg[8]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[4]_i_1_n_0 ),
        .CO({\sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_lsh[8]_i_2_n_0 ,\sig_child_addr_cntr_lsh[8]_i_3_n_0 ,\sig_child_addr_cntr_lsh[8]_i_4_n_0 ,\sig_child_addr_cntr_lsh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[9] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_lsh_reg[9]),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    \sig_child_addr_cntr_msh[0]_i_1 
       (.I0(sig_child_addr_lsh_rollover_reg),
        .I1(sig_csm_ld_xfer),
        .I2(sig_child_qual_burst_type),
        .I3(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_msh[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_3 
       (.I0(data[0]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[0]),
        .O(\sig_child_addr_cntr_msh[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_4 
       (.I0(data[3]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[3]),
        .O(\sig_child_addr_cntr_msh[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_5 
       (.I0(data[2]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[2]),
        .O(\sig_child_addr_cntr_msh[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_6 
       (.I0(data[1]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[1]),
        .O(\sig_child_addr_cntr_msh[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sig_child_addr_cntr_msh[0]_i_7 
       (.I0(sig_child_addr_cntr_msh_reg[0]),
        .I1(data[0]),
        .I2(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_msh[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_2 
       (.I0(data[15]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[15]),
        .O(\sig_child_addr_cntr_msh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_3 
       (.I0(data[14]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[14]),
        .O(\sig_child_addr_cntr_msh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_4 
       (.I0(data[13]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[13]),
        .O(\sig_child_addr_cntr_msh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_5 
       (.I0(data[12]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[12]),
        .O(\sig_child_addr_cntr_msh[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_2 
       (.I0(data[7]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[7]),
        .O(\sig_child_addr_cntr_msh[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_3 
       (.I0(data[6]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[6]),
        .O(\sig_child_addr_cntr_msh[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_4 
       (.I0(data[5]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[5]),
        .O(\sig_child_addr_cntr_msh[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_5 
       (.I0(data[4]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[4]),
        .O(\sig_child_addr_cntr_msh[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_2 
       (.I0(data[11]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[11]),
        .O(\sig_child_addr_cntr_msh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_3 
       (.I0(data[10]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[10]),
        .O(\sig_child_addr_cntr_msh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_4 
       (.I0(data[9]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[9]),
        .O(\sig_child_addr_cntr_msh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_5 
       (.I0(data[8]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[8]),
        .O(\sig_child_addr_cntr_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[0] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[0]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_1 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_2 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_child_addr_cntr_msh[0]_i_3_n_0 }),
        .O({\sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_7 }),
        .S({\sig_child_addr_cntr_msh[0]_i_4_n_0 ,\sig_child_addr_cntr_msh[0]_i_5_n_0 ,\sig_child_addr_cntr_msh[0]_i_6_n_0 ,\sig_child_addr_cntr_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[10] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[11] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[12] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[12]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_msh_reg[12]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_child_addr_cntr_msh_reg[12]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[12]_i_2_n_0 ,\sig_child_addr_cntr_msh[12]_i_3_n_0 ,\sig_child_addr_cntr_msh[12]_i_4_n_0 ,\sig_child_addr_cntr_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[13] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[14] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[15] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[1] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[2] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[3] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[4] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[4]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_msh_reg[4]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[4]_i_2_n_0 ,\sig_child_addr_cntr_msh[4]_i_3_n_0 ,\sig_child_addr_cntr_msh[4]_i_4_n_0 ,\sig_child_addr_cntr_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[5] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[6] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[7] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[8] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[8]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_msh_reg[8]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[8]_i_2_n_0 ,\sig_child_addr_cntr_msh[8]_i_3_n_0 ,\sig_child_addr_cntr_msh[8]_i_4_n_0 ,\sig_child_addr_cntr_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[9] 
       (.C(s_axi_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[9]),
        .R(sig_reset_reg));
  LUT2 #(
    .INIT(4'h2)) 
    sig_child_addr_lsh_rollover_reg_i_1
       (.I0(p_1_in),
        .I1(sig_predict_child_addr_lsh),
        .O(sig_child_addr_lsh_rollover));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_6
       (.I0(sig_child_addr_cntr_lsh_reg[3]),
        .I1(dout[3]),
        .O(sig_child_addr_lsh_rollover_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_7
       (.I0(sig_child_addr_cntr_lsh_reg[2]),
        .I1(dout[2]),
        .O(sig_child_addr_lsh_rollover_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_8
       (.I0(\sig_child_addr_cntr_lsh_reg[1]_0 [1]),
        .I1(dout[1]),
        .O(sig_child_addr_lsh_rollover_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_9
       (.I0(\sig_child_addr_cntr_lsh_reg[1]_0 [0]),
        .I1(dout[0]),
        .O(sig_child_addr_lsh_rollover_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_addr_lsh_rollover_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_child_addr_lsh_rollover),
        .Q(sig_child_addr_lsh_rollover_reg),
        .R(sig_reset_reg));
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_2
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_3_n_0),
        .CO({NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED[3],sig_child_addr_lsh_rollover_reg_reg_i_2_n_1,sig_child_addr_lsh_rollover_reg_reg_i_2_n_2,sig_child_addr_lsh_rollover_reg_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sig_predict_child_addr_lsh,NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED[2:0]}),
        .S({p_1_in,sig_child_addr_cntr_lsh_reg[14:12]}));
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_3
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_4_n_0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,sig_child_addr_lsh_rollover_reg_reg_i_3_n_1,sig_child_addr_lsh_rollover_reg_reg_i_3_n_2,sig_child_addr_lsh_rollover_reg_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED[3:0]),
        .S(sig_child_addr_cntr_lsh_reg[11:8]));
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_4
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_5_n_0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_4_n_0,sig_child_addr_lsh_rollover_reg_reg_i_4_n_1,sig_child_addr_lsh_rollover_reg_reg_i_4_n_2,sig_child_addr_lsh_rollover_reg_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED[3:0]),
        .S(sig_child_addr_cntr_lsh_reg[7:4]));
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_5
       (.CI(1'b0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_5_n_0,sig_child_addr_lsh_rollover_reg_reg_i_5_n_1,sig_child_addr_lsh_rollover_reg_reg_i_5_n_2,sig_child_addr_lsh_rollover_reg_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({sig_child_addr_cntr_lsh_reg[3:2],\sig_child_addr_cntr_lsh_reg[1]_0 }),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_5_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_lsh_rollover_reg_i_6_n_0,sig_child_addr_lsh_rollover_reg_i_7_n_0,sig_child_addr_lsh_rollover_reg_i_8_n_0,sig_child_addr_lsh_rollover_reg_i_9_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[0]),
        .Q(\sig_child_addr_reg_reg_n_0_[0] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[10]),
        .Q(\sig_child_addr_reg_reg_n_0_[10] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[11]),
        .Q(\sig_child_addr_reg_reg_n_0_[11] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[12]),
        .Q(\sig_child_addr_reg_reg_n_0_[12] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[13]),
        .Q(\sig_child_addr_reg_reg_n_0_[13] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[14]),
        .Q(\sig_child_addr_reg_reg_n_0_[14] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[15]),
        .Q(\sig_child_addr_reg_reg_n_0_[15] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[16]),
        .Q(data[0]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[17]),
        .Q(data[1]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[18]),
        .Q(data[2]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[19]),
        .Q(data[3]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[1]),
        .Q(\sig_child_addr_reg_reg_n_0_[1] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[20]),
        .Q(data[4]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[21]),
        .Q(data[5]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[22]),
        .Q(data[6]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[23]),
        .Q(data[7]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[24]),
        .Q(data[8]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[25]),
        .Q(data[9]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[26]),
        .Q(data[10]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[27]),
        .Q(data[11]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[28]),
        .Q(data[12]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[29]),
        .Q(data[13]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[2]),
        .Q(\sig_child_addr_reg_reg_n_0_[2] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[30]),
        .Q(data[14]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[31]),
        .Q(data[15]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[3]),
        .Q(\sig_child_addr_reg_reg_n_0_[3] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[4]),
        .Q(\sig_child_addr_reg_reg_n_0_[4] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[5]),
        .Q(\sig_child_addr_reg_reg_n_0_[5] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[6]),
        .Q(\sig_child_addr_reg_reg_n_0_[6] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[7]),
        .Q(\sig_child_addr_reg_reg_n_0_[7] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[8]),
        .Q(\sig_child_addr_reg_reg_n_0_[8] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[9]),
        .Q(\sig_child_addr_reg_reg_n_0_[9] ),
        .R(sig_child_tag_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_child_burst_type_reg_i_1
       (.I0(sig_reset_reg),
        .I1(sig_csm_pop_child_cmd),
        .O(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_burst_type_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_burst_type_reg),
        .Q(sig_child_burst_type_reg),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_cmd_reg_full_reg
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_psm_ld_chcmd_reg),
        .Q(sig_child_cmd_reg_full),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_error_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(p_10_out),
        .Q(sig_child_error_reg),
        .R(sig_child_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_child_qual_burst_type_i_1
       (.I0(sig_child_burst_type_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_burst_type),
        .O(sig_child_qual_burst_type_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_burst_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_child_qual_burst_type_i_1_n_0),
        .Q(sig_child_qual_burst_type),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_child_qual_error_reg_i_1
       (.I0(sig_child_error_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_error_reg),
        .O(sig_child_qual_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_error_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_child_qual_error_reg_i_1_n_0),
        .Q(sig_child_qual_error_reg),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h0000454045404540)) 
    sig_child_qual_first_of_2_i_1
       (.I0(sig_reset_reg),
        .I1(sig_needed_2_realign_cmds),
        .I2(sig_csm_pop_child_cmd),
        .I3(sig_child_qual_first_of_2),
        .I4(dout[4]),
        .I5(p_32_out),
        .O(sig_child_qual_first_of_2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_first_of_2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_child_qual_first_of_2_i_1_n_0),
        .Q(sig_child_qual_first_of_2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h54540454)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_reset_reg),
        .I1(sig_csm_ld_xfer),
        .I2(p_22_out),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_cmd2addr_valid_reg_0),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(p_22_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h50445544)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_reset_reg),
        .I1(sig_csm_ld_xfer),
        .I2(sig_cmd2data_valid_reg_0),
        .I3(p_11_out),
        .I4(sig_inhibit_rdy_n_0),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(p_11_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0302)) 
    sig_csm_ld_xfer_i_1
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .I1(p_11_out),
        .I2(p_22_out),
        .I3(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .O(sig_csm_ld_xfer_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_ld_xfer_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_csm_ld_xfer_ns),
        .Q(sig_csm_ld_xfer),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_csm_pop_child_cmd_i_1
       (.I0(sig_child_cmd_reg_full),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .O(sig_csm_pop_child_cmd_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_child_cmd_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_child_cmd_ns),
        .Q(sig_csm_pop_child_cmd),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sig_csm_pop_sf_fifo_i_1
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .I1(p_22_out),
        .I2(p_11_out),
        .O(sig_csm_pop_sf_fifo_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_sf_fifo_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_sf_fifo_i_1_n_0),
        .Q(p_32_out),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'h0545)) 
    sig_first_realigner_cmd_i_1
       (.I0(sig_reset_reg),
        .I1(sig_first_realigner_cmd),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_psm_ld_realigner_reg),
        .O(sig_first_realigner_cmd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_realigner_cmd_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_first_realigner_cmd_i_1_n_0),
        .Q(sig_first_realigner_cmd),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[15]),
        .Q(sig_input_addr_reg[0]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[25]),
        .Q(sig_input_addr_reg[10]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[26]),
        .Q(sig_input_addr_reg[11]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[27]),
        .Q(sig_input_addr_reg[12]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[28]),
        .Q(sig_input_addr_reg[13]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[29]),
        .Q(sig_input_addr_reg[14]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[30]),
        .Q(sig_input_addr_reg[15]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[31]),
        .Q(sig_input_addr_reg[16]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[32]),
        .Q(sig_input_addr_reg[17]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[33]),
        .Q(sig_input_addr_reg[18]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[34]),
        .Q(sig_input_addr_reg[19]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[16]),
        .Q(sig_input_addr_reg[1]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[35]),
        .Q(sig_input_addr_reg[20]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[36]),
        .Q(sig_input_addr_reg[21]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[37]),
        .Q(sig_input_addr_reg[22]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[38]),
        .Q(sig_input_addr_reg[23]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[39]),
        .Q(sig_input_addr_reg[24]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[40]),
        .Q(sig_input_addr_reg[25]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[41]),
        .Q(sig_input_addr_reg[26]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[42]),
        .Q(sig_input_addr_reg[27]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[43]),
        .Q(sig_input_addr_reg[28]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[44]),
        .Q(sig_input_addr_reg[29]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[17]),
        .Q(sig_input_addr_reg[2]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[45]),
        .Q(sig_input_addr_reg[30]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[46]),
        .Q(sig_input_addr_reg[31]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[18]),
        .Q(sig_input_addr_reg[3]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[19]),
        .Q(sig_input_addr_reg[4]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[20]),
        .Q(sig_input_addr_reg[5]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[21]),
        .Q(sig_input_addr_reg[6]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[22]),
        .Q(sig_input_addr_reg[7]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[23]),
        .Q(sig_input_addr_reg[8]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[24]),
        .Q(sig_input_addr_reg[9]),
        .R(sig_input_cache_type_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_input_burst_type_reg_i_1
       (.I0(sig_reset_reg),
        .I1(sig_psm_pop_input_cmd),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0040)) 
    sig_input_burst_type_reg_i_2
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(p_10_out),
        .O(sig_push_input_reg13_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(Q[14]),
        .Q(sig_input_burst_type_reg),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(s_axi_aclk),
        .CE(sig_push_input_reg13_out),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mmap_reset_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_needed_2_realign_cmds_i_1
       (.I0(sig_skip_align2mbaa_s_h),
        .O(sig_needed_2_realign_cmds_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_needed_2_realign_cmds_reg
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_needed_2_realign_cmds_i_1_n_0),
        .Q(sig_needed_2_realign_cmds),
        .R(sig_child_tag_reg0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_psm_halt_i_1
       (.I0(sig_psm_state[1]),
        .I1(sig_psm_state[0]),
        .O(sig_psm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_psm_halt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_psm_halt_ns),
        .Q(sig_psm_halt),
        .S(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    sig_psm_ld_chcmd_reg_i_1
       (.I0(sig_psm_state[2]),
        .I1(sig_child_cmd_reg_full),
        .I2(sig_psm_state[0]),
        .I3(sig_psm_state[1]),
        .O(sig_psm_ld_chcmd_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_chcmd_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_chcmd_reg_ns),
        .Q(sig_psm_ld_chcmd_reg),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h0280)) 
    sig_psm_ld_realigner_reg_i_1
       (.I0(sig_realign_reg_empty),
        .I1(sig_psm_state[0]),
        .I2(sig_psm_state[2]),
        .I3(sig_psm_state[1]),
        .O(sig_psm_ld_realigner_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_realigner_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_realigner_reg_ns),
        .Q(sig_psm_ld_realigner_reg),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF55400000)) 
    sig_psm_pop_input_cmd_i_1
       (.I0(p_10_out),
        .I1(sig_first_realigner_cmd),
        .I2(sig_skip_align2mbaa),
        .I3(sig_skip_align2mbaa_s_h),
        .I4(sig_psm_ld_chcmd_reg_ns),
        .I5(sig_psm_pop_input_cmd_i_3_n_0),
        .O(sig_psm_pop_input_cmd_ns));
  LUT6 #(
    .INIT(64'hAAAABABBAAAABAFB)) 
    sig_psm_pop_input_cmd_i_2
       (.I0(sig_psm_pop_input_cmd_i_4_n_0),
        .I1(sig_btt_residue_slice[1]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_btt_residue_slice[0]),
        .I4(sig_psm_pop_input_cmd_i_5_n_0),
        .I5(sig_input_addr_reg[0]),
        .O(sig_skip_align2mbaa));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    sig_psm_pop_input_cmd_i_3
       (.I0(sig_psm_state[1]),
        .I1(sig_psm_state[2]),
        .I2(sig_psm_state[0]),
        .I3(sig_realign_reg_empty),
        .O(sig_psm_pop_input_cmd_i_3_n_0));
  LUT6 #(
    .INIT(64'hF0F3F0F1F1F3F1FF)) 
    sig_psm_pop_input_cmd_i_4
       (.I0(sig_btt_residue_slice[2]),
        .I1(sig_psm_pop_input_cmd_i_5_n_0),
        .I2(p_10_out),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[0]),
        .I5(sig_input_addr_reg[2]),
        .O(sig_psm_pop_input_cmd_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    sig_psm_pop_input_cmd_i_5
       (.I0(sig_psm_pop_input_cmd_i_6_n_0),
        .I1(sig_first_realigner_cmd),
        .I2(sig_btt_residue_slice[3]),
        .I3(sig_btt_upper_slice[6]),
        .I4(sig_btt_upper_slice[3]),
        .I5(sig_psm_pop_input_cmd_i_7_n_0),
        .O(sig_psm_pop_input_cmd_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFEEEEEEEEEEEEE)) 
    sig_psm_pop_input_cmd_i_6
       (.I0(sig_btt_upper_slice[2]),
        .I1(sig_btt_upper_slice[0]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[2]),
        .I5(sig_btt_residue_slice[2]),
        .O(sig_psm_pop_input_cmd_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_psm_pop_input_cmd_i_7
       (.I0(sig_btt_upper_slice[4]),
        .I1(sig_btt_upper_slice[8]),
        .I2(sig_btt_upper_slice[5]),
        .I3(sig_btt_upper_slice[9]),
        .I4(sig_btt_upper_slice[7]),
        .I5(sig_btt_upper_slice[1]),
        .O(sig_psm_pop_input_cmd_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_pop_input_cmd_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_psm_pop_input_cmd_ns),
        .Q(sig_psm_pop_input_cmd),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[0]),
        .Q(sig_realign_calc_err_reg_reg_0[0]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[10]),
        .Q(sig_realign_calc_err_reg_reg_0[10]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[11]),
        .Q(sig_realign_calc_err_reg_reg_0[11]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[12]),
        .Q(sig_realign_calc_err_reg_reg_0[12]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[13]),
        .Q(sig_realign_calc_err_reg_reg_0[13]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[1]),
        .Q(sig_realign_calc_err_reg_reg_0[1]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[2]),
        .Q(sig_realign_calc_err_reg_reg_0[2]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[3]),
        .Q(sig_realign_calc_err_reg_reg_0[3]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[4]),
        .Q(sig_realign_calc_err_reg_reg_0[4]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[5]),
        .Q(sig_realign_calc_err_reg_reg_0[5]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[6]),
        .Q(sig_realign_calc_err_reg_reg_0[6]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[7]),
        .Q(sig_realign_calc_err_reg_reg_0[7]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[8]),
        .Q(sig_realign_calc_err_reg_reg_0[8]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[9]),
        .Q(sig_realign_calc_err_reg_reg_0[9]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_calc_err_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(p_10_out),
        .Q(sig_realign_calc_err_reg_reg_0[15]),
        .R(sig_realign_tag_reg0));
  LUT2 #(
    .INIT(4'hB)) 
    sig_realign_cmd_cmplt_reg_i_1
       (.I0(sig_skip_align2mbaa),
        .I1(sig_first_realigner_cmd),
        .O(sig_realign_cmd_cmplt_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_cmd_cmplt_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_cmd_cmplt_reg0),
        .Q(sig_realign_calc_err_reg_reg_0[14]),
        .R(sig_realign_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_realign_reg_empty_reg
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(1'b0),
        .Q(sig_realign_reg_empty),
        .S(sig_realign_tag_reg0));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    sig_realign_reg_full_i_1
       (.I0(sig_psm_ld_realigner_reg),
        .I1(sig_realign_calc_err_reg_reg_1),
        .I2(sig_inhibit_rdy_n_1),
        .I3(p_9_out_1),
        .I4(sig_reset_reg),
        .O(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_reg_full_reg
       (.C(s_axi_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_psm_ld_realigner_reg),
        .Q(p_9_out_1),
        .R(sig_realign_tag_reg0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_realigner_btt2[0]_i_1 
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_first_realigner_cmd),
        .I2(sig_skip_align2mbaa),
        .I3(sig_btt_residue_slice[0]),
        .O(sig_realigner_btt[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \sig_realigner_btt2[10]_i_1 
       (.I0(sig_btt_upper_slice[6]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .O(sig_realigner_btt[10]));
  LUT3 #(
    .INIT(8'h8A)) 
    \sig_realigner_btt2[11]_i_1 
       (.I0(sig_btt_upper_slice[7]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .O(sig_realigner_btt[11]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \sig_realigner_btt2[12]_i_1 
       (.I0(sig_btt_upper_slice[8]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .O(sig_realigner_btt[12]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \sig_realigner_btt2[13]_i_1 
       (.I0(sig_btt_upper_slice[9]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .O(sig_realigner_btt[13]));
  LUT5 #(
    .INIT(32'hA2AEAEA2)) 
    \sig_realigner_btt2[1]_i_1 
       (.I0(sig_btt_residue_slice[1]),
        .I1(sig_first_realigner_cmd),
        .I2(sig_skip_align2mbaa),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[0]),
        .O(sig_realigner_btt[1]));
  LUT6 #(
    .INIT(64'hA2AEA2AEA2AEAEA2)) 
    \sig_realigner_btt2[2]_i_1 
       (.I0(sig_btt_residue_slice[2]),
        .I1(sig_first_realigner_cmd),
        .I2(sig_skip_align2mbaa),
        .I3(sig_input_addr_reg[2]),
        .I4(sig_input_addr_reg[1]),
        .I5(sig_input_addr_reg[0]),
        .O(sig_realigner_btt[2]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \sig_realigner_btt2[3]_i_1 
       (.I0(sig_btt_residue_slice[3]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .O(sig_realigner_btt[3]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \sig_realigner_btt2[4]_i_1 
       (.I0(sig_btt_upper_slice[0]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .O(sig_realigner_btt[4]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \sig_realigner_btt2[5]_i_1 
       (.I0(sig_btt_upper_slice[1]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .O(sig_realigner_btt[5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \sig_realigner_btt2[6]_i_1 
       (.I0(sig_btt_upper_slice[2]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .O(sig_realigner_btt[6]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \sig_realigner_btt2[7]_i_1 
       (.I0(sig_btt_upper_slice[3]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .O(sig_realigner_btt[7]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \sig_realigner_btt2[8]_i_1 
       (.I0(sig_btt_upper_slice[4]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .O(sig_realigner_btt[8]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \sig_realigner_btt2[9]_i_1 
       (.I0(sig_btt_upper_slice[5]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .O(sig_realigner_btt[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[0]),
        .Q(sig_realigner_btt2[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[10]),
        .Q(sig_realigner_btt2[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[11]),
        .Q(sig_realigner_btt2[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[12]),
        .Q(sig_realigner_btt2[12]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[13]),
        .Q(sig_realigner_btt2[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[1]),
        .Q(sig_realigner_btt2[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[2]),
        .Q(sig_realigner_btt2[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[3]),
        .Q(sig_realigner_btt2[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[4]),
        .Q(sig_realigner_btt2[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[5]),
        .Q(sig_realigner_btt2[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[6]),
        .Q(sig_realigner_btt2[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[7]),
        .Q(sig_realigner_btt2[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[8]),
        .Q(sig_realigner_btt2[8]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[9]),
        .Q(sig_realigner_btt2[9]),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h44440050)) 
    sig_skip_align2mbaa_s_h_i_1
       (.I0(sig_reset_reg),
        .I1(sig_skip_align2mbaa),
        .I2(sig_skip_align2mbaa_s_h),
        .I3(sig_psm_ld_chcmd_reg),
        .I4(sig_psm_ld_realigner_reg),
        .O(sig_skip_align2mbaa_s_h_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_skip_align2mbaa_s_h_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_skip_align2mbaa_s_h_i_1_n_0),
        .Q(sig_skip_align2mbaa_s_h),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[1]_0 [0]),
        .Q(in[0]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[10]),
        .Q(in[10]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[11]),
        .Q(in[11]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[12]),
        .Q(in[12]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[13]),
        .Q(in[13]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[14]),
        .Q(in[14]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(p_1_in),
        .Q(in[15]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[0]),
        .Q(in[16]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[1]),
        .Q(in[17]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[2]),
        .Q(in[18]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[3]),
        .Q(in[19]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[1]_0 [1]),
        .Q(in[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[4]),
        .Q(in[20]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[5]),
        .Q(in[21]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[6]),
        .Q(in[22]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[7]),
        .Q(in[23]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[8]),
        .Q(in[24]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[9]),
        .Q(in[25]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[10]),
        .Q(in[26]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[11]),
        .Q(in[27]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[12]),
        .Q(in[28]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[13]),
        .Q(in[29]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[2]),
        .Q(in[2]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[14]),
        .Q(in[30]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[15]),
        .Q(in[31]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[3]),
        .Q(in[3]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[4]),
        .Q(in[4]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[5]),
        .Q(in[5]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[6]),
        .Q(in[6]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[7]),
        .Q(in[7]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[8]),
        .Q(in[8]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[9]),
        .Q(in[9]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_calc_err_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_error_reg),
        .Q(in[35]),
        .R(sig_xfer_cache_reg0));
  LUT4 #(
    .INIT(16'hEEAE)) 
    sig_xfer_cmd_cmplt_reg_i_1
       (.I0(sig_child_qual_error_reg),
        .I1(dout[4]),
        .I2(sig_child_qual_first_of_2),
        .I3(dout[5]),
        .O(sig_xfer_cmd_cmplt_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_cmd_cmplt_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_cmd_cmplt_reg0),
        .Q(sig_xfer_cmd_cmplt_reg_reg_0[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_is_seq_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_is_seq_reg_reg_0),
        .Q(sig_xfer_cmd_cmplt_reg_reg_0[0]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[0]),
        .Q(in[32]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[1]),
        .Q(in[33]),
        .R(sig_xfer_cache_reg0));
  LUT6 #(
    .INIT(64'hAEAEAEAEFFAEAEAE)) 
    sig_xfer_type_reg_i_1
       (.I0(sig_reset_reg),
        .I1(sig_xfer_type_reg_i_2_n_0),
        .I2(p_11_out),
        .I3(sig_xfer_type_reg_i_3_n_0),
        .I4(sig_inhibit_rdy_n_0),
        .I5(sig_cmd2data_valid_reg_0),
        .O(sig_xfer_cache_reg0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    sig_xfer_type_reg_i_2
       (.I0(sig_csm_ld_xfer),
        .I1(p_22_out),
        .I2(sig_cmd2addr_valid_reg_0),
        .I3(sig_inhibit_rdy_n),
        .O(sig_xfer_type_reg_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    sig_xfer_type_reg_i_3
       (.I0(p_11_out),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_cmd2addr_valid_reg_0),
        .I3(p_22_out),
        .I4(sig_csm_ld_xfer),
        .O(sig_xfer_type_reg_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_type_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_burst_type),
        .Q(in[34]),
        .R(sig_xfer_cache_reg0));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__2 
       (.I0(p_32_out),
        .I1(empty),
        .O(rd_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_indet_btt" *) 
module mcu_axi_mcdma_0_0_axi_datamover_indet_btt
   (dout,
    empty,
    sig_clr_dbc_reg,
    Q,
    out,
    sig_ibtt2wdc_tlast,
    sig_burst_dbeat_cntr,
    CO,
    O,
    D,
    E,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_clr_dbc_reg_reg_0,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    sig_m_valid_out_reg,
    \sig_strb_reg_out_reg[3] ,
    \sig_data_reg_out_reg[34] ,
    SR,
    s_axi_aclk,
    rd_en,
    din,
    sig_clr_dbeat_cntr0_out,
    S,
    sig_child_addr_cntr_lsh_reg,
    \GEN_INDET_BTT.lsig_eop_reg_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_reset_reg,
    sig_child_qual_first_of_2,
    sig_cmd_full0,
    sig_eop_halt_xfer,
    \sig_burst_dbeat_cntr_reg[0]_0 ,
    \sig_burst_dbeat_cntr_reg[0]_1 ,
    sig_csm_pop_child_cmd,
    \sig_byte_cntr_reg[2]_0 ,
    \sig_byte_cntr_reg[3]_0 ,
    \sig_byte_cntr_reg[3]_1 ,
    lsig_eop_reg);
  output [5:0]dout;
  output empty;
  output sig_clr_dbc_reg;
  output [2:0]Q;
  output out;
  output sig_ibtt2wdc_tlast;
  output sig_burst_dbeat_cntr;
  output [0:0]CO;
  output [3:0]O;
  output [1:0]D;
  output [0:0]E;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output sig_clr_dbc_reg_reg_0;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  output sig_m_valid_out_reg;
  output [3:0]\sig_strb_reg_out_reg[3] ;
  output [34:0]\sig_data_reg_out_reg[34] ;
  input [0:0]SR;
  input s_axi_aclk;
  input rd_en;
  input [37:0]din;
  input sig_clr_dbeat_cntr0_out;
  input [3:0]S;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input \GEN_INDET_BTT.lsig_eop_reg_reg ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_reset_reg;
  input sig_child_qual_first_of_2;
  input sig_cmd_full0;
  input sig_eop_halt_xfer;
  input [0:0]\sig_burst_dbeat_cntr_reg[0]_0 ;
  input \sig_burst_dbeat_cntr_reg[0]_1 ;
  input sig_csm_pop_child_cmd;
  input [2:0]\sig_byte_cntr_reg[2]_0 ;
  input \sig_byte_cntr_reg[3]_0 ;
  input \sig_byte_cntr_reg[3]_1 ;
  input lsig_eop_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_10 ;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_11 ;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_12 ;
  wire \GEN_INDET_BTT.lsig_eop_reg_reg ;
  wire I_DATA_FIFO_n_39;
  wire I_DATA_FIFO_n_40;
  wire I_DATA_FIFO_n_41;
  wire I_DATA_FIFO_n_42;
  wire I_XD_FIFO_n_15;
  wire [3:0]O;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [37:0]din;
  wire [5:0]dout;
  wire empty;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  wire lsig_eop_reg;
  wire out;
  wire p_0_in5_in;
  wire p_1_in;
  wire rd_en;
  wire s_axi_aclk;
  wire [34:32]s_data;
  wire sig_burst_dbeat_cntr;
  wire [0:0]\sig_burst_dbeat_cntr_reg[0]_0 ;
  wire \sig_burst_dbeat_cntr_reg[0]_1 ;
  wire [3:3]sig_byte_cntr;
  wire sig_byte_cntr0;
  wire [3:3]sig_byte_cntr_reg;
  wire [2:0]\sig_byte_cntr_reg[2]_0 ;
  wire \sig_byte_cntr_reg[3]_0 ;
  wire \sig_byte_cntr_reg[3]_1 ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbc_reg_reg_0;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_full0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire [37:0]sig_data_fifo_data_out;
  wire [34:0]\sig_data_reg_out_reg[34] ;
  wire sig_dre2ibtt_eop_reg;
  wire sig_dre2ibtt_tlast_reg;
  wire sig_eop_halt_xfer;
  wire sig_good_strm_dbeat1_out;
  wire sig_ibtt2wdc_tlast;
  wire sig_m_valid_out_reg;
  wire sig_pop_data_fifo;
  wire sig_reset_reg;
  wire [3:0]\sig_strb_reg_out_reg[3] ;

  mcu_axi_mcdma_0_0_axi_datamover_skid_buf__parameterized0 \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF 
       (.D(s_data),
        .E(E),
        .\GEN_INDET_BTT.lsig_eop_reg_reg (\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .Q({\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_10 ,\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_11 ,\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_12 }),
        .SR(SR),
        .dout(sig_data_fifo_data_out),
        .empty(I_DATA_FIFO_n_39),
        .lsig_eop_reg(lsig_eop_reg),
        .out(p_0_in5_in),
        .rd_en(sig_pop_data_fifo),
        .s_axi_aclk(s_axi_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_data_reg_out_reg[34]_0 (\sig_data_reg_out_reg[34] ),
        .\sig_data_reg_out_reg[34]_1 ({I_DATA_FIFO_n_40,I_DATA_FIFO_n_41,I_DATA_FIFO_n_42}),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_m_valid_out_reg_0(out),
        .sig_m_valid_out_reg_1(sig_m_valid_out_reg),
        .sig_reset_reg(sig_reset_reg),
        .\sig_strb_reg_out_reg[3]_0 (\sig_strb_reg_out_reg[3] ));
  mcu_axi_mcdma_0_0_axi_datamover_sfifo_autord__parameterized0 I_DATA_FIFO
       (.D(s_data),
        .E(sig_good_strm_dbeat1_out),
        .Q({\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_10 ,\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_11 ,\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_12 }),
        .SR(SR),
        .din(din),
        .dout(sig_data_fifo_data_out),
        .empty(I_DATA_FIFO_n_39),
        .full(p_1_in),
        .\gen_wr_a.gen_word_narrow.mem_reg ({I_DATA_FIFO_n_40,I_DATA_FIFO_n_41,I_DATA_FIFO_n_42}),
        .out(p_0_in5_in),
        .rd_en(sig_pop_data_fifo),
        .s_axi_aclk(s_axi_aclk));
  mcu_axi_mcdma_0_0_axi_datamover_sfifo_autord I_XD_FIFO
       (.CO(CO),
        .D(D),
        .E(sig_good_strm_dbeat1_out),
        .O(O),
        .S(S),
        .SR(SR),
        .din({sig_dre2ibtt_eop_reg,sig_dre2ibtt_tlast_reg,sig_byte_cntr_reg,Q}),
        .dout(dout),
        .empty(empty),
        .full(p_1_in),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ),
        .rd_en(rd_en),
        .s_axi_aclk(s_axi_aclk),
        .sig_burst_dbeat_cntr(sig_burst_dbeat_cntr),
        .\sig_burst_dbeat_cntr_reg[0] (I_XD_FIFO_n_15),
        .\sig_burst_dbeat_cntr_reg[0]_0 (\sig_burst_dbeat_cntr_reg[0]_0 ),
        .\sig_burst_dbeat_cntr_reg[0]_1 (\sig_burst_dbeat_cntr_reg[0]_1 ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg_reg(sig_byte_cntr0),
        .sig_clr_dbc_reg_reg_0(sig_clr_dbc_reg_reg_0),
        .sig_cmd_full0(sig_cmd_full0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .wr_en(sig_clr_dbc_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_XD_FIFO_n_15),
        .Q(sig_burst_dbeat_cntr),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h001F00E0)) 
    \sig_byte_cntr[3]_i_2 
       (.I0(\sig_byte_cntr_reg[3]_0 ),
        .I1(\sig_byte_cntr_reg[3]_1 ),
        .I2(Q[2]),
        .I3(sig_clr_dbc_reg),
        .I4(sig_byte_cntr_reg),
        .O(sig_byte_cntr));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[2]_0 [0]),
        .Q(Q[0]),
        .R(sig_byte_cntr0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[2]_0 [1]),
        .Q(Q[1]),
        .R(sig_byte_cntr0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr_reg[2]_0 [2]),
        .Q(Q[2]),
        .R(sig_byte_cntr0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(sig_byte_cntr),
        .Q(sig_byte_cntr_reg),
        .R(sig_byte_cntr0));
  FDRE #(
    .INIT(1'b0)) 
    sig_clr_dbc_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_clr_dbeat_cntr0_out),
        .Q(sig_clr_dbc_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_eop_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(din[37]),
        .Q(sig_dre2ibtt_eop_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_tlast_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(din[36]),
        .Q(sig_dre2ibtt_tlast_reg),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mssai_skid_buf" *) 
module mcu_axi_mcdma_0_0_axi_datamover_mssai_skid_buf
   (out,
    sig_m_valid_out_reg_0,
    sig_s_ready_dup3_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    E,
    \sig_byte_cntr_reg[1] ,
    \sig_strb_reg_out_reg[1]_0 ,
    sig_clr_dbeat_cntr0_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    sig_btt_eq_0_reg,
    sig_btt_cntr0,
    sig_eop_sent,
    din,
    \sig_strb_reg_out_reg[0]_0 ,
    \sig_strb_reg_out_reg[3]_0 ,
    \sig_byte_cntr_reg[2] ,
    sig_cmd_full_reg,
    sig_cmd_empty_reg,
    ld_btt_cntr_reg1_reg,
    \sig_strb_skid_reg_reg[1]_0 ,
    \sig_strb_skid_reg_reg[2]_0 ,
    s_axi_aclk,
    SR,
    skid2dre_wlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ,
    sig_need_cmd_flush,
    sig_sm_pop_cmd_fifo,
    sig_reset_reg,
    sig_s_ready_dup4_reg_0,
    \sig_strb_reg_out_reg[3]_1 ,
    \sig_mssa_index_reg_out_reg[0]_0 ,
    sig_clr_dbc_reg_reg,
    \sig_btt_cntr_dup_reg[0] ,
    Q,
    \sig_byte_cntr_reg[2]_0 ,
    \sig_byte_cntr_reg[2]_1 ,
    \sig_byte_cntr_reg[2]_2 ,
    sig_burst_dbeat_cntr,
    sig_btt_eq_0,
    sig_btt_eq_0_reg_0,
    sig_btt_eq_0_reg_1,
    sig_btt_eq_0_reg_2,
    sig_btt_eq_0_reg_3,
    sig_clr_dbc_reg,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    p_7_out,
    ld_btt_cntr_reg1,
    CO,
    sig_valid_fifo_ld12_out,
    D,
    \sig_data_skid_reg_reg[31]_0 ,
    \sig_mssa_index_reg_out_reg[1]_0 );
  output out;
  output sig_m_valid_out_reg_0;
  output sig_s_ready_dup3_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output [0:0]E;
  output \sig_byte_cntr_reg[1] ;
  output \sig_strb_reg_out_reg[1]_0 ;
  output sig_clr_dbeat_cntr0_out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output sig_btt_eq_0_reg;
  output sig_btt_cntr0;
  output sig_eop_sent;
  output [34:0]din;
  output \sig_strb_reg_out_reg[0]_0 ;
  output [3:0]\sig_strb_reg_out_reg[3]_0 ;
  output [0:0]\sig_byte_cntr_reg[2] ;
  output sig_cmd_full_reg;
  output sig_cmd_empty_reg;
  output ld_btt_cntr_reg1_reg;
  output \sig_strb_skid_reg_reg[1]_0 ;
  output \sig_strb_skid_reg_reg[2]_0 ;
  input s_axi_aclk;
  input [0:0]SR;
  input skid2dre_wlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  input \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ;
  input sig_need_cmd_flush;
  input sig_sm_pop_cmd_fifo;
  input sig_reset_reg;
  input sig_s_ready_dup4_reg_0;
  input \sig_strb_reg_out_reg[3]_1 ;
  input \sig_mssa_index_reg_out_reg[0]_0 ;
  input [7:0]sig_clr_dbc_reg_reg;
  input \sig_btt_cntr_dup_reg[0] ;
  input [0:0]Q;
  input \sig_byte_cntr_reg[2]_0 ;
  input [2:0]\sig_byte_cntr_reg[2]_1 ;
  input \sig_byte_cntr_reg[2]_2 ;
  input sig_burst_dbeat_cntr;
  input sig_btt_eq_0;
  input [0:0]sig_btt_eq_0_reg_0;
  input sig_btt_eq_0_reg_1;
  input sig_btt_eq_0_reg_2;
  input sig_btt_eq_0_reg_3;
  input sig_clr_dbc_reg;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input p_7_out;
  input ld_btt_cntr_reg1;
  input [0:0]CO;
  input sig_valid_fifo_ld12_out;
  input [3:0]D;
  input [31:0]\sig_data_skid_reg_reg[31]_0 ;
  input [1:0]\sig_mssa_index_reg_out_reg[1]_0 ;

  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [34:0]din;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_reg;
  wire [1:0]p_1_in;
  wire p_7_out;
  wire s_axi_aclk;
  wire sig_btt_cntr0;
  wire \sig_btt_cntr_dup_reg[0] ;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_reg;
  wire [0:0]sig_btt_eq_0_reg_0;
  wire sig_btt_eq_0_reg_1;
  wire sig_btt_eq_0_reg_2;
  wire sig_btt_eq_0_reg_3;
  wire sig_burst_dbeat_cntr;
  wire \sig_byte_cntr[3]_i_5_n_0 ;
  wire \sig_byte_cntr_reg[1] ;
  wire [0:0]\sig_byte_cntr_reg[2] ;
  wire \sig_byte_cntr_reg[2]_0 ;
  wire [2:0]\sig_byte_cntr_reg[2]_1 ;
  wire \sig_byte_cntr_reg[2]_2 ;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbc_reg_i_2_n_0;
  wire [7:0]sig_clr_dbc_reg_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_empty_reg;
  wire sig_cmd_full;
  wire sig_cmd_full_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire \sig_data_reg_out[0]_i_1_n_0 ;
  wire \sig_data_reg_out[10]_i_1_n_0 ;
  wire \sig_data_reg_out[11]_i_1_n_0 ;
  wire \sig_data_reg_out[12]_i_1_n_0 ;
  wire \sig_data_reg_out[13]_i_1_n_0 ;
  wire \sig_data_reg_out[14]_i_1_n_0 ;
  wire \sig_data_reg_out[15]_i_1_n_0 ;
  wire \sig_data_reg_out[16]_i_1_n_0 ;
  wire \sig_data_reg_out[17]_i_1_n_0 ;
  wire \sig_data_reg_out[18]_i_1_n_0 ;
  wire \sig_data_reg_out[19]_i_1_n_0 ;
  wire \sig_data_reg_out[1]_i_1_n_0 ;
  wire \sig_data_reg_out[20]_i_1_n_0 ;
  wire \sig_data_reg_out[21]_i_1_n_0 ;
  wire \sig_data_reg_out[22]_i_1_n_0 ;
  wire \sig_data_reg_out[23]_i_1_n_0 ;
  wire \sig_data_reg_out[24]_i_1_n_0 ;
  wire \sig_data_reg_out[25]_i_1_n_0 ;
  wire \sig_data_reg_out[26]_i_1_n_0 ;
  wire \sig_data_reg_out[27]_i_1_n_0 ;
  wire \sig_data_reg_out[28]_i_1_n_0 ;
  wire \sig_data_reg_out[29]_i_1_n_0 ;
  wire \sig_data_reg_out[2]_i_1_n_0 ;
  wire \sig_data_reg_out[30]_i_1_n_0 ;
  wire \sig_data_reg_out[31]_i_1_n_0 ;
  wire \sig_data_reg_out[3]_i_1_n_0 ;
  wire \sig_data_reg_out[4]_i_1_n_0 ;
  wire \sig_data_reg_out[5]_i_1_n_0 ;
  wire \sig_data_reg_out[6]_i_1_n_0 ;
  wire \sig_data_reg_out[7]_i_1_n_0 ;
  wire \sig_data_reg_out[8]_i_1_n_0 ;
  wire \sig_data_reg_out[9]_i_1_n_0 ;
  wire sig_data_reg_out_en;
  wire [31:0]\sig_data_skid_reg_reg[31]_0 ;
  wire \sig_data_skid_reg_reg_n_0_[0] ;
  wire \sig_data_skid_reg_reg_n_0_[10] ;
  wire \sig_data_skid_reg_reg_n_0_[11] ;
  wire \sig_data_skid_reg_reg_n_0_[12] ;
  wire \sig_data_skid_reg_reg_n_0_[13] ;
  wire \sig_data_skid_reg_reg_n_0_[14] ;
  wire \sig_data_skid_reg_reg_n_0_[15] ;
  wire \sig_data_skid_reg_reg_n_0_[16] ;
  wire \sig_data_skid_reg_reg_n_0_[17] ;
  wire \sig_data_skid_reg_reg_n_0_[18] ;
  wire \sig_data_skid_reg_reg_n_0_[19] ;
  wire \sig_data_skid_reg_reg_n_0_[1] ;
  wire \sig_data_skid_reg_reg_n_0_[20] ;
  wire \sig_data_skid_reg_reg_n_0_[21] ;
  wire \sig_data_skid_reg_reg_n_0_[22] ;
  wire \sig_data_skid_reg_reg_n_0_[23] ;
  wire \sig_data_skid_reg_reg_n_0_[24] ;
  wire \sig_data_skid_reg_reg_n_0_[25] ;
  wire \sig_data_skid_reg_reg_n_0_[26] ;
  wire \sig_data_skid_reg_reg_n_0_[27] ;
  wire \sig_data_skid_reg_reg_n_0_[28] ;
  wire \sig_data_skid_reg_reg_n_0_[29] ;
  wire \sig_data_skid_reg_reg_n_0_[2] ;
  wire \sig_data_skid_reg_reg_n_0_[30] ;
  wire \sig_data_skid_reg_reg_n_0_[31] ;
  wire \sig_data_skid_reg_reg_n_0_[3] ;
  wire \sig_data_skid_reg_reg_n_0_[4] ;
  wire \sig_data_skid_reg_reg_n_0_[5] ;
  wire \sig_data_skid_reg_reg_n_0_[6] ;
  wire \sig_data_skid_reg_reg_n_0_[7] ;
  wire \sig_data_skid_reg_reg_n_0_[8] ;
  wire \sig_data_skid_reg_reg_n_0_[9] ;
  wire sig_eop_sent;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire \sig_mssa_index_reg_out_reg[0]_0 ;
  wire [1:0]\sig_mssa_index_reg_out_reg[1]_0 ;
  wire sig_need_cmd_flush;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup3;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup4;
  wire sig_s_ready_dup4_reg_0;
  wire sig_s_ready_dup_i_1__2_n_0;
  wire sig_s_ready_dup_i_2__1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_pop_cmd_fifo;
  wire \sig_strb_reg_out_reg[0]_0 ;
  wire \sig_strb_reg_out_reg[1]_0 ;
  wire [3:0]\sig_strb_reg_out_reg[3]_0 ;
  wire \sig_strb_reg_out_reg[3]_1 ;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire \sig_strb_skid_reg_reg[1]_0 ;
  wire \sig_strb_skid_reg_reg[2]_0 ;
  wire sig_strm_tlast;
  wire sig_valid_fifo_ld12_out;
  wire skid2dre_wlast;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_10_n_0 ;

  assign out = sig_s_ready_out;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  assign sig_s_ready_dup3_reg_0 = sig_s_ready_dup3;
  LUT6 #(
    .INIT(64'h00000020AAAA0020)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(\xpm_fifo_instance.xpm_fifo_sync_inst_i_10_n_0 ),
        .I2(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I3(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ),
        .I4(sig_need_cmd_flush),
        .I5(sig_sm_pop_cmd_fifo),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  LUT6 #(
    .INIT(64'h000000AE00AE00AE)) 
    ld_btt_cntr_reg1_i_1
       (.I0(ld_btt_cntr_reg1),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr0),
        .I4(CO),
        .I5(sig_valid_fifo_ld12_out),
        .O(ld_btt_cntr_reg1_reg));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \sig_btt_cntr[13]_i_1__0 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_i_10_n_0 ),
        .I1(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ),
        .I2(\sig_btt_cntr_dup_reg[0] ),
        .I3(Q),
        .I4(sig_m_valid_out),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_btt_cntr0));
  LUT6 #(
    .INIT(64'hFEAEAEAEAEAEAEAE)) 
    sig_btt_eq_0_i_1
       (.I0(sig_btt_cntr0),
        .I1(sig_btt_eq_0),
        .I2(sig_btt_eq_0_reg_0),
        .I3(sig_btt_eq_0_reg_1),
        .I4(sig_btt_eq_0_reg_2),
        .I5(sig_btt_eq_0_reg_3),
        .O(sig_btt_eq_0_reg));
  LUT2 #(
    .INIT(4'h7)) 
    \sig_byte_cntr[0]_i_2 
       (.I0(\sig_strb_reg_out_reg[3]_0 [1]),
        .I1(sig_clr_dbc_reg_reg[1]),
        .O(\sig_strb_reg_out_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h6696)) 
    \sig_byte_cntr[2]_i_1 
       (.I0(\sig_byte_cntr_reg[1] ),
        .I1(\sig_strb_reg_out_reg[0]_0 ),
        .I2(\sig_byte_cntr_reg[2]_1 [2]),
        .I3(sig_clr_dbc_reg),
        .O(\sig_byte_cntr_reg[2] ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \sig_byte_cntr[3]_i_3 
       (.I0(\sig_strb_reg_out_reg[1]_0 ),
        .I1(\sig_strb_reg_out_reg[3]_0 [0]),
        .I2(sig_clr_dbc_reg_reg[0]),
        .I3(\sig_byte_cntr[3]_i_5_n_0 ),
        .I4(\sig_strb_reg_out_reg[3]_0 [3]),
        .I5(sig_clr_dbc_reg_reg[3]),
        .O(\sig_strb_reg_out_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000501100001010)) 
    \sig_byte_cntr[3]_i_4 
       (.I0(\sig_byte_cntr_reg[2]_0 ),
        .I1(\sig_strb_reg_out_reg[1]_0 ),
        .I2(\sig_byte_cntr_reg[2]_1 [1]),
        .I3(\sig_byte_cntr[3]_i_5_n_0 ),
        .I4(\sig_byte_cntr_reg[2]_2 ),
        .I5(\sig_byte_cntr_reg[2]_1 [0]),
        .O(\sig_byte_cntr_reg[1] ));
  LUT2 #(
    .INIT(4'h7)) 
    \sig_byte_cntr[3]_i_5 
       (.I0(\sig_strb_reg_out_reg[3]_0 [2]),
        .I1(sig_clr_dbc_reg_reg[2]),
        .O(\sig_byte_cntr[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    sig_clr_dbc_reg_i_1
       (.I0(sig_clr_dbc_reg_reg[7]),
        .I1(\xpm_fifo_instance.xpm_fifo_sync_inst_i_10_n_0 ),
        .I2(sig_clr_dbc_reg_i_2_n_0),
        .I3(sig_burst_dbeat_cntr),
        .I4(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ),
        .O(sig_clr_dbeat_cntr0_out));
  LUT3 #(
    .INIT(8'hFD)) 
    sig_clr_dbc_reg_i_2
       (.I0(sig_m_valid_out),
        .I1(Q),
        .I2(\sig_btt_cntr_dup_reg[0] ),
        .O(sig_clr_dbc_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    sig_cmd_empty_i_1
       (.I0(p_7_out),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0),
        .O(sig_cmd_empty_reg));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    sig_cmd_full_i_1
       (.I0(sig_cmd_full),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0),
        .O(sig_cmd_full_reg));
  LUT5 #(
    .INIT(32'h000BFFFF)) 
    sig_cmd_full_i_2
       (.I0(sig_clr_dbc_reg_reg[7]),
        .I1(\xpm_fifo_instance.xpm_fifo_sync_inst_i_10_n_0 ),
        .I2(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ),
        .I3(sig_clr_dbc_reg_i_2_n_0),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[0] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [0]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[10] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [10]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[11] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [11]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[12] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [12]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[13] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [13]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[14] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [14]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[15] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [15]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[16] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [16]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[17] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [17]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[18] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [18]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[19] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [19]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[1] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [1]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[20] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [20]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[21] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [21]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[22] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [22]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[23] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [23]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[24] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [24]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[25] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [25]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[26] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [26]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[27] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [27]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[28] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [28]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[29] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [29]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[2] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [2]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[30] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [30]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[31] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [31]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[3] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [3]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[4] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [4]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[5] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [5]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[6] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [6]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[7] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [7]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[8] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [8]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[9] ),
        .I1(\sig_data_skid_reg_reg[31]_0 [9]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[0]_i_1_n_0 ),
        .Q(din[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[10]_i_1_n_0 ),
        .Q(din[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[11]_i_1_n_0 ),
        .Q(din[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[12]_i_1_n_0 ),
        .Q(din[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[13]_i_1_n_0 ),
        .Q(din[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[14]_i_1_n_0 ),
        .Q(din[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[15]_i_1_n_0 ),
        .Q(din[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[16]_i_1_n_0 ),
        .Q(din[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[17]_i_1_n_0 ),
        .Q(din[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[18]_i_1_n_0 ),
        .Q(din[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[19]_i_1_n_0 ),
        .Q(din[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[1]_i_1_n_0 ),
        .Q(din[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[20]_i_1_n_0 ),
        .Q(din[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[21]_i_1_n_0 ),
        .Q(din[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[22]_i_1_n_0 ),
        .Q(din[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[23]_i_1_n_0 ),
        .Q(din[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[24]_i_1_n_0 ),
        .Q(din[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[25]_i_1_n_0 ),
        .Q(din[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[26]_i_1_n_0 ),
        .Q(din[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[27]_i_1_n_0 ),
        .Q(din[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[28]_i_1_n_0 ),
        .Q(din[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[29]_i_1_n_0 ),
        .Q(din[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[2]_i_1_n_0 ),
        .Q(din[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[30]_i_1_n_0 ),
        .Q(din[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[31]_i_1_n_0 ),
        .Q(din[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[3]_i_1_n_0 ),
        .Q(din[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[4]_i_1_n_0 ),
        .Q(din[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[5]_i_1_n_0 ),
        .Q(din[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[6]_i_1_n_0 ),
        .Q(din[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[7]_i_1_n_0 ),
        .Q(din[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[8]_i_1_n_0 ),
        .Q(din[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[9]_i_1_n_0 ),
        .Q(din[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [0]),
        .Q(\sig_data_skid_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [10]),
        .Q(\sig_data_skid_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [11]),
        .Q(\sig_data_skid_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [12]),
        .Q(\sig_data_skid_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [13]),
        .Q(\sig_data_skid_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [14]),
        .Q(\sig_data_skid_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [15]),
        .Q(\sig_data_skid_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [16]),
        .Q(\sig_data_skid_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [17]),
        .Q(\sig_data_skid_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [18]),
        .Q(\sig_data_skid_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [19]),
        .Q(\sig_data_skid_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [1]),
        .Q(\sig_data_skid_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [20]),
        .Q(\sig_data_skid_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [21]),
        .Q(\sig_data_skid_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [22]),
        .Q(\sig_data_skid_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [23]),
        .Q(\sig_data_skid_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [24]),
        .Q(\sig_data_skid_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [25]),
        .Q(\sig_data_skid_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [26]),
        .Q(\sig_data_skid_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [27]),
        .Q(\sig_data_skid_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [28]),
        .Q(\sig_data_skid_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [29]),
        .Q(\sig_data_skid_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [2]),
        .Q(\sig_data_skid_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [30]),
        .Q(\sig_data_skid_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [31]),
        .Q(\sig_data_skid_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [3]),
        .Q(\sig_data_skid_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [4]),
        .Q(\sig_data_skid_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [5]),
        .Q(\sig_data_skid_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [6]),
        .Q(\sig_data_skid_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [7]),
        .Q(\sig_data_skid_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [8]),
        .Q(\sig_data_skid_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [9]),
        .Q(\sig_data_skid_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000002)) 
    sig_eop_sent_reg_i_1
       (.I0(sig_m_valid_out),
        .I1(Q),
        .I2(\sig_btt_cntr_dup_reg[0] ),
        .I3(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ),
        .I4(\xpm_fifo_instance.xpm_fifo_sync_inst_i_10_n_0 ),
        .O(sig_eop_sent));
  LUT2 #(
    .INIT(4'h7)) 
    sig_last_reg_out_i_1__1
       (.I0(sig_m_valid_dup),
        .I1(sig_s_ready_dup_i_2__1_n_0),
        .O(sig_data_reg_out_en));
  LUT2 #(
    .INIT(4'hB)) 
    sig_last_reg_out_i_2__0
       (.I0(sig_s_ready_out),
        .I1(\sig_strb_reg_out_reg[3]_1 ),
        .O(E));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_2__2
       (.I0(skid2dre_wlast),
        .I1(sig_s_ready_dup4),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(sig_strm_tlast),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(skid2dre_wlast),
        .Q(sig_last_skid_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000FFB00000)) 
    sig_m_valid_dup_i_1__2
       (.I0(sig_s_ready_dup_i_2__1_n_0),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(sig_s_ready_dup4_reg_0),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_reset_reg),
        .O(sig_m_valid_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h84B4)) 
    \sig_mssa_index_reg_out[0]_i_2 
       (.I0(sig_strb_skid_reg[2]),
        .I1(sig_strb_skid_reg[1]),
        .I2(sig_strb_skid_reg[3]),
        .I3(sig_strb_skid_reg[0]),
        .O(\sig_strb_skid_reg_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'hA0F4)) 
    \sig_mssa_index_reg_out[1]_i_2 
       (.I0(sig_strb_skid_reg[1]),
        .I1(sig_strb_skid_reg[3]),
        .I2(sig_strb_skid_reg[2]),
        .I3(sig_strb_skid_reg[0]),
        .O(\sig_strb_skid_reg_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_mssa_index_reg_out_reg[1]_0 [0]),
        .Q(p_1_in[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_mssa_index_reg_out_reg[1]_0 [1]),
        .Q(p_1_in[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup3),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup4_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAEEEFFFF00000000)) 
    sig_s_ready_dup_i_1__2
       (.I0(sig_reset_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_s_ready_dup4_reg_0),
        .I3(sig_m_valid_dup),
        .I4(sig_s_ready_dup_i_2__1_n_0),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_s_ready_dup_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    sig_s_ready_dup_i_2__1
       (.I0(\sig_mssa_index_reg_out_reg[0]_0 ),
        .I1(sig_m_valid_out),
        .I2(sig_clr_dbc_reg_reg[6]),
        .I3(\xpm_fifo_instance.xpm_fifo_sync_inst_i_10_n_0 ),
        .I4(\sig_btt_cntr_dup_reg[0] ),
        .I5(Q),
        .O(sig_s_ready_dup_i_2__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(D[0]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(D[1]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(D[2]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(D[3]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\sig_strb_reg_out_reg[3]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\sig_strb_reg_out_reg[3]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\sig_strb_reg_out_reg[3]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\sig_strb_reg_out_reg[3]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h77F777F7F7FF77F7)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_10 
       (.I0(sig_m_valid_out),
        .I1(sig_strm_tlast),
        .I2(p_1_in[1]),
        .I3(sig_clr_dbc_reg_reg[5]),
        .I4(p_1_in[0]),
        .I5(sig_clr_dbc_reg_reg[4]),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2 
       (.I0(\sig_btt_cntr_dup_reg[0] ),
        .I1(Q),
        .I2(sig_m_valid_out),
        .I3(\xpm_fifo_instance.xpm_fifo_sync_inst_i_10_n_0 ),
        .O(din[34]));
  LUT5 #(
    .INIT(32'h000D0000)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3__0 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_i_10_n_0 ),
        .I1(sig_clr_dbc_reg_reg[7]),
        .I2(\sig_btt_cntr_dup_reg[0] ),
        .I3(Q),
        .I4(sig_m_valid_out),
        .O(din[33]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_4 
       (.I0(\sig_strb_reg_out_reg[3]_0 [3]),
        .I1(sig_clr_dbc_reg_reg[3]),
        .O(din[32]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module mcu_axi_mcdma_0_0_axi_datamover_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    s2mm_halt_cmplt,
    SR,
    sig_s_h_halt_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_4,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_5,
    sig_s_h_halt_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_6,
    s_axi_aclk,
    sig_halt_cmplt_reg_0,
    sig_s_h_halt_reg_reg_1,
    sig_init_done,
    sig_init_reg2,
    sig_reset_reg,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    sig_data2addr_stop_req);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output s2mm_halt_cmplt;
  output [0:0]SR;
  output sig_s_h_halt_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_3;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_4;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_5;
  output sig_s_h_halt_reg_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_6;
  input s_axi_aclk;
  input sig_halt_cmplt_reg_0;
  input sig_s_h_halt_reg_reg_1;
  input sig_init_done;
  input sig_init_reg2;
  input sig_reset_reg;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input sig_init_done_3;
  input sig_data2addr_stop_req;

  wire [0:0]SR;
  wire s2mm_halt_cmplt;
  wire s_axi_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_3;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_4;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_5;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_6;
  wire sig_data2addr_stop_req;
  wire sig_halt_cmplt_reg_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_reg2;
  wire sig_reset_reg;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_s_h_halt_reg_reg_1;

  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_6),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_reg_0),
        .Q(s2mm_halt_cmplt),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_s_h_halt_reg),
        .I1(sig_data2addr_stop_req),
        .O(sig_s_h_halt_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__10
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_done_1),
        .I2(sig_init_reg2),
        .I3(sig_reset_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__11
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_done_2),
        .I2(sig_init_reg2),
        .I3(sig_reset_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_3));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__12
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_done_3),
        .I2(sig_init_reg2),
        .I3(sig_reset_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_4));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__6
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_done),
        .I2(sig_init_reg2),
        .I3(sig_reset_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__8
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_done_0),
        .I2(sig_init_reg2),
        .I3(sig_reset_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_m_valid_dup_i_3
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_reset_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_5));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_1),
        .Q(sig_s_h_halt_reg),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_strb_reg_out[3]_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_full_wrap" *) 
module mcu_axi_mcdma_0_0_axi_datamover_s2mm_full_wrap
   (m_axi_s2mm_wvalid,
    out,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wlast,
    s2mm_halt_cmplt,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_s_h_halt_reg,
    sig_sready_stop_reg_reg,
    rd_en,
    sts_received_i_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ,
    s2mm_decerr_i,
    s2mm_interr_i,
    s2mm_slverr_i,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ,
    E,
    m_axi_s2mm_bready,
    axi_mcdma_tstvec,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    s_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_slast_with_stop,
    sig_s_h_halt_reg_reg,
    m_axis_s2mm_sts_tready,
    s_axis_s2mm_cmd_tvalid,
    empty,
    sig_m_valid_out_reg,
    p_9_out,
    \guf.underflow_i_reg ,
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ,
    dout,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_wready,
    sig_last_reg_out_reg,
    m_axi_s2mm_awready,
    m_axi_s2mm_bresp,
    D);
  output m_axi_s2mm_wvalid;
  output out;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wlast;
  output s2mm_halt_cmplt;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output sig_s_h_halt_reg;
  output sig_sready_stop_reg_reg;
  output rd_en;
  output sts_received_i_reg;
  output [15:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output [13:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ;
  output [0:0]E;
  output m_axi_s2mm_bready;
  output [0:0]axi_mcdma_tstvec;
  output [31:0]m_axi_s2mm_awaddr;
  output [1:0]m_axi_s2mm_awlen;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  input s_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  input sig_slast_with_stop;
  input sig_s_h_halt_reg_reg;
  input m_axis_s2mm_sts_tready;
  input s_axis_s2mm_cmd_tvalid;
  input empty;
  input sig_m_valid_out_reg;
  input p_9_out;
  input \guf.underflow_i_reg ;
  input \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  input [15:0]dout;
  input m_axi_s2mm_bvalid;
  input m_axi_s2mm_wready;
  input [36:0]sig_last_reg_out_reg;
  input m_axi_s2mm_awready;
  input [1:0]m_axi_s2mm_bresp;
  input [46:0]D;

  wire [46:0]D;
  wire [0:0]E;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_13 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_14 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_15 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_16 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_17 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_18 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_19 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_20 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_21 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_22 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_23 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_24 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_25 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_26 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_27 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_28 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_29 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_30 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_31 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_32 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_33 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_34 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_35 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_36 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_37 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_38 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_39 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_40 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_41 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_42 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_43 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_44 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_5 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_done ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_15 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_22 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_23 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_6 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_60 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_65 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_67 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_68 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_69 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_70 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_71 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_72 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_13 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_3 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55 ;
  wire [1:0]\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_cmd_full0 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid ;
  wire \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  wire I_ADDR_CNTL_n_1;
  wire I_ADDR_CNTL_n_8;
  wire I_CMD_STATUS_n_42;
  wire \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \I_DRE_CNTL_FIFO/sig_init_done ;
  wire \I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire I_RESET_n_10;
  wire I_RESET_n_4;
  wire I_RESET_n_5;
  wire I_RESET_n_6;
  wire I_RESET_n_7;
  wire I_RESET_n_8;
  wire I_RESET_n_9;
  wire \I_WRESP_STATUS_FIFO/sig_init_done ;
  wire I_WR_DATA_CNTL_n_2;
  wire I_WR_DATA_CNTL_n_24;
  wire I_WR_DATA_CNTL_n_25;
  wire I_WR_DATA_CNTL_n_26;
  wire I_WR_DATA_CNTL_n_27;
  wire I_WR_DATA_CNTL_n_28;
  wire I_WR_DATA_CNTL_n_37;
  wire I_WR_DATA_CNTL_n_38;
  wire I_WR_STATUS_CNTLR_n_18;
  wire I_WR_STATUS_CNTLR_n_27;
  wire I_WR_STATUS_CNTLR_n_28;
  wire [13:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire [0:0]axi_mcdma_tstvec;
  wire [15:0]dout;
  wire dre2skid_wready;
  wire empty;
  wire [15:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ;
  wire \guf.underflow_i_reg ;
  wire lsig_eop_reg;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [1:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_sts_tready;
  wire out;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_13_out;
  wire p_14_out;
  wire [1:0]p_19_out;
  wire p_1_out;
  wire [1:0]p_20_out;
  wire p_22_out;
  wire [0:0]p_27_out;
  wire p_2_out;
  wire [31:2]p_30_out;
  wire [13:0]p_5_out;
  wire p_9_out;
  wire p_9_out_1;
  wire rd_en;
  wire s2mm_decerr_i;
  wire s2mm_halt_cmplt;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s_axi_aclk;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_burst_dbeat_cntr;
  wire [2:0]sig_byte_cntr;
  wire [2:0]sig_byte_cntr_reg;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd2mstr_cmd_valid;
  wire [13:0]sig_cmd2mstr_command;
  wire [31:0]sig_cmd_addr_slice;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_cmd_type_slice;
  wire sig_coelsc_eop;
  wire sig_csm_pop_child_cmd;
  wire sig_data2addr_stop_req;
  wire sig_data2skid_wlast;
  wire [3:0]sig_data2skid_wstrb;
  wire [13:0]sig_data2wsc_bytes_rcvd;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_eop;
  wire sig_data2wsc_valid;
  wire sig_data_reg_out_en;
  wire sig_dre2ibtt_eop;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tlast;
  wire [3:0]sig_dre2ibtt_tstrb;
  wire sig_good_strm_dbeat11_out;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire [2:0]sig_ibtt2wdc_stbs_asserted;
  wire sig_ibtt2wdc_tlast;
  wire [3:0]sig_ibtt2wdc_tstrb;
  wire sig_ibtt2wdc_tvalid;
  wire sig_input_reg_empty;
  wire [36:0]sig_last_reg_out_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_m_valid_out_reg;
  wire [3:0]sig_next_strt_strb_reg;
  wire sig_pop_xd_fifo;
  wire sig_psm_halt;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg;
  wire sig_sf2pcc_cmd_cmplt;
  wire sig_sf2pcc_packet_eop;
  wire [3:0]sig_sf2pcc_xfer_bytes;
  wire sig_skid2data_wready;
  wire sig_slast_with_stop;
  wire sig_sready_stop_reg_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire [21:8]sig_wsc2stat_status;
  wire [6:4]sig_wsc2stat_status_0;
  wire sig_wsc2stat_status_valid;
  wire [1:0]sig_xfer_len;
  wire skid2dre_wlast;
  wire [3:0]skid2dre_wstrb;
  wire skid2dre_wvalid;
  wire sts_received_i_reg;

  mcu_axi_mcdma_0_0_axi_datamover_skid_buf \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF 
       (.D(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ),
        .E(sig_data_reg_out_en),
        .Q(skid2dre_wstrb),
        .SR(sig_stream_rst),
        .axi_mcdma_tstvec(axi_mcdma_tstvec),
        .empty(empty),
        .out(p_0_in2_in),
        .s_axi_aclk(s_axi_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_data_reg_out_reg[31]_0 ({\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_13 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_14 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_15 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_16 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_17 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_18 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_19 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_20 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_21 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_22 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_23 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_24 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_25 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_26 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_27 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_28 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_29 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_30 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_31 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_32 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_33 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_34 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_35 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_36 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_37 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_38 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_39 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_40 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_41 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_42 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_43 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_44 }),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_last_reg_out_reg_0(sig_last_reg_out_reg),
        .sig_m_valid_out_reg_0(skid2dre_wvalid),
        .sig_m_valid_out_reg_1(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_2(I_RESET_n_9),
        .sig_m_valid_out_reg_3(I_WR_DATA_CNTL_n_28),
        .\sig_mssa_index_reg_out_reg[0] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55 ),
        .\sig_mssa_index_reg_out_reg[1] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ),
        .\sig_mssa_index_reg_out_reg[1]_0 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54 ),
        .sig_mvalid_stop_reg_reg_0(dre2skid_wready),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_s_ready_dup_reg_0(\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_5 ),
        .sig_s_ready_dup_reg_1(I_WR_DATA_CNTL_n_24),
        .sig_s_ready_out_reg_0(out),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sready_stop_reg_reg_0(sig_sready_stop_reg_reg),
        .sig_sready_stop_reg_reg_1(I_WR_DATA_CNTL_n_38),
        .skid2dre_wlast(skid2dre_wlast));
  mcu_axi_mcdma_0_0_axi_datamover_indet_btt \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT 
       (.CO(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14 ),
        .D(sig_xfer_len),
        .E(sig_good_strm_dbeat11_out),
        .\GEN_INDET_BTT.lsig_eop_reg_reg (I_WR_DATA_CNTL_n_26),
        .O({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_15 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 }),
        .Q(sig_byte_cntr_reg),
        .S({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_67 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_68 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_69 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_70 }),
        .SR(sig_stream_rst),
        .din({sig_dre2ibtt_eop,sig_dre2ibtt_tlast,sig_dre2ibtt_tstrb,sig_dre2ibtt_tdata}),
        .dout({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .empty(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_6 ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_23 ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_22 ),
        .lsig_eop_reg(lsig_eop_reg),
        .out(sig_ibtt2wdc_tvalid),
        .rd_en(sig_pop_xd_fifo),
        .s_axi_aclk(s_axi_aclk),
        .sig_burst_dbeat_cntr(sig_burst_dbeat_cntr),
        .\sig_burst_dbeat_cntr_reg[0]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty ),
        .\sig_burst_dbeat_cntr_reg[0]_1 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid ),
        .\sig_byte_cntr_reg[2]_0 (sig_byte_cntr),
        .\sig_byte_cntr_reg[3]_0 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53 ),
        .\sig_byte_cntr_reg[3]_1 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_13 ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbc_reg_reg_0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24 ),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_full0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_cmd_full0 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .\sig_data_reg_out_reg[34] ({sig_ibtt2wdc_stbs_asserted,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_60 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65 }),
        .sig_eop_halt_xfer(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer ),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_m_valid_out_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26 ),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .\sig_strb_reg_out_reg[3] (sig_ibtt2wdc_tstrb));
  mcu_axi_mcdma_0_0_axi_datamover_ibttcc \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC 
       (.CO(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14 ),
        .D(sig_xfer_len),
        .O({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_15 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 }),
        .Q({sig_cmd_addr_slice,sig_cmd_type_slice,sig_cmd2mstr_command}),
        .S({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_67 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_68 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_69 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_70 }),
        .SR(sig_stream_rst),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] (\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_72 ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] (\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_71 ),
        .dout({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .empty(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_6 ),
        .in({p_13_out,p_27_out,p_19_out,p_30_out,p_20_out}),
        .p_10_out(p_10_out),
        .p_11_out(p_11_out),
        .p_22_out(p_22_out),
        .p_9_out_1(p_9_out_1),
        .rd_en(sig_pop_xd_fifo),
        .s_axi_aclk(s_axi_aclk),
        .sig_calc_error_reg_reg_0(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_65 ),
        .sig_calc_error_reg_reg_1(I_CMD_STATUS_n_42),
        .\sig_child_addr_cntr_lsh_reg[1]_0 (sig_child_addr_cntr_lsh_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_1),
        .sig_cmd2data_valid_reg_0(I_WR_DATA_CNTL_n_2),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_realign_calc_err_reg_reg_0({p_1_out,p_2_out,p_5_out}),
        .sig_realign_calc_err_reg_reg_1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_3 ),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_xfer_cmd_cmplt_reg_reg_0({p_12_out,p_14_out}),
        .sig_xfer_is_seq_reg_reg_0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_22 ));
  mcu_axi_mcdma_0_0_axi_datamover_s2mm_realign \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER 
       (.D(skid2dre_wstrb),
        .E(sig_data_reg_out_en),
        .FIFO_Full_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_3 ),
        .\INFERRED_GEN.cnt_i_reg[4] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_23 ),
        .Q(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty ),
        .SR(sig_stream_rst),
        .din({sig_dre2ibtt_eop,sig_dre2ibtt_tlast,sig_dre2ibtt_tstrb,sig_dre2ibtt_tdata}),
        .in({p_1_out,p_2_out,p_5_out}),
        .out(dre2skid_wready),
        .p_9_out_1(p_9_out_1),
        .s_axi_aclk(s_axi_aclk),
        .sig_burst_dbeat_cntr(sig_burst_dbeat_cntr),
        .\sig_byte_cntr_reg[1] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_13 ),
        .\sig_byte_cntr_reg[1]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24 ),
        .\sig_byte_cntr_reg[2] (sig_byte_cntr),
        .\sig_byte_cntr_reg[2]_0 (sig_byte_cntr_reg),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_full0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_cmd_full0 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_data_skid_reg_reg[31] ({\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_13 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_14 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_15 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_16 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_17 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_18 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_19 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_20 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_21 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_22 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_23 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_24 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_25 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_26 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_27 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_28 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_29 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_30 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_31 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_32 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_33 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_34 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_35 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_36 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_37 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_38 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_39 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_40 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_41 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_42 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_43 ,\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_44 }),
        .sig_eop_halt_xfer(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer ),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_RESET_n_8),
        .sig_m_valid_out_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid ),
        .\sig_mssa_index_reg_out_reg[0] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25 ),
        .\sig_mssa_index_reg_out_reg[1] (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_s_ready_dup3_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ),
        .sig_s_ready_dup4_reg(skid2dre_wvalid),
        .\sig_strb_reg_out_reg[0] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53 ),
        .\sig_strb_reg_out_reg[3] (p_0_in2_in),
        .\sig_strb_skid_reg_reg[1] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54 ),
        .\sig_strb_skid_reg_reg[2] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55 ),
        .skid2dre_wlast(skid2dre_wlast));
  mcu_axi_mcdma_0_0_axi_datamover_addr_cntl I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_1),
        .SR(sig_stream_rst),
        .in({p_13_out,p_27_out,p_19_out,p_30_out,p_20_out}),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .out(sig_addr2data_addr_posted),
        .p_22_out(p_22_out),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s_axi_aclk(s_axi_aclk),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_calc_error_reg_reg_0(I_ADDR_CNTL_n_8),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_cmplt_reg(I_WR_STATUS_CNTLR_n_28),
        .sig_halt_cmplt_reg_0(I_WR_STATUS_CNTLR_n_27),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_RESET_n_5));
  mcu_axi_mcdma_0_0_axi_datamover_cmd_status I_CMD_STATUS
       (.D(D),
        .E(E),
        .\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg (\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ),
        .Q({sig_cmd_addr_slice,sig_cmd_type_slice,sig_cmd2mstr_command}),
        .SR(sig_stream_rst),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] (I_CMD_STATUS_n_42),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ({sig_coelsc_eop,sig_wsc2stat_status,sig_wsc2stat_status_0}),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .dout(dout),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ),
        .\guf.underflow_i_reg (\guf.underflow_i_reg ),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .p_10_out(p_10_out),
        .p_9_out(p_9_out),
        .rd_en(rd_en),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_calc_error_reg_reg(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_72 ),
        .sig_calc_error_reg_reg_0(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_71 ),
        .sig_calc_error_reg_reg_1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_65 ),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .sts_received_i_reg(sts_received_i_reg));
  mcu_axi_mcdma_0_0_axi_datamover_reset I_RESET
       (.SR(sig_stream_rst),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s_axi_aclk(s_axi_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(I_RESET_n_4),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1(I_RESET_n_5),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2(I_RESET_n_6),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_3(I_RESET_n_7),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_4(I_RESET_n_8),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_5(I_RESET_n_9),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_6(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_cmplt_reg_0(I_ADDR_CNTL_n_8),
        .sig_init_done(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_3(\I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_s_h_halt_reg_reg_0(I_RESET_n_10),
        .sig_s_h_halt_reg_reg_1(sig_s_h_halt_reg_reg));
  mcu_axi_mcdma_0_0_axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_60 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65 }),
        .Q(sig_next_strt_strb_reg),
        .SR(sig_stream_rst),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .out(p_0_in3_in),
        .s_axi_aclk(s_axi_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_m_valid_out_reg_0(I_WR_DATA_CNTL_n_25),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_s_ready_out_reg_0(sig_skid2data_wready),
        .\sig_strb_reg_out_reg[0]_0 (I_WR_DATA_CNTL_n_37),
        .\sig_strb_reg_out_reg[3]_0 (sig_ibtt2wdc_tstrb),
        .\sig_strb_skid_reg_reg[3]_0 (sig_data2skid_wstrb));
  mcu_axi_mcdma_0_0_axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.E(sig_good_strm_dbeat11_out),
        .FIFO_Full_reg(I_WR_DATA_CNTL_n_2),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 (sig_ibtt2wdc_stbs_asserted),
        .\GEN_INDET_BTT.lsig_eop_reg_reg_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26 ),
        .Q(sig_next_strt_strb_reg),
        .SR(sig_stream_rst),
        .in({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .lsig_eop_reg(lsig_eop_reg),
        .out(sig_ibtt2wdc_tvalid),
        .p_11_out(p_11_out),
        .s_axi_aclk(s_axi_aclk),
        .\sig_addr_posted_cntr_reg[2]_0 (sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_dqual_reg_empty_reg_0(sig_skid2data_wready),
        .sig_dqual_reg_full_reg_0(I_WR_DATA_CNTL_n_25),
        .sig_first_dbeat_reg_0(sig_data2skid_wstrb),
        .sig_halt_reg_dly1(sig_halt_reg_dly1),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_dly3_reg_0(I_WR_DATA_CNTL_n_24),
        .sig_halt_reg_dly3_reg_1(I_WR_DATA_CNTL_n_27),
        .sig_halt_reg_dly3_reg_2(I_WR_DATA_CNTL_n_28),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_RESET_n_7),
        .sig_last_reg_out_reg(p_0_in3_in),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_next_calc_error_reg_reg_0({p_13_out,p_12_out,p_14_out,p_19_out,p_20_out}),
        .sig_push_to_wsc_reg_0(I_WR_STATUS_CNTLR_n_18),
        .sig_s_ready_dup_reg(sig_sready_stop_reg_reg),
        .sig_s_ready_dup_reg_0(\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_5 ),
        .sig_s_ready_out_reg(I_WR_DATA_CNTL_n_26),
        .sig_single_dbeat_reg_0(I_WR_DATA_CNTL_n_37),
        .sig_sready_stop_reg_reg(I_WR_DATA_CNTL_n_38),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .\sig_strb_skid_reg_reg[3] (sig_ibtt2wdc_tstrb),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  mcu_axi_mcdma_0_0_axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.FIFO_Full_reg(I_WR_STATUS_CNTLR_n_18),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ({sig_coelsc_eop,sig_wsc2stat_status,sig_wsc2stat_status_0}),
        .SR(sig_stream_rst),
        .in({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(sig_addr2data_addr_posted),
        .s_axi_aclk(s_axi_aclk),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .\sig_addr_posted_cntr_reg[3]_0 (I_WR_STATUS_CNTLR_n_27),
        .\sig_addr_posted_cntr_reg[3]_1 (I_WR_STATUS_CNTLR_n_28),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_halt_cmplt_reg(I_WR_DATA_CNTL_n_27),
        .sig_halt_reg_dly1(sig_halt_reg_dly1),
        .sig_halt_reg_reg_0(I_RESET_n_10),
        .sig_inhibit_rdy_n(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_reg(I_RESET_n_4),
        .sig_init_done_reg_0(I_RESET_n_6),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_realign" *) 
module mcu_axi_mcdma_0_0_axi_datamover_s2mm_realign
   (out,
    sig_m_valid_out_reg,
    sig_s_ready_dup3_reg,
    FIFO_Full_reg,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_eop_halt_xfer,
    sig_cmd_full0,
    E,
    Q,
    \sig_byte_cntr_reg[2] ,
    \sig_byte_cntr_reg[1] ,
    sig_clr_dbeat_cntr0_out,
    din,
    \sig_strb_reg_out_reg[0] ,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    SR,
    s_axi_aclk,
    skid2dre_wlast,
    sig_init_done_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sig_reset_reg,
    sig_s_ready_dup4_reg,
    \sig_strb_reg_out_reg[3] ,
    p_9_out_1,
    \sig_mssa_index_reg_out_reg[0] ,
    \sig_byte_cntr_reg[2]_0 ,
    \sig_byte_cntr_reg[1]_0 ,
    sig_burst_dbeat_cntr,
    sig_clr_dbc_reg,
    D,
    in,
    \sig_data_skid_reg_reg[31] ,
    \sig_mssa_index_reg_out_reg[1] );
  output out;
  output sig_m_valid_out_reg;
  output sig_s_ready_dup3_reg;
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output sig_eop_halt_xfer;
  output sig_cmd_full0;
  output [0:0]E;
  output [0:0]Q;
  output [2:0]\sig_byte_cntr_reg[2] ;
  output \sig_byte_cntr_reg[1] ;
  output sig_clr_dbeat_cntr0_out;
  output [37:0]din;
  output \sig_strb_reg_out_reg[0] ;
  output \sig_strb_skid_reg_reg[1] ;
  output \sig_strb_skid_reg_reg[2] ;
  input [0:0]SR;
  input s_axi_aclk;
  input skid2dre_wlast;
  input sig_init_done_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \INFERRED_GEN.cnt_i_reg[4] ;
  input sig_reset_reg;
  input sig_s_ready_dup4_reg;
  input \sig_strb_reg_out_reg[3] ;
  input p_9_out_1;
  input \sig_mssa_index_reg_out_reg[0] ;
  input [2:0]\sig_byte_cntr_reg[2]_0 ;
  input \sig_byte_cntr_reg[1]_0 ;
  input sig_burst_dbeat_cntr;
  input sig_clr_dbc_reg;
  input [3:0]D;
  input [15:0]in;
  input [31:0]\sig_data_skid_reg_reg[31] ;
  input [1:0]\sig_mssa_index_reg_out_reg[1] ;

  wire [3:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_5 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_53 ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire I_DRE_CNTL_FIFO_n_3;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [37:0]din;
  wire [15:0]in;
  wire lsig_cmd_fetch_pause;
  wire out;
  wire p_7_out;
  wire p_9_out_1;
  wire s_axi_aclk;
  wire sig_burst_dbeat_cntr;
  wire \sig_byte_cntr_reg[1] ;
  wire \sig_byte_cntr_reg[1]_0 ;
  wire [2:0]\sig_byte_cntr_reg[2] ;
  wire [2:0]\sig_byte_cntr_reg[2]_0 ;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire [19:6]sig_cmd_fifo_data_out;
  wire sig_cmd_full0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [2:0]sig_cmdcntl_sm_state;
  wire [2:0]sig_cmdcntl_sm_state_ns;
  wire [31:0]\sig_data_skid_reg_reg[31] ;
  wire sig_eop_halt_xfer;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_m_valid_out_reg;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire [1:0]\sig_mssa_index_reg_out_reg[1] ;
  wire sig_need_cmd_flush;
  wire sig_rd_empty;
  wire sig_reset_reg;
  wire sig_s_ready_dup3_reg;
  wire sig_s_ready_dup4_reg;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire \sig_strb_reg_out_reg[0] ;
  wire \sig_strb_reg_out_reg[3] ;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire skid2dre_wlast;

  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[0]),
        .Q(sig_cmdcntl_sm_state[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[1]),
        .Q(sig_cmdcntl_sm_state[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[2]),
        .Q(sig_cmdcntl_sm_state[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DRE_CNTL_FIFO_n_3),
        .Q(lsig_cmd_fetch_pause),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_5 ),
        .Q(sig_need_cmd_flush),
        .R(1'b0));
  mcu_axi_mcdma_0_0_axi_datamover_s2mm_scatter \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER 
       (.D(D),
        .E(E),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (sig_rd_empty),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q(Q),
        .SR(SR),
        .din(din),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .out(out),
        .p_7_out(p_7_out),
        .s_axi_aclk(s_axi_aclk),
        .\sig_btt_cntr_dup_reg[13]_0 (sig_cmd_fifo_data_out),
        .sig_burst_dbeat_cntr(sig_burst_dbeat_cntr),
        .\sig_byte_cntr_reg[1] (\sig_byte_cntr_reg[1] ),
        .\sig_byte_cntr_reg[1]_0 (\sig_byte_cntr_reg[1]_0 ),
        .\sig_byte_cntr_reg[2] (\sig_byte_cntr_reg[2] ),
        .\sig_byte_cntr_reg[2]_0 (\sig_byte_cntr_reg[2]_0 ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_empty_reg_0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_53 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_5 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(sig_cmd_full0),
        .\sig_data_skid_reg_reg[31] (\sig_data_skid_reg_reg[31] ),
        .sig_eop_halt_xfer_reg_0(sig_eop_halt_xfer),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .\sig_mssa_index_reg_out_reg[0] (\sig_mssa_index_reg_out_reg[0] ),
        .\sig_mssa_index_reg_out_reg[1] (\sig_mssa_index_reg_out_reg[1] ),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_dup3_reg(sig_s_ready_dup3_reg),
        .sig_s_ready_dup4_reg(sig_s_ready_dup4_reg),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .\sig_strb_reg_out_reg[0] (\sig_strb_reg_out_reg[0] ),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .\sig_strb_skid_reg_reg[1] (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ),
        .skid2dre_wlast(skid2dre_wlast));
  mcu_axi_mcdma_0_0_axi_datamover_fifo__parameterized3 I_DRE_CNTL_FIFO
       (.D(sig_cmdcntl_sm_state_ns),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (sig_cmdcntl_sm_state),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_53 ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (I_DRE_CNTL_FIFO_n_3),
        .Q(sig_rd_empty),
        .SR(SR),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .out(sig_cmd_fifo_data_out),
        .p_7_out(p_7_out),
        .p_9_out_1(p_9_out_1),
        .s_axi_aclk(s_axi_aclk),
        .sig_cmd_full0(sig_cmd_full0),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_dre_cmd_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_dre_cmd_ns),
        .Q(sig_sm_ld_dre_cmd),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_cmd_fifo_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_cmd_fifo_ns),
        .Q(sig_sm_pop_cmd_fifo),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_scatter" *) 
module mcu_axi_mcdma_0_0_axi_datamover_s2mm_scatter
   (out,
    sig_m_valid_out_reg,
    sig_s_ready_dup3_reg,
    sig_eop_halt_xfer_reg_0,
    p_7_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    E,
    Q,
    \sig_byte_cntr_reg[2] ,
    \sig_byte_cntr_reg[1] ,
    sig_clr_dbeat_cntr0_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    din,
    \sig_strb_reg_out_reg[0] ,
    sig_cmd_empty_reg_0,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    s_axi_aclk,
    SR,
    skid2dre_wlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sig_need_cmd_flush,
    sig_sm_pop_cmd_fifo,
    sig_reset_reg,
    sig_s_ready_dup4_reg,
    \sig_strb_reg_out_reg[3] ,
    \sig_mssa_index_reg_out_reg[0] ,
    \sig_byte_cntr_reg[2]_0 ,
    \sig_byte_cntr_reg[1]_0 ,
    sig_burst_dbeat_cntr,
    sig_sm_ld_dre_cmd,
    lsig_cmd_fetch_pause,
    \sig_btt_cntr_dup_reg[13]_0 ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    sig_clr_dbc_reg,
    D,
    \sig_data_skid_reg_reg[31] ,
    \sig_mssa_index_reg_out_reg[1] );
  output out;
  output sig_m_valid_out_reg;
  output sig_s_ready_dup3_reg;
  output sig_eop_halt_xfer_reg_0;
  output p_7_out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output [0:0]E;
  output [0:0]Q;
  output [2:0]\sig_byte_cntr_reg[2] ;
  output \sig_byte_cntr_reg[1] ;
  output sig_clr_dbeat_cntr0_out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output [37:0]din;
  output \sig_strb_reg_out_reg[0] ;
  output sig_cmd_empty_reg_0;
  output \sig_strb_skid_reg_reg[1] ;
  output \sig_strb_skid_reg_reg[2] ;
  input s_axi_aclk;
  input [0:0]SR;
  input skid2dre_wlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \INFERRED_GEN.cnt_i_reg[4] ;
  input sig_need_cmd_flush;
  input sig_sm_pop_cmd_fifo;
  input sig_reset_reg;
  input sig_s_ready_dup4_reg;
  input \sig_strb_reg_out_reg[3] ;
  input \sig_mssa_index_reg_out_reg[0] ;
  input [2:0]\sig_byte_cntr_reg[2]_0 ;
  input \sig_byte_cntr_reg[1]_0 ;
  input sig_burst_dbeat_cntr;
  input sig_sm_ld_dre_cmd;
  input lsig_cmd_fetch_pause;
  input [13:0]\sig_btt_cntr_dup_reg[13]_0 ;
  input [0:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input sig_clr_dbc_reg;
  input [3:0]D;
  input [31:0]\sig_data_skid_reg_reg[31] ;
  input [1:0]\sig_mssa_index_reg_out_reg[1] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire I_MSSAI_SKID_BUF_n_53;
  wire I_MSSAI_SKID_BUF_n_54;
  wire I_MSSAI_SKID_BUF_n_55;
  wire I_MSSAI_SKID_BUF_n_6;
  wire I_MSSAI_SKID_BUF_n_9;
  wire [1:0]\I_SCATTER_STROBE_GEN/sig_start_offset_un ;
  wire I_TSTRB_FIFO_n_0;
  wire I_TSTRB_FIFO_n_15;
  wire I_TSTRB_FIFO_n_6;
  wire [0:0]Q;
  wire SLICE_INSERTION_n_10;
  wire SLICE_INSERTION_n_11;
  wire SLICE_INSERTION_n_12;
  wire SLICE_INSERTION_n_13;
  wire SLICE_INSERTION_n_14;
  wire SLICE_INSERTION_n_3;
  wire SLICE_INSERTION_n_4;
  wire SLICE_INSERTION_n_5;
  wire SLICE_INSERTION_n_6;
  wire SLICE_INSERTION_n_7;
  wire SLICE_INSERTION_n_8;
  wire SLICE_INSERTION_n_9;
  wire [0:0]SR;
  wire [37:0]din;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire lsig_cmd_fetch_pause;
  wire out;
  wire p_7_out;
  wire s_axi_aclk;
  wire [13:0]sel0;
  wire sig_btt_cntr0;
  wire sig_btt_cntr03_out;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [13:0]sig_btt_cntr_dup;
  wire [13:0]\sig_btt_cntr_dup_reg[13]_0 ;
  wire [13:0]sig_btt_cntr_prv0;
  wire sig_btt_cntr_prv0_carry__0_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_1;
  wire sig_btt_cntr_prv0_carry__0_n_2;
  wire sig_btt_cntr_prv0_carry__0_n_3;
  wire sig_btt_cntr_prv0_carry__1_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_1;
  wire sig_btt_cntr_prv0_carry__1_n_2;
  wire sig_btt_cntr_prv0_carry__1_n_3;
  wire sig_btt_cntr_prv0_carry__2_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__2_n_3;
  wire sig_btt_cntr_prv0_carry_i_1_n_0;
  wire sig_btt_cntr_prv0_carry_i_2_n_0;
  wire sig_btt_cntr_prv0_carry_i_3_n_0;
  wire sig_btt_cntr_prv0_carry_i_4_n_0;
  wire sig_btt_cntr_prv0_carry_n_0;
  wire sig_btt_cntr_prv0_carry_n_1;
  wire sig_btt_cntr_prv0_carry_n_2;
  wire sig_btt_cntr_prv0_carry_n_3;
  wire \sig_btt_cntr_reg_n_0_[0] ;
  wire \sig_btt_cntr_reg_n_0_[10] ;
  wire \sig_btt_cntr_reg_n_0_[11] ;
  wire \sig_btt_cntr_reg_n_0_[12] ;
  wire \sig_btt_cntr_reg_n_0_[13] ;
  wire \sig_btt_cntr_reg_n_0_[1] ;
  wire \sig_btt_cntr_reg_n_0_[2] ;
  wire \sig_btt_cntr_reg_n_0_[3] ;
  wire \sig_btt_cntr_reg_n_0_[4] ;
  wire \sig_btt_cntr_reg_n_0_[5] ;
  wire \sig_btt_cntr_reg_n_0_[6] ;
  wire \sig_btt_cntr_reg_n_0_[7] ;
  wire \sig_btt_cntr_reg_n_0_[8] ;
  wire \sig_btt_cntr_reg_n_0_[9] ;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_i_2_n_0;
  wire sig_btt_eq_0_i_3_n_0;
  wire sig_btt_eq_0_i_4_n_0;
  wire sig_btt_lteq_max_first_incr;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_2;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_3;
  wire sig_btt_lteq_max_first_incr0_carry_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_n_1;
  wire sig_btt_lteq_max_first_incr0_carry_n_2;
  wire sig_btt_lteq_max_first_incr0_carry_n_3;
  wire sig_burst_dbeat_cntr;
  wire \sig_byte_cntr_reg[1] ;
  wire \sig_byte_cntr_reg[1]_0 ;
  wire [2:0]\sig_byte_cntr_reg[2] ;
  wire [2:0]\sig_byte_cntr_reg[2]_0 ;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_empty_reg_0;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire \sig_curr_strt_offset[0]_i_1_n_0 ;
  wire \sig_curr_strt_offset[1]_i_1_n_0 ;
  wire [31:0]\sig_data_skid_reg_reg[31] ;
  wire sig_eop_halt_xfer_reg_0;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire [1:0]sig_fifo_mssai;
  wire \sig_fifo_mssai[0]_i_1_n_0 ;
  wire \sig_fifo_mssai[1]_i_1_n_0 ;
  wire sig_inhibit_rdy_n;
  wire sig_ld_cmd;
  wire sig_m_valid_out_reg;
  wire \sig_max_first_increment[0]_i_1_n_0 ;
  wire \sig_max_first_increment[1]_i_1_n_0 ;
  wire \sig_max_first_increment[2]_i_1_n_0 ;
  wire \sig_max_first_increment_reg_n_0_[0] ;
  wire \sig_max_first_increment_reg_n_0_[1] ;
  wire \sig_max_first_increment_reg_n_0_[2] ;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire [1:0]\sig_mssa_index_reg_out_reg[1] ;
  wire sig_need_cmd_flush;
  wire \sig_next_strt_offset[0]_i_1_n_0 ;
  wire \sig_next_strt_offset[1]_i_1_n_0 ;
  wire [1:0]sig_next_strt_offset_reg;
  wire sig_reset_reg;
  wire sig_s_ready_dup3_reg;
  wire sig_s_ready_dup4_reg;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_pop_cmd_fifo;
  wire \sig_strb_reg_out_reg[0] ;
  wire \sig_strb_reg_out_reg[3] ;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire [3:0]sig_strm_tstrb;
  wire [8:0]sig_tstrb_fifo_data_out;
  wire sig_valid_fifo_ld12_out;
  wire skid2dre_wlast;
  wire [8:0]slice_insert_data;
  wire slice_insert_valid;
  wire [3:1]NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_sig_btt_cntr_prv0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED;
  wire [3:3]NLW_sig_btt_lteq_max_first_incr0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2 
       (.I0(p_7_out),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .O(sig_cmd_empty_reg_0));
  mcu_axi_mcdma_0_0_axi_datamover_mssai_skid_buf I_MSSAI_SKID_BUF
       (.CO(sig_btt_lteq_max_first_incr),
        .D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (I_TSTRB_FIFO_n_15),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q(Q),
        .SR(SR),
        .din({din[37:35],din[31:0]}),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg(I_MSSAI_SKID_BUF_n_55),
        .out(out),
        .p_7_out(p_7_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_btt_cntr0(sig_btt_cntr0),
        .\sig_btt_cntr_dup_reg[0] (sig_eop_halt_xfer_reg_0),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_btt_eq_0_reg(I_MSSAI_SKID_BUF_n_9),
        .sig_btt_eq_0_reg_0(sig_btt_cntr03_out),
        .sig_btt_eq_0_reg_1(sig_btt_eq_0_i_2_n_0),
        .sig_btt_eq_0_reg_2(sig_btt_eq_0_i_3_n_0),
        .sig_btt_eq_0_reg_3(sig_btt_eq_0_i_4_n_0),
        .sig_burst_dbeat_cntr(sig_burst_dbeat_cntr),
        .\sig_byte_cntr_reg[1] (\sig_byte_cntr_reg[1] ),
        .\sig_byte_cntr_reg[2] (\sig_byte_cntr_reg[2] [2]),
        .\sig_byte_cntr_reg[2]_0 (I_TSTRB_FIFO_n_6),
        .\sig_byte_cntr_reg[2]_1 (\sig_byte_cntr_reg[2]_0 ),
        .\sig_byte_cntr_reg[2]_2 (\sig_byte_cntr_reg[1]_0 ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbc_reg_reg({sig_tstrb_fifo_data_out[8],sig_tstrb_fifo_data_out[6:0]}),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_empty_reg(I_MSSAI_SKID_BUF_n_54),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_full_reg(I_MSSAI_SKID_BUF_n_53),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0),
        .\sig_data_skid_reg_reg[31]_0 (\sig_data_skid_reg_reg[31] ),
        .sig_eop_sent(sig_eop_sent),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg),
        .\sig_mssa_index_reg_out_reg[0]_0 (\sig_mssa_index_reg_out_reg[0] ),
        .\sig_mssa_index_reg_out_reg[1]_0 (\sig_mssa_index_reg_out_reg[1] ),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_dup3_reg_0(sig_s_ready_dup3_reg),
        .sig_s_ready_dup4_reg_0(sig_s_ready_dup4_reg),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .\sig_strb_reg_out_reg[0]_0 (\sig_strb_reg_out_reg[0] ),
        .\sig_strb_reg_out_reg[1]_0 (I_MSSAI_SKID_BUF_n_6),
        .\sig_strb_reg_out_reg[3]_0 (sig_strm_tstrb),
        .\sig_strb_reg_out_reg[3]_1 (\sig_strb_reg_out_reg[3] ),
        .\sig_strb_skid_reg_reg[1]_0 (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2]_0 (\sig_strb_skid_reg_reg[2] ),
        .sig_valid_fifo_ld12_out(sig_valid_fifo_ld12_out),
        .skid2dre_wlast(skid2dre_wlast));
  mcu_axi_mcdma_0_0_axi_datamover_fifo__parameterized4 I_TSTRB_FIFO
       (.FIFO_Full_reg(I_TSTRB_FIFO_n_0),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (I_TSTRB_FIFO_n_15),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (sig_eop_halt_xfer_reg_0),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 (sig_m_valid_out_reg),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q(Q),
        .din(din[34:32]),
        .in({slice_insert_data[8],slice_insert_data[6:0]}),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .out({sig_tstrb_fifo_data_out[8],sig_tstrb_fifo_data_out[6:0]}),
        .s_axi_aclk(s_axi_aclk),
        .\sig_byte_cntr_reg[0] (I_MSSAI_SKID_BUF_n_6),
        .\sig_byte_cntr_reg[1] (\sig_byte_cntr_reg[2] [1:0]),
        .\sig_byte_cntr_reg[1]_0 (\sig_byte_cntr_reg[2]_0 [1:0]),
        .\sig_byte_cntr_reg[1]_1 (\sig_byte_cntr_reg[1]_0 ),
        .\sig_byte_cntr_reg[1]_2 (sig_strm_tstrb),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg0(sig_eop_sent_reg0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_strb_reg_out_reg[0] (I_TSTRB_FIFO_n_6),
        .slice_insert_valid(slice_insert_valid));
  mcu_axi_mcdma_0_0_axi_datamover_slice SLICE_INSERTION
       (.CO(sig_btt_lteq_max_first_incr),
        .DI({SLICE_INSERTION_n_7,SLICE_INSERTION_n_8}),
        .E(sig_btt_cntr03_out),
        .Q({\sig_btt_cntr_reg_n_0_[13] ,\sig_btt_cntr_reg_n_0_[12] ,\sig_btt_cntr_reg_n_0_[11] ,\sig_btt_cntr_reg_n_0_[10] ,\sig_btt_cntr_reg_n_0_[9] ,\sig_btt_cntr_reg_n_0_[8] ,\sig_btt_cntr_reg_n_0_[7] ,\sig_btt_cntr_reg_n_0_[6] ,\sig_btt_cntr_reg_n_0_[5] ,\sig_btt_cntr_reg_n_0_[4] ,\sig_btt_cntr_reg_n_0_[3] ,\sig_btt_cntr_reg_n_0_[2] ,\sig_btt_cntr_reg_n_0_[1] ,\sig_btt_cntr_reg_n_0_[0] }),
        .S({SLICE_INSERTION_n_3,SLICE_INSERTION_n_4,SLICE_INSERTION_n_5,SLICE_INSERTION_n_6}),
        .SR(SR),
        .in({slice_insert_data[8],slice_insert_data[6:0]}),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg2_reg(SLICE_INSERTION_n_14),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .ld_btt_cntr_reg3_reg(SLICE_INSERTION_n_13),
        .m_valid_i_reg_0(I_TSTRB_FIFO_n_0),
        .out(sig_btt_cntr_dup),
        .s_axi_aclk(s_axi_aclk),
        .sig_btt_cntr0(sig_btt_cntr0),
        .\sig_btt_cntr_dup_reg[13] ({SLICE_INSERTION_n_9,SLICE_INSERTION_n_10,SLICE_INSERTION_n_11}),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_btt_lteq_max_first_incr0_carry(\sig_max_first_increment_reg_n_0_[2] ),
        .sig_btt_lteq_max_first_incr0_carry_0(\sig_max_first_increment_reg_n_0_[0] ),
        .sig_btt_lteq_max_first_incr0_carry_1(\sig_max_first_increment_reg_n_0_[1] ),
        .sig_cmd_full(sig_cmd_full),
        .sig_eop_halt_xfer_reg(SLICE_INSERTION_n_12),
        .sig_eop_halt_xfer_reg_0(sig_eop_halt_xfer_reg_0),
        .sig_fifo_mssai(sig_fifo_mssai),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_start_offset_un(\I_SCATTER_STROBE_GEN/sig_start_offset_un ),
        .sig_valid_fifo_ld12_out(sig_valid_fifo_ld12_out),
        .slice_insert_valid(slice_insert_valid));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_55),
        .Q(ld_btt_cntr_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_14),
        .Q(ld_btt_cntr_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_13),
        .Q(ld_btt_cntr_reg3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[0]_i_1 
       (.I0(\sig_btt_cntr_dup_reg[13]_0 [0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[0]),
        .O(sel0[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[10]_i_1 
       (.I0(\sig_btt_cntr_dup_reg[13]_0 [10]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[10]),
        .O(sel0[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[11]_i_1 
       (.I0(\sig_btt_cntr_dup_reg[13]_0 [11]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[11]),
        .O(sel0[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[12]_i_1 
       (.I0(\sig_btt_cntr_dup_reg[13]_0 [12]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[12]),
        .O(sel0[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[13]_i_3 
       (.I0(\sig_btt_cntr_dup_reg[13]_0 [13]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[13]),
        .O(sel0[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[1]_i_1 
       (.I0(\sig_btt_cntr_dup_reg[13]_0 [1]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[1]),
        .O(sel0[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[2]_i_1 
       (.I0(\sig_btt_cntr_dup_reg[13]_0 [2]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[2]),
        .O(sel0[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[3]_i_1 
       (.I0(\sig_btt_cntr_dup_reg[13]_0 [3]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[3]),
        .O(sel0[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[4]_i_1 
       (.I0(\sig_btt_cntr_dup_reg[13]_0 [4]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[4]),
        .O(sel0[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[5]_i_1 
       (.I0(\sig_btt_cntr_dup_reg[13]_0 [5]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[5]),
        .O(sel0[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[6]_i_1 
       (.I0(\sig_btt_cntr_dup_reg[13]_0 [6]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[6]),
        .O(sel0[6]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[7]_i_1 
       (.I0(\sig_btt_cntr_dup_reg[13]_0 [7]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[7]),
        .O(sel0[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[8]_i_1 
       (.I0(\sig_btt_cntr_dup_reg[13]_0 [8]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[8]),
        .O(sel0[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[9]_i_1 
       (.I0(\sig_btt_cntr_dup_reg[13]_0 [9]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[9]),
        .O(sel0[9]));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[0]),
        .Q(sig_btt_cntr_dup[0]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[10] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[10]),
        .Q(sig_btt_cntr_dup[10]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[11] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[11]),
        .Q(sig_btt_cntr_dup[11]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[12] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[12]),
        .Q(sig_btt_cntr_dup[12]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[13] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[13]),
        .Q(sig_btt_cntr_dup[13]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[1]),
        .Q(sig_btt_cntr_dup[1]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[2]),
        .Q(sig_btt_cntr_dup[2]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[3]),
        .Q(sig_btt_cntr_dup[3]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[4] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[4]),
        .Q(sig_btt_cntr_dup[4]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[5] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[5]),
        .Q(sig_btt_cntr_dup[5]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[6] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[6]),
        .Q(sig_btt_cntr_dup[6]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[7] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[7]),
        .Q(sig_btt_cntr_dup[7]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[8] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[8]),
        .Q(sig_btt_cntr_dup[8]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[9] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[9]),
        .Q(sig_btt_cntr_dup[9]),
        .R(sig_btt_cntr0));
  CARRY4 sig_btt_cntr_prv0_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr_prv0_carry_n_0,sig_btt_cntr_prv0_carry_n_1,sig_btt_cntr_prv0_carry_n_2,sig_btt_cntr_prv0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(sig_btt_cntr_dup[3:0]),
        .O(sig_btt_cntr_prv0[3:0]),
        .S({sig_btt_cntr_prv0_carry_i_1_n_0,sig_btt_cntr_prv0_carry_i_2_n_0,sig_btt_cntr_prv0_carry_i_3_n_0,sig_btt_cntr_prv0_carry_i_4_n_0}));
  CARRY4 sig_btt_cntr_prv0_carry__0
       (.CI(sig_btt_cntr_prv0_carry_n_0),
        .CO({sig_btt_cntr_prv0_carry__0_n_0,sig_btt_cntr_prv0_carry__0_n_1,sig_btt_cntr_prv0_carry__0_n_2,sig_btt_cntr_prv0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[7:4]),
        .O(sig_btt_cntr_prv0[7:4]),
        .S({sig_btt_cntr_prv0_carry__0_i_1_n_0,sig_btt_cntr_prv0_carry__0_i_2_n_0,sig_btt_cntr_prv0_carry__0_i_3_n_0,sig_btt_cntr_prv0_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_1
       (.I0(sig_btt_cntr_dup[7]),
        .I1(\sig_btt_cntr_reg_n_0_[7] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_2
       (.I0(sig_btt_cntr_dup[6]),
        .I1(\sig_btt_cntr_reg_n_0_[6] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_3
       (.I0(sig_btt_cntr_dup[5]),
        .I1(\sig_btt_cntr_reg_n_0_[5] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_4
       (.I0(sig_btt_cntr_dup[4]),
        .I1(\sig_btt_cntr_reg_n_0_[4] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_4_n_0));
  CARRY4 sig_btt_cntr_prv0_carry__1
       (.CI(sig_btt_cntr_prv0_carry__0_n_0),
        .CO({sig_btt_cntr_prv0_carry__1_n_0,sig_btt_cntr_prv0_carry__1_n_1,sig_btt_cntr_prv0_carry__1_n_2,sig_btt_cntr_prv0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[11:8]),
        .O(sig_btt_cntr_prv0[11:8]),
        .S({sig_btt_cntr_prv0_carry__1_i_1_n_0,sig_btt_cntr_prv0_carry__1_i_2_n_0,sig_btt_cntr_prv0_carry__1_i_3_n_0,sig_btt_cntr_prv0_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_1
       (.I0(sig_btt_cntr_dup[11]),
        .I1(\sig_btt_cntr_reg_n_0_[11] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_2
       (.I0(sig_btt_cntr_dup[10]),
        .I1(\sig_btt_cntr_reg_n_0_[10] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_3
       (.I0(sig_btt_cntr_dup[9]),
        .I1(\sig_btt_cntr_reg_n_0_[9] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_4
       (.I0(sig_btt_cntr_dup[8]),
        .I1(\sig_btt_cntr_reg_n_0_[8] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_4_n_0));
  CARRY4 sig_btt_cntr_prv0_carry__2
       (.CI(sig_btt_cntr_prv0_carry__1_n_0),
        .CO({NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED[3:1],sig_btt_cntr_prv0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sig_btt_cntr_dup[12]}),
        .O({NLW_sig_btt_cntr_prv0_carry__2_O_UNCONNECTED[3:2],sig_btt_cntr_prv0[13:12]}),
        .S({1'b0,1'b0,sig_btt_cntr_prv0_carry__2_i_1_n_0,sig_btt_cntr_prv0_carry__2_i_2_n_0}));
  LUT3 #(
    .INIT(8'h87)) 
    sig_btt_cntr_prv0_carry__2_i_1
       (.I0(\sig_btt_cntr_reg_n_0_[13] ),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(sig_btt_cntr_dup[13]),
        .O(sig_btt_cntr_prv0_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_2
       (.I0(sig_btt_cntr_dup[12]),
        .I1(\sig_btt_cntr_reg_n_0_[12] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_1
       (.I0(sig_btt_cntr_dup[3]),
        .I1(\sig_btt_cntr_reg_n_0_[3] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_2
       (.I0(sig_btt_cntr_dup[2]),
        .I1(\sig_max_first_increment_reg_n_0_[2] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(\sig_btt_cntr_reg_n_0_[2] ),
        .O(sig_btt_cntr_prv0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_3
       (.I0(sig_btt_cntr_dup[1]),
        .I1(\sig_max_first_increment_reg_n_0_[1] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(\sig_btt_cntr_reg_n_0_[1] ),
        .O(sig_btt_cntr_prv0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_4
       (.I0(sig_btt_cntr_dup[0]),
        .I1(\sig_max_first_increment_reg_n_0_[0] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(\sig_btt_cntr_reg_n_0_[0] ),
        .O(sig_btt_cntr_prv0_carry_i_4_n_0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[0]),
        .Q(\sig_btt_cntr_reg_n_0_[0] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[10]),
        .Q(\sig_btt_cntr_reg_n_0_[10] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[11]),
        .Q(\sig_btt_cntr_reg_n_0_[11] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[12]),
        .Q(\sig_btt_cntr_reg_n_0_[12] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[13]),
        .Q(\sig_btt_cntr_reg_n_0_[13] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[1]),
        .Q(\sig_btt_cntr_reg_n_0_[1] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[2]),
        .Q(\sig_btt_cntr_reg_n_0_[2] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[3]),
        .Q(\sig_btt_cntr_reg_n_0_[3] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[4]),
        .Q(\sig_btt_cntr_reg_n_0_[4] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[5]),
        .Q(\sig_btt_cntr_reg_n_0_[5] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[6]),
        .Q(\sig_btt_cntr_reg_n_0_[6] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[7]),
        .Q(\sig_btt_cntr_reg_n_0_[7] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[8]),
        .Q(\sig_btt_cntr_reg_n_0_[8] ),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(s_axi_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[9]),
        .Q(\sig_btt_cntr_reg_n_0_[9] ),
        .R(sig_btt_cntr0));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    sig_btt_eq_0_i_2
       (.I0(sel0[6]),
        .I1(\sig_btt_cntr_dup_reg[13]_0 [12]),
        .I2(sig_ld_cmd),
        .I3(sig_btt_cntr_prv0[12]),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(sig_btt_eq_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    sig_btt_eq_0_i_3
       (.I0(sel0[5]),
        .I1(\sig_btt_cntr_dup_reg[13]_0 [10]),
        .I2(sig_ld_cmd),
        .I3(sig_btt_cntr_prv0[10]),
        .I4(sel0[8]),
        .I5(sel0[4]),
        .O(sig_btt_eq_0_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_btt_eq_0_i_4
       (.I0(sel0[3]),
        .I1(sel0[7]),
        .I2(sel0[0]),
        .I3(sel0[11]),
        .I4(sel0[13]),
        .I5(sel0[9]),
        .O(sig_btt_eq_0_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_0_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_9),
        .Q(sig_btt_eq_0),
        .R(1'b0));
  CARRY4 sig_btt_lteq_max_first_incr0_carry
       (.CI(1'b0),
        .CO({sig_btt_lteq_max_first_incr0_carry_n_0,sig_btt_lteq_max_first_incr0_carry_n_1,sig_btt_lteq_max_first_incr0_carry_n_2,sig_btt_lteq_max_first_incr0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,SLICE_INSERTION_n_7,SLICE_INSERTION_n_8}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED[3:0]),
        .S({SLICE_INSERTION_n_3,SLICE_INSERTION_n_4,SLICE_INSERTION_n_5,SLICE_INSERTION_n_6}));
  CARRY4 sig_btt_lteq_max_first_incr0_carry__0
       (.CI(sig_btt_lteq_max_first_incr0_carry_n_0),
        .CO({NLW_sig_btt_lteq_max_first_incr0_carry__0_CO_UNCONNECTED[3],sig_btt_lteq_max_first_incr,sig_btt_lteq_max_first_incr0_carry__0_n_2,sig_btt_lteq_max_first_incr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,SLICE_INSERTION_n_9,SLICE_INSERTION_n_10,SLICE_INSERTION_n_11}));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_empty_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_54),
        .Q(p_7_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_full_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_53),
        .Q(sig_cmd_full),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000E200000000)) 
    \sig_curr_strt_offset[0]_i_1 
       (.I0(\I_SCATTER_STROBE_GEN/sig_start_offset_un [0]),
        .I1(sig_ld_cmd),
        .I2(sig_next_strt_offset_reg[0]),
        .I3(sig_valid_fifo_ld12_out),
        .I4(sig_eop_sent_reg),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_curr_strt_offset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000E200000000)) 
    \sig_curr_strt_offset[1]_i_1 
       (.I0(\I_SCATTER_STROBE_GEN/sig_start_offset_un [1]),
        .I1(sig_ld_cmd),
        .I2(sig_next_strt_offset_reg[1]),
        .I3(sig_valid_fifo_ld12_out),
        .I4(sig_eop_sent_reg),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_curr_strt_offset[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[0]_i_1_n_0 ),
        .Q(\I_SCATTER_STROBE_GEN/sig_start_offset_un [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[1]_i_1_n_0 ),
        .Q(\I_SCATTER_STROBE_GEN/sig_start_offset_un [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_halt_xfer_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_12),
        .Q(sig_eop_halt_xfer_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_sent_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_eop_sent),
        .Q(sig_eop_sent_reg),
        .R(sig_eop_sent_reg0));
  LUT4 #(
    .INIT(16'hF704)) 
    \sig_fifo_mssai[0]_i_1 
       (.I0(sig_next_strt_offset_reg[0]),
        .I1(ld_btt_cntr_reg1),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_fifo_mssai[0]),
        .O(\sig_fifo_mssai[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF9F0090)) 
    \sig_fifo_mssai[1]_i_1 
       (.I0(sig_next_strt_offset_reg[1]),
        .I1(sig_next_strt_offset_reg[0]),
        .I2(ld_btt_cntr_reg1),
        .I3(ld_btt_cntr_reg2),
        .I4(sig_fifo_mssai[1]),
        .O(\sig_fifo_mssai[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[0]_i_1_n_0 ),
        .Q(sig_fifo_mssai[0]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[1]_i_1_n_0 ),
        .Q(sig_fifo_mssai[1]),
        .R(sig_eop_sent_reg0));
  LUT6 #(
    .INIT(64'h00A0C0C000A000A0)) 
    \sig_max_first_increment[0]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[0] ),
        .I1(sig_next_strt_offset_reg[0]),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_valid_fifo_ld12_out),
        .I4(sig_cmd_full),
        .I5(sig_sm_ld_dre_cmd),
        .O(\sig_max_first_increment[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3C003C000000AA00)) 
    \sig_max_first_increment[1]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[1] ),
        .I1(sig_next_strt_offset_reg[1]),
        .I2(sig_next_strt_offset_reg[0]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_valid_fifo_ld12_out),
        .I5(sig_ld_cmd),
        .O(\sig_max_first_increment[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_max_first_increment[1]_i_2 
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .O(sig_ld_cmd));
  LUT6 #(
    .INIT(64'hFF1FFF1FFF1F0010)) 
    \sig_max_first_increment[2]_i_1 
       (.I0(sig_next_strt_offset_reg[1]),
        .I1(sig_next_strt_offset_reg[0]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .I4(sig_valid_fifo_ld12_out),
        .I5(\sig_max_first_increment_reg_n_0_[2] ),
        .O(\sig_max_first_increment[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[0]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[1]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[2]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \sig_next_strt_offset[0]_i_1 
       (.I0(\sig_btt_cntr_dup_reg[13]_0 [0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_next_strt_offset_reg[0]),
        .O(\sig_next_strt_offset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF95FF00006A00)) 
    \sig_next_strt_offset[1]_i_1 
       (.I0(\sig_btt_cntr_dup_reg[13]_0 [1]),
        .I1(sig_next_strt_offset_reg[0]),
        .I2(\sig_btt_cntr_dup_reg[13]_0 [0]),
        .I3(sig_sm_ld_dre_cmd),
        .I4(sig_cmd_full),
        .I5(sig_next_strt_offset_reg[1]),
        .O(\sig_next_strt_offset[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_next_strt_offset[0]_i_1_n_0 ),
        .Q(sig_next_strt_offset_reg[0]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_next_strt_offset[1]_i_1_n_0 ),
        .Q(sig_next_strt_offset_reg[1]),
        .R(sig_eop_sent_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module mcu_axi_mcdma_0_0_axi_datamover_sfifo_autord
   (dout,
    empty,
    CO,
    O,
    D,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ,
    \sig_burst_dbeat_cntr_reg[0] ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_clr_dbc_reg_reg,
    sig_clr_dbc_reg_reg_0,
    E,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    SR,
    s_axi_aclk,
    wr_en,
    din,
    rd_en,
    S,
    sig_child_addr_cntr_lsh_reg,
    sig_child_qual_first_of_2,
    sig_burst_dbeat_cntr,
    sig_cmd_full0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    full,
    sig_eop_halt_xfer,
    \sig_burst_dbeat_cntr_reg[0]_0 ,
    \sig_burst_dbeat_cntr_reg[0]_1 ,
    sig_csm_pop_child_cmd);
  output [5:0]dout;
  output empty;
  output [0:0]CO;
  output [3:0]O;
  output [1:0]D;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  output \sig_burst_dbeat_cntr_reg[0] ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]sig_clr_dbc_reg_reg;
  output sig_clr_dbc_reg_reg_0;
  output [0:0]E;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input [0:0]SR;
  input s_axi_aclk;
  input wr_en;
  input [5:0]din;
  input rd_en;
  input [3:0]S;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input sig_child_qual_first_of_2;
  input sig_burst_dbeat_cntr;
  input sig_cmd_full0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input full;
  input sig_eop_halt_xfer;
  input [0:0]\sig_burst_dbeat_cntr_reg[0]_0 ;
  input \sig_burst_dbeat_cntr_reg[0]_1 ;
  input sig_csm_pop_child_cmd;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [3:0]S;
  wire [0:0]SR;
  wire [5:0]din;
  wire [5:0]dout;
  wire empty;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  wire rd_en;
  wire s_axi_aclk;
  wire sig_burst_dbeat_cntr;
  wire \sig_burst_dbeat_cntr_reg[0] ;
  wire [0:0]\sig_burst_dbeat_cntr_reg[0]_0 ;
  wire \sig_burst_dbeat_cntr_reg[0]_1 ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire sig_child_qual_first_of_2;
  wire [0:0]sig_clr_dbc_reg_reg;
  wire sig_clr_dbc_reg_reg_0;
  wire sig_cmd_full0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_eop_halt_xfer;
  wire wr_en;

  mcu_axi_mcdma_0_0_sync_fifo_fg__parameterized2 \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.CO(CO),
        .D(D),
        .E(E),
        .O(O),
        .S(S),
        .SR(SR),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ),
        .rd_en(rd_en),
        .s_axi_aclk(s_axi_aclk),
        .sig_burst_dbeat_cntr(sig_burst_dbeat_cntr),
        .\sig_burst_dbeat_cntr_reg[0] (\sig_burst_dbeat_cntr_reg[0] ),
        .\sig_burst_dbeat_cntr_reg[0]_0 (\sig_burst_dbeat_cntr_reg[0]_0 ),
        .\sig_burst_dbeat_cntr_reg[0]_1 (\sig_burst_dbeat_cntr_reg[0]_1 ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg_reg(sig_clr_dbc_reg_reg),
        .sig_clr_dbc_reg_reg_0(sig_clr_dbc_reg_reg_0),
        .sig_cmd_full0(sig_cmd_full0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module mcu_axi_mcdma_0_0_axi_datamover_sfifo_autord__parameterized0
   (full,
    dout,
    empty,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    D,
    SR,
    s_axi_aclk,
    E,
    din,
    rd_en,
    out,
    Q);
  output full;
  output [37:0]dout;
  output empty;
  output [2:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  output [2:0]D;
  input [0:0]SR;
  input s_axi_aclk;
  input [0:0]E;
  input [37:0]din;
  input rd_en;
  input out;
  input [2:0]Q;

  wire [2:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [37:0]din;
  wire [37:0]dout;
  wire empty;
  wire full;
  wire [2:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  wire out;
  wire rd_en;
  wire s_axi_aclk;

  mcu_axi_mcdma_0_0_sync_fifo_fg__parameterized3 \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_wr_a.gen_word_narrow.mem_reg (\gen_wr_a.gen_word_narrow.mem_reg ),
        .out(out),
        .rd_en(rd_en),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid2mm_buf" *) 
module mcu_axi_mcdma_0_0_axi_datamover_skid2mm_buf
   (out,
    sig_s_ready_out_reg_0,
    m_axi_s2mm_wvalid,
    sig_last_skid_reg,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    s_axi_aclk,
    SR,
    sig_data2skid_wlast,
    sig_last_skid_mux_out,
    m_axi_s2mm_wready,
    sig_m_valid_out_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_reset_reg,
    \sig_strb_reg_out_reg[3]_0 ,
    sig_data2addr_stop_req,
    \sig_strb_reg_out_reg[0]_0 ,
    Q,
    D,
    \sig_strb_skid_reg_reg[3]_0 );
  output out;
  output sig_s_ready_out_reg_0;
  output m_axi_s2mm_wvalid;
  output sig_last_skid_reg;
  output m_axi_s2mm_wlast;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  input s_axi_aclk;
  input [0:0]SR;
  input sig_data2skid_wlast;
  input sig_last_skid_mux_out;
  input m_axi_s2mm_wready;
  input sig_m_valid_out_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_reset_reg;
  input [3:0]\sig_strb_reg_out_reg[3]_0 ;
  input sig_data2addr_stop_req;
  input \sig_strb_reg_out_reg[0]_0 ;
  input [3:0]Q;
  input [31:0]D;
  input [3:0]\sig_strb_skid_reg_reg[3]_0 ;

  wire [31:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire s_axi_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2skid_wlast;
  wire sig_data_reg_out_en;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire \sig_strb_reg_out_reg[0]_0 ;
  wire [3:0]\sig_strb_reg_out_reg[3]_0 ;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire [3:0]\sig_strb_skid_reg_reg[3]_0 ;

  assign m_axi_s2mm_wvalid = sig_m_valid_out;
  assign out = sig_s_ready_dup;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__0 
       (.I0(D[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__0 
       (.I0(D[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__0 
       (.I0(D[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__0 
       (.I0(D[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__0 
       (.I0(D[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__0 
       (.I0(D[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__0 
       (.I0(D[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__0 
       (.I0(D[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__0 
       (.I0(D[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__0 
       (.I0(D[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__0 
       (.I0(D[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__0 
       (.I0(D[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__0 
       (.I0(D[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__0 
       (.I0(D[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__0 
       (.I0(D[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__0 
       (.I0(D[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__0 
       (.I0(D[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__0 
       (.I0(D[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__0 
       (.I0(D[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__0 
       (.I0(D[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__0 
       (.I0(D[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__0 
       (.I0(D[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__0 
       (.I0(D[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__0 
       (.I0(D[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(m_axi_s2mm_wready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(D[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__0 
       (.I0(D[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__0 
       (.I0(D[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__0 
       (.I0(D[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__0 
       (.I0(D[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__0 
       (.I0(D[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__0 
       (.I0(D[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__0 
       (.I0(D[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_s2mm_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_s2mm_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_s2mm_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_s2mm_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_s2mm_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_s2mm_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_s2mm_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_s2mm_wdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_s2mm_wdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_s2mm_wdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_s2mm_wdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_s2mm_wdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_s2mm_wdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_s2mm_wdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_s2mm_wdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_s2mm_wdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_s2mm_wdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_s2mm_wdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_s2mm_wdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_s2mm_wdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_s2mm_wdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_s2mm_wdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_s2mm_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_s2mm_wdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_s2mm_wdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_s2mm_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_s2mm_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_s2mm_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_s2mm_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_s2mm_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_s2mm_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_s2mm_wdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_s2mm_wlast),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data2skid_wlast),
        .Q(sig_last_skid_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000070FF0000)) 
    sig_m_valid_dup_i_1__0
       (.I0(m_axi_s2mm_wready),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(sig_m_valid_out_reg_0),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_reset_reg),
        .O(sig_m_valid_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFF0000EEEE0000)) 
    sig_s_ready_dup_i_1__0
       (.I0(sig_reset_reg),
        .I1(m_axi_s2mm_wready),
        .I2(sig_m_valid_out_reg_0),
        .I3(sig_m_valid_dup),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_s_ready_dup),
        .O(sig_s_ready_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFCACFCACFCAC0CAC)) 
    \sig_strb_reg_out[0]_i_1__1 
       (.I0(\sig_strb_reg_out_reg[3]_0 [0]),
        .I1(sig_strb_skid_reg[0]),
        .I2(sig_s_ready_dup),
        .I3(sig_data2addr_stop_req),
        .I4(\sig_strb_reg_out_reg[0]_0 ),
        .I5(Q[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT6 #(
    .INIT(64'hFCACFCACFCAC0CAC)) 
    \sig_strb_reg_out[1]_i_1__1 
       (.I0(\sig_strb_reg_out_reg[3]_0 [1]),
        .I1(sig_strb_skid_reg[1]),
        .I2(sig_s_ready_dup),
        .I3(sig_data2addr_stop_req),
        .I4(\sig_strb_reg_out_reg[0]_0 ),
        .I5(Q[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT6 #(
    .INIT(64'hFCACFCACFCAC0CAC)) 
    \sig_strb_reg_out[2]_i_1__1 
       (.I0(\sig_strb_reg_out_reg[3]_0 [2]),
        .I1(sig_strb_skid_reg[2]),
        .I2(sig_s_ready_dup),
        .I3(sig_data2addr_stop_req),
        .I4(\sig_strb_reg_out_reg[0]_0 ),
        .I5(Q[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT6 #(
    .INIT(64'hFCACFCACFCAC0CAC)) 
    \sig_strb_reg_out[3]_i_2 
       (.I0(\sig_strb_reg_out_reg[3]_0 [3]),
        .I1(sig_strb_skid_reg[3]),
        .I2(sig_s_ready_dup),
        .I3(sig_data2addr_stop_req),
        .I4(\sig_strb_reg_out_reg[0]_0 ),
        .I5(Q[3]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(m_axi_s2mm_wstrb[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(m_axi_s2mm_wstrb[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(m_axi_s2mm_wstrb[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(m_axi_s2mm_wstrb[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[3]_0 [0]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[3]_0 [1]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[3]_0 [2]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[3]_0 [3]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module mcu_axi_mcdma_0_0_axi_datamover_skid_buf
   (out,
    sig_s_ready_out_reg_0,
    sig_m_valid_out_reg_0,
    skid2dre_wlast,
    sig_sready_stop_reg_reg_0,
    sig_s_ready_dup_reg_0,
    axi_mcdma_tstvec,
    D,
    Q,
    \sig_data_reg_out_reg[31]_0 ,
    sig_s_ready_dup_reg_1,
    s_axi_aclk,
    SR,
    sig_slast_with_stop,
    E,
    sig_sready_stop_reg_reg_1,
    empty,
    sig_m_valid_out_reg_1,
    sig_reset_reg,
    sig_mvalid_stop_reg_reg_0,
    sig_m_valid_out_reg_2,
    sig_m_valid_out_reg_3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_reg_out_reg_0,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    \sig_mssa_index_reg_out_reg[1] ,
    \sig_mssa_index_reg_out_reg[1]_0 ,
    \sig_mssa_index_reg_out_reg[0] );
  output out;
  output sig_s_ready_out_reg_0;
  output sig_m_valid_out_reg_0;
  output skid2dre_wlast;
  output sig_sready_stop_reg_reg_0;
  output sig_s_ready_dup_reg_0;
  output [0:0]axi_mcdma_tstvec;
  output [1:0]D;
  output [3:0]Q;
  output [31:0]\sig_data_reg_out_reg[31]_0 ;
  input sig_s_ready_dup_reg_1;
  input s_axi_aclk;
  input [0:0]SR;
  input sig_slast_with_stop;
  input [0:0]E;
  input sig_sready_stop_reg_reg_1;
  input empty;
  input sig_m_valid_out_reg_1;
  input sig_reset_reg;
  input sig_mvalid_stop_reg_reg_0;
  input sig_m_valid_out_reg_2;
  input sig_m_valid_out_reg_3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [36:0]sig_last_reg_out_reg_0;
  input sig_halt_reg_dly2;
  input sig_halt_reg_dly3;
  input \sig_mssa_index_reg_out_reg[1] ;
  input \sig_mssa_index_reg_out_reg[1]_0 ;
  input \sig_mssa_index_reg_out_reg[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]axi_mcdma_tstvec;
  wire empty;
  wire s_axi_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data_reg_out0;
  wire \sig_data_reg_out[0]_i_1__1_n_0 ;
  wire \sig_data_reg_out[10]_i_1__1_n_0 ;
  wire \sig_data_reg_out[11]_i_1__1_n_0 ;
  wire \sig_data_reg_out[12]_i_1__1_n_0 ;
  wire \sig_data_reg_out[13]_i_1__1_n_0 ;
  wire \sig_data_reg_out[14]_i_1__1_n_0 ;
  wire \sig_data_reg_out[15]_i_1__1_n_0 ;
  wire \sig_data_reg_out[16]_i_1__1_n_0 ;
  wire \sig_data_reg_out[17]_i_1__1_n_0 ;
  wire \sig_data_reg_out[18]_i_1__1_n_0 ;
  wire \sig_data_reg_out[19]_i_1__1_n_0 ;
  wire \sig_data_reg_out[1]_i_1__1_n_0 ;
  wire \sig_data_reg_out[20]_i_1__1_n_0 ;
  wire \sig_data_reg_out[21]_i_1__1_n_0 ;
  wire \sig_data_reg_out[22]_i_1__1_n_0 ;
  wire \sig_data_reg_out[23]_i_1__1_n_0 ;
  wire \sig_data_reg_out[24]_i_1__1_n_0 ;
  wire \sig_data_reg_out[25]_i_1__1_n_0 ;
  wire \sig_data_reg_out[26]_i_1__1_n_0 ;
  wire \sig_data_reg_out[27]_i_1__1_n_0 ;
  wire \sig_data_reg_out[28]_i_1__1_n_0 ;
  wire \sig_data_reg_out[29]_i_1__1_n_0 ;
  wire \sig_data_reg_out[2]_i_1__1_n_0 ;
  wire \sig_data_reg_out[30]_i_1__1_n_0 ;
  wire \sig_data_reg_out[31]_i_1__1_n_0 ;
  wire \sig_data_reg_out[3]_i_1__1_n_0 ;
  wire \sig_data_reg_out[4]_i_1__1_n_0 ;
  wire \sig_data_reg_out[5]_i_1__1_n_0 ;
  wire \sig_data_reg_out[6]_i_1__1_n_0 ;
  wire \sig_data_reg_out[7]_i_1__1_n_0 ;
  wire \sig_data_reg_out[8]_i_1__1_n_0 ;
  wire \sig_data_reg_out[9]_i_1__1_n_0 ;
  wire [31:0]\sig_data_reg_out_reg[31]_0 ;
  wire \sig_data_skid_reg_reg_n_0_[0] ;
  wire \sig_data_skid_reg_reg_n_0_[10] ;
  wire \sig_data_skid_reg_reg_n_0_[11] ;
  wire \sig_data_skid_reg_reg_n_0_[12] ;
  wire \sig_data_skid_reg_reg_n_0_[13] ;
  wire \sig_data_skid_reg_reg_n_0_[14] ;
  wire \sig_data_skid_reg_reg_n_0_[15] ;
  wire \sig_data_skid_reg_reg_n_0_[16] ;
  wire \sig_data_skid_reg_reg_n_0_[17] ;
  wire \sig_data_skid_reg_reg_n_0_[18] ;
  wire \sig_data_skid_reg_reg_n_0_[19] ;
  wire \sig_data_skid_reg_reg_n_0_[1] ;
  wire \sig_data_skid_reg_reg_n_0_[20] ;
  wire \sig_data_skid_reg_reg_n_0_[21] ;
  wire \sig_data_skid_reg_reg_n_0_[22] ;
  wire \sig_data_skid_reg_reg_n_0_[23] ;
  wire \sig_data_skid_reg_reg_n_0_[24] ;
  wire \sig_data_skid_reg_reg_n_0_[25] ;
  wire \sig_data_skid_reg_reg_n_0_[26] ;
  wire \sig_data_skid_reg_reg_n_0_[27] ;
  wire \sig_data_skid_reg_reg_n_0_[28] ;
  wire \sig_data_skid_reg_reg_n_0_[29] ;
  wire \sig_data_skid_reg_reg_n_0_[2] ;
  wire \sig_data_skid_reg_reg_n_0_[30] ;
  wire \sig_data_skid_reg_reg_n_0_[31] ;
  wire \sig_data_skid_reg_reg_n_0_[3] ;
  wire \sig_data_skid_reg_reg_n_0_[4] ;
  wire \sig_data_skid_reg_reg_n_0_[5] ;
  wire \sig_data_skid_reg_reg_n_0_[6] ;
  wire \sig_data_skid_reg_reg_n_0_[7] ;
  wire \sig_data_skid_reg_reg_n_0_[8] ;
  wire \sig_data_skid_reg_reg_n_0_[9] ;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire [36:0]sig_last_reg_out_reg_0;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  wire sig_m_valid_dup_i_2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_1;
  wire sig_m_valid_out_reg_2;
  wire sig_m_valid_out_reg_3;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire \sig_mssa_index_reg_out_reg[1] ;
  wire \sig_mssa_index_reg_out_reg[1]_0 ;
  wire sig_mvalid_stop;
  wire sig_mvalid_stop_reg_i_1_n_0;
  wire sig_mvalid_stop_reg_reg_0;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_reg_0;
  wire sig_s_ready_dup_reg_1;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_slast_with_stop;
  wire sig_sready_stop_reg_reg_0;
  wire sig_sready_stop_reg_reg_1;
  wire [3:0]sig_sstrb_with_stop;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire skid2dre_wlast;

  assign out = sig_m_valid_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT3 #(
    .INIT(8'h02)) 
    \axi_mcdma_tstvec[2]_INST_0 
       (.I0(sig_s_ready_out),
        .I1(empty),
        .I2(sig_m_valid_out_reg_1),
        .O(axi_mcdma_tstvec));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[0]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[0] ),
        .O(\sig_data_reg_out[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[10]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[10] ),
        .O(\sig_data_reg_out[10]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[11]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[11] ),
        .O(\sig_data_reg_out[11]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[12]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[12] ),
        .O(\sig_data_reg_out[12]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[13]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[13] ),
        .O(\sig_data_reg_out[13]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[14]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[14] ),
        .O(\sig_data_reg_out[14]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[15]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[15] ),
        .O(\sig_data_reg_out[15]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[16]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[16] ),
        .O(\sig_data_reg_out[16]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[17]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[17] ),
        .O(\sig_data_reg_out[17]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[18]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[18] ),
        .O(\sig_data_reg_out[18]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[19]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[19] ),
        .O(\sig_data_reg_out[19]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[1]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[1] ),
        .O(\sig_data_reg_out[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[20]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[20] ),
        .O(\sig_data_reg_out[20]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[21]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[21] ),
        .O(\sig_data_reg_out[21]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[22]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[22] ),
        .O(\sig_data_reg_out[22]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[23]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[23] ),
        .O(\sig_data_reg_out[23]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[24]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[24] ),
        .O(\sig_data_reg_out[24]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[25]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[25] ),
        .O(\sig_data_reg_out[25]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[26]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[26] ),
        .O(\sig_data_reg_out[26]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[27]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[27] ),
        .O(\sig_data_reg_out[27]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[28]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[28] ),
        .O(\sig_data_reg_out[28]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[29]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[29] ),
        .O(\sig_data_reg_out[29]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[2]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[2] ),
        .O(\sig_data_reg_out[2]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[30]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[30] ),
        .O(\sig_data_reg_out[30]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[31]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[31] ),
        .O(\sig_data_reg_out[31]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[3]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[3] ),
        .O(\sig_data_reg_out[3]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[4]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[4] ),
        .O(\sig_data_reg_out[4]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[5]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[5] ),
        .O(\sig_data_reg_out[5]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[6]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[6] ),
        .O(\sig_data_reg_out[6]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[7]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[7] ),
        .O(\sig_data_reg_out[7]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[8]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[8] ),
        .O(\sig_data_reg_out[8]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__1 
       (.I0(sig_last_reg_out_reg_0[9]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[9] ),
        .O(\sig_data_reg_out[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[0]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [0]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[10]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [10]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[11]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [11]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[12]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [12]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[13]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [13]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[14]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [14]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[15]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [15]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[16]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [16]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[17]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [17]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[18]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [18]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[19]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [19]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[1]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [1]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[20]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [20]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[21]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [21]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[22]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [22]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[23]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [23]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[24]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [24]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[25]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [25]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[26]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [26]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[27]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [27]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[28]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [28]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[29]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [29]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[2]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [2]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[30]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [30]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[31]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [31]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[3]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [3]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[4]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [4]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[5]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [5]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[6]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [6]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[7]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [7]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[8]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [8]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_data_reg_out[9]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[31]_0 [9]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[0]),
        .Q(\sig_data_skid_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[10]),
        .Q(\sig_data_skid_reg_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[11]),
        .Q(\sig_data_skid_reg_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[12]),
        .Q(\sig_data_skid_reg_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[13]),
        .Q(\sig_data_skid_reg_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[14]),
        .Q(\sig_data_skid_reg_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[15]),
        .Q(\sig_data_skid_reg_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[16]),
        .Q(\sig_data_skid_reg_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[17]),
        .Q(\sig_data_skid_reg_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[18]),
        .Q(\sig_data_skid_reg_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[19]),
        .Q(\sig_data_skid_reg_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[1]),
        .Q(\sig_data_skid_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[20]),
        .Q(\sig_data_skid_reg_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[21]),
        .Q(\sig_data_skid_reg_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[22]),
        .Q(\sig_data_skid_reg_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[23]),
        .Q(\sig_data_skid_reg_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[24]),
        .Q(\sig_data_skid_reg_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[25]),
        .Q(\sig_data_skid_reg_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[26]),
        .Q(\sig_data_skid_reg_reg_n_0_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[27]),
        .Q(\sig_data_skid_reg_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[28]),
        .Q(\sig_data_skid_reg_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[29]),
        .Q(\sig_data_skid_reg_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[2]),
        .Q(\sig_data_skid_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[30]),
        .Q(\sig_data_skid_reg_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[31]),
        .Q(\sig_data_skid_reg_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[3]),
        .Q(\sig_data_skid_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[4]),
        .Q(\sig_data_skid_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[5]),
        .Q(\sig_data_skid_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[6]),
        .Q(\sig_data_skid_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[7]),
        .Q(\sig_data_skid_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[8]),
        .Q(\sig_data_skid_reg_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_last_reg_out_reg_0[9]),
        .Q(\sig_data_skid_reg_reg_n_0_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    sig_last_reg_out_i_1__0
       (.I0(sig_mvalid_stop),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_data_reg_out0));
  LUT4 #(
    .INIT(16'hFCAC)) 
    sig_last_reg_out_i_3
       (.I0(sig_sready_stop_reg_reg_0),
        .I1(sig_last_skid_reg),
        .I2(sig_s_ready_dup),
        .I3(sig_last_reg_out_reg_0[36]),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(s_axi_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(skid2dre_wlast),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h088808880888AAAA)) 
    sig_m_valid_dup_i_1
       (.I0(sig_m_valid_dup_i_2_n_0),
        .I1(sig_m_valid_dup),
        .I2(sig_s_ready_dup),
        .I3(sig_mvalid_stop_reg_reg_0),
        .I4(empty),
        .I5(sig_m_valid_out_reg_1),
        .O(sig_m_valid_dup_i_1_n_0));
  LUT6 #(
    .INIT(64'h0040444400400444)) 
    sig_m_valid_dup_i_2
       (.I0(sig_mvalid_stop),
        .I1(sig_m_valid_out_reg_2),
        .I2(sig_m_valid_dup),
        .I3(sig_mvalid_stop_reg_reg_0),
        .I4(sig_sready_stop_reg_reg_0),
        .I5(sig_m_valid_out_reg_3),
        .O(sig_m_valid_dup_i_2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h84B4FFFF84B40000)) 
    \sig_mssa_index_reg_out[0]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(\sig_mssa_index_reg_out_reg[1] ),
        .I5(\sig_mssa_index_reg_out_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hA0F4FFFFA0F40000)) 
    \sig_mssa_index_reg_out[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\sig_mssa_index_reg_out_reg[1] ),
        .I5(\sig_mssa_index_reg_out_reg[1]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0D0D8D0)) 
    sig_mvalid_stop_reg_i_1
       (.I0(sig_m_valid_dup),
        .I1(sig_mvalid_stop_reg_reg_0),
        .I2(sig_sready_stop_reg_reg_0),
        .I3(sig_halt_reg_dly2),
        .I4(sig_halt_reg_dly3),
        .I5(sig_mvalid_stop),
        .O(sig_mvalid_stop_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mvalid_stop_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_mvalid_stop_reg_i_1_n_0),
        .Q(sig_mvalid_stop),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA8AA)) 
    sig_s_ready_dup_i_2
       (.I0(sig_s_ready_dup),
        .I1(empty),
        .I2(sig_m_valid_out_reg_1),
        .I3(sig_m_valid_dup),
        .I4(sig_reset_reg),
        .I5(sig_mvalid_stop_reg_reg_0),
        .O(sig_s_ready_dup_reg_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_reg_1),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_reg_1),
        .Q(sig_s_ready_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sready_stop_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_sready_stop_reg_reg_1),
        .Q(sig_sready_stop_reg_reg_0),
        .R(SR));
  LUT4 #(
    .INIT(16'hFCAC)) 
    \sig_strb_reg_out[0]_i_1__0 
       (.I0(sig_sready_stop_reg_reg_0),
        .I1(sig_strb_skid_reg[0]),
        .I2(sig_s_ready_dup),
        .I3(sig_last_reg_out_reg_0[32]),
        .O(sig_strb_skid_mux_out[0]));
  LUT4 #(
    .INIT(16'hFCAC)) 
    \sig_strb_reg_out[1]_i_1__0 
       (.I0(sig_sready_stop_reg_reg_0),
        .I1(sig_strb_skid_reg[1]),
        .I2(sig_s_ready_dup),
        .I3(sig_last_reg_out_reg_0[33]),
        .O(sig_strb_skid_mux_out[1]));
  LUT4 #(
    .INIT(16'hFCAC)) 
    \sig_strb_reg_out[2]_i_1__0 
       (.I0(sig_sready_stop_reg_reg_0),
        .I1(sig_strb_skid_reg[2]),
        .I2(sig_s_ready_dup),
        .I3(sig_last_reg_out_reg_0[34]),
        .O(sig_strb_skid_mux_out[2]));
  LUT4 #(
    .INIT(16'hFCAC)) 
    \sig_strb_reg_out[3]_i_1__1 
       (.I0(sig_sready_stop_reg_reg_0),
        .I1(sig_strb_skid_reg[3]),
        .I2(sig_s_ready_dup),
        .I3(sig_last_reg_out_reg_0[35]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(Q[0]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(Q[1]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(Q[2]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(Q[3]),
        .R(sig_data_reg_out0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[0]_i_1__0 
       (.I0(sig_sready_stop_reg_reg_0),
        .I1(sig_last_reg_out_reg_0[32]),
        .O(sig_sstrb_with_stop[0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[1]_i_1__0 
       (.I0(sig_sready_stop_reg_reg_0),
        .I1(sig_last_reg_out_reg_0[33]),
        .O(sig_sstrb_with_stop[1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[2]_i_1__0 
       (.I0(sig_sready_stop_reg_reg_0),
        .I1(sig_last_reg_out_reg_0[34]),
        .O(sig_sstrb_with_stop[2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[3]_i_1__0 
       (.I0(sig_sready_stop_reg_reg_0),
        .I1(sig_last_reg_out_reg_0[35]),
        .O(sig_sstrb_with_stop[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module mcu_axi_mcdma_0_0_axi_datamover_skid_buf__parameterized0
   (out,
    sig_m_valid_out_reg_0,
    sig_ibtt2wdc_tlast,
    E,
    rd_en,
    sig_m_valid_out_reg_1,
    \sig_strb_reg_out_reg[3]_0 ,
    Q,
    \sig_data_reg_out_reg[34]_0 ,
    s_axi_aclk,
    SR,
    dout,
    \GEN_INDET_BTT.lsig_eop_reg_reg ,
    empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_reset_reg,
    lsig_eop_reg,
    D,
    \sig_data_reg_out_reg[34]_1 );
  output out;
  output sig_m_valid_out_reg_0;
  output sig_ibtt2wdc_tlast;
  output [0:0]E;
  output rd_en;
  output sig_m_valid_out_reg_1;
  output [3:0]\sig_strb_reg_out_reg[3]_0 ;
  output [2:0]Q;
  output [34:0]\sig_data_reg_out_reg[34]_0 ;
  input s_axi_aclk;
  input [0:0]SR;
  input [37:0]dout;
  input \GEN_INDET_BTT.lsig_eop_reg_reg ;
  input empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_reset_reg;
  input lsig_eop_reg;
  input [2:0]D;
  input [2:0]\sig_data_reg_out_reg[34]_1 ;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_INDET_BTT.lsig_eop_reg_reg ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [37:0]dout;
  wire empty;
  wire lsig_eop_reg;
  wire rd_en;
  wire s2mm_strm_eop;
  wire s_axi_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_data_reg_out[0]_i_1_n_0 ;
  wire \sig_data_reg_out[10]_i_1_n_0 ;
  wire \sig_data_reg_out[11]_i_1_n_0 ;
  wire \sig_data_reg_out[12]_i_1_n_0 ;
  wire \sig_data_reg_out[13]_i_1_n_0 ;
  wire \sig_data_reg_out[14]_i_1_n_0 ;
  wire \sig_data_reg_out[15]_i_1_n_0 ;
  wire \sig_data_reg_out[16]_i_1_n_0 ;
  wire \sig_data_reg_out[17]_i_1_n_0 ;
  wire \sig_data_reg_out[18]_i_1_n_0 ;
  wire \sig_data_reg_out[19]_i_1_n_0 ;
  wire \sig_data_reg_out[1]_i_1_n_0 ;
  wire \sig_data_reg_out[20]_i_1_n_0 ;
  wire \sig_data_reg_out[21]_i_1_n_0 ;
  wire \sig_data_reg_out[22]_i_1_n_0 ;
  wire \sig_data_reg_out[23]_i_1_n_0 ;
  wire \sig_data_reg_out[24]_i_1_n_0 ;
  wire \sig_data_reg_out[25]_i_1_n_0 ;
  wire \sig_data_reg_out[26]_i_1_n_0 ;
  wire \sig_data_reg_out[27]_i_1_n_0 ;
  wire \sig_data_reg_out[28]_i_1_n_0 ;
  wire \sig_data_reg_out[29]_i_1_n_0 ;
  wire \sig_data_reg_out[2]_i_1_n_0 ;
  wire \sig_data_reg_out[30]_i_1_n_0 ;
  wire \sig_data_reg_out[31]_i_1__0_n_0 ;
  wire \sig_data_reg_out[3]_i_1_n_0 ;
  wire \sig_data_reg_out[4]_i_1_n_0 ;
  wire \sig_data_reg_out[5]_i_1_n_0 ;
  wire \sig_data_reg_out[6]_i_1_n_0 ;
  wire \sig_data_reg_out[7]_i_1_n_0 ;
  wire \sig_data_reg_out[8]_i_1_n_0 ;
  wire \sig_data_reg_out[9]_i_1_n_0 ;
  wire sig_data_reg_out_en;
  wire [34:0]\sig_data_reg_out_reg[34]_0 ;
  wire [2:0]\sig_data_reg_out_reg[34]_1 ;
  wire \sig_data_skid_reg_reg_n_0_[0] ;
  wire \sig_data_skid_reg_reg_n_0_[10] ;
  wire \sig_data_skid_reg_reg_n_0_[11] ;
  wire \sig_data_skid_reg_reg_n_0_[12] ;
  wire \sig_data_skid_reg_reg_n_0_[13] ;
  wire \sig_data_skid_reg_reg_n_0_[14] ;
  wire \sig_data_skid_reg_reg_n_0_[15] ;
  wire \sig_data_skid_reg_reg_n_0_[16] ;
  wire \sig_data_skid_reg_reg_n_0_[17] ;
  wire \sig_data_skid_reg_reg_n_0_[18] ;
  wire \sig_data_skid_reg_reg_n_0_[19] ;
  wire \sig_data_skid_reg_reg_n_0_[1] ;
  wire \sig_data_skid_reg_reg_n_0_[20] ;
  wire \sig_data_skid_reg_reg_n_0_[21] ;
  wire \sig_data_skid_reg_reg_n_0_[22] ;
  wire \sig_data_skid_reg_reg_n_0_[23] ;
  wire \sig_data_skid_reg_reg_n_0_[24] ;
  wire \sig_data_skid_reg_reg_n_0_[25] ;
  wire \sig_data_skid_reg_reg_n_0_[26] ;
  wire \sig_data_skid_reg_reg_n_0_[27] ;
  wire \sig_data_skid_reg_reg_n_0_[28] ;
  wire \sig_data_skid_reg_reg_n_0_[29] ;
  wire \sig_data_skid_reg_reg_n_0_[2] ;
  wire \sig_data_skid_reg_reg_n_0_[30] ;
  wire \sig_data_skid_reg_reg_n_0_[31] ;
  wire \sig_data_skid_reg_reg_n_0_[3] ;
  wire \sig_data_skid_reg_reg_n_0_[4] ;
  wire \sig_data_skid_reg_reg_n_0_[5] ;
  wire \sig_data_skid_reg_reg_n_0_[6] ;
  wire \sig_data_skid_reg_reg_n_0_[7] ;
  wire \sig_data_skid_reg_reg_n_0_[8] ;
  wire \sig_data_skid_reg_reg_n_0_[9] ;
  wire sig_ibtt2wdc_tlast;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_1;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [3:0]\sig_strb_reg_out_reg[3]_0 ;
  wire [4:0]sig_strb_skid_mux_out;
  wire [4:0]sig_strb_skid_reg;

  assign out = sig_s_ready_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_2 
       (.I0(sig_m_valid_out),
        .I1(\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .O(E));
  LUT4 #(
    .INIT(16'hFD20)) 
    \GEN_INDET_BTT.lsig_eop_reg_i_1 
       (.I0(sig_m_valid_out),
        .I1(\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .I2(s2mm_strm_eop),
        .I3(lsig_eop_reg),
        .O(sig_m_valid_out_reg_1));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(dout[0]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[0] ),
        .O(\sig_data_reg_out[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(dout[10]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[10] ),
        .O(\sig_data_reg_out[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(dout[11]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[11] ),
        .O(\sig_data_reg_out[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(dout[12]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[12] ),
        .O(\sig_data_reg_out[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(dout[13]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[13] ),
        .O(\sig_data_reg_out[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(dout[14]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[14] ),
        .O(\sig_data_reg_out[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(dout[15]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[15] ),
        .O(\sig_data_reg_out[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(dout[16]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[16] ),
        .O(\sig_data_reg_out[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(dout[17]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[17] ),
        .O(\sig_data_reg_out[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(dout[18]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[18] ),
        .O(\sig_data_reg_out[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(dout[19]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[19] ),
        .O(\sig_data_reg_out[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(dout[1]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[1] ),
        .O(\sig_data_reg_out[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(dout[20]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[20] ),
        .O(\sig_data_reg_out[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(dout[21]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[21] ),
        .O(\sig_data_reg_out[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(dout[22]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[22] ),
        .O(\sig_data_reg_out[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(dout[23]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[23] ),
        .O(\sig_data_reg_out[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(dout[24]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[24] ),
        .O(\sig_data_reg_out[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(dout[25]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[25] ),
        .O(\sig_data_reg_out[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(dout[26]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[26] ),
        .O(\sig_data_reg_out[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(dout[27]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[27] ),
        .O(\sig_data_reg_out[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(dout[28]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[28] ),
        .O(\sig_data_reg_out[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(dout[29]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[29] ),
        .O(\sig_data_reg_out[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(dout[2]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[2] ),
        .O(\sig_data_reg_out[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(dout[30]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[30] ),
        .O(\sig_data_reg_out[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1__0 
       (.I0(dout[31]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[31] ),
        .O(\sig_data_reg_out[31]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(dout[3]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[3] ),
        .O(\sig_data_reg_out[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(dout[4]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[4] ),
        .O(\sig_data_reg_out[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(dout[5]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[5] ),
        .O(\sig_data_reg_out[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(dout[6]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[6] ),
        .O(\sig_data_reg_out[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(dout[7]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[7] ),
        .O(\sig_data_reg_out[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(dout[8]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[8] ),
        .O(\sig_data_reg_out[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(dout[9]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[9] ),
        .O(\sig_data_reg_out[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[0]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[10]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[11]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[12]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[13]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[14]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[15]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[16]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[17]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[18]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[19]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[1]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[20]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[21]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[22]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[23]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[24]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[25]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[26]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[27]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[28]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[29]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[2]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[30]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[31]_i_1__0_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out_reg[34]_1 [0]),
        .Q(\sig_data_reg_out_reg[34]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out_reg[34]_1 [1]),
        .Q(\sig_data_reg_out_reg[34]_0 [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out_reg[34]_1 [2]),
        .Q(\sig_data_reg_out_reg[34]_0 [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[3]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[4]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[5]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[6]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[7]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[8]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[9]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(\sig_data_skid_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(\sig_data_skid_reg_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(\sig_data_skid_reg_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(\sig_data_skid_reg_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(\sig_data_skid_reg_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(\sig_data_skid_reg_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(\sig_data_skid_reg_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(\sig_data_skid_reg_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(\sig_data_skid_reg_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(\sig_data_skid_reg_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(\sig_data_skid_reg_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(\sig_data_skid_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(\sig_data_skid_reg_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(\sig_data_skid_reg_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(\sig_data_skid_reg_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(\sig_data_skid_reg_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(\sig_data_skid_reg_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(\sig_data_skid_reg_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(\sig_data_skid_reg_reg_n_0_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(\sig_data_skid_reg_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(\sig_data_skid_reg_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(\sig_data_skid_reg_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(\sig_data_skid_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(\sig_data_skid_reg_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(\sig_data_skid_reg_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(\sig_data_skid_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(\sig_data_skid_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(\sig_data_skid_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(\sig_data_skid_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(\sig_data_skid_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(\sig_data_skid_reg_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(\sig_data_skid_reg_reg_n_0_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h7)) 
    sig_last_reg_out_i_1
       (.I0(sig_m_valid_dup),
        .I1(\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_2__1
       (.I0(dout[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(sig_ibtt2wdc_tlast),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[36]),
        .Q(sig_last_skid_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000B0FF0000)) 
    sig_m_valid_dup_i_1__1
       (.I0(\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(empty),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_reset_reg),
        .O(sig_m_valid_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEAEFFFF00000000)) 
    sig_s_ready_dup_i_1__1
       (.I0(sig_reset_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(empty),
        .I4(\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_s_ready_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__2 
       (.I0(dout[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__2 
       (.I0(dout[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__2 
       (.I0(dout[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1__2 
       (.I0(dout[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[4]_i_1 
       (.I0(dout[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[4]),
        .O(sig_strb_skid_mux_out[4]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\sig_strb_reg_out_reg[3]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\sig_strb_reg_out_reg[3]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\sig_strb_reg_out_reg[3]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\sig_strb_reg_out_reg[3]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(s_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[4]),
        .Q(s2mm_strm_eop),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[32]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[33]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[34]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[35]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[37]),
        .Q(sig_strb_skid_reg[4]),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_8 
       (.I0(sig_s_ready_out),
        .I1(empty),
        .O(rd_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_slice" *) 
module mcu_axi_mcdma_0_0_axi_datamover_slice
   (slice_insert_valid,
    E,
    sig_valid_fifo_ld12_out,
    S,
    DI,
    \sig_btt_cntr_dup_reg[13] ,
    sig_eop_halt_xfer_reg,
    ld_btt_cntr_reg3_reg,
    ld_btt_cntr_reg2_reg,
    in,
    s_axi_aclk,
    m_valid_i_reg_0,
    sig_inhibit_rdy_n,
    sig_btt_eq_0,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    ld_btt_cntr_reg3,
    ld_btt_cntr_reg2,
    sig_btt_lteq_max_first_incr0_carry,
    out,
    sig_btt_lteq_max_first_incr0_carry_0,
    sig_btt_lteq_max_first_incr0_carry_1,
    Q,
    sig_start_offset_un,
    sig_eop_halt_xfer_reg_0,
    sig_btt_cntr0,
    CO,
    ld_btt_cntr_reg1,
    SR,
    sig_fifo_mssai);
  output slice_insert_valid;
  output [0:0]E;
  output sig_valid_fifo_ld12_out;
  output [3:0]S;
  output [1:0]DI;
  output [2:0]\sig_btt_cntr_dup_reg[13] ;
  output sig_eop_halt_xfer_reg;
  output ld_btt_cntr_reg3_reg;
  output ld_btt_cntr_reg2_reg;
  output [7:0]in;
  input s_axi_aclk;
  input m_valid_i_reg_0;
  input sig_inhibit_rdy_n;
  input sig_btt_eq_0;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input ld_btt_cntr_reg3;
  input ld_btt_cntr_reg2;
  input sig_btt_lteq_max_first_incr0_carry;
  input [13:0]out;
  input sig_btt_lteq_max_first_incr0_carry_0;
  input sig_btt_lteq_max_first_incr0_carry_1;
  input [13:0]Q;
  input [1:0]sig_start_offset_un;
  input sig_eop_halt_xfer_reg_0;
  input sig_btt_cntr0;
  input [0:0]CO;
  input ld_btt_cntr_reg1;
  input [0:0]SR;
  input [1:0]sig_fifo_mssai;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]E;
  wire [3:3]\I_SCATTER_STROBE_GEN/lsig_end_vect ;
  wire [0:0]\I_SCATTER_STROBE_GEN/lsig_start_vect ;
  wire [13:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \areset_d_reg_n_0_[0] ;
  wire [7:0]in;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg2_reg;
  wire ld_btt_cntr_reg3;
  wire ld_btt_cntr_reg3_reg;
  wire m_valid_i_i_1_n_0;
  wire m_valid_i_reg_0;
  wire [13:0]out;
  wire p_1_in;
  wire s_axi_aclk;
  wire sig_btt_cntr0;
  wire [2:0]\sig_btt_cntr_dup_reg[13] ;
  wire sig_btt_eq_0;
  wire sig_btt_lteq_max_first_incr0_carry;
  wire sig_btt_lteq_max_first_incr0_carry_0;
  wire sig_btt_lteq_max_first_incr0_carry_1;
  wire sig_cmd_full;
  wire sig_eop_halt_xfer_reg;
  wire sig_eop_halt_xfer_reg_0;
  wire [1:0]sig_fifo_mssai;
  wire sig_inhibit_rdy_n;
  wire sig_sm_ld_dre_cmd;
  wire [1:0]sig_start_offset_un;
  wire [2:1]sig_stbgen_tstrb;
  wire [6:6]sig_tstrb_fifo_data_in;
  wire sig_tstrb_fifo_rdy;
  wire sig_tstrb_fifo_valid;
  wire sig_valid_fifo_ld12_out;
  wire slice_insert_valid;
  wire \storage_data[4]_i_1_n_0 ;
  wire \storage_data[5]_i_1_n_0 ;
  wire \storage_data[6]_i_2_n_0 ;
  wire \storage_data[6]_i_3_n_0 ;
  wire \storage_data[6]_i_4_n_0 ;

  FDRE \areset_d_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(\areset_d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \areset_d_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\areset_d_reg_n_0_[0] ),
        .Q(p_1_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000E200E200E2)) 
    ld_btt_cntr_reg2_i_1
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg1),
        .I3(sig_btt_cntr0),
        .I4(CO),
        .I5(sig_valid_fifo_ld12_out),
        .O(ld_btt_cntr_reg2_reg));
  LUT5 #(
    .INIT(32'h01110101)) 
    ld_btt_cntr_reg2_i_2
       (.I0(p_1_in),
        .I1(\areset_d_reg_n_0_[0] ),
        .I2(slice_insert_valid),
        .I3(m_valid_i_reg_0),
        .I4(sig_inhibit_rdy_n),
        .O(sig_tstrb_fifo_rdy));
  LUT6 #(
    .INIT(64'h000000EA00EA00EA)) 
    ld_btt_cntr_reg3_i_1
       (.I0(ld_btt_cntr_reg3),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_btt_cntr0),
        .I4(CO),
        .I5(sig_valid_fifo_ld12_out),
        .O(ld_btt_cntr_reg3_reg));
  LUT5 #(
    .INIT(32'h0000FF8A)) 
    m_valid_i_i_1
       (.I0(slice_insert_valid),
        .I1(m_valid_i_reg_0),
        .I2(sig_inhibit_rdy_n),
        .I3(sig_tstrb_fifo_valid),
        .I4(p_1_in),
        .O(m_valid_i_i_1_n_0));
  FDRE m_valid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1_n_0),
        .Q(slice_insert_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \sig_btt_cntr[13]_i_2 
       (.I0(sig_btt_eq_0),
        .I1(sig_valid_fifo_ld12_out),
        .I2(sig_cmd_full),
        .I3(sig_sm_ld_dre_cmd),
        .O(E));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_1
       (.I0(out[13]),
        .I1(out[12]),
        .O(\sig_btt_cntr_dup_reg[13] [2]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_2
       (.I0(out[11]),
        .I1(out[10]),
        .O(\sig_btt_cntr_dup_reg[13] [1]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_3
       (.I0(out[9]),
        .I1(out[8]),
        .O(\sig_btt_cntr_dup_reg[13] [0]));
  LUT3 #(
    .INIT(8'h10)) 
    sig_btt_lteq_max_first_incr0_carry_i_1
       (.I0(out[3]),
        .I1(out[2]),
        .I2(sig_btt_lteq_max_first_incr0_carry),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    sig_btt_lteq_max_first_incr0_carry_i_2
       (.I0(sig_btt_lteq_max_first_incr0_carry_0),
        .I1(out[0]),
        .I2(out[1]),
        .I3(sig_btt_lteq_max_first_incr0_carry_1),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_3
       (.I0(out[7]),
        .I1(out[6]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_4
       (.I0(out[5]),
        .I1(out[4]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h09)) 
    sig_btt_lteq_max_first_incr0_carry_i_5
       (.I0(sig_btt_lteq_max_first_incr0_carry),
        .I1(out[2]),
        .I2(out[3]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lteq_max_first_incr0_carry_i_6
       (.I0(sig_btt_lteq_max_first_incr0_carry_1),
        .I1(out[1]),
        .I2(sig_btt_lteq_max_first_incr0_carry_0),
        .I3(out[0]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hF4)) 
    sig_eop_halt_xfer_i_1
       (.I0(sig_valid_fifo_ld12_out),
        .I1(sig_eop_halt_xfer_reg_0),
        .I2(sig_btt_cntr0),
        .O(sig_eop_halt_xfer_reg));
  LUT2 #(
    .INIT(4'h1)) 
    \storage_data[0]_i_1 
       (.I0(sig_start_offset_un[1]),
        .I1(sig_start_offset_un[0]),
        .O(\I_SCATTER_STROBE_GEN/lsig_start_vect ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h5455)) 
    \storage_data[1]_i_1 
       (.I0(sig_start_offset_un[1]),
        .I1(sig_start_offset_un[0]),
        .I2(Q[1]),
        .I3(\storage_data[6]_i_2_n_0 ),
        .O(sig_stbgen_tstrb[1]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h0FC80FFF)) 
    \storage_data[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sig_start_offset_un[0]),
        .I3(sig_start_offset_un[1]),
        .I4(\storage_data[6]_i_2_n_0 ),
        .O(sig_stbgen_tstrb[2]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hEC88FFFF)) 
    \storage_data[3]_i_1 
       (.I0(sig_start_offset_un[0]),
        .I1(sig_start_offset_un[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\storage_data[6]_i_2_n_0 ),
        .O(\I_SCATTER_STROBE_GEN/lsig_end_vect ));
  LUT4 #(
    .INIT(16'hCFAA)) 
    \storage_data[4]_i_1 
       (.I0(in[4]),
        .I1(sig_fifo_mssai[0]),
        .I2(CO),
        .I3(sig_valid_fifo_ld12_out),
        .O(\storage_data[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCFAA)) 
    \storage_data[5]_i_1 
       (.I0(in[5]),
        .I1(sig_fifo_mssai[1]),
        .I2(CO),
        .I3(sig_valid_fifo_ld12_out),
        .O(\storage_data[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h04044CCC)) 
    \storage_data[6]_i_1 
       (.I0(sig_start_offset_un[0]),
        .I1(\storage_data[6]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(sig_start_offset_un[1]),
        .O(sig_tstrb_fifo_data_in));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \storage_data[6]_i_2 
       (.I0(\storage_data[6]_i_3_n_0 ),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(Q[10]),
        .I5(\storage_data[6]_i_4_n_0 ),
        .O(\storage_data[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \storage_data[6]_i_3 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(\storage_data[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \storage_data[6]_i_4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(\storage_data[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0002020200020002)) 
    \storage_data[8]_i_1 
       (.I0(sig_tstrb_fifo_valid),
        .I1(\areset_d_reg_n_0_[0] ),
        .I2(p_1_in),
        .I3(slice_insert_valid),
        .I4(m_valid_i_reg_0),
        .I5(sig_inhibit_rdy_n),
        .O(sig_valid_fifo_ld12_out));
  LUT3 #(
    .INIT(8'hF4)) 
    \storage_data[8]_i_2 
       (.I0(sig_btt_eq_0),
        .I1(ld_btt_cntr_reg3),
        .I2(ld_btt_cntr_reg2),
        .O(sig_tstrb_fifo_valid));
  FDRE \storage_data_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\I_SCATTER_STROBE_GEN/lsig_start_vect ),
        .Q(in[0]),
        .R(1'b0));
  FDRE \storage_data_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb[1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \storage_data_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb[2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \storage_data_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\I_SCATTER_STROBE_GEN/lsig_end_vect ),
        .Q(in[3]),
        .R(1'b0));
  FDRE \storage_data_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\storage_data[4]_i_1_n_0 ),
        .Q(in[4]),
        .R(1'b0));
  FDRE \storage_data_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\storage_data[5]_i_1_n_0 ),
        .Q(in[5]),
        .R(1'b0));
  FDRE \storage_data_reg[6] 
       (.C(s_axi_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in),
        .Q(in[6]),
        .R(1'b0));
  FDRE \storage_data_reg[8] 
       (.C(s_axi_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(CO),
        .Q(in[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wr_status_cntl" *) 
module mcu_axi_mcdma_0_0_axi_datamover_wr_status_cntl
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    FIFO_Full_reg,
    sig_halt_reg_dly1,
    sig_data2addr_stop_req,
    sig_wsc2stat_status_valid,
    sig_wdc_status_going_full,
    sig_init_done,
    sig_init_done_0,
    sig_inhibit_rdy_n,
    sig_wr_fifo,
    \sig_addr_posted_cntr_reg[3]_0 ,
    \sig_addr_posted_cntr_reg[3]_1 ,
    m_axi_s2mm_bready,
    s_axi_aclk,
    SR,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_halt_reg_reg_0,
    sig_stat2wsc_status_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    out,
    m_axi_s2mm_bvalid,
    sig_data2wsc_valid,
    sig_halt_cmplt_reg,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_bresp,
    in);
  output [17:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  output FIFO_Full_reg;
  output sig_halt_reg_dly1;
  output sig_data2addr_stop_req;
  output sig_wsc2stat_status_valid;
  output sig_wdc_status_going_full;
  output sig_init_done;
  output sig_init_done_0;
  output sig_inhibit_rdy_n;
  output sig_wr_fifo;
  output \sig_addr_posted_cntr_reg[3]_0 ;
  output \sig_addr_posted_cntr_reg[3]_1 ;
  output m_axi_s2mm_bready;
  input s_axi_aclk;
  input [0:0]SR;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input sig_halt_reg_reg_0;
  input sig_stat2wsc_status_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input out;
  input m_axi_s2mm_bvalid;
  input sig_data2wsc_valid;
  input sig_halt_cmplt_reg;
  input sig_addr2wsc_calc_error;
  input [1:0]m_axi_s2mm_bresp;
  input [16:0]in;

  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_28 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_5 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_6 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_8 ;
  wire [17:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire I_WRESP_STATUS_FIFO_n_1;
  wire I_WRESP_STATUS_FIFO_n_2;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire I_WRESP_STATUS_FIFO_n_4;
  wire I_WRESP_STATUS_FIFO_n_7;
  wire [0:0]SR;
  wire [16:0]in;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire p_2_out;
  wire p_4_out;
  wire p_5_out;
  wire s_axi_aclk;
  wire sig_addr2wsc_calc_error;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire [3:0]sig_addr_posted_cntr_reg;
  wire \sig_addr_posted_cntr_reg[3]_0 ;
  wire \sig_addr_posted_cntr_reg[3]_1 ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_data2addr_stop_req;
  wire sig_data2wsc_valid;
  wire [20:4]sig_dcntl_sfifo_out;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_rd_empty;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire [3:0]sig_wdc_statcnt_reg;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  mcu_axi_mcdma_0_0_axi_datamover_fifo__parameterized2 \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO 
       (.D({\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_5 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_6 }),
        .E(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_8 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg (sig_rd_empty),
        .\INFERRED_GEN.cnt_i_reg[3] (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27 ),
        .Q(sig_wdc_statcnt_reg),
        .SR(SR),
        .in(in),
        .out(sig_dcntl_sfifo_out),
        .p_4_out(p_4_out),
        .s_axi_aclk(s_axi_aclk),
        .sel(sig_wr_fifo),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_28 ),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_push_coelsc_reg(sig_push_coelsc_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[6]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [3]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10] 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[16]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [13]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11] 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[17]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [14]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12] 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[18]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [15]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13] 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[19]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [16]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[7]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [4]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[8]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [5]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[9]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [6]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4] 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[10]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [7]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5] 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[11]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [8]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6] 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[12]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [9]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7] 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[13]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [10]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8] 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[14]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [11]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9] 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[15]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [12]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_7),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[20]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [17]),
        .R(p_5_out));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .R(p_5_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_28 ),
        .Q(sig_coelsc_reg_empty),
        .S(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[5]),
        .Q(sig_wsc2stat_status_valid),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_2_out),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .R(p_5_out));
  mcu_axi_mcdma_0_0_axi_datamover_fifo__parameterized1 I_WRESP_STATUS_FIFO
       (.D({I_WRESP_STATUS_FIFO_n_1,I_WRESP_STATUS_FIFO_n_2,I_WRESP_STATUS_FIFO_n_3}),
        .E(I_WRESP_STATUS_FIFO_n_4),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_7),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (sig_dcntl_sfifo_out[4]),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2:1]),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27 ),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_rd_empty),
        .Q(sig_addr_posted_cntr_reg),
        .SR(SR),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .p_2_out(p_2_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr_reg[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(s_axi_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_4),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(s_axi_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_4),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(sig_addr_posted_cntr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(s_axi_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_4),
        .D(I_WRESP_STATUS_FIFO_n_2),
        .Q(sig_addr_posted_cntr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[3] 
       (.C(s_axi_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_4),
        .D(I_WRESP_STATUS_FIFO_n_1),
        .Q(sig_addr_posted_cntr_reg[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFAAFFAAFEAAFFAA)) 
    sig_halt_cmplt_i_2
       (.I0(sig_halt_cmplt_reg),
        .I1(sig_addr_posted_cntr_reg[3]),
        .I2(sig_addr_posted_cntr_reg[2]),
        .I3(sig_addr2wsc_calc_error),
        .I4(sig_addr_posted_cntr_reg[0]),
        .I5(sig_addr_posted_cntr_reg[1]),
        .O(\sig_addr_posted_cntr_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_halt_cmplt_i_3
       (.I0(sig_addr_posted_cntr_reg[3]),
        .I1(sig_addr_posted_cntr_reg[2]),
        .I2(sig_addr_posted_cntr_reg[0]),
        .I3(sig_addr_posted_cntr_reg[1]),
        .O(\sig_addr_posted_cntr_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_reg_0),
        .Q(sig_data2addr_stop_req),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt_reg[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_8 ),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_8 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_6 ),
        .Q(sig_wdc_statcnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_8 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_5 ),
        .Q(sig_wdc_statcnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_8 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4 ),
        .Q(sig_wdc_statcnt_reg[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    sig_wdc_status_going_full_i_1__0
       (.I0(sig_wdc_statcnt_reg[3]),
        .I1(sig_wdc_statcnt_reg[2]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wrdata_cntl" *) 
module mcu_axi_mcdma_0_0_axi_datamover_wrdata_cntl
   (sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    FIFO_Full_reg,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_data2wsc_valid,
    in,
    lsig_eop_reg,
    sig_halt_reg_dly3_reg_0,
    sig_dqual_reg_full_reg_0,
    sig_s_ready_out_reg,
    sig_halt_reg_dly3_reg_1,
    sig_halt_reg_dly3_reg_2,
    sig_first_dbeat_reg_0,
    Q,
    sig_single_dbeat_reg_0,
    sig_sready_stop_reg_reg,
    sig_data2skid_wlast,
    sig_last_skid_mux_out,
    SR,
    sig_halt_reg_dly1,
    s_axi_aclk,
    sig_init_done_reg,
    \GEN_INDET_BTT.lsig_eop_reg_reg_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_ready_dup_reg,
    sig_s_ready_dup_reg_0,
    p_11_out,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_wdc_status_going_full,
    out,
    sig_data2addr_stop_req,
    sig_dqual_reg_empty_reg_0,
    \sig_addr_posted_cntr_reg[2]_0 ,
    \sig_strb_skid_reg_reg[3] ,
    sig_wr_fifo,
    sig_push_to_wsc_reg_0,
    sig_inhibit_rdy_n_0,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ,
    sig_ibtt2wdc_tlast,
    sig_last_reg_out_reg,
    sig_last_skid_reg,
    sig_next_calc_error_reg_reg_0,
    E);
  output sig_halt_reg_dly2;
  output sig_halt_reg_dly3;
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output sig_data2wsc_valid;
  output [16:0]in;
  output lsig_eop_reg;
  output sig_halt_reg_dly3_reg_0;
  output sig_dqual_reg_full_reg_0;
  output sig_s_ready_out_reg;
  output sig_halt_reg_dly3_reg_1;
  output sig_halt_reg_dly3_reg_2;
  output [3:0]sig_first_dbeat_reg_0;
  output [3:0]Q;
  output sig_single_dbeat_reg_0;
  output sig_sready_stop_reg_reg;
  output sig_data2skid_wlast;
  output sig_last_skid_mux_out;
  input [0:0]SR;
  input sig_halt_reg_dly1;
  input s_axi_aclk;
  input sig_init_done_reg;
  input \GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_ready_dup_reg;
  input sig_s_ready_dup_reg_0;
  input p_11_out;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input sig_wdc_status_going_full;
  input out;
  input sig_data2addr_stop_req;
  input sig_dqual_reg_empty_reg_0;
  input \sig_addr_posted_cntr_reg[2]_0 ;
  input [3:0]\sig_strb_skid_reg_reg[3] ;
  input sig_wr_fifo;
  input sig_push_to_wsc_reg_0;
  input sig_inhibit_rdy_n_0;
  input [2:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ;
  input sig_ibtt2wdc_tlast;
  input sig_last_reg_out_reg;
  input sig_last_skid_reg;
  input [6:0]sig_next_calc_error_reg_reg_0;
  input [0:0]E;

  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[13]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[13]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_7_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_8_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_7 ;
  wire [2:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 ;
  wire \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [16:0]in;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire out;
  wire [2:2]p_0_out;
  wire p_11_out;
  wire [7:0]p_1_in;
  wire s_axi_aclk;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire sig_clr_dqual_reg;
  wire [26:24]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2skid_wlast;
  wire sig_data2wsc_calc_err_i_1_n_0;
  wire sig_data2wsc_cmd_cmplt_i_1__0_n_0;
  wire sig_data2wsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[5]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3__0_n_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg_0;
  wire [3:0]sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_n_0;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_dly3_reg_0;
  wire sig_halt_reg_dly3_reg_1;
  wire sig_halt_reg_dly3_reg_2;
  wire sig_ibtt2wdc_tlast;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat_i_2_n_0;
  wire sig_last_dbeat_i_4_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_reg_out_i_2_n_0;
  wire sig_last_reg_out_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_3__0_n_0;
  wire [6:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1__0_n_0;
  wire sig_push_to_wsc_i_1__0_n_0;
  wire sig_push_to_wsc_reg_0;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_dup_reg_0;
  wire sig_s_ready_out_reg;
  wire sig_single_dbeat_reg_0;
  wire sig_single_dbeat_reg_n_0;
  wire sig_sready_stop_reg_reg;
  wire sig_stat2wsc_status_ready;
  wire [3:0]\sig_strb_skid_reg_reg[3] ;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;
  wire [3:1]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_O_UNCONNECTED ;

  mcu_axi_mcdma_0_0_axi_datamover_fifo__parameterized6 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({p_0_out,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 }),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .Q(sig_dbeat_cntr),
        .SR(SR),
        .out(sig_cmd_fifo_data_out),
        .p_11_out(p_11_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(sig_clr_dqual_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr[5]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[6] (p_1_in),
        .\sig_dbeat_cntr_reg[6]_0 (sig_last_reg_out_i_2_n_0),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(out),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full_reg_0),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_n_0),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat_reg(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .sig_last_dbeat_reg_0(sig_last_dbeat_i_2_n_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_n_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg_0),
        .sig_next_cmd_cmplt_reg_reg(sig_next_calc_error_reg_i_3__0_n_0),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_s_ready_dup_i_2__0(\sig_addr_posted_cntr_reg[2]_0 ),
        .sig_single_dbeat_reg(sig_single_dbeat_reg_n_0),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  LUT4 #(
    .INIT(16'hF700)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2 
       (.I0(lsig_end_of_cmd_reg),
        .I1(out),
        .I2(sig_s_ready_out_reg),
        .I3(in[13]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF700)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3 
       (.I0(lsig_end_of_cmd_reg),
        .I1(out),
        .I2(sig_s_ready_out_reg),
        .I3(in[12]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF700)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4 
       (.I0(lsig_end_of_cmd_reg),
        .I1(out),
        .I2(sig_s_ready_out_reg),
        .I3(in[11]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF700)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5 
       (.I0(lsig_end_of_cmd_reg),
        .I1(out),
        .I2(sig_s_ready_out_reg),
        .I3(in[10]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_1 
       (.I0(lsig_end_of_cmd_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF700)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_4 
       (.I0(lsig_end_of_cmd_reg),
        .I1(out),
        .I2(sig_s_ready_out_reg),
        .I3(in[15]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF700)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_5 
       (.I0(lsig_end_of_cmd_reg),
        .I1(out),
        .I2(sig_s_ready_out_reg),
        .I3(in[14]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF700)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2 
       (.I0(lsig_end_of_cmd_reg),
        .I1(out),
        .I2(sig_s_ready_out_reg),
        .I3(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [2]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF700)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3 
       (.I0(lsig_end_of_cmd_reg),
        .I1(out),
        .I2(sig_s_ready_out_reg),
        .I3(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [1]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF700)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4 
       (.I0(lsig_end_of_cmd_reg),
        .I1(out),
        .I2(sig_s_ready_out_reg),
        .I3(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [0]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF700)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5 
       (.I0(lsig_end_of_cmd_reg),
        .I1(out),
        .I2(sig_s_ready_out_reg),
        .I3(in[5]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h08FFF700)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_6 
       (.I0(lsig_end_of_cmd_reg),
        .I1(out),
        .I2(sig_s_ready_out_reg),
        .I3(in[4]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [2]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h08FFF700)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_7 
       (.I0(lsig_end_of_cmd_reg),
        .I1(out),
        .I2(sig_s_ready_out_reg),
        .I3(in[3]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [1]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h08FFF700)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_8 
       (.I0(lsig_end_of_cmd_reg),
        .I1(out),
        .I2(sig_s_ready_out_reg),
        .I3(in[2]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [0]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8AFF)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 
       (.I0(lsig_end_of_cmd_reg),
        .I1(sig_s_ready_out_reg),
        .I2(out),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF700)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3 
       (.I0(lsig_end_of_cmd_reg),
        .I1(out),
        .I2(sig_s_ready_out_reg),
        .I3(in[9]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF700)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4 
       (.I0(lsig_end_of_cmd_reg),
        .I1(out),
        .I2(sig_s_ready_out_reg),
        .I3(in[8]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF700)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5 
       (.I0(lsig_end_of_cmd_reg),
        .I1(out),
        .I2(sig_s_ready_out_reg),
        .I3(in[7]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF700)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6 
       (.I0(lsig_end_of_cmd_reg),
        .I1(out),
        .I2(sig_s_ready_out_reg),
        .I3(in[6]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_7 ),
        .Q(in[2]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ),
        .Q(in[12]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ),
        .Q(in[13]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_7 ),
        .Q(in[14]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_6 ),
        .Q(in[15]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ),
        .CO({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_CO_UNCONNECTED [3:1],\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_O_UNCONNECTED [3:2],\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_7 }),
        .S({1'b0,1'b0,\GEN_INDET_BTT.lsig_byte_cntr[13]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_6 ),
        .Q(in[3]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_5 ),
        .Q(in[4]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_4 ),
        .Q(in[5]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0 }),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_6_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_7_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 ),
        .Q(in[6]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ),
        .Q(in[7]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ),
        .Q(in[8]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ),
        .Q(in[9]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_0 ),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 ),
        .Q(in[10]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ),
        .Q(in[11]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDDD2000)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1 
       (.I0(out),
        .I1(sig_s_ready_out_reg),
        .I2(sig_next_cmd_cmplt_reg),
        .I3(sig_ibtt2wdc_tlast),
        .I4(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ),
        .Q(lsig_end_of_cmd_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_eop_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg_0 ),
        .Q(lsig_eop_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[5][0]_srl6_i_1 
       (.I0(lsig_eop_reg),
        .I1(sig_next_calc_error_reg),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hD9996664)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(\sig_addr_posted_cntr_reg[2]_0 ),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC98E6CC)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(\sig_addr_posted_cntr_reg[2]_0 ),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hF0E0F8F0)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(\sig_addr_posted_cntr_reg[2]_0 ),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'hC000C0A0C0C0C0C0)) 
    sig_data2wsc_calc_err_i_1
       (.I0(in[0]),
        .I1(sig_next_calc_error_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_push_err2wsc),
        .I4(sig_wr_fifo),
        .I5(sig_next_calc_error_reg_i_3__0_n_0),
        .O(sig_data2wsc_calc_err_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_calc_err_i_1_n_0),
        .Q(in[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC000C0A0C0C0C0C0)) 
    sig_data2wsc_cmd_cmplt_i_1__0
       (.I0(in[1]),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_push_err2wsc),
        .I4(sig_wr_fifo),
        .I5(sig_next_calc_error_reg_i_3__0_n_0),
        .O(sig_data2wsc_cmd_cmplt_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_cmd_cmplt_i_1__0_n_0),
        .Q(in[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr[3]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[2]),
        .I4(sig_dbeat_cntr[4]),
        .O(\sig_dbeat_cntr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hFF01FFFF)) 
    \sig_dbeat_cntr[7]_i_3__0 
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_last_reg_out_i_2_n_0),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dqual_reg_full_reg_0),
        .I4(sig_dqual_reg_empty_reg_0),
        .O(\sig_dbeat_cntr[7]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(s_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .D(p_1_in[0]),
        .Q(sig_dbeat_cntr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(s_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .D(p_1_in[1]),
        .Q(sig_dbeat_cntr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .D(p_1_in[2]),
        .Q(sig_dbeat_cntr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .D(p_1_in[3]),
        .Q(sig_dbeat_cntr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(s_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .D(p_1_in[4]),
        .Q(sig_dbeat_cntr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .D(p_1_in[5]),
        .Q(sig_dbeat_cntr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(s_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .D(p_1_in[6]),
        .Q(sig_dbeat_cntr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(s_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .D(p_1_in[7]),
        .Q(sig_dbeat_cntr[7]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(s_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(s_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F7F7F7F7F7F7F77)) 
    sig_halt_cmplt_i_4
       (.I0(sig_halt_reg_dly3),
        .I1(sig_data2addr_stop_req),
        .I2(sig_next_calc_error_reg),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[1]),
        .I5(sig_addr_posted_cntr[2]),
        .O(sig_halt_reg_dly3_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(SR));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    sig_last_dbeat_i_2
       (.I0(sig_dqual_reg_full_reg_0),
        .I1(sig_dqual_reg_empty_reg_0),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_dbeat_cntr[1]),
        .I4(sig_dbeat_cntr[0]),
        .I5(sig_last_dbeat_i_4_n_0),
        .O(sig_last_dbeat_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    sig_last_dbeat_i_4
       (.I0(sig_dbeat_cntr[3]),
        .I1(sig_dbeat_cntr[4]),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[6]),
        .I4(sig_dbeat_cntr[7]),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_last_dbeat_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_last_mmap_dbeat_reg_i_1__0
       (.I0(sig_next_calc_error_reg_i_3__0_n_0),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    sig_last_reg_out_i_1__2
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_last_reg_out_i_2_n_0),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dqual_reg_full),
        .I4(sig_last_reg_out_reg),
        .I5(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_last_reg_out_i_2
       (.I0(sig_dbeat_cntr[4]),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[1]),
        .I4(sig_dbeat_cntr[3]),
        .I5(sig_dbeat_cntr[5]),
        .O(sig_last_reg_out_i_2_n_0));
  LUT4 #(
    .INIT(16'h0100)) 
    sig_last_skid_reg_i_1__0
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_last_reg_out_i_2_n_0),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dqual_reg_full),
        .O(sig_data2skid_wlast));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    sig_m_valid_dup_i_4
       (.I0(sig_halt_reg_dly3),
        .I1(sig_halt_reg_dly2),
        .O(sig_halt_reg_dly3_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    sig_next_calc_error_reg_i_3__0
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_last_reg_out_i_2_n_0),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dqual_reg_full_reg_0),
        .I4(sig_dqual_reg_empty_reg_0),
        .O(sig_next_calc_error_reg_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_calc_error_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_sequential_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(Q[0]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .Q(Q[1]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out),
        .Q(Q[2]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b1),
        .Q(Q[3]),
        .R(sig_clr_dqual_reg));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_push_err2wsc_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_push_err2wsc),
        .I2(sig_ld_new_cmd_reg),
        .I3(sig_next_calc_error_reg),
        .O(sig_push_err2wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1__0_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8AA8888AAAAAAAA)) 
    sig_push_to_wsc_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_push_err2wsc),
        .I2(sig_push_to_wsc_reg_0),
        .I3(sig_inhibit_rdy_n_0),
        .I4(sig_data2wsc_valid),
        .I5(sig_next_calc_error_reg_i_3__0_n_0),
        .O(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_push_to_wsc_i_1__0_n_0),
        .Q(sig_data2wsc_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h00B00000)) 
    sig_s_ready_dup_i_1
       (.I0(sig_halt_reg_dly3),
        .I1(sig_halt_reg_dly2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_s_ready_dup_reg),
        .I4(sig_s_ready_dup_reg_0),
        .O(sig_halt_reg_dly3_reg_0));
  LUT5 #(
    .INIT(32'h33333133)) 
    sig_s_ready_dup_i_2__0
       (.I0(sig_dqual_reg_empty_reg_0),
        .I1(sig_data2addr_stop_req),
        .I2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .O(sig_s_ready_out_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_single_dbeat_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .Q(sig_single_dbeat_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    sig_sready_stop_reg_i_1
       (.I0(sig_s_ready_dup_reg),
        .I1(sig_halt_reg_dly2),
        .I2(sig_halt_reg_dly3),
        .O(sig_sready_stop_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_strb_reg_out[3]_i_3 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .O(sig_single_dbeat_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hF1FFF100)) 
    \sig_strb_skid_reg[0]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(Q[0]),
        .I3(sig_data2addr_stop_req),
        .I4(\sig_strb_skid_reg_reg[3] [0]),
        .O(sig_first_dbeat_reg_0[0]));
  LUT5 #(
    .INIT(32'hF1FFF100)) 
    \sig_strb_skid_reg[1]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(Q[1]),
        .I3(sig_data2addr_stop_req),
        .I4(\sig_strb_skid_reg_reg[3] [1]),
        .O(sig_first_dbeat_reg_0[1]));
  LUT5 #(
    .INIT(32'hF1FFF100)) 
    \sig_strb_skid_reg[2]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(Q[2]),
        .I3(sig_data2addr_stop_req),
        .I4(\sig_strb_skid_reg_reg[3] [2]),
        .O(sig_first_dbeat_reg_0[2]));
  LUT5 #(
    .INIT(32'hF1FFF100)) 
    \sig_strb_skid_reg[3]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(Q[3]),
        .I3(sig_data2addr_stop_req),
        .I4(\sig_strb_skid_reg_reg[3] [3]),
        .O(sig_first_dbeat_reg_0[3]));
endmodule

(* C_DLYTMR_RESOLUTION = "125" *) (* C_ENABLE_SINGLE_INTR = "0" *) (* C_FAMILY = "artix7" *) 
(* C_GROUP1_MM2S = "0000000000000000" *) (* C_GROUP1_S2MM = "0000000000000001" *) (* C_GROUP2_MM2S = "0000000000000000" *) 
(* C_GROUP2_S2MM = "0000000000000000" *) (* C_GROUP3_MM2S = "0000000000000000" *) (* C_GROUP3_S2MM = "0000000000000000" *) 
(* C_GROUP4_MM2S = "0000000000000000" *) (* C_GROUP4_S2MM = "0000000000000000" *) (* C_GROUP5_MM2S = "0000000000000000" *) 
(* C_GROUP5_S2MM = "0000000000000000" *) (* C_GROUP6_MM2S = "0000000000000000" *) (* C_GROUP6_S2MM = "0000000000000000" *) 
(* C_INCLUDE_MM2S = "0" *) (* C_INCLUDE_MM2S_DRE = "0" *) (* C_INCLUDE_MM2S_SF = "1" *) 
(* C_INCLUDE_S2MM = "1" *) (* C_INCLUDE_S2MM_DRE = "0" *) (* C_INCLUDE_S2MM_SF = "1" *) 
(* C_INCLUDE_SG = "1" *) (* C_INSTANCE = "axi_mcdma" *) (* C_MM2S_BURST_SIZE = "16" *) 
(* C_MM2S_SCHEDULER = "2" *) (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) (* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) 
(* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) (* C_M_AXI_MM2S_DATA_WIDTH = "32" *) (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
(* C_M_AXI_S2MM_DATA_WIDTH = "32" *) (* C_M_AXI_SG_ADDR_WIDTH = "32" *) (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
(* C_NUM_MM2S_CHANNELS = "1" *) (* C_NUM_S2MM_CHANNELS = "1" *) (* C_PRMRY_IS_ACLK_ASYNC = "0" *) 
(* C_S2MM_BURST_SIZE = "2" *) (* C_SG_INCLUDE_STSCNTRL_STRM = "0" *) (* C_SG_LENGTH_WIDTH = "14" *) 
(* C_SG_USE_STSAPP_LENGTH = "0" *) (* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
(* C_S_AXI_LITE_ADDR_WIDTH = "12" *) (* C_S_AXI_LITE_DATA_WIDTH = "32" *) (* ORIG_REF_NAME = "axi_mcdma" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module mcu_axi_mcdma_0_0_axi_mcdma
   (s_axi_lite_aclk,
    s_axi_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axi_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_awuser,
    m_axi_sg_awvalid,
    m_axi_sg_awready,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_wvalid,
    m_axi_sg_wready,
    m_axi_sg_bresp,
    m_axi_sg_bvalid,
    m_axi_sg_bready,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_aruser,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_aruser,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tid,
    m_axis_mm2s_tdest,
    mm2s_cntrl_reset_out_n,
    m_axis_mm2s_cntrl_tdata,
    m_axis_mm2s_cntrl_tkeep,
    m_axis_mm2s_cntrl_tvalid,
    m_axis_mm2s_cntrl_tready,
    m_axis_mm2s_cntrl_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awuser,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tid,
    s_axis_s2mm_tdest,
    s2mm_sts_reset_out_n,
    s_axis_s2mm_sts_tdata,
    s_axis_s2mm_sts_tkeep,
    s_axis_s2mm_sts_tvalid,
    s_axis_s2mm_sts_tready,
    s_axis_s2mm_sts_tlast,
    mm2s_introut,
    mm2s_ch1_introut,
    mm2s_ch2_introut,
    mm2s_ch3_introut,
    mm2s_ch4_introut,
    mm2s_ch5_introut,
    mm2s_ch6_introut,
    mm2s_ch7_introut,
    mm2s_ch8_introut,
    mm2s_ch9_introut,
    mm2s_ch10_introut,
    mm2s_ch11_introut,
    mm2s_ch12_introut,
    mm2s_ch13_introut,
    mm2s_ch14_introut,
    mm2s_ch15_introut,
    mm2s_ch16_introut,
    s2mm_introut,
    s2mm_ch1_introut,
    s2mm_ch2_introut,
    s2mm_ch3_introut,
    s2mm_ch4_introut,
    s2mm_ch5_introut,
    s2mm_ch6_introut,
    s2mm_ch7_introut,
    s2mm_ch8_introut,
    s2mm_ch9_introut,
    s2mm_ch10_introut,
    s2mm_ch11_introut,
    s2mm_ch12_introut,
    s2mm_ch13_introut,
    s2mm_ch14_introut,
    s2mm_ch15_introut,
    s2mm_ch16_introut,
    axi_mcdma_tstvec,
    axi_mcdma_tstvec_s2mm_eof,
    axi_mcdma_tstvec_s2mm_sof,
    axi_mcdma_tstvec_mm2s_eof,
    axi_mcdma_tstvec_mm2s_sof,
    axi_mcdma_tstvec_s2mm_ioc,
    axi_mcdma_tstvec_mm2s_ioc);
  input s_axi_lite_aclk;
  input s_axi_aclk;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [11:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [11:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [2:0]m_axi_sg_awprot;
  output [3:0]m_axi_sg_awcache;
  output [3:0]m_axi_sg_awuser;
  output m_axi_sg_awvalid;
  input m_axi_sg_awready;
  output [31:0]m_axi_sg_wdata;
  output [3:0]m_axi_sg_wstrb;
  output m_axi_sg_wlast;
  output m_axi_sg_wvalid;
  input m_axi_sg_wready;
  input [1:0]m_axi_sg_bresp;
  input m_axi_sg_bvalid;
  output m_axi_sg_bready;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output [3:0]m_axi_sg_aruser;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output [3:0]m_axi_mm2s_aruser;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [15:0]m_axis_mm2s_tuser;
  output [7:0]m_axis_mm2s_tid;
  output [3:0]m_axis_mm2s_tdest;
  output mm2s_cntrl_reset_out_n;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [3:0]m_axis_mm2s_cntrl_tkeep;
  output m_axis_mm2s_cntrl_tvalid;
  input m_axis_mm2s_cntrl_tready;
  output m_axis_mm2s_cntrl_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output [3:0]m_axi_s2mm_awuser;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [31:0]s_axis_s2mm_tdata;
  input [3:0]s_axis_s2mm_tkeep;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  input [15:0]s_axis_s2mm_tuser;
  input [7:0]s_axis_s2mm_tid;
  input [3:0]s_axis_s2mm_tdest;
  output s2mm_sts_reset_out_n;
  input [31:0]s_axis_s2mm_sts_tdata;
  input [3:0]s_axis_s2mm_sts_tkeep;
  input s_axis_s2mm_sts_tvalid;
  output s_axis_s2mm_sts_tready;
  input s_axis_s2mm_sts_tlast;
  output mm2s_introut;
  output mm2s_ch1_introut;
  output mm2s_ch2_introut;
  output mm2s_ch3_introut;
  output mm2s_ch4_introut;
  output mm2s_ch5_introut;
  output mm2s_ch6_introut;
  output mm2s_ch7_introut;
  output mm2s_ch8_introut;
  output mm2s_ch9_introut;
  output mm2s_ch10_introut;
  output mm2s_ch11_introut;
  output mm2s_ch12_introut;
  output mm2s_ch13_introut;
  output mm2s_ch14_introut;
  output mm2s_ch15_introut;
  output mm2s_ch16_introut;
  output s2mm_introut;
  output s2mm_ch1_introut;
  output s2mm_ch2_introut;
  output s2mm_ch3_introut;
  output s2mm_ch4_introut;
  output s2mm_ch5_introut;
  output s2mm_ch6_introut;
  output s2mm_ch7_introut;
  output s2mm_ch8_introut;
  output s2mm_ch9_introut;
  output s2mm_ch10_introut;
  output s2mm_ch11_introut;
  output s2mm_ch12_introut;
  output s2mm_ch13_introut;
  output s2mm_ch14_introut;
  output s2mm_ch15_introut;
  output s2mm_ch16_introut;
  output [31:0]axi_mcdma_tstvec;
  output [15:0]axi_mcdma_tstvec_s2mm_eof;
  output [15:0]axi_mcdma_tstvec_s2mm_sof;
  output [15:0]axi_mcdma_tstvec_mm2s_eof;
  output [15:0]axi_mcdma_tstvec_mm2s_sof;
  output [15:0]axi_mcdma_tstvec_s2mm_ioc;
  output [15:0]axi_mcdma_tstvec_mm2s_ioc;

  wire \<const0> ;
  wire \<const1> ;
  wire FIFO_Full;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_0_in ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to2 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_wren ;
  wire \GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[0].I_AXI_SG_INTRPT_CH2/ch_delay_cnt_en ;
  wire \GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[0].I_AXI_SG_INTRPT_CH2/ch_delay_zero__6 ;
  wire \GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[0].I_AXI_SG_INTRPT_CH2/ch_thresh_count1__1 ;
  wire \GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[0].I_AXI_SG_INTRPT_CH2/p_4_out ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/read_count0 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_received_d1 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/fifo_rden_tid ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/fifo_rden_tuser ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/fifo_rst ;
  wire [15:0]\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/p_1_in ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/p_1_out ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_slast_with_stop ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_stop_request ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/dma_decerr ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/dma_interr ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/dma_slverr ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/error_d1_other ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/sg_decerr ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/sg_ftch_error0 ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/sg_interr ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/sg_slverr ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/sg_updt_error0 ;
  wire [0:0]\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER/dma_ch_serviced_i ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER/sg_ftch_error ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER/sg_ftch_error0 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER/sg_updt_error ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_176 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_194 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_199 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_200 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_203 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_204 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_206 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_207 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_208 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_209 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_210 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_211 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_212 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_213 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_214 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_215 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_216 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_217 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO_n_1 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO_n_2 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_10 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_104 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_11 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_12 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_13 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_14 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_15 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_16 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_17 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_18 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_19 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_20 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_21 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_22 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_23 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_24 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_25 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_26 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_27 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_28 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_29 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_30 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_31 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_32 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_33 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_34 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_35 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_36 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_37 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_38 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_39 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_40 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_42 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_43 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_44 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_45 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_46 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_47 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_48 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_49 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_50 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_51 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_52 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_53 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_54 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_55 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_56 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_57 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_58 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_59 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_60 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_61 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_62 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_63 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_64 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_65 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_66 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_67 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_68 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_69 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_71 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_72 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_73 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_74 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_75 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_76 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_77 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_78 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_79 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_80 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_81 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_82 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_83 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_84 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_85 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_86 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_87 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_88 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_89 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_9 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_90 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_91 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_92 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_93 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_94 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_95 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_96 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_97 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_98 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_99 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_108 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_109 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_110 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_111 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_112 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_113 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_114 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_115 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_116 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_117 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_118 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_119 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_120 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_121 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_122 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_123 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_124 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_125 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_126 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_127 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_128 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_129 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_130 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_131 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_132 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_133 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_134 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_135 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_137 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_139 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_24 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_58 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_59 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_69 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_72 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_0 ;
  wire [25:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg ;
  wire I_AXI_DMA_REG_MODULE_n_32;
  wire I_AXI_DMA_REG_MODULE_n_46;
  wire I_AXI_DMA_REG_MODULE_n_47;
  wire I_AXI_DMA_REG_MODULE_n_48;
  wire I_AXI_DMA_REG_MODULE_n_49;
  wire I_AXI_DMA_REG_MODULE_n_50;
  wire I_AXI_DMA_REG_MODULE_n_51;
  wire I_AXI_DMA_REG_MODULE_n_52;
  wire I_AXI_DMA_REG_MODULE_n_53;
  wire I_AXI_DMA_REG_MODULE_n_54;
  wire I_AXI_DMA_REG_MODULE_n_56;
  wire I_AXI_DMA_REG_MODULE_n_59;
  wire I_AXI_DMA_REG_MODULE_n_63;
  wire I_AXI_DMA_REG_MODULE_n_71;
  wire I_AXI_DMA_REG_MODULE_n_73;
  wire I_AXI_DMA_REG_MODULE_n_74;
  wire [0:0]\I_COMMON_REGISTER/s2mm_gr_1_int ;
  wire I_PRMRY_DATAMOVER_n_12;
  wire I_PRMRY_DATAMOVER_n_33;
  wire I_PRMRY_DATAMOVER_n_34;
  wire I_PRMRY_DATAMOVER_n_35;
  wire I_PRMRY_DATAMOVER_n_36;
  wire I_PRMRY_DATAMOVER_n_37;
  wire I_PRMRY_DATAMOVER_n_38;
  wire I_PRMRY_DATAMOVER_n_39;
  wire I_PRMRY_DATAMOVER_n_40;
  wire I_PRMRY_DATAMOVER_n_41;
  wire I_PRMRY_DATAMOVER_n_42;
  wire I_PRMRY_DATAMOVER_n_43;
  wire I_PRMRY_DATAMOVER_n_44;
  wire I_PRMRY_DATAMOVER_n_45;
  wire I_PRMRY_DATAMOVER_n_46;
  wire I_PRMRY_DATAMOVER_n_47;
  wire I_RST_MODULE_n_14;
  wire I_RST_MODULE_n_15;
  wire I_RST_MODULE_n_18;
  wire I_RST_MODULE_n_19;
  wire I_RST_MODULE_n_20;
  wire \I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[0].I_CH_FTCH_FIFO/CH_BMG_CTRL/bmg_count ;
  wire [4:4]\I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[0].I_CH_FTCH_FIFO/CH_BMG_CTRL/bmg_count_reg ;
  wire \I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[0].I_CH_FTCH_FIFO/CH_BMG_CTRL/rdaddr_int0 ;
  wire [4:4]\I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/intg ;
  wire [0:0]\I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/queue_rden ;
  wire [0:0]\I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/queue_sinit ;
  wire [0:0]\I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/queue_wren ;
  wire [7:0]L;
  wire \SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg ;
  wire [15:0]\SYNC_CLOCKS_INTR.CHANNEL_STAT[0].CH_STAT/DROP_COUNT.CCHANNEL.channel_drp_cnt_reg ;
  wire [31:0]\SYNC_CLOCKS_INTR.COMMON_STAT/DROP_COUNT.COMMON.total_drp_cnt_reg ;
  wire all_is_idle_d1_i_14_n_0;
  wire all_is_idle_d1_i_15_n_0;
  wire all_is_idle_d1_i_26_n_0;
  wire all_is_idle_d1_i_27_n_0;
  wire all_is_idle_d1_i_28_n_0;
  wire all_is_idle_d1_i_29_n_0;
  wire all_is_idle_d1_i_30_n_0;
  wire all_is_idle_d1_i_31_n_0;
  wire all_is_idle_d1_i_32_n_0;
  wire all_is_idle_d1_i_33_n_0;
  wire all_is_idle_d1_i_44_n_0;
  wire all_is_idle_d1_i_45_n_0;
  wire all_is_idle_d1_i_46_n_0;
  wire all_is_idle_d1_i_47_n_0;
  wire all_is_idle_d1_i_48_n_0;
  wire all_is_idle_d1_i_49_n_0;
  wire all_is_idle_d1_i_50_n_0;
  wire all_is_idle_d1_i_51_n_0;
  wire all_is_idle_d1_i_60_n_0;
  wire all_is_idle_d1_i_61_n_0;
  wire all_is_idle_d1_i_62_n_0;
  wire all_is_idle_d1_i_63_n_0;
  wire all_is_idle_d1_i_64_n_0;
  wire all_is_idle_d1_i_65_n_0;
  wire all_is_idle_d1_i_66_n_0;
  wire all_is_idle_d1_i_67_n_0;
  wire all_is_idle_d1_reg_i_13_n_0;
  wire all_is_idle_d1_reg_i_13_n_1;
  wire all_is_idle_d1_reg_i_13_n_2;
  wire all_is_idle_d1_reg_i_13_n_3;
  wire all_is_idle_d1_reg_i_25_n_0;
  wire all_is_idle_d1_reg_i_25_n_1;
  wire all_is_idle_d1_reg_i_25_n_2;
  wire all_is_idle_d1_reg_i_25_n_3;
  wire all_is_idle_d1_reg_i_43_n_0;
  wire all_is_idle_d1_reg_i_43_n_1;
  wire all_is_idle_d1_reg_i_43_n_2;
  wire all_is_idle_d1_reg_i_43_n_3;
  wire axi_lite_reset_n;
  wire [3:2]\^axi_mcdma_tstvec ;
  wire [15:0]axi_mcdma_tstvec_s2mm_eof;
  wire [0:0]\^axi_mcdma_tstvec_s2mm_ioc ;
  wire [15:0]axi_mcdma_tstvec_s2mm_sof;
  wire axi_resetn;
  wire axis_buffer_empty;
  wire axis_buffer_read;
  wire btt_calc_fifo_empty;
  wire [25:0]byte_counter;
  wire capture;
  wire [15:1]ch_s2mm_updt_channel_id;
  wire cmd_btt_valid_int;
  wire dm_m_axi_sg_aresetn;
  wire [0:0]dma_ch_ser_i;
  wire [0:0]dma_ch_serviced;
  wire dma_s2mm_error;
  wire drop_tready;
  wire eof_detected_int;
  wire fetch_more_int2;
  wire fetch_more_int224_in;
  wire fifo_rst;
  wire idle;
  wire m_axi_s2mm_aresetn;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [3:0]m_axi_s2mm_awcache;
  wire [1:0]\^m_axi_s2mm_awlen ;
  wire m_axi_s2mm_awready;
  wire [1:1]\^m_axi_s2mm_awsize ;
  wire [3:0]m_axi_s2mm_awuser;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire [31:6]\^m_axi_sg_araddr ;
  wire [0:0]\^m_axi_sg_arburst ;
  wire [3:0]m_axi_sg_arcache;
  wire m_axi_sg_aresetn;
  wire [2:2]\^m_axi_sg_arlen ;
  wire m_axi_sg_arready;
  wire [3:0]m_axi_sg_aruser;
  wire m_axi_sg_arvalid;
  wire [31:2]\^m_axi_sg_awaddr ;
  wire [3:0]m_axi_sg_awcache;
  wire [0:0]\^m_axi_sg_awlen ;
  wire m_axi_sg_awready;
  wire [1:1]\^m_axi_sg_awsize ;
  wire [3:0]m_axi_sg_awuser;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_hrdresetn;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]\^m_axi_sg_wdata ;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [0:0]\^m_axi_sg_wstrb ;
  wire m_axi_sg_wvalid;
  wire [0:0]m_axis_s2mm_ftch_id;
  wire m_axis_s2mm_ftch_tready;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire p_0_in;
  wire p_0_in3_in;
  wire [31:0]p_10_out;
  wire p_19_out;
  wire [6:0]p_19_out_1;
  wire [15:0]p_1_in;
  wire [592:326]p_1_out;
  wire [0:0]p_2_in;
  wire p_2_in__0;
  wire [31:6]p_2_out;
  wire p_33_out;
  wire p_34_out;
  wire p_35_out;
  wire p_37_out;
  wire p_66_out;
  wire p_70_out;
  wire p_73_out;
  wire p_79_out;
  wire p_81_out;
  wire p_9_out;
  wire p_9_out_0;
  wire ptr2_queue_full;
  wire s2mm_all_idle;
  wire [0:0]s2mm_axis_channel;
  wire s2mm_ch1_introut;
  wire [31:0]s2mm_ch_curdesc;
  wire [0:0]s2mm_ch_dly_irq_set;
  wire [31:0]s2mm_ch_dmacr;
  wire [15:9]s2mm_ch_dmacr__0;
  wire [0:0]s2mm_ch_ftch_idle;
  wire [0:0]s2mm_ch_ioc_irq_set;
  wire [7:0]s2mm_ch_irqdelay_status;
  wire [0:0]s2mm_ch_irqdelay_wren;
  wire [7:0]s2mm_ch_irqthresh_status;
  wire [0:0]s2mm_ch_irqthresh_wren;
  wire [0:0]s2mm_ch_pkt_irq_set;
  wire [15:0]s2mm_ch_pktcount;
  wire [0:0]s2mm_ch_pktirqthresh_wren;
  wire [0:0]s2mm_ch_tailpntr_updated;
  wire s2mm_desc_flush;
  wire [0:0]s2mm_dmacr;
  wire [0:0]s2mm_gr_1;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire [31:0]s2mm_new_curdesc;
  wire s2mm_new_curdesc_wren_mngr;
  wire s2mm_pending_pntr_updt;
  wire s2mm_prmry_reset_out_n;
  wire s2mm_prmry_resetn;
  wire s2mm_stop;
  wire s2mm_stop_i1_out;
  wire s2mm_sts_reset_out_n;
  wire s_axi_aclk;
  wire s_axi_lite_aclk;
  wire [11:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [11:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [63:38]s_axis_ftch_cmd_tdata;
  wire [66:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tdest;
  wire [3:0]s_axis_s2mm_tdest_dm;
  wire [7:0]s_axis_s2mm_tid;
  wire [3:0]s_axis_s2mm_tkeep;
  wire [3:0]s_axis_s2mm_tkeep_dm;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tlast_dm;
  wire s_axis_s2mm_tready;
  wire [15:0]s_axis_s2mm_tuser;
  wire s_axis_s2mm_tvalid;
  wire [31:4]s_axis_s2mm_updtptr_tdata;
  wire s_axis_s2mm_updtptr_tvalid;
  wire [0:0]s_axis_s2mm_updtsts_id;
  wire [32:0]s_axis_s2mm_updtsts_tdata;
  wire s_axis_s2mm_updtsts_tvalid;
  wire sg_channel_id_reg;
  wire [11:0]sg_side_band;
  wire [15:0]sg_side_band_s2mm_tuser;
  wire sg_side_band_tuser_valid;
  wire sg_side_band_valid;
  wire sig_s_h_halt_reg;
  wire soft_reset;
  wire soft_reset_clr;
  wire tlast_del;
  wire tready_from_datamover;
  wire tvalid_to_datamover;
  wire [3:0]NLW_all_is_idle_d1_reg_i_13_O_UNCONNECTED;
  wire [3:0]NLW_all_is_idle_d1_reg_i_25_O_UNCONNECTED;
  wire [3:0]NLW_all_is_idle_d1_reg_i_43_O_UNCONNECTED;
  wire [3:1]NLW_all_is_idle_d1_reg_i_8_CO_UNCONNECTED;
  wire [3:0]NLW_all_is_idle_d1_reg_i_8_O_UNCONNECTED;

  assign axi_mcdma_tstvec[31] = \<const0> ;
  assign axi_mcdma_tstvec[30] = \<const0> ;
  assign axi_mcdma_tstvec[29] = \<const0> ;
  assign axi_mcdma_tstvec[28] = \<const0> ;
  assign axi_mcdma_tstvec[27] = \<const0> ;
  assign axi_mcdma_tstvec[26] = \<const0> ;
  assign axi_mcdma_tstvec[25] = \<const0> ;
  assign axi_mcdma_tstvec[24] = \<const0> ;
  assign axi_mcdma_tstvec[23] = \<const0> ;
  assign axi_mcdma_tstvec[22] = \<const0> ;
  assign axi_mcdma_tstvec[21] = \<const0> ;
  assign axi_mcdma_tstvec[20] = \<const0> ;
  assign axi_mcdma_tstvec[19] = \<const0> ;
  assign axi_mcdma_tstvec[18] = \<const0> ;
  assign axi_mcdma_tstvec[17] = \<const0> ;
  assign axi_mcdma_tstvec[16] = \<const0> ;
  assign axi_mcdma_tstvec[15] = \<const0> ;
  assign axi_mcdma_tstvec[14] = \<const0> ;
  assign axi_mcdma_tstvec[13] = \<const0> ;
  assign axi_mcdma_tstvec[12] = \<const0> ;
  assign axi_mcdma_tstvec[11] = \<const0> ;
  assign axi_mcdma_tstvec[10] = \<const0> ;
  assign axi_mcdma_tstvec[9] = \<const0> ;
  assign axi_mcdma_tstvec[8] = \<const0> ;
  assign axi_mcdma_tstvec[7] = \<const0> ;
  assign axi_mcdma_tstvec[6] = \<const0> ;
  assign axi_mcdma_tstvec[5] = \<const0> ;
  assign axi_mcdma_tstvec[4] = \<const0> ;
  assign axi_mcdma_tstvec[3:2] = \^axi_mcdma_tstvec [3:2];
  assign axi_mcdma_tstvec[1] = \<const0> ;
  assign axi_mcdma_tstvec[0] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_eof[15] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_eof[14] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_eof[13] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_eof[12] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_eof[11] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_eof[10] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_eof[9] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_eof[8] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_eof[7] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_eof[6] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_eof[5] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_eof[4] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_eof[3] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_eof[2] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_eof[1] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_eof[0] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_ioc[15] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_ioc[14] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_ioc[13] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_ioc[12] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_ioc[11] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_ioc[10] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_ioc[9] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_ioc[8] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_ioc[7] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_ioc[6] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_ioc[5] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_ioc[4] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_ioc[3] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_ioc[2] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_ioc[1] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_ioc[0] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_sof[15] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_sof[14] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_sof[13] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_sof[12] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_sof[11] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_sof[10] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_sof[9] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_sof[8] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_sof[7] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_sof[6] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_sof[5] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_sof[4] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_sof[3] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_sof[2] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_sof[1] = \<const0> ;
  assign axi_mcdma_tstvec_mm2s_sof[0] = \<const0> ;
  assign axi_mcdma_tstvec_s2mm_ioc[15] = \<const0> ;
  assign axi_mcdma_tstvec_s2mm_ioc[14] = \<const0> ;
  assign axi_mcdma_tstvec_s2mm_ioc[13] = \<const0> ;
  assign axi_mcdma_tstvec_s2mm_ioc[12] = \<const0> ;
  assign axi_mcdma_tstvec_s2mm_ioc[11] = \<const0> ;
  assign axi_mcdma_tstvec_s2mm_ioc[10] = \<const0> ;
  assign axi_mcdma_tstvec_s2mm_ioc[9] = \<const0> ;
  assign axi_mcdma_tstvec_s2mm_ioc[8] = \<const0> ;
  assign axi_mcdma_tstvec_s2mm_ioc[7] = \<const0> ;
  assign axi_mcdma_tstvec_s2mm_ioc[6] = \<const0> ;
  assign axi_mcdma_tstvec_s2mm_ioc[5] = \<const0> ;
  assign axi_mcdma_tstvec_s2mm_ioc[4] = \<const0> ;
  assign axi_mcdma_tstvec_s2mm_ioc[3] = \<const0> ;
  assign axi_mcdma_tstvec_s2mm_ioc[2] = \<const0> ;
  assign axi_mcdma_tstvec_s2mm_ioc[1] = \<const0> ;
  assign axi_mcdma_tstvec_s2mm_ioc[0] = \^axi_mcdma_tstvec_s2mm_ioc [0];
  assign m_axi_mm2s_araddr[31] = \<const0> ;
  assign m_axi_mm2s_araddr[30] = \<const0> ;
  assign m_axi_mm2s_araddr[29] = \<const0> ;
  assign m_axi_mm2s_araddr[28] = \<const0> ;
  assign m_axi_mm2s_araddr[27] = \<const0> ;
  assign m_axi_mm2s_araddr[26] = \<const0> ;
  assign m_axi_mm2s_araddr[25] = \<const0> ;
  assign m_axi_mm2s_araddr[24] = \<const0> ;
  assign m_axi_mm2s_araddr[23] = \<const0> ;
  assign m_axi_mm2s_araddr[22] = \<const0> ;
  assign m_axi_mm2s_araddr[21] = \<const0> ;
  assign m_axi_mm2s_araddr[20] = \<const0> ;
  assign m_axi_mm2s_araddr[19] = \<const0> ;
  assign m_axi_mm2s_araddr[18] = \<const0> ;
  assign m_axi_mm2s_araddr[17] = \<const0> ;
  assign m_axi_mm2s_araddr[16] = \<const0> ;
  assign m_axi_mm2s_araddr[15] = \<const0> ;
  assign m_axi_mm2s_araddr[14] = \<const0> ;
  assign m_axi_mm2s_araddr[13] = \<const0> ;
  assign m_axi_mm2s_araddr[12] = \<const0> ;
  assign m_axi_mm2s_araddr[11] = \<const0> ;
  assign m_axi_mm2s_araddr[10] = \<const0> ;
  assign m_axi_mm2s_araddr[9] = \<const0> ;
  assign m_axi_mm2s_araddr[8] = \<const0> ;
  assign m_axi_mm2s_araddr[7] = \<const0> ;
  assign m_axi_mm2s_araddr[6] = \<const0> ;
  assign m_axi_mm2s_araddr[5] = \<const0> ;
  assign m_axi_mm2s_araddr[4] = \<const0> ;
  assign m_axi_mm2s_araddr[3] = \<const0> ;
  assign m_axi_mm2s_araddr[2] = \<const0> ;
  assign m_axi_mm2s_araddr[1] = \<const0> ;
  assign m_axi_mm2s_araddr[0] = \<const0> ;
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \<const0> ;
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const0> ;
  assign m_axi_mm2s_arcache[0] = \<const0> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4] = \<const0> ;
  assign m_axi_mm2s_arlen[3] = \<const0> ;
  assign m_axi_mm2s_arlen[2] = \<const0> ;
  assign m_axi_mm2s_arlen[1] = \<const0> ;
  assign m_axi_mm2s_arlen[0] = \<const0> ;
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1] = \<const0> ;
  assign m_axi_mm2s_arsize[0] = \<const0> ;
  assign m_axi_mm2s_aruser[3] = \<const0> ;
  assign m_axi_mm2s_aruser[2] = \<const0> ;
  assign m_axi_mm2s_aruser[1] = \<const0> ;
  assign m_axi_mm2s_aruser[0] = \<const0> ;
  assign m_axi_mm2s_arvalid = \<const0> ;
  assign m_axi_mm2s_rready = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5] = \<const0> ;
  assign m_axi_s2mm_awlen[4] = \<const0> ;
  assign m_axi_s2mm_awlen[3] = \<const0> ;
  assign m_axi_s2mm_awlen[2] = \<const0> ;
  assign m_axi_s2mm_awlen[1:0] = \^m_axi_s2mm_awlen [1:0];
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1] = \^m_axi_s2mm_awsize [1];
  assign m_axi_s2mm_awsize[0] = \<const0> ;
  assign m_axi_sg_araddr[31:6] = \^m_axi_sg_araddr [31:6];
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \^m_axi_sg_arburst [0];
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \^m_axi_sg_arlen [2];
  assign m_axi_sg_arlen[1] = \^m_axi_sg_arlen [2];
  assign m_axi_sg_arlen[0] = \^m_axi_sg_arlen [2];
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \^m_axi_sg_arlen [2];
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_awaddr[31:2] = \^m_axi_sg_awaddr [31:2];
  assign m_axi_sg_awaddr[1] = \<const0> ;
  assign m_axi_sg_awaddr[0] = \<const0> ;
  assign m_axi_sg_awburst[1] = \<const0> ;
  assign m_axi_sg_awburst[0] = \^m_axi_sg_awaddr [3];
  assign m_axi_sg_awlen[7] = \<const0> ;
  assign m_axi_sg_awlen[6] = \<const0> ;
  assign m_axi_sg_awlen[5] = \<const0> ;
  assign m_axi_sg_awlen[4] = \<const0> ;
  assign m_axi_sg_awlen[3] = \<const0> ;
  assign m_axi_sg_awlen[2] = \<const0> ;
  assign m_axi_sg_awlen[1] = \<const0> ;
  assign m_axi_sg_awlen[0] = \^m_axi_sg_awlen [0];
  assign m_axi_sg_awprot[2] = \<const0> ;
  assign m_axi_sg_awprot[1] = \<const0> ;
  assign m_axi_sg_awprot[0] = \<const0> ;
  assign m_axi_sg_awsize[2] = \<const0> ;
  assign m_axi_sg_awsize[1] = \^m_axi_sg_awsize [1];
  assign m_axi_sg_awsize[0] = \<const0> ;
  assign m_axi_sg_wdata[31:24] = \^m_axi_sg_wdata [31:24];
  assign m_axi_sg_wdata[23] = \<const0> ;
  assign m_axi_sg_wdata[22] = \<const0> ;
  assign m_axi_sg_wdata[21] = \<const0> ;
  assign m_axi_sg_wdata[20] = \<const0> ;
  assign m_axi_sg_wdata[19:0] = \^m_axi_sg_wdata [19:0];
  assign m_axi_sg_wstrb[3] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[2] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[1] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[0] = \^m_axi_sg_wstrb [0];
  assign m_axis_mm2s_cntrl_tdata[31] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[30] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[29] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[28] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[27] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[26] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[25] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[24] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[23] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[22] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[21] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[20] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[19] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[18] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[17] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[16] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[15] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[14] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[13] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[12] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[11] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[10] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[9] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[8] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[7] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[6] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[5] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[4] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[3] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[2] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[1] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[0] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[3] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[2] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[1] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[0] = \<const0> ;
  assign m_axis_mm2s_cntrl_tlast = \<const0> ;
  assign m_axis_mm2s_cntrl_tvalid = \<const0> ;
  assign m_axis_mm2s_tdata[31] = \<const0> ;
  assign m_axis_mm2s_tdata[30] = \<const0> ;
  assign m_axis_mm2s_tdata[29] = \<const0> ;
  assign m_axis_mm2s_tdata[28] = \<const0> ;
  assign m_axis_mm2s_tdata[27] = \<const0> ;
  assign m_axis_mm2s_tdata[26] = \<const0> ;
  assign m_axis_mm2s_tdata[25] = \<const0> ;
  assign m_axis_mm2s_tdata[24] = \<const0> ;
  assign m_axis_mm2s_tdata[23] = \<const0> ;
  assign m_axis_mm2s_tdata[22] = \<const0> ;
  assign m_axis_mm2s_tdata[21] = \<const0> ;
  assign m_axis_mm2s_tdata[20] = \<const0> ;
  assign m_axis_mm2s_tdata[19] = \<const0> ;
  assign m_axis_mm2s_tdata[18] = \<const0> ;
  assign m_axis_mm2s_tdata[17] = \<const0> ;
  assign m_axis_mm2s_tdata[16] = \<const0> ;
  assign m_axis_mm2s_tdata[15] = \<const0> ;
  assign m_axis_mm2s_tdata[14] = \<const0> ;
  assign m_axis_mm2s_tdata[13] = \<const0> ;
  assign m_axis_mm2s_tdata[12] = \<const0> ;
  assign m_axis_mm2s_tdata[11] = \<const0> ;
  assign m_axis_mm2s_tdata[10] = \<const0> ;
  assign m_axis_mm2s_tdata[9] = \<const0> ;
  assign m_axis_mm2s_tdata[8] = \<const0> ;
  assign m_axis_mm2s_tdata[7] = \<const0> ;
  assign m_axis_mm2s_tdata[6] = \<const0> ;
  assign m_axis_mm2s_tdata[5] = \<const0> ;
  assign m_axis_mm2s_tdata[4] = \<const0> ;
  assign m_axis_mm2s_tdata[3] = \<const0> ;
  assign m_axis_mm2s_tdata[2] = \<const0> ;
  assign m_axis_mm2s_tdata[1] = \<const0> ;
  assign m_axis_mm2s_tdata[0] = \<const0> ;
  assign m_axis_mm2s_tdest[3] = \<const0> ;
  assign m_axis_mm2s_tdest[2] = \<const0> ;
  assign m_axis_mm2s_tdest[1] = \<const0> ;
  assign m_axis_mm2s_tdest[0] = \<const0> ;
  assign m_axis_mm2s_tid[7] = \<const0> ;
  assign m_axis_mm2s_tid[6] = \<const0> ;
  assign m_axis_mm2s_tid[5] = \<const0> ;
  assign m_axis_mm2s_tid[4] = \<const0> ;
  assign m_axis_mm2s_tid[3] = \<const0> ;
  assign m_axis_mm2s_tid[2] = \<const0> ;
  assign m_axis_mm2s_tid[1] = \<const0> ;
  assign m_axis_mm2s_tid[0] = \<const0> ;
  assign m_axis_mm2s_tkeep[3] = \<const0> ;
  assign m_axis_mm2s_tkeep[2] = \<const0> ;
  assign m_axis_mm2s_tkeep[1] = \<const0> ;
  assign m_axis_mm2s_tkeep[0] = \<const0> ;
  assign m_axis_mm2s_tlast = \<const0> ;
  assign m_axis_mm2s_tuser[15] = \<const0> ;
  assign m_axis_mm2s_tuser[14] = \<const0> ;
  assign m_axis_mm2s_tuser[13] = \<const0> ;
  assign m_axis_mm2s_tuser[12] = \<const0> ;
  assign m_axis_mm2s_tuser[11] = \<const0> ;
  assign m_axis_mm2s_tuser[10] = \<const0> ;
  assign m_axis_mm2s_tuser[9] = \<const0> ;
  assign m_axis_mm2s_tuser[8] = \<const0> ;
  assign m_axis_mm2s_tuser[7] = \<const0> ;
  assign m_axis_mm2s_tuser[6] = \<const0> ;
  assign m_axis_mm2s_tuser[5] = \<const0> ;
  assign m_axis_mm2s_tuser[4] = \<const0> ;
  assign m_axis_mm2s_tuser[3] = \<const0> ;
  assign m_axis_mm2s_tuser[2] = \<const0> ;
  assign m_axis_mm2s_tuser[1] = \<const0> ;
  assign m_axis_mm2s_tuser[0] = \<const0> ;
  assign m_axis_mm2s_tvalid = \<const0> ;
  assign mm2s_ch10_introut = \<const0> ;
  assign mm2s_ch11_introut = \<const0> ;
  assign mm2s_ch12_introut = \<const0> ;
  assign mm2s_ch13_introut = \<const0> ;
  assign mm2s_ch14_introut = \<const0> ;
  assign mm2s_ch15_introut = \<const0> ;
  assign mm2s_ch16_introut = \<const0> ;
  assign mm2s_ch1_introut = \<const0> ;
  assign mm2s_ch2_introut = \<const0> ;
  assign mm2s_ch3_introut = \<const0> ;
  assign mm2s_ch4_introut = \<const0> ;
  assign mm2s_ch5_introut = \<const0> ;
  assign mm2s_ch6_introut = \<const0> ;
  assign mm2s_ch7_introut = \<const0> ;
  assign mm2s_ch8_introut = \<const0> ;
  assign mm2s_ch9_introut = \<const0> ;
  assign mm2s_cntrl_reset_out_n = \<const1> ;
  assign mm2s_introut = \<const0> ;
  assign mm2s_prmry_reset_out_n = \<const1> ;
  assign s2mm_ch10_introut = \<const0> ;
  assign s2mm_ch11_introut = \<const0> ;
  assign s2mm_ch12_introut = \<const0> ;
  assign s2mm_ch13_introut = \<const0> ;
  assign s2mm_ch14_introut = \<const0> ;
  assign s2mm_ch15_introut = \<const0> ;
  assign s2mm_ch16_introut = \<const0> ;
  assign s2mm_ch2_introut = \<const0> ;
  assign s2mm_ch3_introut = \<const0> ;
  assign s2mm_ch4_introut = \<const0> ;
  assign s2mm_ch5_introut = \<const0> ;
  assign s2mm_ch6_introut = \<const0> ;
  assign s2mm_ch7_introut = \<const0> ;
  assign s2mm_ch8_introut = \<const0> ;
  assign s2mm_ch9_introut = \<const0> ;
  assign s2mm_introut = \<const0> ;
  assign s_axi_lite_awready = s_axi_lite_wready;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  assign s_axis_s2mm_sts_tready = \<const0> ;
  mcu_axi_mcdma_0_0_axi_msg \GEN_SG_ENGINE.I_SG_ENGINE 
       (.D(p_10_out),
        .E(\GEN_SG_ENGINE.I_SG_ENGINE_n_199 ),
        .FIFO_Full(FIFO_Full),
        .\GEN_CH1_DELAY_INTERRUPT.ch_delay_cnt_en_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_0 ),
        .\GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7] (s2mm_ch_irqdelay_status),
        .\GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7]_0 (I_AXI_DMA_REG_MODULE_n_56),
        .\GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7]_1 (axi_mcdma_tstvec_s2mm_sof[0]),
        .\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.s2mm_stale_descriptor_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_194 ),
        .\GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle_reg[0] (\GEN_SG_ENGINE.I_SG_ENGINE_n_204 ),
        .\GEN_CH2_FETCH.s2mm_ftch_decerr_set_i_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_215 ),
        .\GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_213 ),
        .\GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_214 ),
        .\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_211 ),
        .\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 (\GEN_SG_ENGINE.I_SG_ENGINE_n_212 ),
        .\GEN_CH2_UPDATE.ch2_dma_interr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_217 ),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_210 ),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 (\GEN_SG_ENGINE.I_SG_ENGINE_n_216 ),
        .\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_207 ),
        .\GEN_CH2_UPDATE.ch2_updt_interr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_208 ),
        .\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg (\^axi_mcdma_tstvec_s2mm_ioc ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] (s_axis_s2mm_updtptr_tdata),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4] (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_137 ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] (\GEN_SG_ENGINE.I_SG_ENGINE_n_209 ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_0 (s_axis_s2mm_updtsts_id),
        .\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_200 ),
        .Q(\I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[0].I_CH_FTCH_FIFO/CH_BMG_CTRL/bmg_count_reg ),
        .S({I_AXI_DMA_REG_MODULE_n_46,I_AXI_DMA_REG_MODULE_n_47}),
        .\S2MM_ERROR_SIG.ch_s2mm_ftch_channel_id_reg[0]_0 (dma_ch_ser_i),
        .\S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[15]_0 (ch_s2mm_updt_channel_id),
        .SR(\GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[0].I_AXI_SG_INTRPT_CH2/p_4_out ),
        .\bmg_count_reg[2] (\GEN_SG_ENGINE.I_SG_ENGINE_n_176 ),
        .\bmg_count_reg[4] (\I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/queue_sinit ),
        .\bmg_count_reg[4]_0 (\I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[0].I_CH_FTCH_FIFO/CH_BMG_CTRL/bmg_count ),
        .ch_delay_cnt_en(\GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[0].I_AXI_SG_INTRPT_CH2/ch_delay_cnt_en ),
        .ch_delay_zero__6(\GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[0].I_AXI_SG_INTRPT_CH2/ch_delay_zero__6 ),
        .ch_thresh_count1__1(\GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[0].I_AXI_SG_INTRPT_CH2/ch_thresh_count1__1 ),
        .\ch_thresh_count_reg[7] (s2mm_ch_irqthresh_status),
        .\ch_thresh_count_reg[7]_0 (I_AXI_DMA_REG_MODULE_n_59),
        .dma_ch_serviced(dma_ch_serviced),
        .dma_ch_serviced_i(\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER/dma_ch_serviced_i ),
        .dma_decerr(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/dma_decerr ),
        .dma_interr(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/dma_interr ),
        .dma_s2mm_error(dma_s2mm_error),
        .dma_slverr(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/dma_slverr ),
        .error_d1_other(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/error_d1_other ),
        .\fetch_address_i_reg[31] (s_axis_ftch_cmd_tdata),
        .\fetch_address_i_reg[31]_0 (s2mm_ch_curdesc),
        .\ftch_error_addr_reg[31]_0 (p_2_out),
        .\gen_wr_a.gen_word_narrow.mem_reg (\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/read_count0 ),
        .in({\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_24 ,s_axis_s2mm_updtsts_tdata[32:24],s_axis_s2mm_updtsts_tdata[19:0]}),
        .intg(\I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/intg ),
        .\intg_reg[4] (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_59 ),
        .m_axi_sg_araddr(\^m_axi_sg_araddr ),
        .m_axi_sg_arburst(\^m_axi_sg_arburst ),
        .m_axi_sg_arlen(\^m_axi_sg_arlen ),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(\^m_axi_sg_awaddr ),
        .m_axi_sg_awlen(\^m_axi_sg_awlen ),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(\^m_axi_sg_awsize ),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata({\^m_axi_sg_wdata [31:24],\^m_axi_sg_wdata [19:0]}),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axis_s2mm_ftch_id(m_axis_s2mm_ftch_id),
        .m_axis_s2mm_ftch_tready(m_axis_s2mm_ftch_tready),
        .out(m_axi_sg_aresetn),
        .p_0_in(p_0_in),
        .p_19_out(p_19_out),
        .p_19_out_1({p_19_out_1[6:4],p_19_out_1[2:0]}),
        .p_1_out({p_1_out[592],p_1_out[326]}),
        .p_33_out(p_33_out),
        .p_34_out(p_34_out),
        .p_35_out(p_35_out),
        .p_37_out(p_37_out),
        .p_9_out(p_9_out),
        .ptr2_queue_full(ptr2_queue_full),
        .queue_wren(\I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/queue_wren ),
        .rdaddr_int0(\I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[0].I_CH_FTCH_FIFO/CH_BMG_CTRL/rdaddr_int0 ),
        .\rdaddr_int_reg[8] (\I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/queue_rden ),
        .s2mm_active_reg_rep__2(\GEN_SG_ENGINE.I_SG_ENGINE_n_206 ),
        .s2mm_axis_channel(s2mm_axis_channel),
        .s2mm_ch_dly_irq_set(s2mm_ch_dly_irq_set),
        .s2mm_ch_dmacr({s2mm_ch_dmacr[31:16],s2mm_ch_dmacr[0]}),
        .s2mm_ch_ftch_idle(s2mm_ch_ftch_idle),
        .s2mm_ch_ioc_irq_set(s2mm_ch_ioc_irq_set),
        .s2mm_ch_irqdelay_wren(s2mm_ch_irqdelay_wren),
        .s2mm_ch_irqthresh_wren(s2mm_ch_irqthresh_wren),
        .s2mm_ch_pktcount(s2mm_ch_pktcount),
        .s2mm_ch_tailpntr_updated(s2mm_ch_tailpntr_updated),
        .s2mm_desc_flush(s2mm_desc_flush),
        .s2mm_gr_1(s2mm_gr_1),
        .s2mm_gr_1_int(\I_COMMON_REGISTER/s2mm_gr_1_int ),
        .s2mm_pending_pntr_updt(s2mm_pending_pntr_updt),
        .s2mm_stop_i1_out(s2mm_stop_i1_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .s_axis_s2mm_updtsts_tvalid(s_axis_s2mm_updtsts_tvalid),
        .sg_channel_id_reg(sg_channel_id_reg),
        .sg_decerr(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/sg_decerr ),
        .sg_ftch_error(\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER/sg_ftch_error ),
        .sg_ftch_error0(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/sg_ftch_error0 ),
        .sg_ftch_error0_0(\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER/sg_ftch_error0 ),
        .\sg_idle1_inferred__0/i__carry__1 ({I_AXI_DMA_REG_MODULE_n_48,I_AXI_DMA_REG_MODULE_n_49,I_AXI_DMA_REG_MODULE_n_50,I_AXI_DMA_REG_MODULE_n_51}),
        .sg_idle_i_2({I_AXI_DMA_REG_MODULE_n_52,I_AXI_DMA_REG_MODULE_n_53,I_AXI_DMA_REG_MODULE_n_54}),
        .sg_interr(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/sg_interr ),
        .sg_slverr(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/sg_slverr ),
        .sg_updt_error(\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER/sg_updt_error ),
        .sg_updt_error0(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/sg_updt_error0 ),
        .sg_updt_error_reg(I_AXI_DMA_REG_MODULE_n_71),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\^m_axi_sg_wstrb ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(dm_m_axi_sg_aresetn),
        .soft_reset(soft_reset),
        .sts2_queue_wren(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_wren ),
        .valid1_reg(\GEN_SG_ENGINE.I_SG_ENGINE_n_203 ),
        .valid_reg(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_139 ));
  GND GND
       (.G(\<const0> ));
  mcu_axi_mcdma_0_0_srl_fifo_f__parameterized4 \INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO 
       (.CO(fetch_more_int2),
        .D(eof_detected_int),
        .E(I_PRMRY_DATAMOVER_n_47),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO_n_1 ),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg_0 (fetch_more_int224_in),
        .\INFERRED_GEN.cnt_i_reg[2] (\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO_n_2 ),
        .\SYNC_CLOCKS.eof_hold_reg[0]_i_2 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg ),
        .btt_calc_fifo_empty(btt_calc_fifo_empty),
        .byte_counter(byte_counter),
        .cmd_btt_valid_int(cmd_btt_valid_int),
        .out(dm_m_axi_sg_aresetn),
        .p_2_in__0(p_2_in__0),
        .s_axi_aclk(s_axi_aclk),
        .tlast_del(tlast_del));
  mcu_axi_mcdma_0_0_sync_fifo_fg__parameterized1 \INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO 
       (.D(eof_detected_int),
        .E(p_66_out),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_42 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_43 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_44 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_99 ),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[11] ({\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_50 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_51 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_52 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_53 }),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[15] ({\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_54 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_55 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_56 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_57 }),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[19] ({\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_58 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_59 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_60 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_61 }),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[23] ({\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_62 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_63 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_64 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_65 }),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[25] ({\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_66 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_67 }),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[2] (\^axi_mcdma_tstvec [2]),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[7] ({\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_46 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_47 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_48 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_49 }),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.tlast_del_reg (tready_from_datamover),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_45 ),
        .\SYNC_CLOCKS.capture_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_68 ),
        .\SYNC_CLOCKS.tdest_capture2_reg[3] (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_58 ),
        .\SYNC_CLOCKS.tdest_capture2_reg[3]_0 (s2mm_prmry_resetn),
        .axi_mcdma_tstvec(\^axi_mcdma_tstvec [3]),
        .byte_counter(byte_counter),
        .capture(capture),
        .din({s_axis_s2mm_tlast,s_axis_s2mm_tuser,s_axis_s2mm_tid,s_axis_s2mm_tdest,s_axis_s2mm_tkeep,s_axis_s2mm_tdata}),
        .dout({s_axis_s2mm_tlast_dm,s_axis_s2mm_tdest_dm,s_axis_s2mm_tkeep_dm,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_9 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_10 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_11 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_12 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_13 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_14 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_15 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_16 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_17 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_18 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_19 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_20 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_21 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_22 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_23 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_24 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_25 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_26 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_27 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_28 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_29 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_30 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_31 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_32 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_33 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_34 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_35 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_36 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_37 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_38 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_39 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_40 }),
        .drop_tready(drop_tready),
        .empty(axis_buffer_empty),
        .\gen_fwft.empty_fwft_i_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_69 ),
        .\gen_fwft.empty_fwft_i_reg_0 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_104 ),
        .\gen_wr_a.gen_word_narrow.mem_reg ({\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_71 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_72 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_73 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_74 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_75 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_76 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_77 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_78 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_79 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_80 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_81 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_82 }),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 ({\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_83 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_84 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_85 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_86 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_87 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_88 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_89 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_90 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_91 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_92 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_93 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_94 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_95 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_96 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_97 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_98 }),
        .out(m_axi_s2mm_aresetn),
        .p_70_out(p_70_out),
        .p_73_out(p_73_out),
        .p_79_out(p_79_out),
        .rd_en(axis_buffer_read),
        .rst(fifo_rst),
        .s2mm_dmacr(s2mm_dmacr),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_slast_with_stop(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_slast_with_stop ),
        .sig_stop_request(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_stop_request ),
        .tlast_del(tlast_del),
        .tvalid_to_datamover(tvalid_to_datamover));
  mcu_axi_mcdma_0_0_axi_mcdma_s2mm_mngr \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR 
       (.CO(fetch_more_int2),
        .D(p_10_out),
        .E(\GEN_SG_ENGINE.I_SG_ENGINE_n_199 ),
        .FIFO_Full(FIFO_Full),
        .\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] (\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO_n_2 ),
        .\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] (\GEN_SG_ENGINE.I_SG_ENGINE_n_200 ),
        .\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]_0 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_72 ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14] (I_RST_MODULE_n_20),
        .\GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0] (s_axis_s2mm_updtsts_id),
        .\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0 (\I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/queue_sinit ),
        .\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26] (\GEN_SG_ENGINE.I_SG_ENGINE_n_194 ),
        .\GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_203 ),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[19] ({\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_124 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_125 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_126 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_127 }),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[23] ({\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_128 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_129 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_130 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_131 }),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25] ({\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_132 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_133 }),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg ),
        .\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] ({I_PRMRY_DATAMOVER_n_33,I_PRMRY_DATAMOVER_n_34,I_PRMRY_DATAMOVER_n_35,I_PRMRY_DATAMOVER_n_36,I_PRMRY_DATAMOVER_n_37,I_PRMRY_DATAMOVER_n_38,I_PRMRY_DATAMOVER_n_39,I_PRMRY_DATAMOVER_n_40,I_PRMRY_DATAMOVER_n_41,I_PRMRY_DATAMOVER_n_42,I_PRMRY_DATAMOVER_n_43,I_PRMRY_DATAMOVER_n_44,I_PRMRY_DATAMOVER_n_45,I_PRMRY_DATAMOVER_n_46}),
        .\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg (I_PRMRY_DATAMOVER_n_12),
        .\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15] (p_1_in),
        .\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31] (I_RST_MODULE_n_19),
        .O({\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_108 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_109 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_110 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_111 }),
        .Q(sg_side_band),
        .SR(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/fifo_rst ),
        .\SYNC_CLOCKS.sg_channel_id_int_reg[0] (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_139 ),
        .all_is_idle_d1_reg(p_0_in3_in),
        .all_is_idle_d1_reg_0(\GEN_SG_ENGINE.I_SG_ENGINE_n_176 ),
        .all_is_idle_d1_reg_1(\I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[0].I_CH_FTCH_FIFO/CH_BMG_CTRL/bmg_count_reg ),
        .all_is_idle_d1_reg_2(fetch_more_int224_in),
        .btt_calc_fifo_empty(btt_calc_fifo_empty),
        .cmd_btt_valid_int(cmd_btt_valid_int),
        .\desc_reg0_reg[31] (s2mm_new_curdesc),
        .dma_s2mm_error(dma_s2mm_error),
        .dout(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/p_1_in ),
        .empty(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/p_1_out ),
        .\gen_rd_b.doutb_reg_reg[13] (sg_side_band_s2mm_tuser),
        .\guf.underflow_i_reg (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/fifo_rden_tuser ),
        .\gwack.wr_ack_i_reg (sg_side_band_tuser_valid),
        .halted_reg(I_AXI_DMA_REG_MODULE_n_32),
        .idle(idle),
        .in({\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_24 ,s_axis_s2mm_updtsts_tdata[32:24],s_axis_s2mm_updtsts_tdata[19:0]}),
        .intg(\I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/intg ),
        .m_axis_s2mm_ftch_id(m_axis_s2mm_ftch_id),
        .m_axis_s2mm_ftch_tready(m_axis_s2mm_ftch_tready),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .out(m_axi_sg_aresetn),
        .p_0_in(p_0_in),
        .p_19_out(p_19_out),
        .p_37_out(p_37_out),
        .p_9_out(p_9_out),
        .p_9_out_0(p_9_out_0),
        .ptr2_queue_full(ptr2_queue_full),
        .rd_en(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/fifo_rden_tid ),
        .rdaddr_int0(\I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[0].I_CH_FTCH_FIFO/CH_BMG_CTRL/rdaddr_int0 ),
        .\read_count_reg[0] (\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/read_count0 ),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_axis_channel(s2mm_axis_channel),
        .s2mm_ch_ftch_idle(s2mm_ch_ftch_idle),
        .s2mm_decerr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ),
        .s2mm_desc_flush(s2mm_desc_flush),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt(s2mm_halt),
        .s2mm_halted_clr_reg(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_135 ),
        .s2mm_halted_set0(\GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0 ),
        .s2mm_halted_set_reg(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_134 ),
        .s2mm_interr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ),
        .s2mm_new_curdesc_wren_mngr(s2mm_new_curdesc_wren_mngr),
        .s2mm_pending_pntr_updt(s2mm_pending_pntr_updt),
        .s2mm_slverr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ),
        .s2mm_stop(s2mm_stop),
        .s2mm_stop_i1_out(s2mm_stop_i1_out),
        .s_axi_aclk(s_axi_aclk),
        .\s_axis_s2mm_cmd_tdata_reg[11] ({\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_116 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_117 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_118 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_119 }),
        .\s_axis_s2mm_cmd_tdata_reg[13] ({\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_120 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_121 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_122 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_123 }),
        .\s_axis_s2mm_cmd_tdata_reg[66] ({s_axis_s2mm_cmd_tdata[66:35],s_axis_s2mm_cmd_tdata[26],s_axis_s2mm_cmd_tdata[13:0]}),
        .\s_axis_s2mm_cmd_tdata_reg[7] ({\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_112 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_113 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_114 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_115 }),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .s_axis_s2mm_updtsts_tvalid(s_axis_s2mm_updtsts_tvalid),
        .sts2_queue_wren(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_wren ),
        .sts_received_d1(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_received_d1 ),
        .updt_data_reg(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_137 ),
        .\updt_desc_reg0_reg[31] (s_axis_s2mm_updtptr_tdata),
        .wr_en(sg_side_band_valid));
  mcu_axi_mcdma_0_0_axi_mcdma_s2mm_tdest \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN 
       (.\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0] (p_2_in),
        .\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[1] (I_AXI_DMA_REG_MODULE_n_73),
        .\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[3] (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_69 ),
        .\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7] (s2mm_ch_dmacr__0),
        .CO(fetch_more_int2),
        .D(\SYNC_CLOCKS_INTR.COMMON_STAT/DROP_COUNT.COMMON.total_drp_cnt_reg ),
        .\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg (\SYNC_CLOCKS_INTR.CHANNEL_STAT[0].CH_STAT/DROP_COUNT.CCHANNEL.channel_drp_cnt_reg ),
        .\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg_15_sp_1 (I_AXI_DMA_REG_MODULE_n_74),
        .E(p_66_out),
        .\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2 (fetch_more_int224_in),
        .Q(L),
        .SR(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/fifo_rst ),
        .\SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg (\SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg ),
        .\SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg[0]_0 (I_AXI_DMA_REG_MODULE_n_63),
        .\SYNC_CLOCKS.capture_reg_0 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_68 ),
        .\SYNC_CLOCKS.eof_hold_reg[0]_0 (eof_detected_int),
        .\SYNC_CLOCKS.eof_hold_reg[3]_0 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_72 ),
        .\SYNC_CLOCKS.eof_hold_reg[3]_1 (p_0_in3_in),
        .\SYNC_CLOCKS.sg_channel_id_int_reg[0]_0 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_59 ),
        .\SYNC_CLOCKS.sg_channel_id_int_reg[0]_1 (\I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/queue_rden ),
        .\SYNC_CLOCKS.sg_channel_id_int_reg[0]_2 (\I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[0].I_CH_FTCH_FIFO/CH_BMG_CTRL/bmg_count ),
        .\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_0 (sg_side_band),
        .\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_1 ({\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_71 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_72 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_73 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_74 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_75 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_76 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_77 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_78 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_79 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_80 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_81 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_82 }),
        .\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_0 (sg_side_band_s2mm_tuser),
        .\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_1 ({\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_83 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_84 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_85 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_86 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_87 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_88 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_89 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_90 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_91 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_92 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_93 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_94 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_95 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_96 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_97 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_98 }),
        .\SYNC_CLOCKS.sg_side_band_tuser_valid_reg_0 (sg_side_band_tuser_valid),
        .\SYNC_CLOCKS.sg_side_band_valid_reg_0 (tready_from_datamover),
        .\SYNC_CLOCKS.tdest_capture2_reg[3]_0 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_69 ),
        .\SYNC_CLOCKS.tdest_capture2_reg[3]_1 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_104 ),
        .\SYNC_CLOCKS.to_drop_the_pkt_reg_0 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_58 ),
        .\SYNC_CLOCKS.to_drop_the_pkt_reg_1 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .btt_calc_fifo_empty(btt_calc_fifo_empty),
        .capture(capture),
        .cmd_btt_valid_int(cmd_btt_valid_int),
        .dout({s_axis_s2mm_tlast_dm,s_axis_s2mm_tdest_dm}),
        .drop_tready(drop_tready),
        .empty(axis_buffer_empty),
        .m_axis_s2mm_ftch_tready(m_axis_s2mm_ftch_tready),
        .out(s2mm_prmry_resetn),
        .p_0_in(p_0_in),
        .p_70_out(p_70_out),
        .p_73_out(p_73_out),
        .p_79_out(p_79_out),
        .p_81_out(p_81_out),
        .queue_wren(\I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/queue_wren ),
        .rd_en(axis_buffer_read),
        .s2mm_axis_channel(s2mm_axis_channel),
        .s2mm_ch_pkt_irq_set(s2mm_ch_pkt_irq_set),
        .s2mm_ch_pktirqthresh_wren(s2mm_ch_pktirqthresh_wren),
        .s_axi_aclk(s_axi_aclk),
        .sg_channel_id_reg(sg_channel_id_reg),
        .wr_en(sg_side_band_valid));
  mcu_axi_mcdma_0_0_axi_mcdma_sofeof_gen \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN 
       (.\GEN_CH1_DELAY_INTERRUPT.ch_delay_cnt_en_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_0 ),
        .\GEN_CH1_DELAY_INTERRUPT.ch_delay_cnt_en_reg_0 (I_AXI_DMA_REG_MODULE_n_56),
        .\GEN_FOR_SYNC.s_sof_tdest_reg[2]_0 (axi_mcdma_tstvec_s2mm_sof[0]),
        .\GEN_FOR_SYNC.s_valid_d1_reg_0 (m_axi_sg_aresetn),
        .axi_mcdma_tstvec_s2mm_eof(axi_mcdma_tstvec_s2mm_eof),
        .axi_mcdma_tstvec_s2mm_sof(axi_mcdma_tstvec_s2mm_sof[15:1]),
        .ch_delay_cnt_en(\GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[0].I_AXI_SG_INTRPT_CH2/ch_delay_cnt_en ),
        .dout({s_axis_s2mm_tlast_dm,s_axis_s2mm_tdest_dm}),
        .out(tready_from_datamover),
        .p_0_in(p_0_in),
        .s_axi_aclk(s_axi_aclk),
        .tvalid_to_datamover(tvalid_to_datamover));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[0] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_111 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [0]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[10] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_117 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [10]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[11] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_116 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [11]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[12] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_123 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [12]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[13] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_122 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [13]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[14] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_121 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [14]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[15] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_120 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [15]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[16] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_127 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [16]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[17] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_126 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [17]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[18] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_125 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [18]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[19] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_124 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [19]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[1] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_110 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [1]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[20] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_131 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [20]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[21] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_130 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [21]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[22] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_129 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [22]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[23] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_128 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [23]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[24] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_133 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [24]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_132 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [25]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[2] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_109 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [2]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[3] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_108 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [3]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[4] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_115 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [4]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[5] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_114 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [5]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[6] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_113 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [6]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[7] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_112 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [7]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[8] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_119 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [8]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[9] 
       (.C(s_axi_aclk),
        .CE(I_PRMRY_DATAMOVER_n_47),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_118 ),
        .Q(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [9]),
        .R(p_2_in__0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO_n_1 ),
        .Q(cmd_btt_valid_int),
        .R(1'b0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_44 ),
        .Q(byte_counter[0]),
        .R(1'b0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[10] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_51 ),
        .Q(byte_counter[10]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[11] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_50 ),
        .Q(byte_counter[11]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[12] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_57 ),
        .Q(byte_counter[12]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[13] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_56 ),
        .Q(byte_counter[13]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[14] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_55 ),
        .Q(byte_counter[14]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[15] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_54 ),
        .Q(byte_counter[15]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[16] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_61 ),
        .Q(byte_counter[16]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[17] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_60 ),
        .Q(byte_counter[17]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[18] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_59 ),
        .Q(byte_counter[18]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[19] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_58 ),
        .Q(byte_counter[19]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_43 ),
        .Q(byte_counter[1]),
        .R(1'b0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[20] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_65 ),
        .Q(byte_counter[20]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[21] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_64 ),
        .Q(byte_counter[21]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[22] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_63 ),
        .Q(byte_counter[22]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[23] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_62 ),
        .Q(byte_counter[23]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[24] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_67 ),
        .Q(byte_counter[24]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[25] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_66 ),
        .Q(byte_counter[25]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_42 ),
        .Q(byte_counter[2]),
        .R(1'b0));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[3] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_45 ),
        .Q(byte_counter[3]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[4] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_49 ),
        .Q(byte_counter[4]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[5] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_48 ),
        .Q(byte_counter[5]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[6] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_47 ),
        .Q(byte_counter[6]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[7] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_46 ),
        .Q(byte_counter[7]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[8] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_53 ),
        .Q(byte_counter[8]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[9] 
       (.C(s_axi_aclk),
        .CE(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_71 ),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_52 ),
        .Q(byte_counter[9]),
        .R(I_RST_MODULE_n_15));
  FDRE \INCLUDE_S2MM_SOF_EOF_GENERATOR.tlast_del_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_99 ),
        .Q(tlast_del),
        .R(1'b0));
  mcu_axi_mcdma_0_0_axi_mcdma_reg_module I_AXI_DMA_REG_MODULE
       (.\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0] (p_2_in),
        .\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0]_0 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_69 ),
        .D(dma_ch_ser_i),
        .\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg (\SYNC_CLOCKS_INTR.CHANNEL_STAT[0].CH_STAT/DROP_COUNT.CCHANNEL.channel_drp_cnt_reg ),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[592] ({p_1_out[592],p_1_out[326]}),
        .\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg (s_axi_lite_rvalid),
        .\GEN_ASYNC_WRITE.awvalid_to2_reg (I_RST_MODULE_n_14),
        .\GEN_ASYNC_WRITE.rdy_reg (m_axi_sg_hrdresetn),
        .\GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_reg (I_AXI_DMA_REG_MODULE_n_56),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] (s2mm_ch_curdesc),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 (s2mm_new_curdesc),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 (p_2_out),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[21] ({I_AXI_DMA_REG_MODULE_n_48,I_AXI_DMA_REG_MODULE_n_49,I_AXI_DMA_REG_MODULE_n_50,I_AXI_DMA_REG_MODULE_n_51}),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30] ({I_AXI_DMA_REG_MODULE_n_52,I_AXI_DMA_REG_MODULE_n_53,I_AXI_DMA_REG_MODULE_n_54}),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_3 (s2mm_ch_irqdelay_status),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 (L),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[23]_0 (s2mm_ch_irqthresh_status),
        .\PACKET_DROP_REGISTER.dmacr_i_reg[15] (s2mm_ch_dmacr__0),
        .\PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_reg (I_AXI_DMA_REG_MODULE_n_73),
        .Q(I_AXI_DMA_REG_MODULE_n_59),
        .S({I_AXI_DMA_REG_MODULE_n_46,I_AXI_DMA_REG_MODULE_n_47}),
        .SR(\GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[0].I_AXI_SG_INTRPT_CH2/p_4_out ),
        .\SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg (\SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg ),
        .\SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg[0] (s2mm_prmry_resetn),
        .axi_mcdma_tstvec_s2mm_sof(axi_mcdma_tstvec_s2mm_sof[0]),
        .bd_under_run_reg(\GEN_SG_ENGINE.I_SG_ENGINE_n_204 ),
        .ch_delay_cnt_en(\GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[0].I_AXI_SG_INTRPT_CH2/ch_delay_cnt_en ),
        .ch_delay_zero__6(\GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[0].I_AXI_SG_INTRPT_CH2/ch_delay_zero__6 ),
        .ch_thresh_count1__1(\GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[0].I_AXI_SG_INTRPT_CH2/ch_thresh_count1__1 ),
        .\dma_ch_en_i_reg[0] (I_AXI_DMA_REG_MODULE_n_63),
        .\dma_ch_ser_i_reg[15] (ch_s2mm_updt_channel_id),
        .dma_ch_serviced(dma_ch_serviced),
        .dma_ch_serviced_i(\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER/dma_ch_serviced_i ),
        .dma_decerr(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/dma_decerr ),
        .dma_decerr_reg(\GEN_SG_ENGINE.I_SG_ENGINE_n_212 ),
        .dma_decerr_reg_0(\GEN_SG_ENGINE.I_SG_ENGINE_n_211 ),
        .dma_interr(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/dma_interr ),
        .dma_interr_reg(I_AXI_DMA_REG_MODULE_n_71),
        .dma_interr_reg_0(\GEN_SG_ENGINE.I_SG_ENGINE_n_217 ),
        .dma_interr_reg_1(\GEN_SG_ENGINE.I_SG_ENGINE_n_209 ),
        .\dma_pktdrp_i_reg[31] (\SYNC_CLOCKS_INTR.COMMON_STAT/DROP_COUNT.COMMON.total_drp_cnt_reg ),
        .dma_slverr(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/dma_slverr ),
        .dma_slverr_reg(\GEN_SG_ENGINE.I_SG_ENGINE_n_216 ),
        .dma_slverr_reg_0(\GEN_SG_ENGINE.I_SG_ENGINE_n_210 ),
        .\dmacr_i_reg[0] (m_axi_sg_aresetn),
        .error_d1_other(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/error_d1_other ),
        .halted_reg(I_AXI_DMA_REG_MODULE_n_32),
        .halted_reg_0(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_135 ),
        .idle(idle),
        .idle_reg(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_134 ),
        .m_axis_s2mm_ftch_id(m_axis_s2mm_ftch_id),
        .out(axi_lite_reset_n),
        .p_0_in(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_0_in ),
        .p_0_in_0(p_0_in),
        .p_19_out({p_19_out_1[6:4],p_19_out_1[2:0]}),
        .p_33_out(p_33_out),
        .p_34_out(p_34_out),
        .p_35_out(p_35_out),
        .p_81_out(p_81_out),
        .rdy_to2(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to2 ),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_ch1_introut(s2mm_ch1_introut),
        .s2mm_ch_dly_irq_set(s2mm_ch_dly_irq_set),
        .s2mm_ch_dmacr({s2mm_ch_dmacr[31:16],s2mm_ch_dmacr[0]}),
        .s2mm_ch_ftch_idle(s2mm_ch_ftch_idle),
        .s2mm_ch_ioc_irq_set(s2mm_ch_ioc_irq_set),
        .s2mm_ch_irqdelay_wren(s2mm_ch_irqdelay_wren),
        .s2mm_ch_irqthresh_wren(s2mm_ch_irqthresh_wren),
        .s2mm_ch_pkt_irq_set(s2mm_ch_pkt_irq_set),
        .s2mm_ch_pktcount(s2mm_ch_pktcount),
        .\s2mm_ch_pktdrp_reset_reg[0]_0 (I_AXI_DMA_REG_MODULE_n_74),
        .s2mm_ch_pktirqthresh_wren(s2mm_ch_pktirqthresh_wren),
        .s2mm_ch_tailpntr_updated(s2mm_ch_tailpntr_updated),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_gr_1(s2mm_gr_1),
        .s2mm_gr_1_int(\I_COMMON_REGISTER/s2mm_gr_1_int ),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_halted_set0(\GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0 ),
        .s2mm_halted_set_reg(\GEN_SG_ENGINE.I_SG_ENGINE_n_194 ),
        .s2mm_new_curdesc_wren_mngr(s2mm_new_curdesc_wren_mngr),
        .s2mm_stop(s2mm_stop),
        .\s2mm_user_cache_reg[11] ({m_axi_s2mm_awuser,m_axi_s2mm_awcache}),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[11:2]),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .scndry_out(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to ),
        .sg_decerr(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/sg_decerr ),
        .sg_decerr_reg(\GEN_SG_ENGINE.I_SG_ENGINE_n_215 ),
        .sg_decerr_reg_0(\GEN_SG_ENGINE.I_SG_ENGINE_n_207 ),
        .sg_ftch_error(\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER/sg_ftch_error ),
        .sg_ftch_error0(\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER/sg_ftch_error0 ),
        .sg_ftch_error0_1(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/sg_ftch_error0 ),
        .\sg_idle1_inferred__0/i__carry__1 (s_axis_ftch_cmd_tdata),
        .sg_interr(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/sg_interr ),
        .sg_interr_reg(\GEN_SG_ENGINE.I_SG_ENGINE_n_213 ),
        .sg_interr_reg_0(\GEN_SG_ENGINE.I_SG_ENGINE_n_208 ),
        .sg_slverr(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/sg_slverr ),
        .sg_slverr_reg(\GEN_SG_ENGINE.I_SG_ENGINE_n_214 ),
        .sg_slverr_reg_0(\GEN_SG_ENGINE.I_SG_ENGINE_n_206 ),
        .sg_updt_error(\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER/sg_updt_error ),
        .sg_updt_error0(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/sg_updt_error0 ),
        .\sg_user_cache_reg[27] ({m_axi_sg_awuser,m_axi_sg_awcache,m_axi_sg_aruser,m_axi_sg_arcache}),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .soft_reset_re0(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0 ));
  mcu_axi_mcdma_0_0_axi_datamover I_PRMRY_DATAMOVER
       (.D({s_axis_s2mm_cmd_tdata[66:35],s_axis_s2mm_cmd_tdata[26],s_axis_s2mm_cmd_tdata[13:0]}),
        .E(I_PRMRY_DATAMOVER_n_47),
        .\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg (m_axi_sg_aresetn),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ({I_PRMRY_DATAMOVER_n_33,I_PRMRY_DATAMOVER_n_34,I_PRMRY_DATAMOVER_n_35,I_PRMRY_DATAMOVER_n_36,I_PRMRY_DATAMOVER_n_37,I_PRMRY_DATAMOVER_n_38,I_PRMRY_DATAMOVER_n_39,I_PRMRY_DATAMOVER_n_40,I_PRMRY_DATAMOVER_n_41,I_PRMRY_DATAMOVER_n_42,I_PRMRY_DATAMOVER_n_43,I_PRMRY_DATAMOVER_n_44,I_PRMRY_DATAMOVER_n_45,I_PRMRY_DATAMOVER_n_46}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/fifo_rden_tuser ),
        .axi_mcdma_tstvec(\^axi_mcdma_tstvec [2]),
        .dout(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/p_1_in ),
        .empty(axis_buffer_empty),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] (p_1_in),
        .\guf.underflow_i_reg (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/p_1_out ),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(\^m_axi_s2mm_awburst ),
        .m_axi_s2mm_awlen(\^m_axi_s2mm_awlen ),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(\^m_axi_s2mm_awsize ),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .out(tready_from_datamover),
        .p_9_out(p_9_out_0),
        .rd_en(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/fifo_rden_tid ),
        .s2mm_decerr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_interr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ),
        .s2mm_slverr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(m_axi_s2mm_aresetn),
        .sig_last_reg_out_reg({s_axis_s2mm_tlast_dm,s_axis_s2mm_tkeep_dm,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_9 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_10 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_11 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_12 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_13 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_14 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_15 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_16 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_17 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_18 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_19 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_20 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_21 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_22 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_23 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_24 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_25 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_26 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_27 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_28 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_29 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_30 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_31 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_32 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_33 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_34 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_35 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_36 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_37 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_38 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_39 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO_n_40 }),
        .sig_m_valid_out_reg(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN_n_58 ),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_18),
        .sig_slast_with_stop(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_slast_with_stop ),
        .sig_stop_request(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_stop_request ),
        .sts_received_i_reg(I_PRMRY_DATAMOVER_n_12));
  mcu_axi_mcdma_0_0_axi_mcdma_rst_module I_RST_MODULE
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (s2mm_prmry_resetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (m_axi_s2mm_aresetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (m_axi_sg_hrdresetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 (axi_lite_reset_n),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 (I_RST_MODULE_n_14),
        .\GEN_ASYNC_RESET.halt_i_reg (I_RST_MODULE_n_18),
        .\GEN_ASYNC_RESET.halt_i_reg_0 (I_RST_MODULE_n_20),
        .\GEN_ASYNC_RESET.s_soft_reset_i_reg (dm_m_axi_sg_aresetn),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (I_RST_MODULE_n_19),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.tlast_del_reg (I_RST_MODULE_n_15),
        .SR(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/fifo_rst ),
        .axi_resetn(axi_resetn),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .out(m_axi_sg_aresetn),
        .p_0_in(p_0_in),
        .p_0_in_0(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_0_in ),
        .p_9_out(p_9_out_0),
        .rdy_to2(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to2 ),
        .rst(fifo_rst),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_stop(s2mm_stop),
        .s2mm_sts_reset_out_n(s2mm_sts_reset_out_n),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to ),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .soft_reset_re0(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0 ),
        .sts_received_d1(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_received_d1 ),
        .tlast_del(tlast_del));
  VCC VCC
       (.P(\<const1> ));
  LUT4 #(
    .INIT(16'h2F02)) 
    all_is_idle_d1_i_14
       (.I0(byte_counter[24]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [24]),
        .I2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [25]),
        .I3(byte_counter[25]),
        .O(all_is_idle_d1_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_15
       (.I0(byte_counter[25]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [25]),
        .I2(byte_counter[24]),
        .I3(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [24]),
        .O(all_is_idle_d1_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    all_is_idle_d1_i_26
       (.I0(byte_counter[22]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [22]),
        .I2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [23]),
        .I3(byte_counter[23]),
        .O(all_is_idle_d1_i_26_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    all_is_idle_d1_i_27
       (.I0(byte_counter[20]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [20]),
        .I2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [21]),
        .I3(byte_counter[21]),
        .O(all_is_idle_d1_i_27_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    all_is_idle_d1_i_28
       (.I0(byte_counter[18]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [18]),
        .I2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [19]),
        .I3(byte_counter[19]),
        .O(all_is_idle_d1_i_28_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    all_is_idle_d1_i_29
       (.I0(byte_counter[16]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [16]),
        .I2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [17]),
        .I3(byte_counter[17]),
        .O(all_is_idle_d1_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_30
       (.I0(byte_counter[23]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [23]),
        .I2(byte_counter[22]),
        .I3(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [22]),
        .O(all_is_idle_d1_i_30_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_31
       (.I0(byte_counter[21]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [21]),
        .I2(byte_counter[20]),
        .I3(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [20]),
        .O(all_is_idle_d1_i_31_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_32
       (.I0(byte_counter[19]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [19]),
        .I2(byte_counter[18]),
        .I3(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [18]),
        .O(all_is_idle_d1_i_32_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_33
       (.I0(byte_counter[17]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [17]),
        .I2(byte_counter[16]),
        .I3(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [16]),
        .O(all_is_idle_d1_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    all_is_idle_d1_i_44
       (.I0(byte_counter[14]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [14]),
        .I2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [15]),
        .I3(byte_counter[15]),
        .O(all_is_idle_d1_i_44_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    all_is_idle_d1_i_45
       (.I0(byte_counter[12]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [12]),
        .I2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [13]),
        .I3(byte_counter[13]),
        .O(all_is_idle_d1_i_45_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    all_is_idle_d1_i_46
       (.I0(byte_counter[10]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [10]),
        .I2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [11]),
        .I3(byte_counter[11]),
        .O(all_is_idle_d1_i_46_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    all_is_idle_d1_i_47
       (.I0(byte_counter[8]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [8]),
        .I2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [9]),
        .I3(byte_counter[9]),
        .O(all_is_idle_d1_i_47_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_48
       (.I0(byte_counter[15]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [15]),
        .I2(byte_counter[14]),
        .I3(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [14]),
        .O(all_is_idle_d1_i_48_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_49
       (.I0(byte_counter[13]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [13]),
        .I2(byte_counter[12]),
        .I3(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [12]),
        .O(all_is_idle_d1_i_49_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_50
       (.I0(byte_counter[11]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [11]),
        .I2(byte_counter[10]),
        .I3(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [10]),
        .O(all_is_idle_d1_i_50_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_51
       (.I0(byte_counter[9]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [9]),
        .I2(byte_counter[8]),
        .I3(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [8]),
        .O(all_is_idle_d1_i_51_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    all_is_idle_d1_i_60
       (.I0(byte_counter[6]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [6]),
        .I2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [7]),
        .I3(byte_counter[7]),
        .O(all_is_idle_d1_i_60_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    all_is_idle_d1_i_61
       (.I0(byte_counter[4]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [4]),
        .I2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [5]),
        .I3(byte_counter[5]),
        .O(all_is_idle_d1_i_61_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    all_is_idle_d1_i_62
       (.I0(byte_counter[2]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [2]),
        .I2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [3]),
        .I3(byte_counter[3]),
        .O(all_is_idle_d1_i_62_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    all_is_idle_d1_i_63
       (.I0(byte_counter[0]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [0]),
        .I2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [1]),
        .I3(byte_counter[1]),
        .O(all_is_idle_d1_i_63_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_64
       (.I0(byte_counter[7]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [7]),
        .I2(byte_counter[6]),
        .I3(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [6]),
        .O(all_is_idle_d1_i_64_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_65
       (.I0(byte_counter[5]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [5]),
        .I2(byte_counter[4]),
        .I3(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [4]),
        .O(all_is_idle_d1_i_65_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_66
       (.I0(byte_counter[3]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [3]),
        .I2(byte_counter[2]),
        .I3(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [2]),
        .O(all_is_idle_d1_i_66_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_67
       (.I0(byte_counter[1]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [1]),
        .I2(byte_counter[0]),
        .I3(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg [0]),
        .O(all_is_idle_d1_i_67_n_0));
  CARRY4 all_is_idle_d1_reg_i_13
       (.CI(all_is_idle_d1_reg_i_25_n_0),
        .CO({all_is_idle_d1_reg_i_13_n_0,all_is_idle_d1_reg_i_13_n_1,all_is_idle_d1_reg_i_13_n_2,all_is_idle_d1_reg_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({all_is_idle_d1_i_26_n_0,all_is_idle_d1_i_27_n_0,all_is_idle_d1_i_28_n_0,all_is_idle_d1_i_29_n_0}),
        .O(NLW_all_is_idle_d1_reg_i_13_O_UNCONNECTED[3:0]),
        .S({all_is_idle_d1_i_30_n_0,all_is_idle_d1_i_31_n_0,all_is_idle_d1_i_32_n_0,all_is_idle_d1_i_33_n_0}));
  CARRY4 all_is_idle_d1_reg_i_25
       (.CI(all_is_idle_d1_reg_i_43_n_0),
        .CO({all_is_idle_d1_reg_i_25_n_0,all_is_idle_d1_reg_i_25_n_1,all_is_idle_d1_reg_i_25_n_2,all_is_idle_d1_reg_i_25_n_3}),
        .CYINIT(1'b0),
        .DI({all_is_idle_d1_i_44_n_0,all_is_idle_d1_i_45_n_0,all_is_idle_d1_i_46_n_0,all_is_idle_d1_i_47_n_0}),
        .O(NLW_all_is_idle_d1_reg_i_25_O_UNCONNECTED[3:0]),
        .S({all_is_idle_d1_i_48_n_0,all_is_idle_d1_i_49_n_0,all_is_idle_d1_i_50_n_0,all_is_idle_d1_i_51_n_0}));
  CARRY4 all_is_idle_d1_reg_i_43
       (.CI(1'b0),
        .CO({all_is_idle_d1_reg_i_43_n_0,all_is_idle_d1_reg_i_43_n_1,all_is_idle_d1_reg_i_43_n_2,all_is_idle_d1_reg_i_43_n_3}),
        .CYINIT(1'b0),
        .DI({all_is_idle_d1_i_60_n_0,all_is_idle_d1_i_61_n_0,all_is_idle_d1_i_62_n_0,all_is_idle_d1_i_63_n_0}),
        .O(NLW_all_is_idle_d1_reg_i_43_O_UNCONNECTED[3:0]),
        .S({all_is_idle_d1_i_64_n_0,all_is_idle_d1_i_65_n_0,all_is_idle_d1_i_66_n_0,all_is_idle_d1_i_67_n_0}));
  CARRY4 all_is_idle_d1_reg_i_8
       (.CI(all_is_idle_d1_reg_i_13_n_0),
        .CO({NLW_all_is_idle_d1_reg_i_8_CO_UNCONNECTED[3:1],fetch_more_int224_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,all_is_idle_d1_i_14_n_0}),
        .O(NLW_all_is_idle_d1_reg_i_8_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,all_is_idle_d1_i_15_n_0}));
endmodule

(* ORIG_REF_NAME = "axi_mcdma_common_register" *) 
module mcu_axi_mcdma_0_0_axi_mcdma_common_register
   (s2mm_gr_1,
    Q,
    p_0_in_0,
    s2mm_gr_1_int,
    s_axi_aclk,
    E,
    D);
  output [0:0]s2mm_gr_1;
  output [31:0]Q;
  input p_0_in_0;
  input [0:0]s2mm_gr_1_int;
  input s_axi_aclk;
  input [0:0]E;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire p_0_in_0;
  wire [0:0]s2mm_gr_1;
  wire [0:0]s2mm_gr_1_int;
  wire s_axi_aclk;

  FDRE \INCLUDE_S2MM.s2mm_gr_1_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s2mm_gr_1_int),
        .Q(s2mm_gr_1),
        .R(p_0_in_0));
  FDSE \sg_user_cache_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .S(p_0_in_0));
  FDRE \sg_user_cache_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(p_0_in_0));
  FDSE \sg_user_cache_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .S(p_0_in_0));
  FDSE \sg_user_cache_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .S(p_0_in_0));
  FDRE \sg_user_cache_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(p_0_in_0));
  FDSE \sg_user_cache_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .S(p_0_in_0));
  FDRE \sg_user_cache_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[24] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[25] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[27] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[28] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[29] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[29]),
        .Q(Q[29]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[30] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[30]),
        .Q(Q[30]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[31] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[31]),
        .Q(Q[31]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(p_0_in_0));
  FDRE \sg_user_cache_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(p_0_in_0));
endmodule

(* ORIG_REF_NAME = "axi_mcdma_lite_if" *) 
module mcu_axi_mcdma_0_0_axi_mcdma_lite_if
   (s_axi_lite_arready,
    E,
    arvalid,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0 ,
    s_axi_lite_bvalid,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[592]_0 ,
    p_1_out,
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ,
    scndry_out,
    s_axi_lite_wready,
    irqthresh_wren0,
    scndry_vect_out,
    p_6_out,
    irqdelay_wren0,
    D,
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ,
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]_0 ,
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_1 ,
    \dmacr_i_reg[2] ,
    SS,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to ,
    s_axi_lite_rdata,
    rdy_to2,
    s_axi_lite_aclk,
    p_0_in,
    s_axi_lite_arvalid,
    \GEN_ASYNC_WRITE.awvalid_to2_reg_0 ,
    s_axi_aclk,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    arvalid_d1_reg_0,
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_1 ,
    out,
    s_axi_lite_bready,
    \GEN_ASYNC_WRITE.rdy_reg_0 ,
    s2mm_ch_dmacr,
    Q,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[3] ,
    p_19_out,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19] ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[20] ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[26] ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[28] ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_1 ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[0] ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[1] ,
    s2mm_ch_pktcount,
    \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] ,
    \dmacr_i_reg[2]_0 ,
    s2mm_gr_1,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[0]_0 ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[4] ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[5] ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[7] ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[6] ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[7]_0 ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15] ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[23] ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_1 ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_1 ,
    p_16_out,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[1]_0 ,
    channel_enable_reg,
    dma_ch_serviced,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_5_0 ,
    soft_reset_clr,
    s_axi_lite_rready,
    \PACKET_DROP_REGISTER.dmacr_i_reg[9] ,
    s_axi_lite_awaddr,
    s_axi_lite_wdata,
    s_axi_lite_araddr,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 );
  output s_axi_lite_arready;
  output [0:0]E;
  output arvalid;
  output [6:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0 ;
  output s_axi_lite_bvalid;
  output [1:0]\GEN_ASYNC_READ.axi2ip_rdce_reg[592]_0 ;
  output [0:0]p_1_out;
  output \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ;
  output scndry_out;
  output s_axi_lite_wready;
  output irqthresh_wren0;
  output [31:0]scndry_vect_out;
  output p_6_out;
  output irqdelay_wren0;
  output [31:0]D;
  output [2:0]\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ;
  output \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]_0 ;
  output \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_1 ;
  output \dmacr_i_reg[2] ;
  output [0:0]SS;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  output [31:0]s_axi_lite_rdata;
  input rdy_to2;
  input s_axi_lite_aclk;
  input p_0_in;
  input s_axi_lite_arvalid;
  input \GEN_ASYNC_WRITE.awvalid_to2_reg_0 ;
  input s_axi_aclk;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input arvalid_d1_reg_0;
  input \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_1 ;
  input out;
  input s_axi_lite_bready;
  input \GEN_ASYNC_WRITE.rdy_reg_0 ;
  input [15:0]s2mm_ch_dmacr;
  input [7:0]Q;
  input [31:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] ;
  input \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[3] ;
  input [5:0]p_19_out;
  input [28:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 ;
  input \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19] ;
  input \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[20] ;
  input \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[26] ;
  input \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[28] ;
  input \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_1 ;
  input \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[0] ;
  input \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[1] ;
  input [15:0]s2mm_ch_pktcount;
  input [15:0]\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg ;
  input [20:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] ;
  input \dmacr_i_reg[2]_0 ;
  input [0:0]s2mm_gr_1;
  input \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[0]_0 ;
  input \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[4] ;
  input \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[5] ;
  input [22:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 ;
  input [2:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[7] ;
  input \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[6] ;
  input \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[7]_0 ;
  input [7:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15] ;
  input [5:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[23] ;
  input [4:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_1 ;
  input [12:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 ;
  input [12:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_1 ;
  input [0:0]p_16_out;
  input \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[1]_0 ;
  input [0:0]channel_enable_reg;
  input [0:0]dma_ch_serviced;
  input \GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_5_0 ;
  input soft_reset_clr;
  input s_axi_lite_rready;
  input \PACKET_DROP_REGISTER.dmacr_i_reg[9] ;
  input [9:0]s_axi_lite_awaddr;
  input [31:0]s_axi_lite_wdata;
  input [11:0]s_axi_lite_araddr;
  input [31:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ;

  wire [31:0]D;
  wire [15:0]\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg ;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_0 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_13 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_14 ;
  wire [2:0]\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ;
  wire \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_1 ;
  wire \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]_0 ;
  wire [1:0]\GEN_ASYNC_READ.axi2ip_rdce_reg[592]_0 ;
  wire [31:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ;
  wire \GEN_ASYNC_READ.read_in_progress_i_1_n_0 ;
  wire \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ;
  wire \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ;
  wire \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_1 ;
  wire \GEN_ASYNC_WRITE.AWVLD_CDC_TO_n_0 ;
  wire \GEN_ASYNC_WRITE.REG2_WREADY_n_0 ;
  wire \GEN_ASYNC_WRITE.REG3_WREADY_n_0 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_5 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_7 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_8 ;
  wire \GEN_ASYNC_WRITE.WVLD_CDC_TO_n_0 ;
  wire \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.awvalid_to2_reg_0 ;
  wire [6:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0 ;
  wire \GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.rdy_i_2_n_0 ;
  wire \GEN_ASYNC_WRITE.rdy_reg_0 ;
  wire \GEN_ASYNC_WRITE.rdy_to2_reg_n_0 ;
  wire \GEN_ASYNC_WRITE.wr_in_progress_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_10_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_11_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_4_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_5_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_5_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_6_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_9_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[10]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[10]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[10]_i_4_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[11]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[11]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[11]_i_4_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[12]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[12]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[12]_i_4_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[13]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[13]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[13]_i_4_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[14]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[14]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[14]_i_4_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_4_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_5_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[16]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[16]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[16]_i_4_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[16]_i_5_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[17]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[17]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[18]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[18]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[21]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[21]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[22]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[22]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[23]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[23]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[24]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[24]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[25]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[25]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[27]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[27]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[29]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[29]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_4_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_5_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_6_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_4_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_6_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_5_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_6_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_7_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[4]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[4]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[4]_i_5_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_5_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_6_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_7_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[6]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[6]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[6]_i_4_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[6]_i_5_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[7]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[7]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[7]_i_4_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[8]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[8]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[8]_i_4_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[8]_i_5_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[8]_i_6_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[9]_i_2_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[9]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[9]_i_4_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[0] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[0]_0 ;
  wire [7:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15] ;
  wire [12:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 ;
  wire [12:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_1 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[1] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[1]_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[20] ;
  wire [5:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[23] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[26] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[28] ;
  wire [20:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] ;
  wire [22:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 ;
  wire [4:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_1 ;
  wire [31:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] ;
  wire [28:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_1 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[3] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[4] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[5] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[6] ;
  wire [2:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[7] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[7]_0 ;
  wire \PACKET_DROP_REGISTER.dmacr_i_reg[9] ;
  wire [7:0]Q;
  wire [0:0]SS;
  wire [11:0]araddr_d3;
  wire arready_d1;
  wire arready_d10;
  wire arready_d11;
  wire arready_d2;
  wire arready_d3;
  wire arready_d4;
  wire arready_d5;
  wire arready_d6;
  wire arready_d7;
  wire arready_d8;
  wire arready_d9;
  wire arvalid;
  wire arvalid_d1;
  wire arvalid_d1_reg_0;
  wire arvalid_re;
  wire awvalid;
  wire awvalid_cdc_from;
  wire awvalid_d1;
  wire awvalid_to;
  wire awvalid_to2;
  wire [0:0]channel_enable_reg;
  wire [0:0]dma_ch_serviced;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire ip_addr_cap;
  wire ip_arvalid_d2;
  wire ip_arvalid_d3;
  wire ip_arvalid_re;
  wire ip_data_cap;
  wire irqdelay_wren0;
  wire irqthresh_wren0;
  wire [31:0]lite_rdata_cdc_from;
  wire [31:0]lite_rdata_d2;
  wire out;
  wire p_0_in;
  wire [11:0]p_0_out;
  wire [0:0]p_16_out;
  wire [5:0]p_19_out;
  wire [0:0]p_1_out;
  wire [322:322]p_3_out;
  wire p_6_out;
  wire rdy;
  wire rdy_back;
  wire rdy_back_to;
  wire rdy_cdc_from;
  wire rdy_to2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire rdy_to2_cdc_from;
  wire read_in_progress;
  wire rvalid;
  wire rvalid1;
  wire [15:0]s2mm_ch_dmacr;
  wire [15:0]s2mm_ch_pktcount;
  wire [0:0]s2mm_gr_1;
  wire s_axi_aclk;
  wire s_axi_lite_aclk;
  wire [11:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire scndry_out;
  wire [31:0]scndry_vect_out;
  wire soft_reset_clr;
  wire wvalid;
  wire wvalid_cdc_from;
  wire wvalid_d1;
  wire wvalid_to;
  wire wvalid_to2;

  mcu_axi_mcdma_0_0_cdc_sync__parameterized3 \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK 
       (.E(ip_arvalid_re),
        .ip_arvalid_d3(ip_arvalid_d3),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_lite_arready(s_axi_lite_arready),
        .scndry_out(ip_arvalid_d2));
  mcu_axi_mcdma_0_0_cdc_sync__parameterized4 \GEN_ASYNC_READ.REG_DATA2LITE_CLOCK 
       (.Q(lite_rdata_cdc_from),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_vect_out(lite_rdata_d2));
  mcu_axi_mcdma_0_0_cdc_sync__parameterized2 \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK 
       (.\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_14 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_13 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_0 ),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[326] (\GEN_ASYNC_WRITE.rdy_reg_0 ),
        .ip_arvalid_d3(ip_arvalid_d3),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .scndry_out(ip_arvalid_d2),
        .scndry_vect_out(araddr_d3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d10_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d9),
        .Q(arready_d10),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d11_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d10),
        .Q(arready_d11),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d12_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d11),
        .Q(E),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arready),
        .Q(arready_d1),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d2_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d1),
        .Q(arready_d2),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d3_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d2),
        .Q(arready_d3),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d4_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d3),
        .Q(arready_d4),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d5_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d4),
        .Q(arready_d5),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d6_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d5),
        .Q(arready_d6),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d7_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d6),
        .Q(arready_d7),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d8_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d7),
        .Q(arready_d8),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d9_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d8),
        .Q(arready_d9),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[0]),
        .Q(p_0_out[0]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[10]),
        .Q(p_0_out[10]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[11]),
        .Q(p_0_out[11]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[1]),
        .Q(p_0_out[1]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[2]),
        .Q(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[3]),
        .Q(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[4]),
        .Q(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[5]),
        .Q(p_0_out[5]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[6]),
        .Q(p_0_out[6]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[7]),
        .Q(p_0_out[7]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[8]),
        .Q(p_0_out[8]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[9]),
        .Q(p_0_out[9]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[326] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_0 ),
        .Q(\GEN_ASYNC_READ.axi2ip_rdce_reg[592]_0 [0]),
        .R(1'b0));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[342] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_13 ),
        .Q(p_1_out),
        .R(1'b0));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[592] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_14 ),
        .Q(\GEN_ASYNC_READ.axi2ip_rdce_reg[592]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.ip_arvalid_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip_arvalid_d2),
        .Q(ip_arvalid_d3),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [0]),
        .Q(lite_rdata_cdc_from[0]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [10]),
        .Q(lite_rdata_cdc_from[10]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [11]),
        .Q(lite_rdata_cdc_from[11]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [12]),
        .Q(lite_rdata_cdc_from[12]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [13]),
        .Q(lite_rdata_cdc_from[13]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [14]),
        .Q(lite_rdata_cdc_from[14]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [15]),
        .Q(lite_rdata_cdc_from[15]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [16]),
        .Q(lite_rdata_cdc_from[16]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [17]),
        .Q(lite_rdata_cdc_from[17]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [18]),
        .Q(lite_rdata_cdc_from[18]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [19]),
        .Q(lite_rdata_cdc_from[19]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [1]),
        .Q(lite_rdata_cdc_from[1]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [20]),
        .Q(lite_rdata_cdc_from[20]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [21]),
        .Q(lite_rdata_cdc_from[21]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [22]),
        .Q(lite_rdata_cdc_from[22]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [23]),
        .Q(lite_rdata_cdc_from[23]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [24]),
        .Q(lite_rdata_cdc_from[24]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [25]),
        .Q(lite_rdata_cdc_from[25]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [26]),
        .Q(lite_rdata_cdc_from[26]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [27]),
        .Q(lite_rdata_cdc_from[27]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [28]),
        .Q(lite_rdata_cdc_from[28]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [29]),
        .Q(lite_rdata_cdc_from[29]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [2]),
        .Q(lite_rdata_cdc_from[2]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [30]),
        .Q(lite_rdata_cdc_from[30]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [31]),
        .Q(lite_rdata_cdc_from[31]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [3]),
        .Q(lite_rdata_cdc_from[3]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [4]),
        .Q(lite_rdata_cdc_from[4]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [5]),
        .Q(lite_rdata_cdc_from[5]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [6]),
        .Q(lite_rdata_cdc_from[6]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [7]),
        .Q(lite_rdata_cdc_from[7]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [8]),
        .Q(lite_rdata_cdc_from[8]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9] 
       (.C(s_axi_aclk),
        .CE(rvalid1),
        .D(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [9]),
        .Q(lite_rdata_cdc_from[9]),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    \GEN_ASYNC_READ.read_in_progress_i_1 
       (.I0(read_in_progress),
        .I1(arvalid),
        .I2(arvalid_d1),
        .I3(out),
        .I4(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .O(\GEN_ASYNC_READ.read_in_progress_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.read_in_progress_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.read_in_progress_i_1_n_0 ),
        .Q(read_in_progress),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.rvalid1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rvalid),
        .Q(rvalid1),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.rvalid_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip_arvalid_re),
        .Q(rvalid),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1 
       (.I0(s_axi_lite_rready),
        .I1(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I2(out),
        .O(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[10]),
        .Q(s_axi_lite_rdata[10]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[11]),
        .Q(s_axi_lite_rdata[11]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[12]),
        .Q(s_axi_lite_rdata[12]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[13]),
        .Q(s_axi_lite_rdata[13]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[26]),
        .Q(s_axi_lite_rdata[26]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[27]),
        .Q(s_axi_lite_rdata[27]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[28]),
        .Q(s_axi_lite_rdata[28]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[29]),
        .Q(s_axi_lite_rdata[29]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[30]),
        .Q(s_axi_lite_rdata[30]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[31]),
        .Q(s_axi_lite_rdata[31]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[6]),
        .Q(s_axi_lite_rdata[6]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[7]),
        .Q(s_axi_lite_rdata[7]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[8]),
        .Q(s_axi_lite_rdata[8]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(lite_rdata_d2[9]),
        .Q(s_axi_lite_rdata[9]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_1 ),
        .Q(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .R(1'b0));
  mcu_axi_mcdma_0_0_cdc_sync_15 \GEN_ASYNC_WRITE.AWVLD_CDC_TO 
       (.\GEN_ASYNC_WRITE.awvalid_to2_reg (\GEN_ASYNC_WRITE.AWVLD_CDC_TO_n_0 ),
        .awvalid_to2(awvalid_to2),
        .ip_addr_cap(ip_addr_cap),
        .prmry_in(awvalid_cdc_from),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(awvalid_to));
  mcu_axi_mcdma_0_0_cdc_sync_16 \GEN_ASYNC_WRITE.REG2_WREADY 
       (.\GEN_ASYNC_WRITE.bvalid_i_reg (\GEN_ASYNC_WRITE.rdy_to2_reg_n_0 ),
        .\GEN_ASYNC_WRITE.rdy_to2_reg (\GEN_ASYNC_WRITE.REG2_WREADY_n_0 ),
        .out(out),
        .prmry_in(rdy_cdc_from),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_wready(s_axi_lite_wready),
        .scndry_out(scndry_out));
  mcu_axi_mcdma_0_0_cdc_sync_17 \GEN_ASYNC_WRITE.REG3_WREADY 
       (.\GEN_ASYNC_WRITE.rdy_back_reg (\GEN_ASYNC_WRITE.REG3_WREADY_n_0 ),
        .\GEN_ASYNC_WRITE.rdy_reg (\GEN_ASYNC_WRITE.rdy_reg_0 ),
        .prmry_in(rdy_to2_cdc_from),
        .rdy_back(rdy_back),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(rdy_back_to));
  mcu_axi_mcdma_0_0_cdc_sync__parameterized0 \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK 
       (.\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_7 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_4 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_8 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_5 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[300] (\GEN_ASYNC_WRITE.rdy_reg_0 ),
        .rdy(rdy),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_lite_awaddr(s_axi_lite_awaddr));
  mcu_axi_mcdma_0_0_cdc_sync__parameterized1 \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1 
       (.\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to ),
        .\PACKET_DROP_REGISTER.dmacr_i_reg[9] (\GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0 [3]),
        .\PACKET_DROP_REGISTER.dmacr_i_reg[9]_0 (\PACKET_DROP_REGISTER.dmacr_i_reg[9] ),
        .Q(Q),
        .SS(SS),
        .channel_enable_reg(channel_enable_reg),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2]_0 ),
        .\dmacr_i_reg[2]_1 (\GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0 [1]),
        .irqdelay_wren0(irqdelay_wren0),
        .irqthresh_wren0(irqthresh_wren0),
        .p_3_out(p_3_out),
        .p_6_out(p_6_out),
        .s2mm_ch_dmacr(s2mm_ch_dmacr),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .scndry_vect_out(scndry_vect_out),
        .soft_reset_clr(soft_reset_clr));
  mcu_axi_mcdma_0_0_cdc_sync_18 \GEN_ASYNC_WRITE.WVLD_CDC_TO 
       (.\GEN_ASYNC_WRITE.wvalid_to2_reg (\GEN_ASYNC_WRITE.WVLD_CDC_TO_n_0 ),
        .ip_data_cap(ip_data_cap),
        .prmry_in(wvalid_cdc_from),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(wvalid_to),
        .wvalid_to2(wvalid_to2));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_ASYNC_WRITE.awvalid_d1_i_1 
       (.I0(s_axi_lite_bvalid),
        .I1(out),
        .O(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.awvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(awvalid),
        .Q(awvalid_d1),
        .R(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.awvalid_to2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(awvalid_to),
        .Q(awvalid_to2),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[300] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1 ),
        .Q(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0 [0]),
        .R(1'b0));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[320] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2 ),
        .Q(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0 [1]),
        .R(1'b0));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[322] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3 ),
        .Q(p_3_out),
        .R(1'b0));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[327] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4 ),
        .Q(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0 [2]),
        .R(1'b0));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[336] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_8 ),
        .Q(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0 [3]),
        .R(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[337] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_7 ),
        .Q(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0 [4]),
        .R(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[338] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_5 ),
        .Q(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0 [5]),
        .R(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[340] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0 ),
        .Q(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0 [6]),
        .R(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.bvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG2_WREADY_n_0 ),
        .Q(s_axi_lite_bvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.ip_addr_cap_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.AWVLD_CDC_TO_n_0 ),
        .Q(ip_addr_cap),
        .R(\GEN_ASYNC_WRITE.REG3_WREADY_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.ip_data_cap_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.WVLD_CDC_TO_n_0 ),
        .Q(ip_data_cap),
        .R(\GEN_ASYNC_WRITE.REG3_WREADY_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_back_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rdy_back_to),
        .Q(rdy_back),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ASYNC_WRITE.rdy_cdc_from_i_1 
       (.I0(rdy),
        .I1(rdy_cdc_from),
        .O(\GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_cdc_from_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0 ),
        .Q(rdy_cdc_from),
        .R(\GEN_ASYNC_WRITE.REG3_WREADY_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_ASYNC_WRITE.rdy_i_2 
       (.I0(ip_addr_cap),
        .I1(ip_data_cap),
        .I2(rdy),
        .O(\GEN_ASYNC_WRITE.rdy_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.rdy_i_2_n_0 ),
        .Q(rdy),
        .R(\GEN_ASYNC_WRITE.REG3_WREADY_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(rdy_to2),
        .Q(rdy_to2_cdc_from),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_to2_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(rdy_to2),
        .Q(\GEN_ASYNC_WRITE.rdy_to2_reg_n_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.wr_in_progress_i_1 
       (.I0(awvalid_d1),
        .I1(awvalid),
        .I2(awvalid_cdc_from),
        .O(\GEN_ASYNC_WRITE.wr_in_progress_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.wr_in_progress_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.wr_in_progress_i_1_n_0 ),
        .Q(awvalid_cdc_from),
        .R(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1 
       (.I0(wvalid_d1),
        .I1(wvalid),
        .I2(wvalid_cdc_from),
        .O(\GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.wvalid_cdc_from_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0 ),
        .Q(wvalid_cdc_from),
        .R(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.wvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(wvalid),
        .Q(wvalid_d1),
        .R(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.wvalid_to2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wvalid_to),
        .Q(wvalid_to2),
        .R(\GEN_ASYNC_WRITE.awvalid_to2_reg_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEFFAEAE)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_3_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [0]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_4_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hAA0000FC)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_10 
       (.I0(dma_ch_serviced),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_5_0 ),
        .I2(p_0_out[5]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_11 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0008AAAA00080008)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_5_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_6_n_0 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[0] ),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA03FFAAAAF3FF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_3 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[0]_0 ),
        .I1(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_5_n_0 ),
        .I5(s2mm_ch_pktcount[0]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000C20)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_4 
       (.I0(p_0_out[9]),
        .I1(p_0_out[11]),
        .I2(p_0_out[10]),
        .I3(p_0_out[8]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_9_n_0 ),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_4_n_0 ),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hFFFF3808)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_5 
       (.I0(p_19_out[0]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I3(channel_enable_reg),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_10_n_0 ),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF2A)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_6 
       (.I0(p_0_out[5]),
        .I1(p_16_out),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_11_n_0 ),
        .I3(p_0_out[6]),
        .I4(p_0_out[1]),
        .I5(p_0_out[0]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_9 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I2(p_0_out[9]),
        .I3(s2mm_gr_1),
        .I4(p_0_out[7]),
        .I5(p_0_out[8]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[10]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[10]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[10]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[10]_i_4_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFBAAFBAFFBFAFBFF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[10]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [6]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(Q[2]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15] [2]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[10]_i_3 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [7]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 [7]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_1 [7]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA80AA800080A0800)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[10]_i_4 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_5_n_0 ),
        .I1(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [10]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] [4]),
        .I5(s2mm_ch_pktcount[10]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[11]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[11]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[11]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[11]_i_4_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h1C1FDCDFFFFFFFFF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[11]_i_2 
       (.I0(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [11]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] [5]),
        .I4(s2mm_ch_pktcount[11]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_5_n_0 ),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08AA08A0080A0800)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[11]_i_3 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_1 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [7]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(Q[3]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15] [3]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[11]_i_4 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [8]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 [8]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_1 [8]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[12]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[12]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[12]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[12]_i_4_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFBAAFBAFFBFAFBFF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[12]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [8]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(Q[4]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15] [4]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[12]_i_3 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [9]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 [9]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_1 [9]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA80AA800080A0800)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[12]_i_4 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_5_n_0 ),
        .I1(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [12]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] [6]),
        .I5(s2mm_ch_pktcount[12]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[13]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[13]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[13]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[13]_i_4_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFABAFABFFFBAFFBF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[13]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15] [5]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(Q[5]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [9]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[13]_i_3 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [10]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 [10]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_1 [10]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA80AA800080A0800)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[13]_i_4 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_5_n_0 ),
        .I1(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [13]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] [7]),
        .I5(s2mm_ch_pktcount[13]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[14]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[14]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[14]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[14]_i_4_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFBAAFBAFFBFAFBFF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[14]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [10]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(Q[6]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15] [6]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[14]_i_3 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [11]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 [11]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_1 [11]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA80AA800080A0800)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[14]_i_4 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_5_n_0 ),
        .I1(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [14]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] [8]),
        .I5(s2mm_ch_pktcount[14]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_4_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h1C1FDCDFFFFFFFFF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_2 
       (.I0(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [15]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] [9]),
        .I4(s2mm_ch_pktcount[15]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_5_n_0 ),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_3 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [12]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 [12]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_1 [12]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h08AA08A0080A0800)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_4 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_1 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [11]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(Q[7]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15] [7]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_5 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I1(p_0_out[6]),
        .I2(p_0_out[0]),
        .I3(p_0_out[1]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[16]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[16]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h00008A008A008A00)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[16]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[16]_i_3_n_0 ),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] [10]),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[16]_i_4_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [13]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_2_n_0 ),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAABFFABFAFBFFFB)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[16]_i_3 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_4_n_0 ),
        .I1(s2mm_ch_dmacr[0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [12]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[23] [0]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[16]_i_4 
       (.I0(p_0_out[6]),
        .I1(p_0_out[1]),
        .I2(p_0_out[0]),
        .I3(p_0_out[5]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[16]_i_5_n_0 ),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[16]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[16]_i_5 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[17]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[17]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[17]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFBAAFBAFFBFAFBFF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[17]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [13]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(s2mm_ch_dmacr[1]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[23] [1]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444F44444444444)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[17]_i_3 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] [11]),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [14]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[18]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[18]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[18]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFBAAFBAFFBFAFBFF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[18]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [14]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(s2mm_ch_dmacr[2]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[23] [2]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444F44444444444)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[18]_i_3 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] [12]),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [15]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF800FFFFF800F800)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[19]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [16]),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19] ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [19]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_3_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAAA30FFAAAA3FFF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[1]_0 ),
        .I1(s2mm_ch_pktcount[1]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_5_n_0 ),
        .I5(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [1]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_3 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[1] ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_6_n_0 ),
        .I4(p_19_out[1]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF800FFFFF800F800)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[20]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [17]),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[20] ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [20]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[21]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[21]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[21]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFBAAFBAFFBFAFBFF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[21]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [15]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(s2mm_ch_dmacr[5]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[23] [3]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444F44444444444)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[21]_i_3 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] [13]),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [18]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[22]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[22]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[22]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [22]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFABAFFBAFABFFFBF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[22]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [16]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[23] [4]),
        .I5(s2mm_ch_dmacr[6]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444F44444444444)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[22]_i_3 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] [14]),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [19]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[23]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[23]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[23]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFABAFFBAFABFFFBF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[23]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [17]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[23] [5]),
        .I5(s2mm_ch_dmacr[7]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444F44444444444)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[23]_i_3 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] [15]),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [20]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[24]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[24]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[24]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [24]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFBAAFBAFFBFAFBFF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[24]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [18]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(s2mm_ch_dmacr[8]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_1 [0]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444F44444444444)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[24]_i_3 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] [16]),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [21]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[25]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[25]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[25]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [25]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFABAFFBAFABFFFBF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[25]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_1 [1]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [19]),
        .I5(s2mm_ch_dmacr[9]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444F44444444444)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[25]_i_3 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] [17]),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [22]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF800FFFFF800F800)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[26]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [23]),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[26] ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [26]),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[27]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[27]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[27]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [27]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFABAFABFFFBAFFBF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[27]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_1 [2]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(s2mm_ch_dmacr[11]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [20]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444F44444444444)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[27]_i_3 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] [18]),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [24]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF800FFFFF800F800)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[28]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [25]),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[28] ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [28]),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[29]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[29]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[29]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [29]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hFABAFFBAFABFFFBF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[29]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_1 [3]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [21]),
        .I5(s2mm_ch_dmacr[13]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444F44444444444)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[29]_i_3 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] [19]),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [26]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [2]),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_4_n_0 ),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_5_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF3F3737FFFFF737F)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_2 
       (.I0(s2mm_ch_pktcount[2]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [2]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_5_n_0 ),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [0]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_3 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I1(p_0_out[6]),
        .I2(p_0_out[0]),
        .I3(p_0_out[1]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAAEA)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_4 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_6_n_0 ),
        .I1(p_19_out[2]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I5(\dmacr_i_reg[2]_0 ),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_5 
       (.I0(p_0_out[6]),
        .I1(p_0_out[1]),
        .I2(p_0_out[0]),
        .I3(p_0_out[5]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8AA080A08A008000)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_6 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_1 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 [0]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [0]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [30]),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hFABAFABFFFBAFFBF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_1 [4]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(s2mm_ch_dmacr[14]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [22]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444F44444444444)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_3 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] [20]),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [27]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_4 
       (.I0(p_0_out[1]),
        .I1(p_0_out[0]),
        .I2(p_0_out[6]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF800FFFFF800F800)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [28]),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_1 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [31]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_2 
       (.I0(p_0_out[5]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I2(p_0_out[6]),
        .I3(p_0_out[1]),
        .I4(p_0_out[0]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_6_n_0 ),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4 
       (.I0(p_0_out[10]),
        .I1(p_0_out[11]),
        .I2(p_0_out[7]),
        .I3(p_0_out[8]),
        .I4(p_0_out[9]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5 
       (.I0(p_0_out[11]),
        .I1(p_0_out[10]),
        .I2(p_0_out[6]),
        .I3(p_0_out[9]),
        .I4(p_0_out[8]),
        .I5(p_0_out[7]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_6 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_8 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I1(p_0_out[6]),
        .I2(p_0_out[0]),
        .I3(p_0_out[1]),
        .O(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_9 
       (.I0(p_0_out[6]),
        .I1(p_0_out[0]),
        .I2(p_0_out[1]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .O(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAFFFFEAAA)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[3] ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [3]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h20AA2020AAAAAAAA)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[2]_i_3_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_5_n_0 ),
        .I2(s2mm_ch_pktcount[3]),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_6_n_0 ),
        .I4(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [3]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_7_n_0 ),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4 
       (.I0(p_0_out[0]),
        .I1(p_0_out[1]),
        .I2(p_0_out[6]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I4(p_0_out[5]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h0DFFFFFF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_5 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I1(p_0_out[0]),
        .I2(p_0_out[1]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hFFFF0DFF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_6 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I1(p_0_out[0]),
        .I2(p_0_out[1]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hF4F7FFFF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_7 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [1]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[7] [0]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_5_n_0 ),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[4]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[4]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I2(p_0_out[6]),
        .I3(p_0_out[0]),
        .I4(p_0_out[1]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[4]_i_3_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAAAA03FFAAAAF3FF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[4]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[4] ),
        .I1(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [4]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_5_n_0 ),
        .I5(s2mm_ch_pktcount[4]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444444444)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[4]_i_3 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [4]),
        .I2(p_19_out[3]),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_6_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[4]_i_5_n_0 ),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[4]_i_5 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [1]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 [1]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_1 [1]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I2(p_0_out[6]),
        .I3(p_0_out[0]),
        .I4(p_0_out[1]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_3_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAAAA03FFAAAAF3FF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[5] ),
        .I1(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [5]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_5_n_0 ),
        .I5(s2mm_ch_pktcount[5]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444444444)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_3 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [5]),
        .I2(p_19_out[4]),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_6_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_7_n_0 ),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_5 
       (.I0(p_0_out[1]),
        .I1(p_0_out[0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_6 
       (.I0(p_0_out[6]),
        .I1(p_0_out[1]),
        .I2(p_0_out[0]),
        .I3(p_0_out[5]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[16]_i_5_n_0 ),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_7 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [2]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 [2]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_1 [2]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFB00FFFFFB00FB00)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[6]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[6]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[6]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[6]_i_4_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h8AA080A08A008000)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[6]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_1 [3]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 [3]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [3]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAFBAFFBFAFBFF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[6]_i_3 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [2]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[7] [1]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[6] ),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[6]_i_4 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[6]_i_5_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[8]_i_5_n_0 ),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I5(p_19_out[5]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA80AA800080A0800)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[6]_i_5 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_5_n_0 ),
        .I1(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [6]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] [0]),
        .I5(s2mm_ch_pktcount[6]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[7]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[7]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[7]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[7]_i_4_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h1C1FDCDFFFFFFFFF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[7]_i_2 
       (.I0(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [7]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] [1]),
        .I4(s2mm_ch_pktcount[7]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_5_n_0 ),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[7]_i_3 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [4]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 [4]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_1 [4]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h08AA08A0080A0800)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[7]_i_4 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_1 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [3]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[7] [2]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[7]_0 ),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[8]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[8]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[8]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[8]_i_4_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFE0000FFFEFFFE)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[8]_i_2 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[8]_i_5_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[8]_i_6_n_0 ),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_5_n_0 ),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[8]_i_3 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [5]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 [5]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_1 [5]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A0A80008A0080)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[8]_i_4 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_1 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15] [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(Q[0]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [4]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[8]_i_5 
       (.I0(p_0_out[5]),
        .I1(p_0_out[0]),
        .I2(p_0_out[1]),
        .I3(p_0_out[6]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h5F035FF3)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[8]_i_6 
       (.I0(s2mm_ch_pktcount[8]),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] [2]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I4(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [8]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[9]_i_1 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[9]_i_2_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[9]_i_3_n_0 ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[9]_i_4_n_0 ),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_4_n_0 ),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_5_n_0 ),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFABAFFBAFABFFFBF)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[9]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[30]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15] [1]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 [5]),
        .I5(Q[1]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[9]_i_3 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_4_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 [6]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [2]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 [6]),
        .I5(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_1 [6]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA80AA800080A0800)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[9]_i_4 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[15]_i_5_n_0 ),
        .I1(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [9]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [0]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] [3]),
        .I5(s2mm_ch_pktcount[9]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[9]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    arready_i_i_2
       (.I0(arvalid),
        .I1(read_in_progress),
        .I2(arvalid_d1),
        .I3(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .O(arvalid_re));
  FDRE #(
    .INIT(1'b0)) 
    arready_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_re),
        .Q(s_axi_lite_arready),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_d1_reg_0),
        .Q(arvalid_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_mcdma_pkt_drop" *) 
module mcu_axi_mcdma_0_0_axi_mcdma_pkt_drop
   (D,
    p_0_in,
    packet_dropped,
    s_axi_aclk);
  output [31:0]D;
  input p_0_in;
  input packet_dropped;
  input s_axi_aclk;

  wire [31:0]D;
  wire \DROP_COUNT.COMMON.total_drp_cnt[0]_i_2_n_0 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[0]_i_1_n_0 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[0]_i_1_n_1 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[0]_i_1_n_2 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[0]_i_1_n_3 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[0]_i_1_n_4 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[0]_i_1_n_5 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[0]_i_1_n_6 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[0]_i_1_n_7 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[12]_i_1_n_0 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[12]_i_1_n_1 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[12]_i_1_n_2 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[12]_i_1_n_3 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[12]_i_1_n_4 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[12]_i_1_n_5 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[12]_i_1_n_6 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[12]_i_1_n_7 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[16]_i_1_n_0 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[16]_i_1_n_1 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[16]_i_1_n_2 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[16]_i_1_n_3 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[16]_i_1_n_4 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[16]_i_1_n_5 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[16]_i_1_n_6 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[16]_i_1_n_7 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[20]_i_1_n_0 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[20]_i_1_n_1 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[20]_i_1_n_2 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[20]_i_1_n_3 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[20]_i_1_n_4 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[20]_i_1_n_5 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[20]_i_1_n_6 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[20]_i_1_n_7 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[24]_i_1_n_0 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[24]_i_1_n_1 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[24]_i_1_n_2 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[24]_i_1_n_3 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[24]_i_1_n_4 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[24]_i_1_n_5 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[24]_i_1_n_6 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[24]_i_1_n_7 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[28]_i_1_n_1 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[28]_i_1_n_2 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[28]_i_1_n_3 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[28]_i_1_n_4 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[28]_i_1_n_5 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[28]_i_1_n_6 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[28]_i_1_n_7 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[4]_i_1_n_0 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[4]_i_1_n_1 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[4]_i_1_n_2 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[4]_i_1_n_3 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[4]_i_1_n_4 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[4]_i_1_n_5 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[4]_i_1_n_6 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[4]_i_1_n_7 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[8]_i_1_n_0 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[8]_i_1_n_1 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[8]_i_1_n_2 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[8]_i_1_n_3 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[8]_i_1_n_4 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[8]_i_1_n_5 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[8]_i_1_n_6 ;
  wire \DROP_COUNT.COMMON.total_drp_cnt_reg[8]_i_1_n_7 ;
  wire p_0_in;
  wire packet_dropped;
  wire s_axi_aclk;
  wire [3:3]\NLW_DROP_COUNT.COMMON.total_drp_cnt_reg[28]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \DROP_COUNT.COMMON.total_drp_cnt[0]_i_2 
       (.I0(D[0]),
        .O(\DROP_COUNT.COMMON.total_drp_cnt[0]_i_2_n_0 ));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[0]_i_1_n_7 ),
        .Q(D[0]),
        .R(p_0_in));
  CARRY4 \DROP_COUNT.COMMON.total_drp_cnt_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\DROP_COUNT.COMMON.total_drp_cnt_reg[0]_i_1_n_0 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[0]_i_1_n_1 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[0]_i_1_n_2 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\DROP_COUNT.COMMON.total_drp_cnt_reg[0]_i_1_n_4 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[0]_i_1_n_5 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[0]_i_1_n_6 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[0]_i_1_n_7 }),
        .S({D[3:1],\DROP_COUNT.COMMON.total_drp_cnt[0]_i_2_n_0 }));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[10] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[8]_i_1_n_5 ),
        .Q(D[10]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[11] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[8]_i_1_n_4 ),
        .Q(D[11]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[12] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[12]_i_1_n_7 ),
        .Q(D[12]),
        .R(p_0_in));
  CARRY4 \DROP_COUNT.COMMON.total_drp_cnt_reg[12]_i_1 
       (.CI(\DROP_COUNT.COMMON.total_drp_cnt_reg[8]_i_1_n_0 ),
        .CO({\DROP_COUNT.COMMON.total_drp_cnt_reg[12]_i_1_n_0 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[12]_i_1_n_1 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[12]_i_1_n_2 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DROP_COUNT.COMMON.total_drp_cnt_reg[12]_i_1_n_4 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[12]_i_1_n_5 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[12]_i_1_n_6 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[12]_i_1_n_7 }),
        .S(D[15:12]));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[13] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[12]_i_1_n_6 ),
        .Q(D[13]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[14] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[12]_i_1_n_5 ),
        .Q(D[14]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[15] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[12]_i_1_n_4 ),
        .Q(D[15]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[16] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[16]_i_1_n_7 ),
        .Q(D[16]),
        .R(p_0_in));
  CARRY4 \DROP_COUNT.COMMON.total_drp_cnt_reg[16]_i_1 
       (.CI(\DROP_COUNT.COMMON.total_drp_cnt_reg[12]_i_1_n_0 ),
        .CO({\DROP_COUNT.COMMON.total_drp_cnt_reg[16]_i_1_n_0 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[16]_i_1_n_1 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[16]_i_1_n_2 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DROP_COUNT.COMMON.total_drp_cnt_reg[16]_i_1_n_4 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[16]_i_1_n_5 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[16]_i_1_n_6 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[16]_i_1_n_7 }),
        .S(D[19:16]));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[17] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[16]_i_1_n_6 ),
        .Q(D[17]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[18] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[16]_i_1_n_5 ),
        .Q(D[18]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[19] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[16]_i_1_n_4 ),
        .Q(D[19]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[0]_i_1_n_6 ),
        .Q(D[1]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[20] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[20]_i_1_n_7 ),
        .Q(D[20]),
        .R(p_0_in));
  CARRY4 \DROP_COUNT.COMMON.total_drp_cnt_reg[20]_i_1 
       (.CI(\DROP_COUNT.COMMON.total_drp_cnt_reg[16]_i_1_n_0 ),
        .CO({\DROP_COUNT.COMMON.total_drp_cnt_reg[20]_i_1_n_0 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[20]_i_1_n_1 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[20]_i_1_n_2 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DROP_COUNT.COMMON.total_drp_cnt_reg[20]_i_1_n_4 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[20]_i_1_n_5 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[20]_i_1_n_6 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[20]_i_1_n_7 }),
        .S(D[23:20]));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[21] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[20]_i_1_n_6 ),
        .Q(D[21]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[22] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[20]_i_1_n_5 ),
        .Q(D[22]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[23] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[20]_i_1_n_4 ),
        .Q(D[23]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[24] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[24]_i_1_n_7 ),
        .Q(D[24]),
        .R(p_0_in));
  CARRY4 \DROP_COUNT.COMMON.total_drp_cnt_reg[24]_i_1 
       (.CI(\DROP_COUNT.COMMON.total_drp_cnt_reg[20]_i_1_n_0 ),
        .CO({\DROP_COUNT.COMMON.total_drp_cnt_reg[24]_i_1_n_0 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[24]_i_1_n_1 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[24]_i_1_n_2 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DROP_COUNT.COMMON.total_drp_cnt_reg[24]_i_1_n_4 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[24]_i_1_n_5 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[24]_i_1_n_6 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[24]_i_1_n_7 }),
        .S(D[27:24]));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[25] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[24]_i_1_n_6 ),
        .Q(D[25]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[26] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[24]_i_1_n_5 ),
        .Q(D[26]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[27] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[24]_i_1_n_4 ),
        .Q(D[27]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[28] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[28]_i_1_n_7 ),
        .Q(D[28]),
        .R(p_0_in));
  CARRY4 \DROP_COUNT.COMMON.total_drp_cnt_reg[28]_i_1 
       (.CI(\DROP_COUNT.COMMON.total_drp_cnt_reg[24]_i_1_n_0 ),
        .CO({\NLW_DROP_COUNT.COMMON.total_drp_cnt_reg[28]_i_1_CO_UNCONNECTED [3],\DROP_COUNT.COMMON.total_drp_cnt_reg[28]_i_1_n_1 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[28]_i_1_n_2 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DROP_COUNT.COMMON.total_drp_cnt_reg[28]_i_1_n_4 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[28]_i_1_n_5 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[28]_i_1_n_6 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[28]_i_1_n_7 }),
        .S(D[31:28]));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[29] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[28]_i_1_n_6 ),
        .Q(D[29]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[0]_i_1_n_5 ),
        .Q(D[2]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[30] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[28]_i_1_n_5 ),
        .Q(D[30]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[31] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[28]_i_1_n_4 ),
        .Q(D[31]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[0]_i_1_n_4 ),
        .Q(D[3]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[4] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[4]_i_1_n_7 ),
        .Q(D[4]),
        .R(p_0_in));
  CARRY4 \DROP_COUNT.COMMON.total_drp_cnt_reg[4]_i_1 
       (.CI(\DROP_COUNT.COMMON.total_drp_cnt_reg[0]_i_1_n_0 ),
        .CO({\DROP_COUNT.COMMON.total_drp_cnt_reg[4]_i_1_n_0 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[4]_i_1_n_1 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[4]_i_1_n_2 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DROP_COUNT.COMMON.total_drp_cnt_reg[4]_i_1_n_4 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[4]_i_1_n_5 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[4]_i_1_n_6 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[4]_i_1_n_7 }),
        .S(D[7:4]));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[5] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[4]_i_1_n_6 ),
        .Q(D[5]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[6] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[4]_i_1_n_5 ),
        .Q(D[6]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[7] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[4]_i_1_n_4 ),
        .Q(D[7]),
        .R(p_0_in));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[8] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[8]_i_1_n_7 ),
        .Q(D[8]),
        .R(p_0_in));
  CARRY4 \DROP_COUNT.COMMON.total_drp_cnt_reg[8]_i_1 
       (.CI(\DROP_COUNT.COMMON.total_drp_cnt_reg[4]_i_1_n_0 ),
        .CO({\DROP_COUNT.COMMON.total_drp_cnt_reg[8]_i_1_n_0 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[8]_i_1_n_1 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[8]_i_1_n_2 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DROP_COUNT.COMMON.total_drp_cnt_reg[8]_i_1_n_4 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[8]_i_1_n_5 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[8]_i_1_n_6 ,\DROP_COUNT.COMMON.total_drp_cnt_reg[8]_i_1_n_7 }),
        .S(D[11:8]));
  FDRE \DROP_COUNT.COMMON.total_drp_cnt_reg[9] 
       (.C(s_axi_aclk),
        .CE(packet_dropped),
        .D(\DROP_COUNT.COMMON.total_drp_cnt_reg[8]_i_1_n_6 ),
        .Q(D[9]),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_mcdma_pkt_drop" *) 
module mcu_axi_mcdma_0_0_axi_mcdma_pkt_drop__parameterized0
   (\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg ,
    s2mm_ch_pkt_irq_set,
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 ,
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[3]_0 ,
    \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[15]_0 ,
    s_axi_aclk,
    p_0_in,
    s2mm_ch_pktirqthresh_wren,
    Q,
    packet_dropped,
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_1 ,
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[1]_0 ,
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0]_0 );
  output [15:0]\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg ;
  output [0:0]s2mm_ch_pkt_irq_set;
  output [7:0]\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 ;
  output \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[3]_0 ;
  input \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[15]_0 ;
  input s_axi_aclk;
  input p_0_in;
  input [0:0]s2mm_ch_pktirqthresh_wren;
  input [3:0]Q;
  input packet_dropped;
  input [6:0]\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_1 ;
  input \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[1]_0 ;
  input [0:0]\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0]_0 ;

  wire \CCHANNEL.SEPARATE_INTR.packet_irq_i_i_1_n_0 ;
  wire \CCHANNEL.SEPARATE_INTR.packet_thresh_int[4]_i_2_n_0 ;
  wire \CCHANNEL.SEPARATE_INTR.packet_thresh_int[5]_i_2_n_0 ;
  wire \CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_1_n_0 ;
  wire \CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_3_n_0 ;
  wire \CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_5_n_0 ;
  wire [0:0]\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0]_0 ;
  wire \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[1]_0 ;
  wire \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[3]_0 ;
  wire [7:0]\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 ;
  wire [6:0]\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_1 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt[0]_i_4_n_0 ;
  wire [15:0]\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0]_i_3_n_0 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0]_i_3_n_1 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0]_i_3_n_2 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0]_i_3_n_3 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0]_i_3_n_4 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0]_i_3_n_5 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0]_i_3_n_6 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0]_i_3_n_7 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[12]_i_1_n_1 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[12]_i_1_n_2 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[12]_i_1_n_3 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[12]_i_1_n_4 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[12]_i_1_n_5 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[12]_i_1_n_6 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[12]_i_1_n_7 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[15]_0 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4]_i_1_n_0 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4]_i_1_n_1 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4]_i_1_n_2 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4]_i_1_n_3 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4]_i_1_n_4 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4]_i_1_n_5 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4]_i_1_n_6 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4]_i_1_n_7 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8]_i_1_n_0 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8]_i_1_n_1 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8]_i_1_n_2 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8]_i_1_n_3 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8]_i_1_n_4 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8]_i_1_n_5 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8]_i_1_n_6 ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8]_i_1_n_7 ;
  wire [3:0]Q;
  wire decrement;
  wire p_0_in;
  wire [7:1]p_2_in;
  wire packet_dropped;
  wire [0:0]s2mm_ch_pkt_irq_set;
  wire [0:0]s2mm_ch_pktirqthresh_wren;
  wire s_axi_aclk;
  wire [3:3]\NLW_DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[12]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hB888)) 
    \CCHANNEL.SEPARATE_INTR.packet_irq_i_i_1 
       (.I0(s2mm_ch_pkt_irq_set),
        .I1(s2mm_ch_pktirqthresh_wren),
        .I2(decrement),
        .I3(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[3]_0 ),
        .O(\CCHANNEL.SEPARATE_INTR.packet_irq_i_i_1_n_0 ));
  FDRE \CCHANNEL.SEPARATE_INTR.packet_irq_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\CCHANNEL.SEPARATE_INTR.packet_irq_i_i_1_n_0 ),
        .Q(s2mm_ch_pkt_irq_set),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h9F90)) 
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int[1]_i_1 
       (.I0(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [1]),
        .I1(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [0]),
        .I2(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[1]_0 ),
        .I3(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_1 [0]),
        .O(p_2_in[1]));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int[2]_i_1 
       (.I0(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [2]),
        .I1(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [0]),
        .I2(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [1]),
        .I3(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[1]_0 ),
        .I4(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_1 [1]),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int[3]_i_1 
       (.I0(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [3]),
        .I1(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [1]),
        .I2(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [0]),
        .I3(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [2]),
        .I4(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[1]_0 ),
        .I5(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_1 [2]),
        .O(p_2_in[3]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int[4]_i_1 
       (.I0(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [4]),
        .I1(\CCHANNEL.SEPARATE_INTR.packet_thresh_int[4]_i_2_n_0 ),
        .I2(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[1]_0 ),
        .I3(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_1 [3]),
        .O(p_2_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int[4]_i_2 
       (.I0(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [3]),
        .I1(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [1]),
        .I2(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [0]),
        .I3(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [2]),
        .O(\CCHANNEL.SEPARATE_INTR.packet_thresh_int[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8AAA8BB8)) 
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int[5]_i_1 
       (.I0(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_1 [4]),
        .I1(s2mm_ch_pktirqthresh_wren),
        .I2(\CCHANNEL.SEPARATE_INTR.packet_thresh_int[5]_i_2_n_0 ),
        .I3(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [5]),
        .I4(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[3]_0 ),
        .O(p_2_in[5]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int[5]_i_2 
       (.I0(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [2]),
        .I1(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [0]),
        .I2(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [1]),
        .I3(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [3]),
        .I4(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [4]),
        .O(\CCHANNEL.SEPARATE_INTR.packet_thresh_int[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA8CA3)) 
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int[6]_i_1 
       (.I0(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_1 [5]),
        .I1(\CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_3_n_0 ),
        .I2(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[3]_0 ),
        .I3(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [6]),
        .I4(s2mm_ch_pktirqthresh_wren),
        .O(p_2_in[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAABAAAA)) 
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_1 
       (.I0(s2mm_ch_pktirqthresh_wren),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(packet_dropped),
        .I5(Q[3]),
        .O(\CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF0000FFE100E1)) 
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_2 
       (.I0(\CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_3_n_0 ),
        .I1(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [6]),
        .I2(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [7]),
        .I3(s2mm_ch_pktirqthresh_wren),
        .I4(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_1 [6]),
        .I5(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[3]_0 ),
        .O(p_2_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_3 
       (.I0(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [5]),
        .I1(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [4]),
        .I2(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [3]),
        .I3(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [1]),
        .I4(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [0]),
        .I5(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [2]),
        .O(\CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_4 
       (.I0(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [3]),
        .I1(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [2]),
        .I2(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [0]),
        .I3(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [1]),
        .I4(\CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_5_n_0 ),
        .O(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_5 
       (.I0(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [6]),
        .I1(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [7]),
        .I2(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [4]),
        .I3(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [5]),
        .O(\CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_5_n_0 ));
  FDSE \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_1_n_0 ),
        .D(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0]_0 ),
        .Q(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [0]),
        .S(p_0_in));
  FDRE \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_1_n_0 ),
        .D(p_2_in[1]),
        .Q(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [1]),
        .R(p_0_in));
  FDRE \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_1_n_0 ),
        .D(p_2_in[2]),
        .Q(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [2]),
        .R(p_0_in));
  FDRE \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_1_n_0 ),
        .D(p_2_in[3]),
        .Q(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [3]),
        .R(p_0_in));
  FDRE \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_1_n_0 ),
        .D(p_2_in[4]),
        .Q(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [4]),
        .R(p_0_in));
  FDRE \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_1_n_0 ),
        .D(p_2_in[5]),
        .Q(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [5]),
        .R(p_0_in));
  FDRE \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_1_n_0 ),
        .D(p_2_in[6]),
        .Q(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [6]),
        .R(p_0_in));
  FDRE \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_1_n_0 ),
        .D(p_2_in[7]),
        .Q(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 [7]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00000004)) 
    \DROP_COUNT.CCHANNEL.channel_drp_cnt[0]_i_2 
       (.I0(Q[3]),
        .I1(packet_dropped),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(decrement));
  LUT1 #(
    .INIT(2'h1)) 
    \DROP_COUNT.CCHANNEL.channel_drp_cnt[0]_i_4 
       (.I0(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [0]),
        .O(\DROP_COUNT.CCHANNEL.channel_drp_cnt[0]_i_4_n_0 ));
  FDRE \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(decrement),
        .D(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0]_i_3_n_7 ),
        .Q(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [0]),
        .R(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[15]_0 ));
  CARRY4 \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0]_i_3_n_0 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0]_i_3_n_1 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0]_i_3_n_2 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0]_i_3_n_4 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0]_i_3_n_5 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0]_i_3_n_6 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0]_i_3_n_7 }),
        .S({\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [3:1],\DROP_COUNT.CCHANNEL.channel_drp_cnt[0]_i_4_n_0 }));
  FDRE \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[10] 
       (.C(s_axi_aclk),
        .CE(decrement),
        .D(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8]_i_1_n_5 ),
        .Q(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [10]),
        .R(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[15]_0 ));
  FDRE \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[11] 
       (.C(s_axi_aclk),
        .CE(decrement),
        .D(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8]_i_1_n_4 ),
        .Q(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [11]),
        .R(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[15]_0 ));
  FDRE \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[12] 
       (.C(s_axi_aclk),
        .CE(decrement),
        .D(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[12]_i_1_n_7 ),
        .Q(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [12]),
        .R(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[15]_0 ));
  CARRY4 \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[12]_i_1 
       (.CI(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[12]_i_1_CO_UNCONNECTED [3],\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[12]_i_1_n_1 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[12]_i_1_n_2 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[12]_i_1_n_4 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[12]_i_1_n_5 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[12]_i_1_n_6 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[12]_i_1_n_7 }),
        .S(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [15:12]));
  FDRE \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[13] 
       (.C(s_axi_aclk),
        .CE(decrement),
        .D(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[12]_i_1_n_6 ),
        .Q(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [13]),
        .R(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[15]_0 ));
  FDRE \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[14] 
       (.C(s_axi_aclk),
        .CE(decrement),
        .D(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[12]_i_1_n_5 ),
        .Q(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [14]),
        .R(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[15]_0 ));
  FDRE \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[15] 
       (.C(s_axi_aclk),
        .CE(decrement),
        .D(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[12]_i_1_n_4 ),
        .Q(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [15]),
        .R(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[15]_0 ));
  FDRE \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(decrement),
        .D(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0]_i_3_n_6 ),
        .Q(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [1]),
        .R(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[15]_0 ));
  FDRE \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(decrement),
        .D(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0]_i_3_n_5 ),
        .Q(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [2]),
        .R(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[15]_0 ));
  FDRE \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(decrement),
        .D(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0]_i_3_n_4 ),
        .Q(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [3]),
        .R(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[15]_0 ));
  FDRE \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4] 
       (.C(s_axi_aclk),
        .CE(decrement),
        .D(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4]_i_1_n_7 ),
        .Q(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [4]),
        .R(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[15]_0 ));
  CARRY4 \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4]_i_1 
       (.CI(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[0]_i_3_n_0 ),
        .CO({\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4]_i_1_n_0 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4]_i_1_n_1 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4]_i_1_n_2 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4]_i_1_n_4 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4]_i_1_n_5 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4]_i_1_n_6 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4]_i_1_n_7 }),
        .S(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [7:4]));
  FDRE \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[5] 
       (.C(s_axi_aclk),
        .CE(decrement),
        .D(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4]_i_1_n_6 ),
        .Q(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [5]),
        .R(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[15]_0 ));
  FDRE \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[6] 
       (.C(s_axi_aclk),
        .CE(decrement),
        .D(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4]_i_1_n_5 ),
        .Q(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [6]),
        .R(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[15]_0 ));
  FDRE \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[7] 
       (.C(s_axi_aclk),
        .CE(decrement),
        .D(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4]_i_1_n_4 ),
        .Q(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [7]),
        .R(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[15]_0 ));
  FDRE \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8] 
       (.C(s_axi_aclk),
        .CE(decrement),
        .D(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8]_i_1_n_7 ),
        .Q(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [8]),
        .R(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[15]_0 ));
  CARRY4 \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8]_i_1 
       (.CI(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[4]_i_1_n_0 ),
        .CO({\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8]_i_1_n_0 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8]_i_1_n_1 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8]_i_1_n_2 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8]_i_1_n_4 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8]_i_1_n_5 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8]_i_1_n_6 ,\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8]_i_1_n_7 }),
        .S(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [11:8]));
  FDRE \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[9] 
       (.C(s_axi_aclk),
        .CE(decrement),
        .D(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[8]_i_1_n_6 ),
        .Q(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg [9]),
        .R(\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_mcdma_reg_module" *) 
module mcu_axi_mcdma_0_0_axi_mcdma_reg_module
   (s_axi_lite_arready,
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ,
    s_axi_lite_bvalid,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[592] ,
    s2mm_gr_1,
    sg_ftch_error,
    sg_updt_error,
    dma_ch_serviced,
    s2mm_ch_dmacr,
    s2mm_ch_irqthresh_wren,
    s2mm_ch_pktirqthresh_wren,
    s2mm_ch_irqdelay_wren,
    error_d1_other,
    s2mm_dmacr,
    soft_reset,
    halted_reg,
    p_19_out,
    dma_decerr,
    sg_slverr,
    sg_decerr,
    sg_interr,
    dma_interr,
    dma_slverr,
    idle,
    S,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[21] ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30] ,
    SR,
    \GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_reg ,
    ch_delay_zero__6,
    ch_thresh_count1__1,
    Q,
    scndry_out,
    s_axi_lite_wready,
    s2mm_halted_set0,
    \dma_ch_en_i_reg[0] ,
    \PACKET_DROP_REGISTER.dmacr_i_reg[15] ,
    dma_interr_reg,
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0] ,
    \PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_reg ,
    \s2mm_ch_pktdrp_reset_reg[0]_0 ,
    \sg_user_cache_reg[27] ,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ,
    \s2mm_user_cache_reg[11] ,
    soft_reset_re0,
    s2mm_ch_tailpntr_updated,
    s_axi_lite_rdata,
    s2mm_ch1_introut,
    rdy_to2,
    s_axi_lite_aclk,
    p_0_in,
    s_axi_lite_arvalid,
    \GEN_ASYNC_WRITE.awvalid_to2_reg ,
    s_axi_aclk,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    out,
    s_axi_lite_rready,
    p_0_in_0,
    s2mm_gr_1_int,
    sg_ftch_error0,
    dma_ch_serviced_i,
    sg_updt_error0,
    sg_ftch_error0_1,
    s2mm_ch_ftch_idle,
    halted_reg_0,
    dma_interr_reg_0,
    dma_slverr_reg,
    dma_decerr_reg,
    sg_interr_reg,
    sg_slverr_reg,
    sg_decerr_reg,
    dma_decerr_reg_0,
    sg_slverr_reg_0,
    sg_decerr_reg_0,
    sg_interr_reg_0,
    dma_interr_reg_1,
    dma_slverr_reg_0,
    bd_under_run_reg,
    idle_reg,
    \sg_idle1_inferred__0/i__carry__1 ,
    ch_delay_cnt_en,
    axi_mcdma_tstvec_s2mm_sof,
    s2mm_ch_dly_irq_set,
    \dmacr_i_reg[0] ,
    s_axi_lite_bready,
    \GEN_ASYNC_WRITE.rdy_reg ,
    s2mm_halt_cmplt,
    s2mm_halted_set_reg,
    s2mm_all_idle,
    s2mm_stop,
    p_81_out,
    \SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg ,
    \SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg[0] ,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ,
    s2mm_new_curdesc_wren_mngr,
    m_axis_s2mm_ftch_id,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 ,
    p_33_out,
    p_35_out,
    p_34_out,
    s2mm_ch_pktcount,
    \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[23]_0 ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_3 ,
    soft_reset_d1,
    soft_reset_clr,
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0]_0 ,
    \dma_ch_ser_i_reg[15] ,
    s_axi_lite_awaddr,
    s_axi_lite_wdata,
    s_axi_lite_araddr,
    s2mm_ch_pkt_irq_set,
    s2mm_ch_ioc_irq_set,
    D,
    \dma_pktdrp_i_reg[31] );
  output s_axi_lite_arready;
  output \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ;
  output s_axi_lite_bvalid;
  output [1:0]\GEN_ASYNC_READ.axi2ip_rdce_reg[592] ;
  output [0:0]s2mm_gr_1;
  output sg_ftch_error;
  output sg_updt_error;
  output [0:0]dma_ch_serviced;
  output [16:0]s2mm_ch_dmacr;
  output [0:0]s2mm_ch_irqthresh_wren;
  output [0:0]s2mm_ch_pktirqthresh_wren;
  output [0:0]s2mm_ch_irqdelay_wren;
  output error_d1_other;
  output [0:0]s2mm_dmacr;
  output soft_reset;
  output halted_reg;
  output [5:0]p_19_out;
  output dma_decerr;
  output sg_slverr;
  output sg_decerr;
  output sg_interr;
  output dma_interr;
  output dma_slverr;
  output idle;
  output [1:0]S;
  output [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[21] ;
  output [2:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30] ;
  output [0:0]SR;
  output \GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_reg ;
  output ch_delay_zero__6;
  output ch_thresh_count1__1;
  output [0:0]Q;
  output scndry_out;
  output s_axi_lite_wready;
  output s2mm_halted_set0;
  output \dma_ch_en_i_reg[0] ;
  output [6:0]\PACKET_DROP_REGISTER.dmacr_i_reg[15] ;
  output dma_interr_reg;
  output [0:0]\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0] ;
  output \PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_reg ;
  output \s2mm_ch_pktdrp_reset_reg[0]_0 ;
  output [15:0]\sg_user_cache_reg[27] ;
  output [31:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ;
  output [7:0]\s2mm_user_cache_reg[11] ;
  output soft_reset_re0;
  output [0:0]s2mm_ch_tailpntr_updated;
  output [31:0]s_axi_lite_rdata;
  output s2mm_ch1_introut;
  input rdy_to2;
  input s_axi_lite_aclk;
  input p_0_in;
  input s_axi_lite_arvalid;
  input \GEN_ASYNC_WRITE.awvalid_to2_reg ;
  input s_axi_aclk;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input out;
  input s_axi_lite_rready;
  input p_0_in_0;
  input [0:0]s2mm_gr_1_int;
  input sg_ftch_error0;
  input [0:0]dma_ch_serviced_i;
  input sg_updt_error0;
  input sg_ftch_error0_1;
  input [0:0]s2mm_ch_ftch_idle;
  input halted_reg_0;
  input dma_interr_reg_0;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input sg_interr_reg;
  input sg_slverr_reg;
  input sg_decerr_reg;
  input dma_decerr_reg_0;
  input sg_slverr_reg_0;
  input sg_decerr_reg_0;
  input sg_interr_reg_0;
  input dma_interr_reg_1;
  input dma_slverr_reg_0;
  input bd_under_run_reg;
  input idle_reg;
  input [25:0]\sg_idle1_inferred__0/i__carry__1 ;
  input ch_delay_cnt_en;
  input [0:0]axi_mcdma_tstvec_s2mm_sof;
  input [0:0]s2mm_ch_dly_irq_set;
  input \dmacr_i_reg[0] ;
  input s_axi_lite_bready;
  input \GEN_ASYNC_WRITE.rdy_reg ;
  input s2mm_halt_cmplt;
  input s2mm_halted_set_reg;
  input s2mm_all_idle;
  input s2mm_stop;
  input p_81_out;
  input \SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg ;
  input \SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg[0] ;
  input [31:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ;
  input [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ;
  input s2mm_new_curdesc_wren_mngr;
  input [0:0]m_axis_s2mm_ftch_id;
  input [7:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 ;
  input p_33_out;
  input p_35_out;
  input p_34_out;
  input [15:0]s2mm_ch_pktcount;
  input [15:0]\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg ;
  input [7:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[23]_0 ;
  input [7:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_3 ;
  input soft_reset_d1;
  input soft_reset_clr;
  input \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0]_0 ;
  input [14:0]\dma_ch_ser_i_reg[15] ;
  input [9:0]s_axi_lite_awaddr;
  input [31:0]s_axi_lite_wdata;
  input [11:0]s_axi_lite_araddr;
  input [0:0]s2mm_ch_pkt_irq_set;
  input [0:0]s2mm_ch_ioc_irq_set;
  input [0:0]D;
  input [31:0]\dma_pktdrp_i_reg[31] ;

  wire [0:0]\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0] ;
  wire \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0]_0 ;
  wire [0:0]D;
  wire [15:0]\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg ;
  wire [1:0]\GEN_ASYNC_READ.axi2ip_rdce_reg[592] ;
  wire \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ;
  wire \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ;
  wire \GEN_ASYNC_WRITE.awvalid_to2_reg ;
  wire \GEN_ASYNC_WRITE.rdy_reg ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_87 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_88 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_89 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_90 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_91 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_92 ;
  wire \GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_reg ;
  wire [31:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ;
  wire [31:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ;
  wire [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[21] ;
  wire [2:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30] ;
  wire [7:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_3 ;
  wire [7:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 ;
  wire [7:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[23]_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[0] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[10] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[11] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[12] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[13] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[14] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[15] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[16] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[17] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[18] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[19] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[1] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[20] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[21] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[22] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[23] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[24] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[25] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[26] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[27] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[28] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[29] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[2] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[30] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[31] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[3] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[4] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[5] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[6] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[7] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[8] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[9] ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_117 ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_118 ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_119 ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_21 ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_62 ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_64 ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_66 ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_78 ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_79 ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_80 ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_81 ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_82 ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_83 ;
  wire \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_84 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_17 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_18 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_19 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_20 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_21 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_26 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_27 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_28 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_29 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_63 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_64 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_66 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_67 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_68 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_69 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_70 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_71 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_72 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_73 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_74 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_75 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_76 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_77 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_78 ;
  wire I_COMMON_REGISTER_n_1;
  wire I_COMMON_REGISTER_n_10;
  wire I_COMMON_REGISTER_n_11;
  wire I_COMMON_REGISTER_n_12;
  wire I_COMMON_REGISTER_n_17;
  wire I_COMMON_REGISTER_n_18;
  wire I_COMMON_REGISTER_n_19;
  wire I_COMMON_REGISTER_n_2;
  wire I_COMMON_REGISTER_n_20;
  wire I_COMMON_REGISTER_n_25;
  wire I_COMMON_REGISTER_n_26;
  wire I_COMMON_REGISTER_n_27;
  wire I_COMMON_REGISTER_n_28;
  wire I_COMMON_REGISTER_n_3;
  wire I_COMMON_REGISTER_n_4;
  wire I_COMMON_REGISTER_n_9;
  wire [6:0]\PACKET_DROP_REGISTER.dmacr_i_reg[15] ;
  wire \PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_reg ;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg ;
  wire \SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg[0] ;
  wire arready_d12;
  wire arvalid;
  wire arvalid_d1_i_1_n_0;
  wire [0:0]axi_mcdma_tstvec_s2mm_sof;
  wire bd_under_run_reg;
  wire ch_delay_cnt_en;
  wire ch_delay_zero__6;
  wire ch_thresh_count1__1;
  wire [0:0]channel_enable_reg;
  wire \dma_ch_en_i_reg[0] ;
  wire [14:0]\dma_ch_ser_i_reg[15] ;
  wire [0:0]dma_ch_serviced;
  wire [0:0]dma_ch_serviced_i;
  wire dma_decerr;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_interr;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire [31:2]dma_pktdrp_i;
  wire [31:0]\dma_pktdrp_i_reg[31] ;
  wire dma_slverr;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire \dmacr_i_reg[0] ;
  wire error_d1_other;
  wire halted_reg;
  wire halted_reg_0;
  wire idle;
  wire idle_reg;
  wire [31:0]ip2axi_rddata;
  wire irqdelay_wren0;
  wire irqthresh_wren0;
  wire [0:0]m_axis_s2mm_ftch_id;
  wire out;
  wire p_0_in;
  wire p_0_in_0;
  wire [4:2]p_0_out;
  wire [0:0]p_16_out;
  wire [5:0]p_19_out;
  wire [342:342]p_1_out;
  wire [31:0]p_2_out;
  wire p_33_out;
  wire p_34_out;
  wire p_35_out;
  wire [340:300]p_3_out;
  wire p_5_out;
  wire p_6_out;
  wire p_81_out;
  wire rdy_to2;
  wire s2mm_all_idle;
  wire s2mm_ch1_introut;
  wire [0:0]s2mm_ch_dly_irq_set;
  wire [16:0]s2mm_ch_dmacr;
  wire [8:8]s2mm_ch_dmacr__0;
  wire [0:0]s2mm_ch_ftch_idle;
  wire [0:0]s2mm_ch_ioc_irq_set;
  wire [0:0]s2mm_ch_irqdelay_wren;
  wire [0:0]s2mm_ch_irqthresh_wren;
  wire [0:0]s2mm_ch_pkdrp_rst;
  wire [0:0]s2mm_ch_pkt_irq_set;
  wire [15:0]s2mm_ch_pktcount;
  wire \s2mm_ch_pktdrp_reset_reg[0]_0 ;
  wire [0:0]s2mm_ch_pktirqthresh_wren;
  wire [30:6]s2mm_ch_taildesc;
  wire [0:0]s2mm_ch_tailpntr_updated;
  wire [0:0]s2mm_dmacr;
  wire [0:0]s2mm_gr_1;
  wire [0:0]s2mm_gr_1_int;
  wire s2mm_halt_cmplt;
  wire s2mm_halted_set0;
  wire s2mm_halted_set_reg;
  wire s2mm_new_curdesc_wren_mngr;
  wire s2mm_stop;
  wire [7:0]\s2mm_user_cache_reg[11] ;
  wire s_axi_aclk;
  wire s_axi_lite_aclk;
  wire [11:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire scndry_out;
  wire sg_decerr;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_ftch_error;
  wire sg_ftch_error0;
  wire sg_ftch_error0_1;
  wire [25:0]\sg_idle1_inferred__0/i__carry__1 ;
  wire sg_interr;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_slverr;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire sg_updt_error;
  wire sg_updt_error0;
  wire [15:0]\sg_user_cache_reg[27] ;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re0;

  LUT2 #(
    .INIT(4'hB)) 
    \DROP_COUNT.CCHANNEL.channel_drp_cnt[0]_i_1 
       (.I0(s2mm_ch_pkdrp_rst),
        .I1(\dmacr_i_reg[0] ),
        .O(\s2mm_ch_pktdrp_reset_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h08C8)) 
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1 
       (.I0(arready_d12),
        .I1(out),
        .I2(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ),
        .I3(s_axi_lite_rready),
        .O(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ));
  mcu_axi_mcdma_0_0_axi_mcdma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.D(ip2axi_rddata),
        .\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg (\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg ),
        .E(arready_d12),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_92 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_91 ),
        .\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 (p_0_out),
        .\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_1 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_88 ),
        .\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_87 ),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[592]_0 (\GEN_ASYNC_READ.axi2ip_rdce_reg[592] ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ({\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[31] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[30] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[29] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[28] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[27] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[26] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[25] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[24] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[23] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[22] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[21] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[20] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[19] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[18] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[17] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[16] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[15] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[14] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[13] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[12] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[11] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[10] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[9] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[8] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[7] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[6] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[5] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[4] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[3] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[2] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[1] ,\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[0] }),
        .\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 (\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ),
        .\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_1 (\GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ),
        .\GEN_ASYNC_WRITE.awvalid_to2_reg_0 (\GEN_ASYNC_WRITE.awvalid_to2_reg ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0 ({p_3_out[340],p_3_out[338:336],p_3_out[327],p_3_out[320],p_3_out[300]}),
        .\GEN_ASYNC_WRITE.rdy_reg_0 (\GEN_ASYNC_WRITE.rdy_reg ),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_5_0 (s2mm_dmacr),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[0] (\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_17 ),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[0]_0 (\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_84 ),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15] (\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 ),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 ({\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_66 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_67 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_68 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_69 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_70 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_71 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_72 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_73 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_74 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_75 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_76 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_77 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_78 }),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_1 ({\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_18 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_19 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_20 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_21 ,\s2mm_user_cache_reg[11] [7:4],\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_26 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_27 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_28 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_29 ,\s2mm_user_cache_reg[11] [2]}),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19] (\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_79 ),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[1] (\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_63 ),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[1]_0 (\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_119 ),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[20] (\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_80 ),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[23] ({\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[23]_0 [7:5],\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[23]_0 [2:0]}),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[26] (\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_81 ),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[28] (\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_82 ),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] ({s2mm_ch_taildesc[30:29],s2mm_ch_taildesc[27],s2mm_ch_taildesc[25:21],s2mm_ch_taildesc[18:6]}),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_0 ({\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [30:29],\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [27],\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [25:21],\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [18:6],\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [3:2]}),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30]_1 ({\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_3 [6:5],\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_3 [3],\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_3 [1:0]}),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] ({I_COMMON_REGISTER_n_1,I_COMMON_REGISTER_n_2,I_COMMON_REGISTER_n_3,I_COMMON_REGISTER_n_4,\sg_user_cache_reg[27] [15:12],I_COMMON_REGISTER_n_9,I_COMMON_REGISTER_n_10,I_COMMON_REGISTER_n_11,I_COMMON_REGISTER_n_12,\sg_user_cache_reg[27] [11:8],I_COMMON_REGISTER_n_17,I_COMMON_REGISTER_n_18,I_COMMON_REGISTER_n_19,I_COMMON_REGISTER_n_20,\sg_user_cache_reg[27] [7:4],I_COMMON_REGISTER_n_25,I_COMMON_REGISTER_n_26,I_COMMON_REGISTER_n_27,I_COMMON_REGISTER_n_28,\sg_user_cache_reg[27] [3:0]}),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_0 ({dma_pktdrp_i[31:4],dma_pktdrp_i[2]}),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31]_1 (\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_83 ),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[3] (\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_64 ),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[4] (\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_117 ),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[5] (\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_118 ),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[6] (\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_62 ),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[7] ({\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_64 ,Q,\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_66 }),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[7]_0 (\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_78 ),
        .\PACKET_DROP_REGISTER.dmacr_i_reg[9] (\dmacr_i_reg[0] ),
        .Q({\PACKET_DROP_REGISTER.dmacr_i_reg[15] ,s2mm_ch_dmacr__0}),
        .SS(\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_90 ),
        .arvalid(arvalid),
        .arvalid_d1_reg_0(arvalid_d1_i_1_n_0),
        .channel_enable_reg(channel_enable_reg),
        .dma_ch_serviced(dma_ch_serviced),
        .\dmacr_i_reg[2] (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_89 ),
        .\dmacr_i_reg[2]_0 (soft_reset),
        .irqdelay_wren0(irqdelay_wren0),
        .irqthresh_wren0(irqthresh_wren0),
        .out(out),
        .p_0_in(p_0_in),
        .p_16_out(p_16_out),
        .p_19_out(p_19_out),
        .p_1_out(p_1_out),
        .p_6_out(p_6_out),
        .rdy_to2(rdy_to2),
        .s2mm_ch_dmacr(s2mm_ch_dmacr[16:1]),
        .s2mm_ch_pktcount(s2mm_ch_pktcount),
        .s2mm_gr_1(s2mm_gr_1),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .scndry_out(scndry_out),
        .scndry_vect_out(p_2_out),
        .soft_reset_clr(soft_reset_clr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[0]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[10]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[11]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[12]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[13]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[14]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[15]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[16]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[17]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[18]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[19]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[1]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[20]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[21]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[22]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[23]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[24]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[25]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[26]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[27]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[28]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[29]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[2]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[30]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[31]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[3]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[4]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[5]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[6]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[7]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[8]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata[9]),
        .Q(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg_n_0_[9] ),
        .R(1'b0));
  mcu_axi_mcdma_0_0_cdc_sync_14 \GEN_S2MM_REGISTERS.CHANNEL_USED[0].GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE 
       (.prmry_in(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_21 ),
        .s2mm_ch1_introut(s2mm_ch1_introut),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  mcu_axi_mcdma_0_0_axi_mcdma_register \GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER 
       (.\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0] (\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0] ),
        .\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0]_0 (\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[15]_0 [0]),
        .\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0]_1 (\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0]_0 ),
        .D({p_2_out[31:3],p_2_out[0]}),
        .\GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_reg (\GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_reg ),
        .\GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_reg_0 (\dmacr_i_reg[0] ),
        .\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 ({p_3_out[340],p_3_out[338:336]}),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[1]_0 (\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_119 ),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[5]_0 (s2mm_dmacr),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[19]_0 (\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_79 ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[20]_0 (\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_80 ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[21]_0 (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[21] ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[26]_0 (\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_81 ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 (\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_82 ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0 (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30] ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 (\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_83 ),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 (p_0_out[3:2]),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata[20]_i_2_0 (\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[23]_0 [4:3]),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_3_0 ({\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_3 [7],\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_3 [4],\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_3 [2]}),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19] (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_88 ),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_87 ),
        .\PACKET_DROP_REGISTER.dmacr_i_reg[15]_0 ({\PACKET_DROP_REGISTER.dmacr_i_reg[15] ,s2mm_ch_dmacr__0}),
        .\PACKET_DROP_REGISTER.dmacr_i_reg[9]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_90 ),
        .\PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_reg_0 (\PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_reg ),
        .Q({s2mm_ch_taildesc[30:29],s2mm_ch_taildesc[27],s2mm_ch_taildesc[25:21],s2mm_ch_taildesc[18:6]}),
        .S(S),
        .SR(SR),
        .SS(\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_91 ),
        .axi_mcdma_tstvec_s2mm_sof(axi_mcdma_tstvec_s2mm_sof),
        .bd_under_run_reg_0(bd_under_run_reg),
        .ch_delay_cnt_en(ch_delay_cnt_en),
        .ch_delay_zero__6(ch_delay_zero__6),
        .ch_thresh_count1__1(ch_thresh_count1__1),
        .dly_irq_reg_0(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_62 ),
        .dma_decerr(dma_decerr),
        .dma_decerr_reg_0(dma_decerr_reg_0),
        .dma_interr(dma_interr),
        .dma_interr_reg_0(dma_interr_reg),
        .dma_interr_reg_1(dma_interr_reg_1),
        .dma_slverr(dma_slverr),
        .dma_slverr_reg_0(dma_slverr_reg_0),
        .\dmacr_i_reg[7]_0 ({\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_64 ,Q,\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_66 }),
        .err_irq_reg_0(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_78 ),
        .error_d1_other(error_d1_other),
        .idle_reg_0(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_84 ),
        .ioc_irq_reg_0(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_118 ),
        .irqdelay_wren0(irqdelay_wren0),
        .irqthresh_wren0(irqthresh_wren0),
        .m_axis_s2mm_ftch_id(m_axis_s2mm_ftch_id),
        .p_0_in_0(p_0_in_0),
        .p_5_out(p_5_out),
        .p_6_out(p_6_out),
        .pktdrp_irq_reg_0(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_117 ),
        .prmry_in(\GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER_n_21 ),
        .s2mm_ch_dly_irq_set(s2mm_ch_dly_irq_set),
        .s2mm_ch_dmacr(s2mm_ch_dmacr),
        .s2mm_ch_ftch_idle(s2mm_ch_ftch_idle),
        .s2mm_ch_ioc_irq_set(s2mm_ch_ioc_irq_set),
        .s2mm_ch_irqdelay_wren(s2mm_ch_irqdelay_wren),
        .s2mm_ch_irqthresh_wren(s2mm_ch_irqthresh_wren),
        .s2mm_ch_pkt_irq_set(s2mm_ch_pkt_irq_set),
        .s2mm_ch_pktirqthresh_wren(s2mm_ch_pktirqthresh_wren),
        .s2mm_ch_tailpntr_updated(s2mm_ch_tailpntr_updated),
        .s2mm_new_curdesc_wren_mngr(s2mm_new_curdesc_wren_mngr),
        .s_axi_aclk(s_axi_aclk),
        .sg_decerr(sg_decerr),
        .sg_decerr_reg_0(sg_decerr_reg_0),
        .sg_ftch_error0_1(sg_ftch_error0_1),
        .\sg_idle1_inferred__0/i__carry__1 (\sg_idle1_inferred__0/i__carry__1 ),
        .sg_interr(sg_interr),
        .sg_interr_reg_0(sg_interr_reg_0),
        .sg_slverr(sg_slverr),
        .sg_slverr_reg_0(sg_slverr_reg_0),
        .sg_updt_error0(sg_updt_error0));
  mcu_axi_mcdma_0_0_axi_mcdma_s2mm_common_register \GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER 
       (.D(p_2_out[15:0]),
        .\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[3] (p_0_out[4:3]),
        .Q({\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_18 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_19 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_20 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_21 ,\s2mm_user_cache_reg[11] [7:4],\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_26 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_27 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_28 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_29 ,\s2mm_user_cache_reg[11] [3:0]}),
        .\SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg (\SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg ),
        .\SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg[0] (\SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg[0] ),
        .channel_enable_reg(channel_enable_reg),
        .\dma_ch_en_i_reg[0]_0 (\dma_ch_en_i_reg[0] ),
        .\dma_ch_en_i_reg[0]_1 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_92 ),
        .\dma_ch_ser_i_reg[0]_0 (\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_17 ),
        .\dma_ch_ser_i_reg[0]_1 (D),
        .\dma_ch_ser_i_reg[15]_0 ({\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_66 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_67 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_68 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_69 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_70 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_71 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_72 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_73 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_74 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_75 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_76 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_77 ,\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_78 }),
        .\dma_ch_ser_i_reg[15]_1 (\dma_ch_ser_i_reg[15] ),
        .\dma_ch_ser_i_reg[1]_0 (\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_63 ),
        .dma_ch_serviced(dma_ch_serviced),
        .dma_ch_serviced_i(dma_ch_serviced_i),
        .dma_decerr_reg_0(dma_decerr_reg),
        .dma_interr_reg_0(dma_interr_reg_0),
        .\dma_pktdrp_i_reg[31]_0 ({dma_pktdrp_i[31:4],dma_pktdrp_i[2]}),
        .\dma_pktdrp_i_reg[31]_1 (\dma_pktdrp_i_reg[31] ),
        .dma_slverr_reg_0(dma_slverr_reg),
        .\dmacr_i_reg[0]_0 (s2mm_dmacr),
        .\dmacr_i_reg[0]_1 (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[2]_0 (soft_reset),
        .\dmacr_i_reg[2]_1 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_89 ),
        .halted_reg_0(halted_reg),
        .halted_reg_1(halted_reg_0),
        .idle(idle),
        .idle_reg_0(idle_reg),
        .p_0_in_0(p_0_in_0),
        .p_16_out(p_16_out),
        .p_19_out(p_19_out),
        .p_33_out(p_33_out),
        .p_34_out(p_34_out),
        .p_35_out(p_35_out),
        .p_5_out(p_5_out),
        .p_81_out(p_81_out),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_ch_ftch_idle(s2mm_ch_ftch_idle),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_halted_set0(s2mm_halted_set0),
        .s2mm_halted_set_reg(s2mm_halted_set_reg),
        .s2mm_stop(s2mm_stop),
        .\s2mm_user_cache_reg[15]_0 ({p_3_out[327],p_3_out[320]}),
        .\s2mm_user_cache_reg[3]_0 (\GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER_n_64 ),
        .s_axi_aclk(s_axi_aclk),
        .sg_decerr_reg_0(sg_decerr_reg),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_ftch_error_reg_0(sg_ftch_error),
        .sg_interr_reg_0(sg_interr_reg),
        .sg_slverr_reg_0(sg_slverr_reg),
        .sg_updt_error_reg_0(sg_updt_error),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_re0(soft_reset_re0));
  mcu_axi_mcdma_0_0_axi_mcdma_common_register I_COMMON_REGISTER
       (.D(p_2_out),
        .E(p_3_out[300]),
        .Q({I_COMMON_REGISTER_n_1,I_COMMON_REGISTER_n_2,I_COMMON_REGISTER_n_3,I_COMMON_REGISTER_n_4,\sg_user_cache_reg[27] [15:12],I_COMMON_REGISTER_n_9,I_COMMON_REGISTER_n_10,I_COMMON_REGISTER_n_11,I_COMMON_REGISTER_n_12,\sg_user_cache_reg[27] [11:8],I_COMMON_REGISTER_n_17,I_COMMON_REGISTER_n_18,I_COMMON_REGISTER_n_19,I_COMMON_REGISTER_n_20,\sg_user_cache_reg[27] [7:4],I_COMMON_REGISTER_n_25,I_COMMON_REGISTER_n_26,I_COMMON_REGISTER_n_27,I_COMMON_REGISTER_n_28,\sg_user_cache_reg[27] [3:0]}),
        .p_0_in_0(p_0_in_0),
        .s2mm_gr_1(s2mm_gr_1),
        .s2mm_gr_1_int(s2mm_gr_1_int),
        .s_axi_aclk(s_axi_aclk));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h08)) 
    arvalid_d1_i_1
       (.I0(arvalid),
        .I1(out),
        .I2(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ),
        .O(arvalid_d1_i_1_n_0));
  FDRE \s2mm_ch_pktdrp_reset_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(s2mm_ch_pkdrp_rst),
        .R(p_0_in_0));
endmodule

(* ORIG_REF_NAME = "axi_mcdma_register" *) 
module mcu_axi_mcdma_0_0_axi_mcdma_register
   (s2mm_ch_dmacr,
    s2mm_ch_irqthresh_wren,
    s2mm_ch_pktirqthresh_wren,
    s2mm_ch_irqdelay_wren,
    error_d1_other,
    prmry_in,
    p_5_out,
    dma_decerr,
    sg_slverr,
    sg_decerr,
    sg_interr,
    dma_interr,
    dma_slverr,
    S,
    Q,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[21]_0 ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0 ,
    SR,
    \GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_reg ,
    ch_delay_zero__6,
    dly_irq_reg_0,
    ch_thresh_count1__1,
    \dmacr_i_reg[7]_0 ,
    dma_interr_reg_0,
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0] ,
    \PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_reg_0 ,
    \PACKET_DROP_REGISTER.dmacr_i_reg[15]_0 ,
    err_irq_reg_0,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[19]_0 ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[20]_0 ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[26]_0 ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 ,
    idle_reg_0,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ,
    pktdrp_irq_reg_0,
    ioc_irq_reg_0,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[1]_0 ,
    s2mm_ch_tailpntr_updated,
    p_0_in_0,
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 ,
    D,
    s_axi_aclk,
    irqthresh_wren0,
    p_6_out,
    irqdelay_wren0,
    sg_updt_error0,
    sg_ftch_error0_1,
    s2mm_ch_ftch_idle,
    dma_decerr_reg_0,
    sg_slverr_reg_0,
    sg_decerr_reg_0,
    sg_interr_reg_0,
    dma_interr_reg_1,
    dma_slverr_reg_0,
    bd_under_run_reg_0,
    \sg_idle1_inferred__0/i__carry__1 ,
    ch_delay_cnt_en,
    axi_mcdma_tstvec_s2mm_sof,
    s2mm_ch_dly_irq_set,
    \GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_reg_0 ,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[5]_0 ,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 ,
    s2mm_new_curdesc_wren_mngr,
    m_axis_s2mm_ftch_id,
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0]_0 ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19] ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19]_0 ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[20]_i_2_0 ,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_3_0 ,
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0]_1 ,
    SS,
    \PACKET_DROP_REGISTER.dmacr_i_reg[9]_0 ,
    s2mm_ch_pkt_irq_set,
    s2mm_ch_ioc_irq_set);
  output [16:0]s2mm_ch_dmacr;
  output [0:0]s2mm_ch_irqthresh_wren;
  output [0:0]s2mm_ch_pktirqthresh_wren;
  output [0:0]s2mm_ch_irqdelay_wren;
  output error_d1_other;
  output prmry_in;
  output p_5_out;
  output dma_decerr;
  output sg_slverr;
  output sg_decerr;
  output sg_interr;
  output dma_interr;
  output dma_slverr;
  output [1:0]S;
  output [20:0]Q;
  output [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[21]_0 ;
  output [2:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0 ;
  output [0:0]SR;
  output \GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_reg ;
  output ch_delay_zero__6;
  output dly_irq_reg_0;
  output ch_thresh_count1__1;
  output [2:0]\dmacr_i_reg[7]_0 ;
  output dma_interr_reg_0;
  output [0:0]\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0] ;
  output \PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_reg_0 ;
  output [7:0]\PACKET_DROP_REGISTER.dmacr_i_reg[15]_0 ;
  output err_irq_reg_0;
  output \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[19]_0 ;
  output \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[20]_0 ;
  output \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[26]_0 ;
  output \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 ;
  output \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 ;
  output idle_reg_0;
  output [31:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ;
  output pktdrp_irq_reg_0;
  output ioc_irq_reg_0;
  output \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[1]_0 ;
  output [0:0]s2mm_ch_tailpntr_updated;
  input p_0_in_0;
  input [3:0]\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 ;
  input [29:0]D;
  input s_axi_aclk;
  input irqthresh_wren0;
  input p_6_out;
  input irqdelay_wren0;
  input sg_updt_error0;
  input sg_ftch_error0_1;
  input [0:0]s2mm_ch_ftch_idle;
  input dma_decerr_reg_0;
  input sg_slverr_reg_0;
  input sg_decerr_reg_0;
  input sg_interr_reg_0;
  input dma_interr_reg_1;
  input dma_slverr_reg_0;
  input bd_under_run_reg_0;
  input [25:0]\sg_idle1_inferred__0/i__carry__1 ;
  input ch_delay_cnt_en;
  input [0:0]axi_mcdma_tstvec_s2mm_sof;
  input [0:0]s2mm_ch_dly_irq_set;
  input \GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_reg_0 ;
  input \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[5]_0 ;
  input [31:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ;
  input [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 ;
  input s2mm_new_curdesc_wren_mngr;
  input [0:0]m_axis_s2mm_ftch_id;
  input [0:0]\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0]_0 ;
  input \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19] ;
  input \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19]_0 ;
  input [1:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 ;
  input [1:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata[20]_i_2_0 ;
  input [2:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_3_0 ;
  input \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0]_1 ;
  input [0:0]SS;
  input [0:0]\PACKET_DROP_REGISTER.dmacr_i_reg[9]_0 ;
  input [0:0]s2mm_ch_pkt_irq_set;
  input [0:0]s2mm_ch_ioc_irq_set;

  wire [0:0]\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0] ;
  wire [0:0]\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0]_0 ;
  wire \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0]_1 ;
  wire [29:0]D;
  wire \GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_5_n_0 ;
  wire \GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_reg ;
  wire \GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_reg_0 ;
  wire [3:0]\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[1]_0 ;
  wire [31:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ;
  wire [31:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[5]_0 ;
  wire \GEN_DESC_REG_FOR_SG.error_pointer_set_i_1_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[19]_0 ;
  wire \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[20]_0 ;
  wire [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[21]_0 ;
  wire \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[26]_0 ;
  wire \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 ;
  wire [2:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0 ;
  wire \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[19]_i_3_n_0 ;
  wire [1:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 ;
  wire [1:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata[20]_i_2_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[20]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[26]_i_3_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[28]_i_3_n_0 ;
  wire [2:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_3_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_7_n_0 ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19] ;
  wire \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19]_0 ;
  wire [7:0]\PACKET_DROP_REGISTER.dmacr_i_reg[15]_0 ;
  wire [0:0]\PACKET_DROP_REGISTER.dmacr_i_reg[9]_0 ;
  wire \PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_reg_0 ;
  wire [20:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [0:0]axi_mcdma_tstvec_s2mm_sof;
  wire bd_under_run;
  wire bd_under_run_reg_0;
  wire ch_delay_cnt_en;
  wire ch_delay_zero__6;
  wire ch_thresh_count1__1;
  wire curdesc_lsb_i;
  wire dly_irq_i_1_n_0;
  wire dly_irq_reg_0;
  wire dma_decerr;
  wire dma_decerr_reg_0;
  wire dma_interr;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_slverr;
  wire dma_slverr_reg_0;
  wire [2:0]\dmacr_i_reg[7]_0 ;
  wire \dmacr_i_reg_n_0_[4] ;
  wire \dmacr_i_reg_n_0_[5] ;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_0;
  wire error_d1_other;
  wire error_or;
  wire error_pointer_set;
  wire idle_reg_0;
  wire idle_reg_n_0;
  wire introut_int0;
  wire introut_int_i_2_n_0;
  wire ioc_irq_i_1_n_0;
  wire ioc_irq_reg_0;
  wire ioc_irq_reg_n_0;
  wire irqdelay_wren0;
  wire irqthresh_wren0;
  wire [0:0]m_axis_s2mm_ftch_id;
  wire p_0_in_0;
  wire [31:0]p_1_in;
  wire p_5_out;
  wire p_6_out;
  wire pktdrp_irq_i_1_n_0;
  wire pktdrp_irq_reg_0;
  wire pktdrp_irq_reg_n_0;
  wire prmry_in;
  wire [0:0]s2mm_ch_dly_irq_set;
  wire [16:0]s2mm_ch_dmacr;
  wire [0:0]s2mm_ch_ftch_idle;
  wire [0:0]s2mm_ch_ioc_irq_set;
  wire [0:0]s2mm_ch_irqdelay_wren;
  wire [0:0]s2mm_ch_irqthresh_wren;
  wire [0:0]s2mm_ch_pkt_irq_set;
  wire [0:0]s2mm_ch_pktirqthresh_wren;
  wire [31:19]s2mm_ch_taildesc;
  wire [0:0]s2mm_ch_tailpntr_updated;
  wire s2mm_new_curdesc_wren_mngr;
  wire s_axi_aclk;
  wire sg_decerr;
  wire sg_decerr_reg_0;
  wire sg_ftch_error;
  wire sg_ftch_error0_1;
  wire [25:0]\sg_idle1_inferred__0/i__carry__1 ;
  wire sg_interr;
  wire sg_interr_reg_0;
  wire sg_slverr;
  wire sg_slverr_reg_0;
  wire sg_updt_error;
  wire sg_updt_error0;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;

  LUT3 #(
    .INIT(8'h74)) 
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int[0]_i_1 
       (.I0(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0]_0 ),
        .I1(\PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_reg_0 ),
        .I2(\PACKET_DROP_REGISTER.dmacr_i_reg[15]_0 [0]),
        .O(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0] ));
  LUT2 #(
    .INIT(4'h1)) 
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int[4]_i_3 
       (.I0(s2mm_ch_pktirqthresh_wren),
        .I1(\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0]_1 ),
        .O(\PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_reg_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt[6]_i_1 
       (.I0(ch_delay_cnt_en),
        .I1(s2mm_ch_irqdelay_wren),
        .I2(\GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_reg ),
        .I3(axi_mcdma_tstvec_s2mm_sof),
        .O(SR));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt[6]_i_3 
       (.I0(s2mm_ch_dly_irq_set),
        .I1(ch_delay_zero__6),
        .I2(\GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_reg_0 ),
        .I3(dly_irq_reg_0),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[5]_0 ),
        .O(\GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_reg ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_2 
       (.I0(s2mm_ch_dmacr[13]),
        .I1(s2mm_ch_dmacr[14]),
        .I2(s2mm_ch_dmacr[15]),
        .I3(s2mm_ch_dmacr[16]),
        .I4(\GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_5_n_0 ),
        .O(ch_delay_zero__6));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_5 
       (.I0(s2mm_ch_dmacr[10]),
        .I1(s2mm_ch_dmacr[9]),
        .I2(s2mm_ch_dmacr[12]),
        .I3(s2mm_ch_dmacr[11]),
        .O(\GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .Q(tailpntr_updated_d1),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tailpntr_updated_d1),
        .Q(tailpntr_updated_d2),
        .R(p_0_in_0));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[0]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [0]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[5]_0 ),
        .I4(s2mm_new_curdesc_wren_mngr),
        .I5(m_axis_s2mm_ftch_id),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [10]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [4]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(D[8]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [11]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [5]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(D[9]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .I1(D[10]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [6]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [12]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [13]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [7]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(D[11]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [14]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [8]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(D[12]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .I1(D[13]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [9]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [15]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [16]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [10]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(D[14]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .O(p_1_in[16]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [17]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [11]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(D[15]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .O(p_1_in[17]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [18]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [12]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(D[16]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .O(p_1_in[18]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [19]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [13]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(D[17]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .O(p_1_in[19]));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[1]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [1]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[5]_0 ),
        .I4(s2mm_new_curdesc_wren_mngr),
        .I5(m_axis_s2mm_ftch_id),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .I1(D[18]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [14]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [20]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .O(p_1_in[20]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .I1(D[19]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [15]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [21]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .O(p_1_in[21]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [22]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [16]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(D[20]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .O(p_1_in[22]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [23]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [17]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(D[21]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .O(p_1_in[23]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [24]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [18]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(D[22]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [25]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [19]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(D[23]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .O(p_1_in[25]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .I1(D[24]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [20]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [26]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .O(p_1_in[26]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [27]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [21]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(D[25]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .O(p_1_in[27]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .I1(D[26]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [22]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [28]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .O(p_1_in[28]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .I1(D[27]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [23]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [29]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .O(p_1_in[29]));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[2]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [2]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[5]_0 ),
        .I4(s2mm_new_curdesc_wren_mngr),
        .I5(m_axis_s2mm_ftch_id),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [30]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [24]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(D[28]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .O(p_1_in[30]));
  LUT4 #(
    .INIT(16'h00F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 
       (.I0(s2mm_ch_dmacr[0]),
        .I1(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [2]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .I3(error_pointer_set),
        .O(curdesc_lsb_i));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .I1(D[29]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [25]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [31]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .O(p_1_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 
       (.I0(sg_ftch_error),
        .I1(sg_updt_error),
        .I2(m_axis_s2mm_ftch_id),
        .I3(s2mm_new_curdesc_wren_mngr),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[5]_0 ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4 
       (.I0(sg_updt_error),
        .I1(sg_ftch_error),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5 
       (.I0(m_axis_s2mm_ftch_id),
        .I1(s2mm_new_curdesc_wren_mngr),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[5]_0 ),
        .I3(sg_ftch_error),
        .I4(sg_updt_error),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[3]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [3]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[5]_0 ),
        .I4(s2mm_new_curdesc_wren_mngr),
        .I5(m_axis_s2mm_ftch_id),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[4]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [4]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[5]_0 ),
        .I4(s2mm_new_curdesc_wren_mngr),
        .I5(m_axis_s2mm_ftch_id),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[5]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [5]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[5]_0 ),
        .I4(s2mm_new_curdesc_wren_mngr),
        .I5(m_axis_s2mm_ftch_id),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .I1(D[4]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [6]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [0]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .I1(D[5]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [1]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [7]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [8]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [2]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(D[6]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_5_n_0 ),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [9]),
        .I2(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2 [3]),
        .I3(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0 ),
        .I4(D[7]),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[0]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [0]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[10]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [10]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[11]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [11]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[12]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [12]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[13]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [13]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[14]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [14]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[15]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [15]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[16]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [16]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[17]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [17]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[18]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [18]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[19]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [19]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[1]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [1]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[20]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [20]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[21]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [21]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[22]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [22]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[23]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [23]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[24]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [24]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[25]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [25]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[26]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [26]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[27]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [27]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[28]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [28]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[29]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [29]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[2]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [2]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[30]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [30]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[31]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [31]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[3]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [3]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[4]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [4]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[5]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [5]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[6]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [6]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[7]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [7]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[8]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [8]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(p_1_in[9]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [9]),
        .R(p_0_in_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_DESC_REG_FOR_SG.error_pointer_set_i_1 
       (.I0(sg_ftch_error),
        .I1(sg_updt_error),
        .O(\GEN_DESC_REG_FOR_SG.error_pointer_set_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.error_pointer_set_reg 
       (.C(s_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.error_pointer_set_i_1_n_0 ),
        .Q(error_pointer_set),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[10] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[8]),
        .Q(Q[4]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[11] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[9]),
        .Q(Q[5]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[12] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[10]),
        .Q(Q[6]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[13] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[11]),
        .Q(Q[7]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[14] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[12]),
        .Q(Q[8]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[15] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[13]),
        .Q(Q[9]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[16] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[14]),
        .Q(Q[10]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[17] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[15]),
        .Q(Q[11]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[18] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[16]),
        .Q(Q[12]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[19] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[17]),
        .Q(s2mm_ch_taildesc[19]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[20] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[18]),
        .Q(s2mm_ch_taildesc[20]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[21] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[19]),
        .Q(Q[13]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[22] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[20]),
        .Q(Q[14]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[23] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[21]),
        .Q(Q[15]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[24] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[22]),
        .Q(Q[16]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[25] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[23]),
        .Q(Q[17]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[26] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[24]),
        .Q(s2mm_ch_taildesc[26]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[27] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[25]),
        .Q(Q[18]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[26]),
        .Q(s2mm_ch_taildesc[28]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[29] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[27]),
        .Q(Q[19]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[28]),
        .Q(Q[20]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[29]),
        .Q(s2mm_ch_taildesc[31]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[6] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[4]),
        .Q(Q[0]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[7] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[5]),
        .Q(Q[1]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[8] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[6]),
        .Q(Q[2]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[9] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [3]),
        .D(D[7]),
        .Q(Q[3]),
        .R(p_0_in_0));
  LUT5 #(
    .INIT(32'hF530F53F)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_8 
       (.I0(idle_reg_n_0),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [0]),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 [1]),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 [0]),
        .I4(s2mm_ch_dmacr[0]),
        .O(idle_reg_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[19]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[19]_i_3_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19] ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19]_0 ),
        .I3(s2mm_ch_taildesc[19]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[19]_0 ));
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[19]_i_3 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[20]_i_2_0 [0]),
        .I1(s2mm_ch_dmacr[4]),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 [1]),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 [0]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [19]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_4 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [1]),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 [1]),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 [0]),
        .I3(bd_under_run),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[20]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[20]_i_3_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19] ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19]_0 ),
        .I3(s2mm_ch_taildesc[20]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[20]_0 ));
  LUT5 #(
    .INIT(32'hF053FF53)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[20]_i_3 
       (.I0(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [20]),
        .I1(s2mm_ch_dmacr[5]),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 [1]),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 [0]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[20]_i_2_0 [1]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[26]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[26]_i_3_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19] ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19]_0 ),
        .I3(s2mm_ch_taildesc[26]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[26]_0 ));
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[26]_i_3 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_3_0 [0]),
        .I1(s2mm_ch_dmacr[11]),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 [1]),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 [0]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [26]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[28]_i_2 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[28]_i_3_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19] ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19]_0 ),
        .I3(s2mm_ch_taildesc[28]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 ));
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[28]_i_3 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_3_0 [1]),
        .I1(s2mm_ch_dmacr[13]),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 [1]),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 [0]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [28]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_3 
       (.I0(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_7_n_0 ),
        .I1(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19] ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[19]_0 ),
        .I3(s2mm_ch_taildesc[31]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 ));
  LUT5 #(
    .INIT(32'hF035FF35)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_7 
       (.I0(s2mm_ch_dmacr[16]),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [31]),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 [1]),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 [0]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_3_0 [2]),
        .O(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[4]_i_4 
       (.I0(pktdrp_irq_reg_n_0),
        .I1(\dmacr_i_reg_n_0_[4] ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 [1]),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 [0]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [4]),
        .O(pktdrp_irq_reg_0));
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[5]_i_4 
       (.I0(ioc_irq_reg_n_0),
        .I1(\dmacr_i_reg_n_0_[5] ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 [1]),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_2 [0]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [5]),
        .O(ioc_irq_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \PACKET_DROP_REGISTER.dmacr_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[8]),
        .Q(\PACKET_DROP_REGISTER.dmacr_i_reg[15]_0 [2]),
        .R(\PACKET_DROP_REGISTER.dmacr_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \PACKET_DROP_REGISTER.dmacr_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[9]),
        .Q(\PACKET_DROP_REGISTER.dmacr_i_reg[15]_0 [3]),
        .R(\PACKET_DROP_REGISTER.dmacr_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \PACKET_DROP_REGISTER.dmacr_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[10]),
        .Q(\PACKET_DROP_REGISTER.dmacr_i_reg[15]_0 [4]),
        .R(\PACKET_DROP_REGISTER.dmacr_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \PACKET_DROP_REGISTER.dmacr_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[11]),
        .Q(\PACKET_DROP_REGISTER.dmacr_i_reg[15]_0 [5]),
        .R(\PACKET_DROP_REGISTER.dmacr_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \PACKET_DROP_REGISTER.dmacr_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[12]),
        .Q(\PACKET_DROP_REGISTER.dmacr_i_reg[15]_0 [6]),
        .R(\PACKET_DROP_REGISTER.dmacr_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \PACKET_DROP_REGISTER.dmacr_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[13]),
        .Q(\PACKET_DROP_REGISTER.dmacr_i_reg[15]_0 [7]),
        .R(\PACKET_DROP_REGISTER.dmacr_i_reg[9]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \PACKET_DROP_REGISTER.dmacr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[6]),
        .Q(\PACKET_DROP_REGISTER.dmacr_i_reg[15]_0 [0]),
        .S(\PACKET_DROP_REGISTER.dmacr_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \PACKET_DROP_REGISTER.dmacr_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[7]),
        .Q(\PACKET_DROP_REGISTER.dmacr_i_reg[15]_0 [1]),
        .R(\PACKET_DROP_REGISTER.dmacr_i_reg[9]_0 ));
  FDRE \PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_6_out),
        .Q(s2mm_ch_pktirqthresh_wren),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    bd_under_run_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bd_under_run_reg_0),
        .Q(bd_under_run),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    \ch_thresh_count[7]_i_6 
       (.I0(\dmacr_i_reg[7]_0 [1]),
        .I1(s2mm_ch_dly_irq_set),
        .I2(s2mm_ch_irqthresh_wren),
        .O(ch_thresh_count1__1));
  LUT4 #(
    .INIT(16'hF7F0)) 
    dly_irq_i_1
       (.I0(D[4]),
        .I1(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [1]),
        .I2(s2mm_ch_dly_irq_set),
        .I3(dly_irq_reg_0),
        .O(dly_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dly_irq_i_1_n_0),
        .Q(dly_irq_reg_0),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_0),
        .Q(dma_decerr),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dma_interr_reg_1),
        .Q(dma_interr),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_0),
        .Q(dma_slverr),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[0]),
        .Q(s2mm_ch_dmacr[0]),
        .R(p_0_in_0));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[14]),
        .Q(s2mm_ch_dmacr[1]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[15]),
        .Q(s2mm_ch_dmacr[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[16]),
        .Q(s2mm_ch_dmacr[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[17]),
        .Q(s2mm_ch_dmacr[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[18]),
        .Q(s2mm_ch_dmacr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[19]),
        .Q(s2mm_ch_dmacr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[20]),
        .Q(s2mm_ch_dmacr[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[21]),
        .Q(s2mm_ch_dmacr[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[22]),
        .Q(s2mm_ch_dmacr[9]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[23]),
        .Q(s2mm_ch_dmacr[10]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[24]),
        .Q(s2mm_ch_dmacr[11]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[25]),
        .Q(s2mm_ch_dmacr[12]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[26]),
        .Q(s2mm_ch_dmacr[13]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[27]),
        .Q(s2mm_ch_dmacr[14]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[28]),
        .Q(s2mm_ch_dmacr[15]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[29]),
        .Q(s2mm_ch_dmacr[16]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[1]),
        .Q(\dmacr_i_reg[7]_0 [0]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[2]),
        .Q(\dmacr_i_reg_n_0_[4] ),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[3]),
        .Q(\dmacr_i_reg_n_0_[5] ),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[4]),
        .Q(\dmacr_i_reg[7]_0 [1]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [0]),
        .D(D[5]),
        .Q(\dmacr_i_reg[7]_0 [2]),
        .R(p_0_in_0));
  LUT5 #(
    .INIT(32'h77F700F0)) 
    err_irq_i_1
       (.I0(D[5]),
        .I1(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [1]),
        .I2(error_or),
        .I3(error_d1_other),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_0),
        .R(p_0_in_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    error_d1_i_1
       (.I0(dma_slverr),
        .I1(dma_interr),
        .I2(sg_decerr),
        .I3(sg_interr),
        .I4(dma_decerr),
        .I5(sg_slverr),
        .O(error_or));
  FDRE #(
    .INIT(1'b0)) 
    error_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(error_or),
        .Q(error_d1_other),
        .R(p_0_in_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_1
       (.I0(Q[13]),
        .I1(\sg_idle1_inferred__0/i__carry__1 [15]),
        .I2(\sg_idle1_inferred__0/i__carry__1 [17]),
        .I3(Q[15]),
        .I4(\sg_idle1_inferred__0/i__carry__1 [16]),
        .I5(Q[14]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[21]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(Q[12]),
        .I1(\sg_idle1_inferred__0/i__carry__1 [12]),
        .I2(\sg_idle1_inferred__0/i__carry__1 [14]),
        .I3(s2mm_ch_taildesc[20]),
        .I4(\sg_idle1_inferred__0/i__carry__1 [13]),
        .I5(s2mm_ch_taildesc[19]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[21]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_3
       (.I0(Q[9]),
        .I1(\sg_idle1_inferred__0/i__carry__1 [9]),
        .I2(\sg_idle1_inferred__0/i__carry__1 [11]),
        .I3(Q[11]),
        .I4(\sg_idle1_inferred__0/i__carry__1 [10]),
        .I5(Q[10]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[21]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_4
       (.I0(Q[6]),
        .I1(\sg_idle1_inferred__0/i__carry__1 [6]),
        .I2(\sg_idle1_inferred__0/i__carry__1 [8]),
        .I3(Q[8]),
        .I4(\sg_idle1_inferred__0/i__carry__1 [7]),
        .I5(Q[7]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[21]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_1
       (.I0(Q[20]),
        .I1(\sg_idle1_inferred__0/i__carry__1 [24]),
        .I2(s2mm_ch_taildesc[31]),
        .I3(\sg_idle1_inferred__0/i__carry__1 [25]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_2
       (.I0(Q[18]),
        .I1(\sg_idle1_inferred__0/i__carry__1 [21]),
        .I2(\sg_idle1_inferred__0/i__carry__1 [23]),
        .I3(Q[19]),
        .I4(\sg_idle1_inferred__0/i__carry__1 [22]),
        .I5(s2mm_ch_taildesc[28]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_3
       (.I0(Q[16]),
        .I1(\sg_idle1_inferred__0/i__carry__1 [18]),
        .I2(\sg_idle1_inferred__0/i__carry__1 [20]),
        .I3(s2mm_ch_taildesc[26]),
        .I4(\sg_idle1_inferred__0/i__carry__1 [19]),
        .I5(Q[17]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(Q[3]),
        .I1(\sg_idle1_inferred__0/i__carry__1 [3]),
        .I2(\sg_idle1_inferred__0/i__carry__1 [5]),
        .I3(Q[5]),
        .I4(\sg_idle1_inferred__0/i__carry__1 [4]),
        .I5(Q[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(Q[0]),
        .I1(\sg_idle1_inferred__0/i__carry__1 [0]),
        .I2(\sg_idle1_inferred__0/i__carry__1 [2]),
        .I3(Q[2]),
        .I4(\sg_idle1_inferred__0/i__carry__1 [1]),
        .I5(Q[1]),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    idle_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s2mm_ch_ftch_idle),
        .Q(idle_reg_n_0),
        .R(p_0_in_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    introut_int_i_1
       (.I0(ioc_irq_reg_n_0),
        .I1(\dmacr_i_reg_n_0_[5] ),
        .I2(err_irq_reg_0),
        .I3(\dmacr_i_reg[7]_0 [2]),
        .I4(introut_int_i_2_n_0),
        .O(introut_int0));
  LUT4 #(
    .INIT(16'hF888)) 
    introut_int_i_2
       (.I0(\dmacr_i_reg[7]_0 [1]),
        .I1(dly_irq_reg_0),
        .I2(\dmacr_i_reg_n_0_[4] ),
        .I3(pktdrp_irq_reg_n_0),
        .O(introut_int_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    introut_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(introut_int0),
        .Q(prmry_in),
        .R(p_0_in_0));
  FDRE introut_to_cmn_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(p_5_out),
        .R(p_0_in_0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    ioc_irq_i_1
       (.I0(D[3]),
        .I1(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [1]),
        .I2(s2mm_ch_ioc_irq_set),
        .I3(ioc_irq_reg_n_0),
        .O(ioc_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ioc_irq_i_1_n_0),
        .Q(ioc_irq_reg_n_0),
        .R(p_0_in_0));
  FDRE irqdelay_wren_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(irqdelay_wren0),
        .Q(s2mm_ch_irqdelay_wren),
        .R(p_0_in_0));
  FDRE irqthresh_wren_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(irqthresh_wren0),
        .Q(s2mm_ch_irqthresh_wren),
        .R(p_0_in_0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    pktdrp_irq_i_1
       (.I0(D[2]),
        .I1(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 [1]),
        .I2(s2mm_ch_pkt_irq_set),
        .I3(pktdrp_irq_reg_n_0),
        .O(pktdrp_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pktdrp_irq_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pktdrp_irq_i_1_n_0),
        .Q(pktdrp_irq_reg_n_0),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    sg_decerr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sg_decerr_reg_0),
        .Q(sg_decerr),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    sg_ftch_error_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sg_ftch_error0_1),
        .Q(sg_ftch_error),
        .R(p_0_in_0));
  LUT2 #(
    .INIT(4'h2)) 
    sg_idle_i_3
       (.I0(tailpntr_updated_d1),
        .I1(tailpntr_updated_d2),
        .O(s2mm_ch_tailpntr_updated));
  FDRE #(
    .INIT(1'b0)) 
    sg_interr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sg_interr_reg_0),
        .Q(sg_interr),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    sg_slverr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sg_slverr_reg_0),
        .Q(sg_slverr),
        .R(p_0_in_0));
  LUT2 #(
    .INIT(4'hE)) 
    sg_updt_error_i_2
       (.I0(dma_interr),
        .I1(dma_slverr),
        .O(dma_interr_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sg_updt_error_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sg_updt_error0),
        .Q(sg_updt_error),
        .R(p_0_in_0));
endmodule

(* ORIG_REF_NAME = "axi_mcdma_reset" *) 
module mcu_axi_mcdma_0_0_axi_mcdma_reset
   (out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ,
    s2mm_prmry_reset_out_n,
    s2mm_sts_reset_out_n,
    soft_reset_d1,
    \GEN_ASYNC_RESET.halt_i_reg_0 ,
    p_0_in,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.tlast_del_reg ,
    SR,
    rst,
    \GEN_ASYNC_RESET.halt_i_reg_1 ,
    \GEN_ASYNC_RESET.scndry_resetn_reg_0 ,
    \GEN_ASYNC_RESET.halt_i_reg_2 ,
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0 ,
    s_axi_aclk,
    s2mm_all_idle,
    s2mm_halt_cmplt,
    soft_reset,
    soft_reset_re0,
    tlast_del,
    soft_reset_clr,
    s2mm_stop,
    sig_s_h_halt_reg,
    p_9_out,
    m_axis_s2mm_sts_tvalid,
    sts_received_d1,
    scndry_out);
  output out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ;
  output s2mm_prmry_reset_out_n;
  output s2mm_sts_reset_out_n;
  output soft_reset_d1;
  output \GEN_ASYNC_RESET.halt_i_reg_0 ;
  output p_0_in;
  output \INCLUDE_S2MM_SOF_EOF_GENERATOR.tlast_del_reg ;
  output [0:0]SR;
  output rst;
  output \GEN_ASYNC_RESET.halt_i_reg_1 ;
  output \GEN_ASYNC_RESET.scndry_resetn_reg_0 ;
  output \GEN_ASYNC_RESET.halt_i_reg_2 ;
  output \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0 ;
  input s_axi_aclk;
  input s2mm_all_idle;
  input s2mm_halt_cmplt;
  input soft_reset;
  input soft_reset_re0;
  input tlast_del;
  input soft_reset_clr;
  input s2mm_stop;
  input sig_s_h_halt_reg;
  input p_9_out;
  input m_axis_s2mm_sts_tvalid;
  input sts_received_d1;
  input scndry_out;

  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1_n_0 ;
  wire \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0 ;
  wire \GEN_ASYNC_RESET.REG_RESET_OUT_n_0 ;
  wire \GEN_ASYNC_RESET.halt_i_reg_0 ;
  wire \GEN_ASYNC_RESET.halt_i_reg_1 ;
  wire \GEN_ASYNC_RESET.halt_i_reg_2 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.tlast_del_reg ;
  wire [0:0]SR;
  wire assert_sftrst_d1;
  wire halt_cmplt_reg;
  wire m_axis_s2mm_sts_tvalid;
  wire min_assert_sftrst;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire out;
  wire p_0_in;
  wire p_1_out;
  wire p_9_out;
  wire rst;
  wire s2mm_all_idle;
  wire s2mm_halt_cmplt;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire s2mm_prmry_reset_out_n;
  wire s2mm_stop;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire s2mm_sts_reset_out_n;
  wire s_axi_aclk;
  wire s_halt;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire s_soft_reset_i_re;
  wire scndry_out;
  wire scndry_resetn_i;
  wire sft_rst_dly1;
  wire sft_rst_dly10;
  wire sft_rst_dly11;
  wire sft_rst_dly12;
  wire sft_rst_dly13;
  wire sft_rst_dly14;
  wire sft_rst_dly15;
  wire sft_rst_dly16;
  wire sft_rst_dly2;
  wire sft_rst_dly3;
  wire sft_rst_dly4;
  wire sft_rst_dly5;
  wire sft_rst_dly6;
  wire sft_rst_dly7;
  wire sft_rst_dly8;
  wire sft_rst_dly9;
  wire sig_s_h_halt_reg;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re;
  wire soft_reset_re0;
  wire sts_received_d1;
  wire tlast_del;

  mcu_axi_mcdma_0_0_cdc_sync_1 \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS 
       (.prmry_in(s_halt),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(p_1_out));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1 
       (.I0(sft_rst_dly16),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i_d1),
        .I3(s_soft_reset_i),
        .O(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1 
       (.I0(soft_reset_re),
        .I1(s2mm_stop),
        .O(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1_n_0 ),
        .Q(s_halt),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly10_reg 
       (.C(s_axi_aclk),
        .CE(s2mm_all_idle),
        .D(sft_rst_dly9),
        .Q(sft_rst_dly10),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly11_reg 
       (.C(s_axi_aclk),
        .CE(s2mm_all_idle),
        .D(sft_rst_dly10),
        .Q(sft_rst_dly11),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly12_reg 
       (.C(s_axi_aclk),
        .CE(s2mm_all_idle),
        .D(sft_rst_dly11),
        .Q(sft_rst_dly12),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly13_reg 
       (.C(s_axi_aclk),
        .CE(s2mm_all_idle),
        .D(sft_rst_dly12),
        .Q(sft_rst_dly13),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly14_reg 
       (.C(s_axi_aclk),
        .CE(s2mm_all_idle),
        .D(sft_rst_dly13),
        .Q(sft_rst_dly14),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly15_reg 
       (.C(s_axi_aclk),
        .CE(s2mm_all_idle),
        .D(sft_rst_dly14),
        .Q(sft_rst_dly15),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg 
       (.C(s_axi_aclk),
        .CE(s2mm_all_idle),
        .D(sft_rst_dly15),
        .Q(sft_rst_dly16),
        .R(s_soft_reset_i_re));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .O(s_soft_reset_i_re));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_reg 
       (.C(s_axi_aclk),
        .CE(s2mm_all_idle),
        .D(1'b0),
        .Q(sft_rst_dly1),
        .S(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg 
       (.C(s_axi_aclk),
        .CE(s2mm_all_idle),
        .D(sft_rst_dly1),
        .Q(sft_rst_dly2),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly3_reg 
       (.C(s_axi_aclk),
        .CE(s2mm_all_idle),
        .D(sft_rst_dly2),
        .Q(sft_rst_dly3),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly4_reg 
       (.C(s_axi_aclk),
        .CE(s2mm_all_idle),
        .D(sft_rst_dly3),
        .Q(sft_rst_dly4),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly5_reg 
       (.C(s_axi_aclk),
        .CE(s2mm_all_idle),
        .D(sft_rst_dly4),
        .Q(sft_rst_dly5),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly6_reg 
       (.C(s_axi_aclk),
        .CE(s2mm_all_idle),
        .D(sft_rst_dly5),
        .Q(sft_rst_dly6),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly7_reg 
       (.C(s_axi_aclk),
        .CE(s2mm_all_idle),
        .D(sft_rst_dly6),
        .Q(sft_rst_dly7),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly8_reg 
       (.C(s_axi_aclk),
        .CE(s2mm_all_idle),
        .D(sft_rst_dly7),
        .Q(sft_rst_dly8),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly9_reg 
       (.C(s_axi_aclk),
        .CE(s2mm_all_idle),
        .D(sft_rst_dly8),
        .Q(sft_rst_dly9),
        .R(s_soft_reset_i_re));
  mcu_axi_mcdma_0_0_cdc_sync_2 \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0 ),
        .prmry_in(halt_cmplt_reg),
        .s2mm_all_idle(s2mm_all_idle),
        .s_axi_aclk(s_axi_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr));
  mcu_axi_mcdma_0_0_cdc_sync_3 \GEN_ASYNC_RESET.REG_RESET_OUT 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GEN_ASYNC_RESET.REG_RESET_OUT_n_0 ),
        .\GEN_ASYNC_RESET.halt_i_reg (\GEN_ASYNC_RESET.halt_i_reg_0 ),
        .\GEN_ASYNC_RESET.halt_i_reg_0 (p_1_out),
        .prmry_in(scndry_resetn_i),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(s2mm_prmry_reset_out_n));
  FDRE \GEN_ASYNC_RESET.halt_cmplt_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s2mm_halt_cmplt),
        .Q(halt_cmplt_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.halt_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.REG_RESET_OUT_n_0 ),
        .Q(\GEN_ASYNC_RESET.halt_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.s_soft_reset_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0 ),
        .Q(s_soft_reset_i),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GEN_ASYNC_RESET.scndry_resetn_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ),
        .Q(scndry_resetn_i),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GEN_ASYNC_RESET.scndry_resetn_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ),
        .Q(out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0040)) 
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1 
       (.I0(min_assert_sftrst),
        .I1(assert_sftrst_d1),
        .I2(scndry_out),
        .I3(soft_reset_clr),
        .O(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0 ));
  LUT4 #(
    .INIT(16'h04FF)) 
    \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[33]_i_1 
       (.I0(\GEN_ASYNC_RESET.halt_i_reg_0 ),
        .I1(p_9_out),
        .I2(sts_received_d1),
        .I3(out),
        .O(\GEN_ASYNC_RESET.halt_i_reg_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[25]_i_1 
       (.I0(tlast_del),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.tlast_del_reg ));
  LUT3 #(
    .INIT(8'hDF)) 
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band[31]_i_1 
       (.I0(out),
        .I1(p_9_out),
        .I2(m_axis_s2mm_sts_tvalid),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SYNC_CLOCKS.packet_dropped_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    dm_prmry_resetn_inst
       (.I0(s2mm_prmry_reset_out_n),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(s2mm_sts_reset_out_n));
  LUT1 #(
    .INIT(2'h2)) 
    prmry_resetn_inst
       (.I0(s2mm_prmry_reset_out_n),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  LUT3 #(
    .INIT(8'h04)) 
    resetn_i
       (.I0(s_soft_reset_i),
        .I1(scndry_out),
        .I2(min_assert_sftrst),
        .O(\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sg_user_cache[19]_i_1 
       (.I0(out),
        .O(p_0_in));
  LUT2 #(
    .INIT(4'hE)) 
    sig_s_h_halt_reg_i_1
       (.I0(\GEN_ASYNC_RESET.halt_i_reg_0 ),
        .I1(sig_s_h_halt_reg),
        .O(\GEN_ASYNC_RESET.halt_i_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_re_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(soft_reset_re0),
        .Q(soft_reset_re),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__3 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(rst));
endmodule

(* ORIG_REF_NAME = "axi_mcdma_rst_module" *) 
module mcu_axi_mcdma_0_0_axi_mcdma_rst_module
   (out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg ,
    s2mm_prmry_reset_out_n,
    s2mm_sts_reset_out_n,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ,
    soft_reset_d1,
    soft_reset_clr,
    s2mm_halt,
    p_0_in,
    rdy_to2,
    p_0_in_0,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.tlast_del_reg ,
    SR,
    rst,
    \GEN_ASYNC_RESET.halt_i_reg ,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    \GEN_ASYNC_RESET.halt_i_reg_0 ,
    s_axi_aclk,
    s2mm_all_idle,
    s2mm_halt_cmplt,
    soft_reset,
    soft_reset_re0,
    scndry_out,
    tlast_del,
    s2mm_stop,
    sig_s_h_halt_reg,
    p_9_out,
    m_axis_s2mm_sts_tvalid,
    sts_received_d1,
    axi_resetn,
    s_axi_lite_aclk);
  output out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output \GEN_ASYNC_RESET.s_soft_reset_i_reg ;
  output s2mm_prmry_reset_out_n;
  output s2mm_sts_reset_out_n;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  output soft_reset_d1;
  output soft_reset_clr;
  output s2mm_halt;
  output p_0_in;
  output rdy_to2;
  output p_0_in_0;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ;
  output \INCLUDE_S2MM_SOF_EOF_GENERATOR.tlast_del_reg ;
  output [0:0]SR;
  output rst;
  output \GEN_ASYNC_RESET.halt_i_reg ;
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output \GEN_ASYNC_RESET.halt_i_reg_0 ;
  input s_axi_aclk;
  input s2mm_all_idle;
  input s2mm_halt_cmplt;
  input soft_reset;
  input soft_reset_re0;
  input scndry_out;
  input tlast_del;
  input s2mm_stop;
  input sig_s_h_halt_reg;
  input p_9_out;
  input m_axis_s2mm_sts_tvalid;
  input sts_received_d1;
  input axi_resetn;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ;
  wire \GEN_ASYNC_RESET.halt_i_reg ;
  wire \GEN_ASYNC_RESET.halt_i_reg_0 ;
  wire \GEN_ASYNC_RESET.s_soft_reset_i_reg ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \GEN_RESET_FOR_S2MM.RESET_I_n_15 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.tlast_del_reg ;
  wire [0:0]SR;
  wire axi_resetn;
  wire m_axis_s2mm_sts_tvalid;
  wire out;
  wire p_0_in;
  wire p_0_in_0;
  wire p_9_out;
  wire rdy_to2;
  wire rst;
  wire s2mm_all_idle;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_prmry_reset_out_n;
  wire s2mm_stop;
  wire s2mm_sts_reset_out_n;
  wire s_axi_aclk;
  wire s_axi_lite_aclk;
  wire scndry_out;
  wire sig_s_h_halt_reg;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re0;
  wire sts_received_d1;
  wire tlast_del;

  LUT1 #(
    .INIT(2'h1)) 
    \GEN_ASYNC_READ.ip_arvalid_d3_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ASYNC_WRITE.rdy_to2_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ),
        .I1(scndry_out),
        .O(rdy_to2));
  mcu_axi_mcdma_0_0_axi_mcdma_reset \GEN_RESET_FOR_S2MM.RESET_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0 (\GEN_RESET_FOR_S2MM.RESET_I_n_15 ),
        .\GEN_ASYNC_RESET.halt_i_reg_0 (s2mm_halt),
        .\GEN_ASYNC_RESET.halt_i_reg_1 (\GEN_ASYNC_RESET.halt_i_reg ),
        .\GEN_ASYNC_RESET.halt_i_reg_2 (\GEN_ASYNC_RESET.halt_i_reg_0 ),
        .\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 (\GEN_ASYNC_RESET.s_soft_reset_i_reg ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_0 (\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.tlast_del_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.tlast_del_reg ),
        .SR(SR),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .out(out),
        .p_0_in(p_0_in),
        .p_9_out(p_9_out),
        .rst(rst),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_stop(s2mm_stop),
        .s2mm_sts_reset_out_n(s2mm_sts_reset_out_n),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_re0(soft_reset_re0),
        .sts_received_d1(sts_received_d1),
        .tlast_del(tlast_del));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_S2MM.RESET_I_n_15 ),
        .Q(soft_reset_clr),
        .R(1'b0));
  mcu_axi_mcdma_0_0_cdc_sync REG_HRD_RST
       (.axi_resetn(axi_resetn),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ));
  mcu_axi_mcdma_0_0_cdc_sync_0 REG_HRD_RST_OUT
       (.axi_resetn(axi_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    arready_i_i_1
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ),
        .O(p_0_in_0));
endmodule

(* ORIG_REF_NAME = "axi_mcdma_s2mm_cmdsts_if" *) 
module mcu_axi_mcdma_0_0_axi_mcdma_s2mm_cmdsts_if
   (empty,
    dout,
    p_6_out,
    p_5_out,
    p_4_out,
    s_axis_s2mm_cmd_tvalid,
    sts_received_i_reg_0,
    p_10_out,
    m_axis_s2mm_sts_tready,
    dma_s2mm_error,
    \s_axis_s2mm_cmd_tdata_reg[66]_0 ,
    O,
    \s_axis_s2mm_cmd_tdata_reg[7]_0 ,
    \s_axis_s2mm_cmd_tdata_reg[11]_0 ,
    \s_axis_s2mm_cmd_tdata_reg[13]_0 ,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[19] ,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[23] ,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25] ,
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 ,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    \GEN_ASYNC_RESET.halt_i_reg ,
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_1 ,
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_0 ,
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31]_0 ,
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[30]_0 ,
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[29]_0 ,
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[28]_0 ,
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[27]_0 ,
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[26]_0 ,
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[25]_0 ,
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[24]_0 ,
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[19]_0 ,
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[18]_0 ,
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[17]_0 ,
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[16]_0 ,
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 ,
    SR,
    s_axi_aclk,
    wr_en,
    Q,
    rd_en,
    \gwack.wr_ack_i_reg ,
    \gen_rd_b.doutb_reg_reg[13] ,
    \guf.underflow_i_reg ,
    p_0_in,
    s2mm_interr_i,
    s2mm_slverr_i,
    s2mm_decerr_i,
    E,
    s_axis_s2mm_cmd_tvalid0,
    sts_received_i_reg_1,
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_2 ,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 ,
    s2mm_halt,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31] ,
    out,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26] ,
    m_axis_s2mm_sts_tvalid,
    p_16_out,
    s2mm_error_reg_0,
    cmd_wr_mask,
    D,
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_1 ,
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31]_1 ,
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_1 );
  output empty;
  output [15:0]dout;
  output p_6_out;
  output p_5_out;
  output p_4_out;
  output s_axis_s2mm_cmd_tvalid;
  output sts_received_i_reg_0;
  output p_10_out;
  output m_axis_s2mm_sts_tready;
  output dma_s2mm_error;
  output [46:0]\s_axis_s2mm_cmd_tdata_reg[66]_0 ;
  output [3:0]O;
  output [3:0]\s_axis_s2mm_cmd_tdata_reg[7]_0 ;
  output [3:0]\s_axis_s2mm_cmd_tdata_reg[11]_0 ;
  output [3:0]\s_axis_s2mm_cmd_tdata_reg[13]_0 ;
  output [3:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[19] ;
  output [3:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[23] ;
  output [1:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25] ;
  output \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 ;
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output \GEN_ASYNC_RESET.halt_i_reg ;
  output \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_1 ;
  output [15:0]\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_0 ;
  output \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31]_0 ;
  output \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[30]_0 ;
  output \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[29]_0 ;
  output \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[28]_0 ;
  output \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[27]_0 ;
  output \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[26]_0 ;
  output \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[25]_0 ;
  output \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[24]_0 ;
  output \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[19]_0 ;
  output \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[18]_0 ;
  output \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[17]_0 ;
  output \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[16]_0 ;
  output [13:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 ;
  input [0:0]SR;
  input s_axi_aclk;
  input wr_en;
  input [11:0]Q;
  input rd_en;
  input \gwack.wr_ack_i_reg ;
  input [15:0]\gen_rd_b.doutb_reg_reg[13] ;
  input \guf.underflow_i_reg ;
  input p_0_in;
  input s2mm_interr_i;
  input s2mm_slverr_i;
  input s2mm_decerr_i;
  input [0:0]E;
  input s_axis_s2mm_cmd_tvalid0;
  input sts_received_i_reg_1;
  input \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_2 ;
  input [25:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 ;
  input s2mm_halt;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31] ;
  input out;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26] ;
  input m_axis_s2mm_sts_tvalid;
  input p_16_out;
  input [0:0]s2mm_error_reg_0;
  input cmd_wr_mask;
  input [46:0]D;
  input [15:0]\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_1 ;
  input \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31]_1 ;
  input [13:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_1 ;

  wire [46:0]D;
  wire [0:0]E;
  wire \GEN_ASYNC_RESET.halt_i_reg ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26] ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[0]_i_3_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[0]_i_4_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[0]_i_5_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[0]_i_6_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[12]_i_2_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[12]_i_3_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[4]_i_2_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[4]_i_3_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[4]_i_4_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[4]_i_5_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[8]_i_2_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[8]_i_3_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[8]_i_4_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[8]_i_5_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[0]_i_2_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[0]_i_2_n_1 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[0]_i_2_n_2 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[0]_i_2_n_3 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[12]_i_1_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[12]_i_1_n_1 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[12]_i_1_n_2 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[12]_i_1_n_3 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[16]_i_1_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[16]_i_1_n_1 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[16]_i_1_n_2 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[16]_i_1_n_3 ;
  wire [3:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[19] ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[20]_i_1_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[20]_i_1_n_1 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[20]_i_1_n_2 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[20]_i_1_n_3 ;
  wire [3:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[23] ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[24]_i_1_n_3 ;
  wire [1:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25] ;
  wire [25:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[4]_i_1_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[4]_i_1_n_1 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[4]_i_1_n_2 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[4]_i_1_n_3 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[8]_i_1_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[8]_i_1_n_1 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[8]_i_1_n_2 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[8]_i_1_n_3 ;
  wire [13:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 ;
  wire [13:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_1 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_1 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_2 ;
  wire [15:0]\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_0 ;
  wire [15:0]\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_1 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[16]_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[17]_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[18]_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[19]_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[24]_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[25]_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[26]_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[27]_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[28]_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[29]_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[30]_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31]_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31]_1 ;
  wire [3:0]O;
  wire [11:0]Q;
  wire [0:0]SR;
  wire cmd_wr_mask;
  wire dma_s2mm_error;
  wire [15:0]dout;
  wire empty;
  wire [15:0]\gen_rd_b.doutb_reg_reg[13] ;
  wire \guf.underflow_i_reg ;
  wire \gwack.wr_ack_i_reg ;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire out;
  wire p_0_in;
  wire p_10_out;
  wire p_16_out;
  wire [11:0]p_2_out;
  wire p_4_out;
  wire p_5_out;
  wire p_6_out;
  wire rd_en;
  wire s2mm_decerr_i;
  wire s2mm_error_i_1_n_0;
  wire [0:0]s2mm_error_reg_0;
  wire s2mm_halt;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s_axi_aclk;
  wire [3:0]\s_axis_s2mm_cmd_tdata_reg[11]_0 ;
  wire [3:0]\s_axis_s2mm_cmd_tdata_reg[13]_0 ;
  wire [46:0]\s_axis_s2mm_cmd_tdata_reg[66]_0 ;
  wire [3:0]\s_axis_s2mm_cmd_tdata_reg[7]_0 ;
  wire s_axis_s2mm_cmd_tvalid;
  wire s_axis_s2mm_cmd_tvalid0;
  wire sts_received_i_reg_0;
  wire sts_received_i_reg_1;
  wire sts_tready_i_1_n_0;
  wire wr_en;
  wire [3:1]\NLW_INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[24]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFEF000000200000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[26]_i_1 
       (.I0(p_10_out),
        .I1(s2mm_halt),
        .I2(sts_received_i_reg_0),
        .I3(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31] ),
        .I4(out),
        .I5(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26] ),
        .O(\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_2 
       (.I0(out),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31] ),
        .I2(sts_received_i_reg_0),
        .I3(s2mm_halt),
        .I4(p_10_out),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l[31]_i_1 
       (.I0(s2mm_halt),
        .I1(sts_received_i_reg_0),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31] ),
        .O(\GEN_ASYNC_RESET.halt_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hFFDF0010)) 
    \GEN_SOF_QUEUE_MODE.cmd_wr_mask_i_1 
       (.I0(p_10_out),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31] ),
        .I2(sts_received_i_reg_0),
        .I3(s2mm_halt),
        .I4(cmd_wr_mask),
        .O(\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[0]_i_3 
       (.I0(\s_axis_s2mm_cmd_tdata_reg[66]_0 [3]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 [3]),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[0]_i_4 
       (.I0(\s_axis_s2mm_cmd_tdata_reg[66]_0 [2]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 [2]),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[0]_i_5 
       (.I0(\s_axis_s2mm_cmd_tdata_reg[66]_0 [1]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 [1]),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[0]_i_6 
       (.I0(\s_axis_s2mm_cmd_tdata_reg[66]_0 [0]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 [0]),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[12]_i_2 
       (.I0(\s_axis_s2mm_cmd_tdata_reg[66]_0 [13]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 [13]),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[12]_i_3 
       (.I0(\s_axis_s2mm_cmd_tdata_reg[66]_0 [12]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 [12]),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[4]_i_2 
       (.I0(\s_axis_s2mm_cmd_tdata_reg[66]_0 [7]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 [7]),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[4]_i_3 
       (.I0(\s_axis_s2mm_cmd_tdata_reg[66]_0 [6]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 [6]),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[4]_i_4 
       (.I0(\s_axis_s2mm_cmd_tdata_reg[66]_0 [5]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 [5]),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[4]_i_5 
       (.I0(\s_axis_s2mm_cmd_tdata_reg[66]_0 [4]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 [4]),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[8]_i_2 
       (.I0(\s_axis_s2mm_cmd_tdata_reg[66]_0 [11]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 [11]),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[8]_i_3 
       (.I0(\s_axis_s2mm_cmd_tdata_reg[66]_0 [10]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 [10]),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[8]_i_4 
       (.I0(\s_axis_s2mm_cmd_tdata_reg[66]_0 [9]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 [9]),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[8]_i_5 
       (.I0(\s_axis_s2mm_cmd_tdata_reg[66]_0 [8]),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 [8]),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[8]_i_5_n_0 ));
  CARRY4 \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[0]_i_2_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[0]_i_2_n_1 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[0]_i_2_n_2 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\s_axis_s2mm_cmd_tdata_reg[66]_0 [3:0]),
        .O(O),
        .S({\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[0]_i_3_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[0]_i_4_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[0]_i_5_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[0]_i_6_n_0 }));
  CARRY4 \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[12]_i_1 
       (.CI(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[8]_i_1_n_0 ),
        .CO({\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[12]_i_1_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[12]_i_1_n_1 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[12]_i_1_n_2 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\s_axis_s2mm_cmd_tdata_reg[66]_0 [13:12]}),
        .O(\s_axis_s2mm_cmd_tdata_reg[13]_0 ),
        .S({\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 [15:14],\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[12]_i_2_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[12]_i_3_n_0 }));
  CARRY4 \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[16]_i_1 
       (.CI(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[12]_i_1_n_0 ),
        .CO({\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[16]_i_1_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[16]_i_1_n_1 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[16]_i_1_n_2 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[19] ),
        .S(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 [19:16]));
  CARRY4 \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[20]_i_1 
       (.CI(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[16]_i_1_n_0 ),
        .CO({\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[20]_i_1_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[20]_i_1_n_1 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[20]_i_1_n_2 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[23] ),
        .S(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 [23:20]));
  CARRY4 \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[24]_i_1 
       (.CI(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[20]_i_1_n_0 ),
        .CO({\NLW_INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[24]_i_1_CO_UNCONNECTED [3:1],\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[24]_i_1_O_UNCONNECTED [3:2],\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25] }),
        .S({1'b0,1'b0,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 [25:24]}));
  CARRY4 \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[4]_i_1 
       (.CI(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[0]_i_2_n_0 ),
        .CO({\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[4]_i_1_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[4]_i_1_n_1 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[4]_i_1_n_2 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\s_axis_s2mm_cmd_tdata_reg[66]_0 [7:4]),
        .O(\s_axis_s2mm_cmd_tdata_reg[7]_0 ),
        .S({\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[4]_i_2_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[4]_i_3_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[4]_i_4_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[4]_i_5_n_0 }));
  CARRY4 \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[8]_i_1 
       (.CI(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[4]_i_1_n_0 ),
        .CO({\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[8]_i_1_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[8]_i_1_n_1 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[8]_i_1_n_2 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\s_axis_s2mm_cmd_tdata_reg[66]_0 [11:8]),
        .O(\s_axis_s2mm_cmd_tdata_reg[11]_0 ),
        .S({\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[8]_i_2_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[8]_i_3_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[8]_i_4_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[8]_i_5_n_0 }));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_1 [0]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [0]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_1 [10]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [10]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_1 [11]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [11]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_1 [12]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [12]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_1 [13]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [13]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_1 [1]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [1]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_1 [2]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [2]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_1 [3]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [3]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_1 [4]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [4]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_1 [5]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [5]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_1 [6]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [6]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_1 [7]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [7]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_1 [8]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [8]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_1 [9]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 [9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s2mm_decerr_i),
        .Q(p_4_out),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s2mm_interr_i),
        .Q(p_6_out),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_2 ),
        .Q(p_10_out),
        .R(1'b0));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_1 [0]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_0 [0]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_1 [10]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_0 [10]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_1 [11]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_0 [11]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_1 [12]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_0 [12]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_1 [13]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_0 [13]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_1 [14]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_0 [14]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_1 [15]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_0 [15]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_2_out[0]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[16]_0 ),
        .R(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31]_1 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_2_out[1]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[17]_0 ),
        .R(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31]_1 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_2_out[2]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[18]_0 ),
        .R(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31]_1 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_2_out[3]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[19]_0 ),
        .R(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31]_1 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_1 [1]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_0 [1]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_2_out[4]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[24]_0 ),
        .R(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31]_1 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_2_out[5]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[25]_0 ),
        .R(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31]_1 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_2_out[6]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[26]_0 ),
        .R(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31]_1 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_2_out[7]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[27]_0 ),
        .R(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31]_1 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_2_out[8]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[28]_0 ),
        .R(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31]_1 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_2_out[9]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[29]_0 ),
        .R(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31]_1 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_1 [2]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_0 [2]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_2_out[10]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[30]_0 ),
        .R(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31]_1 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_2_out[11]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31]_0 ),
        .R(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31]_1 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_1 [3]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_0 [3]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_1 [4]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_0 [4]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_1 [5]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_0 [5]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_1 [6]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_0 [6]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_1 [7]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_0 [7]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_1 [8]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_0 [8]),
        .R(p_0_in));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_1 [9]),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_0 [9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s2mm_slverr_i),
        .Q(p_5_out),
        .R(p_0_in));
  mcu_axi_mcdma_0_0_sync_fifo_fg \SYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST 
       (.Q(Q),
        .SR(SR),
        .dout(p_2_out),
        .empty(empty),
        .rd_en(rd_en),
        .s_axi_aclk(s_axi_aclk),
        .wr_en(wr_en));
  mcu_axi_mcdma_0_0_sync_fifo_fg__parameterized0 \SYNC_FIFO.I_STSSTRM_FIFO_TUSER 
       (.SR(SR),
        .dout(dout),
        .\gen_rd_b.doutb_reg_reg[13] (\gen_rd_b.doutb_reg_reg[13] ),
        .\guf.underflow_i_reg (\guf.underflow_i_reg ),
        .\gwack.wr_ack_i_reg (\gwack.wr_ack_i_reg ),
        .s_axi_aclk(s_axi_aclk));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    s2mm_error_i_1
       (.I0(p_5_out),
        .I1(p_4_out),
        .I2(p_16_out),
        .I3(s2mm_error_reg_0),
        .I4(p_6_out),
        .I5(dma_s2mm_error),
        .O(s2mm_error_i_1_n_0));
  FDRE s2mm_error_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s2mm_error_i_1_n_0),
        .Q(dma_s2mm_error),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [0]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [10]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [11]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[12]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [12]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[13]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [13]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [1]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[14]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [14]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [2]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[35] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[15]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [15]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[36] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[16]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [16]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[37] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[17]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [17]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[38] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[18]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [18]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[39] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[19]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [19]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [3]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[40] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[20]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [20]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[41] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[21]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [21]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[42] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[22]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [22]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[43] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[23]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [23]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[44] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[24]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [24]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[45] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[25]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [25]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[46] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[26]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [26]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[47] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[27]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [27]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[48] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[28]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [28]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[49] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[29]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [29]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [4]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[50] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[30]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [30]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[51] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[31]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [31]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[52] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[32]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [32]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[53] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[33]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [33]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[54] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[34]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [34]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[55] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[35]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [35]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[56] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[36]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [36]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[57] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[37]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [37]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[58] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[38]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [38]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[59] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[39]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [39]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [5]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[60] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[40]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [40]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[61] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[41]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [41]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[62] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[42]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [42]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[63] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[43]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [43]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[64] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[44]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [44]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[65] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[45]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [45]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[66] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[46]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [46]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [6]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [7]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [8]),
        .R(p_0_in));
  FDRE \s_axis_s2mm_cmd_tdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\s_axis_s2mm_cmd_tdata_reg[66]_0 [9]),
        .R(p_0_in));
  FDRE s_axis_s2mm_cmd_tvalid_reg
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axis_s2mm_cmd_tvalid0),
        .Q(s_axis_s2mm_cmd_tvalid),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    sts_received_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sts_received_i_reg_1),
        .Q(sts_received_i_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0A22)) 
    sts_tready_i_1
       (.I0(out),
        .I1(sts_received_i_reg_0),
        .I2(m_axis_s2mm_sts_tvalid),
        .I3(m_axis_s2mm_sts_tready),
        .O(sts_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sts_tready_i_1_n_0),
        .Q(m_axis_s2mm_sts_tready),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_mcdma_s2mm_common_register" *) 
module mcu_axi_mcdma_0_0_axi_mcdma_s2mm_common_register
   (p_16_out,
    sg_ftch_error_reg_0,
    sg_updt_error_reg_0,
    dma_ch_serviced,
    channel_enable_reg,
    \dmacr_i_reg[0]_0 ,
    \dmacr_i_reg[2]_0 ,
    halted_reg_0,
    p_19_out,
    idle,
    s2mm_halted_set0,
    \dma_ch_en_i_reg[0]_0 ,
    \dma_ch_ser_i_reg[0]_0 ,
    Q,
    \dma_pktdrp_i_reg[31]_0 ,
    \dma_ch_ser_i_reg[1]_0 ,
    \s2mm_user_cache_reg[3]_0 ,
    soft_reset_re0,
    \dma_ch_ser_i_reg[15]_0 ,
    p_0_in_0,
    p_5_out,
    s_axi_aclk,
    sg_ftch_error0,
    dma_ch_serviced_i,
    \dma_ch_en_i_reg[0]_1 ,
    \dmacr_i_reg[2]_1 ,
    halted_reg_1,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    sg_interr_reg_0,
    sg_slverr_reg_0,
    sg_decerr_reg_0,
    idle_reg_0,
    s2mm_halt_cmplt,
    s2mm_halted_set_reg,
    s2mm_all_idle,
    \dmacr_i_reg[0]_1 ,
    D,
    \s2mm_user_cache_reg[15]_0 ,
    s2mm_stop,
    s2mm_ch_ftch_idle,
    p_81_out,
    \SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg ,
    \SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg[0] ,
    p_33_out,
    p_35_out,
    p_34_out,
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[3] ,
    soft_reset_d1,
    \dma_ch_ser_i_reg[15]_1 ,
    \dma_ch_ser_i_reg[0]_1 ,
    \dma_pktdrp_i_reg[31]_1 );
  output [0:0]p_16_out;
  output sg_ftch_error_reg_0;
  output sg_updt_error_reg_0;
  output [0:0]dma_ch_serviced;
  output [0:0]channel_enable_reg;
  output \dmacr_i_reg[0]_0 ;
  output \dmacr_i_reg[2]_0 ;
  output halted_reg_0;
  output [5:0]p_19_out;
  output idle;
  output s2mm_halted_set0;
  output \dma_ch_en_i_reg[0]_0 ;
  output \dma_ch_ser_i_reg[0]_0 ;
  output [15:0]Q;
  output [28:0]\dma_pktdrp_i_reg[31]_0 ;
  output \dma_ch_ser_i_reg[1]_0 ;
  output \s2mm_user_cache_reg[3]_0 ;
  output soft_reset_re0;
  output [12:0]\dma_ch_ser_i_reg[15]_0 ;
  input p_0_in_0;
  input p_5_out;
  input s_axi_aclk;
  input sg_ftch_error0;
  input [0:0]dma_ch_serviced_i;
  input \dma_ch_en_i_reg[0]_1 ;
  input \dmacr_i_reg[2]_1 ;
  input halted_reg_1;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input sg_interr_reg_0;
  input sg_slverr_reg_0;
  input sg_decerr_reg_0;
  input idle_reg_0;
  input s2mm_halt_cmplt;
  input s2mm_halted_set_reg;
  input s2mm_all_idle;
  input \dmacr_i_reg[0]_1 ;
  input [15:0]D;
  input [1:0]\s2mm_user_cache_reg[15]_0 ;
  input s2mm_stop;
  input [0:0]s2mm_ch_ftch_idle;
  input p_81_out;
  input \SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg ;
  input \SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg[0] ;
  input p_33_out;
  input p_35_out;
  input p_34_out;
  input [1:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[3] ;
  input soft_reset_d1;
  input [14:0]\dma_ch_ser_i_reg[15]_1 ;
  input [0:0]\dma_ch_ser_i_reg[0]_1 ;
  input [31:0]\dma_pktdrp_i_reg[31]_1 ;

  wire [15:0]D;
  wire [1:0]\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[3] ;
  wire [15:0]Q;
  wire \SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg ;
  wire \SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg[0] ;
  wire [0:0]channel_enable_reg;
  wire \dma_ch_en_i_reg[0]_0 ;
  wire \dma_ch_en_i_reg[0]_1 ;
  wire \dma_ch_ser_i[10]_i_1_n_0 ;
  wire \dma_ch_ser_i[11]_i_1_n_0 ;
  wire \dma_ch_ser_i[12]_i_1_n_0 ;
  wire \dma_ch_ser_i[13]_i_1_n_0 ;
  wire \dma_ch_ser_i[14]_i_1_n_0 ;
  wire \dma_ch_ser_i[15]_i_1_n_0 ;
  wire \dma_ch_ser_i[15]_i_2_n_0 ;
  wire \dma_ch_ser_i[1]_i_1_n_0 ;
  wire \dma_ch_ser_i[2]_i_1_n_0 ;
  wire \dma_ch_ser_i[3]_i_1_n_0 ;
  wire \dma_ch_ser_i[4]_i_1_n_0 ;
  wire \dma_ch_ser_i[5]_i_1_n_0 ;
  wire \dma_ch_ser_i[6]_i_1_n_0 ;
  wire \dma_ch_ser_i[7]_i_1_n_0 ;
  wire \dma_ch_ser_i[8]_i_1_n_0 ;
  wire \dma_ch_ser_i[9]_i_1_n_0 ;
  wire \dma_ch_ser_i_reg[0]_0 ;
  wire [0:0]\dma_ch_ser_i_reg[0]_1 ;
  wire [12:0]\dma_ch_ser_i_reg[15]_0 ;
  wire [14:0]\dma_ch_ser_i_reg[15]_1 ;
  wire \dma_ch_ser_i_reg[1]_0 ;
  wire \dma_ch_ser_i_reg_n_0_[0] ;
  wire \dma_ch_ser_i_reg_n_0_[1] ;
  wire \dma_ch_ser_i_reg_n_0_[3] ;
  wire [0:0]dma_ch_serviced;
  wire [0:0]dma_ch_serviced_i;
  wire dma_decerr_reg_0;
  wire dma_interr_reg_0;
  wire [3:0]dma_pktdrp_i;
  wire [28:0]\dma_pktdrp_i_reg[31]_0 ;
  wire [31:0]\dma_pktdrp_i_reg[31]_1 ;
  wire dma_slverr_reg_0;
  wire \dmacr_i[0]_i_1_n_0 ;
  wire \dmacr_i[0]_i_2_n_0 ;
  wire \dmacr_i[0]_i_3_n_0 ;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[0]_1 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire halted_reg_0;
  wire halted_reg_1;
  wire idle;
  wire idle_reg_0;
  wire no_update;
  wire no_update_i_1_n_0;
  wire p_0_in_0;
  wire [0:0]p_16_out;
  wire [5:0]p_19_out;
  wire p_33_out;
  wire p_34_out;
  wire p_35_out;
  wire p_5_out;
  wire p_81_out;
  wire s2mm_all_idle;
  wire [0:0]s2mm_ch_ftch_idle;
  wire s2mm_halt_cmplt;
  wire s2mm_halted_set0;
  wire s2mm_halted_set_reg;
  wire s2mm_stop;
  wire [1:0]\s2mm_user_cache_reg[15]_0 ;
  wire \s2mm_user_cache_reg[3]_0 ;
  wire s_axi_aclk;
  wire sg_decerr_reg_0;
  wire sg_ftch_error0;
  wire sg_ftch_error_reg_0;
  wire sg_interr_reg_0;
  wire sg_slverr_reg_0;
  wire sg_updt_error0;
  wire sg_updt_error_reg_0;
  wire soft_reset_d1;
  wire soft_reset_re0;

  LUT6 #(
    .INIT(64'h0F5500330F55FF33)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[0]_i_7 
       (.I0(\dma_ch_ser_i_reg_n_0_[0] ),
        .I1(halted_reg_0),
        .I2(Q[0]),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[3] [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[3] [0]),
        .I5(dma_pktdrp_i[0]),
        .O(\dma_ch_ser_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0F5500330F55FF33)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[1]_i_5 
       (.I0(\dma_ch_ser_i_reg_n_0_[1] ),
        .I1(idle),
        .I2(Q[1]),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[3] [1]),
        .I4(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[3] [0]),
        .I5(dma_pktdrp_i[1]),
        .O(\dma_ch_ser_i_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_READ_MUX_FOR_SG.ip2axi_rddata[3]_i_3 
       (.I0(Q[3]),
        .I1(\dma_ch_ser_i_reg_n_0_[3] ),
        .I2(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[3] [0]),
        .I3(\GEN_READ_MUX_FOR_SG.ip2axi_rddata_reg[3] [1]),
        .I4(dma_pktdrp_i[3]),
        .O(\s2mm_user_cache_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hDFFFDF0000000000)) 
    \SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i[0]_i_1 
       (.I0(channel_enable_reg),
        .I1(s2mm_ch_ftch_idle),
        .I2(\dmacr_i_reg[0]_0 ),
        .I3(p_81_out),
        .I4(\SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg ),
        .I5(\SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg[0] ),
        .O(\dma_ch_en_i_reg[0]_0 ));
  FDSE \dma_ch_en_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_ch_en_i_reg[0]_1 ),
        .Q(channel_enable_reg),
        .S(p_0_in_0));
  FDRE \dma_ch_intr_status_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_5_out),
        .Q(p_16_out),
        .R(p_0_in_0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dma_ch_ser_i[10]_i_1 
       (.I0(\dma_ch_ser_i_reg[15]_1 [9]),
        .I1(sg_updt_error_reg_0),
        .I2(sg_ftch_error_reg_0),
        .O(\dma_ch_ser_i[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dma_ch_ser_i[11]_i_1 
       (.I0(\dma_ch_ser_i_reg[15]_1 [10]),
        .I1(sg_updt_error_reg_0),
        .I2(sg_ftch_error_reg_0),
        .O(\dma_ch_ser_i[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dma_ch_ser_i[12]_i_1 
       (.I0(\dma_ch_ser_i_reg[15]_1 [11]),
        .I1(sg_updt_error_reg_0),
        .I2(sg_ftch_error_reg_0),
        .O(\dma_ch_ser_i[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dma_ch_ser_i[13]_i_1 
       (.I0(\dma_ch_ser_i_reg[15]_1 [12]),
        .I1(sg_updt_error_reg_0),
        .I2(sg_ftch_error_reg_0),
        .O(\dma_ch_ser_i[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dma_ch_ser_i[14]_i_1 
       (.I0(\dma_ch_ser_i_reg[15]_1 [13]),
        .I1(sg_updt_error_reg_0),
        .I2(sg_ftch_error_reg_0),
        .O(\dma_ch_ser_i[14]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dma_ch_ser_i[15]_i_1 
       (.I0(no_update),
        .O(\dma_ch_ser_i[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dma_ch_ser_i[15]_i_2 
       (.I0(\dma_ch_ser_i_reg[15]_1 [14]),
        .I1(sg_updt_error_reg_0),
        .I2(sg_ftch_error_reg_0),
        .O(\dma_ch_ser_i[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \dma_ch_ser_i[1]_i_1 
       (.I0(\dma_ch_ser_i_reg[15]_1 [0]),
        .I1(sg_updt_error_reg_0),
        .I2(sg_ftch_error_reg_0),
        .O(\dma_ch_ser_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dma_ch_ser_i[2]_i_1 
       (.I0(\dma_ch_ser_i_reg[15]_1 [1]),
        .I1(sg_updt_error_reg_0),
        .I2(sg_ftch_error_reg_0),
        .O(\dma_ch_ser_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dma_ch_ser_i[3]_i_1 
       (.I0(\dma_ch_ser_i_reg[15]_1 [2]),
        .I1(sg_updt_error_reg_0),
        .I2(sg_ftch_error_reg_0),
        .O(\dma_ch_ser_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dma_ch_ser_i[4]_i_1 
       (.I0(\dma_ch_ser_i_reg[15]_1 [3]),
        .I1(sg_updt_error_reg_0),
        .I2(sg_ftch_error_reg_0),
        .O(\dma_ch_ser_i[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dma_ch_ser_i[5]_i_1 
       (.I0(\dma_ch_ser_i_reg[15]_1 [4]),
        .I1(sg_updt_error_reg_0),
        .I2(sg_ftch_error_reg_0),
        .O(\dma_ch_ser_i[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dma_ch_ser_i[6]_i_1 
       (.I0(\dma_ch_ser_i_reg[15]_1 [5]),
        .I1(sg_updt_error_reg_0),
        .I2(sg_ftch_error_reg_0),
        .O(\dma_ch_ser_i[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dma_ch_ser_i[7]_i_1 
       (.I0(\dma_ch_ser_i_reg[15]_1 [6]),
        .I1(sg_updt_error_reg_0),
        .I2(sg_ftch_error_reg_0),
        .O(\dma_ch_ser_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dma_ch_ser_i[8]_i_1 
       (.I0(\dma_ch_ser_i_reg[15]_1 [7]),
        .I1(sg_updt_error_reg_0),
        .I2(sg_ftch_error_reg_0),
        .O(\dma_ch_ser_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dma_ch_ser_i[9]_i_1 
       (.I0(\dma_ch_ser_i_reg[15]_1 [8]),
        .I1(sg_updt_error_reg_0),
        .I2(sg_ftch_error_reg_0),
        .O(\dma_ch_ser_i[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dma_ch_ser_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dma_ch_ser_i[15]_i_1_n_0 ),
        .D(\dma_ch_ser_i_reg[0]_1 ),
        .Q(\dma_ch_ser_i_reg_n_0_[0] ),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_ch_ser_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dma_ch_ser_i[15]_i_1_n_0 ),
        .D(\dma_ch_ser_i[10]_i_1_n_0 ),
        .Q(\dma_ch_ser_i_reg[15]_0 [7]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_ch_ser_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dma_ch_ser_i[15]_i_1_n_0 ),
        .D(\dma_ch_ser_i[11]_i_1_n_0 ),
        .Q(\dma_ch_ser_i_reg[15]_0 [8]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_ch_ser_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dma_ch_ser_i[15]_i_1_n_0 ),
        .D(\dma_ch_ser_i[12]_i_1_n_0 ),
        .Q(\dma_ch_ser_i_reg[15]_0 [9]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_ch_ser_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dma_ch_ser_i[15]_i_1_n_0 ),
        .D(\dma_ch_ser_i[13]_i_1_n_0 ),
        .Q(\dma_ch_ser_i_reg[15]_0 [10]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_ch_ser_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dma_ch_ser_i[15]_i_1_n_0 ),
        .D(\dma_ch_ser_i[14]_i_1_n_0 ),
        .Q(\dma_ch_ser_i_reg[15]_0 [11]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_ch_ser_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dma_ch_ser_i[15]_i_1_n_0 ),
        .D(\dma_ch_ser_i[15]_i_2_n_0 ),
        .Q(\dma_ch_ser_i_reg[15]_0 [12]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_ch_ser_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dma_ch_ser_i[15]_i_1_n_0 ),
        .D(\dma_ch_ser_i[1]_i_1_n_0 ),
        .Q(\dma_ch_ser_i_reg_n_0_[1] ),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_ch_ser_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dma_ch_ser_i[15]_i_1_n_0 ),
        .D(\dma_ch_ser_i[2]_i_1_n_0 ),
        .Q(\dma_ch_ser_i_reg[15]_0 [0]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_ch_ser_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dma_ch_ser_i[15]_i_1_n_0 ),
        .D(\dma_ch_ser_i[3]_i_1_n_0 ),
        .Q(\dma_ch_ser_i_reg_n_0_[3] ),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_ch_ser_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dma_ch_ser_i[15]_i_1_n_0 ),
        .D(\dma_ch_ser_i[4]_i_1_n_0 ),
        .Q(\dma_ch_ser_i_reg[15]_0 [1]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_ch_ser_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dma_ch_ser_i[15]_i_1_n_0 ),
        .D(\dma_ch_ser_i[5]_i_1_n_0 ),
        .Q(\dma_ch_ser_i_reg[15]_0 [2]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_ch_ser_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dma_ch_ser_i[15]_i_1_n_0 ),
        .D(\dma_ch_ser_i[6]_i_1_n_0 ),
        .Q(\dma_ch_ser_i_reg[15]_0 [3]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_ch_ser_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dma_ch_ser_i[15]_i_1_n_0 ),
        .D(\dma_ch_ser_i[7]_i_1_n_0 ),
        .Q(\dma_ch_ser_i_reg[15]_0 [4]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_ch_ser_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dma_ch_ser_i[15]_i_1_n_0 ),
        .D(\dma_ch_ser_i[8]_i_1_n_0 ),
        .Q(\dma_ch_ser_i_reg[15]_0 [5]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_ch_ser_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dma_ch_ser_i[15]_i_1_n_0 ),
        .D(\dma_ch_ser_i[9]_i_1_n_0 ),
        .Q(\dma_ch_ser_i_reg[15]_0 [6]),
        .R(p_0_in_0));
  FDRE \dma_ch_serviced_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dma_ch_serviced_i),
        .Q(dma_ch_serviced),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_0),
        .Q(p_19_out[2]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dma_interr_reg_0),
        .Q(p_19_out[0]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [0]),
        .Q(dma_pktdrp_i[0]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [10]),
        .Q(\dma_pktdrp_i_reg[31]_0 [7]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [11]),
        .Q(\dma_pktdrp_i_reg[31]_0 [8]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [12]),
        .Q(\dma_pktdrp_i_reg[31]_0 [9]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [13]),
        .Q(\dma_pktdrp_i_reg[31]_0 [10]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [14]),
        .Q(\dma_pktdrp_i_reg[31]_0 [11]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [15]),
        .Q(\dma_pktdrp_i_reg[31]_0 [12]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [16]),
        .Q(\dma_pktdrp_i_reg[31]_0 [13]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [17]),
        .Q(\dma_pktdrp_i_reg[31]_0 [14]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [18]),
        .Q(\dma_pktdrp_i_reg[31]_0 [15]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [19]),
        .Q(\dma_pktdrp_i_reg[31]_0 [16]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [1]),
        .Q(dma_pktdrp_i[1]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [20]),
        .Q(\dma_pktdrp_i_reg[31]_0 [17]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [21]),
        .Q(\dma_pktdrp_i_reg[31]_0 [18]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [22]),
        .Q(\dma_pktdrp_i_reg[31]_0 [19]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [23]),
        .Q(\dma_pktdrp_i_reg[31]_0 [20]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [24]),
        .Q(\dma_pktdrp_i_reg[31]_0 [21]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [25]),
        .Q(\dma_pktdrp_i_reg[31]_0 [22]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [26]),
        .Q(\dma_pktdrp_i_reg[31]_0 [23]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [27]),
        .Q(\dma_pktdrp_i_reg[31]_0 [24]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [28]),
        .Q(\dma_pktdrp_i_reg[31]_0 [25]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [29]),
        .Q(\dma_pktdrp_i_reg[31]_0 [26]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [2]),
        .Q(\dma_pktdrp_i_reg[31]_0 [0]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [30]),
        .Q(\dma_pktdrp_i_reg[31]_0 [27]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [31]),
        .Q(\dma_pktdrp_i_reg[31]_0 [28]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [3]),
        .Q(dma_pktdrp_i[3]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [4]),
        .Q(\dma_pktdrp_i_reg[31]_0 [1]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [5]),
        .Q(\dma_pktdrp_i_reg[31]_0 [2]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [6]),
        .Q(\dma_pktdrp_i_reg[31]_0 [3]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [7]),
        .Q(\dma_pktdrp_i_reg[31]_0 [4]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [8]),
        .Q(\dma_pktdrp_i_reg[31]_0 [5]),
        .R(p_0_in_0));
  FDRE \dma_pktdrp_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dma_pktdrp_i_reg[31]_1 [9]),
        .Q(\dma_pktdrp_i_reg[31]_0 [6]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_0),
        .Q(p_19_out[1]),
        .R(p_0_in_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \dmacr_i[0]_i_1 
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(p_19_out[3]),
        .I2(\dmacr_i_reg[0]_1 ),
        .I3(p_19_out[0]),
        .I4(\dmacr_i[0]_i_2_n_0 ),
        .I5(\dmacr_i[0]_i_3_n_0 ),
        .O(\dmacr_i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF47)) 
    \dmacr_i[0]_i_2 
       (.I0(D[0]),
        .I1(\s2mm_user_cache_reg[15]_0 [0]),
        .I2(\dmacr_i_reg[0]_0 ),
        .I3(p_19_out[4]),
        .I4(p_19_out[5]),
        .I5(s2mm_stop),
        .O(\dmacr_i[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dmacr_i[0]_i_3 
       (.I0(p_19_out[2]),
        .I1(p_19_out[1]),
        .O(\dmacr_i[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dmacr_i[0]_i_1_n_0 ),
        .Q(\dmacr_i_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_1 ),
        .Q(\dmacr_i_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(halted_reg_1),
        .Q(halted_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    idle_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(idle_reg_0),
        .Q(idle),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    no_update_i_1
       (.I0(sg_ftch_error_reg_0),
        .I1(no_update),
        .I2(sg_updt_error_reg_0),
        .O(no_update_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    no_update_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(no_update_i_1_n_0),
        .Q(no_update),
        .R(p_0_in_0));
  LUT4 #(
    .INIT(16'h5400)) 
    s2mm_halted_set_i_1
       (.I0(\dmacr_i_reg[0]_0 ),
        .I1(s2mm_halt_cmplt),
        .I2(s2mm_halted_set_reg),
        .I3(s2mm_all_idle),
        .O(s2mm_halted_set0));
  FDSE \s2mm_user_cache_reg[0] 
       (.C(s_axi_aclk),
        .CE(\s2mm_user_cache_reg[15]_0 [1]),
        .D(D[0]),
        .Q(Q[0]),
        .S(p_0_in_0));
  FDRE \s2mm_user_cache_reg[10] 
       (.C(s_axi_aclk),
        .CE(\s2mm_user_cache_reg[15]_0 [1]),
        .D(D[10]),
        .Q(Q[10]),
        .R(p_0_in_0));
  FDRE \s2mm_user_cache_reg[11] 
       (.C(s_axi_aclk),
        .CE(\s2mm_user_cache_reg[15]_0 [1]),
        .D(D[11]),
        .Q(Q[11]),
        .R(p_0_in_0));
  FDRE \s2mm_user_cache_reg[12] 
       (.C(s_axi_aclk),
        .CE(\s2mm_user_cache_reg[15]_0 [1]),
        .D(D[12]),
        .Q(Q[12]),
        .R(p_0_in_0));
  FDRE \s2mm_user_cache_reg[13] 
       (.C(s_axi_aclk),
        .CE(\s2mm_user_cache_reg[15]_0 [1]),
        .D(D[13]),
        .Q(Q[13]),
        .R(p_0_in_0));
  FDRE \s2mm_user_cache_reg[14] 
       (.C(s_axi_aclk),
        .CE(\s2mm_user_cache_reg[15]_0 [1]),
        .D(D[14]),
        .Q(Q[14]),
        .R(p_0_in_0));
  FDRE \s2mm_user_cache_reg[15] 
       (.C(s_axi_aclk),
        .CE(\s2mm_user_cache_reg[15]_0 [1]),
        .D(D[15]),
        .Q(Q[15]),
        .R(p_0_in_0));
  FDSE \s2mm_user_cache_reg[1] 
       (.C(s_axi_aclk),
        .CE(\s2mm_user_cache_reg[15]_0 [1]),
        .D(D[1]),
        .Q(Q[1]),
        .S(p_0_in_0));
  FDRE \s2mm_user_cache_reg[2] 
       (.C(s_axi_aclk),
        .CE(\s2mm_user_cache_reg[15]_0 [1]),
        .D(D[2]),
        .Q(Q[2]),
        .R(p_0_in_0));
  FDRE \s2mm_user_cache_reg[3] 
       (.C(s_axi_aclk),
        .CE(\s2mm_user_cache_reg[15]_0 [1]),
        .D(D[3]),
        .Q(Q[3]),
        .R(p_0_in_0));
  FDRE \s2mm_user_cache_reg[4] 
       (.C(s_axi_aclk),
        .CE(\s2mm_user_cache_reg[15]_0 [1]),
        .D(D[4]),
        .Q(Q[4]),
        .R(p_0_in_0));
  FDRE \s2mm_user_cache_reg[5] 
       (.C(s_axi_aclk),
        .CE(\s2mm_user_cache_reg[15]_0 [1]),
        .D(D[5]),
        .Q(Q[5]),
        .R(p_0_in_0));
  FDRE \s2mm_user_cache_reg[6] 
       (.C(s_axi_aclk),
        .CE(\s2mm_user_cache_reg[15]_0 [1]),
        .D(D[6]),
        .Q(Q[6]),
        .R(p_0_in_0));
  FDRE \s2mm_user_cache_reg[7] 
       (.C(s_axi_aclk),
        .CE(\s2mm_user_cache_reg[15]_0 [1]),
        .D(D[7]),
        .Q(Q[7]),
        .R(p_0_in_0));
  FDRE \s2mm_user_cache_reg[8] 
       (.C(s_axi_aclk),
        .CE(\s2mm_user_cache_reg[15]_0 [1]),
        .D(D[8]),
        .Q(Q[8]),
        .R(p_0_in_0));
  FDRE \s2mm_user_cache_reg[9] 
       (.C(s_axi_aclk),
        .CE(\s2mm_user_cache_reg[15]_0 [1]),
        .D(D[9]),
        .Q(Q[9]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    sg_decerr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sg_decerr_reg_0),
        .Q(p_19_out[5]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    sg_ftch_error_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sg_ftch_error0),
        .Q(sg_ftch_error_reg_0),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    sg_interr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sg_interr_reg_0),
        .Q(p_19_out[3]),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    sg_slverr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sg_slverr_reg_0),
        .Q(p_19_out[4]),
        .R(p_0_in_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sg_updt_error_i_1__0
       (.I0(p_19_out[1]),
        .I1(p_19_out[2]),
        .I2(p_33_out),
        .I3(p_19_out[0]),
        .I4(p_35_out),
        .I5(p_34_out),
        .O(sg_updt_error0));
  FDRE #(
    .INIT(1'b0)) 
    sg_updt_error_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sg_updt_error0),
        .Q(sg_updt_error_reg_0),
        .R(p_0_in_0));
  LUT2 #(
    .INIT(4'h2)) 
    soft_reset_re_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(soft_reset_d1),
        .O(soft_reset_re0));
endmodule

(* ORIG_REF_NAME = "axi_mcdma_s2mm_mngr" *) 
module mcu_axi_mcdma_0_0_axi_mcdma_s2mm_mngr
   (empty,
    dout,
    s2mm_new_curdesc_wren_mngr,
    s2mm_all_idle,
    sts_received_d1,
    p_9_out_0,
    \GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0] ,
    s2mm_stop,
    s2mm_desc_flush,
    in,
    s_axis_s2mm_cmd_tvalid,
    m_axis_s2mm_sts_tready,
    dma_s2mm_error,
    s_axis_s2mm_updtptr_tvalid,
    s2mm_pending_pntr_updt,
    s_axis_s2mm_updtsts_tvalid,
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0 ,
    \s_axis_s2mm_cmd_tdata_reg[66] ,
    O,
    \s_axis_s2mm_cmd_tdata_reg[7] ,
    \s_axis_s2mm_cmd_tdata_reg[11] ,
    \s_axis_s2mm_cmd_tdata_reg[13] ,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[19] ,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[23] ,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25] ,
    s2mm_halted_set_reg,
    s2mm_halted_clr_reg,
    m_axis_s2mm_ftch_tready,
    updt_data_reg,
    sts2_queue_wren,
    \SYNC_CLOCKS.sg_channel_id_int_reg[0] ,
    \desc_reg0_reg[31] ,
    \updt_desc_reg0_reg[31] ,
    SR,
    s_axi_aclk,
    wr_en,
    Q,
    rd_en,
    \gwack.wr_ack_i_reg ,
    \gen_rd_b.doutb_reg_reg[13] ,
    \guf.underflow_i_reg ,
    m_axis_s2mm_ftch_id,
    p_0_in,
    s2mm_interr_i,
    s2mm_slverr_i,
    s2mm_decerr_i,
    s2mm_dmacr,
    s2mm_halted_set0,
    p_19_out,
    s2mm_stop_i1_out,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14] ,
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ,
    out,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 ,
    \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26] ,
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ,
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]_0 ,
    idle,
    p_37_out,
    s2mm_ch_ftch_idle,
    p_9_out,
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ,
    all_is_idle_d1_reg,
    all_is_idle_d1_reg_0,
    intg,
    all_is_idle_d1_reg_1,
    \GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg ,
    ptr2_queue_full,
    FIFO_Full,
    m_axis_s2mm_sts_tvalid,
    halted_reg,
    s_axis_s2mm_cmd_tready,
    btt_calc_fifo_empty,
    CO,
    all_is_idle_d1_reg_2,
    cmd_btt_valid_int,
    s2mm_halt,
    s2mm_axis_channel,
    rdaddr_int0,
    E,
    D,
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15] ,
    \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31] ,
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] ,
    \read_count_reg[0] );
  output empty;
  output [15:0]dout;
  output s2mm_new_curdesc_wren_mngr;
  output s2mm_all_idle;
  output sts_received_d1;
  output p_9_out_0;
  output [0:0]\GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0] ;
  output s2mm_stop;
  output s2mm_desc_flush;
  output [29:0]in;
  output s_axis_s2mm_cmd_tvalid;
  output m_axis_s2mm_sts_tready;
  output dma_s2mm_error;
  output s_axis_s2mm_updtptr_tvalid;
  output s2mm_pending_pntr_updt;
  output s_axis_s2mm_updtsts_tvalid;
  output [0:0]\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0 ;
  output [46:0]\s_axis_s2mm_cmd_tdata_reg[66] ;
  output [3:0]O;
  output [3:0]\s_axis_s2mm_cmd_tdata_reg[7] ;
  output [3:0]\s_axis_s2mm_cmd_tdata_reg[11] ;
  output [3:0]\s_axis_s2mm_cmd_tdata_reg[13] ;
  output [3:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[19] ;
  output [3:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[23] ;
  output [1:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25] ;
  output s2mm_halted_set_reg;
  output s2mm_halted_clr_reg;
  output m_axis_s2mm_ftch_tready;
  output [0:0]updt_data_reg;
  output sts2_queue_wren;
  output \SYNC_CLOCKS.sg_channel_id_int_reg[0] ;
  output [31:0]\desc_reg0_reg[31] ;
  output [27:0]\updt_desc_reg0_reg[31] ;
  input [0:0]SR;
  input s_axi_aclk;
  input wr_en;
  input [11:0]Q;
  input rd_en;
  input \gwack.wr_ack_i_reg ;
  input [15:0]\gen_rd_b.doutb_reg_reg[13] ;
  input \guf.underflow_i_reg ;
  input [0:0]m_axis_s2mm_ftch_id;
  input p_0_in;
  input s2mm_interr_i;
  input s2mm_slverr_i;
  input s2mm_decerr_i;
  input [0:0]s2mm_dmacr;
  input s2mm_halted_set0;
  input p_19_out;
  input s2mm_stop_i1_out;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14] ;
  input \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  input out;
  input [25:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 ;
  input \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26] ;
  input \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ;
  input \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]_0 ;
  input idle;
  input p_37_out;
  input [0:0]s2mm_ch_ftch_idle;
  input p_9_out;
  input \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ;
  input [0:0]all_is_idle_d1_reg;
  input all_is_idle_d1_reg_0;
  input [0:0]intg;
  input [0:0]all_is_idle_d1_reg_1;
  input \GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg ;
  input ptr2_queue_full;
  input FIFO_Full;
  input m_axis_s2mm_sts_tvalid;
  input halted_reg;
  input s_axis_s2mm_cmd_tready;
  input btt_calc_fifo_empty;
  input [0:0]CO;
  input [0:0]all_is_idle_d1_reg_2;
  input cmd_btt_valid_int;
  input s2mm_halt;
  input [0:0]s2mm_axis_channel;
  input rdaddr_int0;
  input [0:0]E;
  input [31:0]D;
  input [15:0]\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15] ;
  input \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31] ;
  input [13:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] ;
  input [0:0]\read_count_reg[0] ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire FIFO_Full;
  wire \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ;
  wire \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ;
  wire \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14] ;
  wire [0:0]\GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0] ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_151 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_38 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_39 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_100 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_101 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_118 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_119 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_120 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_121 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_122 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_123 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_124 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_125 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_126 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_127 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_128 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_129 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_98 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_99 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR_n_2 ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_i_1_n_0 ;
  wire [0:0]\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0 ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26] ;
  wire \GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg ;
  wire [3:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[19] ;
  wire [3:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[23] ;
  wire [1:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25] ;
  wire [25:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 ;
  wire [13:0]\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] ;
  wire \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  wire [15:0]\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg ;
  wire [15:0]\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15] ;
  wire \INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31] ;
  wire [3:0]O;
  wire [11:0]Q;
  wire [0:0]SR;
  wire \SYNC_CLOCKS.sg_channel_id_int_reg[0] ;
  wire [0:0]all_is_idle_d1_reg;
  wire all_is_idle_d1_reg_0;
  wire [0:0]all_is_idle_d1_reg_1;
  wire [0:0]all_is_idle_d1_reg_2;
  wire btt_calc_fifo_empty;
  wire cmd_btt_valid_int;
  wire cmd_wr_mask;
  wire [31:0]\desc_reg0_reg[31] ;
  wire [31:0]desc_reg2;
  wire [13:0]desc_reg3;
  wire dma_s2mm_error;
  wire [15:0]dout;
  wire empty;
  wire flush_bd;
  wire [15:0]\gen_rd_b.doutb_reg_reg[13] ;
  wire \guf.underflow_i_reg ;
  wire \gwack.wr_ack_i_reg ;
  wire halted_reg;
  wire idle;
  wire [29:0]in;
  wire [0:0]intg;
  wire [0:0]m_axis_s2mm_ftch_id;
  wire m_axis_s2mm_ftch_tready;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire out;
  wire p_0_in;
  wire p_10_out;
  wire p_15_out;
  wire p_16_out;
  wire p_19_out;
  wire p_20_out;
  wire p_24_out;
  wire [66:0]p_2_in;
  wire p_37_out;
  wire p_4_out;
  wire p_5_out;
  wire p_6_out;
  wire p_9_out;
  wire p_9_out_0;
  wire ptr2_queue_full;
  wire rd_en;
  wire rdaddr_int0;
  wire [0:0]\read_count_reg[0] ;
  wire s2mm_all_idle;
  wire [0:0]s2mm_axis_channel;
  wire [13:0]s2mm_brcvd;
  wire [0:0]s2mm_ch_ftch_idle;
  wire s2mm_decerr_i;
  wire s2mm_desc_flush;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halted_clr_reg;
  wire s2mm_halted_set0;
  wire s2mm_halted_set_reg;
  wire s2mm_interr_i;
  wire s2mm_new_curdesc_wren_mngr;
  wire s2mm_pending_pntr_updt;
  wire s2mm_slverr_i;
  wire s2mm_stop;
  wire s2mm_stop_i1_out;
  wire s_axi_aclk;
  wire [3:0]\s_axis_s2mm_cmd_tdata_reg[11] ;
  wire [3:0]\s_axis_s2mm_cmd_tdata_reg[13] ;
  wire [46:0]\s_axis_s2mm_cmd_tdata_reg[66] ;
  wire [3:0]\s_axis_s2mm_cmd_tdata_reg[7] ;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire s_axis_s2mm_cmd_tvalid0;
  wire s_axis_s2mm_updtptr_tvalid;
  wire s_axis_s2mm_updtsts_tvalid;
  wire sts2_queue_wren;
  wire sts_received_d1;
  wire [0:0]updt_data_reg;
  wire [27:0]\updt_desc_reg0_reg[31] ;
  wire wr_en;

  mcu_axi_mcdma_0_0_axi_mcdma_s2mm_sg_if \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF 
       (.D(D),
        .E(s2mm_new_curdesc_wren_mngr),
        .FIFO_Full(FIFO_Full),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[15]_0 (\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[16]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_129 ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[17]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_128 ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[18]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_127 ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[19]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_126 ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[24]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_125 ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[25]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_124 ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[26]_0 (\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_151 ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[26]_1 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_123 ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[27]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_122 ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[28]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_121 ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[29]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_120 ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[30]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_119 ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_100 ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_1 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_118 ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 (s2mm_brcvd),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14]_0 (\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14] ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_98 ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[32]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_99 ),
        .\GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg_0 (s2mm_pending_pntr_updt),
        .\GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0]_0 (\GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0] ),
        .\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 (sts_received_d1),
        .\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 (p_9_out_0),
        .\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 (s_axis_s2mm_updtsts_tvalid),
        .\GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_101 ),
        .Q(p_24_out),
        .\SYNC_CLOCKS.sg_channel_id_int_reg[0] (\SYNC_CLOCKS.sg_channel_id_int_reg[0] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_39 ),
        .cmd_wr_mask(cmd_wr_mask),
        .\desc_reg0_reg[31]_0 (\desc_reg0_reg[31] ),
        .\desc_reg2_reg[31]_0 (desc_reg2),
        .\desc_reg3_reg[13]_0 (desc_reg3),
        .\desc_reg4_reg[31]_0 (E),
        .in(in),
        .m_axis_s2mm_ftch_id(m_axis_s2mm_ftch_id),
        .m_axis_s2mm_ftch_tready(m_axis_s2mm_ftch_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .out(out),
        .p_0_in(p_0_in),
        .p_10_out(p_10_out),
        .p_16_out(p_16_out),
        .p_19_out(p_19_out),
        .p_20_out(p_20_out),
        .p_4_out(p_4_out),
        .p_5_out(p_5_out),
        .p_6_out(p_6_out),
        .ptr2_queue_full(ptr2_queue_full),
        .rdaddr_int0(rdaddr_int0),
        .\read_count_reg[0]_0 (p_15_out),
        .\read_count_reg[0]_1 (\read_count_reg[0] ),
        .s2mm_axis_channel(s2mm_axis_channel),
        .s2mm_halt(s2mm_halt),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .sts2_queue_wren(sts2_queue_wren),
        .sts_received_i_reg(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_38 ),
        .updt_data_reg_0(s_axis_s2mm_updtptr_tvalid),
        .updt_data_reg_1(updt_data_reg),
        .\updt_desc_reg0_reg[31]_0 (\updt_desc_reg0_reg[31] ),
        .valid_reg(s2mm_desc_flush));
  mcu_axi_mcdma_0_0_axi_mcdma_s2mm_sm \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM 
       (.CO(CO),
        .D({p_2_in[66:35],p_2_in[26],p_2_in[13:0]}),
        .\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_0 (\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ),
        .\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]_0 (\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ),
        .\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]_1 (\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]_0 ),
        .\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[13]_0 (desc_reg3),
        .\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 (\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26] ),
        .\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_1 (s_axis_s2mm_cmd_tvalid),
        .\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 (desc_reg2),
        .\GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg_0 (p_15_out),
        .\GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg_1 (\GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg ),
        .\GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg_2 (s2mm_desc_flush),
        .Q(p_24_out),
        .all_is_idle_d1_reg(all_is_idle_d1_reg),
        .all_is_idle_d1_reg_0(all_is_idle_d1_reg_0),
        .all_is_idle_d1_reg_1(all_is_idle_d1_reg_1),
        .all_is_idle_d1_reg_2(all_is_idle_d1_reg_2),
        .btt_calc_fifo_empty(btt_calc_fifo_empty),
        .cmd_btt_valid_int(cmd_btt_valid_int),
        .intg(intg),
        .out(out),
        .p_0_in(p_0_in),
        .p_16_out(p_16_out),
        .p_20_out(p_20_out),
        .p_37_out(p_37_out),
        .p_9_out(p_9_out),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_ch_ftch_idle(s2mm_ch_ftch_idle),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_pending_pntr_updt(s2mm_pending_pntr_updt),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_s2mm_cmd_tvalid0(s_axis_s2mm_cmd_tvalid0));
  mcu_axi_mcdma_0_0_axi_mcdma_s2mm_cmdsts_if \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS 
       (.D({p_2_in[66:35],p_2_in[26],p_2_in[13:0]}),
        .E(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_39 ),
        .\GEN_ASYNC_RESET.halt_i_reg (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_100 ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_99 ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31] (sts_received_d1),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26] (\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_151 ),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[19] (\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[19] ),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[23] (\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[23] ),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25] (\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25] ),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25]_0 ),
        .\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_0 (s2mm_brcvd),
        .\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]_1 (\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] ),
        .\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_98 ),
        .\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_1 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_101 ),
        .\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_2 (\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ),
        .\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_0 (\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg ),
        .\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15]_1 (\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[15] ),
        .\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[16]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_129 ),
        .\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[17]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_128 ),
        .\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[18]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_127 ),
        .\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[19]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_126 ),
        .\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[24]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_125 ),
        .\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[25]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_124 ),
        .\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[26]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_123 ),
        .\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[27]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_122 ),
        .\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[28]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_121 ),
        .\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[29]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_120 ),
        .\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[30]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_119 ),
        .\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_118 ),
        .\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31]_1 (\INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[31] ),
        .O(O),
        .Q(Q),
        .SR(SR),
        .cmd_wr_mask(cmd_wr_mask),
        .dma_s2mm_error(dma_s2mm_error),
        .dout(dout),
        .empty(empty),
        .\gen_rd_b.doutb_reg_reg[13] (\gen_rd_b.doutb_reg_reg[13] ),
        .\guf.underflow_i_reg (\guf.underflow_i_reg ),
        .\gwack.wr_ack_i_reg (\gwack.wr_ack_i_reg ),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .out(out),
        .p_0_in(p_0_in),
        .p_10_out(p_10_out),
        .p_16_out(p_16_out),
        .p_4_out(p_4_out),
        .p_5_out(p_5_out),
        .p_6_out(p_6_out),
        .rd_en(rd_en),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_error_reg_0(p_24_out),
        .s2mm_halt(s2mm_halt),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s_axi_aclk(s_axi_aclk),
        .\s_axis_s2mm_cmd_tdata_reg[11]_0 (\s_axis_s2mm_cmd_tdata_reg[11] ),
        .\s_axis_s2mm_cmd_tdata_reg[13]_0 (\s_axis_s2mm_cmd_tdata_reg[13] ),
        .\s_axis_s2mm_cmd_tdata_reg[66]_0 (\s_axis_s2mm_cmd_tdata_reg[66] ),
        .\s_axis_s2mm_cmd_tdata_reg[7]_0 (\s_axis_s2mm_cmd_tdata_reg[7] ),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .s_axis_s2mm_cmd_tvalid0(s_axis_s2mm_cmd_tvalid0),
        .sts_received_i_reg_0(p_9_out_0),
        .sts_received_i_reg_1(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_38 ),
        .wr_en(wr_en));
  mcu_axi_mcdma_0_0_axi_mcdma_s2mm_sts_mngr \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR 
       (.\dmacr_i_reg[0] (\GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR_n_2 ),
        .flush_bd(flush_bd),
        .halted_reg(halted_reg),
        .idle(idle),
        .out(out),
        .p_0_in(p_0_in),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halted_clr_reg_0(s2mm_halted_clr_reg),
        .s2mm_halted_set0(s2mm_halted_set0),
        .s2mm_halted_set_reg_0(s2mm_halted_set_reg),
        .s_axi_aclk(s_axi_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_DMA_CONTROL.flush_bd_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR_n_2 ),
        .Q(flush_bd),
        .R(p_0_in));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_i_1 
       (.I0(flush_bd),
        .I1(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26] ),
        .O(\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_i_1_n_0 ),
        .Q(s2mm_desc_flush),
        .R(p_0_in));
  FDRE \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s2mm_stop_i1_out),
        .Q(s2mm_stop),
        .R(p_0_in));
  LUT2 #(
    .INIT(4'hB)) 
    \bmg_count[4]_i_1 
       (.I0(s2mm_desc_flush),
        .I1(out),
        .O(\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0 ));
endmodule

(* ORIG_REF_NAME = "axi_mcdma_s2mm_sg_if" *) 
module mcu_axi_mcdma_0_0_axi_mcdma_s2mm_sg_if
   (E,
    \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ,
    \GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0]_0 ,
    p_20_out,
    in,
    updt_data_reg_0,
    \GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg_0 ,
    \GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ,
    cmd_wr_mask,
    sts_received_i_reg,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    Q,
    m_axis_s2mm_ftch_tready,
    updt_data_reg_1,
    sts2_queue_wren,
    \SYNC_CLOCKS.sg_channel_id_int_reg[0] ,
    \desc_reg3_reg[13]_0 ,
    \desc_reg2_reg[31]_0 ,
    \desc_reg0_reg[31]_0 ,
    \updt_desc_reg0_reg[31]_0 ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[26]_0 ,
    m_axis_s2mm_ftch_id,
    s_axi_aclk,
    p_0_in,
    p_19_out,
    \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[32]_0 ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]_0 ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14]_0 ,
    \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg_0 ,
    out,
    ptr2_queue_full,
    FIFO_Full,
    m_axis_s2mm_sts_tvalid,
    s_axis_s2mm_cmd_tready,
    p_16_out,
    s2mm_halt,
    p_4_out,
    p_5_out,
    p_6_out,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 ,
    \read_count_reg[0]_0 ,
    p_10_out,
    s2mm_axis_channel,
    rdaddr_int0,
    valid_reg,
    \desc_reg4_reg[31]_0 ,
    D,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_1 ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[30]_0 ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[29]_0 ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[28]_0 ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[27]_0 ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[26]_1 ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[25]_0 ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[24]_0 ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[19]_0 ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[18]_0 ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[17]_0 ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[16]_0 ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[15]_0 ,
    \read_count_reg[0]_1 );
  output [0:0]E;
  output \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ;
  output [0:0]\GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0]_0 ;
  output p_20_out;
  output [29:0]in;
  output updt_data_reg_0;
  output \GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg_0 ;
  output \GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ;
  output cmd_wr_mask;
  output sts_received_i_reg;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output [0:0]Q;
  output m_axis_s2mm_ftch_tready;
  output [0:0]updt_data_reg_1;
  output sts2_queue_wren;
  output \SYNC_CLOCKS.sg_channel_id_int_reg[0] ;
  output [13:0]\desc_reg3_reg[13]_0 ;
  output [31:0]\desc_reg2_reg[31]_0 ;
  output [31:0]\desc_reg0_reg[31]_0 ;
  output [27:0]\updt_desc_reg0_reg[31]_0 ;
  output \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[26]_0 ;
  input [0:0]m_axis_s2mm_ftch_id;
  input s_axi_aclk;
  input p_0_in;
  input p_19_out;
  input \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[32]_0 ;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]_0 ;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14]_0 ;
  input \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg_0 ;
  input out;
  input ptr2_queue_full;
  input FIFO_Full;
  input m_axis_s2mm_sts_tvalid;
  input s_axis_s2mm_cmd_tready;
  input p_16_out;
  input s2mm_halt;
  input p_4_out;
  input p_5_out;
  input p_6_out;
  input [13:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 ;
  input [0:0]\read_count_reg[0]_0 ;
  input p_10_out;
  input [0:0]s2mm_axis_channel;
  input rdaddr_int0;
  input valid_reg;
  input [0:0]\desc_reg4_reg[31]_0 ;
  input [31:0]D;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_1 ;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[30]_0 ;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[29]_0 ;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[28]_0 ;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[27]_0 ;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[26]_1 ;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[25]_0 ;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[24]_0 ;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[19]_0 ;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[18]_0 ;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[17]_0 ;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[16]_0 ;
  input [15:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[15]_0 ;
  input [0:0]\read_count_reg[0]_1 ;

  wire [31:0]D;
  wire [0:0]E;
  wire FIFO_Full;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[0]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[10]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[11]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[12]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[13]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[1]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[27]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[28]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[29]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[2]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[31]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[3]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[4]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[5]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[6]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[7]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[8]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[9]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l[33]_i_1_n_0 ;
  wire [15:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[15]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[16]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[17]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[18]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[19]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[24]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[25]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[26]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[26]_1 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[27]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[28]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[29]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[30]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_1 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[0] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[10] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[11] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[12] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[13] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[14] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[15] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[16] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[17] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[18] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[19] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[1] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[24] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[25] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[27] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[28] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[29] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[2] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[30] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[31] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[33] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[3] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[4] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[5] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[6] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[7] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[8] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[9] ;
  wire [13:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[32]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg_0 ;
  wire \GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id[0]_i_1_n_0 ;
  wire [0:0]\GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ;
  wire \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ;
  wire \GEN_DESC_UPDT_QUEUE.updt_sts_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ;
  wire \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_count[0]_i_1_n_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_count[1]_i_1_n_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_count[2]_i_1_n_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_received_i_1_n_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_received_i_2_n_0 ;
  wire [0:0]Q;
  wire \SYNC_CLOCKS.sg_channel_id_int_reg[0] ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire cmd_wr_mask;
  wire [31:0]\desc_reg0_reg[31]_0 ;
  wire [31:0]desc_reg1;
  wire [31:0]\desc_reg2_reg[31]_0 ;
  wire [31:14]desc_reg3;
  wire [13:0]\desc_reg3_reg[13]_0 ;
  wire [0:0]\desc_reg4_reg[31]_0 ;
  wire \desc_reg4_reg_n_0_[0] ;
  wire \desc_reg4_reg_n_0_[10] ;
  wire \desc_reg4_reg_n_0_[11] ;
  wire \desc_reg4_reg_n_0_[12] ;
  wire \desc_reg4_reg_n_0_[13] ;
  wire \desc_reg4_reg_n_0_[14] ;
  wire \desc_reg4_reg_n_0_[15] ;
  wire \desc_reg4_reg_n_0_[16] ;
  wire \desc_reg4_reg_n_0_[17] ;
  wire \desc_reg4_reg_n_0_[18] ;
  wire \desc_reg4_reg_n_0_[19] ;
  wire \desc_reg4_reg_n_0_[1] ;
  wire \desc_reg4_reg_n_0_[20] ;
  wire \desc_reg4_reg_n_0_[21] ;
  wire \desc_reg4_reg_n_0_[22] ;
  wire \desc_reg4_reg_n_0_[23] ;
  wire \desc_reg4_reg_n_0_[24] ;
  wire \desc_reg4_reg_n_0_[25] ;
  wire \desc_reg4_reg_n_0_[26] ;
  wire \desc_reg4_reg_n_0_[27] ;
  wire \desc_reg4_reg_n_0_[28] ;
  wire \desc_reg4_reg_n_0_[29] ;
  wire \desc_reg4_reg_n_0_[2] ;
  wire \desc_reg4_reg_n_0_[30] ;
  wire \desc_reg4_reg_n_0_[3] ;
  wire \desc_reg4_reg_n_0_[4] ;
  wire \desc_reg4_reg_n_0_[5] ;
  wire \desc_reg4_reg_n_0_[6] ;
  wire \desc_reg4_reg_n_0_[7] ;
  wire \desc_reg4_reg_n_0_[8] ;
  wire \desc_reg4_reg_n_0_[9] ;
  wire [0:0]id_read_data;
  wire [29:0]in;
  wire [0:0]m_axis_s2mm_ftch_id;
  wire m_axis_s2mm_ftch_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire out;
  wire p_0_in;
  wire p_10_out;
  wire p_16_out;
  wire p_19_out;
  wire p_20_out;
  wire p_21_out;
  wire p_4_out;
  wire p_5_out;
  wire p_6_out;
  wire [3:0]plusOp;
  wire ptr2_queue_full;
  wire rdaddr_int0;
  wire [3:0]read_count_reg;
  wire [0:0]\read_count_reg[0]_0 ;
  wire [0:0]\read_count_reg[0]_1 ;
  wire [0:0]s2mm_axis_channel;
  wire s2mm_halt;
  wire s_axi_aclk;
  wire s_axis_s2mm_cmd_tready;
  wire [2:0]sof_count;
  wire sof_received;
  wire sts2_queue_wren;
  wire sts_received_i_reg;
  wire sts_received_re;
  wire updt_data_i_1_n_0;
  wire updt_data_reg_0;
  wire [0:0]updt_data_reg_1;
  wire [27:0]\updt_desc_reg0_reg[31]_0 ;
  wire [33:33]updt_desc_sts;
  wire updtptr_tlast;
  wire valid_reg;

  LUT6 #(
    .INIT(64'hAAAAACAA00000000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[0]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[0] ),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [0]),
        .I2(s2mm_halt),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I5(out),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAACAA00000000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[10]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[10] ),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [10]),
        .I2(s2mm_halt),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I5(out),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAACAA00000000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[11]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[11] ),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [11]),
        .I2(s2mm_halt),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I5(out),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAACAA00000000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[12]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[12] ),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [12]),
        .I2(s2mm_halt),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I5(out),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAACAA00000000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[13]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[13] ),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [13]),
        .I2(s2mm_halt),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I5(out),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAACAA00000000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[1]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[1] ),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [1]),
        .I2(s2mm_halt),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I5(out),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAACAA00000000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[27]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[27] ),
        .I1(sof_received),
        .I2(s2mm_halt),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I5(out),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAACAA00000000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[28]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[28] ),
        .I1(p_6_out),
        .I2(s2mm_halt),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I5(out),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAACAA00000000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[29]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[29] ),
        .I1(p_5_out),
        .I2(s2mm_halt),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I5(out),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAACAA00000000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[2]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[2] ),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [2]),
        .I2(s2mm_halt),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I5(out),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAACAA00000000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[30] ),
        .I1(p_4_out),
        .I2(s2mm_halt),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I5(out),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88888C88)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[31]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[31] ),
        .I1(out),
        .I2(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(s2mm_halt),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F4FFF4F4F)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1 
       (.I0(FIFO_Full),
        .I1(\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ),
        .I2(out),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I5(s2mm_halt),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAACAA00000000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[3]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[3] ),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [3]),
        .I2(s2mm_halt),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I5(out),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAACAA00000000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[4]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[4] ),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [4]),
        .I2(s2mm_halt),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I5(out),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAACAA00000000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[5]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[5] ),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [5]),
        .I2(s2mm_halt),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I5(out),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAACAA00000000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[6]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[6] ),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [6]),
        .I2(s2mm_halt),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I5(out),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAACAA00000000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[7]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[7] ),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [7]),
        .I2(s2mm_halt),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I5(out),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAACAA00000000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[8]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[8] ),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [8]),
        .I2(s2mm_halt),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I5(out),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAACAA00000000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[9]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[9] ),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [9]),
        .I2(s2mm_halt),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I5(out),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF000400)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l[33]_i_1 
       (.I0(s2mm_halt),
        .I1(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I2(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I3(out),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[33] ),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[0] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[15]_0 [0]),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[10] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[15]_0 [10]),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[11] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[15]_0 [11]),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[12] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[15]_0 [12]),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[13] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[15]_0 [13]),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[14] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[15]_0 [14]),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[15] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[15]_0 [15]),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[16] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[16]_0 ),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[17] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[17]_0 ),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[18] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[18]_0 ),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[19] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[19]_0 ),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[1] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[15]_0 [1]),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[24] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[24]_0 ),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[25] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[25]_0 ),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[26] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[26]_1 ),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[26]_0 ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[27] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[27]_0 ),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[28] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[28]_0 ),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[29] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[29]_0 ),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[2] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[15]_0 [2]),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[30] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[30]_0 ),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_1 ),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[33] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l[33]_i_1_n_0 ),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[3] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[15]_0 [3]),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[4] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[15]_0 [4]),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[5] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[15]_0 [5]),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[6] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[15]_0 [6]),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[7] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[15]_0 [7]),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[8] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[15]_0 [8]),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[9] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[31]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[15]_0 [9]),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[0]_i_1_n_0 ),
        .Q(in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[10] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[10]_i_1_n_0 ),
        .Q(in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[11] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[11]_i_1_n_0 ),
        .Q(in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[12] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[12]_i_1_n_0 ),
        .Q(in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[13]_i_1_n_0 ),
        .Q(in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[14] ),
        .Q(in[14]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[15] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[15] ),
        .Q(in[15]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[16] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[16] ),
        .Q(in[16]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[17] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[17] ),
        .Q(in[17]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[18] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[18] ),
        .Q(in[18]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[19] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[19] ),
        .Q(in[19]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[1] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[1]_i_1_n_0 ),
        .Q(in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[24] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[24] ),
        .Q(in[20]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[25] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[25] ),
        .Q(in[21]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]_0 ),
        .Q(in[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[27] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[27]_i_1_n_0 ),
        .Q(in[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[28] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[28]_i_1_n_0 ),
        .Q(in[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[29] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[29]_i_1_n_0 ),
        .Q(in[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[2] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[2]_i_1_n_0 ),
        .Q(in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0 ),
        .Q(in[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[31]_i_1_n_0 ),
        .Q(in[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[32] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[32]_0 ),
        .Q(in[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[33] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg_n_0_[33] ),
        .Q(updt_desc_sts),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[3] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[3]_i_1_n_0 ),
        .Q(in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[4] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[4]_i_1_n_0 ),
        .Q(in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[5] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[5]_i_1_n_0 ),
        .Q(in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[6] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[6]_i_1_n_0 ),
        .Q(in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[7] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[7]_i_1_n_0 ),
        .Q(in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[8] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[8]_i_1_n_0 ),
        .Q(in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[9] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[9]_i_1_n_0 ),
        .Q(in[9]),
        .R(1'b0));
  mcu_axi_mcdma_0_0_srl_fifo_f__parameterized3 \GEN_DESC_UPDT_QUEUE.ID_FIFO 
       (.\GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0] (E),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .id_read_data(id_read_data),
        .m_axis_s2mm_ftch_id(m_axis_s2mm_ftch_id),
        .p_0_in(p_0_in),
        .s2mm_halt(s2mm_halt),
        .s_axi_aclk(s_axi_aclk),
        .sts_received_re(sts_received_re));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_DESC_UPDT_QUEUE.desc_update_done_i_1 
       (.I0(FIFO_Full),
        .I1(\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ),
        .I2(updt_desc_sts),
        .O(p_21_out));
  FDRE \GEN_DESC_UPDT_QUEUE.desc_update_done_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_21_out),
        .Q(p_20_out),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hA800A8A8A8A8A8A8)) 
    \GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_i_1 
       (.I0(out),
        .I1(E),
        .I2(\GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg_0 ),
        .I3(ptr2_queue_full),
        .I4(updtptr_tlast),
        .I5(updt_data_reg_0),
        .O(\GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_i_1_n_0 ),
        .Q(\GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h40FF)) 
    \GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id[0]_i_1 
       (.I0(FIFO_Full),
        .I1(\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ),
        .I2(updt_desc_sts),
        .I3(out),
        .O(\GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id[0]_i_1_n_0 ));
  FDRE \GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0] 
       (.C(s_axi_aclk),
        .CE(sts_received_re),
        .D(id_read_data),
        .Q(\GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0]_0 ),
        .R(\GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .Q(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hCC880C88)) 
    \GEN_DESC_UPDT_QUEUE.updt_sts_i_1 
       (.I0(sts_received_re),
        .I1(out),
        .I2(updt_desc_sts),
        .I3(\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ),
        .I4(FIFO_Full),
        .O(\GEN_DESC_UPDT_QUEUE.updt_sts_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.updt_sts_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DESC_UPDT_QUEUE.updt_sts_i_1_n_0 ),
        .Q(\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout[31]_i_1 
       (.I0(updt_data_reg_0),
        .I1(ptr2_queue_full),
        .O(updt_data_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg_0 ),
        .Q(cmd_wr_mask),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h04FBFB04)) 
    \GEN_SOF_QUEUE_MODE.sof_count[0]_i_1 
       (.I0(s2mm_halt),
        .I1(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I2(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I3(p_16_out),
        .I4(sof_count[0]),
        .O(\GEN_SOF_QUEUE_MODE.sof_count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h77777E7788888188)) 
    \GEN_SOF_QUEUE_MODE.sof_count[1]_i_1 
       (.I0(sof_count[0]),
        .I1(p_16_out),
        .I2(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(s2mm_halt),
        .I5(sof_count[1]),
        .O(\GEN_SOF_QUEUE_MODE.sof_count[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \GEN_SOF_QUEUE_MODE.sof_count[2]_i_1 
       (.I0(sof_count[0]),
        .I1(sof_count[1]),
        .I2(p_16_out),
        .I3(sts_received_re),
        .I4(sof_count[2]),
        .O(\GEN_SOF_QUEUE_MODE.sof_count[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SOF_QUEUE_MODE.sof_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_SOF_QUEUE_MODE.sof_count[0]_i_1_n_0 ),
        .Q(sof_count[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SOF_QUEUE_MODE.sof_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_SOF_QUEUE_MODE.sof_count[1]_i_1_n_0 ),
        .Q(sof_count[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SOF_QUEUE_MODE.sof_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_SOF_QUEUE_MODE.sof_count[2]_i_1_n_0 ),
        .Q(sof_count[2]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFEFFCCCCCECC)) 
    \GEN_SOF_QUEUE_MODE.sof_received_i_1 
       (.I0(p_10_out),
        .I1(\GEN_SOF_QUEUE_MODE.sof_received_i_2_n_0 ),
        .I2(s2mm_halt),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I5(sof_received),
        .O(\GEN_SOF_QUEUE_MODE.sof_received_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_SOF_QUEUE_MODE.sof_received_i_2 
       (.I0(cmd_wr_mask),
        .I1(p_16_out),
        .I2(sof_count[2]),
        .I3(sof_count[0]),
        .I4(sof_count[1]),
        .O(\GEN_SOF_QUEUE_MODE.sof_received_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SOF_QUEUE_MODE.sof_received_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_SOF_QUEUE_MODE.sof_received_i_1_n_0 ),
        .Q(sof_received),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INFERRED_GEN.data_reg[11][0]_srl12_i_1 
       (.I0(updt_desc_sts),
        .I1(\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[11][33]_srl12_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ),
        .I1(FIFO_Full),
        .O(sts2_queue_wren));
  LUT6 #(
    .INIT(64'h0000001F00000000)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_44 
       (.I0(read_count_reg[0]),
        .I1(read_count_reg[1]),
        .I2(read_count_reg[2]),
        .I3(\GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg_0 ),
        .I4(read_count_reg[3]),
        .I5(\read_count_reg[0]_0 ),
        .O(m_axis_s2mm_ftch_tready));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[0]),
        .Q(\desc_reg0_reg[31]_0 [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[10]),
        .Q(\desc_reg0_reg[31]_0 [10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[11]),
        .Q(\desc_reg0_reg[31]_0 [11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[12]),
        .Q(\desc_reg0_reg[31]_0 [12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[13]),
        .Q(\desc_reg0_reg[31]_0 [13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[14]),
        .Q(\desc_reg0_reg[31]_0 [14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[15]),
        .Q(\desc_reg0_reg[31]_0 [15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[16] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[16]),
        .Q(\desc_reg0_reg[31]_0 [16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[17] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[17]),
        .Q(\desc_reg0_reg[31]_0 [17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[18] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[18]),
        .Q(\desc_reg0_reg[31]_0 [18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[19] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[19]),
        .Q(\desc_reg0_reg[31]_0 [19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[1]),
        .Q(\desc_reg0_reg[31]_0 [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[20] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[20]),
        .Q(\desc_reg0_reg[31]_0 [20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[21] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[21]),
        .Q(\desc_reg0_reg[31]_0 [21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[22] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[22]),
        .Q(\desc_reg0_reg[31]_0 [22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[23] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[23]),
        .Q(\desc_reg0_reg[31]_0 [23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[24] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[24]),
        .Q(\desc_reg0_reg[31]_0 [24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[25] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[25]),
        .Q(\desc_reg0_reg[31]_0 [25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[26] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[26]),
        .Q(\desc_reg0_reg[31]_0 [26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[27] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[27]),
        .Q(\desc_reg0_reg[31]_0 [27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[28] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[28]),
        .Q(\desc_reg0_reg[31]_0 [28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[29] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[29]),
        .Q(\desc_reg0_reg[31]_0 [29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[2]),
        .Q(\desc_reg0_reg[31]_0 [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[30] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[30]),
        .Q(\desc_reg0_reg[31]_0 [30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[31] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[31]),
        .Q(\desc_reg0_reg[31]_0 [31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[3]),
        .Q(\desc_reg0_reg[31]_0 [3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[4]),
        .Q(\desc_reg0_reg[31]_0 [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[5]),
        .Q(\desc_reg0_reg[31]_0 [5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[6]),
        .Q(\desc_reg0_reg[31]_0 [6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[7]),
        .Q(\desc_reg0_reg[31]_0 [7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[8]),
        .Q(\desc_reg0_reg[31]_0 [8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg1[9]),
        .Q(\desc_reg0_reg[31]_0 [9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[0] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [0]),
        .Q(desc_reg1[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[10] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [10]),
        .Q(desc_reg1[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[11] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [11]),
        .Q(desc_reg1[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[12] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [12]),
        .Q(desc_reg1[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[13] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [13]),
        .Q(desc_reg1[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[14] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [14]),
        .Q(desc_reg1[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[15] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [15]),
        .Q(desc_reg1[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[16] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [16]),
        .Q(desc_reg1[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[17] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [17]),
        .Q(desc_reg1[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[18] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [18]),
        .Q(desc_reg1[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[19] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [19]),
        .Q(desc_reg1[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[1] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [1]),
        .Q(desc_reg1[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[20] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [20]),
        .Q(desc_reg1[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[21] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [21]),
        .Q(desc_reg1[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[22] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [22]),
        .Q(desc_reg1[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[23] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [23]),
        .Q(desc_reg1[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[24] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [24]),
        .Q(desc_reg1[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[25] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [25]),
        .Q(desc_reg1[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[26] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [26]),
        .Q(desc_reg1[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[27] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [27]),
        .Q(desc_reg1[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[28] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [28]),
        .Q(desc_reg1[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[29] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [29]),
        .Q(desc_reg1[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[2] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [2]),
        .Q(desc_reg1[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[30] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [30]),
        .Q(desc_reg1[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[31] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [31]),
        .Q(desc_reg1[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[3] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [3]),
        .Q(desc_reg1[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[4] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [4]),
        .Q(desc_reg1[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[5] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [5]),
        .Q(desc_reg1[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[6] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [6]),
        .Q(desc_reg1[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[7] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [7]),
        .Q(desc_reg1[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[8] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [8]),
        .Q(desc_reg1[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg1_reg[9] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg2_reg[31]_0 [9]),
        .Q(desc_reg1[9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[0] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg3_reg[13]_0 [0]),
        .Q(\desc_reg2_reg[31]_0 [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[10] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg3_reg[13]_0 [10]),
        .Q(\desc_reg2_reg[31]_0 [10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[11] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg3_reg[13]_0 [11]),
        .Q(\desc_reg2_reg[31]_0 [11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[12] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg3_reg[13]_0 [12]),
        .Q(\desc_reg2_reg[31]_0 [12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[13] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg3_reg[13]_0 [13]),
        .Q(\desc_reg2_reg[31]_0 [13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[14] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg3[14]),
        .Q(\desc_reg2_reg[31]_0 [14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[15] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg3[15]),
        .Q(\desc_reg2_reg[31]_0 [15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[16] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg3[16]),
        .Q(\desc_reg2_reg[31]_0 [16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[17] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg3[17]),
        .Q(\desc_reg2_reg[31]_0 [17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[18] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg3[18]),
        .Q(\desc_reg2_reg[31]_0 [18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[19] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg3[19]),
        .Q(\desc_reg2_reg[31]_0 [19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[1] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg3_reg[13]_0 [1]),
        .Q(\desc_reg2_reg[31]_0 [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[20] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg3[20]),
        .Q(\desc_reg2_reg[31]_0 [20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[21] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg3[21]),
        .Q(\desc_reg2_reg[31]_0 [21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[22] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg3[22]),
        .Q(\desc_reg2_reg[31]_0 [22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[23] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg3[23]),
        .Q(\desc_reg2_reg[31]_0 [23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[24] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg3[24]),
        .Q(\desc_reg2_reg[31]_0 [24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[25] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg3[25]),
        .Q(\desc_reg2_reg[31]_0 [25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[26] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg3[26]),
        .Q(\desc_reg2_reg[31]_0 [26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[27] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg3[27]),
        .Q(\desc_reg2_reg[31]_0 [27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[28] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg3[28]),
        .Q(\desc_reg2_reg[31]_0 [28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[29] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg3[29]),
        .Q(\desc_reg2_reg[31]_0 [29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[2] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg3_reg[13]_0 [2]),
        .Q(\desc_reg2_reg[31]_0 [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[30] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg3[30]),
        .Q(\desc_reg2_reg[31]_0 [30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[31] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(desc_reg3[31]),
        .Q(\desc_reg2_reg[31]_0 [31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[3] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg3_reg[13]_0 [3]),
        .Q(\desc_reg2_reg[31]_0 [3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[4] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg3_reg[13]_0 [4]),
        .Q(\desc_reg2_reg[31]_0 [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[5] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg3_reg[13]_0 [5]),
        .Q(\desc_reg2_reg[31]_0 [5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[6] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg3_reg[13]_0 [6]),
        .Q(\desc_reg2_reg[31]_0 [6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[7] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg3_reg[13]_0 [7]),
        .Q(\desc_reg2_reg[31]_0 [7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[8] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg3_reg[13]_0 [8]),
        .Q(\desc_reg2_reg[31]_0 [8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg2_reg[9] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg3_reg[13]_0 [9]),
        .Q(\desc_reg2_reg[31]_0 [9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[0] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[0] ),
        .Q(\desc_reg3_reg[13]_0 [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[10] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[10] ),
        .Q(\desc_reg3_reg[13]_0 [10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[11] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[11] ),
        .Q(\desc_reg3_reg[13]_0 [11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[12] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[12] ),
        .Q(\desc_reg3_reg[13]_0 [12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[13] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[13] ),
        .Q(\desc_reg3_reg[13]_0 [13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[14] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[14] ),
        .Q(desc_reg3[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[15] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[15] ),
        .Q(desc_reg3[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[16] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[16] ),
        .Q(desc_reg3[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[17] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[17] ),
        .Q(desc_reg3[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[18] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[18] ),
        .Q(desc_reg3[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[19] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[19] ),
        .Q(desc_reg3[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[1] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[1] ),
        .Q(\desc_reg3_reg[13]_0 [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[20] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[20] ),
        .Q(desc_reg3[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[21] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[21] ),
        .Q(desc_reg3[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[22] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[22] ),
        .Q(desc_reg3[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[23] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[23] ),
        .Q(desc_reg3[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[24] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[24] ),
        .Q(desc_reg3[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[25] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[25] ),
        .Q(desc_reg3[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[26] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[26] ),
        .Q(desc_reg3[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[27] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[27] ),
        .Q(desc_reg3[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[28] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[28] ),
        .Q(desc_reg3[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[29] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[29] ),
        .Q(desc_reg3[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[2] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[2] ),
        .Q(\desc_reg3_reg[13]_0 [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[30] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[30] ),
        .Q(desc_reg3[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[31] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(Q),
        .Q(desc_reg3[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[3] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[3] ),
        .Q(\desc_reg3_reg[13]_0 [3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[4] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[4] ),
        .Q(\desc_reg3_reg[13]_0 [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[5] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[5] ),
        .Q(\desc_reg3_reg[13]_0 [5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[6] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[6] ),
        .Q(\desc_reg3_reg[13]_0 [6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[7] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[7] ),
        .Q(\desc_reg3_reg[13]_0 [7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[8] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[8] ),
        .Q(\desc_reg3_reg[13]_0 [8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg3_reg[9] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(\desc_reg4_reg_n_0_[9] ),
        .Q(\desc_reg3_reg[13]_0 [9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[0] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[0]),
        .Q(\desc_reg4_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[10] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[10]),
        .Q(\desc_reg4_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[11] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[11]),
        .Q(\desc_reg4_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[12] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[12]),
        .Q(\desc_reg4_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[13] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[13]),
        .Q(\desc_reg4_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[14] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[14]),
        .Q(\desc_reg4_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[15] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[15]),
        .Q(\desc_reg4_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[16] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[16]),
        .Q(\desc_reg4_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[17] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[17]),
        .Q(\desc_reg4_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[18] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[18]),
        .Q(\desc_reg4_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[19] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[19]),
        .Q(\desc_reg4_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[1] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[1]),
        .Q(\desc_reg4_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[20] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[20]),
        .Q(\desc_reg4_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[21] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[21]),
        .Q(\desc_reg4_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[22] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[22]),
        .Q(\desc_reg4_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[23] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[23]),
        .Q(\desc_reg4_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[24] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[24]),
        .Q(\desc_reg4_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[25] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[25]),
        .Q(\desc_reg4_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[26] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[26]),
        .Q(\desc_reg4_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[27] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[27]),
        .Q(\desc_reg4_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[28] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[28]),
        .Q(\desc_reg4_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[29] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[29]),
        .Q(\desc_reg4_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[2] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[2]),
        .Q(\desc_reg4_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[30] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[30]),
        .Q(\desc_reg4_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[31] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[31]),
        .Q(Q),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[3] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[3]),
        .Q(\desc_reg4_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[4] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[4]),
        .Q(\desc_reg4_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[5] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[5]),
        .Q(\desc_reg4_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[6] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[6]),
        .Q(\desc_reg4_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[7] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[7]),
        .Q(\desc_reg4_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[8] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[8]),
        .Q(\desc_reg4_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \desc_reg4_reg[9] 
       (.C(s_axi_aclk),
        .CE(\desc_reg4_reg[31]_0 ),
        .D(D[9]),
        .Q(\desc_reg4_reg_n_0_[9] ),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \read_count[0]_i_1 
       (.I0(read_count_reg[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \read_count[1]_i_1 
       (.I0(read_count_reg[0]),
        .I1(read_count_reg[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \read_count[2]_i_1 
       (.I0(read_count_reg[1]),
        .I1(read_count_reg[0]),
        .I2(read_count_reg[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \read_count[3]_i_2 
       (.I0(read_count_reg[2]),
        .I1(read_count_reg[0]),
        .I2(read_count_reg[1]),
        .I3(read_count_reg[3]),
        .O(plusOp[3]));
  FDRE \read_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\read_count_reg[0]_0 ),
        .D(plusOp[0]),
        .Q(read_count_reg[0]),
        .R(\read_count_reg[0]_1 ));
  FDRE \read_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\read_count_reg[0]_0 ),
        .D(plusOp[1]),
        .Q(read_count_reg[1]),
        .R(\read_count_reg[0]_1 ));
  FDRE \read_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\read_count_reg[0]_0 ),
        .D(plusOp[2]),
        .Q(read_count_reg[2]),
        .R(\read_count_reg[0]_1 ));
  FDRE \read_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\read_count_reg[0]_0 ),
        .D(plusOp[3]),
        .Q(read_count_reg[3]),
        .R(\read_count_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    s2mm_new_curdesc_wren_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_19_out),
        .Q(E),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'hBA)) 
    \s_axis_s2mm_cmd_tdata[66]_i_1 
       (.I0(s_axis_s2mm_cmd_tready),
        .I1(Q),
        .I2(p_16_out),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  LUT6 #(
    .INIT(64'hE0E0E0E000E0E0E0)) 
    sts_received_i_i_1
       (.I0(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I1(m_axis_s2mm_sts_tvalid),
        .I2(out),
        .I3(updt_desc_sts),
        .I4(\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ),
        .I5(FIFO_Full),
        .O(sts_received_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hA0AA8888)) 
    updt_data_i_1
       (.I0(out),
        .I1(E),
        .I2(ptr2_queue_full),
        .I3(updtptr_tlast),
        .I4(updt_data_reg_0),
        .O(updt_data_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    updt_data_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(updt_data_i_1_n_0),
        .Q(updt_data_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [10]),
        .Q(\updt_desc_reg0_reg[31]_0 [6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [11]),
        .Q(\updt_desc_reg0_reg[31]_0 [7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [12]),
        .Q(\updt_desc_reg0_reg[31]_0 [8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [13]),
        .Q(\updt_desc_reg0_reg[31]_0 [9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [14]),
        .Q(\updt_desc_reg0_reg[31]_0 [10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [15]),
        .Q(\updt_desc_reg0_reg[31]_0 [11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [16]),
        .Q(\updt_desc_reg0_reg[31]_0 [12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [17]),
        .Q(\updt_desc_reg0_reg[31]_0 [13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [18]),
        .Q(\updt_desc_reg0_reg[31]_0 [14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [19]),
        .Q(\updt_desc_reg0_reg[31]_0 [15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [20]),
        .Q(\updt_desc_reg0_reg[31]_0 [16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [21]),
        .Q(\updt_desc_reg0_reg[31]_0 [17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [22]),
        .Q(\updt_desc_reg0_reg[31]_0 [18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [23]),
        .Q(\updt_desc_reg0_reg[31]_0 [19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[24] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [24]),
        .Q(\updt_desc_reg0_reg[31]_0 [20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[25] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [25]),
        .Q(\updt_desc_reg0_reg[31]_0 [21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [26]),
        .Q(\updt_desc_reg0_reg[31]_0 [22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[27] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [27]),
        .Q(\updt_desc_reg0_reg[31]_0 [23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[28] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [28]),
        .Q(\updt_desc_reg0_reg[31]_0 [24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[29] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [29]),
        .Q(\updt_desc_reg0_reg[31]_0 [25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[30] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [30]),
        .Q(\updt_desc_reg0_reg[31]_0 [26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[31] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [31]),
        .Q(\updt_desc_reg0_reg[31]_0 [27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[32] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(E),
        .Q(updtptr_tlast),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [4]),
        .Q(\updt_desc_reg0_reg[31]_0 [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [5]),
        .Q(\updt_desc_reg0_reg[31]_0 [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [6]),
        .Q(\updt_desc_reg0_reg[31]_0 [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [7]),
        .Q(\updt_desc_reg0_reg[31]_0 [3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [8]),
        .Q(\updt_desc_reg0_reg[31]_0 [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\desc_reg0_reg[31]_0 [9]),
        .Q(\updt_desc_reg0_reg[31]_0 [5]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h0000F800)) 
    valid_i_1
       (.I0(s2mm_axis_channel),
        .I1(m_axis_s2mm_ftch_tready),
        .I2(rdaddr_int0),
        .I3(out),
        .I4(valid_reg),
        .O(\SYNC_CLOCKS.sg_channel_id_int_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_mcdma_s2mm_sm" *) 
module mcu_axi_mcdma_0_0_axi_mcdma_s2mm_sm
   (\GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg_0 ,
    p_16_out,
    s2mm_all_idle,
    D,
    s_axis_s2mm_cmd_tvalid0,
    p_0_in,
    s_axi_aclk,
    \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ,
    \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_1 ,
    out,
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]_0 ,
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]_1 ,
    p_37_out,
    s2mm_ch_ftch_idle,
    p_9_out,
    s2mm_pending_pntr_updt,
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_0 ,
    all_is_idle_d1_reg,
    s2mm_dmacr,
    all_is_idle_d1_reg_0,
    intg,
    all_is_idle_d1_reg_1,
    \GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg_1 ,
    \GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg_2 ,
    Q,
    btt_calc_fifo_empty,
    CO,
    all_is_idle_d1_reg_2,
    cmd_btt_valid_int,
    \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 ,
    \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[13]_0 ,
    p_20_out);
  output [0:0]\GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg_0 ;
  output p_16_out;
  output s2mm_all_idle;
  output [46:0]D;
  output s_axis_s2mm_cmd_tvalid0;
  input p_0_in;
  input s_axi_aclk;
  input \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ;
  input \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_1 ;
  input out;
  input \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]_0 ;
  input \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]_1 ;
  input p_37_out;
  input [0:0]s2mm_ch_ftch_idle;
  input p_9_out;
  input s2mm_pending_pntr_updt;
  input \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_0 ;
  input [0:0]all_is_idle_d1_reg;
  input [0:0]s2mm_dmacr;
  input all_is_idle_d1_reg_0;
  input [0:0]intg;
  input [0:0]all_is_idle_d1_reg_1;
  input \GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg_1 ;
  input \GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg_2 ;
  input [0:0]Q;
  input btt_calc_fifo_empty;
  input [0:0]CO;
  input [0:0]all_is_idle_d1_reg_2;
  input cmd_btt_valid_int;
  input [31:0]\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 ;
  input [13:0]\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[13]_0 ;
  input p_20_out;

  wire [0:0]CO;
  wire [46:0]D;
  wire \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2_n_0 ;
  wire \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_0 ;
  wire \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]_0 ;
  wire \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]_1 ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[26]_i_1_n_0 ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ;
  wire [13:0]\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[13]_0 ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_1 ;
  wire [31:0]\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[0] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[10] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[11] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[12] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[13] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[1] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[26] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[2] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[35] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[36] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[37] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[38] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[39] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[3] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[40] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[41] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[42] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[43] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[44] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[45] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[46] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[47] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[48] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[49] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[4] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[50] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[51] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[52] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[53] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[54] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[55] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[56] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[57] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[58] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[59] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[5] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[60] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[61] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[62] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[63] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[64] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[65] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[66] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[6] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[7] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[8] ;
  wire \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[9] ;
  wire [0:0]\GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg_0 ;
  wire \GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg_1 ;
  wire \GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg_2 ;
  wire [0:0]Q;
  wire all_is_idle_d1_i_2_n_0;
  wire all_is_idle_d1_i_3_n_0;
  wire all_is_idle_d1_i_4_n_0;
  wire all_is_idle_d1_i_5_n_0;
  wire [0:0]all_is_idle_d1_reg;
  wire all_is_idle_d1_reg_0;
  wire [0:0]all_is_idle_d1_reg_1;
  wire [0:0]all_is_idle_d1_reg_2;
  wire btt_calc_fifo_empty;
  wire cmd_btt_valid_int;
  wire [1:0]cmnds_queued;
  wire \cmnds_queued[0]_i_1_n_0 ;
  wire \cmnds_queued[1]_i_1_n_0 ;
  wire desc_fetch_req_cmb;
  wire [0:0]intg;
  wire out;
  wire p_0_in;
  wire p_16_out;
  wire p_20_out;
  wire p_37_out;
  wire p_9_out;
  wire s2mm_all_idle;
  wire [0:0]s2mm_ch_ftch_idle;
  wire [1:0]s2mm_cs;
  wire [0:0]s2mm_dmacr;
  wire [0:0]s2mm_ns;
  wire s2mm_pending_pntr_updt;
  wire s_axi_aclk;
  wire s_axis_s2mm_cmd_tvalid0;
  wire write_cmnd_cmb;

  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hFFF2000F)) 
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg_1 ),
        .I1(\GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg_2 ),
        .I2(s2mm_cs[1]),
        .I3(\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_2_n_0 ),
        .I4(s2mm_cs[0]),
        .O(\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDD00DD00FD00DD00)) 
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_2 
       (.I0(p_9_out),
        .I1(s2mm_pending_pntr_updt),
        .I2(all_is_idle_d1_i_4_n_0),
        .I3(s2mm_ns),
        .I4(\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_0 ),
        .I5(all_is_idle_d1_reg),
        .O(\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0808FFFF00F00000)) 
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ),
        .I1(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_1 ),
        .I2(s2mm_cs[0]),
        .I3(\GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg_2 ),
        .I4(\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2_n_0 ),
        .I5(s2mm_cs[1]),
        .O(\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0022333300223303)) 
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2 
       (.I0(\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]_0 ),
        .I1(all_is_idle_d1_i_5_n_0),
        .I2(all_is_idle_d1_i_4_n_0),
        .I3(s2mm_cs[1]),
        .I4(s2mm_cs[0]),
        .I5(\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]_1 ),
        .O(\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "fetch_descriptor:01,execute_xfer:10,wait_status:11,idle:00" *) 
  FDRE \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1_n_0 ),
        .Q(s2mm_cs[0]),
        .R(p_0_in));
  (* FSM_ENCODED_STATES = "fetch_descriptor:01,execute_xfer:10,wait_status:11,idle:00" *) 
  FDRE \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_1_n_0 ),
        .Q(s2mm_cs[1]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hFFFF000000200000)) 
    \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[26]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ),
        .I1(s2mm_cs[0]),
        .I2(s2mm_cs[1]),
        .I3(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_1 ),
        .I4(out),
        .I5(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[26] ),
        .O(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ),
        .I1(s2mm_cs[0]),
        .I2(s2mm_cs[1]),
        .I3(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_1 ),
        .I4(out),
        .O(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[0] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[13]_0 [0]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[10] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[13]_0 [10]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[11] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[13]_0 [11]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[12] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[13]_0 [12]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[13] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[13]_0 [13]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[1] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[13]_0 [1]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[26]_i_1_n_0 ),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[2] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[13]_0 [2]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[35] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [0]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[35] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[36] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [1]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[36] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[37] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [2]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[37] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[38] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [3]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[38] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[39] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [4]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[39] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[3] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[13]_0 [3]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[40] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [5]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[40] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[41] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [6]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[41] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[42] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [7]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[42] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[43] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [8]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[43] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[44] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [9]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[44] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[45] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [10]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[45] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[46] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [11]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[46] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[47] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [12]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[47] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[48] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [13]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[48] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[49] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [14]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[49] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[4] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[13]_0 [4]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[50] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [15]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[50] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[51] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [16]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[51] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[52] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [17]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[52] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[53] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [18]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[53] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[54] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [19]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[54] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[55] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [20]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[55] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[56] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [21]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[56] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[57] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [22]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[57] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[58] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [23]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[58] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[59] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [24]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[59] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[5] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[13]_0 [5]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[60] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [25]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[60] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[61] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [26]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[61] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[62] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [27]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[62] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[63] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [28]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[63] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[64] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [29]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[64] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[65] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [30]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[65] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66]_0 [31]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[66] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[6] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[13]_0 [6]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[7] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[13]_0 [7]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[8] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[13]_0 [8]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[9] 
       (.C(s_axi_aclk),
        .CE(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[13]_0 [9]),
        .Q(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[9] ),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_wr_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_1 ),
        .I1(s2mm_cs[1]),
        .I2(s2mm_cs[0]),
        .I3(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ),
        .O(write_cmnd_cmb));
  FDRE \GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_wr_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(p_16_out),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \GEN_SM_FOR_NO_LENGTH.desc_fetch_req_i_1 
       (.I0(s2mm_cs[1]),
        .I1(s2mm_cs[0]),
        .I2(\GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg_1 ),
        .I3(\GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg_2 ),
        .O(desc_fetch_req_cmb));
  FDRE \GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(desc_fetch_req_cmb),
        .Q(\GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg_0 ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h4040404040000000)) 
    all_is_idle_d1_i_1
       (.I0(all_is_idle_d1_i_2_n_0),
        .I1(p_37_out),
        .I2(s2mm_ch_ftch_idle),
        .I3(all_is_idle_d1_i_3_n_0),
        .I4(all_is_idle_d1_i_4_n_0),
        .I5(all_is_idle_d1_i_5_n_0),
        .O(s2mm_all_idle));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hE)) 
    all_is_idle_d1_i_2
       (.I0(cmnds_queued[0]),
        .I1(cmnds_queued[1]),
        .O(all_is_idle_d1_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000008AAAAA)) 
    all_is_idle_d1_i_3
       (.I0(s2mm_ns),
        .I1(btt_calc_fifo_empty),
        .I2(CO),
        .I3(all_is_idle_d1_reg_2),
        .I4(cmd_btt_valid_int),
        .I5(all_is_idle_d1_reg),
        .O(all_is_idle_d1_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    all_is_idle_d1_i_4
       (.I0(s2mm_dmacr),
        .I1(cmnds_queued[0]),
        .I2(cmnds_queued[1]),
        .I3(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ),
        .O(all_is_idle_d1_i_4_n_0));
  LUT6 #(
    .INIT(64'h000000000000FAFB)) 
    all_is_idle_d1_i_5
       (.I0(s2mm_pending_pntr_updt),
        .I1(all_is_idle_d1_reg_0),
        .I2(intg),
        .I3(all_is_idle_d1_reg_1),
        .I4(s2mm_cs[0]),
        .I5(s2mm_cs[1]),
        .O(all_is_idle_d1_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h1)) 
    all_is_idle_d1_i_6
       (.I0(s2mm_cs[0]),
        .I1(s2mm_cs[1]),
        .O(s2mm_ns));
  LUT5 #(
    .INIT(32'h96000000)) 
    \cmnds_queued[0]_i_1 
       (.I0(cmnds_queued[0]),
        .I1(write_cmnd_cmb),
        .I2(p_20_out),
        .I3(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ),
        .I4(out),
        .O(\cmnds_queued[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9AA6000000000000)) 
    \cmnds_queued[1]_i_1 
       (.I0(cmnds_queued[1]),
        .I1(p_20_out),
        .I2(write_cmnd_cmb),
        .I3(cmnds_queued[0]),
        .I4(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ),
        .I5(out),
        .O(\cmnds_queued[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cmnds_queued[0]_i_1_n_0 ),
        .Q(cmnds_queued[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cmnds_queued[1]_i_1_n_0 ),
        .Q(cmnds_queued[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[0]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[0] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[10]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[10] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[11]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[11] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[12]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[12] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[13]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[13] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[1]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[1] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[26]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[26] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[2]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[2] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[35]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[35] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[36]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[36] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[37]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[37] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[38]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[38] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[39]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[39] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[3]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[3] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[40]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[40] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[41]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[41] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[42]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[42] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[43]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[43] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[44]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[44] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[45]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[45] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[46]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[46] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[47]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[47] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[48]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[48] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[49]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[49] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[4]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[4] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[50]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[50] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[51]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[51] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[52]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[52] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[53]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[53] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[54]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[54] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[55]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[55] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[56]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[56] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[57]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[57] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[58]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[58] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[59]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[59] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[5]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[5] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[60]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[60] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[61]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[61] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[62]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[62] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[63]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[63] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[64]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[64] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[65]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[65] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[66]_i_2 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[66] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[6]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[6] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[7]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[7] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[8]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[8] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \s_axis_s2mm_cmd_tdata[9]_i_1 
       (.I0(\GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg_n_0_[9] ),
        .I1(Q),
        .I2(p_16_out),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axis_s2mm_cmd_tvalid_i_1
       (.I0(p_16_out),
        .I1(Q),
        .O(s_axis_s2mm_cmd_tvalid0));
endmodule

(* ORIG_REF_NAME = "axi_mcdma_s2mm_sts_mngr" *) 
module mcu_axi_mcdma_0_0_axi_mcdma_s2mm_sts_mngr
   (s2mm_halted_set_reg_0,
    s2mm_halted_clr_reg_0,
    \dmacr_i_reg[0] ,
    p_0_in,
    s2mm_dmacr,
    s_axi_aclk,
    s2mm_halted_set0,
    s2mm_all_idle,
    out,
    idle,
    halted_reg,
    flush_bd);
  output s2mm_halted_set_reg_0;
  output s2mm_halted_clr_reg_0;
  output \dmacr_i_reg[0] ;
  input p_0_in;
  input [0:0]s2mm_dmacr;
  input s_axi_aclk;
  input s2mm_halted_set0;
  input s2mm_all_idle;
  input out;
  input idle;
  input halted_reg;
  input flush_bd;

  wire all_is_idle_d1;
  wire \dmacr_i_reg[0] ;
  wire flush_bd;
  wire halted_reg;
  wire idle;
  wire out;
  wire p_0_in;
  wire s2mm_all_idle;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halted_clr;
  wire s2mm_halted_clr_reg_0;
  wire s2mm_halted_set;
  wire s2mm_halted_set0;
  wire s2mm_halted_set_reg_0;
  wire s_axi_aclk;

  LUT3 #(
    .INIT(8'hD4)) 
    \GEN_S2MM_DMA_CONTROL.flush_bd_i_1 
       (.I0(s2mm_dmacr),
        .I1(s2mm_halted_clr),
        .I2(flush_bd),
        .O(\dmacr_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    all_is_idle_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s2mm_all_idle),
        .Q(all_is_idle_d1),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hF4FF)) 
    halted_i_1
       (.I0(s2mm_halted_clr),
        .I1(halted_reg),
        .I2(s2mm_halted_set),
        .I3(out),
        .O(s2mm_halted_clr_reg_0));
  LUT6 #(
    .INIT(64'h4040444400004000)) 
    idle_i_1
       (.I0(s2mm_halted_set),
        .I1(out),
        .I2(s2mm_all_idle),
        .I3(s2mm_dmacr),
        .I4(all_is_idle_d1),
        .I5(idle),
        .O(s2mm_halted_set_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    s2mm_halted_clr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr),
        .Q(s2mm_halted_clr),
        .R(p_0_in));
  FDRE s2mm_halted_set_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s2mm_halted_set0),
        .Q(s2mm_halted_set),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_mcdma_s2mm_tdest" *) 
module mcu_axi_mcdma_0_0_axi_mcdma_s2mm_tdest
   (capture,
    s2mm_axis_channel,
    \SYNC_CLOCKS.sg_side_band_tuser_valid_reg_0 ,
    p_73_out,
    wr_en,
    p_70_out,
    \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg ,
    D,
    sg_channel_id_reg,
    s2mm_ch_pkt_irq_set,
    \SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg ,
    drop_tready,
    \SYNC_CLOCKS.to_drop_the_pkt_reg_0 ,
    \SYNC_CLOCKS.sg_channel_id_int_reg[0]_0 ,
    rd_en,
    Q,
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[3] ,
    p_81_out,
    \SYNC_CLOCKS.to_drop_the_pkt_reg_1 ,
    \SYNC_CLOCKS.eof_hold_reg[3]_0 ,
    \SYNC_CLOCKS.eof_hold_reg[3]_1 ,
    \SYNC_CLOCKS.sg_channel_id_int_reg[0]_1 ,
    \SYNC_CLOCKS.sg_channel_id_int_reg[0]_2 ,
    \SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_0 ,
    \SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_0 ,
    SR,
    E,
    s_axi_aclk,
    p_79_out,
    \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg_15_sp_1 ,
    p_0_in,
    \SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg[0]_0 ,
    \SYNC_CLOCKS.capture_reg_0 ,
    out,
    dout,
    \SYNC_CLOCKS.sg_side_band_valid_reg_0 ,
    empty,
    s2mm_ch_pktirqthresh_wren,
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0] ,
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7] ,
    \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[1] ,
    cmd_btt_valid_int,
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2 ,
    CO,
    btt_calc_fifo_empty,
    m_axis_s2mm_ftch_tready,
    queue_wren,
    \SYNC_CLOCKS.tdest_capture2_reg[3]_0 ,
    \SYNC_CLOCKS.tdest_capture2_reg[3]_1 ,
    \SYNC_CLOCKS.eof_hold_reg[0]_0 ,
    \SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_1 ,
    \SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_1 );
  output capture;
  output [0:0]s2mm_axis_channel;
  output \SYNC_CLOCKS.sg_side_band_tuser_valid_reg_0 ;
  output p_73_out;
  output wr_en;
  output p_70_out;
  output [15:0]\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg ;
  output [31:0]D;
  output sg_channel_id_reg;
  output [0:0]s2mm_ch_pkt_irq_set;
  output \SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg ;
  output drop_tready;
  output \SYNC_CLOCKS.to_drop_the_pkt_reg_0 ;
  output \SYNC_CLOCKS.sg_channel_id_int_reg[0]_0 ;
  output rd_en;
  output [7:0]Q;
  output \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[3] ;
  output p_81_out;
  output \SYNC_CLOCKS.to_drop_the_pkt_reg_1 ;
  output \SYNC_CLOCKS.eof_hold_reg[3]_0 ;
  output [0:0]\SYNC_CLOCKS.eof_hold_reg[3]_1 ;
  output [0:0]\SYNC_CLOCKS.sg_channel_id_int_reg[0]_1 ;
  output [0:0]\SYNC_CLOCKS.sg_channel_id_int_reg[0]_2 ;
  output [15:0]\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_0 ;
  output [11:0]\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input s_axi_aclk;
  input p_79_out;
  input \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg_15_sp_1 ;
  input p_0_in;
  input \SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg[0]_0 ;
  input \SYNC_CLOCKS.capture_reg_0 ;
  input out;
  input [4:0]dout;
  input \SYNC_CLOCKS.sg_side_band_valid_reg_0 ;
  input empty;
  input [0:0]s2mm_ch_pktirqthresh_wren;
  input [0:0]\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0] ;
  input [6:0]\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7] ;
  input \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[1] ;
  input cmd_btt_valid_int;
  input [0:0]\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2 ;
  input [0:0]CO;
  input btt_calc_fifo_empty;
  input m_axis_s2mm_ftch_tready;
  input [0:0]queue_wren;
  input \SYNC_CLOCKS.tdest_capture2_reg[3]_0 ;
  input \SYNC_CLOCKS.tdest_capture2_reg[3]_1 ;
  input [0:0]\SYNC_CLOCKS.eof_hold_reg[0]_0 ;
  input [15:0]\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_1 ;
  input [11:0]\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_1 ;

  wire [0:0]\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0] ;
  wire \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[1] ;
  wire \CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[3] ;
  wire [6:0]\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7] ;
  wire [0:0]CO;
  wire [31:0]D;
  wire [15:0]\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg ;
  wire \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg_15_sn_1 ;
  wire [0:0]E;
  wire [0:0]\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg ;
  wire \SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg[0]_0 ;
  wire \SYNC_CLOCKS.DROP_GEN[1].drop_pkt_i[1]_i_1_n_0 ;
  wire \SYNC_CLOCKS.DROP_GEN[1].drop_pkt_i_reg ;
  wire \SYNC_CLOCKS.capture_reg_0 ;
  wire \SYNC_CLOCKS.drop_tready_i_1_n_0 ;
  wire \SYNC_CLOCKS.drop_tready_i_2_n_0 ;
  wire [0:0]\SYNC_CLOCKS.eof_hold_reg[0]_0 ;
  wire \SYNC_CLOCKS.eof_hold_reg[3]_0 ;
  wire [0:0]\SYNC_CLOCKS.eof_hold_reg[3]_1 ;
  wire \SYNC_CLOCKS.eof_hold_reg_n_0_[0] ;
  wire \SYNC_CLOCKS.eof_hold_reg_n_0_[1] ;
  wire \SYNC_CLOCKS.eof_hold_reg_n_0_[2] ;
  wire \SYNC_CLOCKS.first_beat_i_1_n_0 ;
  wire \SYNC_CLOCKS.sg_channel_id_int[0]_i_1_n_0 ;
  wire \SYNC_CLOCKS.sg_channel_id_int[0]_i_2_n_0 ;
  wire \SYNC_CLOCKS.sg_channel_id_int_reg[0]_0 ;
  wire [0:0]\SYNC_CLOCKS.sg_channel_id_int_reg[0]_1 ;
  wire [0:0]\SYNC_CLOCKS.sg_channel_id_int_reg[0]_2 ;
  wire \SYNC_CLOCKS.sg_channel_id_reg[0]_i_1_n_0 ;
  wire \SYNC_CLOCKS.sg_channel_id_reg[0]_i_2_n_0 ;
  wire [11:0]\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_0 ;
  wire [11:0]\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_1 ;
  wire [15:0]\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_0 ;
  wire [15:0]\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_1 ;
  wire \SYNC_CLOCKS.sg_side_band_tuser_valid_i_2_n_0 ;
  wire \SYNC_CLOCKS.sg_side_band_tuser_valid_reg_0 ;
  wire \SYNC_CLOCKS.sg_side_band_valid_reg_0 ;
  wire \SYNC_CLOCKS.tdest_capture2[4]_i_1_n_0 ;
  wire \SYNC_CLOCKS.tdest_capture2_reg[3]_0 ;
  wire \SYNC_CLOCKS.tdest_capture2_reg[3]_1 ;
  wire \SYNC_CLOCKS.tdest_capture2_reg_n_0_[0] ;
  wire \SYNC_CLOCKS.tdest_capture2_reg_n_0_[1] ;
  wire \SYNC_CLOCKS.tdest_capture2_reg_n_0_[2] ;
  wire \SYNC_CLOCKS.tdest_capture2_reg_n_0_[3] ;
  wire \SYNC_CLOCKS.tdest_capture2_reg_n_0_[4] ;
  wire \SYNC_CLOCKS.to_drop_the_pkt_i_1_n_0 ;
  wire \SYNC_CLOCKS.to_drop_the_pkt_i_2_n_0 ;
  wire \SYNC_CLOCKS.to_drop_the_pkt_reg_0 ;
  wire \SYNC_CLOCKS.to_drop_the_pkt_reg_1 ;
  wire btt_calc_fifo_empty;
  wire capture;
  wire capture_del;
  wire cmd_btt_valid_int;
  wire [4:0]dout;
  wire drop_tready;
  wire [3:0]dropped_id;
  wire empty;
  wire first_beat;
  wire m_axis_s2mm_ftch_tready;
  wire out;
  wire p_0_in;
  wire p_70_out;
  wire p_73_out;
  wire p_79_out;
  wire p_81_out;
  wire packet_dropped;
  wire [0:0]queue_wren;
  wire rd_en;
  wire [0:0]s2mm_axis_channel;
  wire [0:0]s2mm_ch_pkt_irq_set;
  wire [0:0]s2mm_ch_pktirqthresh_wren;
  wire s_axi_aclk;
  wire sg_channel_id_reg;
  wire tvalid_int;
  wire wr_en;

  assign \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg_15_sn_1  = \DROP_COUNT.CCHANNEL.channel_drp_cnt_reg_15_sp_1 ;
  LUT5 #(
    .INIT(32'hEAEAEEEA)) 
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_4 
       (.I0(\SYNC_CLOCKS.eof_hold_reg[3]_1 ),
        .I1(cmd_btt_valid_int),
        .I2(\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2 ),
        .I3(CO),
        .I4(btt_calc_fifo_empty),
        .O(\SYNC_CLOCKS.eof_hold_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[25]_i_2 
       (.I0(\SYNC_CLOCKS.to_drop_the_pkt_reg_0 ),
        .I1(empty),
        .I2(\SYNC_CLOCKS.sg_side_band_valid_reg_0 ),
        .O(\SYNC_CLOCKS.to_drop_the_pkt_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i[0]_i_2 
       (.I0(capture),
        .I1(empty),
        .O(p_81_out));
  FDRE \SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg[0]_0 ),
        .Q(\SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \SYNC_CLOCKS.DROP_GEN[1].drop_pkt_i[1]_i_1 
       (.I0(empty),
        .I1(capture),
        .I2(\SYNC_CLOCKS.DROP_GEN[1].drop_pkt_i_reg ),
        .O(\SYNC_CLOCKS.DROP_GEN[1].drop_pkt_i[1]_i_1_n_0 ));
  FDRE \SYNC_CLOCKS.DROP_GEN[1].drop_pkt_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.DROP_GEN[1].drop_pkt_i[1]_i_1_n_0 ),
        .Q(\SYNC_CLOCKS.DROP_GEN[1].drop_pkt_i_reg ),
        .R(SR));
  FDSE \SYNC_CLOCKS.capture_del_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(capture),
        .Q(capture_del),
        .S(SR));
  FDRE \SYNC_CLOCKS.capture_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.capture_reg_0 ),
        .Q(capture),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAE00AE000000AE00)) 
    \SYNC_CLOCKS.drop_tready_i_1 
       (.I0(drop_tready),
        .I1(tvalid_int),
        .I2(\SYNC_CLOCKS.sg_side_band_tuser_valid_i_2_n_0 ),
        .I3(out),
        .I4(dout[4]),
        .I5(\SYNC_CLOCKS.drop_tready_i_2_n_0 ),
        .O(\SYNC_CLOCKS.drop_tready_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hFF1D)) 
    \SYNC_CLOCKS.drop_tready_i_2 
       (.I0(\SYNC_CLOCKS.sg_side_band_valid_reg_0 ),
        .I1(\SYNC_CLOCKS.to_drop_the_pkt_reg_0 ),
        .I2(drop_tready),
        .I3(empty),
        .O(\SYNC_CLOCKS.drop_tready_i_2_n_0 ));
  FDRE \SYNC_CLOCKS.drop_tready_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.drop_tready_i_1_n_0 ),
        .Q(drop_tready),
        .R(1'b0));
  FDRE \SYNC_CLOCKS.dropped_id_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dout[0]),
        .Q(dropped_id[0]),
        .R(SR));
  FDRE \SYNC_CLOCKS.dropped_id_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dout[1]),
        .Q(dropped_id[1]),
        .R(SR));
  FDRE \SYNC_CLOCKS.dropped_id_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dout[2]),
        .Q(dropped_id[2]),
        .R(SR));
  FDRE \SYNC_CLOCKS.dropped_id_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(dout[3]),
        .Q(dropped_id[3]),
        .R(SR));
  FDRE \SYNC_CLOCKS.eof_hold_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.eof_hold_reg[0]_0 ),
        .Q(\SYNC_CLOCKS.eof_hold_reg_n_0_[0] ),
        .R(SR));
  FDRE \SYNC_CLOCKS.eof_hold_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.eof_hold_reg_n_0_[0] ),
        .Q(\SYNC_CLOCKS.eof_hold_reg_n_0_[1] ),
        .R(SR));
  FDRE \SYNC_CLOCKS.eof_hold_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.eof_hold_reg_n_0_[1] ),
        .Q(\SYNC_CLOCKS.eof_hold_reg_n_0_[2] ),
        .R(SR));
  FDRE \SYNC_CLOCKS.eof_hold_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.eof_hold_reg_n_0_[2] ),
        .Q(\SYNC_CLOCKS.eof_hold_reg[3]_1 ),
        .R(SR));
  LUT4 #(
    .INIT(16'hBBF3)) 
    \SYNC_CLOCKS.first_beat_i_1 
       (.I0(first_beat),
        .I1(out),
        .I2(dout[4]),
        .I3(\SYNC_CLOCKS.drop_tready_i_2_n_0 ),
        .O(\SYNC_CLOCKS.first_beat_i_1_n_0 ));
  FDRE \SYNC_CLOCKS.first_beat_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.first_beat_i_1_n_0 ),
        .Q(first_beat),
        .R(1'b0));
  FDRE \SYNC_CLOCKS.packet_dropped_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(E),
        .Q(packet_dropped),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \SYNC_CLOCKS.sg_channel_id_int[0]_i_1 
       (.I0(\SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg ),
        .I1(out),
        .I2(\SYNC_CLOCKS.tdest_capture2_reg_n_0_[4] ),
        .I3(\SYNC_CLOCKS.sg_channel_id_int[0]_i_2_n_0 ),
        .O(\SYNC_CLOCKS.sg_channel_id_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SYNC_CLOCKS.sg_channel_id_int[0]_i_2 
       (.I0(\SYNC_CLOCKS.tdest_capture2_reg_n_0_[3] ),
        .I1(\SYNC_CLOCKS.tdest_capture2_reg_n_0_[2] ),
        .I2(\SYNC_CLOCKS.tdest_capture2_reg_n_0_[1] ),
        .I3(\SYNC_CLOCKS.tdest_capture2_reg_n_0_[0] ),
        .O(\SYNC_CLOCKS.sg_channel_id_int[0]_i_2_n_0 ));
  FDRE \SYNC_CLOCKS.sg_channel_id_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_channel_id_int[0]_i_1_n_0 ),
        .Q(s2mm_axis_channel),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF7FF0400)) 
    \SYNC_CLOCKS.sg_channel_id_reg[0]_i_1 
       (.I0(\SYNC_CLOCKS.sg_channel_id_reg[0]_i_2_n_0 ),
        .I1(\SYNC_CLOCKS.sg_side_band_tuser_valid_i_2_n_0 ),
        .I2(capture),
        .I3(capture_del),
        .I4(sg_channel_id_reg),
        .O(\SYNC_CLOCKS.sg_channel_id_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \SYNC_CLOCKS.sg_channel_id_reg[0]_i_2 
       (.I0(\SYNC_CLOCKS.tdest_capture2_reg_n_0_[4] ),
        .I1(\SYNC_CLOCKS.tdest_capture2_reg_n_0_[0] ),
        .I2(\SYNC_CLOCKS.tdest_capture2_reg_n_0_[1] ),
        .I3(\SYNC_CLOCKS.tdest_capture2_reg_n_0_[2] ),
        .I4(\SYNC_CLOCKS.tdest_capture2_reg_n_0_[3] ),
        .O(\SYNC_CLOCKS.sg_channel_id_reg[0]_i_2_n_0 ));
  FDRE \SYNC_CLOCKS.sg_channel_id_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_channel_id_reg[0]_i_1_n_0 ),
        .Q(sg_channel_id_reg),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_1 [0]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_0 [0]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_1 [10]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_0 [10]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_1 [11]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_0 [11]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_1 [1]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_0 [1]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_1 [2]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_0 [2]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_1 [3]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_0 [3]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_1 [4]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_0 [4]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_1 [5]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_0 [5]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_1 [6]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_0 [6]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_1 [7]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_0 [7]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_1 [8]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_0 [8]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_1 [9]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_reg[11]_0 [9]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_1 [0]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_0 [0]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_1 [10]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_0 [10]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_1 [11]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_0 [11]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_1 [12]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_0 [12]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_1 [13]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_0 [13]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_1 [14]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_0 [14]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_1 [15]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_0 [15]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_1 [1]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_0 [1]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_1 [2]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_0 [2]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_1 [3]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_0 [3]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_1 [4]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_0 [4]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_1 [5]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_0 [5]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_1 [6]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_0 [6]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_1 [7]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_0 [7]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_1 [8]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_0 [8]),
        .R(SR));
  FDRE \SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_1 [9]),
        .Q(\SYNC_CLOCKS.sg_side_band_s2mm_tuser_reg[15]_0 [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00E2000000000000)) 
    \SYNC_CLOCKS.sg_side_band_tuser_valid_i_1 
       (.I0(\SYNC_CLOCKS.sg_side_band_valid_reg_0 ),
        .I1(\SYNC_CLOCKS.to_drop_the_pkt_reg_0 ),
        .I2(drop_tready),
        .I3(empty),
        .I4(dout[4]),
        .I5(\SYNC_CLOCKS.sg_side_band_tuser_valid_i_2_n_0 ),
        .O(p_73_out));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h03F5)) 
    \SYNC_CLOCKS.sg_side_band_tuser_valid_i_2 
       (.I0(\SYNC_CLOCKS.DROP_GEN[0].drop_pkt_i_reg ),
        .I1(\SYNC_CLOCKS.DROP_GEN[1].drop_pkt_i_reg ),
        .I2(\SYNC_CLOCKS.tdest_capture2_reg_n_0_[4] ),
        .I3(\SYNC_CLOCKS.sg_channel_id_int[0]_i_2_n_0 ),
        .O(\SYNC_CLOCKS.sg_side_band_tuser_valid_i_2_n_0 ));
  FDRE \SYNC_CLOCKS.sg_side_band_tuser_valid_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_73_out),
        .Q(\SYNC_CLOCKS.sg_side_band_tuser_valid_reg_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000088800080)) 
    \SYNC_CLOCKS.sg_side_band_valid_i_1 
       (.I0(\SYNC_CLOCKS.sg_side_band_tuser_valid_i_2_n_0 ),
        .I1(first_beat),
        .I2(\SYNC_CLOCKS.sg_side_band_valid_reg_0 ),
        .I3(\SYNC_CLOCKS.to_drop_the_pkt_reg_0 ),
        .I4(drop_tready),
        .I5(empty),
        .O(p_70_out));
  FDRE \SYNC_CLOCKS.sg_side_band_valid_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_70_out),
        .Q(wr_en),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hFBF0)) 
    \SYNC_CLOCKS.tdest_capture2[4]_i_1 
       (.I0(empty),
        .I1(capture),
        .I2(\SYNC_CLOCKS.tdest_capture2_reg[3]_0 ),
        .I3(\SYNC_CLOCKS.tdest_capture2_reg_n_0_[4] ),
        .O(\SYNC_CLOCKS.tdest_capture2[4]_i_1_n_0 ));
  FDRE \SYNC_CLOCKS.tdest_capture2_reg[0] 
       (.C(s_axi_aclk),
        .CE(\SYNC_CLOCKS.tdest_capture2_reg[3]_1 ),
        .D(dout[0]),
        .Q(\SYNC_CLOCKS.tdest_capture2_reg_n_0_[0] ),
        .R(\SYNC_CLOCKS.tdest_capture2_reg[3]_0 ));
  FDRE \SYNC_CLOCKS.tdest_capture2_reg[1] 
       (.C(s_axi_aclk),
        .CE(\SYNC_CLOCKS.tdest_capture2_reg[3]_1 ),
        .D(dout[1]),
        .Q(\SYNC_CLOCKS.tdest_capture2_reg_n_0_[1] ),
        .R(\SYNC_CLOCKS.tdest_capture2_reg[3]_0 ));
  FDRE \SYNC_CLOCKS.tdest_capture2_reg[2] 
       (.C(s_axi_aclk),
        .CE(\SYNC_CLOCKS.tdest_capture2_reg[3]_1 ),
        .D(dout[2]),
        .Q(\SYNC_CLOCKS.tdest_capture2_reg_n_0_[2] ),
        .R(\SYNC_CLOCKS.tdest_capture2_reg[3]_0 ));
  FDRE \SYNC_CLOCKS.tdest_capture2_reg[3] 
       (.C(s_axi_aclk),
        .CE(\SYNC_CLOCKS.tdest_capture2_reg[3]_1 ),
        .D(dout[3]),
        .Q(\SYNC_CLOCKS.tdest_capture2_reg_n_0_[3] ),
        .R(\SYNC_CLOCKS.tdest_capture2_reg[3]_0 ));
  FDRE \SYNC_CLOCKS.tdest_capture2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.tdest_capture2[4]_i_1_n_0 ),
        .Q(\SYNC_CLOCKS.tdest_capture2_reg_n_0_[4] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF8ABA)) 
    \SYNC_CLOCKS.to_drop_the_pkt_i_1 
       (.I0(\SYNC_CLOCKS.to_drop_the_pkt_reg_0 ),
        .I1(capture),
        .I2(capture_del),
        .I3(\SYNC_CLOCKS.sg_side_band_tuser_valid_i_2_n_0 ),
        .I4(\SYNC_CLOCKS.to_drop_the_pkt_i_2_n_0 ),
        .O(\SYNC_CLOCKS.to_drop_the_pkt_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E20000FFFFFFFF)) 
    \SYNC_CLOCKS.to_drop_the_pkt_i_2 
       (.I0(\SYNC_CLOCKS.sg_side_band_valid_reg_0 ),
        .I1(\SYNC_CLOCKS.to_drop_the_pkt_reg_0 ),
        .I2(drop_tready),
        .I3(empty),
        .I4(dout[4]),
        .I5(out),
        .O(\SYNC_CLOCKS.to_drop_the_pkt_i_2_n_0 ));
  FDRE \SYNC_CLOCKS.to_drop_the_pkt_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SYNC_CLOCKS.to_drop_the_pkt_i_1_n_0 ),
        .Q(\SYNC_CLOCKS.to_drop_the_pkt_reg_0 ),
        .R(1'b0));
  FDRE \SYNC_CLOCKS.tvalid_int_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_79_out),
        .Q(tvalid_int),
        .R(SR));
  mcu_axi_mcdma_0_0_axi_mcdma_pkt_drop__parameterized0 \SYNC_CLOCKS_INTR.CHANNEL_STAT[0].CH_STAT 
       (.\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0]_0 (\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[0] ),
        .\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[1]_0 (\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[1] ),
        .\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[3]_0 (\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[3] ),
        .\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_0 (Q),
        .\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7]_1 (\CCHANNEL.SEPARATE_INTR.packet_thresh_int_reg[7] ),
        .\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg (\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg ),
        .\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg[15]_0 (\DROP_COUNT.CCHANNEL.channel_drp_cnt_reg_15_sn_1 ),
        .Q(dropped_id),
        .p_0_in(p_0_in),
        .packet_dropped(packet_dropped),
        .s2mm_ch_pkt_irq_set(s2mm_ch_pkt_irq_set),
        .s2mm_ch_pktirqthresh_wren(s2mm_ch_pktirqthresh_wren),
        .s_axi_aclk(s_axi_aclk));
  mcu_axi_mcdma_0_0_axi_mcdma_pkt_drop \SYNC_CLOCKS_INTR.COMMON_STAT 
       (.D(D),
        .p_0_in(p_0_in),
        .packet_dropped(packet_dropped),
        .s_axi_aclk(s_axi_aclk));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bmg_count[4]_i_2 
       (.I0(s2mm_axis_channel),
        .I1(m_axis_s2mm_ftch_tready),
        .I2(queue_wren),
        .O(\SYNC_CLOCKS.sg_channel_id_int_reg[0]_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \intg[4]_i_1 
       (.I0(s2mm_axis_channel),
        .O(\SYNC_CLOCKS.sg_channel_id_int_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdaddr_int[8]_i_2 
       (.I0(s2mm_axis_channel),
        .I1(m_axis_s2mm_ftch_tready),
        .O(\SYNC_CLOCKS.sg_channel_id_int_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3 
       (.I0(empty),
        .I1(drop_tready),
        .I2(\SYNC_CLOCKS.to_drop_the_pkt_reg_0 ),
        .I3(\SYNC_CLOCKS.sg_side_band_valid_reg_0 ),
        .O(rd_en));
endmodule

(* ORIG_REF_NAME = "axi_mcdma_sofeof_gen" *) 
module mcu_axi_mcdma_0_0_axi_mcdma_sofeof_gen
   (\GEN_CH1_DELAY_INTERRUPT.ch_delay_cnt_en_reg ,
    axi_mcdma_tstvec_s2mm_eof,
    \GEN_FOR_SYNC.s_sof_tdest_reg[2]_0 ,
    axi_mcdma_tstvec_s2mm_sof,
    p_0_in,
    tvalid_to_datamover,
    s_axi_aclk,
    dout,
    out,
    ch_delay_cnt_en,
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_cnt_en_reg_0 ,
    \GEN_FOR_SYNC.s_valid_d1_reg_0 );
  output \GEN_CH1_DELAY_INTERRUPT.ch_delay_cnt_en_reg ;
  output [15:0]axi_mcdma_tstvec_s2mm_eof;
  output \GEN_FOR_SYNC.s_sof_tdest_reg[2]_0 ;
  output [14:0]axi_mcdma_tstvec_s2mm_sof;
  input p_0_in;
  input tvalid_to_datamover;
  input s_axi_aclk;
  input [4:0]dout;
  input out;
  input ch_delay_cnt_en;
  input \GEN_CH1_DELAY_INTERRUPT.ch_delay_cnt_en_reg_0 ;
  input \GEN_FOR_SYNC.s_valid_d1_reg_0 ;

  wire \GEN_CH1_DELAY_INTERRUPT.ch_delay_cnt_en_reg ;
  wire \GEN_CH1_DELAY_INTERRUPT.ch_delay_cnt_en_reg_0 ;
  wire \GEN_FOR_SYNC.s_sof_tdest_reg[2]_0 ;
  wire \GEN_FOR_SYNC.s_valid_d1_i_1_n_0 ;
  wire \GEN_FOR_SYNC.s_valid_d1_reg_0 ;
  wire [15:0]axi_mcdma_tstvec_s2mm_eof;
  wire [14:0]axi_mcdma_tstvec_s2mm_sof;
  wire ch_delay_cnt_en;
  wire [4:0]dout;
  wire out;
  wire p_0_in;
  wire s_axi_aclk;
  wire s_eof_re__1;
  wire s_last;
  wire s_ready;
  wire [3:0]s_sof_tdest;
  wire s_valid;
  wire s_valid_d1;
  wire tvalid_to_datamover;

  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_cnt_en_i_1 
       (.I0(axi_mcdma_tstvec_s2mm_eof[0]),
        .I1(ch_delay_cnt_en),
        .I2(\GEN_FOR_SYNC.s_sof_tdest_reg[2]_0 ),
        .I3(\GEN_CH1_DELAY_INTERRUPT.ch_delay_cnt_en_reg_0 ),
        .O(\GEN_CH1_DELAY_INTERRUPT.ch_delay_cnt_en_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_last_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dout[4]),
        .Q(s_last),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_ready_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out),
        .Q(s_ready),
        .R(p_0_in));
  FDRE \GEN_FOR_SYNC.s_sof_tdest_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dout[0]),
        .Q(s_sof_tdest[0]),
        .R(p_0_in));
  FDRE \GEN_FOR_SYNC.s_sof_tdest_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dout[1]),
        .Q(s_sof_tdest[1]),
        .R(p_0_in));
  FDRE \GEN_FOR_SYNC.s_sof_tdest_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dout[2]),
        .Q(s_sof_tdest[2]),
        .R(p_0_in));
  FDRE \GEN_FOR_SYNC.s_sof_tdest_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dout[3]),
        .Q(s_sof_tdest[3]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h08C8C8C8)) 
    \GEN_FOR_SYNC.s_valid_d1_i_1 
       (.I0(s_valid_d1),
        .I1(\GEN_FOR_SYNC.s_valid_d1_reg_0 ),
        .I2(s_valid),
        .I3(s_last),
        .I4(s_ready),
        .O(\GEN_FOR_SYNC.s_valid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_valid_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_SYNC.s_valid_d1_i_1_n_0 ),
        .Q(s_valid_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_valid_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tvalid_to_datamover),
        .Q(s_valid),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \axi_mcdma_tstvec_s2mm_eof[0]_INST_0 
       (.I0(s_sof_tdest[2]),
        .I1(s_sof_tdest[0]),
        .I2(s_eof_re__1),
        .I3(s_sof_tdest[1]),
        .I4(s_sof_tdest[3]),
        .O(axi_mcdma_tstvec_s2mm_eof[0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \axi_mcdma_tstvec_s2mm_eof[10]_INST_0 
       (.I0(s_sof_tdest[3]),
        .I1(s_sof_tdest[2]),
        .I2(s_sof_tdest[1]),
        .I3(s_sof_tdest[0]),
        .I4(s_eof_re__1),
        .O(axi_mcdma_tstvec_s2mm_eof[10]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \axi_mcdma_tstvec_s2mm_eof[11]_INST_0 
       (.I0(s_sof_tdest[3]),
        .I1(s_sof_tdest[2]),
        .I2(s_sof_tdest[1]),
        .I3(s_eof_re__1),
        .I4(s_sof_tdest[0]),
        .O(axi_mcdma_tstvec_s2mm_eof[11]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \axi_mcdma_tstvec_s2mm_eof[12]_INST_0 
       (.I0(s_sof_tdest[3]),
        .I1(s_sof_tdest[0]),
        .I2(s_eof_re__1),
        .I3(s_sof_tdest[1]),
        .I4(s_sof_tdest[2]),
        .O(axi_mcdma_tstvec_s2mm_eof[12]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \axi_mcdma_tstvec_s2mm_eof[13]_INST_0 
       (.I0(s_sof_tdest[3]),
        .I1(s_eof_re__1),
        .I2(s_sof_tdest[0]),
        .I3(s_sof_tdest[1]),
        .I4(s_sof_tdest[2]),
        .O(axi_mcdma_tstvec_s2mm_eof[13]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \axi_mcdma_tstvec_s2mm_eof[14]_INST_0 
       (.I0(s_sof_tdest[3]),
        .I1(s_sof_tdest[1]),
        .I2(s_sof_tdest[0]),
        .I3(s_eof_re__1),
        .I4(s_sof_tdest[2]),
        .O(axi_mcdma_tstvec_s2mm_eof[14]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \axi_mcdma_tstvec_s2mm_eof[15]_INST_0 
       (.I0(s_sof_tdest[3]),
        .I1(s_sof_tdest[1]),
        .I2(s_eof_re__1),
        .I3(s_sof_tdest[0]),
        .I4(s_sof_tdest[2]),
        .O(axi_mcdma_tstvec_s2mm_eof[15]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_mcdma_tstvec_s2mm_eof[15]_INST_0_i_1 
       (.I0(s_valid),
        .I1(s_last),
        .I2(s_ready),
        .O(s_eof_re__1));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \axi_mcdma_tstvec_s2mm_eof[1]_INST_0 
       (.I0(s_sof_tdest[2]),
        .I1(s_eof_re__1),
        .I2(s_sof_tdest[0]),
        .I3(s_sof_tdest[1]),
        .I4(s_sof_tdest[3]),
        .O(axi_mcdma_tstvec_s2mm_eof[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \axi_mcdma_tstvec_s2mm_eof[2]_INST_0 
       (.I0(s_sof_tdest[2]),
        .I1(s_sof_tdest[1]),
        .I2(s_sof_tdest[0]),
        .I3(s_eof_re__1),
        .I4(s_sof_tdest[3]),
        .O(axi_mcdma_tstvec_s2mm_eof[2]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \axi_mcdma_tstvec_s2mm_eof[3]_INST_0 
       (.I0(s_sof_tdest[2]),
        .I1(s_sof_tdest[1]),
        .I2(s_eof_re__1),
        .I3(s_sof_tdest[0]),
        .I4(s_sof_tdest[3]),
        .O(axi_mcdma_tstvec_s2mm_eof[3]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \axi_mcdma_tstvec_s2mm_eof[4]_INST_0 
       (.I0(s_sof_tdest[0]),
        .I1(s_eof_re__1),
        .I2(s_sof_tdest[1]),
        .I3(s_sof_tdest[2]),
        .I4(s_sof_tdest[3]),
        .O(axi_mcdma_tstvec_s2mm_eof[4]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \axi_mcdma_tstvec_s2mm_eof[5]_INST_0 
       (.I0(s_eof_re__1),
        .I1(s_sof_tdest[0]),
        .I2(s_sof_tdest[1]),
        .I3(s_sof_tdest[2]),
        .I4(s_sof_tdest[3]),
        .O(axi_mcdma_tstvec_s2mm_eof[5]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \axi_mcdma_tstvec_s2mm_eof[6]_INST_0 
       (.I0(s_sof_tdest[1]),
        .I1(s_sof_tdest[0]),
        .I2(s_eof_re__1),
        .I3(s_sof_tdest[2]),
        .I4(s_sof_tdest[3]),
        .O(axi_mcdma_tstvec_s2mm_eof[6]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \axi_mcdma_tstvec_s2mm_eof[7]_INST_0 
       (.I0(s_sof_tdest[1]),
        .I1(s_eof_re__1),
        .I2(s_sof_tdest[0]),
        .I3(s_sof_tdest[2]),
        .I4(s_sof_tdest[3]),
        .O(axi_mcdma_tstvec_s2mm_eof[7]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \axi_mcdma_tstvec_s2mm_eof[8]_INST_0 
       (.I0(s_sof_tdest[3]),
        .I1(s_sof_tdest[2]),
        .I2(s_sof_tdest[0]),
        .I3(s_eof_re__1),
        .I4(s_sof_tdest[1]),
        .O(axi_mcdma_tstvec_s2mm_eof[8]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \axi_mcdma_tstvec_s2mm_eof[9]_INST_0 
       (.I0(s_sof_tdest[3]),
        .I1(s_sof_tdest[2]),
        .I2(s_eof_re__1),
        .I3(s_sof_tdest[0]),
        .I4(s_sof_tdest[1]),
        .O(axi_mcdma_tstvec_s2mm_eof[9]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_mcdma_tstvec_s2mm_sof[0]_INST_0 
       (.I0(s_sof_tdest[2]),
        .I1(s_sof_tdest[0]),
        .I2(s_valid),
        .I3(s_valid_d1),
        .I4(s_sof_tdest[1]),
        .I5(s_sof_tdest[3]),
        .O(\GEN_FOR_SYNC.s_sof_tdest_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \axi_mcdma_tstvec_s2mm_sof[10]_INST_0 
       (.I0(s_sof_tdest[3]),
        .I1(s_sof_tdest[2]),
        .I2(s_sof_tdest[1]),
        .I3(s_sof_tdest[0]),
        .I4(s_valid),
        .I5(s_valid_d1),
        .O(axi_mcdma_tstvec_s2mm_sof[9]));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \axi_mcdma_tstvec_s2mm_sof[11]_INST_0 
       (.I0(s_sof_tdest[3]),
        .I1(s_sof_tdest[2]),
        .I2(s_sof_tdest[1]),
        .I3(s_valid),
        .I4(s_valid_d1),
        .I5(s_sof_tdest[0]),
        .O(axi_mcdma_tstvec_s2mm_sof[10]));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \axi_mcdma_tstvec_s2mm_sof[12]_INST_0 
       (.I0(s_sof_tdest[3]),
        .I1(s_sof_tdest[0]),
        .I2(s_valid),
        .I3(s_valid_d1),
        .I4(s_sof_tdest[1]),
        .I5(s_sof_tdest[2]),
        .O(axi_mcdma_tstvec_s2mm_sof[11]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \axi_mcdma_tstvec_s2mm_sof[13]_INST_0 
       (.I0(s_sof_tdest[3]),
        .I1(s_valid),
        .I2(s_valid_d1),
        .I3(s_sof_tdest[0]),
        .I4(s_sof_tdest[1]),
        .I5(s_sof_tdest[2]),
        .O(axi_mcdma_tstvec_s2mm_sof[12]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \axi_mcdma_tstvec_s2mm_sof[14]_INST_0 
       (.I0(s_sof_tdest[3]),
        .I1(s_sof_tdest[1]),
        .I2(s_sof_tdest[0]),
        .I3(s_valid),
        .I4(s_valid_d1),
        .I5(s_sof_tdest[2]),
        .O(axi_mcdma_tstvec_s2mm_sof[13]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \axi_mcdma_tstvec_s2mm_sof[15]_INST_0 
       (.I0(s_sof_tdest[3]),
        .I1(s_sof_tdest[1]),
        .I2(s_valid),
        .I3(s_valid_d1),
        .I4(s_sof_tdest[0]),
        .I5(s_sof_tdest[2]),
        .O(axi_mcdma_tstvec_s2mm_sof[14]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \axi_mcdma_tstvec_s2mm_sof[1]_INST_0 
       (.I0(s_sof_tdest[2]),
        .I1(s_valid),
        .I2(s_valid_d1),
        .I3(s_sof_tdest[0]),
        .I4(s_sof_tdest[1]),
        .I5(s_sof_tdest[3]),
        .O(axi_mcdma_tstvec_s2mm_sof[0]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \axi_mcdma_tstvec_s2mm_sof[2]_INST_0 
       (.I0(s_sof_tdest[2]),
        .I1(s_sof_tdest[1]),
        .I2(s_sof_tdest[0]),
        .I3(s_valid),
        .I4(s_valid_d1),
        .I5(s_sof_tdest[3]),
        .O(axi_mcdma_tstvec_s2mm_sof[1]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \axi_mcdma_tstvec_s2mm_sof[3]_INST_0 
       (.I0(s_sof_tdest[2]),
        .I1(s_sof_tdest[1]),
        .I2(s_valid),
        .I3(s_valid_d1),
        .I4(s_sof_tdest[0]),
        .I5(s_sof_tdest[3]),
        .O(axi_mcdma_tstvec_s2mm_sof[2]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \axi_mcdma_tstvec_s2mm_sof[4]_INST_0 
       (.I0(s_sof_tdest[0]),
        .I1(s_valid),
        .I2(s_valid_d1),
        .I3(s_sof_tdest[1]),
        .I4(s_sof_tdest[2]),
        .I5(s_sof_tdest[3]),
        .O(axi_mcdma_tstvec_s2mm_sof[3]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \axi_mcdma_tstvec_s2mm_sof[5]_INST_0 
       (.I0(s_valid),
        .I1(s_valid_d1),
        .I2(s_sof_tdest[0]),
        .I3(s_sof_tdest[1]),
        .I4(s_sof_tdest[2]),
        .I5(s_sof_tdest[3]),
        .O(axi_mcdma_tstvec_s2mm_sof[4]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \axi_mcdma_tstvec_s2mm_sof[6]_INST_0 
       (.I0(s_sof_tdest[1]),
        .I1(s_sof_tdest[0]),
        .I2(s_valid),
        .I3(s_valid_d1),
        .I4(s_sof_tdest[2]),
        .I5(s_sof_tdest[3]),
        .O(axi_mcdma_tstvec_s2mm_sof[5]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \axi_mcdma_tstvec_s2mm_sof[7]_INST_0 
       (.I0(s_sof_tdest[1]),
        .I1(s_valid),
        .I2(s_valid_d1),
        .I3(s_sof_tdest[0]),
        .I4(s_sof_tdest[2]),
        .I5(s_sof_tdest[3]),
        .O(axi_mcdma_tstvec_s2mm_sof[6]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \axi_mcdma_tstvec_s2mm_sof[8]_INST_0 
       (.I0(s_sof_tdest[3]),
        .I1(s_sof_tdest[2]),
        .I2(s_sof_tdest[0]),
        .I3(s_valid),
        .I4(s_valid_d1),
        .I5(s_sof_tdest[1]),
        .O(axi_mcdma_tstvec_s2mm_sof[7]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \axi_mcdma_tstvec_s2mm_sof[9]_INST_0 
       (.I0(s_sof_tdest[3]),
        .I1(s_sof_tdest[2]),
        .I2(s_valid),
        .I3(s_valid_d1),
        .I4(s_sof_tdest[0]),
        .I5(s_sof_tdest[1]),
        .O(axi_mcdma_tstvec_s2mm_sof[8]));
endmodule

(* ORIG_REF_NAME = "axi_msg" *) 
module mcu_axi_mcdma_0_0_axi_msg
   (s2mm_ch_ftch_idle,
    D,
    FIFO_Full,
    s2mm_ch_dly_irq_set,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    intg,
    m_axis_s2mm_ftch_id,
    m_axi_sg_awaddr,
    m_axi_sg_arlen,
    s2mm_ch_pktcount,
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ,
    p_37_out,
    p_35_out,
    p_34_out,
    p_33_out,
    ptr2_queue_full,
    ch_delay_cnt_en,
    s2mm_ch_ioc_irq_set,
    Q,
    \fetch_address_i_reg[31] ,
    m_axi_sg_wdata,
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7] ,
    \ch_thresh_count_reg[7] ,
    m_axi_sg_bready,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    rdaddr_int0,
    queue_wren,
    p_9_out,
    \bmg_count_reg[2] ,
    \S2MM_ERROR_SIG.ch_s2mm_ftch_channel_id_reg[0]_0 ,
    \S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[15]_0 ,
    s2mm_stop_i1_out,
    \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.s2mm_stale_descriptor_reg ,
    dma_ch_serviced_i,
    s2mm_gr_1_int,
    sg_ftch_error0,
    sg_updt_error0,
    E,
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    p_19_out,
    valid1_reg,
    \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle_reg[0] ,
    sg_ftch_error0_0,
    s2mm_active_reg_rep__2,
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ,
    \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] ,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ,
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ,
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ,
    \GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg ,
    \GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg ,
    \GEN_CH2_FETCH.s2mm_ftch_decerr_set_i_reg ,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ,
    \ftch_error_addr_reg[31]_0 ,
    m_axi_sg_araddr,
    p_0_in,
    s_axi_aclk,
    s2mm_ch_dmacr,
    m_axi_sg_rresp,
    m_axi_sg_rvalid,
    S,
    \sg_idle1_inferred__0/i__carry__1 ,
    sg_idle_i_2,
    m_axis_s2mm_ftch_tready,
    out,
    SR,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    valid_reg,
    \intg_reg[4] ,
    s2mm_axis_channel,
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_cnt_en_reg ,
    s2mm_desc_flush,
    s2mm_ch_tailpntr_updated,
    m_axi_sg_rlast,
    m_axi_sg_rdata,
    s_axis_s2mm_updtsts_tvalid,
    sts2_queue_wren,
    s2mm_ch_irqdelay_wren,
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7]_0 ,
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7]_1 ,
    ch_thresh_count1__1,
    s2mm_ch_irqthresh_wren,
    \ch_thresh_count_reg[7]_0 ,
    m_axi_sg_bvalid,
    m_axi_sg_wready,
    \bmg_count_reg[4] ,
    m_axi_sg_arready,
    m_axi_sg_awready,
    ch_delay_zero__6,
    s_axis_s2mm_updtptr_tvalid,
    sg_ftch_error,
    sg_updt_error,
    sg_channel_id_reg,
    dma_s2mm_error,
    soft_reset,
    p_1_out,
    dma_ch_serviced,
    s2mm_gr_1,
    sg_updt_error_reg,
    dma_decerr,
    s2mm_pending_pntr_updt,
    error_d1_other,
    sg_slverr,
    sg_decerr,
    sg_interr,
    dma_interr,
    dma_slverr,
    p_19_out_1,
    in,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_0 ,
    m_axi_sg_bresp,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4] ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ,
    \bmg_count_reg[4]_0 ,
    \rdaddr_int_reg[8] ,
    \fetch_address_i_reg[31]_0 );
  output [0:0]s2mm_ch_ftch_idle;
  output [31:0]D;
  output FIFO_Full;
  output [0:0]s2mm_ch_dly_irq_set;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output [0:0]m_axi_sg_awlen;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [0:0]intg;
  output [0:0]m_axis_s2mm_ftch_id;
  output [29:0]m_axi_sg_awaddr;
  output [0:0]m_axi_sg_arlen;
  output [15:0]s2mm_ch_pktcount;
  output \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ;
  output p_37_out;
  output p_35_out;
  output p_34_out;
  output p_33_out;
  output ptr2_queue_full;
  output ch_delay_cnt_en;
  output [0:0]s2mm_ch_ioc_irq_set;
  output [0:0]Q;
  output [25:0]\fetch_address_i_reg[31] ;
  output [27:0]m_axi_sg_wdata;
  output [7:0]\GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7] ;
  output [7:0]\ch_thresh_count_reg[7] ;
  output m_axi_sg_bready;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  output rdaddr_int0;
  output [0:0]queue_wren;
  output p_9_out;
  output \bmg_count_reg[2] ;
  output [0:0]\S2MM_ERROR_SIG.ch_s2mm_ftch_channel_id_reg[0]_0 ;
  output [14:0]\S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[15]_0 ;
  output s2mm_stop_i1_out;
  output \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.s2mm_stale_descriptor_reg ;
  output [0:0]dma_ch_serviced_i;
  output [0:0]s2mm_gr_1_int;
  output sg_ftch_error0;
  output sg_updt_error0;
  output [0:0]E;
  output \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  output p_19_out;
  output valid1_reg;
  output \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle_reg[0] ;
  output sg_ftch_error0_0;
  output s2mm_active_reg_rep__2;
  output \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] ;
  output \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ;
  output \GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg ;
  output \GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg ;
  output \GEN_CH2_FETCH.s2mm_ftch_decerr_set_i_reg ;
  output \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ;
  output [25:0]\ftch_error_addr_reg[31]_0 ;
  output [25:0]m_axi_sg_araddr;
  input p_0_in;
  input s_axi_aclk;
  input [16:0]s2mm_ch_dmacr;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rvalid;
  input [1:0]S;
  input [3:0]\sg_idle1_inferred__0/i__carry__1 ;
  input [2:0]sg_idle_i_2;
  input m_axis_s2mm_ftch_tready;
  input out;
  input [0:0]SR;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input valid_reg;
  input \intg_reg[4] ;
  input [0:0]s2mm_axis_channel;
  input \GEN_CH1_DELAY_INTERRUPT.ch_delay_cnt_en_reg ;
  input s2mm_desc_flush;
  input [0:0]s2mm_ch_tailpntr_updated;
  input m_axi_sg_rlast;
  input [31:0]m_axi_sg_rdata;
  input s_axis_s2mm_updtsts_tvalid;
  input sts2_queue_wren;
  input [0:0]s2mm_ch_irqdelay_wren;
  input \GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7]_0 ;
  input \GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7]_1 ;
  input ch_thresh_count1__1;
  input [0:0]s2mm_ch_irqthresh_wren;
  input [0:0]\ch_thresh_count_reg[7]_0 ;
  input m_axi_sg_bvalid;
  input m_axi_sg_wready;
  input [0:0]\bmg_count_reg[4] ;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input ch_delay_zero__6;
  input s_axis_s2mm_updtptr_tvalid;
  input sg_ftch_error;
  input sg_updt_error;
  input sg_channel_id_reg;
  input dma_s2mm_error;
  input soft_reset;
  input [1:0]p_1_out;
  input [0:0]dma_ch_serviced;
  input [0:0]s2mm_gr_1;
  input sg_updt_error_reg;
  input dma_decerr;
  input s2mm_pending_pntr_updt;
  input error_d1_other;
  input sg_slverr;
  input sg_decerr;
  input sg_interr;
  input dma_interr;
  input dma_slverr;
  input [5:0]p_19_out_1;
  input [29:0]in;
  input [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_0 ;
  input [1:0]m_axi_sg_bresp;
  input [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4] ;
  input [27:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ;
  input [0:0]\bmg_count_reg[4]_0 ;
  input [0:0]\rdaddr_int_reg[8] ;
  input [31:0]\fetch_address_i_reg[31]_0 ;

  wire [31:0]D;
  wire [0:0]E;
  wire FIFO_Full;
  wire \GEN_CH1_DELAY_INTERRUPT.ch_delay_cnt_en_reg ;
  wire [7:0]\GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7] ;
  wire \GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7]_0 ;
  wire \GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7]_1 ;
  wire \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.s2mm_stale_descriptor_reg ;
  wire \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle_reg[0] ;
  wire \GEN_CH2_FETCH.s2mm_ftch_decerr_set_i_reg ;
  wire \GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg ;
  wire \GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_38 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_39 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_45 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_49 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_38 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_40 ;
  wire \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in7_in ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_1_out ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_out ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_active_d2 ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_active_re2 ;
  wire [27:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] ;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_0 ;
  wire \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ;
  wire \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_data2all_tlast_error ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  wire \GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/curdesc_tdata13_out ;
  wire [4:4]\GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/intg_f ;
  wire [4:4]\GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/number ;
  wire \GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/wrbram ;
  wire \I_FTCH_CMDSTS_IF/ftch_decerr_i ;
  wire \I_FTCH_CMDSTS_IF/ftch_slverr_i ;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire \I_FTCH_SG/s2mm_active ;
  wire [0:0]\I_FTCH_SG/service_ch_s2mm_i ;
  wire I_SG_AXI_DATAMOVER_n_46;
  wire I_SG_AXI_DATAMOVER_n_49;
  wire I_SG_AXI_DATAMOVER_n_76;
  wire I_SG_FETCH_MNGR_n_10;
  wire I_SG_FETCH_MNGR_n_11;
  wire I_SG_FETCH_MNGR_n_12;
  wire I_SG_FETCH_MNGR_n_13;
  wire I_SG_FETCH_MNGR_n_14;
  wire I_SG_FETCH_MNGR_n_15;
  wire I_SG_FETCH_MNGR_n_16;
  wire I_SG_FETCH_MNGR_n_17;
  wire I_SG_FETCH_MNGR_n_18;
  wire I_SG_FETCH_MNGR_n_19;
  wire I_SG_FETCH_MNGR_n_20;
  wire I_SG_FETCH_MNGR_n_21;
  wire I_SG_FETCH_MNGR_n_22;
  wire I_SG_FETCH_MNGR_n_23;
  wire I_SG_FETCH_MNGR_n_24;
  wire I_SG_FETCH_MNGR_n_25;
  wire I_SG_FETCH_MNGR_n_26;
  wire I_SG_FETCH_MNGR_n_27;
  wire I_SG_FETCH_MNGR_n_28;
  wire I_SG_FETCH_MNGR_n_29;
  wire I_SG_FETCH_MNGR_n_30;
  wire I_SG_FETCH_MNGR_n_31;
  wire I_SG_FETCH_MNGR_n_32;
  wire I_SG_FETCH_MNGR_n_33;
  wire I_SG_FETCH_MNGR_n_34;
  wire I_SG_FETCH_MNGR_n_35;
  wire I_SG_FETCH_MNGR_n_36;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire I_SG_FETCH_MNGR_n_4;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire I_SG_FETCH_MNGR_n_5;
  wire I_SG_FETCH_MNGR_n_69;
  wire I_SG_FETCH_MNGR_n_70;
  wire I_SG_FETCH_MNGR_n_71;
  wire I_SG_FETCH_MNGR_n_72;
  wire I_SG_FETCH_MNGR_n_73;
  wire I_SG_FETCH_MNGR_n_74;
  wire I_SG_FETCH_MNGR_n_75;
  wire I_SG_FETCH_MNGR_n_76;
  wire I_SG_FETCH_MNGR_n_77;
  wire I_SG_FETCH_MNGR_n_78;
  wire I_SG_FETCH_MNGR_n_79;
  wire I_SG_FETCH_MNGR_n_8;
  wire I_SG_FETCH_MNGR_n_80;
  wire I_SG_FETCH_MNGR_n_81;
  wire I_SG_FETCH_MNGR_n_82;
  wire I_SG_FETCH_MNGR_n_83;
  wire I_SG_FETCH_MNGR_n_84;
  wire I_SG_FETCH_MNGR_n_85;
  wire I_SG_FETCH_MNGR_n_86;
  wire I_SG_FETCH_MNGR_n_87;
  wire I_SG_FETCH_MNGR_n_88;
  wire I_SG_FETCH_MNGR_n_89;
  wire I_SG_FETCH_MNGR_n_90;
  wire I_SG_FETCH_MNGR_n_91;
  wire I_SG_FETCH_MNGR_n_92;
  wire I_SG_FETCH_MNGR_n_93;
  wire I_SG_FETCH_MNGR_n_94;
  wire I_SG_FETCH_MNGR_n_95;
  wire I_SG_FETCH_MNGR_n_97;
  wire I_SG_FETCH_MNGR_n_98;
  wire I_SG_FETCH_QUEUE_n_32;
  wire I_SG_FETCH_QUEUE_n_37;
  wire I_SG_FETCH_QUEUE_n_41;
  wire I_SG_FETCH_QUEUE_n_45;
  wire \I_UPDT_CMDSTS_IF/updt_decerr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_interr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_slverr_i ;
  wire \I_UPDT_SG/service_ch212_out ;
  wire [2:2]\I_UPDT_SG/updt_cs ;
  wire [31:4]L;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]\S2MM_ERROR_SIG.ch_s2mm_ftch_channel_id_reg[0]_0 ;
  wire [14:0]\S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[15]_0 ;
  wire [0:0]SR;
  wire \bmg_count_reg[2] ;
  wire [0:0]\bmg_count_reg[4] ;
  wire [0:0]\bmg_count_reg[4]_0 ;
  wire ch_delay_cnt_en;
  wire ch_delay_zero__6;
  wire [0:0]ch_s2mm_ftch_active;
  wire [0:0]ch_s2mm_ftch_channel_id;
  wire [0:0]ch_s2mm_ftch_queue_empty;
  wire [0:0]ch_s2mm_ftch_queue_full;
  wire [0:0]ch_s2mm_updt_channel_id;
  wire ch_thresh_count1__1;
  wire [7:0]\ch_thresh_count_reg[7] ;
  wire [0:0]\ch_thresh_count_reg[7]_0 ;
  wire [0:0]dma_ch_serviced;
  wire [0:0]dma_ch_serviced_i;
  wire dma_decerr;
  wire dma_interr;
  wire dma_s2mm_error;
  wire dma_slverr;
  wire error_d1_other;
  wire [25:0]\fetch_address_i_reg[31] ;
  wire [31:0]\fetch_address_i_reg[31]_0 ;
  wire [2:1]fetch_word_count;
  wire fetch_word_count0;
  wire ftch_cmnd_wr;
  wire [25:0]\ftch_error_addr_reg[31]_0 ;
  wire ftch_stale_desc;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  wire [29:0]in;
  wire [0:0]intg;
  wire \intg_reg[4] ;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [29:0]m_axi_sg_awaddr;
  wire [0:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [27:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire [0:0]m_axis_s2mm_ftch_id;
  wire m_axis_s2mm_ftch_tready;
  wire [31:0]nxtdesc;
  wire out;
  wire p_0_in;
  wire p_15_out;
  wire [31:6]p_16_out;
  wire p_18_out;
  wire p_19_out;
  wire [5:0]p_19_out_1;
  wire [63:38]p_19_out_2;
  wire [1:0]p_1_out;
  wire p_1_out__0;
  wire p_20_out;
  wire p_28_out;
  wire p_29_out;
  wire p_30_out;
  wire p_31_out;
  wire p_32_out;
  wire p_33_out;
  wire p_34_out;
  wire p_35_out;
  wire p_37_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire p_5_out_0;
  wire p_6_out;
  wire p_74_in;
  wire p_7_out_0;
  wire p_9_out;
  wire ptr2_queue_full;
  wire [0:0]queue_wren;
  wire rdaddr_int0;
  wire [0:0]\rdaddr_int_reg[8] ;
  wire s2mm_active_reg_rep__2;
  wire [0:0]s2mm_axis_channel;
  wire [0:0]s2mm_ch_dly_irq_set;
  wire [16:0]s2mm_ch_dmacr;
  wire [0:0]s2mm_ch_ftch_idle;
  wire [0:0]s2mm_ch_ioc_irq_set;
  wire [0:0]s2mm_ch_irqdelay_wren;
  wire [0:0]s2mm_ch_irqthresh_wren;
  wire [15:0]s2mm_ch_pktcount;
  wire [0:0]s2mm_ch_tailpntr_updated;
  wire [0:0]s2mm_channel;
  wire [15:1]s2mm_channel__0;
  wire [0:0]s2mm_channel_ftch;
  wire s2mm_desc_flush;
  wire s2mm_ftch_err_cap;
  wire [0:0]s2mm_gr_1;
  wire [0:0]s2mm_gr_1_int;
  wire s2mm_pending_pntr_updt;
  wire s2mm_stop_i1_out;
  wire s2mm_updt_err_cap;
  wire s_axi_aclk;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_s2mm_updtptr_tvalid;
  wire s_axis_s2mm_updtsts_tvalid;
  wire s_axis_updt_cmd_tready;
  wire sg_channel_id_reg;
  wire sg_decerr;
  wire sg_ftch_error;
  wire sg_ftch_error0;
  wire sg_ftch_error0_0;
  wire [3:0]\sg_idle1_inferred__0/i__carry__1 ;
  wire [2:0]sg_idle_i_2;
  wire sg_interr;
  wire sg_slverr;
  wire sg_updt_error;
  wire sg_updt_error0;
  wire sg_updt_error_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire soft_reset;
  wire sts2_queue_wren;
  wire valid1_reg;
  wire valid_reg;

  mcu_axi_mcdma_0_0_axi_msg_updt_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR 
       (.D({p_19_out_2,\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_38 ,\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_39 ,\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in }),
        .E(p_15_out),
        .\GEN_CH2_UPDATE.ch2_active_i_reg (\GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_active_re2 ),
        .\GEN_CH2_UPDATE.ch2_active_i_reg_0 (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_38 ),
        .\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg (\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 (\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ),
        .\GEN_CH2_UPDATE.ch2_dma_interr_set_reg (\GEN_CH2_UPDATE.ch2_dma_interr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg (\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 (\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ),
        .\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg (p_33_out),
        .\GEN_CH2_UPDATE.ch2_updt_interr_set_reg (p_35_out),
        .\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg (\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg (p_34_out),
        .\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .Q(\I_UPDT_SG/updt_cs ),
        .\S2MM_ERROR_SIG.s2mm_updt_err_cap_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_45 ),
        .SR(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_1_out ),
        .dma_decerr(dma_decerr),
        .dma_decerr_reg(s2mm_channel),
        .dma_slverr(dma_slverr),
        .out(out),
        .p_0_in(p_0_in),
        .p_18_out(p_18_out),
        .p_19_out_1(p_19_out_1[2:0]),
        .p_1_out__0(p_1_out__0),
        .p_20_out(p_20_out),
        .p_28_out(p_28_out),
        .p_29_out(p_29_out),
        .p_30_out(p_30_out),
        .p_31_out(p_31_out),
        .p_32_out(p_32_out),
        .p_37_out(p_37_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .p_5_out(p_5_out),
        .p_6_out(p_6_out),
        .p_7_out_0(p_7_out_0),
        .s2mm_updt_err_cap(s2mm_updt_err_cap),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid_reg(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .service_ch212_out(\I_UPDT_SG/service_ch212_out ),
        .sg_updt_error0(sg_updt_error0),
        .sg_updt_error_reg(sg_updt_error_reg),
        .\update_address_reg[31] (L),
        .updt_active_d2(\GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_active_d2 ),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .updt_done_reg(I_SG_AXI_DATAMOVER_n_49),
        .\updt_error_addr_reg[31] (p_16_out),
        .updt_error_reg(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_49 ),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
  mcu_axi_mcdma_0_0_axi_msg_updt_q_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE 
       (.E(p_15_out),
        .FIFO_Full_reg(FIFO_Full),
        .\GEN_CH2_UPDATE.ch2_active_i_reg (\I_UPDT_SG/updt_cs ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4] (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4] ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_40 ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_0 (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_1 (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_0 ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_2 (\GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_active_re2 ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15] ({s2mm_channel__0,s2mm_channel}),
        .Q({\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in7_in ,m_axi_sg_wdata}),
        .SR(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_1_out ),
        .\ch_thresh_count_reg[7] (\ch_thresh_count_reg[7]_0 ),
        .dma_ch_serviced(dma_ch_serviced),
        .dma_ch_serviced_i(dma_ch_serviced_i),
        .dma_interr(dma_interr),
        .follower_full_s2mm(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm ),
        .in(in),
        .m_axi_sg_wready(m_axi_sg_wready),
        .out(out),
        .p_0_in(p_0_in),
        .p_1_out(p_1_out),
        .p_28_out(p_28_out),
        .p_29_out(p_29_out),
        .p_2_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_out ),
        .p_30_out(p_30_out),
        .p_31_out(p_31_out),
        .p_32_out(p_32_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .p_5_out(p_5_out),
        .p_6_out(p_6_out),
        .p_7_out_0(p_7_out_0),
        .\pntr_cs_reg[1] (I_SG_AXI_DATAMOVER_n_46),
        .ptr2_queue_full(ptr2_queue_full),
        .s2mm_ch_dly_irq_set(s2mm_ch_dly_irq_set),
        .s2mm_ch_irqthresh_wren(s2mm_ch_irqthresh_wren),
        .s2mm_gr_1(s2mm_gr_1),
        .s2mm_gr_1_int(s2mm_gr_1_int),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .s_axis_s2mm_updtsts_tvalid(s_axis_s2mm_updtsts_tvalid),
        .service_ch212_out(\I_UPDT_SG/service_ch212_out ),
        .sig_data2all_tlast_error(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_data2all_tlast_error ),
        .sts2_queue_wren(sts2_queue_wren),
        .updt_active_d2(\GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_active_d2 ),
        .\updt_cs_reg[2] (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_38 ),
        .\updt_curdesc_reg[31] (L));
  mcu_axi_mcdma_0_0_axi_msg_intrpt \GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[0].I_AXI_SG_INTRPT_CH2 
       (.E(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_40 ),
        .\GEN_CH1_DELAY_INTERRUPT.ch_delay_cnt_en_reg_0 (\GEN_CH1_DELAY_INTERRUPT.ch_delay_cnt_en_reg ),
        .\GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7]_0 (\GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7]_0 ),
        .\GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7]_1 (\GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7]_1 ),
        .Q(\GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7] ),
        .SR(SR),
        .ch_delay_cnt_en(ch_delay_cnt_en),
        .ch_delay_zero__6(ch_delay_zero__6),
        .ch_ioc_irq_set_i_reg_0(s2mm_channel),
        .ch_ioc_irq_set_i_reg_1(\ch_thresh_count_reg[7]_0 ),
        .ch_thresh_count1__1(ch_thresh_count1__1),
        .\ch_thresh_count_reg[7]_0 (\ch_thresh_count_reg[7] ),
        .out(out),
        .p_0_in(p_0_in),
        .p_28_out(p_28_out),
        .\packet_count_reg[0]_0 (\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ),
        .s2mm_ch_dly_irq_set(s2mm_ch_dly_irq_set),
        .s2mm_ch_dmacr(s2mm_ch_dmacr[16:1]),
        .s2mm_ch_ioc_irq_set(s2mm_ch_ioc_irq_set),
        .s2mm_ch_irqdelay_wren(s2mm_ch_irqdelay_wren),
        .s2mm_ch_irqthresh_wren(s2mm_ch_irqthresh_wren),
        .s2mm_ch_pktcount(s2mm_ch_pktcount),
        .s_axi_aclk(s_axi_aclk));
  mcu_axi_mcdma_0_0_axi_msg_datamover I_SG_AXI_DATAMOVER
       (.D({p_19_out_2,\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_38 ,\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_39 ,\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in }),
        .E(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .Q(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in7_in ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] (\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] (\fetch_address_i_reg[31] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (I_SG_AXI_DATAMOVER_n_49),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (I_SG_AXI_DATAMOVER_n_76),
        .follower_full_s2mm(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm ),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .out(out),
        .p_18_out(p_18_out),
        .p_20_out(p_20_out),
        .p_29_out(p_29_out),
        .p_2_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_out ),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .\sig_addr_posted_cntr_reg[0] (I_SG_AXI_DATAMOVER_n_46),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_data2all_tlast_error(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_data2all_tlast_error ),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
  mcu_axi_mcdma_0_0_axi_msg_ftch_mngr I_SG_FETCH_MNGR
       (.D({I_SG_FETCH_MNGR_n_11,I_SG_FETCH_MNGR_n_12,I_SG_FETCH_MNGR_n_13,I_SG_FETCH_MNGR_n_14,I_SG_FETCH_MNGR_n_15,I_SG_FETCH_MNGR_n_16,I_SG_FETCH_MNGR_n_17,I_SG_FETCH_MNGR_n_18,I_SG_FETCH_MNGR_n_19,I_SG_FETCH_MNGR_n_20,I_SG_FETCH_MNGR_n_21,I_SG_FETCH_MNGR_n_22,I_SG_FETCH_MNGR_n_23,I_SG_FETCH_MNGR_n_24,I_SG_FETCH_MNGR_n_25,I_SG_FETCH_MNGR_n_26,I_SG_FETCH_MNGR_n_27,I_SG_FETCH_MNGR_n_28,I_SG_FETCH_MNGR_n_29,I_SG_FETCH_MNGR_n_30,I_SG_FETCH_MNGR_n_31,I_SG_FETCH_MNGR_n_32,I_SG_FETCH_MNGR_n_33,I_SG_FETCH_MNGR_n_34,I_SG_FETCH_MNGR_n_35,I_SG_FETCH_MNGR_n_36}),
        .E(queue_wren),
        .\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.s2mm_stale_descriptor_reg (\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.s2mm_stale_descriptor_reg ),
        .\GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle_reg[0] (\GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle_reg[0] ),
        .\GEN_CH2_FETCH.s2mm_ftch_decerr_set_i_reg (\GEN_CH2_FETCH.s2mm_ftch_decerr_set_i_reg ),
        .\GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg (I_SG_FETCH_MNGR_n_95),
        .\GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg_0 (\GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg ),
        .\GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg (I_SG_FETCH_MNGR_n_97),
        .\GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg_0 (\GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg (\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_interr_set_reg (\GEN_CH2_UPDATE.ch2_updt_interr_set_reg ),
        .\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg (I_SG_FETCH_MNGR_n_8),
        .\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_49 ),
        .Q(\fetch_address_i_reg[31] ),
        .S(S),
        .SR(fetch_word_count0),
        .\ch_active_i_reg[0] (I_SG_FETCH_MNGR_n_98),
        .ch_s2mm_ftch_active(ch_s2mm_ftch_active),
        .ch_s2mm_ftch_channel_id(ch_s2mm_ftch_channel_id),
        .ch_s2mm_ftch_queue_empty(ch_s2mm_ftch_queue_empty),
        .ch_s2mm_ftch_queue_full(ch_s2mm_ftch_queue_full),
        .curdesc_tdata13_out(\GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/curdesc_tdata13_out ),
        .curdesc_tvalid_reg(I_SG_FETCH_QUEUE_n_32),
        .curdesc_tvalid_reg_0(I_SG_FETCH_QUEUE_n_41),
        .dma_s2mm_error(dma_s2mm_error),
        .error_d1_other(error_d1_other),
        .\fetch_address_i_reg[0] (I_SG_FETCH_QUEUE_n_37),
        .\fetch_address_i_reg[31] (\fetch_address_i_reg[31]_0 ),
        .\fetch_address_i_reg[31]_0 (nxtdesc),
        .ftch_cmnd_wr(ftch_cmnd_wr),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .ftch_done_reg(I_SG_AXI_DATAMOVER_n_76),
        .\ftch_error_addr_reg[31] ({I_SG_FETCH_MNGR_n_69,I_SG_FETCH_MNGR_n_70,I_SG_FETCH_MNGR_n_71,I_SG_FETCH_MNGR_n_72,I_SG_FETCH_MNGR_n_73,I_SG_FETCH_MNGR_n_74,I_SG_FETCH_MNGR_n_75,I_SG_FETCH_MNGR_n_76,I_SG_FETCH_MNGR_n_77,I_SG_FETCH_MNGR_n_78,I_SG_FETCH_MNGR_n_79,I_SG_FETCH_MNGR_n_80,I_SG_FETCH_MNGR_n_81,I_SG_FETCH_MNGR_n_82,I_SG_FETCH_MNGR_n_83,I_SG_FETCH_MNGR_n_84,I_SG_FETCH_MNGR_n_85,I_SG_FETCH_MNGR_n_86,I_SG_FETCH_MNGR_n_87,I_SG_FETCH_MNGR_n_88,I_SG_FETCH_MNGR_n_89,I_SG_FETCH_MNGR_n_90,I_SG_FETCH_MNGR_n_91,I_SG_FETCH_MNGR_n_92,I_SG_FETCH_MNGR_n_93,I_SG_FETCH_MNGR_n_94}),
        .\ftch_error_addr_reg[31]_0 (p_16_out),
        .\ftch_error_addr_reg[31]_1 (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .ftch_stale_desc(ftch_stale_desc),
        .intg_f(\GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/intg_f ),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rresp(m_axi_sg_rresp[1]),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .number(\GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/number ),
        .out(out),
        .p_0_in(p_0_in),
        .p_19_out_1(p_19_out_1[5:3]),
        .p_1_out__0(p_1_out__0),
        .p_33_out(p_33_out),
        .p_34_out(p_34_out),
        .p_35_out(p_35_out),
        .p_3_out(p_3_out),
        .p_5_out(p_5_out_0),
        .p_74_in(p_74_in),
        .s2mm_active(\I_FTCH_SG/s2mm_active ),
        .s2mm_active_reg_rep__0(I_SG_FETCH_MNGR_n_4),
        .s2mm_active_reg_rep__2(I_SG_FETCH_MNGR_n_5),
        .s2mm_active_reg_rep__2_0(s2mm_active_reg_rep__2),
        .s2mm_axis_channel(s2mm_axis_channel),
        .s2mm_ch_dmacr(s2mm_ch_dmacr[0]),
        .s2mm_ch_ftch_idle(s2mm_ch_ftch_idle),
        .s2mm_ch_tailpntr_updated(s2mm_ch_tailpntr_updated),
        .s2mm_channel_ftch(s2mm_channel_ftch),
        .s2mm_desc_flush(s2mm_desc_flush),
        .s2mm_ftch_err_cap(s2mm_ftch_err_cap),
        .s2mm_stop_i1_out(s2mm_stop_i1_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_ftch_cmd_tvalid_reg(\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .service_ch_s2mm_i(\I_FTCH_SG/service_ch_s2mm_i ),
        .sg_decerr(sg_decerr),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_ftch_error0_0(sg_ftch_error0_0),
        .\sg_idle1_inferred__0/i__carry__1 (\sg_idle1_inferred__0/i__carry__1 ),
        .sg_idle_i_2(sg_idle_i_2),
        .sg_interr(sg_interr),
        .sg_interr_reg(s2mm_channel),
        .sg_slverr(sg_slverr),
        .soft_reset(soft_reset),
        .wea(\GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/wrbram ),
        .\wraddr_int_reg[8] (I_SG_FETCH_QUEUE_n_45),
        .\wraddr_int_reg[8]_0 (fetch_word_count),
        .writing_lsb_reg(I_SG_FETCH_MNGR_n_10));
  mcu_axi_mcdma_0_0_axi_msg_ftch_q_mngr I_SG_FETCH_QUEUE
       (.D(D),
        .E(queue_wren),
        .\GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2_reg[0] (I_SG_FETCH_MNGR_n_8),
        .\GEN_NO_UPR_MSB_NXTDESC.s2mm_nxtdesc_wren_reg_0 (I_SG_FETCH_QUEUE_n_37),
        .\GEN_NO_UPR_MSB_NXTDESC.s2mm_nxtdesc_wren_reg_1 (I_SG_FETCH_MNGR_n_5),
        .\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg (\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 (I_SG_FETCH_MNGR_n_4),
        .Q(Q),
        .SR(fetch_word_count0),
        .\bmg_count_reg[2] (\bmg_count_reg[2] ),
        .\bmg_count_reg[4] (I_SG_FETCH_QUEUE_n_41),
        .\bmg_count_reg[4]_0 (\bmg_count_reg[4] ),
        .\bmg_count_reg[4]_1 (\bmg_count_reg[4]_0 ),
        .ch_s2mm_ftch_active(ch_s2mm_ftch_active),
        .ch_s2mm_ftch_queue_empty(ch_s2mm_ftch_queue_empty),
        .ch_s2mm_ftch_queue_full(ch_s2mm_ftch_queue_full),
        .curdesc_tdata13_out(\GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/curdesc_tdata13_out ),
        .\curdesc_tdata_reg[31] ({I_SG_FETCH_MNGR_n_11,I_SG_FETCH_MNGR_n_12,I_SG_FETCH_MNGR_n_13,I_SG_FETCH_MNGR_n_14,I_SG_FETCH_MNGR_n_15,I_SG_FETCH_MNGR_n_16,I_SG_FETCH_MNGR_n_17,I_SG_FETCH_MNGR_n_18,I_SG_FETCH_MNGR_n_19,I_SG_FETCH_MNGR_n_20,I_SG_FETCH_MNGR_n_21,I_SG_FETCH_MNGR_n_22,I_SG_FETCH_MNGR_n_23,I_SG_FETCH_MNGR_n_24,I_SG_FETCH_MNGR_n_25,I_SG_FETCH_MNGR_n_26,I_SG_FETCH_MNGR_n_27,I_SG_FETCH_MNGR_n_28,I_SG_FETCH_MNGR_n_29,I_SG_FETCH_MNGR_n_30,I_SG_FETCH_MNGR_n_31,I_SG_FETCH_MNGR_n_32,I_SG_FETCH_MNGR_n_33,I_SG_FETCH_MNGR_n_34,I_SG_FETCH_MNGR_n_35,I_SG_FETCH_MNGR_n_36}),
        .curdesc_tvalid_reg(I_SG_FETCH_MNGR_n_10),
        .\fetch_word_count_reg[2]_0 (fetch_word_count),
        .\fetch_word_shift_reg[2]_0 (I_SG_FETCH_QUEUE_n_45),
        .ftch_cmnd_wr(ftch_cmnd_wr),
        .ftch_stale_desc(ftch_stale_desc),
        .\gen_wr_a.gen_word_narrow.mem_reg (\gen_wr_a.gen_word_narrow.mem_reg ),
        .intg_f(\GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/intg_f ),
        .\intg_reg[4] (intg),
        .\intg_reg[4]_0 (\intg_reg[4] ),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_s2mm_ftch_id(m_axis_s2mm_ftch_id),
        .m_axis_s2mm_ftch_tready(m_axis_s2mm_ftch_tready),
        .number(\GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/number ),
        .\nxtdesc_reg[31]_0 (nxtdesc),
        .out(out),
        .p_0_in(p_0_in),
        .p_19_out(p_19_out),
        .p_5_out(p_5_out_0),
        .p_74_in(p_74_in),
        .p_9_out(p_9_out),
        .rdaddr_int0(rdaddr_int0),
        .\rdaddr_int_reg[8] (\rdaddr_int_reg[8] ),
        .s2mm_active(\I_FTCH_SG/s2mm_active ),
        .s2mm_axis_channel(s2mm_axis_channel),
        .s2mm_channel_ftch(s2mm_channel_ftch),
        .s2mm_desc_flush(s2mm_desc_flush),
        .s2mm_pending_pntr_updt(s2mm_pending_pntr_updt),
        .s_axi_aclk(s_axi_aclk),
        .service_ch_s2mm_i(\I_FTCH_SG/service_ch_s2mm_i ),
        .valid1_reg(E),
        .valid1_reg_0(valid1_reg),
        .valid_reg(valid_reg),
        .wea(\GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/wrbram ),
        .writing_lsb_reg(I_SG_FETCH_QUEUE_n_32));
  FDRE \S2MM_ERROR_SIG.ch_s2mm_ftch_channel_id_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_SG_FETCH_MNGR_n_98),
        .Q(ch_s2mm_ftch_channel_id),
        .R(p_0_in));
  FDRE \S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[0] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_45 ),
        .D(s2mm_channel),
        .Q(ch_s2mm_updt_channel_id),
        .R(p_0_in));
  FDRE \S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[10] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_45 ),
        .D(s2mm_channel__0[10]),
        .Q(\S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[15]_0 [9]),
        .R(p_0_in));
  FDRE \S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[11] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_45 ),
        .D(s2mm_channel__0[11]),
        .Q(\S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[15]_0 [10]),
        .R(p_0_in));
  FDRE \S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[12] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_45 ),
        .D(s2mm_channel__0[12]),
        .Q(\S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[15]_0 [11]),
        .R(p_0_in));
  FDRE \S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[13] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_45 ),
        .D(s2mm_channel__0[13]),
        .Q(\S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[15]_0 [12]),
        .R(p_0_in));
  FDRE \S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[14] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_45 ),
        .D(s2mm_channel__0[14]),
        .Q(\S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[15]_0 [13]),
        .R(p_0_in));
  FDRE \S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[15] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_45 ),
        .D(s2mm_channel__0[15]),
        .Q(\S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[15]_0 [14]),
        .R(p_0_in));
  FDRE \S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[1] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_45 ),
        .D(s2mm_channel__0[1]),
        .Q(\S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[15]_0 [0]),
        .R(p_0_in));
  FDRE \S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[2] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_45 ),
        .D(s2mm_channel__0[2]),
        .Q(\S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[15]_0 [1]),
        .R(p_0_in));
  FDRE \S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[3] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_45 ),
        .D(s2mm_channel__0[3]),
        .Q(\S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[15]_0 [2]),
        .R(p_0_in));
  FDRE \S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[4] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_45 ),
        .D(s2mm_channel__0[4]),
        .Q(\S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[15]_0 [3]),
        .R(p_0_in));
  FDRE \S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[5] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_45 ),
        .D(s2mm_channel__0[5]),
        .Q(\S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[15]_0 [4]),
        .R(p_0_in));
  FDRE \S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[6] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_45 ),
        .D(s2mm_channel__0[6]),
        .Q(\S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[15]_0 [5]),
        .R(p_0_in));
  FDRE \S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[7] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_45 ),
        .D(s2mm_channel__0[7]),
        .Q(\S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[15]_0 [6]),
        .R(p_0_in));
  FDRE \S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[8] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_45 ),
        .D(s2mm_channel__0[8]),
        .Q(\S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[15]_0 [7]),
        .R(p_0_in));
  FDRE \S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[9] 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_45 ),
        .D(s2mm_channel__0[9]),
        .Q(\S2MM_ERROR_SIG.ch_s2mm_updt_channel_id_reg[15]_0 [8]),
        .R(p_0_in));
  FDRE \S2MM_ERROR_SIG.s2mm_ftch_err_cap_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_SG_FETCH_MNGR_n_97),
        .Q(s2mm_ftch_err_cap),
        .R(p_0_in));
  FDRE \S2MM_ERROR_SIG.s2mm_updt_err_cap_reg 
       (.C(s_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_45 ),
        .D(1'b1),
        .Q(s2mm_updt_err_cap),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dma_ch_ser_i[0]_i_1 
       (.I0(ch_s2mm_ftch_channel_id),
        .I1(sg_ftch_error),
        .I2(ch_s2mm_updt_channel_id),
        .I3(sg_updt_error),
        .I4(sg_channel_id_reg),
        .O(\S2MM_ERROR_SIG.ch_s2mm_ftch_channel_id_reg[0]_0 ));
  FDRE \ftch_error_addr_reg[10] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_90),
        .Q(\ftch_error_addr_reg[31]_0 [4]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[11] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_89),
        .Q(\ftch_error_addr_reg[31]_0 [5]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[12] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_88),
        .Q(\ftch_error_addr_reg[31]_0 [6]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[13] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_87),
        .Q(\ftch_error_addr_reg[31]_0 [7]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[14] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_86),
        .Q(\ftch_error_addr_reg[31]_0 [8]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[15] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_85),
        .Q(\ftch_error_addr_reg[31]_0 [9]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[16] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_84),
        .Q(\ftch_error_addr_reg[31]_0 [10]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[17] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_83),
        .Q(\ftch_error_addr_reg[31]_0 [11]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[18] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_82),
        .Q(\ftch_error_addr_reg[31]_0 [12]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[19] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_81),
        .Q(\ftch_error_addr_reg[31]_0 [13]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[20] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_80),
        .Q(\ftch_error_addr_reg[31]_0 [14]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[21] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_79),
        .Q(\ftch_error_addr_reg[31]_0 [15]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[22] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_78),
        .Q(\ftch_error_addr_reg[31]_0 [16]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[23] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_77),
        .Q(\ftch_error_addr_reg[31]_0 [17]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[24] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_76),
        .Q(\ftch_error_addr_reg[31]_0 [18]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[25] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_75),
        .Q(\ftch_error_addr_reg[31]_0 [19]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[26] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_74),
        .Q(\ftch_error_addr_reg[31]_0 [20]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[27] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_73),
        .Q(\ftch_error_addr_reg[31]_0 [21]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[28] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_72),
        .Q(\ftch_error_addr_reg[31]_0 [22]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[29] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_71),
        .Q(\ftch_error_addr_reg[31]_0 [23]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[30] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_70),
        .Q(\ftch_error_addr_reg[31]_0 [24]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[31] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_69),
        .Q(\ftch_error_addr_reg[31]_0 [25]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_94),
        .Q(\ftch_error_addr_reg[31]_0 [0]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[7] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_93),
        .Q(\ftch_error_addr_reg[31]_0 [1]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[8] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_92),
        .Q(\ftch_error_addr_reg[31]_0 [2]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[9] 
       (.C(s_axi_aclk),
        .CE(I_SG_FETCH_MNGR_n_95),
        .D(I_SG_FETCH_MNGR_n_91),
        .Q(\ftch_error_addr_reg[31]_0 [3]),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_msg_addr_cntl" *) 
module mcu_axi_mcdma_0_0_axi_msg_addr_cntl
   (sig_addr2rsc_cmd_fifo_empty,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_arlen,
    sig_addr_reg_empty_reg_0,
    m_axi_sg_araddr,
    s_axi_aclk,
    sig_calc_error_reg_reg_0,
    sig_cmd_burst_reg,
    sig_addr_valid_reg_reg_0,
    sig_addr_valid_reg_reg_1,
    sig_mstr2addr_cmd_valid,
    m_axi_sg_arready,
    Q);
  output sig_addr2rsc_cmd_fifo_empty;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output [0:0]m_axi_sg_arlen;
  output sig_addr_reg_empty_reg_0;
  output [25:0]m_axi_sg_araddr;
  input s_axi_aclk;
  input sig_calc_error_reg_reg_0;
  input [0:0]sig_cmd_burst_reg;
  input sig_addr_valid_reg_reg_0;
  input sig_addr_valid_reg_reg_1;
  input sig_mstr2addr_cmd_valid;
  input m_axi_sg_arready;
  input [25:0]Q;

  wire [25:0]Q;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire s_axi_aclk;
  wire sig_addr2rsc_calc_error;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_addr_reg_empty_reg_0;
  wire sig_addr_valid_reg_reg_0;
  wire sig_addr_valid_reg_reg_1;
  wire sig_calc_error_reg_reg_0;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_next_addr_reg0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_posted_to_axi_2_i_1_n_0;
  wire sig_push_addr_reg1_out;

  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr2rsc_cmd_fifo_empty),
        .S(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_addr_valid_reg_reg_0),
        .Q(m_axi_sg_arvalid),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_calc_error_reg_reg_0),
        .Q(sig_addr2rsc_calc_error),
        .R(sig_next_addr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h7)) 
    sig_cmd_reg_empty_i_1
       (.I0(sig_addr2rsc_cmd_fifo_empty),
        .I1(sig_addr_valid_reg_reg_1),
        .O(sig_addr_reg_empty_reg_0));
  LUT4 #(
    .INIT(16'h08FF)) 
    \sig_next_addr_reg[31]_i_1 
       (.I0(m_axi_sg_arlen),
        .I1(m_axi_sg_arready),
        .I2(sig_addr2rsc_calc_error),
        .I3(sig_addr_valid_reg_reg_1),
        .O(sig_next_addr_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_next_addr_reg[31]_i_2 
       (.I0(sig_addr2rsc_cmd_fifo_empty),
        .I1(sig_mstr2addr_cmd_valid),
        .O(sig_push_addr_reg1_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_sg_araddr[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_sg_araddr[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_sg_araddr[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_sg_araddr[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_sg_araddr[8]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_sg_araddr[9]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_sg_araddr[10]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_sg_araddr[11]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_sg_araddr[12]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_sg_araddr[13]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_sg_araddr[14]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_sg_araddr[15]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_sg_araddr[16]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_sg_araddr[17]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_sg_araddr[18]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_sg_araddr[19]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_sg_araddr[20]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_sg_araddr[21]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_sg_araddr[22]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_sg_araddr[23]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_sg_araddr[24]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_sg_araddr[25]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_sg_araddr[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_sg_araddr[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_sg_araddr[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_sg_araddr[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_cmd_burst_reg),
        .Q(m_axi_sg_arburst),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_arlen),
        .R(sig_next_addr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sig_posted_to_axi_2_i_1
       (.I0(sig_addr2rsc_cmd_fifo_empty),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_addr_valid_reg_reg_1),
        .O(sig_posted_to_axi_2_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_posted_to_axi_2_i_1_n_0),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_posted_to_axi_2_i_1_n_0),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_msg_addr_cntl" *) 
module mcu_axi_mcdma_0_0_axi_msg_addr_cntl__parameterized0
   (out,
    sig_addr2wsc_cmd_fifo_empty,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    SR,
    sig_push_addr_reg1_out,
    s_axi_aclk,
    sig_calc2dm_calc_err,
    sig_next_len_reg0,
    sig_addr_valid_reg_reg_0,
    sig_posted_to_axi_2_reg_0,
    \sig_next_addr_reg_reg[3]_0 ,
    sig_cmd2addr_valid1_reg,
    sig_addr_valid_reg_reg_1,
    m_axi_sg_awready,
    D);
  output out;
  output sig_addr2wsc_cmd_fifo_empty;
  output [0:0]m_axi_sg_awlen;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [29:0]m_axi_sg_awaddr;
  output [0:0]SR;
  input sig_push_addr_reg1_out;
  input s_axi_aclk;
  input sig_calc2dm_calc_err;
  input sig_next_len_reg0;
  input sig_addr_valid_reg_reg_0;
  input sig_posted_to_axi_2_reg_0;
  input \sig_next_addr_reg_reg[3]_0 ;
  input sig_cmd2addr_valid1_reg;
  input sig_addr_valid_reg_reg_1;
  input m_axi_sg_awready;
  input [28:0]D;

  wire [28:0]D;
  wire [0:0]SR;
  wire [29:0]m_axi_sg_awaddr;
  wire [0:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire s_axi_aclk;
  wire sig_addr2wsc_calc_error;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_addr_reg_full;
  wire sig_addr_valid_reg_reg_0;
  wire sig_addr_valid_reg_reg_1;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2addr_valid1_reg;
  wire sig_next_addr_reg0;
  wire \sig_next_addr_reg_reg[3]_0 ;
  wire sig_next_len_reg0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_push_addr_reg1_out;

  assign out = sig_posted_to_axi;
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr2wsc_cmd_fifo_empty),
        .S(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_addr_valid_reg_reg_0),
        .Q(m_axi_sg_awvalid),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_calc2dm_calc_err),
        .Q(sig_addr2wsc_calc_error),
        .R(sig_next_addr_reg0));
  LUT3 #(
    .INIT(8'hDF)) 
    sig_cmd_reg_empty_i_1__0
       (.I0(sig_addr2wsc_cmd_fifo_empty),
        .I1(sig_cmd2addr_valid1_reg),
        .I2(sig_addr_valid_reg_reg_1),
        .O(SR));
  LUT4 #(
    .INIT(16'h08FF)) 
    \sig_next_addr_reg[31]_i_1__0 
       (.I0(sig_addr_reg_full),
        .I1(m_axi_sg_awready),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_addr_valid_reg_reg_1),
        .O(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[7]),
        .Q(m_axi_sg_awaddr[8]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[8]),
        .Q(m_axi_sg_awaddr[9]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[9]),
        .Q(m_axi_sg_awaddr[10]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[10]),
        .Q(m_axi_sg_awaddr[11]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[11]),
        .Q(m_axi_sg_awaddr[12]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[12]),
        .Q(m_axi_sg_awaddr[13]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[13]),
        .Q(m_axi_sg_awaddr[14]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[14]),
        .Q(m_axi_sg_awaddr[15]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[15]),
        .Q(m_axi_sg_awaddr[16]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[16]),
        .Q(m_axi_sg_awaddr[17]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[17]),
        .Q(m_axi_sg_awaddr[18]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[18]),
        .Q(m_axi_sg_awaddr[19]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[19]),
        .Q(m_axi_sg_awaddr[20]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[20]),
        .Q(m_axi_sg_awaddr[21]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[21]),
        .Q(m_axi_sg_awaddr[22]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[22]),
        .Q(m_axi_sg_awaddr[23]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[23]),
        .Q(m_axi_sg_awaddr[24]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[24]),
        .Q(m_axi_sg_awaddr[25]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[25]),
        .Q(m_axi_sg_awaddr[26]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[26]),
        .Q(m_axi_sg_awaddr[27]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[0]),
        .Q(m_axi_sg_awaddr[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[27]),
        .Q(m_axi_sg_awaddr[28]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[28]),
        .Q(m_axi_sg_awaddr[29]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\sig_next_addr_reg_reg[3]_0 ),
        .Q(m_axi_sg_awaddr[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[1]),
        .Q(m_axi_sg_awaddr[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[2]),
        .Q(m_axi_sg_awaddr[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[3]),
        .Q(m_axi_sg_awaddr[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[4]),
        .Q(m_axi_sg_awaddr[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[5]),
        .Q(m_axi_sg_awaddr[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[6]),
        .Q(m_axi_sg_awaddr[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_next_len_reg0),
        .Q(m_axi_sg_awlen),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_awsize),
        .R(sig_next_addr_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_posted_to_axi_2_reg_0),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_posted_to_axi_2_reg_0),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_msg_bmg" *) 
module mcu_axi_mcdma_0_0_axi_msg_bmg
   (doutb,
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    p_19_out,
    s_axi_aclk,
    wea,
    addra,
    m_axis_s2mm_ftch_tready,
    addrb,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    p_74_in,
    m_axi_sg_rdata,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    Q,
    m_axi_sg_rvalid,
    \gen_wr_a.gen_word_narrow.mem_reg_2 ,
    ch_s2mm_ftch_active,
    s2mm_desc_flush,
    s2mm_pending_pntr_updt,
    s2mm_new_curdesc_wren_i_reg,
    p_2_out,
    out);
  output [32:0]doutb;
  output \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  output p_19_out;
  input s_axi_aclk;
  input [0:0]wea;
  input [8:0]addra;
  input m_axis_s2mm_ftch_tready;
  input [8:0]addrb;
  input [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input p_74_in;
  input [31:0]m_axi_sg_rdata;
  input \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  input [25:0]Q;
  input m_axi_sg_rvalid;
  input [1:0]\gen_wr_a.gen_word_narrow.mem_reg_2 ;
  input [0:0]ch_s2mm_ftch_active;
  input s2mm_desc_flush;
  input s2mm_pending_pntr_updt;
  input s2mm_new_curdesc_wren_i_reg;
  input p_2_out;
  input out;

  wire \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  wire [25:0]Q;
  wire \USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ;
  wire [8:0]addra;
  wire [8:0]addrb;
  wire [0:0]ch_s2mm_ftch_active;
  wire [32:0]doutb;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire [1:0]\gen_wr_a.gen_word_narrow.mem_reg_2 ;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire m_axis_s2mm_ftch_tready;
  wire out;
  wire p_19_out;
  wire p_2_out;
  wire p_74_in;
  wire [32:0]queue_din;
  wire s2mm_desc_flush;
  wire s2mm_new_curdesc_wren_i_reg;
  wire s2mm_pending_pntr_updt;
  wire s_axi_aclk;
  wire [0:0]wea;
  wire \NLW_USE_XPM.xpm_memory_sdpram_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_USE_XPM.xpm_memory_sdpram_inst_sbiterrb_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hAAAEAAAA)) 
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_3 
       (.I0(s2mm_desc_flush),
        .I1(doutb[32]),
        .I2(s2mm_pending_pntr_updt),
        .I3(s2mm_new_curdesc_wren_i_reg),
        .I4(p_2_out),
        .O(\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ));
  (* ADDR_WIDTH_A = "9" *) 
  (* ADDR_WIDTH_B = "9" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "33" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "block" *) 
  (* MEMORY_SIZE = "16896" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "2" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_B = "2" *) 
  (* READ_DATA_WIDTH_B = "33" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "33" *) 
  (* WRITE_MODE_B = "no_change" *) 
  (* XPM_MODULE = "TRUE" *) 
  mcu_axi_mcdma_0_0_xpm_memory_sdpram \USE_XPM.xpm_memory_sdpram_inst 
       (.addra(addra),
        .addrb(addrb),
        .clka(s_axi_aclk),
        .clkb(s_axi_aclk),
        .dbiterrb(\NLW_USE_XPM.xpm_memory_sdpram_inst_dbiterrb_UNCONNECTED ),
        .dina(queue_din),
        .doutb(doutb),
        .ena(1'b1),
        .enb(m_axis_s2mm_ftch_tready),
        .injectdbiterra(1'b0),
        .injectsbiterra(1'b0),
        .regceb(1'b1),
        .rstb(1'b0),
        .sbiterrb(\NLW_USE_XPM.xpm_memory_sdpram_inst_sbiterrb_UNCONNECTED ),
        .sleep(1'b0),
        .wea(wea));
  LUT3 #(
    .INIT(8'h80)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_11 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I1(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .I2(p_74_in),
        .O(queue_din[32]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_12 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[25]),
        .I2(m_axi_sg_rdata[31]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[31]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_13 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[24]),
        .I2(m_axi_sg_rdata[30]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[30]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_14 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[23]),
        .I2(m_axi_sg_rdata[29]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[29]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_15 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[22]),
        .I2(m_axi_sg_rdata[28]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[28]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_16 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[21]),
        .I2(m_axi_sg_rdata[27]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[27]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_17 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[20]),
        .I2(m_axi_sg_rdata[26]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[26]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_18 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[19]),
        .I2(m_axi_sg_rdata[25]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[25]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_19 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[18]),
        .I2(m_axi_sg_rdata[24]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[24]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_20 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[17]),
        .I2(m_axi_sg_rdata[23]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[23]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_21 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[16]),
        .I2(m_axi_sg_rdata[22]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_22 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[15]),
        .I2(m_axi_sg_rdata[21]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_23 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[14]),
        .I2(m_axi_sg_rdata[20]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_24 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[13]),
        .I2(m_axi_sg_rdata[19]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[19]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_25 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[12]),
        .I2(m_axi_sg_rdata[18]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_26 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[11]),
        .I2(m_axi_sg_rdata[17]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_27 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[10]),
        .I2(m_axi_sg_rdata[16]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_28 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[9]),
        .I2(m_axi_sg_rdata[15]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_29 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[8]),
        .I2(m_axi_sg_rdata[14]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_30 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[7]),
        .I2(m_axi_sg_rdata[13]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_31 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[6]),
        .I2(m_axi_sg_rdata[12]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_32 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[5]),
        .I2(m_axi_sg_rdata[11]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_33 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[4]),
        .I2(m_axi_sg_rdata[10]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_34 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[3]),
        .I2(m_axi_sg_rdata[9]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[9]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_35 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[2]),
        .I2(m_axi_sg_rdata[8]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_36 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[1]),
        .I2(m_axi_sg_rdata[7]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_37 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[0]),
        .I2(m_axi_sg_rdata[6]),
        .I3(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .O(queue_din[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_38 
       (.I0(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .I1(m_axi_sg_rdata[5]),
        .O(queue_din[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_39 
       (.I0(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .I1(m_axi_sg_rdata[4]),
        .O(queue_din[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_40 
       (.I0(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .I1(m_axi_sg_rdata[3]),
        .O(queue_din[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_41 
       (.I0(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .I1(m_axi_sg_rdata[2]),
        .O(queue_din[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_42 
       (.I0(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .I1(m_axi_sg_rdata[1]),
        .O(queue_din[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_43 
       (.I0(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ),
        .I1(m_axi_sg_rdata[0]),
        .O(queue_din[0]));
  LUT5 #(
    .INIT(32'h0000FD00)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_54 
       (.I0(m_axi_sg_rvalid),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_2 [0]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_2 [1]),
        .I3(ch_s2mm_ftch_active),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .O(\USE_XPM.xpm_memory_sdpram_inst_i_54_n_0 ));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \read_count[3]_i_1 
       (.I0(doutb[32]),
        .I1(s2mm_pending_pntr_updt),
        .I2(s2mm_new_curdesc_wren_i_reg),
        .I3(p_2_out),
        .I4(out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    s2mm_new_curdesc_wren_i_i_1
       (.I0(doutb[32]),
        .I1(s2mm_pending_pntr_updt),
        .I2(s2mm_new_curdesc_wren_i_reg),
        .I3(p_2_out),
        .O(p_19_out));
endmodule

(* ORIG_REF_NAME = "axi_msg_bmg_ctrl" *) 
module mcu_axi_mcdma_0_0_axi_msg_bmg_ctrl
   (p_2_out,
    service_ch_s2mm_i,
    Q,
    E,
    \bmg_count_reg[4]_0 ,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    rdaddr_int0,
    \fetch_word_shift_reg[2] ,
    ch_s2mm_ftch_queue_full,
    p_9_out,
    \bmg_count_reg[2]_0 ,
    ch_s2mm_ftch_queue_empty,
    addra,
    addrb,
    valid1_reg_0,
    valid1_reg_1,
    valid_reg_0,
    s_axi_aclk,
    \GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2_reg[0] ,
    writing_msb_reg,
    writing_msb_reg_0,
    s2mm_channel_ftch,
    s2mm_active,
    ftch_cmnd_wr,
    out,
    curdesc_tdata13_out,
    s2mm_desc_flush,
    \wraddr_int_reg[8]_0 ,
    \bmg_count_reg[4]_1 ,
    \wraddr_int_reg[8]_1 ,
    m_axi_sg_rvalid,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    \desc_reg4_reg[31] ,
    s2mm_pending_pntr_updt,
    doutb,
    s2mm_axis_channel,
    m_axis_s2mm_ftch_tready,
    \bmg_count_reg[4]_2 ,
    \rdaddr_int_reg[8]_0 );
  output p_2_out;
  output [0:0]service_ch_s2mm_i;
  output [0:0]Q;
  output [0:0]E;
  output \bmg_count_reg[4]_0 ;
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output rdaddr_int0;
  output \fetch_word_shift_reg[2] ;
  output [0:0]ch_s2mm_ftch_queue_full;
  output p_9_out;
  output \bmg_count_reg[2]_0 ;
  output [0:0]ch_s2mm_ftch_queue_empty;
  output [8:0]addra;
  output [8:0]addrb;
  output [0:0]valid1_reg_0;
  output valid1_reg_1;
  input valid_reg_0;
  input s_axi_aclk;
  input \GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2_reg[0] ;
  input writing_msb_reg;
  input writing_msb_reg_0;
  input [0:0]s2mm_channel_ftch;
  input s2mm_active;
  input ftch_cmnd_wr;
  input out;
  input curdesc_tdata13_out;
  input s2mm_desc_flush;
  input [0:0]\wraddr_int_reg[8]_0 ;
  input [0:0]\bmg_count_reg[4]_1 ;
  input [2:0]\wraddr_int_reg[8]_1 ;
  input m_axi_sg_rvalid;
  input \gen_wr_a.gen_word_narrow.mem_reg ;
  input \desc_reg4_reg[31] ;
  input s2mm_pending_pntr_updt;
  input [0:0]doutb;
  input [0:0]s2mm_axis_channel;
  input m_axis_s2mm_ftch_tready;
  input [0:0]\bmg_count_reg[4]_2 ;
  input [0:0]\rdaddr_int_reg[8]_0 ;

  wire [0:0]E;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2_reg[0] ;
  wire [0:0]Q;
  wire [8:0]addra;
  wire [8:0]addrb;
  wire \bmg_count[0]_i_1_n_0 ;
  wire \bmg_count[1]_i_1_n_0 ;
  wire \bmg_count[2]_i_1_n_0 ;
  wire \bmg_count[3]_i_1_n_0 ;
  wire \bmg_count[4]_i_3_n_0 ;
  wire [3:0]bmg_count_reg;
  wire \bmg_count_reg[2]_0 ;
  wire \bmg_count_reg[4]_0 ;
  wire [0:0]\bmg_count_reg[4]_1 ;
  wire [0:0]\bmg_count_reg[4]_2 ;
  wire [0:0]ch_s2mm_ftch_queue_empty;
  wire [0:0]ch_s2mm_ftch_queue_full;
  wire curdesc_tdata13_out;
  wire \desc_reg4_reg[31] ;
  wire [0:0]doutb;
  wire \fetch_word_shift_reg[2] ;
  wire ftch_cmnd_wr;
  wire \gen_wr_a.gen_word_narrow.mem_reg ;
  wire m_axi_sg_rvalid;
  wire m_axis_s2mm_ftch_tready;
  wire out;
  wire [8:0]p_0_out;
  wire [8:0]p_1_out;
  wire p_2_out;
  wire p_9_out;
  wire [8:0]plusOp__0__0;
  wire [8:0]plusOp__1;
  wire rdaddr_int0;
  wire \rdaddr_int[8]_i_1_n_0 ;
  wire \rdaddr_int[8]_i_4_n_0 ;
  wire [0:0]\rdaddr_int_reg[8]_0 ;
  wire s2mm_active;
  wire [0:0]s2mm_axis_channel;
  wire [0:0]s2mm_channel_ftch;
  wire s2mm_desc_flush;
  wire s2mm_pending_pntr_updt;
  wire s_axi_aclk;
  wire [0:0]service_ch_s2mm_i;
  wire valid;
  wire valid1_i_1_n_0;
  wire [0:0]valid1_reg_0;
  wire valid1_reg_1;
  wire valid_i_3_n_0;
  wire valid_i_4_n_0;
  wire valid_reg_0;
  wire \wraddr_int[8]_i_1_n_0 ;
  wire \wraddr_int[8]_i_4_n_0 ;
  wire \wraddr_int[8]_i_7_n_0 ;
  wire [0:0]\wraddr_int_reg[8]_0 ;
  wire [2:0]\wraddr_int_reg[8]_1 ;
  wire writing_msb_reg;
  wire writing_msb_reg_0;

  LUT6 #(
    .INIT(64'h0000FFFF0000FFA8)) 
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_3 
       (.I0(bmg_count_reg[2]),
        .I1(bmg_count_reg[0]),
        .I2(bmg_count_reg[1]),
        .I3(bmg_count_reg[3]),
        .I4(\desc_reg4_reg[31] ),
        .I5(Q),
        .O(p_9_out));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle[0]_i_3 
       (.I0(bmg_count_reg[2]),
        .I1(bmg_count_reg[3]),
        .I2(Q),
        .I3(bmg_count_reg[1]),
        .I4(bmg_count_reg[0]),
        .O(ch_s2mm_ftch_queue_empty));
  LUT6 #(
    .INIT(64'hAA88222AAAAAAAAA)) 
    \GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2[0]_i_1 
       (.I0(\GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2_reg[0] ),
        .I1(bmg_count_reg[2]),
        .I2(bmg_count_reg[0]),
        .I3(bmg_count_reg[1]),
        .I4(bmg_count_reg[3]),
        .I5(Q),
        .O(service_ch_s2mm_i));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2[0]_i_3 
       (.I0(bmg_count_reg[2]),
        .I1(bmg_count_reg[3]),
        .I2(Q),
        .I3(bmg_count_reg[0]),
        .I4(bmg_count_reg[1]),
        .O(ch_s2mm_ftch_queue_full));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \GEN_SM_FOR_NO_LENGTH.desc_fetch_req_i_2 
       (.I0(p_2_out),
        .I1(\desc_reg4_reg[31] ),
        .I2(s2mm_pending_pntr_updt),
        .I3(doutb),
        .O(valid1_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_10 
       (.I0(p_1_out[0]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg ),
        .O(addra[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_2 
       (.I0(p_1_out[8]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg ),
        .O(addra[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_3 
       (.I0(p_1_out[7]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg ),
        .O(addra[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_4 
       (.I0(p_1_out[6]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg ),
        .O(addra[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_45 
       (.I0(p_0_out[8]),
        .I1(\desc_reg4_reg[31] ),
        .O(addrb[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_46 
       (.I0(p_0_out[7]),
        .I1(\desc_reg4_reg[31] ),
        .O(addrb[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_47 
       (.I0(p_0_out[6]),
        .I1(\desc_reg4_reg[31] ),
        .O(addrb[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_48 
       (.I0(p_0_out[5]),
        .I1(\desc_reg4_reg[31] ),
        .O(addrb[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_49 
       (.I0(p_0_out[4]),
        .I1(\desc_reg4_reg[31] ),
        .O(addrb[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_5 
       (.I0(p_1_out[5]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg ),
        .O(addra[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_50 
       (.I0(p_0_out[3]),
        .I1(\desc_reg4_reg[31] ),
        .O(addrb[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_51 
       (.I0(p_0_out[2]),
        .I1(\desc_reg4_reg[31] ),
        .O(addrb[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_52 
       (.I0(p_0_out[1]),
        .I1(\desc_reg4_reg[31] ),
        .O(addrb[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_53 
       (.I0(p_0_out[0]),
        .I1(\desc_reg4_reg[31] ),
        .O(addrb[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_6 
       (.I0(p_1_out[4]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg ),
        .O(addra[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_7 
       (.I0(p_1_out[3]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg ),
        .O(addra[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_8 
       (.I0(p_1_out[2]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg ),
        .O(addra[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_9 
       (.I0(p_1_out[1]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg ),
        .O(addra[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    all_is_idle_d1_i_9
       (.I0(bmg_count_reg[2]),
        .I1(bmg_count_reg[0]),
        .I2(bmg_count_reg[1]),
        .I3(bmg_count_reg[3]),
        .O(\bmg_count_reg[2]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bmg_count[0]_i_1 
       (.I0(bmg_count_reg[0]),
        .O(\bmg_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \bmg_count[1]_i_1 
       (.I0(bmg_count_reg[1]),
        .I1(bmg_count_reg[0]),
        .I2(\wraddr_int_reg[8]_0 ),
        .O(\bmg_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \bmg_count[2]_i_1 
       (.I0(bmg_count_reg[2]),
        .I1(bmg_count_reg[1]),
        .I2(bmg_count_reg[0]),
        .I3(\wraddr_int_reg[8]_0 ),
        .O(\bmg_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \bmg_count[3]_i_1 
       (.I0(bmg_count_reg[3]),
        .I1(bmg_count_reg[2]),
        .I2(bmg_count_reg[1]),
        .I3(bmg_count_reg[0]),
        .I4(\wraddr_int_reg[8]_0 ),
        .O(\bmg_count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \bmg_count[4]_i_3 
       (.I0(Q),
        .I1(bmg_count_reg[3]),
        .I2(bmg_count_reg[2]),
        .I3(bmg_count_reg[1]),
        .I4(bmg_count_reg[0]),
        .I5(\wraddr_int_reg[8]_0 ),
        .O(\bmg_count[4]_i_3_n_0 ));
  FDRE \bmg_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bmg_count_reg[4]_2 ),
        .D(\bmg_count[0]_i_1_n_0 ),
        .Q(bmg_count_reg[0]),
        .R(\bmg_count_reg[4]_1 ));
  FDRE \bmg_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bmg_count_reg[4]_2 ),
        .D(\bmg_count[1]_i_1_n_0 ),
        .Q(bmg_count_reg[1]),
        .R(\bmg_count_reg[4]_1 ));
  FDRE \bmg_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bmg_count_reg[4]_2 ),
        .D(\bmg_count[2]_i_1_n_0 ),
        .Q(bmg_count_reg[2]),
        .R(\bmg_count_reg[4]_1 ));
  FDRE \bmg_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bmg_count_reg[4]_2 ),
        .D(\bmg_count[3]_i_1_n_0 ),
        .Q(bmg_count_reg[3]),
        .R(\bmg_count_reg[4]_1 ));
  FDRE \bmg_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bmg_count_reg[4]_2 ),
        .D(\bmg_count[4]_i_3_n_0 ),
        .Q(Q),
        .R(\bmg_count_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \desc_reg4[31]_i_1 
       (.I0(p_2_out),
        .I1(\desc_reg4_reg[31] ),
        .I2(s2mm_pending_pntr_updt),
        .O(valid1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rdaddr_int[0]_i_1 
       (.I0(p_0_out[0]),
        .O(plusOp__0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rdaddr_int[1]_i_1 
       (.I0(p_0_out[0]),
        .I1(p_0_out[1]),
        .O(plusOp__0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rdaddr_int[2]_i_1 
       (.I0(p_0_out[0]),
        .I1(p_0_out[1]),
        .I2(p_0_out[2]),
        .O(plusOp__0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rdaddr_int[3]_i_1 
       (.I0(p_0_out[2]),
        .I1(p_0_out[1]),
        .I2(p_0_out[0]),
        .I3(p_0_out[3]),
        .O(plusOp__0__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rdaddr_int[4]_i_1 
       (.I0(p_0_out[3]),
        .I1(p_0_out[0]),
        .I2(p_0_out[1]),
        .I3(p_0_out[2]),
        .I4(p_0_out[4]),
        .O(plusOp__0__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rdaddr_int[5]_i_1 
       (.I0(p_0_out[2]),
        .I1(p_0_out[1]),
        .I2(p_0_out[0]),
        .I3(p_0_out[3]),
        .I4(p_0_out[4]),
        .I5(p_0_out[5]),
        .O(plusOp__0__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rdaddr_int[6]_i_1 
       (.I0(\rdaddr_int[8]_i_4_n_0 ),
        .I1(p_0_out[6]),
        .O(plusOp__0__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rdaddr_int[7]_i_1 
       (.I0(p_0_out[6]),
        .I1(\rdaddr_int[8]_i_4_n_0 ),
        .I2(p_0_out[7]),
        .O(plusOp__0__0[7]));
  LUT3 #(
    .INIT(8'hFB)) 
    \rdaddr_int[8]_i_1 
       (.I0(rdaddr_int0),
        .I1(out),
        .I2(s2mm_desc_flush),
        .O(\rdaddr_int[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \rdaddr_int[8]_i_3 
       (.I0(p_0_out[7]),
        .I1(\rdaddr_int[8]_i_4_n_0 ),
        .I2(p_0_out[6]),
        .I3(p_0_out[8]),
        .O(plusOp__0__0[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rdaddr_int[8]_i_4 
       (.I0(p_0_out[2]),
        .I1(p_0_out[1]),
        .I2(p_0_out[0]),
        .I3(p_0_out[3]),
        .I4(p_0_out[4]),
        .I5(p_0_out[5]),
        .O(\rdaddr_int[8]_i_4_n_0 ));
  FDRE \rdaddr_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdaddr_int_reg[8]_0 ),
        .D(plusOp__0__0[0]),
        .Q(p_0_out[0]),
        .R(\rdaddr_int[8]_i_1_n_0 ));
  FDRE \rdaddr_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdaddr_int_reg[8]_0 ),
        .D(plusOp__0__0[1]),
        .Q(p_0_out[1]),
        .R(\rdaddr_int[8]_i_1_n_0 ));
  FDRE \rdaddr_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdaddr_int_reg[8]_0 ),
        .D(plusOp__0__0[2]),
        .Q(p_0_out[2]),
        .R(\rdaddr_int[8]_i_1_n_0 ));
  FDRE \rdaddr_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdaddr_int_reg[8]_0 ),
        .D(plusOp__0__0[3]),
        .Q(p_0_out[3]),
        .R(\rdaddr_int[8]_i_1_n_0 ));
  FDRE \rdaddr_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdaddr_int_reg[8]_0 ),
        .D(plusOp__0__0[4]),
        .Q(p_0_out[4]),
        .R(\rdaddr_int[8]_i_1_n_0 ));
  FDRE \rdaddr_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdaddr_int_reg[8]_0 ),
        .D(plusOp__0__0[5]),
        .Q(p_0_out[5]),
        .R(\rdaddr_int[8]_i_1_n_0 ));
  FDRE \rdaddr_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdaddr_int_reg[8]_0 ),
        .D(plusOp__0__0[6]),
        .Q(p_0_out[6]),
        .R(\rdaddr_int[8]_i_1_n_0 ));
  FDRE \rdaddr_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdaddr_int_reg[8]_0 ),
        .D(plusOp__0__0[7]),
        .Q(p_0_out[7]),
        .R(\rdaddr_int[8]_i_1_n_0 ));
  FDRE \rdaddr_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(\rdaddr_int_reg[8]_0 ),
        .D(plusOp__0__0[8]),
        .Q(p_0_out[8]),
        .R(\rdaddr_int[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    valid1_i_1
       (.I0(valid),
        .I1(out),
        .I2(s2mm_desc_flush),
        .O(valid1_i_1_n_0));
  FDRE valid1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(valid1_i_1_n_0),
        .Q(p_2_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    valid_i_2
       (.I0(s2mm_axis_channel),
        .I1(m_axis_s2mm_ftch_tready),
        .I2(valid_i_3_n_0),
        .I3(p_0_out[8]),
        .I4(p_0_out[7]),
        .I5(valid_i_4_n_0),
        .O(rdaddr_int0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    valid_i_3
       (.I0(p_0_out[6]),
        .I1(p_0_out[5]),
        .I2(p_0_out[4]),
        .I3(p_0_out[3]),
        .O(valid_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h01)) 
    valid_i_4
       (.I0(p_0_out[2]),
        .I1(p_0_out[1]),
        .I2(p_0_out[0]),
        .O(valid_i_4_n_0));
  FDRE valid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(valid_reg_0),
        .Q(valid),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wraddr_int[0]_i_1 
       (.I0(p_1_out[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wraddr_int[1]_i_1 
       (.I0(p_1_out[0]),
        .I1(p_1_out[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wraddr_int[2]_i_1 
       (.I0(p_1_out[0]),
        .I1(p_1_out[1]),
        .I2(p_1_out[2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wraddr_int[3]_i_1 
       (.I0(p_1_out[2]),
        .I1(p_1_out[1]),
        .I2(p_1_out[0]),
        .I3(p_1_out[3]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wraddr_int[4]_i_1 
       (.I0(p_1_out[3]),
        .I1(p_1_out[0]),
        .I2(p_1_out[1]),
        .I3(p_1_out[2]),
        .I4(p_1_out[4]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wraddr_int[5]_i_1 
       (.I0(p_1_out[2]),
        .I1(p_1_out[1]),
        .I2(p_1_out[0]),
        .I3(p_1_out[3]),
        .I4(p_1_out[4]),
        .I5(p_1_out[5]),
        .O(plusOp__1[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \wraddr_int[6]_i_1 
       (.I0(\wraddr_int[8]_i_7_n_0 ),
        .I1(p_1_out[6]),
        .O(plusOp__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \wraddr_int[7]_i_1 
       (.I0(p_1_out[6]),
        .I1(\wraddr_int[8]_i_7_n_0 ),
        .I2(p_1_out[7]),
        .O(plusOp__1[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000008)) 
    \wraddr_int[8]_i_1 
       (.I0(\wraddr_int_reg[8]_0 ),
        .I1(\wraddr_int[8]_i_4_n_0 ),
        .I2(p_1_out[0]),
        .I3(p_1_out[1]),
        .I4(p_1_out[2]),
        .I5(\bmg_count_reg[4]_1 ),
        .O(\wraddr_int[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \wraddr_int[8]_i_3 
       (.I0(p_1_out[7]),
        .I1(\wraddr_int[8]_i_7_n_0 ),
        .I2(p_1_out[6]),
        .I3(p_1_out[8]),
        .O(plusOp__1[8]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \wraddr_int[8]_i_4 
       (.I0(p_1_out[3]),
        .I1(p_1_out[4]),
        .I2(p_1_out[5]),
        .I3(p_1_out[6]),
        .I4(p_1_out[8]),
        .I5(p_1_out[7]),
        .O(\wraddr_int[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \wraddr_int[8]_i_6 
       (.I0(\wraddr_int_reg[8]_1 [0]),
        .I1(\wraddr_int_reg[8]_1 [2]),
        .I2(\wraddr_int_reg[8]_1 [1]),
        .I3(m_axi_sg_rvalid),
        .O(\fetch_word_shift_reg[2] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \wraddr_int[8]_i_7 
       (.I0(p_1_out[2]),
        .I1(p_1_out[1]),
        .I2(p_1_out[0]),
        .I3(p_1_out[3]),
        .I4(p_1_out[4]),
        .I5(p_1_out[5]),
        .O(\wraddr_int[8]_i_7_n_0 ));
  FDRE \wraddr_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\wraddr_int_reg[8]_0 ),
        .D(plusOp__1[0]),
        .Q(p_1_out[0]),
        .R(\wraddr_int[8]_i_1_n_0 ));
  FDRE \wraddr_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\wraddr_int_reg[8]_0 ),
        .D(plusOp__1[1]),
        .Q(p_1_out[1]),
        .R(\wraddr_int[8]_i_1_n_0 ));
  FDRE \wraddr_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\wraddr_int_reg[8]_0 ),
        .D(plusOp__1[2]),
        .Q(p_1_out[2]),
        .R(\wraddr_int[8]_i_1_n_0 ));
  FDRE \wraddr_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\wraddr_int_reg[8]_0 ),
        .D(plusOp__1[3]),
        .Q(p_1_out[3]),
        .R(\wraddr_int[8]_i_1_n_0 ));
  FDRE \wraddr_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\wraddr_int_reg[8]_0 ),
        .D(plusOp__1[4]),
        .Q(p_1_out[4]),
        .R(\wraddr_int[8]_i_1_n_0 ));
  FDRE \wraddr_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\wraddr_int_reg[8]_0 ),
        .D(plusOp__1[5]),
        .Q(p_1_out[5]),
        .R(\wraddr_int[8]_i_1_n_0 ));
  FDRE \wraddr_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\wraddr_int_reg[8]_0 ),
        .D(plusOp__1[6]),
        .Q(p_1_out[6]),
        .R(\wraddr_int[8]_i_1_n_0 ));
  FDRE \wraddr_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\wraddr_int_reg[8]_0 ),
        .D(plusOp__1[7]),
        .Q(p_1_out[7]),
        .R(\wraddr_int[8]_i_1_n_0 ));
  FDRE \wraddr_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(\wraddr_int_reg[8]_0 ),
        .D(plusOp__1[8]),
        .Q(p_1_out[8]),
        .R(\wraddr_int[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFA8A8A8A8A8A8A8)) 
    writing_lsb_i_1
       (.I0(\bmg_count_reg[4]_0 ),
        .I1(writing_msb_reg),
        .I2(writing_msb_reg_0),
        .I3(s2mm_channel_ftch),
        .I4(s2mm_active),
        .I5(ftch_cmnd_wr),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    writing_lsb_i_3
       (.I0(Q),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg ),
        .I2(bmg_count_reg[1]),
        .I3(bmg_count_reg[0]),
        .I4(bmg_count_reg[2]),
        .I5(bmg_count_reg[3]),
        .O(\bmg_count_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h000088A0)) 
    writing_msb_i_1
       (.I0(out),
        .I1(writing_msb_reg_0),
        .I2(writing_msb_reg),
        .I3(\bmg_count_reg[4]_0 ),
        .I4(curdesc_tdata13_out),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg ));
endmodule

(* ORIG_REF_NAME = "axi_msg_channel_pntr" *) 
module mcu_axi_mcdma_0_0_axi_msg_channel_pntr
   (CO,
    use_crntdesc_reg_0,
    ch_s2mm_sg_idle,
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ,
    Q,
    p_0_in,
    s2mm_ch_dmacr,
    s_axi_aclk,
    S,
    \sg_idle1_inferred__0/i__carry__1_0 ,
    sg_idle_i_2,
    ch_s2mm_ftch_queue_full,
    s2mm_desc_flush,
    p_1_out__0,
    p_38_out,
    sg_idle0,
    s2mm_ch_tailpntr_updated,
    out,
    ch_s2mm_ftch_active,
    use_crntdesc_reg_1,
    E,
    \fetch_address_i_reg[31]_0 ,
    \fetch_address_i_reg[31]_1 ,
    \fetch_address_i_reg[0]_0 ,
    \fetch_address_i_reg[0]_1 ,
    \fetch_address_i_reg[28]_0 ,
    \fetch_address_i_reg[29]_0 );
  output [0:0]CO;
  output use_crntdesc_reg_0;
  output [0:0]ch_s2mm_sg_idle;
  output \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  output [25:0]Q;
  input p_0_in;
  input [0:0]s2mm_ch_dmacr;
  input s_axi_aclk;
  input [1:0]S;
  input [3:0]\sg_idle1_inferred__0/i__carry__1_0 ;
  input [2:0]sg_idle_i_2;
  input [0:0]ch_s2mm_ftch_queue_full;
  input s2mm_desc_flush;
  input p_1_out__0;
  input p_38_out;
  input sg_idle0;
  input [0:0]s2mm_ch_tailpntr_updated;
  input out;
  input [0:0]ch_s2mm_ftch_active;
  input use_crntdesc_reg_1;
  input [0:0]E;
  input [31:0]\fetch_address_i_reg[31]_0 ;
  input [31:0]\fetch_address_i_reg[31]_1 ;
  input \fetch_address_i_reg[0]_0 ;
  input \fetch_address_i_reg[0]_1 ;
  input \fetch_address_i_reg[28]_0 ;
  input \fetch_address_i_reg[29]_0 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  wire [25:0]Q;
  wire [1:0]S;
  wire [0:0]ch_s2mm_ftch_active;
  wire [0:0]ch_s2mm_ftch_queue_full;
  wire [0:0]ch_s2mm_sg_idle;
  wire \fetch_address_i_reg[0]_0 ;
  wire \fetch_address_i_reg[0]_1 ;
  wire \fetch_address_i_reg[28]_0 ;
  wire \fetch_address_i_reg[29]_0 ;
  wire [31:0]\fetch_address_i_reg[31]_0 ;
  wire [31:0]\fetch_address_i_reg[31]_1 ;
  wire \fetch_address_i_reg_n_0_[0] ;
  wire \fetch_address_i_reg_n_0_[1] ;
  wire \fetch_address_i_reg_n_0_[2] ;
  wire \fetch_address_i_reg_n_0_[3] ;
  wire \fetch_address_i_reg_n_0_[4] ;
  wire \fetch_address_i_reg_n_0_[5] ;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire out;
  wire p_0_in;
  wire p_1_out__0;
  wire [31:0]p_2_in;
  wire p_38_out;
  wire run_stop_d1;
  wire [0:0]s2mm_ch_dmacr;
  wire [0:0]s2mm_ch_tailpntr_updated;
  wire s2mm_desc_flush;
  wire s_axi_aclk;
  wire sg_idle0;
  wire \sg_idle1_inferred__0/i__carry__0_n_0 ;
  wire \sg_idle1_inferred__0/i__carry__0_n_1 ;
  wire \sg_idle1_inferred__0/i__carry__0_n_2 ;
  wire \sg_idle1_inferred__0/i__carry__0_n_3 ;
  wire [3:0]\sg_idle1_inferred__0/i__carry__1_0 ;
  wire \sg_idle1_inferred__0/i__carry__1_n_2 ;
  wire \sg_idle1_inferred__0/i__carry__1_n_3 ;
  wire \sg_idle1_inferred__0/i__carry_n_0 ;
  wire \sg_idle1_inferred__0/i__carry_n_1 ;
  wire \sg_idle1_inferred__0/i__carry_n_2 ;
  wire \sg_idle1_inferred__0/i__carry_n_3 ;
  wire sg_idle_i_1_n_0;
  wire [2:0]sg_idle_i_2;
  wire use_crntdesc_i_1_n_0;
  wire use_crntdesc_reg_0;
  wire use_crntdesc_reg_1;
  wire [3:0]\NLW_sg_idle1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_sg_idle1_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_sg_idle1_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sg_idle1_inferred__0/i__carry__1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2[0]_i_2 
       (.I0(ch_s2mm_ftch_queue_full),
        .I1(s2mm_desc_flush),
        .I2(s2mm_ch_dmacr),
        .I3(p_1_out__0),
        .I4(ch_s2mm_sg_idle),
        .I5(p_38_out),
        .O(\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[0]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [0]),
        .I1(\fetch_address_i_reg[31]_1 [0]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[0]_1 ),
        .O(p_2_in[0]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[10]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [10]),
        .I1(\fetch_address_i_reg[31]_1 [10]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[0]_1 ),
        .O(p_2_in[10]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[11]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [11]),
        .I1(\fetch_address_i_reg[31]_1 [11]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[0]_1 ),
        .O(p_2_in[11]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[12]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [12]),
        .I1(\fetch_address_i_reg[31]_1 [12]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[28]_0 ),
        .O(p_2_in[12]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[13]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [13]),
        .I1(\fetch_address_i_reg[31]_1 [13]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[28]_0 ),
        .O(p_2_in[13]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[14]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [14]),
        .I1(\fetch_address_i_reg[31]_1 [14]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[28]_0 ),
        .O(p_2_in[14]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[15]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [15]),
        .I1(\fetch_address_i_reg[31]_1 [15]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[28]_0 ),
        .O(p_2_in[15]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[16]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [16]),
        .I1(\fetch_address_i_reg[31]_1 [16]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[28]_0 ),
        .O(p_2_in[16]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[17]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [17]),
        .I1(\fetch_address_i_reg[31]_1 [17]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[28]_0 ),
        .O(p_2_in[17]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[18]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [18]),
        .I1(\fetch_address_i_reg[31]_1 [18]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[28]_0 ),
        .O(p_2_in[18]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[19]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [19]),
        .I1(\fetch_address_i_reg[31]_1 [19]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[28]_0 ),
        .O(p_2_in[19]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[1]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [1]),
        .I1(\fetch_address_i_reg[31]_1 [1]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[0]_1 ),
        .O(p_2_in[1]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[20]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [20]),
        .I1(\fetch_address_i_reg[31]_1 [20]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[28]_0 ),
        .O(p_2_in[20]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[21]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [21]),
        .I1(\fetch_address_i_reg[31]_1 [21]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[28]_0 ),
        .O(p_2_in[21]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[22]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [22]),
        .I1(\fetch_address_i_reg[31]_1 [22]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[28]_0 ),
        .O(p_2_in[22]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[23]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [23]),
        .I1(\fetch_address_i_reg[31]_1 [23]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[28]_0 ),
        .O(p_2_in[23]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[24]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [24]),
        .I1(\fetch_address_i_reg[31]_1 [24]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[28]_0 ),
        .O(p_2_in[24]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[25]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [25]),
        .I1(\fetch_address_i_reg[31]_1 [25]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[28]_0 ),
        .O(p_2_in[25]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[26]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [26]),
        .I1(\fetch_address_i_reg[31]_1 [26]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[28]_0 ),
        .O(p_2_in[26]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[27]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [27]),
        .I1(\fetch_address_i_reg[31]_1 [27]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[28]_0 ),
        .O(p_2_in[27]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[28]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [28]),
        .I1(\fetch_address_i_reg[31]_1 [28]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[28]_0 ),
        .O(p_2_in[28]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[29]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [29]),
        .I1(\fetch_address_i_reg[31]_1 [29]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[29]_0 ),
        .O(p_2_in[29]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[2]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [2]),
        .I1(\fetch_address_i_reg[31]_1 [2]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[0]_1 ),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[30]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [30]),
        .I1(\fetch_address_i_reg[31]_1 [30]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[29]_0 ),
        .O(p_2_in[30]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[31]_i_2 
       (.I0(\fetch_address_i_reg[31]_0 [31]),
        .I1(\fetch_address_i_reg[31]_1 [31]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[29]_0 ),
        .O(p_2_in[31]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[3]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [3]),
        .I1(\fetch_address_i_reg[31]_1 [3]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[0]_1 ),
        .O(p_2_in[3]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[4]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [4]),
        .I1(\fetch_address_i_reg[31]_1 [4]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[0]_1 ),
        .O(p_2_in[4]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[5]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [5]),
        .I1(\fetch_address_i_reg[31]_1 [5]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[0]_1 ),
        .O(p_2_in[5]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[6]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [6]),
        .I1(\fetch_address_i_reg[31]_1 [6]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[0]_1 ),
        .O(p_2_in[6]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[7]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [7]),
        .I1(\fetch_address_i_reg[31]_1 [7]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[0]_1 ),
        .O(p_2_in[7]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[8]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [8]),
        .I1(\fetch_address_i_reg[31]_1 [8]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[0]_1 ),
        .O(p_2_in[8]));
  LUT6 #(
    .INIT(64'hCCACACACACACACAC)) 
    \fetch_address_i[9]_i_1 
       (.I0(\fetch_address_i_reg[31]_0 [9]),
        .I1(\fetch_address_i_reg[31]_1 [9]),
        .I2(use_crntdesc_reg_0),
        .I3(use_crntdesc_reg_1),
        .I4(\fetch_address_i_reg[0]_0 ),
        .I5(\fetch_address_i_reg[0]_1 ),
        .O(p_2_in[9]));
  FDRE \fetch_address_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[0]),
        .Q(\fetch_address_i_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[10]),
        .Q(Q[4]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[11]),
        .Q(Q[5]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[12]),
        .Q(Q[6]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[13]),
        .Q(Q[7]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[14]),
        .Q(Q[8]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[15]),
        .Q(Q[9]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[16]),
        .Q(Q[10]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[17]),
        .Q(Q[11]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[18]),
        .Q(Q[12]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[19]),
        .Q(Q[13]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[1]),
        .Q(\fetch_address_i_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[20]),
        .Q(Q[14]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[21]),
        .Q(Q[15]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[22]),
        .Q(Q[16]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[23]),
        .Q(Q[17]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[24]),
        .Q(Q[18]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[25]),
        .Q(Q[19]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[26]),
        .Q(Q[20]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[27]),
        .Q(Q[21]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[28]),
        .Q(Q[22]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[29]),
        .Q(Q[23]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[2]),
        .Q(\fetch_address_i_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[30]),
        .Q(Q[24]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[31]),
        .Q(Q[25]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[3]),
        .Q(\fetch_address_i_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[4]),
        .Q(\fetch_address_i_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[5]),
        .Q(\fetch_address_i_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[6]),
        .Q(Q[0]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[7]),
        .Q(Q[1]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[8]),
        .Q(Q[2]),
        .R(p_0_in));
  FDRE \fetch_address_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in[9]),
        .Q(Q[3]),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_3
       (.I0(\fetch_address_i_reg_n_0_[5] ),
        .I1(\fetch_address_i_reg_n_0_[4] ),
        .I2(\fetch_address_i_reg_n_0_[3] ),
        .O(i__carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_4
       (.I0(\fetch_address_i_reg_n_0_[2] ),
        .I1(\fetch_address_i_reg_n_0_[1] ),
        .I2(\fetch_address_i_reg_n_0_[0] ),
        .O(i__carry_i_4_n_0));
  FDRE run_stop_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s2mm_ch_dmacr),
        .Q(run_stop_d1),
        .R(p_0_in));
  CARRY4 \sg_idle1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\sg_idle1_inferred__0/i__carry_n_0 ,\sg_idle1_inferred__0/i__carry_n_1 ,\sg_idle1_inferred__0/i__carry_n_2 ,\sg_idle1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sg_idle1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({S,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \sg_idle1_inferred__0/i__carry__0 
       (.CI(\sg_idle1_inferred__0/i__carry_n_0 ),
        .CO({\sg_idle1_inferred__0/i__carry__0_n_0 ,\sg_idle1_inferred__0/i__carry__0_n_1 ,\sg_idle1_inferred__0/i__carry__0_n_2 ,\sg_idle1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sg_idle1_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S(\sg_idle1_inferred__0/i__carry__1_0 ));
  CARRY4 \sg_idle1_inferred__0/i__carry__1 
       (.CI(\sg_idle1_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_sg_idle1_inferred__0/i__carry__1_CO_UNCONNECTED [3],CO,\sg_idle1_inferred__0/i__carry__1_n_2 ,\sg_idle1_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sg_idle1_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,sg_idle_i_2}));
  LUT6 #(
    .INIT(64'hFFFF0EFFFFFFFFFF)) 
    sg_idle_i_1
       (.I0(ch_s2mm_sg_idle),
        .I1(sg_idle0),
        .I2(s2mm_ch_tailpntr_updated),
        .I3(out),
        .I4(s2mm_desc_flush),
        .I5(s2mm_ch_dmacr),
        .O(sg_idle_i_1_n_0));
  FDRE sg_idle_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sg_idle_i_1_n_0),
        .Q(ch_s2mm_sg_idle),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    use_crntdesc_i_1
       (.I0(use_crntdesc_reg_0),
        .I1(s2mm_ch_dmacr),
        .I2(run_stop_d1),
        .I3(out),
        .I4(ch_s2mm_ftch_active),
        .I5(use_crntdesc_reg_1),
        .O(use_crntdesc_i_1_n_0));
  FDRE use_crntdesc_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(use_crntdesc_i_1_n_0),
        .Q(use_crntdesc_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_msg_cmd_status" *) 
module mcu_axi_mcdma_0_0_axi_msg_cmd_status
   (sig_init_reg_reg,
    sig_init_reg2_reg,
    sig_cmd2mstr_cmd_valid,
    s_axis_updt_cmd_tready,
    sig_stat2wsc_status_ready,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    p_5_out,
    sig_btt_is_zero,
    Q,
    sig_stream_rst,
    s_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_init_done_reg,
    sig_wsc2stat_status_valid,
    p_18_out,
    out,
    sig_init_done,
    sig_init_done_0,
    p_20_out,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_cmd_reg_empty,
    E,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] );
  output sig_init_reg_reg;
  output sig_init_reg2_reg;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_updt_cmd_tready;
  output sig_stat2wsc_status_ready;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output p_5_out;
  output sig_btt_is_zero;
  output [29:0]Q;
  input sig_stream_rst;
  input s_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input sig_init_done_reg;
  input sig_wsc2stat_status_valid;
  input p_18_out;
  input out;
  input sig_init_done;
  input sig_init_done_0;
  input p_20_out;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  input sig_cmd_reg_empty;
  input [0:0]E;
  input [3:0]D;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  input [28:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;

  wire [3:0]D;
  wire [0:0]E;
  wire I_CMD_FIFO_n_4;
  wire [29:0]Q;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  wire [28:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire out;
  wire p_18_out;
  wire p_20_out;
  wire p_5_out;
  wire s_axi_aclk;
  wire s_axis_updt_cmd_tready;
  wire sig_btt_is_zero;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_reg;
  wire sig_init_reg2_reg;
  wire sig_init_reg_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

  mcu_axi_mcdma_0_0_axi_msg_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .E(E),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_stat2wsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (sig_init_done_reg),
        .out(out),
        .p_18_out(p_18_out),
        .p_5_out(p_5_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_init_done(sig_init_done_1),
        .sig_init_done_reg_0(I_CMD_FIFO_n_4),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .updt_decerr_i(updt_decerr_i),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
  mcu_axi_mcdma_0_0_axi_msg_fifo I_CMD_FIFO
       (.Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .p_20_out(p_20_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_CMD_FIFO_n_4),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_init_reg2_reg_0(sig_init_reg2_reg),
        .sig_init_reg_reg_0(sig_init_reg_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_msg_cmd_status" *) 
module mcu_axi_mcdma_0_0_axi_msg_cmd_status_41
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    s_axis_ftch_cmd_tready,
    sig_init_done_0,
    sig_rd_sts_tag_reg0,
    sig_btt_is_zero,
    Q,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    ftch_decerr_i,
    ftch_slverr_i,
    sig_init_done_reg,
    s_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_init_done_reg_0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    s_axis_ftch_cmd_tvalid,
    sig_addr2rsc_cmd_fifo_empty,
    sig_cmd_reg_empty,
    sig_rsc2stat_status_valid,
    p_18_out,
    sig_rd_sts_okay_reg,
    sig_rsc2stat_status,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] );
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_ftch_cmd_tready;
  output sig_init_done_0;
  output sig_rd_sts_tag_reg0;
  output sig_btt_is_zero;
  output [26:0]Q;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output ftch_decerr_i;
  output ftch_slverr_i;
  input sig_init_done_reg;
  input s_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  input sig_init_done_reg_0;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input s_axis_ftch_cmd_tvalid;
  input sig_addr2rsc_cmd_fifo_empty;
  input sig_cmd_reg_empty;
  input sig_rsc2stat_status_valid;
  input p_18_out;
  input sig_rd_sts_okay_reg;
  input [1:0]sig_rsc2stat_status;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  input [25:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;

  wire [26:0]Q;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  wire [25:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire p_18_out;
  wire s_axi_aclk;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_rd_sts_okay_reg;
  wire sig_rd_sts_tag_reg0;
  wire [1:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;

  mcu_axi_mcdma_0_0_axi_msg_fifo__parameterized0_42 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .p_18_out(p_18_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_rd_sts_decerr_reg_reg(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .sig_rd_sts_okay_reg(sig_rd_sts_okay_reg),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  mcu_axi_mcdma_0_0_axi_msg_fifo_43 I_CMD_FIFO
       (.Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg));
endmodule

(* ORIG_REF_NAME = "axi_msg_datamover" *) 
module mcu_axi_mcdma_0_0_axi_msg_datamover
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    m_axi_sg_arlen,
    s_axis_ftch_cmd_tready,
    s_axis_updt_cmd_tready,
    sig_data2all_tlast_error,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    m_axi_sg_bready,
    p_2_out,
    \sig_addr_posted_cntr_reg[0] ,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    m_axi_sg_araddr,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    ftch_decerr_i,
    ftch_slverr_i,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    s_axi_aclk,
    s_axis_ftch_cmd_tvalid,
    p_18_out,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    E,
    m_axi_sg_bvalid,
    m_axi_sg_wready,
    p_29_out,
    follower_full_s2mm,
    out,
    Q,
    m_axi_sg_arready,
    m_axi_sg_awready,
    p_20_out,
    m_axi_sg_rresp,
    m_axi_sg_bresp,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ,
    D);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output [0:0]m_axi_sg_awlen;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [29:0]m_axi_sg_awaddr;
  output [0:0]m_axi_sg_arlen;
  output s_axis_ftch_cmd_tready;
  output s_axis_updt_cmd_tready;
  output sig_data2all_tlast_error;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output m_axi_sg_bready;
  output p_2_out;
  output \sig_addr_posted_cntr_reg[0] ;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  output [25:0]m_axi_sg_araddr;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output ftch_decerr_i;
  output ftch_slverr_i;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input s_axi_aclk;
  input s_axis_ftch_cmd_tvalid;
  input p_18_out;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input [0:0]E;
  input m_axi_sg_bvalid;
  input m_axi_sg_wready;
  input p_29_out;
  input follower_full_s2mm;
  input out;
  input [0:0]Q;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input p_20_out;
  input [1:0]m_axi_sg_rresp;
  input [1:0]m_axi_sg_bresp;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  input [25:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;
  input [28:0]D;

  wire [28:0]D;
  wire [0:0]E;
  wire \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ;
  wire \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ;
  wire [0:0]Q;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  wire [25:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire follower_full_s2mm;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [29:0]m_axi_sg_awaddr;
  wire [0:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire out;
  wire p_18_out;
  wire p_20_out;
  wire p_29_out;
  wire p_2_out;
  wire s_axi_aclk;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_updt_cmd_tready;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_data2all_tlast_error;
  wire sig_stream_rst;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

  mcu_axi_mcdma_0_0_axi_msg_mm2s_basic_wrap \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER 
       (.\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .p_18_out(p_18_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_init_reg(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .sig_stream_rst(sig_stream_rst));
  mcu_axi_mcdma_0_0_axi_msg_s2mm_basic_wrap \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER 
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (sig_data2all_tlast_error),
        .Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .follower_full_s2mm(follower_full_s2mm),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .out(out),
        .p_18_out(p_18_out),
        .p_20_out(p_20_out),
        .p_29_out(p_29_out),
        .p_2_out(p_2_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0] ),
        .sig_init_reg(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .sig_push_err2wsc_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_stream_rst(sig_stream_rst),
        .updt_decerr_i(updt_decerr_i),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
endmodule

(* ORIG_REF_NAME = "axi_msg_fifo" *) 
module mcu_axi_mcdma_0_0_axi_msg_fifo
   (sig_init_reg_reg_0,
    sig_init_reg2_reg_0,
    sig_cmd2mstr_cmd_valid,
    s_axis_updt_cmd_tready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    sig_btt_is_zero,
    Q,
    sig_stream_rst,
    s_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_init_done_reg_0,
    sig_init_done_1,
    sig_init_done,
    sig_init_done_0,
    p_20_out,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sig_cmd_reg_empty,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 );
  output sig_init_reg_reg_0;
  output sig_init_reg2_reg_0;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_updt_cmd_tready;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output sig_btt_is_zero;
  output [29:0]Q;
  input sig_stream_rst;
  input s_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input sig_init_done_reg_0;
  input sig_init_done_1;
  input sig_init_done;
  input sig_init_done_0;
  input p_20_out;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  input sig_cmd_reg_empty;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ;
  input [28:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 ;

  wire [29:0]Q;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ;
  wire [28:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire p_20_out;
  wire s_axi_aclk;
  wire s_axis_updt_cmd_tready;
  wire sig_btt_is_zero;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_i_1__1_n_0;
  wire sig_init_done_reg_0;
  wire sig_init_reg2_reg_0;
  wire sig_init_reg_reg_0;
  wire sig_stream_rst;

  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(1'b1),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [1]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [2]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [3]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [4]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [5]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [6]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [7]),
        .Q(Q[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [8]),
        .Q(Q[9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [9]),
        .Q(Q[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [10]),
        .Q(Q[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [11]),
        .Q(Q[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [12]),
        .Q(Q[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [13]),
        .Q(Q[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [14]),
        .Q(Q[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [15]),
        .Q(Q[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [16]),
        .Q(Q[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [17]),
        .Q(Q[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [18]),
        .Q(Q[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [19]),
        .Q(Q[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [20]),
        .Q(Q[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [21]),
        .Q(Q[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [22]),
        .Q(Q[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [23]),
        .Q(Q[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [24]),
        .Q(Q[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [25]),
        .Q(Q[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [26]),
        .Q(Q[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [27]),
        .Q(Q[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [28]),
        .Q(Q[29]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hBAFFBABABABABABA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 
       (.I0(sig_init_done_2),
        .I1(p_20_out),
        .I2(s_axis_updt_cmd_tready),
        .I3(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_cmd_reg_empty),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ),
        .Q(s_axis_updt_cmd_tready),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_is_zero_reg_i_1__0
       (.I0(Q[1]),
        .O(sig_btt_is_zero));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__1
       (.I0(sig_init_done_reg_0),
        .I1(sig_init_done_2),
        .I2(sig_init_reg_reg_0),
        .I3(sig_init_reg2_reg_0),
        .O(sig_init_done_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__2
       (.I0(sig_init_done_reg_0),
        .I1(sig_init_done_1),
        .I2(sig_init_reg_reg_0),
        .I3(sig_init_reg2_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__3
       (.I0(sig_init_done_reg_0),
        .I1(sig_init_done),
        .I2(sig_init_reg_reg_0),
        .I3(sig_init_reg2_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__4
       (.I0(sig_init_done_reg_0),
        .I1(sig_init_done_0),
        .I2(sig_init_reg_reg_0),
        .I3(sig_init_reg2_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__1_n_0),
        .Q(sig_init_done_2),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_init_reg_reg_0),
        .Q(sig_init_reg2_reg_0),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_init_reg_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_msg_fifo" *) 
module mcu_axi_mcdma_0_0_axi_msg_fifo_43
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    s_axis_ftch_cmd_tready,
    sig_btt_is_zero,
    Q,
    sig_init_done_reg_0,
    s_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    s_axis_ftch_cmd_tvalid,
    sig_addr2rsc_cmd_fifo_empty,
    sig_cmd_reg_empty,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 );
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_ftch_cmd_tready;
  output sig_btt_is_zero;
  output [26:0]Q;
  input sig_init_done_reg_0;
  input s_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input s_axis_ftch_cmd_tvalid;
  input sig_addr2rsc_cmd_fifo_empty;
  input sig_cmd_reg_empty;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ;
  input [25:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 ;

  wire [26:0]Q;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ;
  wire [25:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire s_axi_aclk;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_init_done;
  wire sig_init_done_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(1'b1),
        .Q(Q[0]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [0]),
        .Q(Q[1]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [1]),
        .Q(Q[2]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [2]),
        .Q(Q[3]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [3]),
        .Q(Q[4]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [4]),
        .Q(Q[5]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [5]),
        .Q(Q[6]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [6]),
        .Q(Q[7]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [7]),
        .Q(Q[8]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [8]),
        .Q(Q[9]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [9]),
        .Q(Q[10]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [10]),
        .Q(Q[11]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [11]),
        .Q(Q[12]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [12]),
        .Q(Q[13]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [13]),
        .Q(Q[14]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [14]),
        .Q(Q[15]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [15]),
        .Q(Q[16]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [16]),
        .Q(Q[17]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [17]),
        .Q(Q[18]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [18]),
        .Q(Q[19]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [19]),
        .Q(Q[20]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [20]),
        .Q(Q[21]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [21]),
        .Q(Q[22]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [22]),
        .Q(Q[23]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [23]),
        .Q(Q[24]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [24]),
        .Q(Q[25]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(s_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [25]),
        .Q(Q[26]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  LUT6 #(
    .INIT(64'hFFBABABABABABABA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 
       (.I0(sig_init_done),
        .I1(s_axis_ftch_cmd_tvalid),
        .I2(s_axis_ftch_cmd_tready),
        .I3(sig_addr2rsc_cmd_fifo_empty),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_cmd_reg_empty),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ),
        .Q(s_axis_ftch_cmd_tready),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  LUT6 #(
    .INIT(64'h00AA8080AAAA8080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I1(s_axis_ftch_cmd_tready),
        .I2(s_axis_ftch_cmd_tvalid),
        .I3(sig_addr2rsc_cmd_fifo_empty),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_cmd_reg_empty),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_is_zero_reg_i_1
       (.I0(Q[0]),
        .O(sig_btt_is_zero));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_msg_fifo" *) 
module mcu_axi_mcdma_0_0_axi_msg_fifo__parameterized0
   (sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ,
    p_5_out,
    s_axi_aclk,
    sig_init_done_reg_0,
    sig_stream_rst,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_wsc2stat_status_valid,
    p_18_out,
    out,
    E,
    D);
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  output p_5_out;
  input s_axi_aclk;
  input sig_init_done_reg_0;
  input sig_stream_rst;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input sig_wsc2stat_status_valid;
  input p_18_out;
  input out;
  input [0:0]E;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire [7:4]m_axis_updt_sts_tdata;
  wire m_axis_updt_sts_tvalid;
  wire out;
  wire p_18_out;
  wire p_5_out;
  wire s_axi_aclk;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_stream_rst;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_wsc2stat_status_valid),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .O(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(m_axis_updt_sts_tdata[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(m_axis_updt_sts_tdata[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(m_axis_updt_sts_tdata[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(m_axis_updt_sts_tdata[7]),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hF8F8FFF8)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 
       (.I0(p_18_out),
        .I1(m_axis_updt_sts_tvalid),
        .I2(sig_init_done),
        .I3(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I4(sig_wsc2stat_status_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h0080AA80)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_wsc2stat_status_valid),
        .I3(m_axis_updt_sts_tvalid),
        .I4(p_18_out),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ),
        .Q(m_axis_updt_sts_tvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    updt_decerr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[5]),
        .O(updt_decerr_i));
  LUT6 #(
    .INIT(64'hF000F000F000E000)) 
    updt_done_i_1
       (.I0(m_axis_updt_sts_tdata[6]),
        .I1(m_axis_updt_sts_tdata[5]),
        .I2(m_axis_updt_sts_tvalid),
        .I3(out),
        .I4(m_axis_updt_sts_tdata[4]),
        .I5(m_axis_updt_sts_tdata[7]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    updt_interr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[4]),
        .O(updt_interr_i));
  LUT2 #(
    .INIT(4'h8)) 
    updt_slverr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[6]),
        .O(updt_slverr_i));
endmodule

(* ORIG_REF_NAME = "axi_msg_fifo" *) 
module mcu_axi_mcdma_0_0_axi_msg_fifo__parameterized0_42
   (sig_init_done_0,
    sig_rd_sts_tag_reg0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    ftch_decerr_i,
    ftch_slverr_i,
    sig_init_done_reg_0,
    s_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sig_rsc2stat_status_valid,
    sig_rd_sts_decerr_reg_reg,
    p_18_out,
    sig_rd_sts_okay_reg,
    sig_rsc2stat_status);
  output sig_init_done_0;
  output sig_rd_sts_tag_reg0;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output ftch_decerr_i;
  output ftch_slverr_i;
  input sig_init_done_reg_0;
  input s_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  input sig_rsc2stat_status_valid;
  input sig_rd_sts_decerr_reg_reg;
  input p_18_out;
  input sig_rd_sts_okay_reg;
  input [1:0]sig_rsc2stat_status;

  wire \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire [7:5]m_axis_ftch_sts_tdata;
  wire m_axis_ftch_sts_tvalid;
  wire p_18_out;
  wire s_axi_aclk;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire sig_rd_sts_decerr_reg_reg;
  wire sig_rd_sts_okay_reg;
  wire sig_rd_sts_tag_reg0;
  wire [1:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1 
       (.I0(sig_rsc2stat_status[0]),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_stat2rsc_status_ready),
        .I3(m_axis_ftch_sts_tdata[5]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(sig_rsc2stat_status[1]),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_stat2rsc_status_ready),
        .I3(m_axis_ftch_sts_tdata[6]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 
       (.I0(sig_rd_sts_okay_reg),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_stat2rsc_status_ready),
        .I3(m_axis_ftch_sts_tdata[7]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ),
        .Q(m_axis_ftch_sts_tdata[5]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ),
        .Q(m_axis_ftch_sts_tdata[6]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0 ),
        .Q(m_axis_ftch_sts_tdata[7]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  LUT5 #(
    .INIT(32'hF8F8FFF8)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(p_18_out),
        .I2(sig_init_done_0),
        .I3(sig_stat2rsc_status_ready),
        .I4(sig_rsc2stat_status_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ),
        .Q(sig_stat2rsc_status_ready),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00AA8080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 
       (.I0(sig_rd_sts_decerr_reg_reg),
        .I1(sig_stat2rsc_status_ready),
        .I2(sig_rsc2stat_status_valid),
        .I3(p_18_out),
        .I4(m_axis_ftch_sts_tvalid),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ),
        .Q(m_axis_ftch_sts_tvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ftch_decerr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[5]),
        .O(ftch_decerr_i));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ftch_done_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[7]),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ftch_slverr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[6]),
        .O(ftch_slverr_i));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(sig_stat2rsc_status_ready),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_rd_sts_decerr_reg_reg),
        .O(sig_rd_sts_tag_reg0));
endmodule

(* ORIG_REF_NAME = "axi_msg_fifo" *) 
module mcu_axi_mcdma_0_0_axi_msg_fifo__parameterized1
   (sig_init_done,
    Q,
    m_axi_sg_bready,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    p_2_out,
    sig_stream_rst,
    s_axi_aclk,
    sig_init_done_reg_0,
    sig_rd_fifo__0,
    m_axi_sg_bvalid,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_sg_bresp);
  output sig_init_done;
  output [0:0]Q;
  output m_axi_sg_bready;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output p_2_out;
  input sig_stream_rst;
  input s_axi_aclk;
  input sig_init_done_reg_0;
  input sig_rd_fifo__0;
  input m_axi_sg_bvalid;
  input [1:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]m_axi_sg_bresp;

  wire [1:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]Q;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire p_2_out;
  wire s_axi_aclk;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_rd_fifo__0;
  wire sig_stream_rst;

  mcu_axi_mcdma_0_0_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .Q(Q),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .p_2_out(p_2_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_fifo__0(sig_rd_fifo__0),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_msg_fifo" *) 
module mcu_axi_mcdma_0_0_axi_msg_fifo__parameterized2
   (FIFO_Full_reg,
    sig_init_done_0,
    sig_inhibit_rdy_n,
    p_4_out,
    out,
    sig_rd_fifo__0,
    sig_push_coelsc_reg,
    sig_rd_fifo__0_0,
    sig_data2wsc_cmd_cmplt_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    sig_stream_rst,
    s_axi_aclk,
    sig_init_done_reg_0,
    D,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    Q,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    in);
  output FIFO_Full_reg;
  output sig_init_done_0;
  output sig_inhibit_rdy_n;
  output p_4_out;
  output [1:0]out;
  output sig_rd_fifo__0;
  output sig_push_coelsc_reg;
  output sig_rd_fifo__0_0;
  output sig_data2wsc_cmd_cmplt_reg;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input sig_stream_rst;
  input s_axi_aclk;
  input sig_init_done_reg_0;
  input [2:0]D;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [2:0]in;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire [0:0]Q;
  wire [2:0]in;
  wire [1:0]out;
  wire p_4_out;
  wire s_axi_aclk;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__0_n_0;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_fifo__0;
  wire sig_rd_fifo__0_0;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  mcu_axi_mcdma_0_0_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[2] (sig_rd_fifo__0),
        .Q(Q),
        .in(in),
        .out(out),
        .p_4_out(p_4_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_fifo__0_0(sig_rd_fifo__0_0),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__0
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__0_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_msg_ftch_cmdsts_if" *) 
module mcu_axi_mcdma_0_0_axi_msg_ftch_cmdsts_if
   (ftch_done,
    ftch_decerr,
    ftch_slverr,
    s_axis_ftch_cmd_tvalid,
    ftch_error_reg_0,
    ftch_error_early,
    ftch_error_reg_1,
    s_axis_ftch_cmd_tvalid_reg_0,
    p_0_in,
    ftch_done_reg_0,
    s_axi_aclk,
    ftch_decerr_i,
    ftch_slverr_i,
    m_axi_sg_rresp,
    m_axi_sg_rvalid,
    s_axis_ftch_cmd_tvalid_reg_1,
    p_42_out,
    out,
    s_axis_ftch_cmd_tready);
  output ftch_done;
  output ftch_decerr;
  output ftch_slverr;
  output s_axis_ftch_cmd_tvalid;
  output ftch_error_reg_0;
  output ftch_error_early;
  output ftch_error_reg_1;
  output [0:0]s_axis_ftch_cmd_tvalid_reg_0;
  input p_0_in;
  input ftch_done_reg_0;
  input s_axi_aclk;
  input ftch_decerr_i;
  input ftch_slverr_i;
  input [0:0]m_axi_sg_rresp;
  input m_axi_sg_rvalid;
  input s_axis_ftch_cmd_tvalid_reg_1;
  input p_42_out;
  input out;
  input s_axis_ftch_cmd_tready;

  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire ftch_done_reg_0;
  wire ftch_error_early;
  wire ftch_error_early_i_1_n_0;
  wire ftch_error_i_1_n_0;
  wire ftch_error_reg_0;
  wire ftch_error_reg_1;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire [0:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire out;
  wire p_0_in;
  wire p_42_out;
  wire s_axi_aclk;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire [0:0]s_axis_ftch_cmd_tvalid_reg_0;
  wire s_axis_ftch_cmd_tvalid_reg_1;
  wire [1:1]sg_rresp;
  wire sg_rvalid;

  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle[0]_i_2 
       (.I0(ftch_error_reg_0),
        .I1(p_42_out),
        .I2(out),
        .O(ftch_error_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1 
       (.I0(s_axis_ftch_cmd_tvalid),
        .I1(s_axis_ftch_cmd_tready),
        .O(s_axis_ftch_cmd_tvalid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ftch_decerr_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ftch_decerr_i),
        .Q(ftch_decerr),
        .R(p_0_in));
  FDRE ftch_done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ftch_done_reg_0),
        .Q(ftch_done),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'hF8)) 
    ftch_error_early_i_1
       (.I0(sg_rresp),
        .I1(sg_rvalid),
        .I2(ftch_error_early),
        .O(ftch_error_early_i_1_n_0));
  FDRE ftch_error_early_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ftch_error_early_i_1_n_0),
        .Q(ftch_error_early),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ftch_error_i_1
       (.I0(ftch_decerr),
        .I1(ftch_slverr),
        .I2(ftch_error_reg_0),
        .O(ftch_error_i_1_n_0));
  FDRE ftch_error_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ftch_error_i_1_n_0),
        .Q(ftch_error_reg_0),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    ftch_slverr_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ftch_slverr_i),
        .Q(ftch_slverr),
        .R(p_0_in));
  FDRE s_axis_ftch_cmd_tvalid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axis_ftch_cmd_tvalid_reg_1),
        .Q(s_axis_ftch_cmd_tvalid),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \sg_rresp_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axi_sg_rresp),
        .Q(sg_rresp),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    sg_rvalid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axi_sg_rvalid),
        .Q(sg_rvalid),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_msg_ftch_fifo" *) 
module mcu_axi_mcdma_0_0_axi_msg_ftch_fifo
   (p_2_out,
    service_ch_s2mm_i,
    Q,
    E,
    \bmg_count_reg[4] ,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    rdaddr_int0,
    \fetch_word_shift_reg[2] ,
    ch_s2mm_ftch_queue_full,
    p_9_out,
    \bmg_count_reg[2] ,
    ch_s2mm_ftch_queue_empty,
    addra,
    addrb,
    valid1_reg,
    valid1_reg_0,
    valid_reg,
    s_axi_aclk,
    \GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2_reg[0] ,
    writing_msb_reg,
    writing_msb_reg_0,
    s2mm_channel_ftch,
    s2mm_active,
    ftch_cmnd_wr,
    out,
    curdesc_tdata13_out,
    s2mm_desc_flush,
    \wraddr_int_reg[8] ,
    \bmg_count_reg[4]_0 ,
    \wraddr_int_reg[8]_0 ,
    m_axi_sg_rvalid,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    \desc_reg4_reg[31] ,
    s2mm_pending_pntr_updt,
    doutb,
    s2mm_axis_channel,
    m_axis_s2mm_ftch_tready,
    \bmg_count_reg[4]_1 ,
    \rdaddr_int_reg[8] );
  output p_2_out;
  output [0:0]service_ch_s2mm_i;
  output [0:0]Q;
  output [0:0]E;
  output \bmg_count_reg[4] ;
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output rdaddr_int0;
  output \fetch_word_shift_reg[2] ;
  output [0:0]ch_s2mm_ftch_queue_full;
  output p_9_out;
  output \bmg_count_reg[2] ;
  output [0:0]ch_s2mm_ftch_queue_empty;
  output [8:0]addra;
  output [8:0]addrb;
  output [0:0]valid1_reg;
  output valid1_reg_0;
  input valid_reg;
  input s_axi_aclk;
  input \GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2_reg[0] ;
  input writing_msb_reg;
  input writing_msb_reg_0;
  input [0:0]s2mm_channel_ftch;
  input s2mm_active;
  input ftch_cmnd_wr;
  input out;
  input curdesc_tdata13_out;
  input s2mm_desc_flush;
  input [0:0]\wraddr_int_reg[8] ;
  input [0:0]\bmg_count_reg[4]_0 ;
  input [2:0]\wraddr_int_reg[8]_0 ;
  input m_axi_sg_rvalid;
  input \gen_wr_a.gen_word_narrow.mem_reg ;
  input \desc_reg4_reg[31] ;
  input s2mm_pending_pntr_updt;
  input [0:0]doutb;
  input [0:0]s2mm_axis_channel;
  input m_axis_s2mm_ftch_tready;
  input [0:0]\bmg_count_reg[4]_1 ;
  input [0:0]\rdaddr_int_reg[8] ;

  wire [0:0]E;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2_reg[0] ;
  wire [0:0]Q;
  wire [8:0]addra;
  wire [8:0]addrb;
  wire \bmg_count_reg[2] ;
  wire \bmg_count_reg[4] ;
  wire [0:0]\bmg_count_reg[4]_0 ;
  wire [0:0]\bmg_count_reg[4]_1 ;
  wire [0:0]ch_s2mm_ftch_queue_empty;
  wire [0:0]ch_s2mm_ftch_queue_full;
  wire curdesc_tdata13_out;
  wire \desc_reg4_reg[31] ;
  wire [0:0]doutb;
  wire \fetch_word_shift_reg[2] ;
  wire ftch_cmnd_wr;
  wire \gen_wr_a.gen_word_narrow.mem_reg ;
  wire m_axi_sg_rvalid;
  wire m_axis_s2mm_ftch_tready;
  wire out;
  wire p_2_out;
  wire p_9_out;
  wire rdaddr_int0;
  wire [0:0]\rdaddr_int_reg[8] ;
  wire s2mm_active;
  wire [0:0]s2mm_axis_channel;
  wire [0:0]s2mm_channel_ftch;
  wire s2mm_desc_flush;
  wire s2mm_pending_pntr_updt;
  wire s_axi_aclk;
  wire [0:0]service_ch_s2mm_i;
  wire [0:0]valid1_reg;
  wire valid1_reg_0;
  wire valid_reg;
  wire [0:0]\wraddr_int_reg[8] ;
  wire [2:0]\wraddr_int_reg[8]_0 ;
  wire writing_msb_reg;
  wire writing_msb_reg_0;

  mcu_axi_mcdma_0_0_axi_msg_bmg_ctrl CH_BMG_CTRL
       (.E(E),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .\GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2_reg[0] (\GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2_reg[0] ),
        .Q(Q),
        .addra(addra),
        .addrb(addrb),
        .\bmg_count_reg[2]_0 (\bmg_count_reg[2] ),
        .\bmg_count_reg[4]_0 (\bmg_count_reg[4] ),
        .\bmg_count_reg[4]_1 (\bmg_count_reg[4]_0 ),
        .\bmg_count_reg[4]_2 (\bmg_count_reg[4]_1 ),
        .ch_s2mm_ftch_queue_empty(ch_s2mm_ftch_queue_empty),
        .ch_s2mm_ftch_queue_full(ch_s2mm_ftch_queue_full),
        .curdesc_tdata13_out(curdesc_tdata13_out),
        .\desc_reg4_reg[31] (\desc_reg4_reg[31] ),
        .doutb(doutb),
        .\fetch_word_shift_reg[2] (\fetch_word_shift_reg[2] ),
        .ftch_cmnd_wr(ftch_cmnd_wr),
        .\gen_wr_a.gen_word_narrow.mem_reg (\gen_wr_a.gen_word_narrow.mem_reg ),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_s2mm_ftch_tready(m_axis_s2mm_ftch_tready),
        .out(out),
        .p_2_out(p_2_out),
        .p_9_out(p_9_out),
        .rdaddr_int0(rdaddr_int0),
        .\rdaddr_int_reg[8]_0 (\rdaddr_int_reg[8] ),
        .s2mm_active(s2mm_active),
        .s2mm_axis_channel(s2mm_axis_channel),
        .s2mm_channel_ftch(s2mm_channel_ftch),
        .s2mm_desc_flush(s2mm_desc_flush),
        .s2mm_pending_pntr_updt(s2mm_pending_pntr_updt),
        .s_axi_aclk(s_axi_aclk),
        .service_ch_s2mm_i(service_ch_s2mm_i),
        .valid1_reg_0(valid1_reg),
        .valid1_reg_1(valid1_reg_0),
        .valid_reg_0(valid_reg),
        .\wraddr_int_reg[8]_0 (\wraddr_int_reg[8] ),
        .\wraddr_int_reg[8]_1 (\wraddr_int_reg[8]_0 ),
        .writing_msb_reg(writing_msb_reg),
        .writing_msb_reg_0(writing_msb_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_msg_ftch_mngr" *) 
module mcu_axi_mcdma_0_0_axi_msg_ftch_mngr
   (s2mm_active,
    p_3_out,
    s2mm_ch_ftch_idle,
    s2mm_channel_ftch,
    s2mm_active_reg_rep__0,
    s2mm_active_reg_rep__2,
    s_axis_ftch_cmd_tvalid,
    ftch_cmnd_wr,
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ,
    ch_s2mm_ftch_active,
    writing_lsb_reg,
    D,
    Q,
    curdesc_tdata13_out,
    SR,
    p_74_in,
    s_axis_ftch_cmd_tvalid_reg,
    wea,
    E,
    \ftch_error_addr_reg[31] ,
    \GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg ,
    number,
    \GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg ,
    \ch_active_i_reg[0] ,
    s2mm_stop_i1_out,
    \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.s2mm_stale_descriptor_reg ,
    sg_ftch_error0,
    \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle_reg[0] ,
    sg_ftch_error0_0,
    s2mm_active_reg_rep__2_0,
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ,
    \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ,
    \GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg_0 ,
    \GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg_0 ,
    \GEN_CH2_FETCH.s2mm_ftch_decerr_set_i_reg ,
    p_0_in,
    service_ch_s2mm_i,
    s_axi_aclk,
    s2mm_ch_dmacr,
    ftch_done_reg,
    ftch_decerr_i,
    ftch_slverr_i,
    m_axi_sg_rresp,
    m_axi_sg_rvalid,
    S,
    \sg_idle1_inferred__0/i__carry__1 ,
    sg_idle_i_2,
    ch_s2mm_ftch_queue_empty,
    out,
    ch_s2mm_ftch_queue_full,
    s2mm_desc_flush,
    p_1_out__0,
    s2mm_ch_tailpntr_updated,
    \fetch_address_i_reg[0] ,
    curdesc_tvalid_reg,
    curdesc_tvalid_reg_0,
    m_axi_sg_rlast,
    s_axis_ftch_cmd_tready,
    intg_f,
    \wraddr_int_reg[8] ,
    p_5_out,
    \ftch_error_addr_reg[31]_0 ,
    \ftch_error_addr_reg[31]_1 ,
    \wraddr_int_reg[8]_0 ,
    s2mm_ftch_err_cap,
    ch_s2mm_ftch_channel_id,
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ,
    dma_s2mm_error,
    soft_reset,
    s2mm_axis_channel,
    error_d1_other,
    p_34_out,
    sg_interr_reg,
    sg_slverr,
    p_33_out,
    sg_decerr,
    p_35_out,
    sg_interr,
    p_19_out_1,
    ftch_stale_desc,
    \fetch_address_i_reg[31] ,
    \fetch_address_i_reg[31]_0 );
  output s2mm_active;
  output p_3_out;
  output [0:0]s2mm_ch_ftch_idle;
  output [0:0]s2mm_channel_ftch;
  output s2mm_active_reg_rep__0;
  output s2mm_active_reg_rep__2;
  output s_axis_ftch_cmd_tvalid;
  output ftch_cmnd_wr;
  output \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  output [0:0]ch_s2mm_ftch_active;
  output writing_lsb_reg;
  output [25:0]D;
  output [25:0]Q;
  output curdesc_tdata13_out;
  output [0:0]SR;
  output p_74_in;
  output [0:0]s_axis_ftch_cmd_tvalid_reg;
  output [0:0]wea;
  output [0:0]E;
  output [25:0]\ftch_error_addr_reg[31] ;
  output [0:0]\GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg ;
  output [0:0]number;
  output \GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg ;
  output \ch_active_i_reg[0] ;
  output s2mm_stop_i1_out;
  output \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.s2mm_stale_descriptor_reg ;
  output sg_ftch_error0;
  output \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle_reg[0] ;
  output sg_ftch_error0_0;
  output s2mm_active_reg_rep__2_0;
  output \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ;
  output \GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg_0 ;
  output \GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg_0 ;
  output \GEN_CH2_FETCH.s2mm_ftch_decerr_set_i_reg ;
  input p_0_in;
  input [0:0]service_ch_s2mm_i;
  input s_axi_aclk;
  input [0:0]s2mm_ch_dmacr;
  input ftch_done_reg;
  input ftch_decerr_i;
  input ftch_slverr_i;
  input [0:0]m_axi_sg_rresp;
  input m_axi_sg_rvalid;
  input [1:0]S;
  input [3:0]\sg_idle1_inferred__0/i__carry__1 ;
  input [2:0]sg_idle_i_2;
  input [0:0]ch_s2mm_ftch_queue_empty;
  input out;
  input [0:0]ch_s2mm_ftch_queue_full;
  input s2mm_desc_flush;
  input p_1_out__0;
  input [0:0]s2mm_ch_tailpntr_updated;
  input \fetch_address_i_reg[0] ;
  input curdesc_tvalid_reg;
  input curdesc_tvalid_reg_0;
  input m_axi_sg_rlast;
  input s_axis_ftch_cmd_tready;
  input [0:0]intg_f;
  input \wraddr_int_reg[8] ;
  input p_5_out;
  input [25:0]\ftch_error_addr_reg[31]_0 ;
  input \ftch_error_addr_reg[31]_1 ;
  input [1:0]\wraddr_int_reg[8]_0 ;
  input s2mm_ftch_err_cap;
  input [0:0]ch_s2mm_ftch_channel_id;
  input \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ;
  input dma_s2mm_error;
  input soft_reset;
  input [0:0]s2mm_axis_channel;
  input error_d1_other;
  input p_34_out;
  input [0:0]sg_interr_reg;
  input sg_slverr;
  input p_33_out;
  input sg_decerr;
  input p_35_out;
  input sg_interr;
  input [2:0]p_19_out_1;
  input ftch_stale_desc;
  input [31:0]\fetch_address_i_reg[31] ;
  input [31:0]\fetch_address_i_reg[31]_0 ;

  wire [25:0]D;
  wire [0:0]E;
  wire FSM_sequential_ftch_what_cs_i_1_n_0;
  wire \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.s2mm_stale_descriptor_reg ;
  wire \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle_reg[0] ;
  wire \GEN_CH2_FETCH.s2mm_ftch_decerr_set_i_reg ;
  wire [0:0]\GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg ;
  wire \GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg_0 ;
  wire \GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg ;
  wire \GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ;
  wire \GEN_PNTR_FOR_CH2.GEN_PNTR_FOR_CHANNEL[0].S2MM_CH_PNTR/sg_idle0 ;
  wire \GEN_PNTR_FOR_CH2.GEN_PNTR_FOR_CHANNEL[0].S2MM_CH_PNTR/use_crntdesc ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ;
  wire I_FTCH_CMDSTS_IF_n_6;
  wire I_FTCH_PNTR_MNGR_n_0;
  wire I_FTCH_SG_n_10;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire I_FTCH_SG_n_7;
  wire I_FTCH_SG_n_73;
  wire [25:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \ch_active_i_reg[0] ;
  wire [0:0]ch_s2mm_ftch_active;
  wire [0:0]ch_s2mm_ftch_channel_id;
  wire [0:0]ch_s2mm_ftch_queue_empty;
  wire [0:0]ch_s2mm_ftch_queue_full;
  wire [0:0]ch_s2mm_sg_idle;
  wire curdesc_tdata13_out;
  wire curdesc_tvalid_reg;
  wire curdesc_tvalid_reg_0;
  wire dma_s2mm_error;
  wire error_d1_other;
  wire \fetch_address_i_reg[0] ;
  wire [31:0]\fetch_address_i_reg[31] ;
  wire [31:0]\fetch_address_i_reg[31]_0 ;
  wire ftch_cmnd_wr;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire ftch_done_reg;
  wire [25:0]\ftch_error_addr_reg[31] ;
  wire [25:0]\ftch_error_addr_reg[31]_0 ;
  wire \ftch_error_addr_reg[31]_1 ;
  wire ftch_error_early;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire ftch_stale_desc;
  wire ftch_what_cs;
  wire [0:0]intg_f;
  wire m_axi_sg_rlast;
  wire [0:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [0:0]number;
  wire out;
  wire p_0_in;
  wire [2:0]p_19_out_1;
  wire p_1_out__0;
  wire p_33_out;
  wire p_34_out;
  wire p_35_out;
  wire p_38_out;
  wire p_3_out;
  wire p_42_out;
  wire p_5_out;
  wire p_74_in;
  wire s2mm_active;
  wire s2mm_active_reg_rep__0;
  wire s2mm_active_reg_rep__2;
  wire s2mm_active_reg_rep__2_0;
  wire [0:0]s2mm_axis_channel;
  wire [0:0]s2mm_ch_dmacr;
  wire [0:0]s2mm_ch_ftch_idle;
  wire [0:0]s2mm_ch_tailpntr_updated;
  wire [0:0]s2mm_channel_ftch;
  wire s2mm_desc_flush;
  wire s2mm_done;
  wire s2mm_ftch_err_cap;
  wire s2mm_stop_i1_out;
  wire s_axi_aclk;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire [0:0]s_axis_ftch_cmd_tvalid_reg;
  wire [0:0]service_ch_s2mm_i;
  wire [0:0]service_ch_s2mm_i2;
  wire sg_decerr;
  wire sg_ftch_error0;
  wire sg_ftch_error0_0;
  wire [3:0]\sg_idle1_inferred__0/i__carry__1 ;
  wire [2:0]sg_idle_i_2;
  wire sg_interr;
  wire [0:0]sg_interr_reg;
  wire sg_slverr;
  wire soft_reset;
  wire [0:0]wea;
  wire \wraddr_int_reg[8] ;
  wire [1:0]\wraddr_int_reg[8]_0 ;
  wire writing_lsb_reg;

  LUT4 #(
    .INIT(16'h030A)) 
    FSM_sequential_ftch_what_cs_i_1
       (.I0(service_ch_s2mm_i2),
        .I1(s2mm_done),
        .I2(p_3_out),
        .I3(ftch_what_cs),
        .O(FSM_sequential_ftch_what_cs_i_1_n_0));
  mcu_axi_mcdma_0_0_axi_msg_ftch_cmdsts_if I_FTCH_CMDSTS_IF
       (.ftch_decerr(ftch_decerr),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_done(ftch_done),
        .ftch_done_reg_0(ftch_done_reg),
        .ftch_error_early(ftch_error_early),
        .ftch_error_reg_0(p_3_out),
        .ftch_error_reg_1(I_FTCH_CMDSTS_IF_n_6),
        .ftch_slverr(ftch_slverr),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .out(out),
        .p_0_in(p_0_in),
        .p_42_out(p_42_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_ftch_cmd_tvalid_reg_0(s_axis_ftch_cmd_tvalid_reg),
        .s_axis_ftch_cmd_tvalid_reg_1(I_FTCH_SG_n_73));
  mcu_axi_mcdma_0_0_axi_msg_ftch_pntr I_FTCH_PNTR_MNGR
       (.CO(I_FTCH_PNTR_MNGR_n_0),
        .E(I_FTCH_SG_n_10),
        .\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg (\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ),
        .Q(Q),
        .S(S),
        .ch_s2mm_ftch_active(ch_s2mm_ftch_active),
        .ch_s2mm_ftch_queue_full(ch_s2mm_ftch_queue_full),
        .ch_s2mm_sg_idle(ch_s2mm_sg_idle),
        .\fetch_address_i_reg[0] (s2mm_channel_ftch),
        .\fetch_address_i_reg[0]_0 (s2mm_active_reg_rep__0),
        .\fetch_address_i_reg[28] (I_FTCH_SG_n_7),
        .\fetch_address_i_reg[29] (s2mm_active_reg_rep__2),
        .\fetch_address_i_reg[31] (\fetch_address_i_reg[31] ),
        .\fetch_address_i_reg[31]_0 (\fetch_address_i_reg[31]_0 ),
        .out(out),
        .p_0_in(p_0_in),
        .p_1_out__0(p_1_out__0),
        .p_38_out(p_38_out),
        .s2mm_ch_dmacr(s2mm_ch_dmacr),
        .s2mm_ch_tailpntr_updated(s2mm_ch_tailpntr_updated),
        .s2mm_desc_flush(s2mm_desc_flush),
        .s_axi_aclk(s_axi_aclk),
        .sg_idle0(\GEN_PNTR_FOR_CH2.GEN_PNTR_FOR_CHANNEL[0].S2MM_CH_PNTR/sg_idle0 ),
        .\sg_idle1_inferred__0/i__carry__1 (\sg_idle1_inferred__0/i__carry__1 ),
        .sg_idle_i_2(sg_idle_i_2),
        .use_crntdesc(\GEN_PNTR_FOR_CH2.GEN_PNTR_FOR_CHANNEL[0].S2MM_CH_PNTR/use_crntdesc ),
        .use_crntdesc_reg(\fetch_address_i_reg[0] ));
  mcu_axi_mcdma_0_0_axi_msg_ftch_sm I_FTCH_SG
       (.CO(I_FTCH_PNTR_MNGR_n_0),
        .D(D),
        .E(ftch_cmnd_wr),
        .FSM_sequential_ftch_what_cs_reg_0(FSM_sequential_ftch_what_cs_i_1_n_0),
        .\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.s2mm_stale_descriptor_reg_0 (\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.s2mm_stale_descriptor_reg ),
        .\GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle_reg[0]_0 (\GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle_reg[0] ),
        .\GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle_reg[0]_1 (I_FTCH_CMDSTS_IF_n_6),
        .\GEN_CH2_FETCH.s2mm_ftch_decerr_set_i_reg_0 (\GEN_CH2_FETCH.s2mm_ftch_decerr_set_i_reg ),
        .\GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg_0 (\GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg ),
        .\GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg_1 (\GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg_0 ),
        .\GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg_0 (\GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg ),
        .\GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg_1 (\GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg_0 ),
        .\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg (\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_interr_set_reg (\GEN_CH2_UPDATE.ch2_updt_interr_set_reg ),
        .\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg (\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ),
        .Q(Q),
        .SR(SR),
        .\ch_active_i_reg[0]_0 (s2mm_channel_ftch),
        .\ch_active_i_reg[0]_1 (E),
        .\ch_active_i_reg[0]_2 (\ch_active_i_reg[0] ),
        .ch_s2mm_ftch_active(ch_s2mm_ftch_active),
        .ch_s2mm_ftch_channel_id(ch_s2mm_ftch_channel_id),
        .ch_s2mm_ftch_queue_empty(ch_s2mm_ftch_queue_empty),
        .ch_s2mm_sg_idle(ch_s2mm_sg_idle),
        .curdesc_tdata13_out(curdesc_tdata13_out),
        .curdesc_tvalid_reg(curdesc_tvalid_reg),
        .curdesc_tvalid_reg_0(curdesc_tvalid_reg_0),
        .dma_s2mm_error(dma_s2mm_error),
        .error_d1_other(error_d1_other),
        .\fetch_address_i_reg[0] (\fetch_address_i_reg[0] ),
        .\ftch_cs_reg[2]_0 (I_FTCH_SG_n_73),
        .ftch_decerr(ftch_decerr),
        .ftch_done(ftch_done),
        .\ftch_error_addr_reg[31]_0 (\ftch_error_addr_reg[31] ),
        .\ftch_error_addr_reg[31]_1 (\ftch_error_addr_reg[31]_0 ),
        .\ftch_error_addr_reg[31]_2 (\ftch_error_addr_reg[31]_1 ),
        .ftch_error_early(ftch_error_early),
        .ftch_slverr(ftch_slverr),
        .ftch_stale_desc(ftch_stale_desc),
        .ftch_what_cs(ftch_what_cs),
        .intg_f(intg_f),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .number(number),
        .out(out),
        .p_0_in(p_0_in),
        .p_19_out_1(p_19_out_1),
        .p_33_out(p_33_out),
        .p_34_out(p_34_out),
        .p_35_out(p_35_out),
        .p_38_out(p_38_out),
        .p_42_out(p_42_out),
        .p_5_out(p_5_out),
        .p_74_in(p_74_in),
        .s2mm_active_reg_0(s2mm_active),
        .s2mm_active_reg_rep__0_0(s2mm_active_reg_rep__0),
        .s2mm_active_reg_rep__1_0(I_FTCH_SG_n_7),
        .s2mm_active_reg_rep__2_0(s2mm_active_reg_rep__2),
        .s2mm_active_reg_rep__2_1(s2mm_active_reg_rep__2_0),
        .s2mm_active_reg_rep__2_2(p_3_out),
        .s2mm_axis_channel(s2mm_axis_channel),
        .s2mm_ch_ftch_idle(s2mm_ch_ftch_idle),
        .s2mm_desc_flush(s2mm_desc_flush),
        .s2mm_done(s2mm_done),
        .s2mm_ftch_err_cap(s2mm_ftch_err_cap),
        .s2mm_stop_i1_out(s2mm_stop_i1_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .service_ch_s2mm_i(service_ch_s2mm_i),
        .service_ch_s2mm_i2(service_ch_s2mm_i2),
        .sg_decerr(sg_decerr),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_ftch_error0_0(sg_ftch_error0_0),
        .sg_idle0(\GEN_PNTR_FOR_CH2.GEN_PNTR_FOR_CHANNEL[0].S2MM_CH_PNTR/sg_idle0 ),
        .sg_interr(sg_interr),
        .sg_interr_reg(sg_interr_reg),
        .sg_slverr(sg_slverr),
        .soft_reset(soft_reset),
        .use_crntdesc(\GEN_PNTR_FOR_CH2.GEN_PNTR_FOR_CHANNEL[0].S2MM_CH_PNTR/use_crntdesc ),
        .use_crntdesc_reg(I_FTCH_SG_n_10),
        .wea(wea),
        .\wraddr_int_reg[8] (\wraddr_int_reg[8] ),
        .\wraddr_int_reg[8]_0 (\wraddr_int_reg[8]_0 ),
        .writing_lsb_reg(writing_lsb_reg));
endmodule

(* ORIG_REF_NAME = "axi_msg_ftch_pntr" *) 
module mcu_axi_mcdma_0_0_axi_msg_ftch_pntr
   (CO,
    use_crntdesc,
    ch_s2mm_sg_idle,
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ,
    Q,
    p_0_in,
    s2mm_ch_dmacr,
    s_axi_aclk,
    S,
    \sg_idle1_inferred__0/i__carry__1 ,
    sg_idle_i_2,
    ch_s2mm_ftch_queue_full,
    s2mm_desc_flush,
    p_1_out__0,
    p_38_out,
    sg_idle0,
    s2mm_ch_tailpntr_updated,
    out,
    ch_s2mm_ftch_active,
    use_crntdesc_reg,
    E,
    \fetch_address_i_reg[31] ,
    \fetch_address_i_reg[31]_0 ,
    \fetch_address_i_reg[0] ,
    \fetch_address_i_reg[0]_0 ,
    \fetch_address_i_reg[28] ,
    \fetch_address_i_reg[29] );
  output [0:0]CO;
  output use_crntdesc;
  output [0:0]ch_s2mm_sg_idle;
  output \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  output [25:0]Q;
  input p_0_in;
  input [0:0]s2mm_ch_dmacr;
  input s_axi_aclk;
  input [1:0]S;
  input [3:0]\sg_idle1_inferred__0/i__carry__1 ;
  input [2:0]sg_idle_i_2;
  input [0:0]ch_s2mm_ftch_queue_full;
  input s2mm_desc_flush;
  input p_1_out__0;
  input p_38_out;
  input sg_idle0;
  input [0:0]s2mm_ch_tailpntr_updated;
  input out;
  input [0:0]ch_s2mm_ftch_active;
  input use_crntdesc_reg;
  input [0:0]E;
  input [31:0]\fetch_address_i_reg[31] ;
  input [31:0]\fetch_address_i_reg[31]_0 ;
  input \fetch_address_i_reg[0] ;
  input \fetch_address_i_reg[0]_0 ;
  input \fetch_address_i_reg[28] ;
  input \fetch_address_i_reg[29] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  wire [25:0]Q;
  wire [1:0]S;
  wire [0:0]ch_s2mm_ftch_active;
  wire [0:0]ch_s2mm_ftch_queue_full;
  wire [0:0]ch_s2mm_sg_idle;
  wire \fetch_address_i_reg[0] ;
  wire \fetch_address_i_reg[0]_0 ;
  wire \fetch_address_i_reg[28] ;
  wire \fetch_address_i_reg[29] ;
  wire [31:0]\fetch_address_i_reg[31] ;
  wire [31:0]\fetch_address_i_reg[31]_0 ;
  wire out;
  wire p_0_in;
  wire p_1_out__0;
  wire p_38_out;
  wire [0:0]s2mm_ch_dmacr;
  wire [0:0]s2mm_ch_tailpntr_updated;
  wire s2mm_desc_flush;
  wire s_axi_aclk;
  wire sg_idle0;
  wire [3:0]\sg_idle1_inferred__0/i__carry__1 ;
  wire [2:0]sg_idle_i_2;
  wire use_crntdesc;
  wire use_crntdesc_reg;

  mcu_axi_mcdma_0_0_axi_msg_channel_pntr \GEN_PNTR_FOR_CH2.GEN_PNTR_FOR_CHANNEL[0].S2MM_CH_PNTR 
       (.CO(CO),
        .E(E),
        .\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg (\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ),
        .Q(Q),
        .S(S),
        .ch_s2mm_ftch_active(ch_s2mm_ftch_active),
        .ch_s2mm_ftch_queue_full(ch_s2mm_ftch_queue_full),
        .ch_s2mm_sg_idle(ch_s2mm_sg_idle),
        .\fetch_address_i_reg[0]_0 (\fetch_address_i_reg[0] ),
        .\fetch_address_i_reg[0]_1 (\fetch_address_i_reg[0]_0 ),
        .\fetch_address_i_reg[28]_0 (\fetch_address_i_reg[28] ),
        .\fetch_address_i_reg[29]_0 (\fetch_address_i_reg[29] ),
        .\fetch_address_i_reg[31]_0 (\fetch_address_i_reg[31] ),
        .\fetch_address_i_reg[31]_1 (\fetch_address_i_reg[31]_0 ),
        .out(out),
        .p_0_in(p_0_in),
        .p_1_out__0(p_1_out__0),
        .p_38_out(p_38_out),
        .s2mm_ch_dmacr(s2mm_ch_dmacr),
        .s2mm_ch_tailpntr_updated(s2mm_ch_tailpntr_updated),
        .s2mm_desc_flush(s2mm_desc_flush),
        .s_axi_aclk(s_axi_aclk),
        .sg_idle0(sg_idle0),
        .\sg_idle1_inferred__0/i__carry__1_0 (\sg_idle1_inferred__0/i__carry__1 ),
        .sg_idle_i_2(sg_idle_i_2),
        .use_crntdesc_reg_0(use_crntdesc),
        .use_crntdesc_reg_1(use_crntdesc_reg));
endmodule

(* ORIG_REF_NAME = "axi_msg_ftch_q_mngr" *) 
module mcu_axi_mcdma_0_0_axi_msg_ftch_q_mngr
   (D,
    writing_lsb_reg,
    intg_f,
    p_5_out,
    \intg_reg[4] ,
    m_axis_s2mm_ftch_id,
    \GEN_NO_UPR_MSB_NXTDESC.s2mm_nxtdesc_wren_reg_0 ,
    ftch_stale_desc,
    service_ch_s2mm_i,
    Q,
    \bmg_count_reg[4] ,
    \fetch_word_count_reg[2]_0 ,
    rdaddr_int0,
    \fetch_word_shift_reg[2]_0 ,
    ch_s2mm_ftch_queue_full,
    p_9_out,
    \bmg_count_reg[2] ,
    ch_s2mm_ftch_queue_empty,
    valid1_reg,
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    p_19_out,
    valid1_reg_0,
    \nxtdesc_reg[31]_0 ,
    s_axi_aclk,
    wea,
    m_axis_s2mm_ftch_tready,
    valid_reg,
    p_0_in,
    curdesc_tdata13_out,
    number,
    curdesc_tvalid_reg,
    \intg_reg[4]_0 ,
    s2mm_axis_channel,
    \GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2_reg[0] ,
    s2mm_channel_ftch,
    s2mm_active,
    ftch_cmnd_wr,
    out,
    p_74_in,
    m_axi_sg_rdata,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ,
    s2mm_desc_flush,
    E,
    \bmg_count_reg[4]_0 ,
    m_axi_sg_rvalid,
    \GEN_NO_UPR_MSB_NXTDESC.s2mm_nxtdesc_wren_reg_1 ,
    ch_s2mm_ftch_active,
    s2mm_pending_pntr_updt,
    \curdesc_tdata_reg[31] ,
    SR,
    \bmg_count_reg[4]_1 ,
    \rdaddr_int_reg[8] );
  output [31:0]D;
  output writing_lsb_reg;
  output [0:0]intg_f;
  output p_5_out;
  output \intg_reg[4] ;
  output [0:0]m_axis_s2mm_ftch_id;
  output \GEN_NO_UPR_MSB_NXTDESC.s2mm_nxtdesc_wren_reg_0 ;
  output ftch_stale_desc;
  output [0:0]service_ch_s2mm_i;
  output [0:0]Q;
  output \bmg_count_reg[4] ;
  output [1:0]\fetch_word_count_reg[2]_0 ;
  output rdaddr_int0;
  output \fetch_word_shift_reg[2]_0 ;
  output [0:0]ch_s2mm_ftch_queue_full;
  output p_9_out;
  output \bmg_count_reg[2] ;
  output [0:0]ch_s2mm_ftch_queue_empty;
  output [0:0]valid1_reg;
  output \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  output p_19_out;
  output valid1_reg_0;
  output [31:0]\nxtdesc_reg[31]_0 ;
  input s_axi_aclk;
  input [0:0]wea;
  input m_axis_s2mm_ftch_tready;
  input valid_reg;
  input p_0_in;
  input curdesc_tdata13_out;
  input [0:0]number;
  input curdesc_tvalid_reg;
  input \intg_reg[4]_0 ;
  input [0:0]s2mm_axis_channel;
  input \GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2_reg[0] ;
  input [0:0]s2mm_channel_ftch;
  input s2mm_active;
  input ftch_cmnd_wr;
  input out;
  input p_74_in;
  input [31:0]m_axi_sg_rdata;
  input \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ;
  input s2mm_desc_flush;
  input [0:0]E;
  input [0:0]\bmg_count_reg[4]_0 ;
  input m_axi_sg_rvalid;
  input \GEN_NO_UPR_MSB_NXTDESC.s2mm_nxtdesc_wren_reg_1 ;
  input [0:0]ch_s2mm_ftch_active;
  input s2mm_pending_pntr_updt;
  input [25:0]\curdesc_tdata_reg[31] ;
  input [0:0]SR;
  input [0:0]\bmg_count_reg[4]_1 ;
  input [0:0]\rdaddr_int_reg[8] ;

  wire [31:0]D;
  wire [0:0]E;
  wire \GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2_reg[0] ;
  wire \GEN_NO_UPR_MSB_NXTDESC.s2mm_nxtdesc_wren_reg_0 ;
  wire \GEN_NO_UPR_MSB_NXTDESC.s2mm_nxtdesc_wren_reg_1 ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \bmg_count_reg[2] ;
  wire \bmg_count_reg[4] ;
  wire [0:0]\bmg_count_reg[4]_0 ;
  wire [0:0]\bmg_count_reg[4]_1 ;
  wire [0:0]ch_s2mm_ftch_active;
  wire [0:0]ch_s2mm_ftch_queue_empty;
  wire [0:0]ch_s2mm_ftch_queue_full;
  wire curdesc_tdata13_out;
  wire [25:0]\curdesc_tdata_reg[31] ;
  wire curdesc_tvalid_reg;
  wire [0:0]fetch_word_count;
  wire \fetch_word_count[0]_i_1_n_0 ;
  wire \fetch_word_count[1]_i_1_n_0 ;
  wire \fetch_word_count[2]_i_3_n_0 ;
  wire [1:0]\fetch_word_count_reg[2]_0 ;
  wire \fetch_word_shift_reg[2]_0 ;
  wire \fetch_word_shift_reg_n_0_[0] ;
  wire \fetch_word_shift_reg_n_0_[1] ;
  wire \fetch_word_shift_reg_n_0_[2] ;
  wire \fetch_word_shift_reg_n_0_[3] ;
  wire \fetch_word_shift_reg_n_0_[4] ;
  wire ftch_cmnd_wr;
  wire ftch_stale_desc;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  wire [0:0]intg_f;
  wire \intg_reg[4] ;
  wire \intg_reg[4]_0 ;
  wire lsbnxtdesc_tready;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire [0:0]m_axis_s2mm_ftch_id;
  wire m_axis_s2mm_ftch_tready;
  wire [0:0]number;
  wire [31:0]\nxtdesc_reg[31]_0 ;
  wire out;
  wire p_0_in;
  wire p_0_in_0;
  wire p_19_out;
  wire p_1_in;
  wire p_5_out;
  wire p_6_out;
  wire p_74_in;
  wire p_9_out;
  wire rdaddr_int0;
  wire [0:0]\rdaddr_int_reg[8] ;
  wire s2mm_active;
  wire [0:0]s2mm_axis_channel;
  wire [0:0]s2mm_channel_ftch;
  wire s2mm_desc_flush;
  wire s2mm_nxtdesc_wren;
  wire s2mm_pending_pntr_updt;
  wire s_axi_aclk;
  wire [0:0]service_ch_s2mm_i;
  wire [0:0]valid1_reg;
  wire valid1_reg_0;
  wire valid_reg;
  wire [0:0]wea;
  wire writing_lsb_reg;

  LUT5 #(
    .INIT(32'h00000080)) 
    \GEN_NO_UPR_MSB_NXTDESC.s2mm_nxtdesc_wren_i_1 
       (.I0(m_axi_sg_rvalid),
        .I1(\GEN_NO_UPR_MSB_NXTDESC.s2mm_nxtdesc_wren_reg_1 ),
        .I2(fetch_word_count),
        .I3(\fetch_word_count_reg[2]_0 [1]),
        .I4(\fetch_word_count_reg[2]_0 [0]),
        .O(s2mm_nxtdesc_wren));
  FDRE \GEN_NO_UPR_MSB_NXTDESC.s2mm_nxtdesc_wren_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s2mm_nxtdesc_wren),
        .Q(\GEN_NO_UPR_MSB_NXTDESC.s2mm_nxtdesc_wren_reg_0 ),
        .R(p_0_in));
  mcu_axi_mcdma_0_0_axi_msg_ftch_queue \GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I 
       (.D(D),
        .E(E),
        .\GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2_reg[0] (\GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2_reg[0] ),
        .\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg (\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ),
        .Q(Q),
        .\bmg_count_reg[2] (\bmg_count_reg[2] ),
        .\bmg_count_reg[4] (\bmg_count_reg[4] ),
        .\bmg_count_reg[4]_0 (\bmg_count_reg[4]_0 ),
        .\bmg_count_reg[4]_1 (\bmg_count_reg[4]_1 ),
        .ch_s2mm_ftch_active(ch_s2mm_ftch_active),
        .ch_s2mm_ftch_queue_empty(ch_s2mm_ftch_queue_empty),
        .ch_s2mm_ftch_queue_full(ch_s2mm_ftch_queue_full),
        .curdesc_tdata13_out(curdesc_tdata13_out),
        .\curdesc_tdata_reg[31]_0 (\curdesc_tdata_reg[31] ),
        .curdesc_tvalid_reg_0(p_5_out),
        .curdesc_tvalid_reg_1(curdesc_tvalid_reg),
        .\fetch_word_shift_reg[2] (\fetch_word_shift_reg[2]_0 ),
        .ftch_cmnd_wr(ftch_cmnd_wr),
        .\gen_wr_a.gen_word_narrow.mem_reg (\gen_wr_a.gen_word_narrow.mem_reg ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 ({p_1_in,p_0_in_0,\fetch_word_shift_reg_n_0_[2] }),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (\fetch_word_count_reg[2]_0 ),
        .\intg_f_reg[4]_0 (intg_f),
        .\intg_reg[4]_0 (\intg_reg[4] ),
        .\intg_reg[4]_1 (\intg_reg[4]_0 ),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_s2mm_ftch_id(m_axis_s2mm_ftch_id),
        .m_axis_s2mm_ftch_tready(m_axis_s2mm_ftch_tready),
        .number(number),
        .out(out),
        .p_0_in(p_0_in),
        .p_19_out(p_19_out),
        .p_74_in(p_74_in),
        .p_9_out(p_9_out),
        .rdaddr_int0(rdaddr_int0),
        .\rdaddr_int_reg[8] (\rdaddr_int_reg[8] ),
        .s2mm_active(s2mm_active),
        .s2mm_axis_channel(s2mm_axis_channel),
        .s2mm_channel_ftch(s2mm_channel_ftch),
        .s2mm_desc_flush(s2mm_desc_flush),
        .s2mm_pending_pntr_updt(s2mm_pending_pntr_updt),
        .s_axi_aclk(s_axi_aclk),
        .service_ch_s2mm_i(service_ch_s2mm_i),
        .valid1_reg(valid1_reg),
        .valid1_reg_0(valid1_reg_0),
        .valid_reg(valid_reg),
        .wea(wea),
        .writing_lsb_reg_0(writing_lsb_reg));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1 
       (.I0(m_axi_sg_rdata[31]),
        .I1(\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ),
        .I2(\fetch_word_count_reg[2]_0 [1]),
        .I3(\fetch_word_count_reg[2]_0 [0]),
        .I4(fetch_word_count),
        .I5(p_74_in),
        .O(p_6_out));
  FDRE \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_6_out),
        .Q(ftch_stale_desc),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \fetch_word_count[0]_i_1 
       (.I0(fetch_word_count),
        .O(\fetch_word_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fetch_word_count[1]_i_1 
       (.I0(fetch_word_count),
        .I1(\fetch_word_count_reg[2]_0 [0]),
        .O(\fetch_word_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fetch_word_count[2]_i_3 
       (.I0(\fetch_word_count_reg[2]_0 [0]),
        .I1(fetch_word_count),
        .I2(\fetch_word_count_reg[2]_0 [1]),
        .O(\fetch_word_count[2]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_word_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_74_in),
        .D(\fetch_word_count[0]_i_1_n_0 ),
        .Q(fetch_word_count),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_word_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_74_in),
        .D(\fetch_word_count[1]_i_1_n_0 ),
        .Q(\fetch_word_count_reg[2]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_word_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_74_in),
        .D(\fetch_word_count[2]_i_3_n_0 ),
        .Q(\fetch_word_count_reg[2]_0 [1]),
        .R(SR));
  FDSE \fetch_word_shift_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_74_in),
        .D(1'b0),
        .Q(\fetch_word_shift_reg_n_0_[0] ),
        .S(SR));
  FDRE \fetch_word_shift_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_74_in),
        .D(\fetch_word_shift_reg_n_0_[0] ),
        .Q(\fetch_word_shift_reg_n_0_[1] ),
        .R(SR));
  FDRE \fetch_word_shift_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_74_in),
        .D(\fetch_word_shift_reg_n_0_[1] ),
        .Q(\fetch_word_shift_reg_n_0_[2] ),
        .R(SR));
  FDRE \fetch_word_shift_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_74_in),
        .D(\fetch_word_shift_reg_n_0_[2] ),
        .Q(\fetch_word_shift_reg_n_0_[3] ),
        .R(SR));
  FDRE \fetch_word_shift_reg[4] 
       (.C(s_axi_aclk),
        .CE(p_74_in),
        .D(\fetch_word_shift_reg_n_0_[3] ),
        .Q(\fetch_word_shift_reg_n_0_[4] ),
        .R(SR));
  FDRE \fetch_word_shift_reg[5] 
       (.C(s_axi_aclk),
        .CE(p_74_in),
        .D(\fetch_word_shift_reg_n_0_[4] ),
        .Q(p_0_in_0),
        .R(SR));
  FDRE \fetch_word_shift_reg[6] 
       (.C(s_axi_aclk),
        .CE(p_74_in),
        .D(p_0_in_0),
        .Q(p_1_in),
        .R(SR));
  LUT4 #(
    .INIT(16'h0002)) 
    \nxtdesc[31]_i_1 
       (.I0(m_axi_sg_rvalid),
        .I1(fetch_word_count),
        .I2(\fetch_word_count_reg[2]_0 [1]),
        .I3(\fetch_word_count_reg[2]_0 [0]),
        .O(lsbnxtdesc_tready));
  FDRE \nxtdesc_reg[0] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[0]),
        .Q(\nxtdesc_reg[31]_0 [0]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[10] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[10]),
        .Q(\nxtdesc_reg[31]_0 [10]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[11] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[11]),
        .Q(\nxtdesc_reg[31]_0 [11]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[12] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[12]),
        .Q(\nxtdesc_reg[31]_0 [12]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[13] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[13]),
        .Q(\nxtdesc_reg[31]_0 [13]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[14] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[14]),
        .Q(\nxtdesc_reg[31]_0 [14]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[15] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[15]),
        .Q(\nxtdesc_reg[31]_0 [15]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[16] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[16]),
        .Q(\nxtdesc_reg[31]_0 [16]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[17] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[17]),
        .Q(\nxtdesc_reg[31]_0 [17]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[18] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[18]),
        .Q(\nxtdesc_reg[31]_0 [18]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[19] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[19]),
        .Q(\nxtdesc_reg[31]_0 [19]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[1] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[1]),
        .Q(\nxtdesc_reg[31]_0 [1]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[20] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[20]),
        .Q(\nxtdesc_reg[31]_0 [20]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[21] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[21]),
        .Q(\nxtdesc_reg[31]_0 [21]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[22] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[22]),
        .Q(\nxtdesc_reg[31]_0 [22]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[23] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[23]),
        .Q(\nxtdesc_reg[31]_0 [23]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[24] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[24]),
        .Q(\nxtdesc_reg[31]_0 [24]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[25] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[25]),
        .Q(\nxtdesc_reg[31]_0 [25]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[26] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[26]),
        .Q(\nxtdesc_reg[31]_0 [26]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[27] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[27]),
        .Q(\nxtdesc_reg[31]_0 [27]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[28] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[28]),
        .Q(\nxtdesc_reg[31]_0 [28]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[29] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[29]),
        .Q(\nxtdesc_reg[31]_0 [29]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[2] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[2]),
        .Q(\nxtdesc_reg[31]_0 [2]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[30] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[30]),
        .Q(\nxtdesc_reg[31]_0 [30]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[31] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[31]),
        .Q(\nxtdesc_reg[31]_0 [31]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[3] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[3]),
        .Q(\nxtdesc_reg[31]_0 [3]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[4] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[4]),
        .Q(\nxtdesc_reg[31]_0 [4]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[5] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[5]),
        .Q(\nxtdesc_reg[31]_0 [5]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[6] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[6]),
        .Q(\nxtdesc_reg[31]_0 [6]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[7] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[7]),
        .Q(\nxtdesc_reg[31]_0 [7]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[8] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[8]),
        .Q(\nxtdesc_reg[31]_0 [8]),
        .R(p_0_in));
  FDRE \nxtdesc_reg[9] 
       (.C(s_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[9]),
        .Q(\nxtdesc_reg[31]_0 [9]),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_msg_ftch_queue" *) 
module mcu_axi_mcdma_0_0_axi_msg_ftch_queue
   (D,
    writing_lsb_reg_0,
    \intg_f_reg[4]_0 ,
    curdesc_tvalid_reg_0,
    \intg_reg[4]_0 ,
    m_axis_s2mm_ftch_id,
    service_ch_s2mm_i,
    Q,
    \bmg_count_reg[4] ,
    rdaddr_int0,
    \fetch_word_shift_reg[2] ,
    ch_s2mm_ftch_queue_full,
    p_9_out,
    \bmg_count_reg[2] ,
    ch_s2mm_ftch_queue_empty,
    valid1_reg,
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    p_19_out,
    valid1_reg_0,
    s_axi_aclk,
    wea,
    m_axis_s2mm_ftch_tready,
    valid_reg,
    p_0_in,
    curdesc_tdata13_out,
    number,
    curdesc_tvalid_reg_1,
    \intg_reg[4]_1 ,
    s2mm_axis_channel,
    \GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2_reg[0] ,
    s2mm_channel_ftch,
    s2mm_active,
    ftch_cmnd_wr,
    out,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    p_74_in,
    s2mm_desc_flush,
    E,
    \bmg_count_reg[4]_0 ,
    m_axi_sg_rdata,
    m_axi_sg_rvalid,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    ch_s2mm_ftch_active,
    s2mm_pending_pntr_updt,
    \curdesc_tdata_reg[31]_0 ,
    \bmg_count_reg[4]_1 ,
    \rdaddr_int_reg[8] );
  output [31:0]D;
  output writing_lsb_reg_0;
  output \intg_f_reg[4]_0 ;
  output curdesc_tvalid_reg_0;
  output \intg_reg[4]_0 ;
  output [0:0]m_axis_s2mm_ftch_id;
  output [0:0]service_ch_s2mm_i;
  output [0:0]Q;
  output \bmg_count_reg[4] ;
  output rdaddr_int0;
  output \fetch_word_shift_reg[2] ;
  output [0:0]ch_s2mm_ftch_queue_full;
  output p_9_out;
  output \bmg_count_reg[2] ;
  output [0:0]ch_s2mm_ftch_queue_empty;
  output [0:0]valid1_reg;
  output \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  output p_19_out;
  output valid1_reg_0;
  input s_axi_aclk;
  input [0:0]wea;
  input m_axis_s2mm_ftch_tready;
  input valid_reg;
  input p_0_in;
  input curdesc_tdata13_out;
  input [0:0]number;
  input curdesc_tvalid_reg_1;
  input \intg_reg[4]_1 ;
  input [0:0]s2mm_axis_channel;
  input \GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2_reg[0] ;
  input [0:0]s2mm_channel_ftch;
  input s2mm_active;
  input ftch_cmnd_wr;
  input out;
  input [2:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input p_74_in;
  input s2mm_desc_flush;
  input [0:0]E;
  input [0:0]\bmg_count_reg[4]_0 ;
  input [31:0]m_axi_sg_rdata;
  input m_axi_sg_rvalid;
  input [1:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  input [0:0]ch_s2mm_ftch_active;
  input s2mm_pending_pntr_updt;
  input [25:0]\curdesc_tdata_reg[31]_0 ;
  input [0:0]\bmg_count_reg[4]_1 ;
  input [0:0]\rdaddr_int_reg[8] ;

  wire \BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_12 ;
  wire \BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_13 ;
  wire \BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_14 ;
  wire \BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_15 ;
  wire \BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_16 ;
  wire \BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_17 ;
  wire \BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_18 ;
  wire \BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_19 ;
  wire \BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_20 ;
  wire \BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_21 ;
  wire \BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_22 ;
  wire \BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_23 ;
  wire \BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_24 ;
  wire \BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_25 ;
  wire \BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_26 ;
  wire \BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_27 ;
  wire \BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_28 ;
  wire \BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_29 ;
  wire \BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_5 ;
  wire [31:0]D;
  wire [0:0]E;
  wire \GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2_reg[0] ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ;
  wire [0:0]Q;
  wire \bmg_count_reg[2] ;
  wire \bmg_count_reg[4] ;
  wire [0:0]\bmg_count_reg[4]_0 ;
  wire [0:0]\bmg_count_reg[4]_1 ;
  wire [0:0]ch_s2mm_ftch_active;
  wire [0:0]ch_s2mm_ftch_queue_empty;
  wire [0:0]ch_s2mm_ftch_queue_full;
  wire [31:6]curdesc_tdata;
  wire curdesc_tdata13_out;
  wire [25:0]\curdesc_tdata_reg[31]_0 ;
  wire curdesc_tvalid_reg_0;
  wire curdesc_tvalid_reg_1;
  wire \fetch_word_shift_reg[2] ;
  wire ftch_cmnd_wr;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  wire [2:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire [1:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire \intg_f_reg[4]_0 ;
  wire \intg_reg[4]_0 ;
  wire \intg_reg[4]_1 ;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire [0:0]m_axis_s2mm_ftch_id;
  wire m_axis_s2mm_ftch_tready;
  wire [0:0]number;
  wire out;
  wire p_0_in;
  wire p_19_out;
  wire p_2_out;
  wire p_74_in;
  wire p_7_out;
  wire p_9_out;
  wire rdaddr_int0;
  wire [0:0]\rdaddr_int_reg[8] ;
  wire s2mm_active;
  wire [0:0]s2mm_axis_channel;
  wire [0:0]s2mm_channel_ftch;
  wire s2mm_desc_flush;
  wire s2mm_pending_pntr_updt;
  wire s_axi_aclk;
  wire [0:0]service_ch_s2mm_i;
  wire [0:0]valid1_reg;
  wire valid1_reg_0;
  wire valid_reg;
  wire [0:0]wea;
  wire writing_lsb;
  wire writing_lsb_reg_0;
  wire writing_msb_reg_n_0;

  mcu_axi_mcdma_0_0_axi_msg_ftch_fifo \BMG_CTRL_INST[0].I_CH_FTCH_FIFO 
       (.E(writing_lsb),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_5 ),
        .\GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2_reg[0] (\GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2_reg[0] ),
        .Q(Q),
        .addra({\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_12 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_13 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_14 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_15 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_16 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_17 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_18 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_19 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_20 }),
        .addrb({\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_21 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_22 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_23 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_24 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_25 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_26 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_27 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_28 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_29 }),
        .\bmg_count_reg[2] (\bmg_count_reg[2] ),
        .\bmg_count_reg[4] (\bmg_count_reg[4] ),
        .\bmg_count_reg[4]_0 (\bmg_count_reg[4]_0 ),
        .\bmg_count_reg[4]_1 (\bmg_count_reg[4]_1 ),
        .ch_s2mm_ftch_queue_empty(ch_s2mm_ftch_queue_empty),
        .ch_s2mm_ftch_queue_full(ch_s2mm_ftch_queue_full),
        .curdesc_tdata13_out(curdesc_tdata13_out),
        .\desc_reg4_reg[31] (\intg_reg[4]_0 ),
        .doutb(p_7_out),
        .\fetch_word_shift_reg[2] (\fetch_word_shift_reg[2] ),
        .ftch_cmnd_wr(ftch_cmnd_wr),
        .\gen_wr_a.gen_word_narrow.mem_reg (\intg_f_reg[4]_0 ),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_s2mm_ftch_tready(m_axis_s2mm_ftch_tready),
        .out(out),
        .p_2_out(p_2_out),
        .p_9_out(p_9_out),
        .rdaddr_int0(rdaddr_int0),
        .\rdaddr_int_reg[8] (\rdaddr_int_reg[8] ),
        .s2mm_active(s2mm_active),
        .s2mm_axis_channel(s2mm_axis_channel),
        .s2mm_channel_ftch(s2mm_channel_ftch),
        .s2mm_desc_flush(s2mm_desc_flush),
        .s2mm_pending_pntr_updt(s2mm_pending_pntr_updt),
        .s_axi_aclk(s_axi_aclk),
        .service_ch_s2mm_i(service_ch_s2mm_i),
        .valid1_reg(valid1_reg),
        .valid1_reg_0(valid1_reg_0),
        .valid_reg(valid_reg),
        .\wraddr_int_reg[8] (E),
        .\wraddr_int_reg[8]_0 (\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .writing_msb_reg(writing_msb_reg_n_0),
        .writing_msb_reg_0(writing_lsb_reg_0));
  mcu_axi_mcdma_0_0_axi_msg_bmg I_FTCH_BRAM
       (.\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg (\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg ),
        .Q(curdesc_tdata),
        .addra({\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_12 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_13 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_14 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_15 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_16 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_17 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_18 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_19 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_20 }),
        .addrb({\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_21 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_22 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_23 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_24 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_25 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_26 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_27 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_28 ,\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_29 }),
        .ch_s2mm_ftch_active(ch_s2mm_ftch_active),
        .doutb({p_7_out,D}),
        .\gen_wr_a.gen_word_narrow.mem_reg (\gen_wr_a.gen_word_narrow.mem_reg ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (\gen_wr_a.gen_word_narrow.mem_reg_0 [2]),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (curdesc_tvalid_reg_0),
        .\gen_wr_a.gen_word_narrow.mem_reg_2 (\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_s2mm_ftch_tready(m_axis_s2mm_ftch_tready),
        .out(out),
        .p_19_out(p_19_out),
        .p_2_out(p_2_out),
        .p_74_in(p_74_in),
        .s2mm_desc_flush(s2mm_desc_flush),
        .s2mm_new_curdesc_wren_i_reg(\intg_reg[4]_0 ),
        .s2mm_pending_pntr_updt(s2mm_pending_pntr_updt),
        .s_axi_aclk(s_axi_aclk),
        .wea(wea));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [4]),
        .Q(curdesc_tdata[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [5]),
        .Q(curdesc_tdata[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [6]),
        .Q(curdesc_tdata[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [7]),
        .Q(curdesc_tdata[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [8]),
        .Q(curdesc_tdata[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [9]),
        .Q(curdesc_tdata[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[16] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [10]),
        .Q(curdesc_tdata[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[17] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [11]),
        .Q(curdesc_tdata[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[18] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [12]),
        .Q(curdesc_tdata[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[19] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [13]),
        .Q(curdesc_tdata[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[20] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [14]),
        .Q(curdesc_tdata[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[21] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [15]),
        .Q(curdesc_tdata[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[22] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [16]),
        .Q(curdesc_tdata[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[23] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [17]),
        .Q(curdesc_tdata[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[24] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [18]),
        .Q(curdesc_tdata[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[25] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [19]),
        .Q(curdesc_tdata[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[26] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [20]),
        .Q(curdesc_tdata[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[27] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [21]),
        .Q(curdesc_tdata[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[28] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [22]),
        .Q(curdesc_tdata[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[29] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [23]),
        .Q(curdesc_tdata[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[30] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [24]),
        .Q(curdesc_tdata[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[31] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [25]),
        .Q(curdesc_tdata[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [0]),
        .Q(curdesc_tdata[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [1]),
        .Q(curdesc_tdata[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [2]),
        .Q(curdesc_tdata[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_tdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(\curdesc_tdata_reg[31]_0 [3]),
        .Q(curdesc_tdata[9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    curdesc_tvalid_reg
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(curdesc_tvalid_reg_1),
        .Q(curdesc_tvalid_reg_0),
        .R(p_0_in));
  FDSE \intg_f_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(number),
        .Q(\intg_f_reg[4]_0 ),
        .S(p_0_in));
  FDSE \intg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\intg_reg[4]_1 ),
        .Q(\intg_reg[4]_0 ),
        .S(p_0_in));
  FDRE \m_axis_ftch_id_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s2mm_axis_channel),
        .Q(m_axis_s2mm_ftch_id),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    writing_lsb_reg
       (.C(s_axi_aclk),
        .CE(writing_lsb),
        .D(curdesc_tdata13_out),
        .Q(writing_lsb_reg_0),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    writing_msb_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\BMG_CTRL_INST[0].I_CH_FTCH_FIFO_n_5 ),
        .Q(writing_msb_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_msg_ftch_sm" *) 
module mcu_axi_mcdma_0_0_axi_msg_ftch_sm
   (service_ch_s2mm_i2,
    s2mm_done,
    s2mm_active_reg_0,
    ftch_what_cs,
    s2mm_ch_ftch_idle,
    \ch_active_i_reg[0]_0 ,
    s2mm_active_reg_rep__0_0,
    s2mm_active_reg_rep__1_0,
    s2mm_active_reg_rep__2_0,
    E,
    use_crntdesc_reg,
    sg_idle0,
    writing_lsb_reg,
    D,
    curdesc_tdata13_out,
    SR,
    p_74_in,
    wea,
    \ch_active_i_reg[0]_1 ,
    \ftch_error_addr_reg[31]_0 ,
    p_42_out,
    \GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg_0 ,
    number,
    \ftch_cs_reg[2]_0 ,
    \GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg_0 ,
    \ch_active_i_reg[0]_2 ,
    ch_s2mm_ftch_active,
    s2mm_stop_i1_out,
    \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.s2mm_stale_descriptor_reg_0 ,
    p_38_out,
    sg_ftch_error0,
    \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle_reg[0]_0 ,
    sg_ftch_error0_0,
    s2mm_active_reg_rep__2_1,
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ,
    \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ,
    \GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg_1 ,
    \GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg_1 ,
    \GEN_CH2_FETCH.s2mm_ftch_decerr_set_i_reg_0 ,
    p_0_in,
    service_ch_s2mm_i,
    s_axi_aclk,
    FSM_sequential_ftch_what_cs_reg_0,
    \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle_reg[0]_1 ,
    ch_s2mm_sg_idle,
    ch_s2mm_ftch_queue_empty,
    s2mm_active_reg_rep__2_2,
    out,
    ftch_done,
    use_crntdesc,
    \fetch_address_i_reg[0] ,
    CO,
    curdesc_tvalid_reg,
    curdesc_tvalid_reg_0,
    Q,
    m_axi_sg_rlast,
    intg_f,
    \wraddr_int_reg[8] ,
    p_5_out,
    \ftch_error_addr_reg[31]_1 ,
    \ftch_error_addr_reg[31]_2 ,
    \wraddr_int_reg[8]_0 ,
    m_axi_sg_rvalid,
    s_axis_ftch_cmd_tready,
    s_axis_ftch_cmd_tvalid,
    s2mm_ftch_err_cap,
    ch_s2mm_ftch_channel_id,
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ,
    dma_s2mm_error,
    ftch_error_early,
    soft_reset,
    s2mm_axis_channel,
    error_d1_other,
    p_34_out,
    sg_interr_reg,
    sg_slverr,
    p_33_out,
    sg_decerr,
    p_35_out,
    sg_interr,
    p_19_out_1,
    s2mm_desc_flush,
    ftch_stale_desc,
    ftch_slverr,
    ftch_decerr);
  output [0:0]service_ch_s2mm_i2;
  output s2mm_done;
  output s2mm_active_reg_0;
  output ftch_what_cs;
  output [0:0]s2mm_ch_ftch_idle;
  output \ch_active_i_reg[0]_0 ;
  output s2mm_active_reg_rep__0_0;
  output s2mm_active_reg_rep__1_0;
  output s2mm_active_reg_rep__2_0;
  output [0:0]E;
  output [0:0]use_crntdesc_reg;
  output sg_idle0;
  output writing_lsb_reg;
  output [25:0]D;
  output curdesc_tdata13_out;
  output [0:0]SR;
  output p_74_in;
  output [0:0]wea;
  output [0:0]\ch_active_i_reg[0]_1 ;
  output [25:0]\ftch_error_addr_reg[31]_0 ;
  output p_42_out;
  output [0:0]\GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg_0 ;
  output [0:0]number;
  output \ftch_cs_reg[2]_0 ;
  output \GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg_0 ;
  output \ch_active_i_reg[0]_2 ;
  output [0:0]ch_s2mm_ftch_active;
  output s2mm_stop_i1_out;
  output \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.s2mm_stale_descriptor_reg_0 ;
  output p_38_out;
  output sg_ftch_error0;
  output \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle_reg[0]_0 ;
  output sg_ftch_error0_0;
  output s2mm_active_reg_rep__2_1;
  output \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ;
  output \GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg_1 ;
  output \GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg_1 ;
  output \GEN_CH2_FETCH.s2mm_ftch_decerr_set_i_reg_0 ;
  input p_0_in;
  input [0:0]service_ch_s2mm_i;
  input s_axi_aclk;
  input FSM_sequential_ftch_what_cs_reg_0;
  input \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle_reg[0]_1 ;
  input [0:0]ch_s2mm_sg_idle;
  input [0:0]ch_s2mm_ftch_queue_empty;
  input s2mm_active_reg_rep__2_2;
  input out;
  input ftch_done;
  input use_crntdesc;
  input \fetch_address_i_reg[0] ;
  input [0:0]CO;
  input curdesc_tvalid_reg;
  input curdesc_tvalid_reg_0;
  input [25:0]Q;
  input m_axi_sg_rlast;
  input [0:0]intg_f;
  input \wraddr_int_reg[8] ;
  input p_5_out;
  input [25:0]\ftch_error_addr_reg[31]_1 ;
  input \ftch_error_addr_reg[31]_2 ;
  input [1:0]\wraddr_int_reg[8]_0 ;
  input m_axi_sg_rvalid;
  input s_axis_ftch_cmd_tready;
  input s_axis_ftch_cmd_tvalid;
  input s2mm_ftch_err_cap;
  input [0:0]ch_s2mm_ftch_channel_id;
  input \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ;
  input dma_s2mm_error;
  input ftch_error_early;
  input soft_reset;
  input [0:0]s2mm_axis_channel;
  input error_d1_other;
  input p_34_out;
  input [0:0]sg_interr_reg;
  input sg_slverr;
  input p_33_out;
  input sg_decerr;
  input p_35_out;
  input sg_interr;
  input [2:0]p_19_out_1;
  input s2mm_desc_flush;
  input ftch_stale_desc;
  input ftch_slverr;
  input ftch_decerr;

  wire [0:0]CO;
  wire [25:0]D;
  wire [0:0]E;
  wire FSM_sequential_ftch_what_cs_reg_0;
  wire \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.s2mm_stale_descriptor_i_1_n_0 ;
  wire \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.s2mm_stale_descriptor_reg_0 ;
  wire \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle[0]_i_1_n_0 ;
  wire \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle[0]_i_4_n_0 ;
  wire \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle[0]_i_5_n_0 ;
  wire \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle[0]_i_6_n_0 ;
  wire \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle_reg[0]_0 ;
  wire \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle_reg[0]_1 ;
  wire \GEN_CH2_FETCH.s2mm_ftch_decerr_set_i_i_1_n_0 ;
  wire \GEN_CH2_FETCH.s2mm_ftch_decerr_set_i_reg_0 ;
  wire \GEN_CH2_FETCH.s2mm_ftch_interr_set_i_i_1_n_0 ;
  wire [0:0]\GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg_0 ;
  wire \GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg_1 ;
  wire \GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_i_1_n_0 ;
  wire \GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg_0 ;
  wire \GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg_1 ;
  wire \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ;
  wire [25:0]Q;
  wire [0:0]SR;
  wire \ch_active_i[0]_i_1_n_0 ;
  wire \ch_active_i[0]_i_2_n_0 ;
  wire \ch_active_i[0]_i_3_n_0 ;
  wire \ch_active_i_reg[0]_0 ;
  wire [0:0]\ch_active_i_reg[0]_1 ;
  wire \ch_active_i_reg[0]_2 ;
  wire [0:0]ch_s2mm_ftch_active;
  wire [0:0]ch_s2mm_ftch_channel_id;
  wire [0:0]ch_s2mm_ftch_queue_empty;
  wire [0:0]ch_s2mm_sg_idle;
  wire curdesc_tdata13_out;
  wire curdesc_tvalid_reg;
  wire curdesc_tvalid_reg_0;
  wire dma_s2mm_error;
  wire error_d1_other;
  wire \fetch_address_i_reg[0] ;
  wire [2:0]ftch_cs;
  wire \ftch_cs_reg[2]_0 ;
  wire ftch_decerr;
  wire ftch_done;
  wire [31:6]ftch_error_addr_1;
  wire [25:0]\ftch_error_addr_reg[31]_0 ;
  wire [25:0]\ftch_error_addr_reg[31]_1 ;
  wire \ftch_error_addr_reg[31]_2 ;
  wire ftch_error_early;
  wire [2:0]ftch_ns;
  wire ftch_slverr;
  wire ftch_stale_desc;
  wire ftch_what_cs;
  wire [0:0]intg_f;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire [0:0]number;
  wire out;
  wire p_0_in;
  wire [2:0]p_19_out_1;
  wire p_33_out;
  wire p_34_out;
  wire p_35_out;
  wire p_38_out;
  wire p_40_out;
  wire p_41_out;
  wire p_42_out;
  wire p_5_out;
  wire p_74_in;
  wire s2mm_active_i;
  wire s2mm_active_reg_0;
  wire s2mm_active_reg_rep__0_0;
  wire s2mm_active_reg_rep__1_0;
  wire s2mm_active_reg_rep__2_0;
  wire s2mm_active_reg_rep__2_1;
  wire s2mm_active_reg_rep__2_2;
  (* MAX_FANOUT = "20" *) (* RTL_MAX_FANOUT = "found" *) wire s2mm_active_reg_rep_n_0;
  wire s2mm_active_rep__0_i_1_n_0;
  wire s2mm_active_rep__1_i_1_n_0;
  wire s2mm_active_rep__2_i_1_n_0;
  wire s2mm_active_rep_i_1_n_0;
  wire [0:0]s2mm_axis_channel;
  wire [0:0]s2mm_ch_ftch_idle;
  wire s2mm_desc_flush;
  wire s2mm_done;
  wire s2mm_done_i;
  wire s2mm_ftch_err_cap;
  wire s2mm_stop_i1_out;
  wire s_axi_aclk;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire [0:0]service_ch_s2mm_i;
  wire [0:0]service_ch_s2mm_i2;
  wire sg_decerr;
  wire sg_ftch_error0;
  wire sg_ftch_error0_0;
  wire sg_idle0;
  wire sg_interr;
  wire [0:0]sg_interr_reg;
  wire sg_slverr;
  wire soft_reset;
  wire use_crntdesc;
  wire [0:0]use_crntdesc_reg;
  wire [0:0]wea;
  wire \wraddr_int[8]_i_5_n_0 ;
  wire \wraddr_int_reg[8] ;
  wire [1:0]\wraddr_int_reg[8]_0 ;
  wire writing_lsb_reg;

  (* FSM_ENCODED_STATES = "ftch_mm2s:01,idle:0,ftch_s2mm:1" *) 
  FDRE FSM_sequential_ftch_what_cs_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(FSM_sequential_ftch_what_cs_reg_0),
        .Q(ftch_what_cs),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.s2mm_stale_descriptor_i_1 
       (.I0(ftch_stale_desc),
        .I1(s2mm_active_reg_0),
        .I2(p_38_out),
        .O(\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.s2mm_stale_descriptor_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.s2mm_stale_descriptor_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.s2mm_stale_descriptor_i_1_n_0 ),
        .Q(p_38_out),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'hFAEAEAEA)) 
    \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle[0]_i_1 
       (.I0(\GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle_reg[0]_1 ),
        .I1(s2mm_ch_ftch_idle),
        .I2(ch_s2mm_sg_idle),
        .I3(ch_s2mm_ftch_queue_empty),
        .I4(\GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle[0]_i_4_n_0 ),
        .O(\GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle[0]_i_4 
       (.I0(\GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle[0]_i_5_n_0 ),
        .I1(s2mm_active_reg_0),
        .I2(\GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle[0]_i_6_n_0 ),
        .O(\GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C00313D7D7)) 
    \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle[0]_i_5 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(ftch_cs[2]),
        .I2(ftch_cs[0]),
        .I3(s2mm_active_reg_rep__2_2),
        .I4(ftch_cs[1]),
        .I5(service_ch_s2mm_i2),
        .O(\GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h008815FF)) 
    \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle[0]_i_6 
       (.I0(ftch_cs[2]),
        .I1(ftch_cs[0]),
        .I2(s2mm_active_reg_rep__2_2),
        .I3(ftch_cs[1]),
        .I4(service_ch_s2mm_i2),
        .O(\GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle[0]_i_6_n_0 ));
  FDRE \GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle[0]_i_1_n_0 ),
        .Q(s2mm_ch_ftch_idle),
        .R(1'b0));
  FDRE \GEN_CH2_FETCH.S2MM_GEN[0].service_ch_s2mm_i2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(service_ch_s2mm_i),
        .Q(service_ch_s2mm_i2),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_FETCH.s2mm_ftch_decerr_set_i_i_1 
       (.I0(s2mm_active_reg_0),
        .I1(ftch_decerr),
        .I2(p_40_out),
        .O(\GEN_CH2_FETCH.s2mm_ftch_decerr_set_i_i_1_n_0 ));
  FDRE \GEN_CH2_FETCH.s2mm_ftch_decerr_set_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_FETCH.s2mm_ftch_decerr_set_i_i_1_n_0 ),
        .Q(p_40_out),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_FETCH.s2mm_ftch_interr_set_i_i_1 
       (.I0(ftch_stale_desc),
        .I1(s2mm_active_reg_0),
        .I2(p_42_out),
        .O(\GEN_CH2_FETCH.s2mm_ftch_interr_set_i_i_1_n_0 ));
  FDRE \GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_FETCH.s2mm_ftch_interr_set_i_i_1_n_0 ),
        .Q(p_42_out),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_i_1 
       (.I0(s2mm_active_reg_0),
        .I1(ftch_slverr),
        .I2(p_41_out),
        .O(\GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_i_1_n_0 ));
  FDRE \GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_i_1_n_0 ),
        .Q(p_41_out),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_i_1 
       (.I0(\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.s2mm_stale_descriptor_reg_0 ),
        .O(s2mm_stop_i1_out));
  LUT6 #(
    .INIT(64'hFFFFAAAB0000AAA8)) 
    \S2MM_ERROR_SIG.ch_s2mm_ftch_channel_id[0]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(p_42_out),
        .I2(p_40_out),
        .I3(p_41_out),
        .I4(s2mm_ftch_err_cap),
        .I5(ch_s2mm_ftch_channel_id),
        .O(\ch_active_i_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \S2MM_ERROR_SIG.s2mm_ftch_err_cap_i_1 
       (.I0(p_41_out),
        .I1(p_40_out),
        .I2(p_42_out),
        .I3(s2mm_ftch_err_cap),
        .O(\GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_XPM.xpm_memory_sdpram_inst_i_1 
       (.I0(\ch_active_i_reg[0]_1 ),
        .I1(intg_f),
        .O(wea));
  LUT4 #(
    .INIT(16'h0080)) 
    bd_under_run_i_1
       (.I0(s2mm_ch_ftch_idle),
        .I1(out),
        .I2(s2mm_axis_channel),
        .I3(error_d1_other),
        .O(\GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h88888888888888A8)) 
    \ch_active_i[0]_i_1 
       (.I0(\ch_active_i[0]_i_2_n_0 ),
        .I1(\ch_active_i_reg[0]_0 ),
        .I2(ftch_cs[1]),
        .I3(s2mm_active_reg_rep__2_2),
        .I4(ftch_cs[0]),
        .I5(ftch_cs[2]),
        .O(\ch_active_i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFF0000)) 
    \ch_active_i[0]_i_2 
       (.I0(s2mm_active_reg_0),
        .I1(ftch_cs[2]),
        .I2(\ch_active_i[0]_i_3_n_0 ),
        .I3(ftch_cs[1]),
        .I4(out),
        .I5(ftch_done),
        .O(\ch_active_i[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ch_active_i[0]_i_3 
       (.I0(ftch_cs[0]),
        .I1(s2mm_active_reg_rep__2_2),
        .O(\ch_active_i[0]_i_3_n_0 ));
  FDRE \ch_active_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ch_active_i[0]_i_1_n_0 ),
        .Q(\ch_active_i_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[10]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_rep_n_0),
        .I2(E),
        .I3(Q[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[11]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_rep_n_0),
        .I2(E),
        .I3(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[12]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_rep_n_0),
        .I2(E),
        .I3(Q[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[13]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_rep_n_0),
        .I2(E),
        .I3(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[14]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_rep_n_0),
        .I2(E),
        .I3(Q[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[15]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_rep_n_0),
        .I2(E),
        .I3(Q[9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[16]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_rep_n_0),
        .I2(E),
        .I3(Q[10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[17]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_rep_n_0),
        .I2(E),
        .I3(Q[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[18]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_rep_n_0),
        .I2(E),
        .I3(Q[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[19]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_rep_n_0),
        .I2(E),
        .I3(Q[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[20]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_rep_n_0),
        .I2(E),
        .I3(Q[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[21]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_rep_n_0),
        .I2(E),
        .I3(Q[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[22]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_rep_n_0),
        .I2(E),
        .I3(Q[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[23]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_rep_n_0),
        .I2(E),
        .I3(Q[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[24]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_rep_n_0),
        .I2(E),
        .I3(Q[18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[25]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_rep_n_0),
        .I2(E),
        .I3(Q[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[26]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_0),
        .I2(E),
        .I3(Q[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[27]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_0),
        .I2(E),
        .I3(Q[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[28]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_0),
        .I2(E),
        .I3(Q[22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[29]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_0),
        .I2(E),
        .I3(Q[23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[30]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_0),
        .I2(E),
        .I3(Q[24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[31]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_0),
        .I2(E),
        .I3(Q[25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[6]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_rep__0_0),
        .I2(E),
        .I3(Q[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[7]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_rep__0_0),
        .I2(E),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[8]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_rep__0_0),
        .I2(E),
        .I3(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \curdesc_tdata[9]_i_1 
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_rep_n_0),
        .I2(E),
        .I3(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hF8888888)) 
    curdesc_tvalid_i_1
       (.I0(curdesc_tvalid_reg),
        .I1(curdesc_tvalid_reg_0),
        .I2(\ch_active_i_reg[0]_0 ),
        .I3(s2mm_active_reg_0),
        .I4(E),
        .O(writing_lsb_reg));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \fetch_address_i[31]_i_1 
       (.I0(use_crntdesc),
        .I1(\fetch_address_i_reg[0] ),
        .I2(\ch_active_i_reg[0]_0 ),
        .I3(s2mm_active_reg_rep__2_0),
        .O(use_crntdesc_reg));
  LUT4 #(
    .INIT(16'hFDDD)) 
    \fetch_word_count[2]_i_1 
       (.I0(out),
        .I1(E),
        .I2(m_axi_sg_rlast),
        .I3(p_74_in),
        .O(SR));
  LUT6 #(
    .INIT(64'hF010101010101010)) 
    \fetch_word_count[2]_i_2 
       (.I0(p_5_out),
        .I1(E),
        .I2(m_axi_sg_rvalid),
        .I3(s2mm_desc_flush),
        .I4(s2mm_active_reg_rep__2_0),
        .I5(\ch_active_i_reg[0]_0 ),
        .O(p_74_in));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h3303CCC8)) 
    \ftch_cs[0]_i_1 
       (.I0(ftch_done),
        .I1(ftch_cs[2]),
        .I2(ftch_cs[0]),
        .I3(s2mm_active_reg_rep__2_2),
        .I4(ftch_cs[1]),
        .O(ftch_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h0000002E)) 
    \ftch_cs[1]_i_1 
       (.I0(s2mm_active_reg_0),
        .I1(ftch_cs[1]),
        .I2(s2mm_active_reg_rep__2_2),
        .I3(ftch_cs[0]),
        .I4(ftch_cs[2]),
        .O(ftch_ns[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h3330CCC4)) 
    \ftch_cs[2]_i_1 
       (.I0(ftch_done),
        .I1(ftch_cs[2]),
        .I2(s2mm_active_reg_rep__2_2),
        .I3(ftch_cs[0]),
        .I4(ftch_cs[1]),
        .O(ftch_ns[2]));
  FDRE \ftch_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ftch_ns[0]),
        .Q(ftch_cs[0]),
        .R(p_0_in));
  FDRE \ftch_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ftch_ns[1]),
        .Q(ftch_cs[1]),
        .R(p_0_in));
  FDRE \ftch_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ftch_ns[2]),
        .Q(ftch_cs[2]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[10]_i_1 
       (.I0(ftch_error_addr_1[10]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [4]),
        .O(\ftch_error_addr_reg[31]_0 [4]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[11]_i_1 
       (.I0(ftch_error_addr_1[11]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [5]),
        .O(\ftch_error_addr_reg[31]_0 [5]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[12]_i_1 
       (.I0(ftch_error_addr_1[12]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [6]),
        .O(\ftch_error_addr_reg[31]_0 [6]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[13]_i_1 
       (.I0(ftch_error_addr_1[13]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [7]),
        .O(\ftch_error_addr_reg[31]_0 [7]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[14]_i_1 
       (.I0(ftch_error_addr_1[14]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [8]),
        .O(\ftch_error_addr_reg[31]_0 [8]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[15]_i_1 
       (.I0(ftch_error_addr_1[15]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [9]),
        .O(\ftch_error_addr_reg[31]_0 [9]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[16]_i_1 
       (.I0(ftch_error_addr_1[16]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [10]),
        .O(\ftch_error_addr_reg[31]_0 [10]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[17]_i_1 
       (.I0(ftch_error_addr_1[17]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [11]),
        .O(\ftch_error_addr_reg[31]_0 [11]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[18]_i_1 
       (.I0(ftch_error_addr_1[18]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [12]),
        .O(\ftch_error_addr_reg[31]_0 [12]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[19]_i_1 
       (.I0(ftch_error_addr_1[19]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [13]),
        .O(\ftch_error_addr_reg[31]_0 [13]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[20]_i_1 
       (.I0(ftch_error_addr_1[20]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [14]),
        .O(\ftch_error_addr_reg[31]_0 [14]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[21]_i_1 
       (.I0(ftch_error_addr_1[21]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [15]),
        .O(\ftch_error_addr_reg[31]_0 [15]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[22]_i_1 
       (.I0(ftch_error_addr_1[22]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [16]),
        .O(\ftch_error_addr_reg[31]_0 [16]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[23]_i_1 
       (.I0(ftch_error_addr_1[23]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [17]),
        .O(\ftch_error_addr_reg[31]_0 [17]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[24]_i_1 
       (.I0(ftch_error_addr_1[24]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [18]),
        .O(\ftch_error_addr_reg[31]_0 [18]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[25]_i_1 
       (.I0(ftch_error_addr_1[25]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [19]),
        .O(\ftch_error_addr_reg[31]_0 [19]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[26]_i_1 
       (.I0(ftch_error_addr_1[26]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [20]),
        .O(\ftch_error_addr_reg[31]_0 [20]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[27]_i_1 
       (.I0(ftch_error_addr_1[27]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [21]),
        .O(\ftch_error_addr_reg[31]_0 [21]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[28]_i_1 
       (.I0(ftch_error_addr_1[28]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [22]),
        .O(\ftch_error_addr_reg[31]_0 [22]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[29]_i_1 
       (.I0(ftch_error_addr_1[29]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [23]),
        .O(\ftch_error_addr_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[30]_i_1 
       (.I0(ftch_error_addr_1[30]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [24]),
        .O(\ftch_error_addr_reg[31]_0 [24]));
  LUT4 #(
    .INIT(16'h0008)) 
    \ftch_error_addr[31]_i_1 
       (.I0(ftch_cs[1]),
        .I1(ftch_cs[0]),
        .I2(s2mm_active_reg_rep__2_2),
        .I3(ftch_cs[2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ftch_error_addr[31]_i_1__0 
       (.I0(\ftch_error_addr_reg[31]_2 ),
        .I1(p_42_out),
        .I2(p_40_out),
        .I3(p_41_out),
        .O(\GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg_0 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[31]_i_2 
       (.I0(ftch_error_addr_1[31]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [25]),
        .O(\ftch_error_addr_reg[31]_0 [25]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[6]_i_1 
       (.I0(ftch_error_addr_1[6]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [0]),
        .O(\ftch_error_addr_reg[31]_0 [0]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[7]_i_1 
       (.I0(ftch_error_addr_1[7]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [1]),
        .O(\ftch_error_addr_reg[31]_0 [1]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[8]_i_1 
       (.I0(ftch_error_addr_1[8]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [2]),
        .O(\ftch_error_addr_reg[31]_0 [2]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[9]_i_1 
       (.I0(ftch_error_addr_1[9]),
        .I1(p_41_out),
        .I2(p_40_out),
        .I3(p_42_out),
        .I4(\ftch_error_addr_reg[31]_1 [3]),
        .O(\ftch_error_addr_reg[31]_0 [3]));
  FDRE \ftch_error_addr_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[4]),
        .Q(ftch_error_addr_1[10]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[5]),
        .Q(ftch_error_addr_1[11]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[6]),
        .Q(ftch_error_addr_1[12]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[7]),
        .Q(ftch_error_addr_1[13]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[8]),
        .Q(ftch_error_addr_1[14]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[9]),
        .Q(ftch_error_addr_1[15]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[10]),
        .Q(ftch_error_addr_1[16]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[11]),
        .Q(ftch_error_addr_1[17]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[12]),
        .Q(ftch_error_addr_1[18]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[13]),
        .Q(ftch_error_addr_1[19]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[14]),
        .Q(ftch_error_addr_1[20]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[15]),
        .Q(ftch_error_addr_1[21]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[16]),
        .Q(ftch_error_addr_1[22]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[17]),
        .Q(ftch_error_addr_1[23]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[24] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[18]),
        .Q(ftch_error_addr_1[24]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[25] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[19]),
        .Q(ftch_error_addr_1[25]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[20]),
        .Q(ftch_error_addr_1[26]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[27] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[21]),
        .Q(ftch_error_addr_1[27]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[28] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[22]),
        .Q(ftch_error_addr_1[28]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[29] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[23]),
        .Q(ftch_error_addr_1[29]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[30] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[24]),
        .Q(ftch_error_addr_1[30]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[31] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[25]),
        .Q(ftch_error_addr_1[31]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[0]),
        .Q(ftch_error_addr_1[6]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[1]),
        .Q(ftch_error_addr_1[7]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[2]),
        .Q(ftch_error_addr_1[8]),
        .R(p_0_in));
  FDRE \ftch_error_addr_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[3]),
        .Q(ftch_error_addr_1[9]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \intg_f[4]_i_1 
       (.I0(s2mm_active_reg_rep__2_0),
        .I1(\ch_active_i_reg[0]_0 ),
        .O(number));
  LUT4 #(
    .INIT(16'h0074)) 
    s2mm_active_i_1
       (.I0(s2mm_done),
        .I1(ftch_what_cs),
        .I2(service_ch_s2mm_i2),
        .I3(s2mm_active_reg_rep__2_2),
        .O(s2mm_active_i));
  (* ORIG_CELL_NAME = "s2mm_active_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    s2mm_active_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s2mm_active_i),
        .Q(s2mm_active_reg_0),
        .R(p_0_in));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "s2mm_active_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE #(
    .INIT(1'b0)) 
    s2mm_active_reg_rep
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s2mm_active_rep_i_1_n_0),
        .Q(s2mm_active_reg_rep_n_0),
        .R(p_0_in));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "s2mm_active_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    s2mm_active_reg_rep__0
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s2mm_active_rep__0_i_1_n_0),
        .Q(s2mm_active_reg_rep__0_0),
        .R(p_0_in));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "s2mm_active_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    s2mm_active_reg_rep__1
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s2mm_active_rep__1_i_1_n_0),
        .Q(s2mm_active_reg_rep__1_0),
        .R(p_0_in));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "s2mm_active_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    s2mm_active_reg_rep__2
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s2mm_active_rep__2_i_1_n_0),
        .Q(s2mm_active_reg_rep__2_0),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h0074)) 
    s2mm_active_rep__0_i_1
       (.I0(s2mm_done),
        .I1(ftch_what_cs),
        .I2(service_ch_s2mm_i2),
        .I3(s2mm_active_reg_rep__2_2),
        .O(s2mm_active_rep__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h0074)) 
    s2mm_active_rep__1_i_1
       (.I0(s2mm_done),
        .I1(ftch_what_cs),
        .I2(service_ch_s2mm_i2),
        .I3(s2mm_active_reg_rep__2_2),
        .O(s2mm_active_rep__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h0074)) 
    s2mm_active_rep__2_i_1
       (.I0(s2mm_done),
        .I1(ftch_what_cs),
        .I2(service_ch_s2mm_i2),
        .I3(s2mm_active_reg_rep__2_2),
        .O(s2mm_active_rep__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0074)) 
    s2mm_active_rep_i_1
       (.I0(s2mm_done),
        .I1(ftch_what_cs),
        .I2(service_ch_s2mm_i2),
        .I3(s2mm_active_reg_rep__2_2),
        .O(s2mm_active_rep_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    s2mm_done_i_1
       (.I0(ftch_cs[2]),
        .I1(ftch_done),
        .I2(s2mm_active_reg_rep__2_2),
        .I3(ftch_cs[0]),
        .I4(ftch_cs[1]),
        .I5(s2mm_active_reg_0),
        .O(s2mm_done_i));
  FDRE #(
    .INIT(1'b0)) 
    s2mm_done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s2mm_done_i),
        .Q(s2mm_done),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000020202)) 
    s2mm_halted_set_i_2
       (.I0(\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ),
        .I1(p_38_out),
        .I2(dma_s2mm_error),
        .I3(ftch_error_early),
        .I4(s2mm_active_reg_0),
        .I5(soft_reset),
        .O(\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.s2mm_stale_descriptor_reg_0 ));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    s_axis_ftch_cmd_tvalid_i_1
       (.I0(ftch_cs[2]),
        .I1(s2mm_active_reg_rep__2_2),
        .I2(ftch_cs[0]),
        .I3(ftch_cs[1]),
        .I4(s_axis_ftch_cmd_tready),
        .I5(s_axis_ftch_cmd_tvalid),
        .O(\ftch_cs_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    sg_decerr_i_1
       (.I0(p_33_out),
        .I1(sg_interr_reg),
        .I2(s2mm_active_reg_rep__2_0),
        .I3(p_40_out),
        .I4(\ch_active_i_reg[0]_0 ),
        .I5(sg_decerr),
        .O(\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sg_decerr_i_1__0
       (.I0(p_40_out),
        .I1(p_33_out),
        .I2(p_19_out_1[2]),
        .O(\GEN_CH2_FETCH.s2mm_ftch_decerr_set_i_reg_0 ));
  LUT5 #(
    .INIT(32'hCC00C800)) 
    sg_ftch_error_i_1
       (.I0(p_42_out),
        .I1(s2mm_active_reg_rep__2_0),
        .I2(p_40_out),
        .I3(\ch_active_i_reg[0]_0 ),
        .I4(p_41_out),
        .O(sg_ftch_error0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sg_ftch_error_i_1__0
       (.I0(p_40_out),
        .I1(p_41_out),
        .I2(p_42_out),
        .O(sg_ftch_error0_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    sg_idle_i_2
       (.I0(\fetch_address_i_reg[0] ),
        .I1(\ch_active_i_reg[0]_0 ),
        .I2(s2mm_active_reg_rep__2_0),
        .I3(CO),
        .O(sg_idle0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    sg_interr_i_1
       (.I0(p_35_out),
        .I1(sg_interr_reg),
        .I2(s2mm_active_reg_rep__2_0),
        .I3(\ch_active_i_reg[0]_0 ),
        .I4(p_42_out),
        .I5(sg_interr),
        .O(\GEN_CH2_UPDATE.ch2_updt_interr_set_reg ));
  LUT3 #(
    .INIT(8'hFE)) 
    sg_interr_i_1__0
       (.I0(p_42_out),
        .I1(p_35_out),
        .I2(p_19_out_1[0]),
        .O(\GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    sg_slverr_i_1
       (.I0(s2mm_active_reg_rep__2_0),
        .I1(p_41_out),
        .I2(\ch_active_i_reg[0]_0 ),
        .I3(p_34_out),
        .I4(sg_interr_reg),
        .I5(sg_slverr),
        .O(s2mm_active_reg_rep__2_1));
  LUT3 #(
    .INIT(8'hFE)) 
    sg_slverr_i_1__0
       (.I0(p_41_out),
        .I1(p_34_out),
        .I2(p_19_out_1[1]),
        .O(\GEN_CH2_FETCH.s2mm_ftch_slverr_set_i_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    use_crntdesc_i_2
       (.I0(\ch_active_i_reg[0]_0 ),
        .I1(s2mm_active_reg_rep__2_0),
        .O(ch_s2mm_ftch_active));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hF8888888)) 
    \wraddr_int[8]_i_2 
       (.I0(\wraddr_int[8]_i_5_n_0 ),
        .I1(\wraddr_int_reg[8] ),
        .I2(\ch_active_i_reg[0]_0 ),
        .I3(s2mm_active_reg_rep__2_0),
        .I4(p_5_out),
        .O(\ch_active_i_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h88808888)) 
    \wraddr_int[8]_i_5 
       (.I0(s2mm_active_reg_rep__2_0),
        .I1(\ch_active_i_reg[0]_0 ),
        .I2(\wraddr_int_reg[8]_0 [1]),
        .I3(\wraddr_int_reg[8]_0 [0]),
        .I4(m_axi_sg_rvalid),
        .O(\wraddr_int[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    writing_lsb_i_2
       (.I0(ftch_cs[2]),
        .I1(s2mm_active_reg_rep__2_2),
        .I2(ftch_cs[0]),
        .I3(ftch_cs[1]),
        .I4(s2mm_active_reg_rep__0_0),
        .I5(\ch_active_i_reg[0]_0 ),
        .O(curdesc_tdata13_out));
endmodule

(* ORIG_REF_NAME = "axi_msg_intrpt" *) 
module mcu_axi_mcdma_0_0_axi_msg_intrpt
   (s2mm_ch_dly_irq_set,
    s2mm_ch_pktcount,
    ch_delay_cnt_en,
    s2mm_ch_ioc_irq_set,
    Q,
    \ch_thresh_count_reg[7]_0 ,
    SR,
    s_axi_aclk,
    p_0_in,
    \packet_count_reg[0]_0 ,
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_cnt_en_reg_0 ,
    s2mm_ch_irqdelay_wren,
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7]_0 ,
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7]_1 ,
    s2mm_ch_dmacr,
    ch_thresh_count1__1,
    p_28_out,
    ch_ioc_irq_set_i_reg_0,
    out,
    s2mm_ch_irqthresh_wren,
    ch_ioc_irq_set_i_reg_1,
    ch_delay_zero__6,
    E);
  output [0:0]s2mm_ch_dly_irq_set;
  output [15:0]s2mm_ch_pktcount;
  output ch_delay_cnt_en;
  output [0:0]s2mm_ch_ioc_irq_set;
  output [7:0]Q;
  output [7:0]\ch_thresh_count_reg[7]_0 ;
  input [0:0]SR;
  input s_axi_aclk;
  input p_0_in;
  input \packet_count_reg[0]_0 ;
  input \GEN_CH1_DELAY_INTERRUPT.ch_delay_cnt_en_reg_0 ;
  input [0:0]s2mm_ch_irqdelay_wren;
  input \GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7]_0 ;
  input \GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7]_1 ;
  input [15:0]s2mm_ch_dmacr;
  input ch_thresh_count1__1;
  input p_28_out;
  input [0:0]ch_ioc_irq_set_i_reg_0;
  input out;
  input [0:0]s2mm_ch_irqthresh_wren;
  input [0:0]ch_ioc_irq_set_i_reg_1;
  input ch_delay_zero__6;
  input [0:0]E;

  wire [0:0]E;
  wire \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt[1]_i_2_n_0 ;
  wire \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt[6]_i_4_n_0 ;
  wire \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[0] ;
  wire \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[1] ;
  wire \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[2] ;
  wire \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[3] ;
  wire \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[4] ;
  wire \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[5] ;
  wire \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[6] ;
  wire \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0 ;
  wire \GEN_CH1_DELAY_INTERRUPT.ch_delay_cnt_en_reg_0 ;
  wire \GEN_CH1_DELAY_INTERRUPT.ch_delay_count[7]_i_1_n_0 ;
  wire \GEN_CH1_DELAY_INTERRUPT.ch_delay_count[7]_i_3_n_0 ;
  wire \GEN_CH1_DELAY_INTERRUPT.ch_delay_count[7]_i_4_n_0 ;
  wire \GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7]_0 ;
  wire \GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7]_1 ;
  wire \GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_3_n_0 ;
  wire \GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_4_n_0 ;
  wire \GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_6_n_0 ;
  wire \GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_7_n_0 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ch_delay_cnt_en;
  wire ch_delay_zero__6;
  wire [6:0]ch_dly_fast_cnt;
  wire ch_dly_fast_incr;
  wire ch_ioc_irq_set_i_i_1_n_0;
  wire ch_ioc_irq_set_i_i_2_n_0;
  wire ch_ioc_irq_set_i_i_3_n_0;
  wire [0:0]ch_ioc_irq_set_i_reg_0;
  wire [0:0]ch_ioc_irq_set_i_reg_1;
  wire ch_thresh_count1__1;
  wire \ch_thresh_count[6]_i_2_n_0 ;
  wire \ch_thresh_count[7]_i_3_n_0 ;
  wire \ch_thresh_count[7]_i_4_n_0 ;
  wire \ch_thresh_count[7]_i_5_n_0 ;
  wire [7:0]\ch_thresh_count_reg[7]_0 ;
  wire out;
  wire p_0_in;
  wire p_28_out;
  wire [7:0]p_2_in__0;
  wire p_7_out;
  wire \packet_count[0]_i_2_n_0 ;
  wire \packet_count_reg[0]_0 ;
  wire \packet_count_reg[0]_i_1_n_0 ;
  wire \packet_count_reg[0]_i_1_n_1 ;
  wire \packet_count_reg[0]_i_1_n_2 ;
  wire \packet_count_reg[0]_i_1_n_3 ;
  wire \packet_count_reg[0]_i_1_n_4 ;
  wire \packet_count_reg[0]_i_1_n_5 ;
  wire \packet_count_reg[0]_i_1_n_6 ;
  wire \packet_count_reg[0]_i_1_n_7 ;
  wire \packet_count_reg[12]_i_1_n_1 ;
  wire \packet_count_reg[12]_i_1_n_2 ;
  wire \packet_count_reg[12]_i_1_n_3 ;
  wire \packet_count_reg[12]_i_1_n_4 ;
  wire \packet_count_reg[12]_i_1_n_5 ;
  wire \packet_count_reg[12]_i_1_n_6 ;
  wire \packet_count_reg[12]_i_1_n_7 ;
  wire \packet_count_reg[4]_i_1_n_0 ;
  wire \packet_count_reg[4]_i_1_n_1 ;
  wire \packet_count_reg[4]_i_1_n_2 ;
  wire \packet_count_reg[4]_i_1_n_3 ;
  wire \packet_count_reg[4]_i_1_n_4 ;
  wire \packet_count_reg[4]_i_1_n_5 ;
  wire \packet_count_reg[4]_i_1_n_6 ;
  wire \packet_count_reg[4]_i_1_n_7 ;
  wire \packet_count_reg[8]_i_1_n_0 ;
  wire \packet_count_reg[8]_i_1_n_1 ;
  wire \packet_count_reg[8]_i_1_n_2 ;
  wire \packet_count_reg[8]_i_1_n_3 ;
  wire \packet_count_reg[8]_i_1_n_4 ;
  wire \packet_count_reg[8]_i_1_n_5 ;
  wire \packet_count_reg[8]_i_1_n_6 ;
  wire \packet_count_reg[8]_i_1_n_7 ;
  wire [7:0]plusOp__0;
  wire [0:0]s2mm_ch_dly_irq_set;
  wire [15:0]s2mm_ch_dmacr;
  wire [0:0]s2mm_ch_ioc_irq_set;
  wire [0:0]s2mm_ch_irqdelay_wren;
  wire [0:0]s2mm_ch_irqthresh_wren;
  wire [15:0]s2mm_ch_pktcount;
  wire s_axi_aclk;
  wire [3:3]\NLW_packet_count_reg[12]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt[0]_i_1 
       (.I0(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[1] ),
        .I1(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h98)) 
    \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt[1]_i_1 
       (.I0(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch_dly_fast_cnt[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt[1]_i_2 
       (.I0(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[5] ),
        .I1(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[3] ),
        .I2(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[4] ),
        .I4(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[6] ),
        .O(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt[2]_i_1 
       (.I0(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[2] ),
        .I1(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[1] ),
        .O(ch_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt[3]_i_1 
       (.I0(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[3] ),
        .O(ch_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt[4]_i_1 
       (.I0(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[4] ),
        .O(ch_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt[5]_i_1 
       (.I0(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[4] ),
        .I3(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[3] ),
        .I5(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[5] ),
        .O(ch_dly_fast_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt[6]_i_4_n_0 ),
        .I1(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[5] ),
        .I2(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[4] ),
        .I5(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[6] ),
        .O(ch_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt[6]_i_4 
       (.I0(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[1] ),
        .O(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ch_dly_fast_cnt[0]),
        .Q(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ch_dly_fast_cnt[1]),
        .Q(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[1] ),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ch_dly_fast_cnt[2]),
        .Q(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[2] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ch_dly_fast_cnt[3]),
        .Q(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[3] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ch_dly_fast_cnt[4]),
        .Q(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[4] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ch_dly_fast_cnt[5]),
        .Q(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[5] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ch_dly_fast_cnt[6]),
        .Q(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[6] ),
        .S(SR));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_i_1 
       (.I0(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[6] ),
        .I1(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[4] ),
        .I2(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[3] ),
        .I4(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt_reg_n_0_[5] ),
        .I5(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_cnt[6]_i_4_n_0 ),
        .O(ch_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ch_dly_fast_incr),
        .Q(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_cnt_en_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_DELAY_INTERRUPT.ch_delay_cnt_en_reg_0 ),
        .Q(ch_delay_cnt_en),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count[5]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__0[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count[6]_i_1 
       (.I0(\GEN_CH1_DELAY_INTERRUPT.ch_delay_count[7]_i_4_n_0 ),
        .I1(Q[6]),
        .O(plusOp__0[6]));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count[7]_i_1 
       (.I0(\GEN_CH1_DELAY_INTERRUPT.ch_delay_count[7]_i_3_n_0 ),
        .I1(s2mm_ch_irqdelay_wren),
        .I2(\GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7]_0 ),
        .I3(ch_delay_cnt_en),
        .I4(\GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7]_1 ),
        .O(\GEN_CH1_DELAY_INTERRUPT.ch_delay_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count[7]_i_2 
       (.I0(Q[6]),
        .I1(\GEN_CH1_DELAY_INTERRUPT.ch_delay_count[7]_i_4_n_0 ),
        .I2(Q[7]),
        .O(plusOp__0[7]));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count[7]_i_3 
       (.I0(Q[7]),
        .I1(s2mm_ch_dmacr[15]),
        .I2(Q[6]),
        .I3(s2mm_ch_dmacr[14]),
        .I4(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0 ),
        .I5(\GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_4_n_0 ),
        .O(\GEN_CH1_DELAY_INTERRUPT.ch_delay_count[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count[7]_i_4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\GEN_CH1_DELAY_INTERRUPT.ch_delay_count[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[0]),
        .Q(Q[0]),
        .R(\GEN_CH1_DELAY_INTERRUPT.ch_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[1]),
        .Q(Q[1]),
        .R(\GEN_CH1_DELAY_INTERRUPT.ch_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[2]),
        .Q(Q[2]),
        .R(\GEN_CH1_DELAY_INTERRUPT.ch_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[3]),
        .Q(Q[3]),
        .R(\GEN_CH1_DELAY_INTERRUPT.ch_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[4]),
        .Q(Q[4]),
        .R(\GEN_CH1_DELAY_INTERRUPT.ch_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[5]),
        .Q(Q[5]),
        .R(\GEN_CH1_DELAY_INTERRUPT.ch_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[6]),
        .Q(Q[6]),
        .R(\GEN_CH1_DELAY_INTERRUPT.ch_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_delay_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[7]),
        .Q(Q[7]),
        .R(\GEN_CH1_DELAY_INTERRUPT.ch_delay_count[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_1 
       (.I0(ch_delay_zero__6),
        .I1(\GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0 ),
        .I2(\GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_3_n_0 ),
        .I3(\GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_4_n_0 ),
        .O(p_7_out));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_3 
       (.I0(Q[7]),
        .I1(s2mm_ch_dmacr[15]),
        .I2(Q[6]),
        .I3(s2mm_ch_dmacr[14]),
        .O(\GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_4 
       (.I0(\GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_6_n_0 ),
        .I1(Q[1]),
        .I2(s2mm_ch_dmacr[9]),
        .I3(Q[0]),
        .I4(s2mm_ch_dmacr[8]),
        .I5(\GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_7_n_0 ),
        .O(\GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_6 
       (.I0(Q[4]),
        .I1(s2mm_ch_dmacr[12]),
        .I2(Q[3]),
        .I3(s2mm_ch_dmacr[11]),
        .O(\GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_7 
       (.I0(Q[5]),
        .I1(s2mm_ch_dmacr[13]),
        .I2(Q[2]),
        .I3(s2mm_ch_dmacr[10]),
        .O(\GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_DELAY_INTERRUPT.ch_dly_irq_set_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_7_out),
        .Q(s2mm_ch_dly_irq_set),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ch_ioc_irq_set_i_i_1
       (.I0(ch_ioc_irq_set_i_i_2_n_0),
        .I1(ch_ioc_irq_set_i_i_3_n_0),
        .I2(p_28_out),
        .I3(ch_ioc_irq_set_i_reg_0),
        .I4(\ch_thresh_count_reg[7]_0 [7]),
        .I5(out),
        .O(ch_ioc_irq_set_i_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000200020002)) 
    ch_ioc_irq_set_i_i_2
       (.I0(\ch_thresh_count_reg[7]_0 [0]),
        .I1(\ch_thresh_count_reg[7]_0 [1]),
        .I2(\ch_thresh_count_reg[7]_0 [2]),
        .I3(s2mm_ch_irqthresh_wren),
        .I4(s2mm_ch_dly_irq_set),
        .I5(ch_ioc_irq_set_i_reg_1),
        .O(ch_ioc_irq_set_i_i_2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ch_ioc_irq_set_i_i_3
       (.I0(\ch_thresh_count_reg[7]_0 [6]),
        .I1(\ch_thresh_count_reg[7]_0 [5]),
        .I2(\ch_thresh_count_reg[7]_0 [4]),
        .I3(\ch_thresh_count_reg[7]_0 [3]),
        .O(ch_ioc_irq_set_i_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ch_ioc_irq_set_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ch_ioc_irq_set_i_i_1_n_0),
        .Q(s2mm_ch_ioc_irq_set),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8B)) 
    \ch_thresh_count[0]_i_1 
       (.I0(s2mm_ch_dmacr[0]),
        .I1(\ch_thresh_count[7]_i_4_n_0 ),
        .I2(\ch_thresh_count_reg[7]_0 [0]),
        .O(p_2_in__0[0]));
  LUT4 #(
    .INIT(16'hF099)) 
    \ch_thresh_count[1]_i_1 
       (.I0(\ch_thresh_count_reg[7]_0 [0]),
        .I1(\ch_thresh_count_reg[7]_0 [1]),
        .I2(s2mm_ch_dmacr[1]),
        .I3(\ch_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in__0[1]));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \ch_thresh_count[2]_i_1 
       (.I0(\ch_thresh_count_reg[7]_0 [2]),
        .I1(\ch_thresh_count_reg[7]_0 [1]),
        .I2(\ch_thresh_count_reg[7]_0 [0]),
        .I3(s2mm_ch_dmacr[2]),
        .I4(\ch_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in__0[2]));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \ch_thresh_count[3]_i_1 
       (.I0(\ch_thresh_count_reg[7]_0 [3]),
        .I1(\ch_thresh_count_reg[7]_0 [0]),
        .I2(\ch_thresh_count_reg[7]_0 [1]),
        .I3(\ch_thresh_count_reg[7]_0 [2]),
        .I4(s2mm_ch_dmacr[3]),
        .I5(\ch_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in__0[3]));
  LUT4 #(
    .INIT(16'hF099)) 
    \ch_thresh_count[4]_i_1 
       (.I0(\ch_thresh_count_reg[7]_0 [4]),
        .I1(\ch_thresh_count[6]_i_2_n_0 ),
        .I2(s2mm_ch_dmacr[4]),
        .I3(\ch_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in__0[4]));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \ch_thresh_count[5]_i_1 
       (.I0(\ch_thresh_count_reg[7]_0 [5]),
        .I1(\ch_thresh_count[6]_i_2_n_0 ),
        .I2(\ch_thresh_count_reg[7]_0 [4]),
        .I3(s2mm_ch_dmacr[5]),
        .I4(\ch_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in__0[5]));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \ch_thresh_count[6]_i_1 
       (.I0(\ch_thresh_count_reg[7]_0 [6]),
        .I1(\ch_thresh_count_reg[7]_0 [4]),
        .I2(\ch_thresh_count[6]_i_2_n_0 ),
        .I3(\ch_thresh_count_reg[7]_0 [5]),
        .I4(s2mm_ch_dmacr[6]),
        .I5(\ch_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ch_thresh_count[6]_i_2 
       (.I0(\ch_thresh_count_reg[7]_0 [2]),
        .I1(\ch_thresh_count_reg[7]_0 [1]),
        .I2(\ch_thresh_count_reg[7]_0 [0]),
        .I3(\ch_thresh_count_reg[7]_0 [3]),
        .O(\ch_thresh_count[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \ch_thresh_count[7]_i_2 
       (.I0(\ch_thresh_count_reg[7]_0 [7]),
        .I1(\ch_thresh_count_reg[7]_0 [6]),
        .I2(\ch_thresh_count[7]_i_3_n_0 ),
        .I3(s2mm_ch_dmacr[7]),
        .I4(\ch_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in__0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ch_thresh_count[7]_i_3 
       (.I0(\ch_thresh_count_reg[7]_0 [4]),
        .I1(\ch_thresh_count_reg[7]_0 [2]),
        .I2(\ch_thresh_count_reg[7]_0 [1]),
        .I3(\ch_thresh_count_reg[7]_0 [0]),
        .I4(\ch_thresh_count_reg[7]_0 [3]),
        .I5(\ch_thresh_count_reg[7]_0 [5]),
        .O(\ch_thresh_count[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \ch_thresh_count[7]_i_4 
       (.I0(\ch_thresh_count[7]_i_5_n_0 ),
        .I1(\ch_thresh_count_reg[7]_0 [7]),
        .I2(\ch_thresh_count_reg[7]_0 [6]),
        .I3(\ch_thresh_count_reg[7]_0 [5]),
        .I4(\ch_thresh_count_reg[7]_0 [4]),
        .I5(ch_thresh_count1__1),
        .O(\ch_thresh_count[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \ch_thresh_count[7]_i_5 
       (.I0(\ch_thresh_count_reg[7]_0 [1]),
        .I1(\ch_thresh_count_reg[7]_0 [0]),
        .I2(\ch_thresh_count_reg[7]_0 [3]),
        .I3(\ch_thresh_count_reg[7]_0 [2]),
        .O(\ch_thresh_count[7]_i_5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \ch_thresh_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in__0[0]),
        .Q(\ch_thresh_count_reg[7]_0 [0]),
        .S(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ch_thresh_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in__0[1]),
        .Q(\ch_thresh_count_reg[7]_0 [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ch_thresh_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in__0[2]),
        .Q(\ch_thresh_count_reg[7]_0 [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ch_thresh_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in__0[3]),
        .Q(\ch_thresh_count_reg[7]_0 [3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ch_thresh_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in__0[4]),
        .Q(\ch_thresh_count_reg[7]_0 [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ch_thresh_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in__0[5]),
        .Q(\ch_thresh_count_reg[7]_0 [5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ch_thresh_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in__0[6]),
        .Q(\ch_thresh_count_reg[7]_0 [6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ch_thresh_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_2_in__0[7]),
        .Q(\ch_thresh_count_reg[7]_0 [7]),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \packet_count[0]_i_2 
       (.I0(s2mm_ch_pktcount[0]),
        .O(\packet_count[0]_i_2_n_0 ));
  FDRE \packet_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\packet_count_reg[0]_0 ),
        .D(\packet_count_reg[0]_i_1_n_7 ),
        .Q(s2mm_ch_pktcount[0]),
        .R(p_0_in));
  CARRY4 \packet_count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\packet_count_reg[0]_i_1_n_0 ,\packet_count_reg[0]_i_1_n_1 ,\packet_count_reg[0]_i_1_n_2 ,\packet_count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\packet_count_reg[0]_i_1_n_4 ,\packet_count_reg[0]_i_1_n_5 ,\packet_count_reg[0]_i_1_n_6 ,\packet_count_reg[0]_i_1_n_7 }),
        .S({s2mm_ch_pktcount[3:1],\packet_count[0]_i_2_n_0 }));
  FDRE \packet_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\packet_count_reg[0]_0 ),
        .D(\packet_count_reg[8]_i_1_n_5 ),
        .Q(s2mm_ch_pktcount[10]),
        .R(p_0_in));
  FDRE \packet_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\packet_count_reg[0]_0 ),
        .D(\packet_count_reg[8]_i_1_n_4 ),
        .Q(s2mm_ch_pktcount[11]),
        .R(p_0_in));
  FDRE \packet_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\packet_count_reg[0]_0 ),
        .D(\packet_count_reg[12]_i_1_n_7 ),
        .Q(s2mm_ch_pktcount[12]),
        .R(p_0_in));
  CARRY4 \packet_count_reg[12]_i_1 
       (.CI(\packet_count_reg[8]_i_1_n_0 ),
        .CO({\NLW_packet_count_reg[12]_i_1_CO_UNCONNECTED [3],\packet_count_reg[12]_i_1_n_1 ,\packet_count_reg[12]_i_1_n_2 ,\packet_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\packet_count_reg[12]_i_1_n_4 ,\packet_count_reg[12]_i_1_n_5 ,\packet_count_reg[12]_i_1_n_6 ,\packet_count_reg[12]_i_1_n_7 }),
        .S(s2mm_ch_pktcount[15:12]));
  FDRE \packet_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\packet_count_reg[0]_0 ),
        .D(\packet_count_reg[12]_i_1_n_6 ),
        .Q(s2mm_ch_pktcount[13]),
        .R(p_0_in));
  FDRE \packet_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\packet_count_reg[0]_0 ),
        .D(\packet_count_reg[12]_i_1_n_5 ),
        .Q(s2mm_ch_pktcount[14]),
        .R(p_0_in));
  FDRE \packet_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\packet_count_reg[0]_0 ),
        .D(\packet_count_reg[12]_i_1_n_4 ),
        .Q(s2mm_ch_pktcount[15]),
        .R(p_0_in));
  FDRE \packet_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\packet_count_reg[0]_0 ),
        .D(\packet_count_reg[0]_i_1_n_6 ),
        .Q(s2mm_ch_pktcount[1]),
        .R(p_0_in));
  FDRE \packet_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\packet_count_reg[0]_0 ),
        .D(\packet_count_reg[0]_i_1_n_5 ),
        .Q(s2mm_ch_pktcount[2]),
        .R(p_0_in));
  FDRE \packet_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\packet_count_reg[0]_0 ),
        .D(\packet_count_reg[0]_i_1_n_4 ),
        .Q(s2mm_ch_pktcount[3]),
        .R(p_0_in));
  FDRE \packet_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\packet_count_reg[0]_0 ),
        .D(\packet_count_reg[4]_i_1_n_7 ),
        .Q(s2mm_ch_pktcount[4]),
        .R(p_0_in));
  CARRY4 \packet_count_reg[4]_i_1 
       (.CI(\packet_count_reg[0]_i_1_n_0 ),
        .CO({\packet_count_reg[4]_i_1_n_0 ,\packet_count_reg[4]_i_1_n_1 ,\packet_count_reg[4]_i_1_n_2 ,\packet_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\packet_count_reg[4]_i_1_n_4 ,\packet_count_reg[4]_i_1_n_5 ,\packet_count_reg[4]_i_1_n_6 ,\packet_count_reg[4]_i_1_n_7 }),
        .S(s2mm_ch_pktcount[7:4]));
  FDRE \packet_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\packet_count_reg[0]_0 ),
        .D(\packet_count_reg[4]_i_1_n_6 ),
        .Q(s2mm_ch_pktcount[5]),
        .R(p_0_in));
  FDRE \packet_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\packet_count_reg[0]_0 ),
        .D(\packet_count_reg[4]_i_1_n_5 ),
        .Q(s2mm_ch_pktcount[6]),
        .R(p_0_in));
  FDRE \packet_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\packet_count_reg[0]_0 ),
        .D(\packet_count_reg[4]_i_1_n_4 ),
        .Q(s2mm_ch_pktcount[7]),
        .R(p_0_in));
  FDRE \packet_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\packet_count_reg[0]_0 ),
        .D(\packet_count_reg[8]_i_1_n_7 ),
        .Q(s2mm_ch_pktcount[8]),
        .R(p_0_in));
  CARRY4 \packet_count_reg[8]_i_1 
       (.CI(\packet_count_reg[4]_i_1_n_0 ),
        .CO({\packet_count_reg[8]_i_1_n_0 ,\packet_count_reg[8]_i_1_n_1 ,\packet_count_reg[8]_i_1_n_2 ,\packet_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\packet_count_reg[8]_i_1_n_4 ,\packet_count_reg[8]_i_1_n_5 ,\packet_count_reg[8]_i_1_n_6 ,\packet_count_reg[8]_i_1_n_7 }),
        .S(s2mm_ch_pktcount[11:8]));
  FDRE \packet_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\packet_count_reg[0]_0 ),
        .D(\packet_count_reg[8]_i_1_n_6 ),
        .Q(s2mm_ch_pktcount[9]),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_msg_mm2s_basic_wrap" *) 
module mcu_axi_mcdma_0_0_axi_msg_mm2s_basic_wrap
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    sig_stream_rst,
    m_axi_sg_arlen,
    s_axis_ftch_cmd_tready,
    m_axi_sg_araddr,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    ftch_decerr_i,
    ftch_slverr_i,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    s_axi_aclk,
    s_axis_ftch_cmd_tvalid,
    p_18_out,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    sig_init_reg,
    sig_init_reg2,
    m_axi_sg_arready,
    m_axi_sg_rresp,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] );
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output sig_stream_rst;
  output [0:0]m_axi_sg_arlen;
  output s_axis_ftch_cmd_tready;
  output [25:0]m_axi_sg_araddr;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output ftch_decerr_i;
  output ftch_slverr_i;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input s_axi_aclk;
  input s_axis_ftch_cmd_tvalid;
  input p_18_out;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input sig_init_reg;
  input sig_init_reg2;
  input m_axi_sg_arready;
  input [1:0]m_axi_sg_rresp;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  input [25:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;

  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire I_ADDR_CNTL_n_4;
  wire \I_CMD_FIFO/sig_init_done ;
  wire I_CMD_STATUS_n_10;
  wire I_CMD_STATUS_n_11;
  wire I_CMD_STATUS_n_12;
  wire I_CMD_STATUS_n_13;
  wire I_CMD_STATUS_n_14;
  wire I_CMD_STATUS_n_15;
  wire I_CMD_STATUS_n_16;
  wire I_CMD_STATUS_n_17;
  wire I_CMD_STATUS_n_18;
  wire I_CMD_STATUS_n_19;
  wire I_CMD_STATUS_n_20;
  wire I_CMD_STATUS_n_21;
  wire I_CMD_STATUS_n_22;
  wire I_CMD_STATUS_n_23;
  wire I_CMD_STATUS_n_24;
  wire I_CMD_STATUS_n_25;
  wire I_CMD_STATUS_n_26;
  wire I_CMD_STATUS_n_27;
  wire I_CMD_STATUS_n_28;
  wire I_CMD_STATUS_n_29;
  wire I_CMD_STATUS_n_30;
  wire I_CMD_STATUS_n_31;
  wire I_CMD_STATUS_n_6;
  wire I_CMD_STATUS_n_7;
  wire I_CMD_STATUS_n_8;
  wire I_CMD_STATUS_n_9;
  wire I_MSTR_SCC_n_3;
  wire I_MSTR_SCC_n_4;
  wire I_RESET_n_2;
  wire I_RESET_n_3;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  wire [25:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire p_18_out;
  wire s_axi_aclk;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_cmd2mstr_cmd_valid;
  wire [31:6]sig_cmd_addr_reg;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_mstr2addr_cmd_valid;
  wire sig_next_burst;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_okay_reg;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2data_ready;
  wire [6:5]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

  mcu_axi_mcdma_0_0_axi_msg_addr_cntl I_ADDR_CNTL
       (.Q(sig_cmd_addr_reg),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .s_axi_aclk(s_axi_aclk),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_addr_reg_empty_reg_0(I_ADDR_CNTL_n_4),
        .sig_addr_valid_reg_reg_0(I_MSTR_SCC_n_4),
        .sig_addr_valid_reg_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_calc_error_reg_reg_0(I_MSTR_SCC_n_3),
        .sig_cmd_burst_reg(sig_cmd_burst_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  mcu_axi_mcdma_0_0_axi_msg_cmd_status_41 I_CMD_STATUS
       (.Q({I_CMD_STATUS_n_6,I_CMD_STATUS_n_7,I_CMD_STATUS_n_8,I_CMD_STATUS_n_9,I_CMD_STATUS_n_10,I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,sig_next_burst}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (sig_stream_rst),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .p_18_out(p_18_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_reg(I_RESET_n_2),
        .sig_init_done_reg_0(I_RESET_n_3),
        .sig_rd_sts_okay_reg(sig_rd_sts_okay_reg),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  mcu_axi_mcdma_0_0_axi_msg_scc I_MSTR_SCC
       (.Q({I_CMD_STATUS_n_6,I_CMD_STATUS_n_7,I_CMD_STATUS_n_8,I_CMD_STATUS_n_9,I_CMD_STATUS_n_10,I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,sig_next_burst}),
        .s_axi_aclk(s_axi_aclk),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .\sig_cmd_addr_reg_reg[31]_0 (sig_cmd_addr_reg),
        .\sig_cmd_addr_reg_reg[6]_0 (I_ADDR_CNTL_n_4),
        .sig_cmd_burst_reg(sig_cmd_burst_reg),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sm_set_error_reg_0(I_MSTR_SCC_n_3),
        .sm_set_error_reg_1(I_MSTR_SCC_n_4),
        .sm_set_error_reg_2(sig_stream_rst));
  mcu_axi_mcdma_0_0_axi_msg_rddata_cntl I_RD_DATA_CNTL
       (.m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .mm2s_rlast_del_reg_0(sig_stream_rst),
        .s_axi_aclk(s_axi_aclk),
        .sig_coelsc_okay_reg_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_okay(sig_data2rsc_okay),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status[5]));
  mcu_axi_mcdma_0_0_axi_msg_rd_status_cntl I_RD_STATUS_CNTLR
       (.s_axi_aclk(s_axi_aclk),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_okay(sig_data2rsc_okay),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_okay_reg(sig_rd_sts_okay_reg),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  mcu_axi_mcdma_0_0_axi_msg_reset I_RESET
       (.s_axi_aclk(s_axi_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_stream_rst),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(I_RESET_n_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3(I_RESET_n_3),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2));
endmodule

(* ORIG_REF_NAME = "axi_msg_rd_status_cntl" *) 
module mcu_axi_mcdma_0_0_axi_msg_rd_status_cntl
   (sig_rsc2stat_status,
    sig_rd_sts_okay_reg,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_tag_reg0,
    sig_push_rd_sts_reg,
    sig_rd_sts_decerr_reg0,
    s_axi_aclk,
    sig_data2rsc_valid,
    sig_data2rsc_okay,
    sig_data2rsc_decerr,
    sig_data2rsc_slverr);
  output [1:0]sig_rsc2stat_status;
  output sig_rd_sts_okay_reg;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  input sig_rd_sts_tag_reg0;
  input sig_push_rd_sts_reg;
  input sig_rd_sts_decerr_reg0;
  input s_axi_aclk;
  input sig_data2rsc_valid;
  input sig_data2rsc_okay;
  input sig_data2rsc_decerr;
  input sig_data2rsc_slverr;

  wire s_axi_aclk;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_okay_reg;
  wire sig_rd_sts_okay_reg0__0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2data_ready;
  wire [1:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;

  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rsc2stat_status[0]),
        .R(sig_rd_sts_tag_reg0));
  LUT5 #(
    .INIT(32'h00000002)) 
    sig_rd_sts_okay_reg0
       (.I0(sig_data2rsc_okay),
        .I1(sig_data2rsc_decerr),
        .I2(sig_rsc2stat_status[0]),
        .I3(sig_rsc2stat_status[1]),
        .I4(sig_data2rsc_slverr),
        .O(sig_rd_sts_okay_reg0__0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_okay_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_okay_reg0__0),
        .Q(sig_rd_sts_okay_reg),
        .S(sig_rd_sts_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(s_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b0),
        .Q(sig_rsc2data_ready),
        .S(sig_rd_sts_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(s_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_data2rsc_valid),
        .Q(sig_rsc2stat_status_valid),
        .R(sig_rd_sts_tag_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(sig_rsc2stat_status[1]),
        .I1(sig_data2rsc_slverr),
        .O(sig_rd_sts_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rsc2stat_status[1]),
        .R(sig_rd_sts_tag_reg0));
endmodule

(* ORIG_REF_NAME = "axi_msg_rddata_cntl" *) 
module mcu_axi_mcdma_0_0_axi_msg_rddata_cntl
   (m_axi_sg_rready,
    sig_data2rsc_valid,
    sig_data2rsc_okay,
    sig_data2rsc_decerr,
    sig_data2rsc_slverr,
    sig_push_rd_sts_reg,
    sig_rd_sts_decerr_reg0,
    mm2s_rlast_del_reg_0,
    s_axi_aclk,
    sig_rsc2data_ready,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rresp,
    sig_coelsc_okay_reg_reg_0,
    sig_rsc2stat_status);
  output m_axi_sg_rready;
  output sig_data2rsc_valid;
  output sig_data2rsc_okay;
  output sig_data2rsc_decerr;
  output sig_data2rsc_slverr;
  output sig_push_rd_sts_reg;
  output sig_rd_sts_decerr_reg0;
  input mm2s_rlast_del_reg_0;
  input s_axi_aclk;
  input sig_rsc2data_ready;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input [1:0]m_axi_sg_rresp;
  input sig_coelsc_okay_reg_reg_0;
  input [0:0]sig_rsc2stat_status;

  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire mm2s_rlast_del_i_1_n_0;
  wire mm2s_rlast_del_reg_0;
  wire s_axi_aclk;
  wire sig_coelsc_decerr_reg_i_1_n_0;
  wire sig_coelsc_okay_reg_i_1_n_0;
  wire sig_coelsc_okay_reg_reg_0;
  wire sig_coelsc_slverr_reg_i_1_n_0;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rsc2data_ready;
  wire [0:0]sig_rsc2stat_status;

  LUT2 #(
    .INIT(4'h8)) 
    mm2s_rlast_del_i_1
       (.I0(m_axi_sg_rlast),
        .I1(m_axi_sg_rvalid),
        .O(mm2s_rlast_del_i_1_n_0));
  FDRE mm2s_rlast_del_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(mm2s_rlast_del_i_1_n_0),
        .Q(sig_data2rsc_valid),
        .R(mm2s_rlast_del_reg_0));
  FDRE mm2s_rready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(m_axi_sg_rready),
        .R(mm2s_rlast_del_reg_0));
  LUT6 #(
    .INIT(64'hEAAA000000000000)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[0]),
        .I3(m_axi_sg_rresp[1]),
        .I4(sig_coelsc_okay_reg_reg_0),
        .I5(sig_rsc2data_ready),
        .O(sig_coelsc_decerr_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_coelsc_decerr_reg_i_1_n_0),
        .Q(sig_data2rsc_decerr),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2EFFFFFF)) 
    sig_coelsc_okay_reg_i_1
       (.I0(sig_data2rsc_okay),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[1]),
        .I3(sig_coelsc_okay_reg_reg_0),
        .I4(sig_rsc2data_ready),
        .O(sig_coelsc_okay_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_okay_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_coelsc_okay_reg_i_1_n_0),
        .Q(sig_data2rsc_okay),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAEA000000000000)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[1]),
        .I3(m_axi_sg_rresp[0]),
        .I4(sig_coelsc_okay_reg_reg_0),
        .I5(sig_rsc2data_ready),
        .O(sig_coelsc_slverr_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_coelsc_slverr_reg_i_1_n_0),
        .Q(sig_data2rsc_slverr),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_decerr_reg_i_2
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .O(sig_push_rd_sts_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_3
       (.I0(sig_data2rsc_decerr),
        .I1(sig_rsc2stat_status),
        .O(sig_rd_sts_decerr_reg0));
endmodule

(* ORIG_REF_NAME = "axi_msg_reset" *) 
module mcu_axi_mcdma_0_0_axi_msg_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_4,
    s_axi_aclk,
    sig_init_done,
    sig_init_reg,
    sig_init_reg2,
    sig_init_done_0);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_4;
  input s_axi_aclk;
  input sig_init_done;
  input sig_init_reg;
  input sig_init_reg2;
  input sig_init_done_0;

  wire s_axi_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_4;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_reg;
  wire sig_init_reg2;

  LUT1 #(
    .INIT(2'h1)) 
    mm2s_rready_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_4),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I1(sig_init_done),
        .I2(sig_init_reg),
        .I3(sig_init_reg2),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I1(sig_init_done_0),
        .I2(sig_init_reg),
        .I3(sig_init_reg2),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3));
endmodule

(* ORIG_REF_NAME = "axi_msg_s2mm_basic_wrap" *) 
module mcu_axi_mcdma_0_0_axi_msg_s2mm_basic_wrap
   (sig_init_reg,
    sig_init_reg2,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    s_axis_updt_cmd_tready,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    m_axi_sg_bready,
    p_2_out,
    \sig_addr_posted_cntr_reg[0] ,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    sig_stream_rst,
    s_axi_aclk,
    sig_push_err2wsc_reg,
    E,
    p_18_out,
    m_axi_sg_bvalid,
    m_axi_sg_wready,
    p_29_out,
    follower_full_s2mm,
    out,
    Q,
    m_axi_sg_awready,
    p_20_out,
    m_axi_sg_bresp,
    D);
  output sig_init_reg;
  output sig_init_reg2;
  output [0:0]m_axi_sg_awlen;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [29:0]m_axi_sg_awaddr;
  output s_axis_updt_cmd_tready;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output m_axi_sg_bready;
  output p_2_out;
  output \sig_addr_posted_cntr_reg[0] ;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  input sig_stream_rst;
  input s_axi_aclk;
  input sig_push_err2wsc_reg;
  input [0:0]E;
  input p_18_out;
  input m_axi_sg_bvalid;
  input m_axi_sg_wready;
  input p_29_out;
  input follower_full_s2mm;
  input out;
  input [0:0]Q;
  input m_axi_sg_awready;
  input p_20_out;
  input [1:0]m_axi_sg_bresp;
  input [28:0]D;

  wire [28:0]D;
  wire [0:0]E;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire I_ADDR_CNTL_n_35;
  wire I_CMD_STATUS_n_10;
  wire I_CMD_STATUS_n_13;
  wire I_CMD_STATUS_n_14;
  wire I_CMD_STATUS_n_15;
  wire I_CMD_STATUS_n_16;
  wire I_CMD_STATUS_n_17;
  wire I_CMD_STATUS_n_18;
  wire I_CMD_STATUS_n_19;
  wire I_CMD_STATUS_n_20;
  wire I_CMD_STATUS_n_21;
  wire I_CMD_STATUS_n_22;
  wire I_CMD_STATUS_n_23;
  wire I_CMD_STATUS_n_24;
  wire I_CMD_STATUS_n_25;
  wire I_CMD_STATUS_n_26;
  wire I_CMD_STATUS_n_27;
  wire I_CMD_STATUS_n_28;
  wire I_CMD_STATUS_n_29;
  wire I_CMD_STATUS_n_30;
  wire I_CMD_STATUS_n_31;
  wire I_CMD_STATUS_n_32;
  wire I_CMD_STATUS_n_33;
  wire I_CMD_STATUS_n_34;
  wire I_CMD_STATUS_n_35;
  wire I_CMD_STATUS_n_36;
  wire I_CMD_STATUS_n_37;
  wire I_CMD_STATUS_n_38;
  wire I_CMD_STATUS_n_39;
  wire I_CMD_STATUS_n_40;
  wire I_CMD_STATUS_n_41;
  wire I_CMD_STATUS_n_42;
  wire I_CMD_STATUS_n_9;
  wire I_MSTR_SCC_n_10;
  wire I_MSTR_SCC_n_11;
  wire I_MSTR_SCC_n_12;
  wire I_MSTR_SCC_n_13;
  wire I_MSTR_SCC_n_14;
  wire I_MSTR_SCC_n_15;
  wire I_MSTR_SCC_n_16;
  wire I_MSTR_SCC_n_17;
  wire I_MSTR_SCC_n_18;
  wire I_MSTR_SCC_n_19;
  wire I_MSTR_SCC_n_2;
  wire I_MSTR_SCC_n_20;
  wire I_MSTR_SCC_n_21;
  wire I_MSTR_SCC_n_22;
  wire I_MSTR_SCC_n_23;
  wire I_MSTR_SCC_n_24;
  wire I_MSTR_SCC_n_25;
  wire I_MSTR_SCC_n_26;
  wire I_MSTR_SCC_n_27;
  wire I_MSTR_SCC_n_28;
  wire I_MSTR_SCC_n_29;
  wire I_MSTR_SCC_n_3;
  wire I_MSTR_SCC_n_30;
  wire I_MSTR_SCC_n_31;
  wire I_MSTR_SCC_n_33;
  wire I_MSTR_SCC_n_36;
  wire I_MSTR_SCC_n_4;
  wire I_MSTR_SCC_n_5;
  wire I_MSTR_SCC_n_6;
  wire I_MSTR_SCC_n_7;
  wire I_MSTR_SCC_n_8;
  wire I_MSTR_SCC_n_9;
  wire \I_WRESP_STATUS_FIFO/sig_init_done ;
  wire I_WR_DATA_CNTL_n_6;
  wire I_WR_DATA_CNTL_n_7;
  wire I_WR_STATUS_CNTLR_n_4;
  wire [0:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire follower_full_s2mm;
  wire [29:0]m_axi_sg_awaddr;
  wire [0:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire out;
  wire p_18_out;
  wire p_20_out;
  wire p_29_out;
  wire p_2_out;
  wire p_5_out;
  wire s_axi_aclk;
  wire s_axis_updt_cmd_tready;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire sig_btt_is_zero;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_coelsc_okay_reg;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_last_err;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_len_reg0;
  wire sig_push_addr_reg1_out;
  wire sig_push_err2wsc_reg;
  wire sig_push_to_wsc;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire [6:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

  mcu_axi_mcdma_0_0_axi_msg_addr_cntl__parameterized0 I_ADDR_CNTL
       (.D({I_MSTR_SCC_n_3,I_MSTR_SCC_n_4,I_MSTR_SCC_n_5,I_MSTR_SCC_n_6,I_MSTR_SCC_n_7,I_MSTR_SCC_n_8,I_MSTR_SCC_n_9,I_MSTR_SCC_n_10,I_MSTR_SCC_n_11,I_MSTR_SCC_n_12,I_MSTR_SCC_n_13,I_MSTR_SCC_n_14,I_MSTR_SCC_n_15,I_MSTR_SCC_n_16,I_MSTR_SCC_n_17,I_MSTR_SCC_n_18,I_MSTR_SCC_n_19,I_MSTR_SCC_n_20,I_MSTR_SCC_n_21,I_MSTR_SCC_n_22,I_MSTR_SCC_n_23,I_MSTR_SCC_n_24,I_MSTR_SCC_n_25,I_MSTR_SCC_n_26,I_MSTR_SCC_n_27,I_MSTR_SCC_n_28,I_MSTR_SCC_n_29,I_MSTR_SCC_n_30,I_MSTR_SCC_n_31}),
        .SR(I_ADDR_CNTL_n_35),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .out(sig_addr2data_addr_posted),
        .s_axi_aclk(s_axi_aclk),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_addr_valid_reg_reg_0(I_MSTR_SCC_n_36),
        .sig_addr_valid_reg_reg_1(sig_push_err2wsc_reg),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd2addr_valid1_reg(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .\sig_next_addr_reg_reg[3]_0 (I_MSTR_SCC_n_2),
        .sig_next_len_reg0(sig_next_len_reg0),
        .sig_posted_to_axi_2_reg_0(I_MSTR_SCC_n_33),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  mcu_axi_mcdma_0_0_axi_msg_cmd_status I_CMD_STATUS
       (.D({sig_coelsc_okay_reg,sig_wsc2stat_status}),
        .E(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .Q({I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,I_CMD_STATUS_n_41,I_CMD_STATUS_n_42}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] (E),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] (D),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (I_WR_DATA_CNTL_n_7),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (I_WR_DATA_CNTL_n_6),
        .out(out),
        .p_18_out(p_18_out),
        .p_20_out(p_20_out),
        .p_5_out(p_5_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_CMD_STATUS_n_9),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(I_CMD_STATUS_n_10),
        .sig_init_done(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_reg(sig_push_err2wsc_reg),
        .sig_init_reg2_reg(sig_init_reg2),
        .sig_init_reg_reg(sig_init_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .updt_decerr_i(updt_decerr_i),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
  mcu_axi_mcdma_0_0_axi_msg_scc_wr I_MSTR_SCC
       (.D({I_MSTR_SCC_n_3,I_MSTR_SCC_n_4,I_MSTR_SCC_n_5,I_MSTR_SCC_n_6,I_MSTR_SCC_n_7,I_MSTR_SCC_n_8,I_MSTR_SCC_n_9,I_MSTR_SCC_n_10,I_MSTR_SCC_n_11,I_MSTR_SCC_n_12,I_MSTR_SCC_n_13,I_MSTR_SCC_n_14,I_MSTR_SCC_n_15,I_MSTR_SCC_n_16,I_MSTR_SCC_n_17,I_MSTR_SCC_n_18,I_MSTR_SCC_n_19,I_MSTR_SCC_n_20,I_MSTR_SCC_n_21,I_MSTR_SCC_n_22,I_MSTR_SCC_n_23,I_MSTR_SCC_n_24,I_MSTR_SCC_n_25,I_MSTR_SCC_n_26,I_MSTR_SCC_n_27,I_MSTR_SCC_n_28,I_MSTR_SCC_n_29,I_MSTR_SCC_n_30,I_MSTR_SCC_n_31}),
        .Q({I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,I_CMD_STATUS_n_41,I_CMD_STATUS_n_42}),
        .SR(I_ADDR_CNTL_n_35),
        .s_axi_aclk(s_axi_aclk),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd2addr_valid1_reg_0(I_MSTR_SCC_n_33),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .\sig_cmd_addr_reg_reg[3]_0 (I_MSTR_SCC_n_2),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_len_reg0(sig_next_len_reg0),
        .sig_posted_to_axi_2_reg(sig_push_err2wsc_reg),
        .sig_posted_to_axi_2_reg_0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst),
        .sm_set_error_reg_0(I_MSTR_SCC_n_36));
  mcu_axi_mcdma_0_0_axi_msg_wrdata_cntl I_WR_DATA_CNTL
       (.D(I_MSTR_SCC_n_31),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 (I_WR_STATUS_CNTLR_n_4),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 (I_WR_DATA_CNTL_n_7),
        .Q(Q),
        .follower_full_s2mm(follower_full_s2mm),
        .in({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .out(out),
        .p_29_out(p_29_out),
        .p_2_out(p_2_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .\sig_addr_posted_cntr_reg[0]_0 (\sig_addr_posted_cntr_reg[0] ),
        .\sig_addr_posted_cntr_reg[2]_0 (sig_addr2data_addr_posted),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_WR_DATA_CNTL_n_6),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_push_err2wsc_reg_0(sig_push_err2wsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  mcu_axi_mcdma_0_0_axi_msg_wr_status_cntl I_WR_STATUS_CNTLR
       (.D({sig_coelsc_okay_reg,sig_wsc2stat_status}),
        .E(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .FIFO_Full_reg(I_WR_STATUS_CNTLR_n_4),
        .in({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .p_5_out(p_5_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_9),
        .sig_init_done_reg_0(I_CMD_STATUS_n_10),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "axi_msg_scc" *) 
module mcu_axi_mcdma_0_0_axi_msg_scc
   (sig_cmd_reg_empty,
    sig_mstr2addr_cmd_valid,
    sig_cmd_burst_reg,
    sm_set_error_reg_0,
    sm_set_error_reg_1,
    \sig_cmd_addr_reg_reg[31]_0 ,
    \sig_cmd_addr_reg_reg[6]_0 ,
    s_axi_aclk,
    sig_btt_is_zero,
    Q,
    sm_set_error_reg_2,
    sig_cmd2mstr_cmd_valid);
  output sig_cmd_reg_empty;
  output sig_mstr2addr_cmd_valid;
  output [0:0]sig_cmd_burst_reg;
  output sm_set_error_reg_0;
  output sm_set_error_reg_1;
  output [25:0]\sig_cmd_addr_reg_reg[31]_0 ;
  input \sig_cmd_addr_reg_reg[6]_0 ;
  input s_axi_aclk;
  input sig_btt_is_zero;
  input [26:0]Q;
  input sm_set_error_reg_2;
  input sig_cmd2mstr_cmd_valid;

  wire [26:0]Q;
  wire s_axi_aclk;
  wire sig_btt_is_zero;
  wire sig_btt_is_zero_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire [25:0]\sig_cmd_addr_reg_reg[31]_0 ;
  wire \sig_cmd_addr_reg_reg[6]_0 ;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_cmd_reg_empty;
  wire sig_load_input_cmd;
  wire sig_mstr2addr_cmd_valid;
  wire sm_set_error_i_1_n_0;
  wire sm_set_error_reg_0;
  wire sm_set_error_reg_1;
  wire sm_set_error_reg_2;

  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(sm_set_error_reg_0),
        .O(sm_set_error_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_is_zero_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(sig_btt_is_zero),
        .Q(sig_btt_is_zero_reg),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE sig_cmd2addr_valid1_reg
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b1),
        .Q(sig_mstr2addr_cmd_valid),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[5]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [4]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[6]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [5]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[7]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [6]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[8]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [7]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[9]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [8]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[10]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [9]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[11]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [10]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[12]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [11]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[13]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [12]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[14]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [13]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[15]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [14]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[16]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [15]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[17]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [16]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[18]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [17]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[19]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [18]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[20]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [19]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[21]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [20]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[22]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [21]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[23]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [22]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[24]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [23]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[25]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [24]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[26]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [25]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[1]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [0]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[2]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [1]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[3]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [2]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[4]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [3]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_burst_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[0]),
        .Q(sig_cmd_burst_reg),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    sig_cmd_reg_empty_i_2
       (.I0(sig_cmd_reg_empty),
        .I1(sig_cmd2mstr_cmd_valid),
        .O(sig_load_input_cmd));
  FDSE #(
    .INIT(1'b0)) 
    sig_cmd_reg_empty_reg
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b0),
        .Q(sig_cmd_reg_empty),
        .S(\sig_cmd_addr_reg_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sm_set_error_i_1
       (.I0(sig_btt_is_zero_reg),
        .I1(sm_set_error_reg_0),
        .O(sm_set_error_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_set_error_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sm_set_error_i_1_n_0),
        .Q(sm_set_error_reg_0),
        .R(sm_set_error_reg_2));
endmodule

(* ORIG_REF_NAME = "axi_msg_scc_wr" *) 
module mcu_axi_mcdma_0_0_axi_msg_scc_wr
   (sig_cmd_reg_empty,
    sig_mstr2data_cmd_valid,
    \sig_cmd_addr_reg_reg[3]_0 ,
    D,
    sig_calc2dm_calc_err,
    sig_cmd2addr_valid1_reg_0,
    sig_push_addr_reg1_out,
    sig_next_len_reg0,
    sm_set_error_reg_0,
    SR,
    s_axi_aclk,
    sig_btt_is_zero,
    Q,
    sig_stream_rst,
    sig_posted_to_axi_2_reg,
    sig_addr2wsc_cmd_fifo_empty,
    sig_posted_to_axi_2_reg_0,
    sig_cmd2mstr_cmd_valid);
  output sig_cmd_reg_empty;
  output sig_mstr2data_cmd_valid;
  output \sig_cmd_addr_reg_reg[3]_0 ;
  output [28:0]D;
  output sig_calc2dm_calc_err;
  output sig_cmd2addr_valid1_reg_0;
  output sig_push_addr_reg1_out;
  output sig_next_len_reg0;
  output sm_set_error_reg_0;
  input [0:0]SR;
  input s_axi_aclk;
  input sig_btt_is_zero;
  input [29:0]Q;
  input sig_stream_rst;
  input sig_posted_to_axi_2_reg;
  input sig_addr2wsc_cmd_fifo_empty;
  input sig_posted_to_axi_2_reg_0;
  input sig_cmd2mstr_cmd_valid;

  wire [28:0]D;
  wire [29:0]Q;
  wire [0:0]SR;
  wire s_axi_aclk;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_btt_is_zero_reg_reg_n_0;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2addr_valid1_reg_0;
  wire sig_cmd2mstr_cmd_valid;
  wire \sig_cmd_addr_reg_reg[3]_0 ;
  wire sig_cmd_reg_empty;
  wire sig_load_input_cmd;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_len_reg0;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;
  wire sm_set_error_i_1__0_n_0;
  wire sm_set_error_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1__0
       (.I0(sig_calc2dm_calc_err),
        .O(sm_set_error_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_is_zero_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(sig_btt_is_zero),
        .Q(sig_btt_is_zero_reg_reg_n_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid1_reg
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b1),
        .Q(sig_mstr2data_cmd_valid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[8]),
        .Q(D[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[9]),
        .Q(D[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[10]),
        .Q(D[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[11]),
        .Q(D[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[12]),
        .Q(D[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[13]),
        .Q(D[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[14]),
        .Q(D[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[15]),
        .Q(D[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[16]),
        .Q(D[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[17]),
        .Q(D[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[18]),
        .Q(D[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[19]),
        .Q(D[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[20]),
        .Q(D[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[21]),
        .Q(D[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[22]),
        .Q(D[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[23]),
        .Q(D[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[24]),
        .Q(D[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[25]),
        .Q(D[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[26]),
        .Q(D[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[27]),
        .Q(D[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[0]),
        .Q(D[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[28]),
        .Q(D[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[29]),
        .Q(D[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[1]),
        .Q(\sig_cmd_addr_reg_reg[3]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[2]),
        .Q(D[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[3]),
        .Q(D[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[4]),
        .Q(D[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[5]),
        .Q(D[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[6]),
        .Q(D[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[7]),
        .Q(D[6]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    sig_cmd_reg_empty_i_2__0
       (.I0(sig_cmd_reg_empty),
        .I1(sig_cmd2mstr_cmd_valid),
        .O(sig_load_input_cmd));
  FDSE #(
    .INIT(1'b0)) 
    sig_cmd_reg_empty_reg
       (.C(s_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b0),
        .Q(sig_cmd_reg_empty),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \sig_next_addr_reg[31]_i_2__0 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(sig_posted_to_axi_2_reg_0),
        .O(sig_push_addr_reg1_out));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_next_len_reg[0]_i_1 
       (.I0(D[0]),
        .O(sig_next_len_reg0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_posted_to_axi_2_i_1__0
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_posted_to_axi_2_reg),
        .I2(sig_addr2wsc_cmd_fifo_empty),
        .I3(sig_posted_to_axi_2_reg_0),
        .O(sig_cmd2addr_valid1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sm_set_error_i_1__0
       (.I0(sig_btt_is_zero_reg_reg_n_0),
        .I1(sig_calc2dm_calc_err),
        .O(sm_set_error_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_set_error_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sm_set_error_i_1__0_n_0),
        .Q(sig_calc2dm_calc_err),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_msg_updt_cmdsts_if" *) 
module mcu_axi_mcdma_0_0_axi_msg_updt_cmdsts_if
   (p_18_out,
    updt_decerr,
    updt_interr,
    updt_slverr,
    updt_error_reg_0,
    p_20_out,
    updt_done,
    p_10_out,
    s_axis_updt_cmd_tvalid_reg_0,
    dma2_interr_reg,
    dma2_slverr_reg,
    dma2_decerr_reg,
    updt_error_reg_1,
    out,
    s_axi_aclk,
    p_0_in,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    s_axis_updt_cmd_tvalid_reg_1,
    updt_done_reg_0,
    p_7_out_0,
    s_axis_updt_cmd_tready,
    p_6_out,
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ,
    p_5_out,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ,
    p_4_out,
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ,
    p_3_out);
  output p_18_out;
  output updt_decerr;
  output updt_interr;
  output updt_slverr;
  output updt_error_reg_0;
  output p_20_out;
  output updt_done;
  output p_10_out;
  output [0:0]s_axis_updt_cmd_tvalid_reg_0;
  output dma2_interr_reg;
  output dma2_slverr_reg;
  output dma2_decerr_reg;
  output updt_error_reg_1;
  input out;
  input s_axi_aclk;
  input p_0_in;
  input updt_decerr_i;
  input updt_interr_i;
  input updt_slverr_i;
  input s_axis_updt_cmd_tvalid_reg_1;
  input updt_done_reg_0;
  input p_7_out_0;
  input s_axis_updt_cmd_tready;
  input p_6_out;
  input \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ;
  input p_5_out;
  input \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ;
  input p_4_out;
  input \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ;
  input p_3_out;

  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ;
  wire dma2_decerr_reg;
  wire dma2_interr_reg;
  wire dma2_slverr_reg;
  wire out;
  wire p_0_in;
  wire p_10_out;
  wire p_18_out;
  wire p_20_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out_0;
  wire s_axi_aclk;
  wire s_axis_updt_cmd_tready;
  wire [0:0]s_axis_updt_cmd_tvalid_reg_0;
  wire s_axis_updt_cmd_tvalid_reg_1;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done;
  wire updt_done_reg_0;
  wire updt_error_i_1_n_0;
  wire updt_error_reg_0;
  wire updt_error_reg_1;
  wire updt_interr;
  wire updt_interr_i;
  wire updt_slverr;
  wire updt_slverr_i;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1 
       (.I0(p_4_out),
        .I1(updt_done),
        .I2(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ),
        .O(dma2_decerr_reg));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_dma_interr_set_i_1 
       (.I0(p_6_out),
        .I1(updt_done),
        .I2(\GEN_CH2_UPDATE.ch2_dma_interr_set_reg ),
        .O(dma2_interr_reg));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1 
       (.I0(p_5_out),
        .I1(updt_done),
        .I2(\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ),
        .O(dma2_slverr_reg));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1 
       (.I0(updt_done),
        .I1(p_7_out_0),
        .O(p_10_out));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__0 
       (.I0(p_20_out),
        .I1(s_axis_updt_cmd_tready),
        .O(s_axis_updt_cmd_tvalid_reg_0));
  FDRE m_axis_updt_sts_tready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out),
        .Q(p_18_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s2mm_halted_set_i_3
       (.I0(updt_error_reg_0),
        .I1(p_3_out),
        .O(updt_error_reg_1));
  FDRE s_axis_updt_cmd_tvalid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axis_updt_cmd_tvalid_reg_1),
        .Q(p_20_out),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    updt_decerr_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(updt_decerr_i),
        .Q(updt_decerr),
        .R(p_0_in));
  FDRE updt_done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(updt_done_reg_0),
        .Q(updt_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    updt_error_i_1
       (.I0(updt_slverr),
        .I1(updt_interr),
        .I2(updt_decerr),
        .I3(updt_error_reg_0),
        .O(updt_error_i_1_n_0));
  FDRE updt_error_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(updt_error_i_1_n_0),
        .Q(updt_error_reg_0),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    updt_interr_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(updt_interr_i),
        .Q(updt_interr),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    updt_slverr_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(updt_slverr_i),
        .Q(updt_slverr),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_msg_updt_mngr" *) 
module mcu_axi_mcdma_0_0_axi_msg_updt_mngr
   (p_28_out,
    p_18_out,
    p_1_out__0,
    p_29_out,
    p_37_out,
    \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ,
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg ,
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ,
    p_32_out,
    p_31_out,
    p_30_out,
    p_20_out,
    D,
    Q,
    \GEN_CH2_UPDATE.ch2_active_i_reg ,
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ,
    s_axis_updt_cmd_tvalid_reg,
    \S2MM_ERROR_SIG.s2mm_updt_err_cap_reg ,
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ,
    SR,
    sg_updt_error0,
    updt_error_reg,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ,
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ,
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ,
    \updt_error_addr_reg[31] ,
    p_0_in,
    s_axi_aclk,
    out,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    updt_done_reg,
    service_ch212_out,
    p_3_out,
    E,
    \GEN_CH2_UPDATE.ch2_active_i_reg_0 ,
    p_7_out_0,
    updt_active_d2,
    dma_decerr_reg,
    s_axis_updt_cmd_tready,
    s2mm_updt_err_cap,
    p_6_out,
    p_5_out,
    p_4_out,
    sg_updt_error_reg,
    dma_decerr,
    dma_slverr,
    p_19_out_1,
    \update_address_reg[31] );
  output p_28_out;
  output p_18_out;
  output p_1_out__0;
  output p_29_out;
  output p_37_out;
  output \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ;
  output p_32_out;
  output p_31_out;
  output p_30_out;
  output p_20_out;
  output [28:0]D;
  output [0:0]Q;
  output [0:0]\GEN_CH2_UPDATE.ch2_active_i_reg ;
  output \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ;
  output [0:0]s_axis_updt_cmd_tvalid_reg;
  output [0:0]\S2MM_ERROR_SIG.s2mm_updt_err_cap_reg ;
  output \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ;
  output [0:0]SR;
  output sg_updt_error0;
  output updt_error_reg;
  output \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ;
  output [25:0]\updt_error_addr_reg[31] ;
  input p_0_in;
  input s_axi_aclk;
  input out;
  input updt_decerr_i;
  input updt_interr_i;
  input updt_slverr_i;
  input updt_done_reg;
  input service_ch212_out;
  input p_3_out;
  input [0:0]E;
  input \GEN_CH2_UPDATE.ch2_active_i_reg_0 ;
  input p_7_out_0;
  input updt_active_d2;
  input [0:0]dma_decerr_reg;
  input s_axis_updt_cmd_tready;
  input s2mm_updt_err_cap;
  input p_6_out;
  input p_5_out;
  input p_4_out;
  input sg_updt_error_reg;
  input dma_decerr;
  input dma_slverr;
  input [2:0]p_19_out_1;
  input [27:0]\update_address_reg[31] ;

  wire [28:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_CH2_UPDATE.ch2_active_i_reg ;
  wire \GEN_CH2_UPDATE.ch2_active_i_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ;
  wire I_UPDT_CMDSTS_IF_n_10;
  wire I_UPDT_CMDSTS_IF_n_11;
  wire I_UPDT_CMDSTS_IF_n_9;
  wire I_UPDT_SG_n_44;
  wire [0:0]Q;
  wire [0:0]\S2MM_ERROR_SIG.s2mm_updt_err_cap_reg ;
  wire [0:0]SR;
  wire dma_decerr;
  wire [0:0]dma_decerr_reg;
  wire dma_slverr;
  wire out;
  wire p_0_in;
  wire p_10_out;
  wire p_18_out;
  wire [2:0]p_19_out_1;
  wire p_1_out__0;
  wire p_20_out;
  wire p_28_out;
  wire p_29_out;
  wire p_30_out;
  wire p_31_out;
  wire p_32_out;
  wire p_37_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out_0;
  wire s2mm_updt_err_cap;
  wire s_axi_aclk;
  wire s_axis_updt_cmd_tready;
  wire [0:0]s_axis_updt_cmd_tvalid_reg;
  wire service_ch212_out;
  wire sg_updt_error0;
  wire sg_updt_error_reg;
  wire [27:0]\update_address_reg[31] ;
  wire updt_active_d2;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done;
  wire updt_done_reg;
  wire [25:0]\updt_error_addr_reg[31] ;
  wire updt_error_reg;
  wire updt_interr;
  wire updt_interr_i;
  wire updt_slverr;
  wire updt_slverr_i;

  mcu_axi_mcdma_0_0_axi_msg_updt_cmdsts_if I_UPDT_CMDSTS_IF
       (.\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg (p_30_out),
        .\GEN_CH2_UPDATE.ch2_dma_interr_set_reg (p_32_out),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg (p_31_out),
        .dma2_decerr_reg(I_UPDT_CMDSTS_IF_n_11),
        .dma2_interr_reg(I_UPDT_CMDSTS_IF_n_9),
        .dma2_slverr_reg(I_UPDT_CMDSTS_IF_n_10),
        .out(out),
        .p_0_in(p_0_in),
        .p_10_out(p_10_out),
        .p_18_out(p_18_out),
        .p_20_out(p_20_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .p_5_out(p_5_out),
        .p_6_out(p_6_out),
        .p_7_out_0(p_7_out_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid_reg_0(s_axis_updt_cmd_tvalid_reg),
        .s_axis_updt_cmd_tvalid_reg_1(I_UPDT_SG_n_44),
        .updt_decerr(updt_decerr),
        .updt_decerr_i(updt_decerr_i),
        .updt_done(updt_done),
        .updt_done_reg_0(updt_done_reg),
        .updt_error_reg_0(p_1_out__0),
        .updt_error_reg_1(updt_error_reg),
        .updt_interr(updt_interr),
        .updt_interr_i(updt_interr_i),
        .updt_slverr(updt_slverr),
        .updt_slverr_i(updt_slverr_i));
  mcu_axi_mcdma_0_0_axi_msg_updt_sm I_UPDT_SG
       (.D(D),
        .E(E),
        .\GEN_CH2_UPDATE.ch2_active_i_reg_0 (p_29_out),
        .\GEN_CH2_UPDATE.ch2_active_i_reg_1 (\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .\GEN_CH2_UPDATE.ch2_active_i_reg_2 (\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 (p_30_out),
        .\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1 (\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_2 (\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ),
        .\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_3 (I_UPDT_CMDSTS_IF_n_11),
        .\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 (p_32_out),
        .\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1 (\GEN_CH2_UPDATE.ch2_dma_interr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_2 (I_UPDT_CMDSTS_IF_n_9),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 (p_31_out),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1 (\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_2 (\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_3 (I_UPDT_CMDSTS_IF_n_10),
        .\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0 (\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0 (\GEN_CH2_UPDATE.ch2_updt_interr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0 (\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 (\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_1 (\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ),
        .Q(Q),
        .\S2MM_ERROR_SIG.s2mm_updt_err_cap_reg (\S2MM_ERROR_SIG.s2mm_updt_err_cap_reg ),
        .SR(SR),
        .dma_decerr(dma_decerr),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_slverr(dma_slverr),
        .out(out),
        .p_0_in(p_0_in),
        .p_10_out(p_10_out),
        .p_19_out_1(p_19_out_1),
        .p_20_out(p_20_out),
        .p_28_out(p_28_out),
        .p_37_out(p_37_out),
        .p_3_out(p_3_out),
        .s2mm_updt_err_cap(s2mm_updt_err_cap),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .service_ch212_out(service_ch212_out),
        .sg_updt_error0(sg_updt_error0),
        .sg_updt_error_reg(sg_updt_error_reg),
        .\update_address_reg[31]_0 (\update_address_reg[31] ),
        .updt_active_d2(updt_active_d2),
        .\updt_cs_reg[0]_0 (I_UPDT_SG_n_44),
        .\updt_cs_reg[2]_0 (p_1_out__0),
        .updt_decerr(updt_decerr),
        .updt_done(updt_done),
        .\updt_error_addr_reg[31]_0 (\updt_error_addr_reg[31] ),
        .updt_interr(updt_interr),
        .updt_slverr(updt_slverr));
endmodule

(* ORIG_REF_NAME = "axi_msg_updt_q_mngr" *) 
module mcu_axi_mcdma_0_0_axi_msg_updt_q_mngr
   (E,
    updt_active_d2,
    FIFO_Full_reg,
    follower_full_s2mm,
    ptr2_queue_full,
    p_7_out_0,
    p_6_out,
    p_5_out,
    p_4_out,
    Q,
    \updt_cs_reg[2] ,
    service_ch212_out,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15] ,
    dma_ch_serviced_i,
    s2mm_gr_1_int,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_0 ,
    \updt_curdesc_reg[31] ,
    p_0_in,
    s_axi_aclk,
    p_29_out,
    p_28_out,
    out,
    p_32_out,
    p_31_out,
    p_30_out,
    \GEN_CH2_UPDATE.ch2_active_i_reg ,
    p_3_out,
    s_axis_s2mm_updtsts_tvalid,
    sts2_queue_wren,
    s2mm_ch_irqthresh_wren,
    s2mm_ch_dly_irq_set,
    \ch_thresh_count_reg[7] ,
    sig_data2all_tlast_error,
    m_axi_sg_wready,
    \pntr_cs_reg[1] ,
    p_2_out,
    s_axis_s2mm_updtptr_tvalid,
    p_1_out,
    dma_ch_serviced,
    s2mm_gr_1,
    dma_interr,
    in,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_1 ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4] ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ,
    SR,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_2 );
  output [0:0]E;
  output updt_active_d2;
  output FIFO_Full_reg;
  output follower_full_s2mm;
  output ptr2_queue_full;
  output p_7_out_0;
  output p_6_out;
  output p_5_out;
  output p_4_out;
  output [28:0]Q;
  output \updt_cs_reg[2] ;
  output service_ch212_out;
  output [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] ;
  output [15:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15] ;
  output [0:0]dma_ch_serviced_i;
  output [0:0]s2mm_gr_1_int;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_0 ;
  output [27:0]\updt_curdesc_reg[31] ;
  input p_0_in;
  input s_axi_aclk;
  input p_29_out;
  input p_28_out;
  input out;
  input p_32_out;
  input p_31_out;
  input p_30_out;
  input [0:0]\GEN_CH2_UPDATE.ch2_active_i_reg ;
  input p_3_out;
  input s_axis_s2mm_updtsts_tvalid;
  input sts2_queue_wren;
  input [0:0]s2mm_ch_irqthresh_wren;
  input [0:0]s2mm_ch_dly_irq_set;
  input [0:0]\ch_thresh_count_reg[7] ;
  input sig_data2all_tlast_error;
  input m_axi_sg_wready;
  input \pntr_cs_reg[1] ;
  input p_2_out;
  input s_axis_s2mm_updtptr_tvalid;
  input [1:0]p_1_out;
  input [0:0]dma_ch_serviced;
  input [0:0]s2mm_gr_1;
  input dma_interr;
  input [29:0]in;
  input [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_1 ;
  input [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4] ;
  input [27:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ;
  input [0:0]SR;
  input [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_2 ;

  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_CH2_UPDATE.ch2_active_i_reg ;
  wire [27:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4] ;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_0 ;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_1 ;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_2 ;
  wire [15:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15] ;
  wire [28:0]Q;
  wire [0:0]SR;
  wire [0:0]\ch_thresh_count_reg[7] ;
  wire [0:0]dma_ch_serviced;
  wire [0:0]dma_ch_serviced_i;
  wire dma_interr;
  wire follower_full_s2mm;
  wire [29:0]in;
  wire m_axi_sg_wready;
  wire out;
  wire p_0_in;
  wire [1:0]p_1_out;
  wire p_28_out;
  wire p_29_out;
  wire p_2_out;
  wire p_30_out;
  wire p_31_out;
  wire p_32_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out_0;
  wire \pntr_cs_reg[1] ;
  wire ptr2_queue_full;
  wire [0:0]s2mm_ch_dly_irq_set;
  wire [0:0]s2mm_ch_irqthresh_wren;
  wire [0:0]s2mm_gr_1;
  wire [0:0]s2mm_gr_1_int;
  wire s_axi_aclk;
  wire s_axis_s2mm_updtptr_tvalid;
  wire s_axis_s2mm_updtsts_tvalid;
  wire service_ch212_out;
  wire sig_data2all_tlast_error;
  wire sts2_queue_wren;
  wire updt_active_d2;
  wire \updt_cs_reg[2] ;
  wire [27:0]\updt_curdesc_reg[31] ;

  mcu_axi_mcdma_0_0_axi_msg_updt_queue \GEN_QUEUE.I_UPDT_DESC_QUEUE 
       (.E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_CH2_UPDATE.ch2_active_i_reg (\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4] ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_0 (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_1 (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_0 ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_2 (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_1 ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_3 (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_2 ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15] ),
        .Q(Q),
        .SR(SR),
        .\ch_thresh_count_reg[7] (\ch_thresh_count_reg[7] ),
        .dma_ch_serviced(dma_ch_serviced),
        .dma_ch_serviced_i(dma_ch_serviced_i),
        .dma_interr(dma_interr),
        .follower_full_s2mm(follower_full_s2mm),
        .in(in),
        .m_axi_sg_wready(m_axi_sg_wready),
        .out(out),
        .p_0_in(p_0_in),
        .p_1_out(p_1_out),
        .p_28_out(p_28_out),
        .p_29_out(p_29_out),
        .p_2_out(p_2_out),
        .p_30_out(p_30_out),
        .p_31_out(p_31_out),
        .p_32_out(p_32_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .p_5_out(p_5_out),
        .p_6_out(p_6_out),
        .p_7_out_0(p_7_out_0),
        .\pntr_cs_reg[1]_0 (\pntr_cs_reg[1] ),
        .ptr2_queue_full(ptr2_queue_full),
        .s2mm_ch_dly_irq_set(s2mm_ch_dly_irq_set),
        .s2mm_ch_irqthresh_wren(s2mm_ch_irqthresh_wren),
        .s2mm_gr_1(s2mm_gr_1),
        .s2mm_gr_1_int(s2mm_gr_1_int),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .s_axis_s2mm_updtsts_tvalid(s_axis_s2mm_updtsts_tvalid),
        .service_ch212_out(service_ch212_out),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sts2_queue_wren(sts2_queue_wren),
        .updt_active_d2(updt_active_d2),
        .\updt_cs_reg[2] (\updt_cs_reg[2] ),
        .\updt_curdesc_reg[31]_0 (\updt_curdesc_reg[31] ));
endmodule

(* ORIG_REF_NAME = "axi_msg_updt_queue" *) 
module mcu_axi_mcdma_0_0_axi_msg_updt_queue
   (E,
    updt_active_d2,
    FIFO_Full_reg,
    follower_full_s2mm,
    ptr2_queue_full,
    p_7_out_0,
    p_6_out,
    p_5_out,
    p_4_out,
    Q,
    \updt_cs_reg[2] ,
    service_ch212_out,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_0 ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 ,
    dma_ch_serviced_i,
    s2mm_gr_1_int,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_1 ,
    \updt_curdesc_reg[31]_0 ,
    p_0_in,
    s_axi_aclk,
    p_29_out,
    p_28_out,
    out,
    p_32_out,
    p_31_out,
    p_30_out,
    \GEN_CH2_UPDATE.ch2_active_i_reg ,
    p_3_out,
    s_axis_s2mm_updtsts_tvalid,
    sts2_queue_wren,
    s2mm_ch_irqthresh_wren,
    s2mm_ch_dly_irq_set,
    \ch_thresh_count_reg[7] ,
    sig_data2all_tlast_error,
    m_axi_sg_wready,
    \pntr_cs_reg[1]_0 ,
    p_2_out,
    s_axis_s2mm_updtptr_tvalid,
    p_1_out,
    dma_ch_serviced,
    s2mm_gr_1,
    dma_interr,
    in,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_2 ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 ,
    SR,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_3 );
  output [0:0]E;
  output updt_active_d2;
  output FIFO_Full_reg;
  output follower_full_s2mm;
  output ptr2_queue_full;
  output p_7_out_0;
  output p_6_out;
  output p_5_out;
  output p_4_out;
  output [28:0]Q;
  output \updt_cs_reg[2] ;
  output service_ch212_out;
  output [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_0 ;
  output [15:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 ;
  output [0:0]dma_ch_serviced_i;
  output [0:0]s2mm_gr_1_int;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_1 ;
  output [27:0]\updt_curdesc_reg[31]_0 ;
  input p_0_in;
  input s_axi_aclk;
  input p_29_out;
  input p_28_out;
  input out;
  input p_32_out;
  input p_31_out;
  input p_30_out;
  input [0:0]\GEN_CH2_UPDATE.ch2_active_i_reg ;
  input p_3_out;
  input s_axis_s2mm_updtsts_tvalid;
  input sts2_queue_wren;
  input [0:0]s2mm_ch_irqthresh_wren;
  input [0:0]s2mm_ch_dly_irq_set;
  input [0:0]\ch_thresh_count_reg[7] ;
  input sig_data2all_tlast_error;
  input m_axi_sg_wready;
  input \pntr_cs_reg[1]_0 ;
  input p_2_out;
  input s_axis_s2mm_updtptr_tvalid;
  input [1:0]p_1_out;
  input [0:0]dma_ch_serviced;
  input [0:0]s2mm_gr_1;
  input dma_interr;
  input [29:0]in;
  input [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_2 ;
  input [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ;
  input [27:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 ;
  input [0:0]SR;
  input [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_3 ;

  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_CH2_UPDATE.ch2_active_i_reg ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID_n_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_n_4 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_n_5 ;
  wire [27:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 ;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1_n_0 ;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_1 ;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_2 ;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_3 ;
  wire [15:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 ;
  wire [0:0]\I_SRL_FIFO_RBU_F/addr_i_p1 ;
  wire [28:0]Q;
  wire [0:0]SR;
  wire [0:0]\ch_thresh_count_reg[7] ;
  wire dma2_decerr_i_1_n_0;
  wire dma2_interr_i_1_n_0;
  wire dma2_slverr_i_1_n_0;
  wire [0:0]dma_ch_serviced;
  wire [0:0]dma_ch_serviced_i;
  wire dma_interr;
  wire follower_empty_s2mm;
  wire follower_full_s2mm;
  wire [29:0]in;
  wire m_axi_sg_wready;
  wire out;
  wire p_0_in;
  wire p_0_in__0;
  wire [1:0]p_1_out;
  wire p_28_out;
  wire p_29_out;
  wire p_2_out;
  wire p_30_out;
  wire p_31_out;
  wire p_32_out;
  wire p_3_out;
  wire p_4_out;
  wire [0:33]p_4_out_0;
  wire p_5_out;
  wire p_6_out;
  wire [0:15]p_6_out_1;
  wire p_7_out_0;
  wire [1:0]pntr_cs;
  wire \pntr_cs[1]_i_2_n_0 ;
  wire \pntr_cs_reg[1]_0 ;
  wire [1:0]pntr_ns;
  wire [31:4]ptr2_queue_dout;
  wire ptr2_queue_empty;
  wire ptr2_queue_full;
  wire [0:0]s2mm_ch_dly_irq_set;
  wire [0:0]s2mm_ch_irqthresh_wren;
  wire [0:0]s2mm_gr_1;
  wire [0:0]s2mm_gr_1_int;
  wire s_axi_aclk;
  wire s_axis_s2mm_updtptr_tvalid;
  wire s_axis_s2mm_updtsts_tvalid;
  wire service_ch212_out;
  wire sig_data2all_tlast_error;
  wire sts2_queue_empty;
  wire sts2_queue_wren;
  wire sts2_rden;
  wire updt2_ioc_i_1_n_0;
  wire updt_active_d2;
  wire \updt_cs_reg[2] ;
  wire updt_curdesc0;
  wire [27:0]\updt_curdesc_reg[31]_0 ;
  wire writing_status;
  wire writing_status_d1;
  wire writing_status_re_ch2;

  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_CH2_UPDATE.ch2_active_i_i_2 
       (.I0(\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .I1(ptr2_queue_empty),
        .I2(follower_empty_s2mm),
        .I3(p_3_out),
        .O(\updt_cs_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_CH2_UPDATE.ch2_updt_idle_i_2 
       (.I0(p_3_out),
        .I1(follower_empty_s2mm),
        .I2(ptr2_queue_empty),
        .O(service_ch212_out));
  mcu_axi_mcdma_0_0_srl_fifo_f \GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO 
       (.D(\I_SRL_FIFO_RBU_F/addr_i_p1 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_n_4 ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_n_5 ),
        .\INFERRED_GEN.cnt_i_reg[4] (sts2_queue_empty),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID_n_0 ),
        .follower_empty_s2mm(follower_empty_s2mm),
        .follower_full_s2mm(follower_full_s2mm),
        .in(in),
        .out({p_4_out_0[0],p_4_out_0[1],p_4_out_0[2],p_4_out_0[3],p_4_out_0[4],p_4_out_0[5],p_4_out_0[6],p_4_out_0[7],p_4_out_0[8],p_4_out_0[9],p_4_out_0[14],p_4_out_0[15],p_4_out_0[16],p_4_out_0[17],p_4_out_0[18],p_4_out_0[19],p_4_out_0[20],p_4_out_0[21],p_4_out_0[22],p_4_out_0[23],p_4_out_0[24],p_4_out_0[25],p_4_out_0[26],p_4_out_0[27],p_4_out_0[28],p_4_out_0[29],p_4_out_0[30],p_4_out_0[31],p_4_out_0[32],p_4_out_0[33]}),
        .p_0_in(p_0_in),
        .p_2_out(p_2_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_s2mm_updtsts_tvalid(s_axis_s2mm_updtsts_tvalid),
        .sts2_queue_wren(sts2_queue_wren),
        .sts2_rden(sts2_rden));
  mcu_axi_mcdma_0_0_srl_fifo_f__parameterized0 \GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID 
       (.D(\I_SRL_FIFO_RBU_F/addr_i_p1 ),
        .E(sts2_rden),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_2 ),
        .\INFERRED_GEN.cnt_i_reg[1] (sts2_queue_empty),
        .\INFERRED_GEN.cnt_i_reg[2] (FIFO_Full_reg),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID_n_0 ),
        .follower_empty_s2mm(follower_empty_s2mm),
        .out({p_6_out_1[0],p_6_out_1[1],p_6_out_1[2],p_6_out_1[3],p_6_out_1[4],p_6_out_1[5],p_6_out_1[6],p_6_out_1[7],p_6_out_1[8],p_6_out_1[9],p_6_out_1[10],p_6_out_1[11],p_6_out_1[12],p_6_out_1[13],p_6_out_1[14],p_6_out_1[15]}),
        .p_0_in(p_0_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_s2mm_updtsts_tvalid(s_axis_s2mm_updtsts_tvalid),
        .sts2_queue_wren(sts2_queue_wren));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_n_4 ),
        .Q(follower_empty_s2mm),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_n_5 ),
        .Q(follower_full_s2mm),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[0] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[33]),
        .Q(Q[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[10] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[23]),
        .Q(Q[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[11] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[22]),
        .Q(Q[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[12] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[21]),
        .Q(Q[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[13] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[20]),
        .Q(Q[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[14] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[19]),
        .Q(Q[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[15] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[18]),
        .Q(Q[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[16] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[17]),
        .Q(Q[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[17] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[16]),
        .Q(Q[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[18] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[15]),
        .Q(Q[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[19] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[14]),
        .Q(Q[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[1] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[32]),
        .Q(Q[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[24] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[9]),
        .Q(Q[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[25] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[8]),
        .Q(Q[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[26] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[7]),
        .Q(Q[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[27] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[6]),
        .Q(Q[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[28] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[5]),
        .Q(Q[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[29] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[4]),
        .Q(Q[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[2] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[31]),
        .Q(Q[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[30] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[3]),
        .Q(Q[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[31] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[2]),
        .Q(Q[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[32] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[1]),
        .Q(p_0_in__0),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[0]),
        .Q(Q[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[3] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[30]),
        .Q(Q[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[4] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[29]),
        .Q(Q[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[5] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[28]),
        .Q(Q[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[6] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[27]),
        .Q(Q[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[7] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[26]),
        .Q(Q[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[8] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[25]),
        .Q(Q[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[9] 
       (.C(s_axi_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[24]),
        .Q(Q[9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[10] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [6]),
        .Q(ptr2_queue_dout[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[11] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [7]),
        .Q(ptr2_queue_dout[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[12] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [8]),
        .Q(ptr2_queue_dout[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[13] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [9]),
        .Q(ptr2_queue_dout[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[14] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [10]),
        .Q(ptr2_queue_dout[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[15] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [11]),
        .Q(ptr2_queue_dout[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[16] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [12]),
        .Q(ptr2_queue_dout[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[17] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [13]),
        .Q(ptr2_queue_dout[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[18] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [14]),
        .Q(ptr2_queue_dout[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[19] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [15]),
        .Q(ptr2_queue_dout[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[20] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [16]),
        .Q(ptr2_queue_dout[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[21] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [17]),
        .Q(ptr2_queue_dout[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[22] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [18]),
        .Q(ptr2_queue_dout[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[23] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [19]),
        .Q(ptr2_queue_dout[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[24] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [20]),
        .Q(ptr2_queue_dout[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[25] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [21]),
        .Q(ptr2_queue_dout[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[26] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [22]),
        .Q(ptr2_queue_dout[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[27] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [23]),
        .Q(ptr2_queue_dout[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[28] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [24]),
        .Q(ptr2_queue_dout[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[29] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [25]),
        .Q(ptr2_queue_dout[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[30] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [26]),
        .Q(ptr2_queue_dout[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [27]),
        .Q(ptr2_queue_dout[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [0]),
        .Q(ptr2_queue_dout[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[5] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [1]),
        .Q(ptr2_queue_dout[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [2]),
        .Q(ptr2_queue_dout[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[7] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [3]),
        .Q(ptr2_queue_dout[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[8] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [4]),
        .Q(ptr2_queue_dout[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[9] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[4]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [5]),
        .Q(ptr2_queue_dout[9]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFFFF8AFF)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1 
       (.I0(ptr2_queue_empty),
        .I1(ptr2_queue_full),
        .I2(s_axis_s2mm_updtptr_tvalid),
        .I3(out),
        .I4(updt_curdesc0),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1_n_0 ),
        .Q(ptr2_queue_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1 
       (.I0(ptr2_queue_full),
        .I1(s_axis_s2mm_updtptr_tvalid),
        .I2(out),
        .I3(updt_curdesc0),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1_n_0 ),
        .Q(ptr2_queue_full),
        .R(1'b0));
  FDRE \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_3 ),
        .D(p_6_out_1[15]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 [0]),
        .R(SR));
  FDRE \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[10] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_3 ),
        .D(p_6_out_1[5]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 [10]),
        .R(SR));
  FDRE \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[11] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_3 ),
        .D(p_6_out_1[4]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 [11]),
        .R(SR));
  FDRE \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[12] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_3 ),
        .D(p_6_out_1[3]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 [12]),
        .R(SR));
  FDRE \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[13] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_3 ),
        .D(p_6_out_1[2]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 [13]),
        .R(SR));
  FDRE \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[14] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_3 ),
        .D(p_6_out_1[1]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 [14]),
        .R(SR));
  FDRE \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_3 ),
        .D(p_6_out_1[0]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 [15]),
        .R(SR));
  FDRE \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[1] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_3 ),
        .D(p_6_out_1[14]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 [1]),
        .R(SR));
  FDRE \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[2] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_3 ),
        .D(p_6_out_1[13]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 [2]),
        .R(SR));
  FDRE \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[3] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_3 ),
        .D(p_6_out_1[12]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 [3]),
        .R(SR));
  FDRE \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[4] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_3 ),
        .D(p_6_out_1[11]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 [4]),
        .R(SR));
  FDRE \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[5] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_3 ),
        .D(p_6_out_1[10]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 [5]),
        .R(SR));
  FDRE \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[6] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_3 ),
        .D(p_6_out_1[9]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 [6]),
        .R(SR));
  FDRE \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[7] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_3 ),
        .D(p_6_out_1[8]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 [7]),
        .R(SR));
  FDRE \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[8] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_3 ),
        .D(p_6_out_1[7]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 [8]),
        .R(SR));
  FDRE \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[9] 
       (.C(s_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_3 ),
        .D(p_6_out_1[6]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_29_out),
        .Q(updt_active_d2),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h8F88)) 
    \INCLUDE_S2MM.s2mm_gr_1_int[0]_i_1 
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 [0]),
        .I1(p_28_out),
        .I2(p_1_out[1]),
        .I3(s2mm_gr_1),
        .O(s2mm_gr_1_int));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \ch_thresh_count[7]_i_1 
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 [0]),
        .I1(p_28_out),
        .I2(s2mm_ch_irqthresh_wren),
        .I3(s2mm_ch_dly_irq_set),
        .I4(\ch_thresh_count_reg[7] ),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h44400040)) 
    dma2_decerr_i_1
       (.I0(p_30_out),
        .I1(out),
        .I2(p_4_out),
        .I3(writing_status_re_ch2),
        .I4(Q[26]),
        .O(dma2_decerr_i_1_n_0));
  FDRE dma2_decerr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dma2_decerr_i_1_n_0),
        .Q(p_4_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44400040)) 
    dma2_interr_i_1
       (.I0(p_32_out),
        .I1(out),
        .I2(p_6_out),
        .I3(writing_status_re_ch2),
        .I4(Q[24]),
        .O(dma2_interr_i_1_n_0));
  FDRE dma2_interr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dma2_interr_i_1_n_0),
        .Q(p_6_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44400040)) 
    dma2_slverr_i_1
       (.I0(p_31_out),
        .I1(out),
        .I2(p_5_out),
        .I3(writing_status_re_ch2),
        .I4(Q[25]),
        .O(dma2_slverr_i_1_n_0));
  FDRE dma2_slverr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dma2_slverr_i_1_n_0),
        .Q(p_5_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F88)) 
    \dma_ch_serviced_i[0]_i_1 
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 [0]),
        .I1(p_28_out),
        .I2(p_1_out[0]),
        .I3(dma_ch_serviced),
        .O(dma_ch_serviced_i));
  LUT3 #(
    .INIT(8'hF8)) 
    dma_interr_i_1
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[15]_0 [0]),
        .I1(p_32_out),
        .I2(dma_interr),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h55FF1010)) 
    \pntr_cs[0]_i_1 
       (.I0(pntr_cs[1]),
        .I1(updt_active_d2),
        .I2(p_29_out),
        .I3(\pntr_cs[1]_i_2_n_0 ),
        .I4(pntr_cs[0]),
        .O(pntr_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h40404C40)) 
    \pntr_cs[1]_i_1 
       (.I0(\pntr_cs[1]_i_2_n_0 ),
        .I1(pntr_cs[0]),
        .I2(pntr_cs[1]),
        .I3(p_29_out),
        .I4(ptr2_queue_empty),
        .O(pntr_ns[1]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \pntr_cs[1]_i_2 
       (.I0(Q[28]),
        .I1(p_29_out),
        .I2(sig_data2all_tlast_error),
        .I3(follower_full_s2mm),
        .I4(m_axi_sg_wready),
        .I5(\pntr_cs_reg[1]_0 ),
        .O(\pntr_cs[1]_i_2_n_0 ));
  FDRE \pntr_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pntr_ns[0]),
        .Q(pntr_cs[0]),
        .R(p_0_in));
  FDRE \pntr_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pntr_ns[1]),
        .Q(pntr_cs[1]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h44400040)) 
    updt2_ioc_i_1
       (.I0(p_28_out),
        .I1(out),
        .I2(p_7_out_0),
        .I3(writing_status_re_ch2),
        .I4(p_0_in__0),
        .O(updt2_ioc_i_1_n_0));
  LUT4 #(
    .INIT(16'h4000)) 
    updt2_ioc_i_2
       (.I0(writing_status_d1),
        .I1(pntr_cs[0]),
        .I2(p_29_out),
        .I3(pntr_cs[1]),
        .O(writing_status_re_ch2));
  FDRE updt2_ioc_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(updt2_ioc_i_1_n_0),
        .Q(p_7_out_0),
        .R(1'b0));
  FDRE \updt_curdesc_reg[10] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[10]),
        .Q(\updt_curdesc_reg[31]_0 [6]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[11] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[11]),
        .Q(\updt_curdesc_reg[31]_0 [7]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[12] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[12]),
        .Q(\updt_curdesc_reg[31]_0 [8]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[13] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[13]),
        .Q(\updt_curdesc_reg[31]_0 [9]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[14] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[14]),
        .Q(\updt_curdesc_reg[31]_0 [10]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[15] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[15]),
        .Q(\updt_curdesc_reg[31]_0 [11]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[16] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[16]),
        .Q(\updt_curdesc_reg[31]_0 [12]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[17] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[17]),
        .Q(\updt_curdesc_reg[31]_0 [13]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[18] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[18]),
        .Q(\updt_curdesc_reg[31]_0 [14]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[19] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[19]),
        .Q(\updt_curdesc_reg[31]_0 [15]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[20] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[20]),
        .Q(\updt_curdesc_reg[31]_0 [16]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[21] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[21]),
        .Q(\updt_curdesc_reg[31]_0 [17]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[22] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[22]),
        .Q(\updt_curdesc_reg[31]_0 [18]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[23] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[23]),
        .Q(\updt_curdesc_reg[31]_0 [19]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[24] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[24]),
        .Q(\updt_curdesc_reg[31]_0 [20]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[25] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[25]),
        .Q(\updt_curdesc_reg[31]_0 [21]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[26] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[26]),
        .Q(\updt_curdesc_reg[31]_0 [22]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[27] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[27]),
        .Q(\updt_curdesc_reg[31]_0 [23]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[28] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[28]),
        .Q(\updt_curdesc_reg[31]_0 [24]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[29] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[29]),
        .Q(\updt_curdesc_reg[31]_0 [25]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[30] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[30]),
        .Q(\updt_curdesc_reg[31]_0 [26]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[31] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[31]),
        .Q(\updt_curdesc_reg[31]_0 [27]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[4] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[4]),
        .Q(\updt_curdesc_reg[31]_0 [0]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[5] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[5]),
        .Q(\updt_curdesc_reg[31]_0 [1]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[6] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[6]),
        .Q(\updt_curdesc_reg[31]_0 [2]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[7] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[7]),
        .Q(\updt_curdesc_reg[31]_0 [3]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[8] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[8]),
        .Q(\updt_curdesc_reg[31]_0 [4]),
        .R(p_0_in));
  FDRE \updt_curdesc_reg[9] 
       (.C(s_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr2_queue_dout[9]),
        .Q(\updt_curdesc_reg[31]_0 [5]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h0400)) 
    updt_curdesc_wren_i_1
       (.I0(ptr2_queue_empty),
        .I1(p_29_out),
        .I2(pntr_cs[1]),
        .I3(pntr_cs[0]),
        .O(updt_curdesc0));
  FDRE updt_curdesc_wren_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(updt_curdesc0),
        .Q(E),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    writing_status_d1_i_1
       (.I0(pntr_cs[0]),
        .I1(pntr_cs[1]),
        .O(writing_status));
  FDRE #(
    .INIT(1'b0)) 
    writing_status_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(writing_status),
        .Q(writing_status_d1),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_msg_updt_sm" *) 
module mcu_axi_mcdma_0_0_axi_msg_updt_sm
   (p_28_out,
    \GEN_CH2_UPDATE.ch2_active_i_reg_0 ,
    p_37_out,
    \GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ,
    D,
    Q,
    \GEN_CH2_UPDATE.ch2_active_i_reg_1 ,
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0 ,
    \S2MM_ERROR_SIG.s2mm_updt_err_cap_reg ,
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_1 ,
    SR,
    \updt_cs_reg[0]_0 ,
    sg_updt_error0,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1 ,
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1 ,
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_2 ,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_2 ,
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1 ,
    \updt_error_addr_reg[31]_0 ,
    p_0_in,
    p_10_out,
    s_axi_aclk,
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_2 ,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_3 ,
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_3 ,
    out,
    service_ch212_out,
    \updt_cs_reg[2]_0 ,
    p_3_out,
    updt_done,
    E,
    \GEN_CH2_UPDATE.ch2_active_i_reg_2 ,
    updt_active_d2,
    dma_decerr_reg,
    s2mm_updt_err_cap,
    s_axis_updt_cmd_tready,
    p_20_out,
    updt_interr,
    updt_slverr,
    updt_decerr,
    sg_updt_error_reg,
    dma_decerr,
    dma_slverr,
    p_19_out_1,
    \update_address_reg[31]_0 );
  output p_28_out;
  output \GEN_CH2_UPDATE.ch2_active_i_reg_0 ;
  output p_37_out;
  output \GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ;
  output [28:0]D;
  output [0:0]Q;
  output [0:0]\GEN_CH2_UPDATE.ch2_active_i_reg_1 ;
  output \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0 ;
  output [0:0]\S2MM_ERROR_SIG.s2mm_updt_err_cap_reg ;
  output \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_1 ;
  output [0:0]SR;
  output \updt_cs_reg[0]_0 ;
  output sg_updt_error0;
  output \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1 ;
  output \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1 ;
  output \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_2 ;
  output \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_2 ;
  output \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1 ;
  output [25:0]\updt_error_addr_reg[31]_0 ;
  input p_0_in;
  input p_10_out;
  input s_axi_aclk;
  input \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_2 ;
  input \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_3 ;
  input \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_3 ;
  input out;
  input service_ch212_out;
  input \updt_cs_reg[2]_0 ;
  input p_3_out;
  input updt_done;
  input [0:0]E;
  input \GEN_CH2_UPDATE.ch2_active_i_reg_2 ;
  input updt_active_d2;
  input [0:0]dma_decerr_reg;
  input s2mm_updt_err_cap;
  input s_axis_updt_cmd_tready;
  input p_20_out;
  input updt_interr;
  input updt_slverr;
  input updt_decerr;
  input sg_updt_error_reg;
  input dma_decerr;
  input dma_slverr;
  input [2:0]p_19_out_1;
  input [27:0]\update_address_reg[31]_0 ;

  wire [28:0]D;
  wire [0:0]E;
  wire \GEN_CH2_UPDATE.ch2_active_i_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_active_i_i_3_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_active_i_reg_0 ;
  wire [0:0]\GEN_CH2_UPDATE.ch2_active_i_reg_1 ;
  wire \GEN_CH2_UPDATE.ch2_active_i_reg_2 ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1 ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_2 ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_3 ;
  wire \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1 ;
  wire \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_2 ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1 ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_2 ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_3 ;
  wire \GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_idle_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_interr_set_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_1 ;
  wire [0:0]Q;
  wire [0:0]\S2MM_ERROR_SIG.s2mm_updt_err_cap_reg ;
  wire [0:0]SR;
  wire ch2_updt_sm_idle__5;
  wire dma_decerr;
  wire [0:0]dma_decerr_reg;
  wire dma_slverr;
  wire out;
  wire p_0_in;
  wire p_10_out;
  wire [2:0]p_19_out_1;
  wire p_20_out;
  wire p_28_out;
  wire p_37_out;
  wire p_3_out;
  wire [27:0]plusOp;
  wire s2mm_updt_err_cap;
  wire s_axi_aclk;
  wire s_axis_updt_cmd_tready;
  wire service_ch212_out;
  wire sg_updt_error0;
  wire sg_updt_error_reg;
  wire \update_address_reg[12]_i_1_n_0 ;
  wire \update_address_reg[12]_i_1_n_1 ;
  wire \update_address_reg[12]_i_1_n_2 ;
  wire \update_address_reg[12]_i_1_n_3 ;
  wire \update_address_reg[16]_i_1_n_0 ;
  wire \update_address_reg[16]_i_1_n_1 ;
  wire \update_address_reg[16]_i_1_n_2 ;
  wire \update_address_reg[16]_i_1_n_3 ;
  wire \update_address_reg[20]_i_1_n_0 ;
  wire \update_address_reg[20]_i_1_n_1 ;
  wire \update_address_reg[20]_i_1_n_2 ;
  wire \update_address_reg[20]_i_1_n_3 ;
  wire \update_address_reg[24]_i_1_n_0 ;
  wire \update_address_reg[24]_i_1_n_1 ;
  wire \update_address_reg[24]_i_1_n_2 ;
  wire \update_address_reg[24]_i_1_n_3 ;
  wire \update_address_reg[28]_i_1_n_0 ;
  wire \update_address_reg[28]_i_1_n_1 ;
  wire \update_address_reg[28]_i_1_n_2 ;
  wire \update_address_reg[28]_i_1_n_3 ;
  wire [27:0]\update_address_reg[31]_0 ;
  wire \update_address_reg[31]_i_1_n_2 ;
  wire \update_address_reg[31]_i_1_n_3 ;
  wire \update_address_reg[8]_i_1_n_0 ;
  wire \update_address_reg[8]_i_1_n_1 ;
  wire \update_address_reg[8]_i_1_n_2 ;
  wire \update_address_reg[8]_i_1_n_3 ;
  wire updt_active_d2;
  wire updt_cmnd_wr;
  wire [1:0]updt_cs;
  wire \updt_cs[0]_i_2_n_0 ;
  wire \updt_cs_reg[0]_0 ;
  wire \updt_cs_reg[2]_0 ;
  wire updt_decerr;
  wire updt_done;
  wire [25:0]\updt_error_addr_reg[31]_0 ;
  wire updt_interr;
  wire [2:0]updt_ns;
  wire updt_slverr;
  wire [3:2]\NLW_update_address_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_update_address_reg[31]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000020AAAA0020)) 
    \GEN_CH2_UPDATE.ch2_active_i_i_1 
       (.I0(out),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg_2 ),
        .I2(\GEN_CH2_UPDATE.ch2_active_i_i_3_n_0 ),
        .I3(updt_cs[1]),
        .I4(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .I5(updt_done),
        .O(\GEN_CH2_UPDATE.ch2_active_i_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_CH2_UPDATE.ch2_active_i_i_3 
       (.I0(updt_cs[0]),
        .I1(\updt_cs_reg[2]_0 ),
        .O(\GEN_CH2_UPDATE.ch2_active_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH2_UPDATE.ch2_active_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_active_i_i_1_n_0 ),
        .Q(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .R(1'b0));
  FDRE \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_3 ),
        .Q(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ),
        .R(p_0_in));
  FDRE \GEN_CH2_UPDATE.ch2_dma_interr_set_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_2 ),
        .Q(\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ),
        .R(p_0_in));
  FDRE \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_3 ),
        .Q(\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1 
       (.I0(updt_decerr),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .I2(\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0 ),
        .O(\GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1_n_0 ),
        .Q(\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0 ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7775)) 
    \GEN_CH2_UPDATE.ch2_updt_idle_i_1 
       (.I0(out),
        .I1(service_ch212_out),
        .I2(ch2_updt_sm_idle__5),
        .I3(p_37_out),
        .I4(\updt_cs_reg[2]_0 ),
        .I5(p_3_out),
        .O(\GEN_CH2_UPDATE.ch2_updt_idle_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000300010000F0FF)) 
    \GEN_CH2_UPDATE.ch2_updt_idle_i_3 
       (.I0(\updt_cs_reg[2]_0 ),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .I2(Q),
        .I3(service_ch212_out),
        .I4(updt_cs[0]),
        .I5(updt_cs[1]),
        .O(ch2_updt_sm_idle__5));
  FDRE \GEN_CH2_UPDATE.ch2_updt_idle_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_updt_idle_i_1_n_0 ),
        .Q(p_37_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_updt_interr_set_i_1 
       (.I0(updt_interr),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .I2(\GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0 ),
        .O(\GEN_CH2_UPDATE.ch2_updt_interr_set_i_1_n_0 ));
  FDRE \GEN_CH2_UPDATE.ch2_updt_interr_set_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_updt_interr_set_i_1_n_0 ),
        .Q(\GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0 ),
        .R(p_0_in));
  FDRE \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_10_out),
        .Q(p_28_out),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1 
       (.I0(updt_slverr),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .I2(\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ),
        .O(\GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1_n_0 ),
        .Q(\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt[15]_i_1 
       (.I0(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .I1(updt_active_d2),
        .I2(out),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt[15]_i_2 
       (.I0(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .I1(updt_active_d2),
        .O(\GEN_CH2_UPDATE.ch2_active_i_reg_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \S2MM_ERROR_SIG.s2mm_updt_err_cap_i_1 
       (.I0(\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_1 ),
        .I1(s2mm_updt_err_cap),
        .O(\S2MM_ERROR_SIG.s2mm_updt_err_cap_reg ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[34]_i_1 
       (.I0(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \axi_mcdma_tstvec_s2mm_ioc[0]_INST_0 
       (.I0(p_28_out),
        .I1(dma_decerr_reg),
        .O(\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    dma_decerr_i_1
       (.I0(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ),
        .I1(dma_decerr_reg),
        .I2(dma_decerr),
        .O(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dma_decerr_i_1__0
       (.I0(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ),
        .I1(p_19_out_1[2]),
        .O(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    dma_interr_i_1__0
       (.I0(\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ),
        .I1(p_19_out_1[0]),
        .O(\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    dma_slverr_i_1
       (.I0(\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ),
        .I1(dma_decerr_reg),
        .I2(dma_slverr),
        .O(\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dma_slverr_i_1__0
       (.I0(\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ),
        .I1(p_19_out_1[1]),
        .O(\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ftch_error_addr[31]_i_3 
       (.I0(\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ),
        .I1(\GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0 ),
        .I2(\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ),
        .I3(\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0 ),
        .I4(\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ),
        .I5(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ),
        .O(\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_1 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100010)) 
    s_axis_updt_cmd_tvalid_i_1
       (.I0(updt_cs[0]),
        .I1(\updt_cs_reg[2]_0 ),
        .I2(updt_cs[1]),
        .I3(Q),
        .I4(s_axis_updt_cmd_tready),
        .I5(p_20_out),
        .O(\updt_cs_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFAFAFAEA)) 
    sg_updt_error_i_1
       (.I0(sg_updt_error_reg),
        .I1(\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ),
        .I2(dma_decerr_reg),
        .I3(\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0 ),
        .I4(\GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0 ),
        .I5(dma_decerr),
        .O(sg_updt_error0));
  LUT1 #(
    .INIT(2'h1)) 
    \update_address[4]_i_1 
       (.I0(\update_address_reg[31]_0 [0]),
        .O(plusOp[0]));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[6]),
        .Q(D[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[7]),
        .Q(D[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[8]),
        .Q(D[9]),
        .R(p_0_in));
  CARRY4 \update_address_reg[12]_i_1 
       (.CI(\update_address_reg[8]_i_1_n_0 ),
        .CO({\update_address_reg[12]_i_1_n_0 ,\update_address_reg[12]_i_1_n_1 ,\update_address_reg[12]_i_1_n_2 ,\update_address_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S(\update_address_reg[31]_0 [8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[9]),
        .Q(D[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[10]),
        .Q(D[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[11]),
        .Q(D[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[12]),
        .Q(D[13]),
        .R(p_0_in));
  CARRY4 \update_address_reg[16]_i_1 
       (.CI(\update_address_reg[12]_i_1_n_0 ),
        .CO({\update_address_reg[16]_i_1_n_0 ,\update_address_reg[16]_i_1_n_1 ,\update_address_reg[16]_i_1_n_2 ,\update_address_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S(\update_address_reg[31]_0 [12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[13]),
        .Q(D[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[14]),
        .Q(D[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[15]),
        .Q(D[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[16]),
        .Q(D[17]),
        .R(p_0_in));
  CARRY4 \update_address_reg[20]_i_1 
       (.CI(\update_address_reg[16]_i_1_n_0 ),
        .CO({\update_address_reg[20]_i_1_n_0 ,\update_address_reg[20]_i_1_n_1 ,\update_address_reg[20]_i_1_n_2 ,\update_address_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S(\update_address_reg[31]_0 [16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[17]),
        .Q(D[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[18]),
        .Q(D[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[19]),
        .Q(D[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[24] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[20]),
        .Q(D[21]),
        .R(p_0_in));
  CARRY4 \update_address_reg[24]_i_1 
       (.CI(\update_address_reg[20]_i_1_n_0 ),
        .CO({\update_address_reg[24]_i_1_n_0 ,\update_address_reg[24]_i_1_n_1 ,\update_address_reg[24]_i_1_n_2 ,\update_address_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[20:17]),
        .S(\update_address_reg[31]_0 [20:17]));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[25] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[21]),
        .Q(D[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[22]),
        .Q(D[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[27] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[23]),
        .Q(D[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[28] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[24]),
        .Q(D[25]),
        .R(p_0_in));
  CARRY4 \update_address_reg[28]_i_1 
       (.CI(\update_address_reg[24]_i_1_n_0 ),
        .CO({\update_address_reg[28]_i_1_n_0 ,\update_address_reg[28]_i_1_n_1 ,\update_address_reg[28]_i_1_n_2 ,\update_address_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[24:21]),
        .S(\update_address_reg[31]_0 [24:21]));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[29] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[25]),
        .Q(D[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[30] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[26]),
        .Q(D[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[31] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[27]),
        .Q(D[28]),
        .R(p_0_in));
  CARRY4 \update_address_reg[31]_i_1 
       (.CI(\update_address_reg[28]_i_1_n_0 ),
        .CO({\NLW_update_address_reg[31]_i_1_CO_UNCONNECTED [3:2],\update_address_reg[31]_i_1_n_2 ,\update_address_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_update_address_reg[31]_i_1_O_UNCONNECTED [3],plusOp[27:25]}),
        .S({1'b0,\update_address_reg[31]_0 [27:25]}));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(D[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(D[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(D[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(D[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[4]),
        .Q(D[5]),
        .R(p_0_in));
  CARRY4 \update_address_reg[8]_i_1 
       (.CI(1'b0),
        .CO({\update_address_reg[8]_i_1_n_0 ,\update_address_reg[8]_i_1_n_1 ,\update_address_reg[8]_i_1_n_2 ,\update_address_reg[8]_i_1_n_3 }),
        .CYINIT(\update_address_reg[31]_0 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S(\update_address_reg[31]_0 [4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[5]),
        .Q(D[6]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAABABA)) 
    \updt_cs[0]_i_1 
       (.I0(\updt_cs[0]_i_2_n_0 ),
        .I1(Q),
        .I2(updt_cs[1]),
        .I3(updt_cs[0]),
        .I4(\updt_cs_reg[2]_0 ),
        .I5(updt_done),
        .O(updt_ns[0]));
  LUT6 #(
    .INIT(64'h0100010001330100)) 
    \updt_cs[0]_i_2 
       (.I0(E),
        .I1(Q),
        .I2(updt_cs[1]),
        .I3(updt_cs[0]),
        .I4(service_ch212_out),
        .I5(\updt_cs_reg[2]_0 ),
        .O(\updt_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h010F050001000500)) 
    \updt_cs[1]_i_1 
       (.I0(\updt_cs_reg[2]_0 ),
        .I1(updt_done),
        .I2(Q),
        .I3(updt_cs[1]),
        .I4(updt_cs[0]),
        .I5(E),
        .O(updt_ns[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h03A2)) 
    \updt_cs[2]_i_1 
       (.I0(\updt_cs_reg[2]_0 ),
        .I1(updt_cs[0]),
        .I2(updt_cs[1]),
        .I3(Q),
        .O(updt_ns[2]));
  FDRE \updt_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(updt_ns[0]),
        .Q(updt_cs[0]),
        .R(p_0_in));
  FDRE \updt_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(updt_ns[1]),
        .Q(updt_cs[1]),
        .R(p_0_in));
  FDRE \updt_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(updt_ns[2]),
        .Q(Q),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h0004)) 
    \updt_error_addr[31]_i_1 
       (.I0(Q),
        .I1(updt_cs[1]),
        .I2(\updt_cs_reg[2]_0 ),
        .I3(updt_cs[0]),
        .O(updt_cmnd_wr));
  FDRE \updt_error_addr_reg[10] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[7]),
        .Q(\updt_error_addr_reg[31]_0 [4]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[11] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[8]),
        .Q(\updt_error_addr_reg[31]_0 [5]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[12] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[9]),
        .Q(\updt_error_addr_reg[31]_0 [6]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[13] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[10]),
        .Q(\updt_error_addr_reg[31]_0 [7]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[14] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[11]),
        .Q(\updt_error_addr_reg[31]_0 [8]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[15] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[12]),
        .Q(\updt_error_addr_reg[31]_0 [9]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[16] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[13]),
        .Q(\updt_error_addr_reg[31]_0 [10]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[17] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[14]),
        .Q(\updt_error_addr_reg[31]_0 [11]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[18] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[15]),
        .Q(\updt_error_addr_reg[31]_0 [12]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[19] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[16]),
        .Q(\updt_error_addr_reg[31]_0 [13]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[20] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[17]),
        .Q(\updt_error_addr_reg[31]_0 [14]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[21] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[18]),
        .Q(\updt_error_addr_reg[31]_0 [15]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[22] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[19]),
        .Q(\updt_error_addr_reg[31]_0 [16]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[23] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[20]),
        .Q(\updt_error_addr_reg[31]_0 [17]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[24] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[21]),
        .Q(\updt_error_addr_reg[31]_0 [18]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[25] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[22]),
        .Q(\updt_error_addr_reg[31]_0 [19]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[26] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[23]),
        .Q(\updt_error_addr_reg[31]_0 [20]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[27] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[24]),
        .Q(\updt_error_addr_reg[31]_0 [21]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[28] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[25]),
        .Q(\updt_error_addr_reg[31]_0 [22]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[29] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[26]),
        .Q(\updt_error_addr_reg[31]_0 [23]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[30] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[27]),
        .Q(\updt_error_addr_reg[31]_0 [24]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[31] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[28]),
        .Q(\updt_error_addr_reg[31]_0 [25]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[3]),
        .Q(\updt_error_addr_reg[31]_0 [0]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[7] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[4]),
        .Q(\updt_error_addr_reg[31]_0 [1]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[8] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[5]),
        .Q(\updt_error_addr_reg[31]_0 [2]),
        .R(p_0_in));
  FDRE \updt_error_addr_reg[9] 
       (.C(s_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(D[6]),
        .Q(\updt_error_addr_reg[31]_0 [3]),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_msg_wr_status_cntl" *) 
module mcu_axi_mcdma_0_0_axi_msg_wr_status_cntl
   (D,
    FIFO_Full_reg,
    sig_wsc2stat_status_valid,
    sig_wdc_status_going_full,
    sig_init_done,
    sig_init_done_0,
    sig_inhibit_rdy_n,
    m_axi_sg_bready,
    E,
    p_5_out,
    s_axi_aclk,
    sig_stream_rst,
    sig_init_done_reg,
    sig_init_done_reg_0,
    m_axi_sg_bvalid,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_stat2wsc_status_ready,
    m_axi_sg_bresp,
    in);
  output [3:0]D;
  output FIFO_Full_reg;
  output sig_wsc2stat_status_valid;
  output sig_wdc_status_going_full;
  output sig_init_done;
  output sig_init_done_0;
  output sig_inhibit_rdy_n;
  output m_axi_sg_bready;
  output [0:0]E;
  input p_5_out;
  input s_axi_aclk;
  input sig_stream_rst;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input m_axi_sg_bvalid;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_stat2wsc_status_ready;
  input [1:0]m_axi_sg_bresp;
  input [2:0]in;

  wire [3:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9 ;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire [2:0]in;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire p_2_out;
  wire p_4_out;
  wire p_5_out;
  wire s_axi_aclk;
  wire sig_coelsc_reg_empty;
  wire [2:0]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_rd_fifo__0;
  wire sig_rd_fifo__0_0;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire [2:0]sig_wdc_statcnt;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire \sig_wdc_statcnt[1]_i_1_n_0 ;
  wire \sig_wdc_statcnt[2]_i_1_n_0 ;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire [1:1]sig_wresp_sfifo_out;
  wire sig_wsc2stat_status_valid;

  mcu_axi_mcdma_0_0_axi_msg_fifo__parameterized2 \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO 
       (.D(D[2:0]),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (sig_wresp_sfifo_out),
        .Q(sig_rd_empty),
        .in(in),
        .out({sig_dcntl_sfifo_out[2],sig_dcntl_sfifo_out[0]}),
        .p_4_out(p_4_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9 ),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_fifo__0(sig_rd_fifo__0_0),
        .sig_rd_fifo__0_0(sig_rd_fifo__0),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(D[1]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(D[0]),
        .R(p_5_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ),
        .Q(D[3]),
        .S(p_5_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9 ),
        .Q(sig_coelsc_reg_empty),
        .S(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[0]),
        .Q(sig_wsc2stat_status_valid),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(s_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_2_out),
        .Q(D[2]),
        .R(p_5_out));
  mcu_axi_mcdma_0_0_axi_msg_fifo__parameterized1 I_WRESP_STATUS_FIFO
       (.D(D[2:1]),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_3),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (sig_dcntl_sfifo_out[2]),
        .Q(sig_rd_empty),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(sig_wresp_sfifo_out),
        .p_2_out(p_2_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_rd_fifo__0(sig_rd_fifo__0),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hAA5D54AA)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wr_fifo),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[2]),
        .I3(sig_rd_fifo__0_0),
        .I4(sig_wdc_statcnt[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hB5F0F058)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(sig_rd_fifo__0_0),
        .I1(sig_wdc_statcnt[2]),
        .I2(sig_wdc_statcnt[1]),
        .I3(sig_wdc_statcnt[0]),
        .I4(sig_wr_fifo),
        .O(\sig_wdc_statcnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h8CCCCCC4)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(sig_rd_fifo__0_0),
        .I1(sig_wdc_statcnt[2]),
        .I2(sig_wdc_statcnt[1]),
        .I3(sig_wdc_statcnt[0]),
        .I4(sig_wr_fifo),
        .O(\sig_wdc_statcnt[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_wdc_statcnt[1]_i_1_n_0 ),
        .Q(sig_wdc_statcnt[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_wdc_statcnt[2]_i_1_n_0 ),
        .Q(sig_wdc_statcnt[2]),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt[0]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[2]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_msg_wrdata_cntl" *) 
module mcu_axi_mcdma_0_0_axi_msg_wrdata_cntl
   (sig_push_to_wsc,
    in,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ,
    sig_tlast_err_stop,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 ,
    sig_wr_fifo,
    p_2_out,
    \sig_addr_posted_cntr_reg[0]_0 ,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    sig_calc2dm_calc_err,
    s_axi_aclk,
    sig_stream_rst,
    sig_push_err2wsc_reg_0,
    E,
    sig_addr2wsc_cmd_fifo_empty,
    sig_cmd2mstr_cmd_valid,
    sig_cmd_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ,
    sig_inhibit_rdy_n,
    D,
    m_axi_sg_wready,
    p_29_out,
    follower_full_s2mm,
    out,
    Q,
    \sig_addr_posted_cntr_reg[2]_0 ,
    sig_mstr2data_cmd_valid,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready);
  output sig_push_to_wsc;
  output [2:0]in;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  output sig_tlast_err_stop;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 ;
  output sig_wr_fifo;
  output p_2_out;
  output \sig_addr_posted_cntr_reg[0]_0 ;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  input sig_calc2dm_calc_err;
  input s_axi_aclk;
  input sig_stream_rst;
  input sig_push_err2wsc_reg_0;
  input [0:0]E;
  input sig_addr2wsc_cmd_fifo_empty;
  input sig_cmd2mstr_cmd_valid;
  input sig_cmd_reg_empty;
  input \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ;
  input sig_inhibit_rdy_n;
  input [0:0]D;
  input m_axi_sg_wready;
  input p_29_out;
  input follower_full_s2mm;
  input out;
  input [0:0]Q;
  input \sig_addr_posted_cntr_reg[2]_0 ;
  input sig_mstr2data_cmd_valid;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;

  wire [0:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 ;
  wire [0:0]Q;
  wire follower_full_s2mm;
  wire [2:0]in;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wlast_INST_0_i_2_n_0;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire m_axi_sg_wvalid_INST_0_i_2_n_0;
  wire out;
  wire p_29_out;
  wire p_2_out;
  wire s_axi_aclk;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[0]_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire sig_calc2dm_calc_err;
  wire sig_clr_dqual_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2wsc_cmd_cmplt0;
  wire sig_data2wsc_last_err0;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[0]_i_1_n_0 ;
  wire \sig_dbeat_cntr[1]_i_1_n_0 ;
  wire \sig_dbeat_cntr[2]_i_1_n_0 ;
  wire \sig_dbeat_cntr[3]_i_1_n_0 ;
  wire \sig_dbeat_cntr[4]_i_1_n_0 ;
  wire \sig_dbeat_cntr[5]_i_1_n_0 ;
  wire \sig_dbeat_cntr[6]_i_1_n_0 ;
  wire \sig_dbeat_cntr[7]_i_1_n_0 ;
  wire \sig_dbeat_cntr[7]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire sig_dbeat_cntr_eq_0__6;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_good_mmap_dbeat10_out__0;
  wire sig_inhibit_rdy_n;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_i_1_n_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_3_n_0;
  wire sig_next_calc_error_reg_i_4_n_0;
  wire sig_next_cmd_cmplt_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_push_err2wsc_reg_0;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc0;
  wire sig_push_to_wsc_i_2_n_0;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 
       (.I0(sig_inhibit_rdy_n),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ),
        .I2(sig_push_to_wsc),
        .I3(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I4(sig_tlast_err_stop),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ),
        .Q(sig_tlast_err_stop),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFF6AC00000)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(Q),
        .I2(p_29_out),
        .I3(sig_dbeat_cntr_eq_0__6),
        .I4(sig_good_mmap_dbeat10_out__0),
        .I5(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ),
        .Q(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h10000000FFFFFFFF)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_2 
       (.I0(\sig_addr_posted_cntr_reg[0]_0 ),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I2(m_axi_sg_wready),
        .I3(p_29_out),
        .I4(follower_full_s2mm),
        .I5(out),
        .O(p_2_out));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \INFERRED_GEN.data_reg[2][6]_srl3_i_1 
       (.I0(sig_tlast_err_stop),
        .I1(sig_push_to_wsc),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ),
        .I3(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  LUT2 #(
    .INIT(4'hB)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2 
       (.I0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 ));
  LUT6 #(
    .INIT(64'hA0AA8888AAAA8888)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1 
       (.I0(sig_push_err2wsc_reg_0),
        .I1(E),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I3(sig_addr2wsc_cmd_fifo_empty),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_cmd_reg_empty),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_sg_wlast_INST_0
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_eq_0__6),
        .O(m_axi_sg_wlast));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    m_axi_sg_wlast_INST_0_i_1
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_dbeat_cntr[7]),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[3]),
        .I5(m_axi_sg_wlast_INST_0_i_2_n_0),
        .O(sig_dbeat_cntr_eq_0__6));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    m_axi_sg_wlast_INST_0_i_2
       (.I0(sig_dbeat_cntr[0]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[2]),
        .O(m_axi_sg_wlast_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    m_axi_sg_wvalid_INST_0
       (.I0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I1(follower_full_s2mm),
        .I2(p_29_out),
        .I3(\sig_addr_posted_cntr_reg[0]_0 ),
        .O(m_axi_sg_wvalid));
  LUT6 #(
    .INIT(64'hFFFFFFFF01030101)) 
    m_axi_sg_wvalid_INST_0_i_1
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(\sig_addr_posted_cntr_reg[2]_0 ),
        .I4(sig_last_mmap_dbeat_reg),
        .I5(m_axi_sg_wvalid_INST_0_i_2_n_0),
        .O(\sig_addr_posted_cntr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'hB)) 
    m_axi_sg_wvalid_INST_0_i_2
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .O(m_axi_sg_wvalid_INST_0_i_2_n_0));
  LUT5 #(
    .INIT(32'hD9996664)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(\sig_addr_posted_cntr_reg[2]_0 ),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hCCC2BCCC)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(\sig_addr_posted_cntr_reg[2]_0 ),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hAAA8EAAA)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(\sig_addr_posted_cntr_reg[2]_0 ),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(s_axi_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_next_calc_error_reg),
        .Q(in[2]),
        .R(sig_push_to_wsc0));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    sig_data2wsc_cmd_cmplt_i_1
       (.I0(sig_good_mmap_dbeat10_out__0),
        .I1(p_29_out),
        .I2(Q),
        .I3(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I4(sig_next_cmd_cmplt_reg),
        .O(sig_data2wsc_cmd_cmplt0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(s_axi_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_data2wsc_cmd_cmplt0),
        .Q(in[0]),
        .R(sig_push_to_wsc0));
  LUT6 #(
    .INIT(64'hBEEEFAAAAAAAAAAA)) 
    sig_data2wsc_last_err_i_1
       (.I0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(Q),
        .I3(p_29_out),
        .I4(sig_dbeat_cntr_eq_0__6),
        .I5(sig_good_mmap_dbeat10_out__0),
        .O(sig_data2wsc_last_err0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_last_err_reg
       (.C(s_axi_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_data2wsc_last_err0),
        .Q(in[1]),
        .R(sig_push_to_wsc0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(D),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_dbeat_cntr[0]),
        .O(\sig_dbeat_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[0]),
        .O(\sig_dbeat_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h5401)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[2]),
        .O(\sig_dbeat_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h55540001)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[0]),
        .I4(sig_dbeat_cntr[3]),
        .O(\sig_dbeat_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(sig_dbeat_cntr[2]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[3]),
        .I4(sig_data2mstr_cmd_ready),
        .I5(sig_dbeat_cntr[4]),
        .O(\sig_dbeat_cntr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h5401)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr[4]),
        .I2(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .I3(sig_dbeat_cntr[5]),
        .O(\sig_dbeat_cntr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h55540001)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr[5]),
        .I2(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[6]),
        .O(\sig_dbeat_cntr[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_dbeat_cntr_eq_0__6),
        .I1(sig_good_mmap_dbeat10_out__0),
        .I2(sig_data2mstr_cmd_ready),
        .O(\sig_dbeat_cntr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(sig_dbeat_cntr[5]),
        .I1(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[6]),
        .I4(sig_data2mstr_cmd_ready),
        .I5(sig_dbeat_cntr[7]),
        .O(\sig_dbeat_cntr[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h0000AA80)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(m_axi_sg_wready),
        .I1(p_29_out),
        .I2(follower_full_s2mm),
        .I3(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I4(\sig_addr_posted_cntr_reg[0]_0 ),
        .O(sig_good_mmap_dbeat10_out__0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr[2]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[3]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(s_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[0]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(s_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[1]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[2]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[3]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(s_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[4]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[5]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(s_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[6]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(s_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[7]_i_2_n_0 ),
        .Q(sig_dbeat_cntr[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(s_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(s_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_data2mstr_cmd_ready),
        .Q(sig_dqual_reg_full),
        .R(sig_clr_dqual_reg));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg_i_3_n_0),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_push_err2wsc_reg_0),
        .I2(sig_data2mstr_cmd_ready),
        .O(sig_ld_new_cmd_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ld_new_cmd_reg_i_1_n_0),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0004FFFF)) 
    sig_next_calc_error_reg_i_1
       (.I0(sig_next_calc_error_reg_i_3_n_0),
        .I1(sig_dqual_reg_full),
        .I2(sig_next_calc_error_reg),
        .I3(sig_data2mstr_cmd_ready),
        .I4(sig_push_err2wsc_reg_0),
        .O(sig_clr_dqual_reg));
  LUT4 #(
    .INIT(16'h2AAA)) 
    sig_next_calc_error_reg_i_2
       (.I0(sig_next_calc_error_reg_i_4_n_0),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .O(sig_data2mstr_cmd_ready));
  LUT6 #(
    .INIT(64'hABBBFFFFFFFFFFFF)) 
    sig_next_calc_error_reg_i_3
       (.I0(\sig_addr_posted_cntr_reg[0]_0 ),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I2(follower_full_s2mm),
        .I3(p_29_out),
        .I4(m_axi_sg_wready),
        .I5(sig_dbeat_cntr_eq_0__6),
        .O(sig_next_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0020002000000020)) 
    sig_next_calc_error_reg_i_4
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_next_calc_error_reg),
        .I2(sig_dqual_reg_empty),
        .I3(sig_wdc_status_going_full),
        .I4(sig_wsc2stat_status_valid),
        .I5(sig_stat2wsc_status_ready),
        .O(sig_next_calc_error_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_calc2dm_calc_err),
        .Q(sig_next_calc_error_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(s_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_clr_dqual_reg));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_push_err2wsc_i_1
       (.I0(sig_push_err2wsc_reg_0),
        .I1(sig_push_err2wsc),
        .I2(sig_ld_new_cmd_reg),
        .I3(sig_next_calc_error_reg),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h04000000FFFFFFFF)) 
    sig_push_to_wsc_i_1
       (.I0(sig_push_err2wsc),
        .I1(sig_next_calc_error_reg_i_3_n_0),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_push_to_wsc),
        .I5(sig_push_err2wsc_reg_0),
        .O(sig_push_to_wsc0));
  LUT3 #(
    .INIT(8'h0D)) 
    sig_push_to_wsc_i_2
       (.I0(sig_next_calc_error_reg_i_3_n_0),
        .I1(sig_push_err2wsc),
        .I2(sig_tlast_err_stop),
        .O(sig_push_to_wsc_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(s_axi_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_push_to_wsc_i_2_n_0),
        .Q(sig_push_to_wsc),
        .R(sig_push_to_wsc0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module mcu_axi_mcdma_0_0_cdc_sync
   (scndry_out,
    axi_resetn,
    s_axi_aclk);
  output scndry_out;
  input axi_resetn;
  input s_axi_aclk;

  wire axi_resetn;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module mcu_axi_mcdma_0_0_cdc_sync_0
   (scndry_out,
    axi_resetn,
    s_axi_lite_aclk);
  output scndry_out;
  input axi_resetn;
  input s_axi_lite_aclk;

  wire axi_resetn;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module mcu_axi_mcdma_0_0_cdc_sync_1
   (scndry_out,
    prmry_in,
    s_axi_aclk);
  output scndry_out;
  input prmry_in;
  input s_axi_aclk;

  wire prmry_in;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module mcu_axi_mcdma_0_0_cdc_sync_14
   (s2mm_ch1_introut,
    prmry_in,
    s_axi_lite_aclk);
  output s2mm_ch1_introut;
  input prmry_in;
  input s_axi_lite_aclk;

  wire prmry_in;
  wire s2mm_ch1_introut;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s2mm_ch1_introut),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module mcu_axi_mcdma_0_0_cdc_sync_15
   (\GEN_ASYNC_WRITE.awvalid_to2_reg ,
    scndry_out,
    awvalid_to2,
    ip_addr_cap,
    prmry_in,
    s_axi_aclk);
  output \GEN_ASYNC_WRITE.awvalid_to2_reg ;
  output scndry_out;
  input awvalid_to2;
  input ip_addr_cap;
  input prmry_in;
  input s_axi_aclk;

  wire \GEN_ASYNC_WRITE.awvalid_to2_reg ;
  wire awvalid_to2;
  wire ip_addr_cap;
  wire prmry_in;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.ip_addr_cap_i_1 
       (.I0(awvalid_to2),
        .I1(scndry_out),
        .I2(ip_addr_cap),
        .O(\GEN_ASYNC_WRITE.awvalid_to2_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module mcu_axi_mcdma_0_0_cdc_sync_16
   (\GEN_ASYNC_WRITE.rdy_to2_reg ,
    scndry_out,
    s_axi_lite_wready,
    \GEN_ASYNC_WRITE.bvalid_i_reg ,
    out,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    prmry_in,
    s_axi_lite_aclk);
  output \GEN_ASYNC_WRITE.rdy_to2_reg ;
  output scndry_out;
  output s_axi_lite_wready;
  input \GEN_ASYNC_WRITE.bvalid_i_reg ;
  input out;
  input s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input prmry_in;
  input s_axi_lite_aclk;

  wire \GEN_ASYNC_WRITE.bvalid_i_reg ;
  wire \GEN_ASYNC_WRITE.rdy_to2_reg ;
  wire out;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire s_axi_lite_wready;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h0020F020)) 
    \GEN_ASYNC_WRITE.bvalid_i_i_1 
       (.I0(\GEN_ASYNC_WRITE.bvalid_i_reg ),
        .I1(scndry_out),
        .I2(out),
        .I3(s_axi_lite_bvalid),
        .I4(s_axi_lite_bready),
        .O(\GEN_ASYNC_WRITE.rdy_to2_reg ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_lite_wready_INST_0
       (.I0(\GEN_ASYNC_WRITE.bvalid_i_reg ),
        .I1(scndry_out),
        .O(s_axi_lite_wready));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module mcu_axi_mcdma_0_0_cdc_sync_17
   (\GEN_ASYNC_WRITE.rdy_back_reg ,
    scndry_out,
    rdy_back,
    \GEN_ASYNC_WRITE.rdy_reg ,
    prmry_in,
    s_axi_aclk);
  output \GEN_ASYNC_WRITE.rdy_back_reg ;
  output scndry_out;
  input rdy_back;
  input \GEN_ASYNC_WRITE.rdy_reg ;
  input prmry_in;
  input s_axi_aclk;

  wire \GEN_ASYNC_WRITE.rdy_back_reg ;
  wire \GEN_ASYNC_WRITE.rdy_reg ;
  wire prmry_in;
  wire rdy_back;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_ASYNC_WRITE.rdy_i_1 
       (.I0(rdy_back),
        .I1(scndry_out),
        .I2(\GEN_ASYNC_WRITE.rdy_reg ),
        .O(\GEN_ASYNC_WRITE.rdy_back_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module mcu_axi_mcdma_0_0_cdc_sync_18
   (\GEN_ASYNC_WRITE.wvalid_to2_reg ,
    scndry_out,
    wvalid_to2,
    ip_data_cap,
    prmry_in,
    s_axi_aclk);
  output \GEN_ASYNC_WRITE.wvalid_to2_reg ;
  output scndry_out;
  input wvalid_to2;
  input ip_data_cap;
  input prmry_in;
  input s_axi_aclk;

  wire \GEN_ASYNC_WRITE.wvalid_to2_reg ;
  wire ip_data_cap;
  wire prmry_in;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire wvalid_to2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.ip_data_cap_i_1 
       (.I0(wvalid_to2),
        .I1(scndry_out),
        .I2(ip_data_cap),
        .O(\GEN_ASYNC_WRITE.wvalid_to2_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module mcu_axi_mcdma_0_0_cdc_sync_2
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    s2mm_all_idle,
    soft_reset,
    soft_reset_clr,
    s_soft_reset_i,
    prmry_in,
    s_axi_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input s2mm_all_idle;
  input soft_reset;
  input soft_reset_clr;
  input s_soft_reset_i;
  input prmry_in;
  input s_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire prmry_in;
  wire s2mm_all_idle;
  wire s_axi_aclk;
  wire s_halt_cmplt;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire soft_reset;
  wire soft_reset_clr;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_halt_cmplt),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \GEN_ASYNC_RESET.s_soft_reset_i_i_1 
       (.I0(s2mm_all_idle),
        .I1(s_halt_cmplt),
        .I2(soft_reset),
        .I3(soft_reset_clr),
        .I4(s_soft_reset_i),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module mcu_axi_mcdma_0_0_cdc_sync_3
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    scndry_out,
    \GEN_ASYNC_RESET.halt_i_reg ,
    \GEN_ASYNC_RESET.halt_i_reg_0 ,
    prmry_in,
    s_axi_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output scndry_out;
  input \GEN_ASYNC_RESET.halt_i_reg ;
  input \GEN_ASYNC_RESET.halt_i_reg_0 ;
  input prmry_in;
  input s_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_ASYNC_RESET.halt_i_reg ;
  wire \GEN_ASYNC_RESET.halt_i_reg_0 ;
  wire prmry_in;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA8)) 
    \GEN_ASYNC_RESET.halt_i_i_1 
       (.I0(scndry_out),
        .I1(\GEN_ASYNC_RESET.halt_i_reg ),
        .I2(\GEN_ASYNC_RESET.halt_i_reg_0 ),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module mcu_axi_mcdma_0_0_cdc_sync__parameterized0
   (\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_4 ,
    rdy,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[300] ,
    s_axi_lite_awaddr,
    s_axi_aclk);
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_4 ;
  input rdy;
  input \GEN_ASYNC_WRITE.axi2ip_wrce_reg[300] ;
  input [9:0]s_axi_lite_awaddr;
  input s_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_4 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce[300]_i_2_n_0 ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce[300]_i_3_n_0 ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce[327]_i_2_n_0 ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce[340]_i_3_n_0 ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[300] ;
  wire [11:2]awaddr_d1_cdc_tig;
  wire rdy;
  wire s_axi_aclk;
  wire [9:0]s_axi_lite_awaddr;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[8]),
        .Q(awaddr_d1_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[9]),
        .Q(awaddr_d1_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[0]),
        .Q(awaddr_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[1]),
        .Q(awaddr_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[2]),
        .Q(awaddr_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[3]),
        .Q(awaddr_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[4]),
        .Q(awaddr_d1_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[5]),
        .Q(awaddr_d1_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[6]),
        .Q(awaddr_d1_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[7]),
        .Q(awaddr_d1_cdc_tig[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80008080)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[300]_i_1 
       (.I0(\GEN_ASYNC_WRITE.axi2ip_wrce[300]_i_2_n_0 ),
        .I1(\GEN_ASYNC_WRITE.axi2ip_wrce[300]_i_3_n_0 ),
        .I2(awaddr_d1_cdc_tig[10]),
        .I3(awaddr_d1_cdc_tig[9]),
        .I4(awaddr_d1_cdc_tig[8]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[300]_i_2 
       (.I0(awaddr_d1_cdc_tig[7]),
        .I1(awaddr_d1_cdc_tig[6]),
        .I2(awaddr_d1_cdc_tig[5]),
        .I3(awaddr_d1_cdc_tig[9]),
        .I4(awaddr_d1_cdc_tig[10]),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce[300]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[300]_i_3 
       (.I0(awaddr_d1_cdc_tig[2]),
        .I1(awaddr_d1_cdc_tig[4]),
        .I2(awaddr_d1_cdc_tig[3]),
        .I3(rdy),
        .I4(awaddr_d1_cdc_tig[11]),
        .I5(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[300] ),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce[300]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[320]_i_1 
       (.I0(awaddr_d1_cdc_tig[3]),
        .I1(awaddr_d1_cdc_tig[4]),
        .I2(awaddr_d1_cdc_tig[2]),
        .I3(\GEN_ASYNC_WRITE.axi2ip_wrce[327]_i_2_n_0 ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[322]_i_1 
       (.I0(awaddr_d1_cdc_tig[2]),
        .I1(awaddr_d1_cdc_tig[3]),
        .I2(awaddr_d1_cdc_tig[4]),
        .I3(\GEN_ASYNC_WRITE.axi2ip_wrce[327]_i_2_n_0 ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[327]_i_1 
       (.I0(\GEN_ASYNC_WRITE.axi2ip_wrce[327]_i_2_n_0 ),
        .I1(awaddr_d1_cdc_tig[2]),
        .I2(awaddr_d1_cdc_tig[4]),
        .I3(awaddr_d1_cdc_tig[3]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[327]_i_2 
       (.I0(\GEN_ASYNC_WRITE.axi2ip_wrce[340]_i_3_n_0 ),
        .I1(awaddr_d1_cdc_tig[10]),
        .I2(awaddr_d1_cdc_tig[9]),
        .I3(awaddr_d1_cdc_tig[5]),
        .I4(awaddr_d1_cdc_tig[7]),
        .I5(awaddr_d1_cdc_tig[6]),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce[327]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[336]_i_1 
       (.I0(awaddr_d1_cdc_tig[2]),
        .I1(awaddr_d1_cdc_tig[4]),
        .I2(awaddr_d1_cdc_tig[3]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_4 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[337]_i_1 
       (.I0(awaddr_d1_cdc_tig[2]),
        .I1(awaddr_d1_cdc_tig[4]),
        .I2(awaddr_d1_cdc_tig[3]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[338]_i_1 
       (.I0(awaddr_d1_cdc_tig[4]),
        .I1(awaddr_d1_cdc_tig[3]),
        .I2(awaddr_d1_cdc_tig[2]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[340]_i_1 
       (.I0(\GEN_ASYNC_WRITE.axi2ip_wrce[340]_i_3_n_0 ),
        .I1(awaddr_d1_cdc_tig[6]),
        .I2(awaddr_d1_cdc_tig[10]),
        .I3(awaddr_d1_cdc_tig[9]),
        .I4(awaddr_d1_cdc_tig[5]),
        .I5(awaddr_d1_cdc_tig[7]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[340]_i_2 
       (.I0(awaddr_d1_cdc_tig[2]),
        .I1(awaddr_d1_cdc_tig[4]),
        .I2(awaddr_d1_cdc_tig[3]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFFFDFDFDFDF)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[340]_i_3 
       (.I0(rdy),
        .I1(awaddr_d1_cdc_tig[11]),
        .I2(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[300] ),
        .I3(awaddr_d1_cdc_tig[8]),
        .I4(awaddr_d1_cdc_tig[9]),
        .I5(awaddr_d1_cdc_tig[10]),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce[340]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module mcu_axi_mcdma_0_0_cdc_sync__parameterized1
   (irqthresh_wren0,
    scndry_vect_out,
    p_6_out,
    irqdelay_wren0,
    \dmacr_i_reg[2] ,
    SS,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    \PACKET_DROP_REGISTER.dmacr_i_reg[9] ,
    s2mm_ch_dmacr,
    Q,
    \dmacr_i_reg[2]_0 ,
    \dmacr_i_reg[2]_1 ,
    soft_reset_clr,
    \PACKET_DROP_REGISTER.dmacr_i_reg[9]_0 ,
    p_3_out,
    channel_enable_reg,
    s_axi_lite_wdata,
    s_axi_aclk);
  output irqthresh_wren0;
  output [31:0]scndry_vect_out;
  output p_6_out;
  output irqdelay_wren0;
  output \dmacr_i_reg[2] ;
  output [0:0]SS;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  input \PACKET_DROP_REGISTER.dmacr_i_reg[9] ;
  input [15:0]s2mm_ch_dmacr;
  input [7:0]Q;
  input \dmacr_i_reg[2]_0 ;
  input [0:0]\dmacr_i_reg[2]_1 ;
  input soft_reset_clr;
  input \PACKET_DROP_REGISTER.dmacr_i_reg[9]_0 ;
  input [0:0]p_3_out;
  input [0:0]channel_enable_reg;
  input [31:0]s_axi_lite_wdata;
  input s_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \PACKET_DROP_REGISTER.dmacr_i[15]_i_2_n_0 ;
  wire \PACKET_DROP_REGISTER.dmacr_i_reg[9] ;
  wire \PACKET_DROP_REGISTER.dmacr_i_reg[9]_0 ;
  wire \PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_i_2_n_0 ;
  wire \PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_i_3_n_0 ;
  wire \PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_i_4_n_0 ;
  wire \PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_i_5_n_0 ;
  wire [7:0]Q;
  wire [0:0]SS;
  wire [0:0]channel_enable_reg;
  wire \dmacr_i[23]_i_2_n_0 ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire [0:0]\dmacr_i_reg[2]_1 ;
  wire irqdelay_wren0;
  wire irqdelay_wren_i_2_n_0;
  wire irqdelay_wren_i_3_n_0;
  wire irqdelay_wren_i_4_n_0;
  wire irqdelay_wren_i_5_n_0;
  wire irqthresh_wren0;
  wire irqthresh_wren_i_2_n_0;
  wire irqthresh_wren_i_3_n_0;
  wire irqthresh_wren_i_4_n_0;
  wire irqthresh_wren_i_5_n_0;
  wire [0:0]p_3_out;
  wire p_6_out;
  wire [15:0]s2mm_ch_dmacr;
  wire s_axi_aclk;
  wire [31:0]s_axi_lite_wdata;
  wire [31:0]scndry_vect_out;
  wire soft_reset_clr;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[0]),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[10]),
        .Q(scndry_vect_out[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[11]),
        .Q(scndry_vect_out[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[12]),
        .Q(scndry_vect_out[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[13]),
        .Q(scndry_vect_out[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[14]),
        .Q(scndry_vect_out[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[15]),
        .Q(scndry_vect_out[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[16]),
        .Q(scndry_vect_out[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[17]),
        .Q(scndry_vect_out[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[18]),
        .Q(scndry_vect_out[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[19]),
        .Q(scndry_vect_out[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[1]),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[20]),
        .Q(scndry_vect_out[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[21]),
        .Q(scndry_vect_out[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[22]),
        .Q(scndry_vect_out[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[23]),
        .Q(scndry_vect_out[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[24]),
        .Q(scndry_vect_out[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[25]),
        .Q(scndry_vect_out[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[26]),
        .Q(scndry_vect_out[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[27]),
        .Q(scndry_vect_out[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[28]),
        .Q(scndry_vect_out[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[29]),
        .Q(scndry_vect_out[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[2]),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[30]),
        .Q(scndry_vect_out[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[31]),
        .Q(scndry_vect_out[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[3]),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[4]),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[5]),
        .Q(scndry_vect_out[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[6]),
        .Q(scndry_vect_out[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[7]),
        .Q(scndry_vect_out[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[8]),
        .Q(scndry_vect_out[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[9]),
        .Q(scndry_vect_out[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0010FFFF)) 
    \PACKET_DROP_REGISTER.dmacr_i[15]_i_1 
       (.I0(\PACKET_DROP_REGISTER.dmacr_i[15]_i_2_n_0 ),
        .I1(scndry_vect_out[10]),
        .I2(\PACKET_DROP_REGISTER.dmacr_i_reg[9] ),
        .I3(scndry_vect_out[11]),
        .I4(\PACKET_DROP_REGISTER.dmacr_i_reg[9]_0 ),
        .O(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \PACKET_DROP_REGISTER.dmacr_i[15]_i_2 
       (.I0(scndry_vect_out[8]),
        .I1(scndry_vect_out[15]),
        .I2(scndry_vect_out[12]),
        .I3(scndry_vect_out[13]),
        .I4(scndry_vect_out[14]),
        .I5(scndry_vect_out[9]),
        .O(\PACKET_DROP_REGISTER.dmacr_i[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_i_1 
       (.I0(\PACKET_DROP_REGISTER.dmacr_i_reg[9] ),
        .I1(\PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_i_2_n_0 ),
        .I2(\PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_i_3_n_0 ),
        .I3(\PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_i_4_n_0 ),
        .I4(\PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_i_5_n_0 ),
        .O(p_6_out));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_i_2 
       (.I0(scndry_vect_out[10]),
        .I1(Q[2]),
        .I2(scndry_vect_out[11]),
        .I3(Q[3]),
        .O(\PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_i_3 
       (.I0(scndry_vect_out[13]),
        .I1(Q[5]),
        .I2(scndry_vect_out[12]),
        .I3(Q[4]),
        .O(\PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_i_4 
       (.I0(scndry_vect_out[14]),
        .I1(Q[6]),
        .I2(scndry_vect_out[15]),
        .I3(Q[7]),
        .O(\PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_i_5 
       (.I0(scndry_vect_out[8]),
        .I1(Q[0]),
        .I2(scndry_vect_out[9]),
        .I3(Q[1]),
        .O(\PACKET_DROP_REGISTER.pktdrp_irqthresh_wren_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dma_ch_en_i[0]_i_1 
       (.I0(scndry_vect_out[0]),
        .I1(p_3_out),
        .I2(channel_enable_reg),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \dmacr_i[23]_i_1 
       (.I0(\dmacr_i[23]_i_2_n_0 ),
        .I1(scndry_vect_out[17]),
        .I2(scndry_vect_out[22]),
        .I3(scndry_vect_out[19]),
        .I4(\PACKET_DROP_REGISTER.dmacr_i_reg[9]_0 ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \dmacr_i[23]_i_2 
       (.I0(scndry_vect_out[16]),
        .I1(scndry_vect_out[23]),
        .I2(scndry_vect_out[20]),
        .I3(scndry_vect_out[21]),
        .I4(scndry_vect_out[18]),
        .I5(\PACKET_DROP_REGISTER.dmacr_i_reg[9] ),
        .O(\dmacr_i[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00EA)) 
    \dmacr_i[2]_i_1 
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(\dmacr_i_reg[2]_1 ),
        .I2(scndry_vect_out[2]),
        .I3(soft_reset_clr),
        .O(\dmacr_i_reg[2] ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    irqdelay_wren_i_1
       (.I0(\PACKET_DROP_REGISTER.dmacr_i_reg[9] ),
        .I1(irqdelay_wren_i_2_n_0),
        .I2(irqdelay_wren_i_3_n_0),
        .I3(irqdelay_wren_i_4_n_0),
        .I4(irqdelay_wren_i_5_n_0),
        .O(irqdelay_wren0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqdelay_wren_i_2
       (.I0(scndry_vect_out[26]),
        .I1(s2mm_ch_dmacr[10]),
        .I2(scndry_vect_out[27]),
        .I3(s2mm_ch_dmacr[11]),
        .O(irqdelay_wren_i_2_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqdelay_wren_i_3
       (.I0(scndry_vect_out[29]),
        .I1(s2mm_ch_dmacr[13]),
        .I2(scndry_vect_out[28]),
        .I3(s2mm_ch_dmacr[12]),
        .O(irqdelay_wren_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irqdelay_wren_i_4
       (.I0(scndry_vect_out[30]),
        .I1(s2mm_ch_dmacr[14]),
        .I2(scndry_vect_out[31]),
        .I3(s2mm_ch_dmacr[15]),
        .O(irqdelay_wren_i_4_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqdelay_wren_i_5
       (.I0(scndry_vect_out[24]),
        .I1(s2mm_ch_dmacr[8]),
        .I2(scndry_vect_out[25]),
        .I3(s2mm_ch_dmacr[9]),
        .O(irqdelay_wren_i_5_n_0));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    irqthresh_wren_i_1
       (.I0(\PACKET_DROP_REGISTER.dmacr_i_reg[9] ),
        .I1(irqthresh_wren_i_2_n_0),
        .I2(irqthresh_wren_i_3_n_0),
        .I3(irqthresh_wren_i_4_n_0),
        .I4(irqthresh_wren_i_5_n_0),
        .O(irqthresh_wren0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqthresh_wren_i_2
       (.I0(scndry_vect_out[19]),
        .I1(s2mm_ch_dmacr[3]),
        .I2(scndry_vect_out[18]),
        .I3(s2mm_ch_dmacr[2]),
        .O(irqthresh_wren_i_2_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqthresh_wren_i_3
       (.I0(scndry_vect_out[21]),
        .I1(s2mm_ch_dmacr[5]),
        .I2(scndry_vect_out[20]),
        .I3(s2mm_ch_dmacr[4]),
        .O(irqthresh_wren_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irqthresh_wren_i_4
       (.I0(scndry_vect_out[22]),
        .I1(s2mm_ch_dmacr[6]),
        .I2(scndry_vect_out[23]),
        .I3(s2mm_ch_dmacr[7]),
        .O(irqthresh_wren_i_4_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqthresh_wren_i_5
       (.I0(scndry_vect_out[16]),
        .I1(s2mm_ch_dmacr[0]),
        .I2(scndry_vect_out[17]),
        .I3(s2mm_ch_dmacr[1]),
        .O(irqthresh_wren_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module mcu_axi_mcdma_0_0_cdc_sync__parameterized2
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    scndry_vect_out,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[326] ,
    scndry_out,
    ip_arvalid_d3,
    s_axi_lite_araddr,
    s_axi_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output [11:0]scndry_vect_out;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ;
  input \GEN_ASYNC_READ.axi2ip_rdce_reg[326] ;
  input scndry_out;
  input ip_arvalid_d3;
  input [11:0]s_axi_lite_araddr;
  input s_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_ASYNC_READ.axi2ip_rdce[326]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.axi2ip_rdce[326]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.axi2ip_rdce[342]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.axi2ip_rdce[592]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.axi2ip_rdce[592]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[326] ;
  wire ip_arvalid_d3;
  wire s_axi_aclk;
  wire [11:0]s_axi_lite_araddr;
  wire s_level_out_bus_d1_cdc_to_0;
  wire s_level_out_bus_d1_cdc_to_1;
  wire s_level_out_bus_d1_cdc_to_10;
  wire s_level_out_bus_d1_cdc_to_11;
  wire s_level_out_bus_d1_cdc_to_2;
  wire s_level_out_bus_d1_cdc_to_3;
  wire s_level_out_bus_d1_cdc_to_4;
  wire s_level_out_bus_d1_cdc_to_5;
  wire s_level_out_bus_d1_cdc_to_6;
  wire s_level_out_bus_d1_cdc_to_7;
  wire s_level_out_bus_d1_cdc_to_8;
  wire s_level_out_bus_d1_cdc_to_9;
  wire s_level_out_bus_d2_0;
  wire s_level_out_bus_d2_1;
  wire s_level_out_bus_d2_10;
  wire s_level_out_bus_d2_11;
  wire s_level_out_bus_d2_2;
  wire s_level_out_bus_d2_3;
  wire s_level_out_bus_d2_4;
  wire s_level_out_bus_d2_5;
  wire s_level_out_bus_d2_6;
  wire s_level_out_bus_d2_7;
  wire s_level_out_bus_d2_8;
  wire s_level_out_bus_d2_9;
  wire s_level_out_bus_d3_0;
  wire s_level_out_bus_d3_1;
  wire s_level_out_bus_d3_10;
  wire s_level_out_bus_d3_11;
  wire s_level_out_bus_d3_2;
  wire s_level_out_bus_d3_3;
  wire s_level_out_bus_d3_4;
  wire s_level_out_bus_d3_5;
  wire s_level_out_bus_d3_6;
  wire s_level_out_bus_d3_7;
  wire s_level_out_bus_d3_8;
  wire s_level_out_bus_d3_9;
  wire scndry_out;
  wire [11:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_0),
        .Q(s_level_out_bus_d2_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_10),
        .Q(s_level_out_bus_d2_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_11),
        .Q(s_level_out_bus_d2_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_1),
        .Q(s_level_out_bus_d2_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_2),
        .Q(s_level_out_bus_d2_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_3),
        .Q(s_level_out_bus_d2_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_4),
        .Q(s_level_out_bus_d2_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_5),
        .Q(s_level_out_bus_d2_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_6),
        .Q(s_level_out_bus_d2_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_7),
        .Q(s_level_out_bus_d2_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_8),
        .Q(s_level_out_bus_d2_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_9),
        .Q(s_level_out_bus_d2_9),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_0),
        .Q(s_level_out_bus_d3_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_10),
        .Q(s_level_out_bus_d3_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_11),
        .Q(s_level_out_bus_d3_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_1),
        .Q(s_level_out_bus_d3_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_2),
        .Q(s_level_out_bus_d3_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_3),
        .Q(s_level_out_bus_d3_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_4),
        .Q(s_level_out_bus_d3_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_5),
        .Q(s_level_out_bus_d3_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_6),
        .Q(s_level_out_bus_d3_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_7),
        .Q(s_level_out_bus_d3_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_8),
        .Q(s_level_out_bus_d3_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_9),
        .Q(s_level_out_bus_d3_9),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_0),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_10),
        .Q(scndry_vect_out[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_11),
        .Q(scndry_vect_out[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_1),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_2),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_3),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_4),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_5),
        .Q(scndry_vect_out[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_6),
        .Q(scndry_vect_out[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_7),
        .Q(scndry_vect_out[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_8),
        .Q(scndry_vect_out[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_9),
        .Q(scndry_vect_out[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(s_level_out_bus_d1_cdc_to_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[10]),
        .Q(s_level_out_bus_d1_cdc_to_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[11]),
        .Q(s_level_out_bus_d1_cdc_to_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(s_level_out_bus_d1_cdc_to_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(s_level_out_bus_d1_cdc_to_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(s_level_out_bus_d1_cdc_to_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[4]),
        .Q(s_level_out_bus_d1_cdc_to_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[5]),
        .Q(s_level_out_bus_d1_cdc_to_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[6]),
        .Q(s_level_out_bus_d1_cdc_to_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[7]),
        .Q(s_level_out_bus_d1_cdc_to_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[8]),
        .Q(s_level_out_bus_d1_cdc_to_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[9]),
        .Q(s_level_out_bus_d1_cdc_to_9),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \GEN_ASYNC_READ.axi2ip_rdce[326]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce[326]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce[326]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[326] ),
        .I3(scndry_vect_out[7]),
        .I4(scndry_vect_out[5]),
        .I5(scndry_vect_out[6]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h005D)) 
    \GEN_ASYNC_READ.axi2ip_rdce[326]_i_2 
       (.I0(scndry_vect_out[10]),
        .I1(scndry_vect_out[8]),
        .I2(scndry_vect_out[9]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdce[342]_i_2_n_0 ),
        .O(\GEN_ASYNC_READ.axi2ip_rdce[326]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \GEN_ASYNC_READ.axi2ip_rdce[326]_i_3 
       (.I0(scndry_out),
        .I1(ip_arvalid_d3),
        .I2(scndry_vect_out[10]),
        .I3(scndry_vect_out[9]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce[326]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \GEN_ASYNC_READ.axi2ip_rdce[342]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce[342]_i_2_n_0 ),
        .I1(scndry_vect_out[8]),
        .I2(scndry_vect_out[9]),
        .I3(scndry_vect_out[10]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce[592]_i_3_n_0 ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \GEN_ASYNC_READ.axi2ip_rdce[342]_i_2 
       (.I0(scndry_out),
        .I1(ip_arvalid_d3),
        .I2(scndry_vect_out[2]),
        .I3(scndry_vect_out[11]),
        .I4(scndry_vect_out[3]),
        .I5(scndry_vect_out[4]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce[342]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \GEN_ASYNC_READ.axi2ip_rdce[592]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce[592]_i_2_n_0 ),
        .I1(scndry_vect_out[3]),
        .I2(scndry_vect_out[10]),
        .I3(scndry_vect_out[2]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce[592]_i_3_n_0 ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \GEN_ASYNC_READ.axi2ip_rdce[592]_i_2 
       (.I0(scndry_vect_out[9]),
        .I1(scndry_vect_out[8]),
        .I2(scndry_vect_out[4]),
        .I3(scndry_vect_out[11]),
        .I4(ip_arvalid_d3),
        .I5(scndry_out),
        .O(\GEN_ASYNC_READ.axi2ip_rdce[592]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \GEN_ASYNC_READ.axi2ip_rdce[592]_i_3 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce_reg[326] ),
        .I1(scndry_vect_out[7]),
        .I2(scndry_vect_out[6]),
        .I3(scndry_vect_out[5]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce[592]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module mcu_axi_mcdma_0_0_cdc_sync__parameterized3
   (E,
    scndry_out,
    ip_arvalid_d3,
    s_axi_lite_arready,
    s_axi_aclk);
  output [0:0]E;
  output scndry_out;
  input ip_arvalid_d3;
  input s_axi_lite_arready;
  input s_axi_aclk;

  wire [0:0]E;
  wire ip_arvalid_d3;
  wire s_axi_aclk;
  wire s_axi_lite_arready;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arready),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i[11]_i_1 
       (.I0(scndry_out),
        .I1(ip_arvalid_d3),
        .O(E));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module mcu_axi_mcdma_0_0_cdc_sync__parameterized4
   (scndry_vect_out,
    Q,
    s_axi_lite_aclk);
  output [31:0]scndry_vect_out;
  input [31:0]Q;
  input s_axi_lite_aclk;

  wire [31:0]Q;
  wire s_axi_lite_aclk;
  wire s_level_out_bus_d1_cdc_to_0;
  wire s_level_out_bus_d1_cdc_to_1;
  wire s_level_out_bus_d1_cdc_to_10;
  wire s_level_out_bus_d1_cdc_to_11;
  wire s_level_out_bus_d1_cdc_to_12;
  wire s_level_out_bus_d1_cdc_to_13;
  wire s_level_out_bus_d1_cdc_to_14;
  wire s_level_out_bus_d1_cdc_to_15;
  wire s_level_out_bus_d1_cdc_to_16;
  wire s_level_out_bus_d1_cdc_to_17;
  wire s_level_out_bus_d1_cdc_to_18;
  wire s_level_out_bus_d1_cdc_to_19;
  wire s_level_out_bus_d1_cdc_to_2;
  wire s_level_out_bus_d1_cdc_to_20;
  wire s_level_out_bus_d1_cdc_to_21;
  wire s_level_out_bus_d1_cdc_to_22;
  wire s_level_out_bus_d1_cdc_to_23;
  wire s_level_out_bus_d1_cdc_to_24;
  wire s_level_out_bus_d1_cdc_to_25;
  wire s_level_out_bus_d1_cdc_to_26;
  wire s_level_out_bus_d1_cdc_to_27;
  wire s_level_out_bus_d1_cdc_to_28;
  wire s_level_out_bus_d1_cdc_to_29;
  wire s_level_out_bus_d1_cdc_to_3;
  wire s_level_out_bus_d1_cdc_to_30;
  wire s_level_out_bus_d1_cdc_to_31;
  wire s_level_out_bus_d1_cdc_to_4;
  wire s_level_out_bus_d1_cdc_to_5;
  wire s_level_out_bus_d1_cdc_to_6;
  wire s_level_out_bus_d1_cdc_to_7;
  wire s_level_out_bus_d1_cdc_to_8;
  wire s_level_out_bus_d1_cdc_to_9;
  wire s_level_out_bus_d2_0;
  wire s_level_out_bus_d2_1;
  wire s_level_out_bus_d2_10;
  wire s_level_out_bus_d2_11;
  wire s_level_out_bus_d2_12;
  wire s_level_out_bus_d2_13;
  wire s_level_out_bus_d2_14;
  wire s_level_out_bus_d2_15;
  wire s_level_out_bus_d2_16;
  wire s_level_out_bus_d2_17;
  wire s_level_out_bus_d2_18;
  wire s_level_out_bus_d2_19;
  wire s_level_out_bus_d2_2;
  wire s_level_out_bus_d2_20;
  wire s_level_out_bus_d2_21;
  wire s_level_out_bus_d2_22;
  wire s_level_out_bus_d2_23;
  wire s_level_out_bus_d2_24;
  wire s_level_out_bus_d2_25;
  wire s_level_out_bus_d2_26;
  wire s_level_out_bus_d2_27;
  wire s_level_out_bus_d2_28;
  wire s_level_out_bus_d2_29;
  wire s_level_out_bus_d2_3;
  wire s_level_out_bus_d2_30;
  wire s_level_out_bus_d2_31;
  wire s_level_out_bus_d2_4;
  wire s_level_out_bus_d2_5;
  wire s_level_out_bus_d2_6;
  wire s_level_out_bus_d2_7;
  wire s_level_out_bus_d2_8;
  wire s_level_out_bus_d2_9;
  wire s_level_out_bus_d3_0;
  wire s_level_out_bus_d3_1;
  wire s_level_out_bus_d3_10;
  wire s_level_out_bus_d3_11;
  wire s_level_out_bus_d3_12;
  wire s_level_out_bus_d3_13;
  wire s_level_out_bus_d3_14;
  wire s_level_out_bus_d3_15;
  wire s_level_out_bus_d3_16;
  wire s_level_out_bus_d3_17;
  wire s_level_out_bus_d3_18;
  wire s_level_out_bus_d3_19;
  wire s_level_out_bus_d3_2;
  wire s_level_out_bus_d3_20;
  wire s_level_out_bus_d3_21;
  wire s_level_out_bus_d3_22;
  wire s_level_out_bus_d3_23;
  wire s_level_out_bus_d3_24;
  wire s_level_out_bus_d3_25;
  wire s_level_out_bus_d3_26;
  wire s_level_out_bus_d3_27;
  wire s_level_out_bus_d3_28;
  wire s_level_out_bus_d3_29;
  wire s_level_out_bus_d3_3;
  wire s_level_out_bus_d3_30;
  wire s_level_out_bus_d3_31;
  wire s_level_out_bus_d3_4;
  wire s_level_out_bus_d3_5;
  wire s_level_out_bus_d3_6;
  wire s_level_out_bus_d3_7;
  wire s_level_out_bus_d3_8;
  wire s_level_out_bus_d3_9;
  wire [31:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_0),
        .Q(s_level_out_bus_d2_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_10),
        .Q(s_level_out_bus_d2_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_11),
        .Q(s_level_out_bus_d2_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_12),
        .Q(s_level_out_bus_d2_12),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_13),
        .Q(s_level_out_bus_d2_13),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_14),
        .Q(s_level_out_bus_d2_14),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_15),
        .Q(s_level_out_bus_d2_15),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_16),
        .Q(s_level_out_bus_d2_16),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_17),
        .Q(s_level_out_bus_d2_17),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_18),
        .Q(s_level_out_bus_d2_18),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_19),
        .Q(s_level_out_bus_d2_19),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_1),
        .Q(s_level_out_bus_d2_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_20),
        .Q(s_level_out_bus_d2_20),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_21),
        .Q(s_level_out_bus_d2_21),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_22),
        .Q(s_level_out_bus_d2_22),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_23),
        .Q(s_level_out_bus_d2_23),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_24),
        .Q(s_level_out_bus_d2_24),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_25),
        .Q(s_level_out_bus_d2_25),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_26),
        .Q(s_level_out_bus_d2_26),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_27),
        .Q(s_level_out_bus_d2_27),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_28),
        .Q(s_level_out_bus_d2_28),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_29),
        .Q(s_level_out_bus_d2_29),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_2),
        .Q(s_level_out_bus_d2_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_30),
        .Q(s_level_out_bus_d2_30),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_31),
        .Q(s_level_out_bus_d2_31),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_3),
        .Q(s_level_out_bus_d2_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_4),
        .Q(s_level_out_bus_d2_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_5),
        .Q(s_level_out_bus_d2_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_6),
        .Q(s_level_out_bus_d2_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_7),
        .Q(s_level_out_bus_d2_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_8),
        .Q(s_level_out_bus_d2_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_9),
        .Q(s_level_out_bus_d2_9),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_0),
        .Q(s_level_out_bus_d3_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_10),
        .Q(s_level_out_bus_d3_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_11),
        .Q(s_level_out_bus_d3_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_12),
        .Q(s_level_out_bus_d3_12),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_13),
        .Q(s_level_out_bus_d3_13),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_14),
        .Q(s_level_out_bus_d3_14),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_15),
        .Q(s_level_out_bus_d3_15),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_16),
        .Q(s_level_out_bus_d3_16),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_17),
        .Q(s_level_out_bus_d3_17),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_18),
        .Q(s_level_out_bus_d3_18),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_19),
        .Q(s_level_out_bus_d3_19),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_1),
        .Q(s_level_out_bus_d3_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_20),
        .Q(s_level_out_bus_d3_20),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_21),
        .Q(s_level_out_bus_d3_21),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_22),
        .Q(s_level_out_bus_d3_22),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_23),
        .Q(s_level_out_bus_d3_23),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_24),
        .Q(s_level_out_bus_d3_24),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_25),
        .Q(s_level_out_bus_d3_25),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_26),
        .Q(s_level_out_bus_d3_26),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_27),
        .Q(s_level_out_bus_d3_27),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_28),
        .Q(s_level_out_bus_d3_28),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_29),
        .Q(s_level_out_bus_d3_29),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_2),
        .Q(s_level_out_bus_d3_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_30),
        .Q(s_level_out_bus_d3_30),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_31),
        .Q(s_level_out_bus_d3_31),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_3),
        .Q(s_level_out_bus_d3_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_4),
        .Q(s_level_out_bus_d3_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_5),
        .Q(s_level_out_bus_d3_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_6),
        .Q(s_level_out_bus_d3_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_7),
        .Q(s_level_out_bus_d3_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_8),
        .Q(s_level_out_bus_d3_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_9),
        .Q(s_level_out_bus_d3_9),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_0),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_10),
        .Q(scndry_vect_out[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_11),
        .Q(scndry_vect_out[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_12),
        .Q(scndry_vect_out[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_13),
        .Q(scndry_vect_out[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_14),
        .Q(scndry_vect_out[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_15),
        .Q(scndry_vect_out[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_16),
        .Q(scndry_vect_out[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_17),
        .Q(scndry_vect_out[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_18),
        .Q(scndry_vect_out[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_19),
        .Q(scndry_vect_out[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_1),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_20),
        .Q(scndry_vect_out[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_21),
        .Q(scndry_vect_out[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_22),
        .Q(scndry_vect_out[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_23),
        .Q(scndry_vect_out[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_24),
        .Q(scndry_vect_out[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_25),
        .Q(scndry_vect_out[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_26),
        .Q(scndry_vect_out[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_27),
        .Q(scndry_vect_out[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_28),
        .Q(scndry_vect_out[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_29),
        .Q(scndry_vect_out[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_2),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_30),
        .Q(scndry_vect_out[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_31),
        .Q(scndry_vect_out[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_3),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_4),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_5),
        .Q(scndry_vect_out[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_6),
        .Q(scndry_vect_out[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_7),
        .Q(scndry_vect_out[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_8),
        .Q(scndry_vect_out[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_9),
        .Q(scndry_vect_out[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s_level_out_bus_d1_cdc_to_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(s_level_out_bus_d1_cdc_to_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(s_level_out_bus_d1_cdc_to_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(s_level_out_bus_d1_cdc_to_12),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(s_level_out_bus_d1_cdc_to_13),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(s_level_out_bus_d1_cdc_to_14),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(s_level_out_bus_d1_cdc_to_15),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(s_level_out_bus_d1_cdc_to_16),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(s_level_out_bus_d1_cdc_to_17),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(s_level_out_bus_d1_cdc_to_18),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(s_level_out_bus_d1_cdc_to_19),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s_level_out_bus_d1_cdc_to_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(s_level_out_bus_d1_cdc_to_20),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(s_level_out_bus_d1_cdc_to_21),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(s_level_out_bus_d1_cdc_to_22),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(s_level_out_bus_d1_cdc_to_23),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(s_level_out_bus_d1_cdc_to_24),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(s_level_out_bus_d1_cdc_to_25),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(s_level_out_bus_d1_cdc_to_26),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(s_level_out_bus_d1_cdc_to_27),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(s_level_out_bus_d1_cdc_to_28),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(s_level_out_bus_d1_cdc_to_29),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s_level_out_bus_d1_cdc_to_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(s_level_out_bus_d1_cdc_to_30),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(s_level_out_bus_d1_cdc_to_31),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s_level_out_bus_d1_cdc_to_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s_level_out_bus_d1_cdc_to_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(s_level_out_bus_d1_cdc_to_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(s_level_out_bus_d1_cdc_to_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(s_level_out_bus_d1_cdc_to_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(s_level_out_bus_d1_cdc_to_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(s_level_out_bus_d1_cdc_to_9),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f
   (fifo_full_p1,
    Q,
    SS,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    slice_insert_valid,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    lsig_cmd_fetch_pause,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ,
    s_axi_aclk);
  output fifo_full_p1;
  output [4:0]Q;
  output [0:0]SS;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  input \INFERRED_GEN.cnt_i_reg[4]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input slice_insert_valid;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input lsig_cmd_fetch_pause;
  input \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  input \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ;
  input s_axi_aclk;

  wire FIFO_Full_i_3_n_0;
  wire FIFO_Full_i_4_n_0;
  wire FIFO_Full_i_5_n_0;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ;
  wire \INFERRED_GEN.cnt_i[3]_i_2_n_0 ;
  wire \INFERRED_GEN.cnt_i[4]_i_2__0_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire [4:0]Q;
  wire [0:0]SS;
  wire [4:0]addr_i_p1;
  wire fifo_full_p1;
  wire lsig_cmd_fetch_pause;
  wire s_axi_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_eop_sent_reg;
  wire slice_insert_valid;

  LUT2 #(
    .INIT(4'hB)) 
    FIFO_Full_i_1__7
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SS));
  LUT6 #(
    .INIT(64'h0004440004000000)) 
    FIFO_Full_i_2__1
       (.I0(FIFO_Full_i_3_n_0),
        .I1(FIFO_Full_i_4_n_0),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I5(FIFO_Full_i_5_n_0),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h55955655)) 
    FIFO_Full_i_3
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I2(Q[0]),
        .I3(\INFERRED_GEN.cnt_i[3]_i_2_n_0 ),
        .I4(Q[1]),
        .O(FIFO_Full_i_3_n_0));
  LUT6 #(
    .INIT(64'hA2AA080008005155)) 
    FIFO_Full_i_4
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(slice_insert_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I5(Q[0]),
        .O(FIFO_Full_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h4F0F0F0D)) 
    FIFO_Full_i_5
       (.I0(\INFERRED_GEN.cnt_i[3]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(FIFO_Full_i_5_n_0));
  LUT4 #(
    .INIT(16'h0200)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_2 
       (.I0(lsig_cmd_fetch_pause),
        .I1(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I2(Q[4]),
        .I3(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ),
        .O(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \INFERRED_GEN.cnt_i[0]_i_1__9 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(slice_insert_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hDFFFFF20200000DF)) 
    \INFERRED_GEN.cnt_i[1]_i_1__9 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(slice_insert_valid),
        .I3(Q[0]),
        .I4(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'hDFFB2004)) 
    \INFERRED_GEN.cnt_i[2]_i_1__9 
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i[3]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hAAAAAAA96AAAAAAA)) 
    \INFERRED_GEN.cnt_i[3]_i_1__4 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I4(Q[0]),
        .I5(\INFERRED_GEN.cnt_i[3]_i_2_n_0 ),
        .O(addr_i_p1[3]));
  LUT3 #(
    .INIT(8'hDF)) 
    \INFERRED_GEN.cnt_i[3]_i_2 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(slice_insert_valid),
        .O(\INFERRED_GEN.cnt_i[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA0000AAAA0003)) 
    \INFERRED_GEN.cnt_i[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\INFERRED_GEN.cnt_i[4]_i_2__0_n_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I5(Q[3]),
        .O(addr_i_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h2000FF20)) 
    \INFERRED_GEN.cnt_i[4]_i_2__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(slice_insert_valid),
        .I3(Q[0]),
        .I4(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .O(\INFERRED_GEN.cnt_i[4]_i_2__0_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(Q[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f_32
   (Q,
    sts_received_re,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    s2mm_halt,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    \INFERRED_GEN.cnt_i_reg[1]_2 ,
    p_0_in,
    s_axi_aclk);
  output [3:0]Q;
  output sts_received_re;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input s2mm_halt;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input \INFERRED_GEN.cnt_i_reg[1]_2 ;
  input p_0_in;
  input s_axi_aclk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_2 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire p_0_in;
  wire s2mm_halt;
  wire s_axi_aclk;
  wire sts_received_re;

  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id[0]_i_2 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_2 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(s2mm_halt),
        .O(sts_received_re));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h66666966)) 
    \INFERRED_GEN.cnt_i[0]_i_1__3 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I1(Q[0]),
        .I2(s2mm_halt),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_2 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'h66666A66AAAAA9AA)) 
    \INFERRED_GEN.cnt_i[1]_i_1__3 
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(s2mm_halt),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_2 ),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'hFE017F80)) 
    \INFERRED_GEN.cnt_i[2]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(Q[2]),
        .I4(sts_received_re),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAA6)) 
    \INFERRED_GEN.cnt_i[3]_i_1__1 
       (.I0(Q[3]),
        .I1(sts_received_re),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(p_0_in));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(p_0_in));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(p_0_in));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(p_0_in));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f_44
   (Q,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    s_axis_s2mm_updtsts_tvalid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    follower_empty_s2mm,
    E,
    sts2_queue_wren,
    p_0_in,
    s_axi_aclk,
    D);
  output [3:0]Q;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input s_axis_s2mm_updtsts_tvalid;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  input follower_empty_s2mm;
  input [0:0]E;
  input sts2_queue_wren;
  input p_0_in;
  input s_axi_aclk;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [3:0]Q;
  wire [3:1]addr_i_p1;
  wire follower_empty_s2mm;
  wire p_0_in;
  wire s_axi_aclk;
  wire s_axis_s2mm_updtsts_tvalid;
  wire sts2_queue_wren;

  LUT6 #(
    .INIT(64'h9AAA9A9AAA65AAAA)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(s_axis_s2mm_updtsts_tvalid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(follower_empty_s2mm),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'hAAAA9AAAAA65AAAA)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(s_axis_s2mm_updtsts_tvalid),
        .I3(Q[0]),
        .I4(E),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAA9AAAA)) 
    \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(Q[3]),
        .I1(sts2_queue_wren),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(E),
        .I5(Q[2]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .S(p_0_in));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(p_0_in));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(p_0_in));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(p_0_in));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f_45
   (D,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    fifo_full_p1,
    sts2_rden,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg ,
    Q,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    s_axis_s2mm_updtsts_tvalid,
    follower_empty_s2mm,
    sts2_queue_wren,
    p_2_out,
    follower_full_s2mm,
    p_0_in,
    s_axi_aclk);
  output [0:0]D;
  output [4:0]\INFERRED_GEN.cnt_i_reg[4]_0 ;
  output fifo_full_p1;
  output sts2_rden;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg ;
  input [0:0]Q;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input s_axis_s2mm_updtsts_tvalid;
  input follower_empty_s2mm;
  input sts2_queue_wren;
  input p_2_out;
  input follower_full_s2mm;
  input p_0_in;
  input s_axi_aclk;

  wire [0:0]D;
  wire FIFO_Full_i_2_n_0;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg ;
  wire \INFERRED_GEN.cnt_i[4]_i_2_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [4:0]\INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire [0:0]Q;
  wire [4:0]addr_i_p1;
  wire fifo_full_p1;
  wire follower_empty_s2mm;
  wire follower_full_s2mm;
  wire p_0_in;
  wire p_2_out;
  wire s_axi_aclk;
  wire s_axis_s2mm_updtsts_tvalid;
  wire sts2_queue_wren;
  wire sts2_rden;

  LUT6 #(
    .INIT(64'h0002008000800008)) 
    FIFO_Full_i_1
       (.I0(FIFO_Full_i_2_n_0),
        .I1(\INFERRED_GEN.cnt_i_reg[4]_0 [3]),
        .I2(follower_empty_s2mm),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_0 [4]),
        .I4(\INFERRED_GEN.cnt_i_reg[4]_0 [2]),
        .I5(\INFERRED_GEN.cnt_i[4]_i_2_n_0 ),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hA2A208A20404A204)) 
    FIFO_Full_i_2
       (.I0(\INFERRED_GEN.cnt_i_reg[4]_0 [1]),
        .I1(follower_empty_s2mm),
        .I2(\INFERRED_GEN.cnt_i_reg[4]_0 [4]),
        .I3(s_axis_s2mm_updtsts_tvalid),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I5(\INFERRED_GEN.cnt_i_reg[4]_0 [0]),
        .O(FIFO_Full_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1 
       (.I0(follower_empty_s2mm),
        .I1(\INFERRED_GEN.cnt_i_reg[4]_0 [4]),
        .I2(p_2_out),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1 
       (.I0(follower_full_s2mm),
        .I1(follower_empty_s2mm),
        .I2(\INFERRED_GEN.cnt_i_reg[4]_0 [4]),
        .I3(p_2_out),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm[31]_i_1 
       (.I0(follower_empty_s2mm),
        .I1(\INFERRED_GEN.cnt_i_reg[4]_0 [4]),
        .O(sts2_rden));
  LUT5 #(
    .INIT(32'h9A659A9A)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(Q),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(s_axis_s2mm_updtsts_tvalid),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_0 [4]),
        .I4(follower_empty_s2mm),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h9A659A9A)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[4]_0 [0]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(s_axis_s2mm_updtsts_tvalid),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_0 [4]),
        .I4(follower_empty_s2mm),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'h9AAA9A9AAA65AAAA)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[4]_0 [1]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(s_axis_s2mm_updtsts_tvalid),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_0 [4]),
        .I4(follower_empty_s2mm),
        .I5(\INFERRED_GEN.cnt_i_reg[4]_0 [0]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'hAAAA9AAAAA65AAAA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[4]_0 [2]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(s_axis_s2mm_updtsts_tvalid),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_0 [0]),
        .I4(sts2_rden),
        .I5(\INFERRED_GEN.cnt_i_reg[4]_0 [1]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAA9AAAA)) 
    \INFERRED_GEN.cnt_i[3]_i_1__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[4]_0 [3]),
        .I1(sts2_queue_wren),
        .I2(\INFERRED_GEN.cnt_i_reg[4]_0 [0]),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_0 [1]),
        .I4(sts2_rden),
        .I5(\INFERRED_GEN.cnt_i_reg[4]_0 [2]),
        .O(addr_i_p1[3]));
  LUT5 #(
    .INIT(32'h7078F1F0)) 
    \INFERRED_GEN.cnt_i[4]_i_1 
       (.I0(\INFERRED_GEN.cnt_i[4]_i_2_n_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[4]_0 [2]),
        .I2(\INFERRED_GEN.cnt_i_reg[4]_0 [4]),
        .I3(follower_empty_s2mm),
        .I4(\INFERRED_GEN.cnt_i_reg[4]_0 [3]),
        .O(addr_i_p1[4]));
  LUT6 #(
    .INIT(64'h0C080C08AE0C0C08)) 
    \INFERRED_GEN.cnt_i[4]_i_2 
       (.I0(\INFERRED_GEN.cnt_i_reg[4]_0 [1]),
        .I1(follower_empty_s2mm),
        .I2(\INFERRED_GEN.cnt_i_reg[4]_0 [4]),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_0 [0]),
        .I4(s_axis_s2mm_updtsts_tvalid),
        .I5(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .O(\INFERRED_GEN.cnt_i[4]_i_2_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_0 [0]),
        .S(p_0_in));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_0 [1]),
        .S(p_0_in));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_0 [2]),
        .S(p_0_in));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_0 [3]),
        .S(p_0_in));
  FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_0 [4]),
        .S(p_0_in));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f__parameterized0
   (fifo_full_p1,
    Q,
    sig_s_ready_out_reg,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    \sig_dbeat_cntr_reg[6] ,
    sig_dqual_reg_full_reg,
    sig_posted_to_axi_reg,
    sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    p_11_out,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    \sig_dbeat_cntr_reg[0] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ld_new_cmd_reg,
    sig_next_cmd_cmplt_reg_reg,
    \sig_dbeat_cntr_reg[7] ,
    \sig_dbeat_cntr_reg[6]_0 ,
    \sig_dbeat_cntr_reg[5] ,
    out,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_next_calc_error_reg,
    sig_wdc_status_going_full,
    sig_addr_posted_cntr,
    sig_dqual_reg_full,
    sig_dqual_reg_empty_reg,
    sig_data2addr_stop_req,
    sig_last_mmap_dbeat_reg,
    sig_s_ready_dup_i_2__0,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    SR,
    s_axi_aclk);
  output fifo_full_p1;
  output [1:0]Q;
  output sig_s_ready_out_reg;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output [6:0]\sig_dbeat_cntr_reg[6] ;
  output sig_dqual_reg_full_reg;
  output sig_posted_to_axi_reg;
  input sig_wr_fifo;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input p_11_out;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input \sig_dbeat_cntr_reg[0] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_ld_new_cmd_reg;
  input sig_next_cmd_cmplt_reg_reg;
  input [7:0]\sig_dbeat_cntr_reg[7] ;
  input \sig_dbeat_cntr_reg[6]_0 ;
  input \sig_dbeat_cntr_reg[5] ;
  input [0:0]out;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input sig_next_calc_error_reg;
  input sig_wdc_status_going_full;
  input [2:0]sig_addr_posted_cntr;
  input sig_dqual_reg_full;
  input sig_dqual_reg_empty_reg;
  input sig_data2addr_stop_req;
  input sig_last_mmap_dbeat_reg;
  input sig_s_ready_dup_i_2__0;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input [0:0]SR;
  input s_axi_aclk;

  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire [0:0]out;
  wire p_11_out;
  wire s_axi_aclk;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire sig_data2addr_stop_req;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire [6:0]\sig_dbeat_cntr_reg[6] ;
  wire \sig_dbeat_cntr_reg[6]_0 ;
  wire [7:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_5_n_0;
  wire sig_next_calc_error_reg_i_7_n_0;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_rd_empty;
  wire sig_s_ready_dup_i_2__0;
  wire sig_s_ready_out_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'hC0140000)) 
    FIFO_Full_i_1__5
       (.I0(sig_rd_empty),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(sig_s_ready_out_reg),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h69666666)) 
    \INFERRED_GEN.cnt_i[0]_i_1__7 
       (.I0(Q[0]),
        .I1(sig_s_ready_out_reg),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(p_11_out),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA9AAAAAA6A666666)) 
    \INFERRED_GEN.cnt_i[1]_i_1__7 
       (.I0(Q[1]),
        .I1(sig_s_ready_out_reg),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(p_11_out),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h060A0A3A)) 
    \INFERRED_GEN.cnt_i[2]_i_1__7 
       (.I0(sig_rd_empty),
        .I1(Q[1]),
        .I2(sig_s_ready_out_reg),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_dbeat_cntr[1]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[7] [1]),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(sig_s_ready_out_reg),
        .I3(out),
        .O(\sig_dbeat_cntr_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h5401)) 
    \sig_dbeat_cntr[2]_i_1__0 
       (.I0(sig_s_ready_out_reg),
        .I1(\sig_dbeat_cntr_reg[7] [1]),
        .I2(\sig_dbeat_cntr_reg[7] [0]),
        .I3(\sig_dbeat_cntr_reg[7] [2]),
        .O(\sig_dbeat_cntr_reg[6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h55540001)) 
    \sig_dbeat_cntr[3]_i_1__0 
       (.I0(sig_s_ready_out_reg),
        .I1(\sig_dbeat_cntr_reg[7] [2]),
        .I2(\sig_dbeat_cntr_reg[7] [0]),
        .I3(\sig_dbeat_cntr_reg[7] [1]),
        .I4(\sig_dbeat_cntr_reg[7] [3]),
        .O(\sig_dbeat_cntr_reg[6] [2]));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \sig_dbeat_cntr[4]_i_1__0 
       (.I0(sig_s_ready_out_reg),
        .I1(\sig_dbeat_cntr_reg[7] [3]),
        .I2(\sig_dbeat_cntr_reg[7] [1]),
        .I3(\sig_dbeat_cntr_reg[7] [0]),
        .I4(\sig_dbeat_cntr_reg[7] [2]),
        .I5(\sig_dbeat_cntr_reg[7] [4]),
        .O(\sig_dbeat_cntr_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[5]_i_1__0 
       (.I0(sig_s_ready_out_reg),
        .I1(\sig_dbeat_cntr_reg[5] ),
        .I2(\sig_dbeat_cntr_reg[7] [5]),
        .O(\sig_dbeat_cntr_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[6]_i_1__0 
       (.I0(sig_s_ready_out_reg),
        .I1(\sig_dbeat_cntr_reg[6]_0 ),
        .I2(\sig_dbeat_cntr_reg[7] [6]),
        .O(\sig_dbeat_cntr_reg[6] [5]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_dbeat_cntr[7]_i_1__0 
       (.I0(sig_s_ready_out_reg),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h5401)) 
    \sig_dbeat_cntr[7]_i_2__0 
       (.I0(sig_s_ready_out_reg),
        .I1(\sig_dbeat_cntr_reg[7] [6]),
        .I2(\sig_dbeat_cntr_reg[6]_0 ),
        .I3(\sig_dbeat_cntr_reg[7] [7]),
        .O(\sig_dbeat_cntr_reg[6] [6]));
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_s_ready_out_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    sig_next_calc_error_reg_i_1__0
       (.I0(sig_s_ready_out_reg),
        .I1(sig_next_cmd_cmplt_reg_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
  LUT6 #(
    .INIT(64'h0000FFFF00004000)) 
    sig_next_calc_error_reg_i_2__0
       (.I0(sig_dqual_reg_full_reg),
        .I1(sig_dqual_reg_empty_reg_0),
        .I2(sig_dqual_reg_empty_reg_1),
        .I3(sig_next_sequential_reg),
        .I4(sig_next_calc_error_reg_i_5_n_0),
        .I5(sig_dqual_reg_empty),
        .O(sig_s_ready_out_reg));
  LUT6 #(
    .INIT(64'hFFFFFBFFFBFBFBFF)) 
    sig_next_calc_error_reg_i_4__0
       (.I0(sig_posted_to_axi_reg),
        .I1(sig_dqual_reg_full),
        .I2(sig_next_calc_error_reg),
        .I3(sig_dqual_reg_empty_reg),
        .I4(sig_data2addr_stop_req),
        .I5(sig_last_mmap_dbeat_reg),
        .O(sig_dqual_reg_full_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF2FFFF)) 
    sig_next_calc_error_reg_i_5
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .I2(sig_next_calc_error_reg),
        .I3(sig_wdc_status_going_full),
        .I4(sig_next_calc_error_reg_i_7_n_0),
        .I5(sig_rd_empty),
        .O(sig_next_calc_error_reg_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h0004000F)) 
    sig_next_calc_error_reg_i_6
       (.I0(sig_s_ready_dup_i_2__0),
        .I1(sig_last_mmap_dbeat_reg),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .O(sig_posted_to_axi_reg));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    sig_next_calc_error_reg_i_7
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .O(sig_next_calc_error_reg_i_7_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f__parameterized0_38
   (\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    p_2_in__0,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    D,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    CO,
    cmd_btt_valid_int,
    E,
    out,
    tlast_del,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg_0 ,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg_1 ,
    s_axi_aclk);
  output \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output p_2_in__0;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  output [0:0]D;
  output \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input [0:0]CO;
  input cmd_btt_valid_int;
  input [0:0]E;
  input out;
  input tlast_del;
  input [0:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg_0 ;
  input [0:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg_1 ;
  input s_axi_aclk;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg ;
  wire [0:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg_0 ;
  wire [0:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg_1 ;
  wire \INFERRED_GEN.cnt_i[0]_i_1_n_0 ;
  wire \INFERRED_GEN.cnt_i[1]_i_1_n_0 ;
  wire \INFERRED_GEN.cnt_i[2]_i_1_n_0 ;
  wire \INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire cmd_btt_valid_int;
  wire out;
  wire p_2_in__0;
  wire s_axi_aclk;
  wire tlast_del;

  LUT4 #(
    .INIT(16'h40FF)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul[0]_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .I1(cmd_btt_valid_int),
        .I2(CO),
        .I3(out),
        .O(p_2_in__0));
  LUT6 #(
    .INIT(64'hAA2AA02000000000)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I1(CO),
        .I2(cmd_btt_valid_int),
        .I3(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .I4(E),
        .I5(out),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg ));
  LUT4 #(
    .INIT(16'h0BFF)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_i_2 
       (.I0(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg_0 ),
        .I2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg_1 ),
        .I3(cmd_btt_valid_int),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h08F7F708FFFFFFFF)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(CO),
        .I1(cmd_btt_valid_int),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(tlast_del),
        .I5(out),
        .O(\INFERRED_GEN.cnt_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDB24FFFF)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(D),
        .I2(tlast_del),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(out),
        .O(\INFERRED_GEN.cnt_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h552AFF40FFFFFFFF)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I1(CO),
        .I2(cmd_btt_valid_int),
        .I3(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .I4(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .I5(out),
        .O(\INFERRED_GEN.cnt_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hAAEA0080)) 
    \INFERRED_GEN.cnt_i[2]_i_2__1 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(CO),
        .I2(cmd_btt_valid_int),
        .I3(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .I4(tlast_del),
        .O(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ));
  FDRE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i[0]_i_1_n_0 ),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .R(1'b0));
  FDRE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i[1]_i_1_n_0 ),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .R(1'b0));
  FDRE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i[2]_i_1_n_0 ),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \SYNC_CLOCKS.eof_hold[0]_i_1 
       (.I0(CO),
        .I1(cmd_btt_valid_int),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f__parameterized0_39
   (fifo_full_p1,
    Q,
    sig_rd_fifo__0,
    sig_wr_fifo,
    m_axi_sg_bvalid,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_stream_rst,
    s_axi_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_rd_fifo__0;
  input sig_wr_fifo;
  input m_axi_sg_bvalid;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_stream_rst;
  input s_axi_aclk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_sg_bvalid;
  wire s_axi_aclk;
  wire sig_inhibit_rdy_n;
  wire sig_rd_fifo__0;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00001882)) 
    FIFO_Full_i_1__0
       (.I0(Q[1]),
        .I1(sig_rd_fifo__0),
        .I2(Q[0]),
        .I3(sig_wr_fifo),
        .I4(Q[2]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(sig_inhibit_rdy_n),
        .I3(m_axi_sg_bvalid),
        .I4(sig_rd_fifo__0),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAAA9AAA6666A666)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(Q[1]),
        .I1(sig_rd_fifo__0),
        .I2(m_axi_sg_bvalid),
        .I3(sig_inhibit_rdy_n),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hAA6AA9AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(Q[2]),
        .I1(sig_wr_fifo),
        .I2(Q[0]),
        .I3(sig_rd_fifo__0),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f__parameterized0_40
   (fifo_full_p1,
    Q,
    sig_rd_fifo__0_0,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_inhibit_rdy_n,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_stream_rst,
    s_axi_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output sig_rd_fifo__0_0;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_inhibit_rdy_n;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_stream_rst;
  input s_axi_aclk;

  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire s_axi_aclk;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_push_to_wsc;
  wire sig_rd_fifo__0_0;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h00001882)) 
    FIFO_Full_i_1__1
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(Q[0]),
        .I3(sig_wr_fifo),
        .I4(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h55655555AA9AAAAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(Q[0]),
        .I1(sig_tlast_err_stop),
        .I2(sig_push_to_wsc),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(sig_inhibit_rdy_n),
        .I5(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .O(addr_i_p1[0]));
  LUT4 #(
    .INIT(16'h9AA6)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hAA6AA9AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(Q[2]),
        .I1(sig_wr_fifo),
        .I2(Q[0]),
        .I3(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  LUT3 #(
    .INIT(8'h02)) 
    \INFERRED_GEN.cnt_i[2]_i_2__0 
       (.I0(sig_coelsc_reg_empty),
        .I1(Q[2]),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .O(sig_rd_fifo__0_0));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f__parameterized0_5
   (fifo_full_p1,
    Q,
    sig_push_addr_reg1_out,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_wr_fifo,
    sig_data2addr_stop_req,
    sig_addr_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    p_22_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    SR,
    s_axi_aclk);
  output fifo_full_p1;
  output [1:0]Q;
  output sig_push_addr_reg1_out;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_wr_fifo;
  input sig_data2addr_stop_req;
  input sig_addr_reg_empty;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input p_22_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]SR;
  input s_axi_aclk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire p_22_out;
  wire s_axi_aclk;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_push_addr_reg1_out;
  wire sig_rd_empty;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0000686600000000)) 
    FIFO_Full_i_1__4
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(sig_data2addr_stop_req),
        .I3(sig_addr_reg_empty),
        .I4(sig_rd_empty),
        .I5(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h66669666)) 
    \INFERRED_GEN.cnt_i[0]_i_1__6 
       (.I0(Q[0]),
        .I1(sig_push_addr_reg1_out),
        .I2(p_22_out),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \INFERRED_GEN.cnt_i[1]_i_1__6 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(p_22_out),
        .I4(sig_push_addr_reg1_out),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h6646CCCCCCCCCCDC)) 
    \INFERRED_GEN.cnt_i[2]_i_1__6 
       (.I0(Q[1]),
        .I1(sig_rd_empty),
        .I2(sig_addr_reg_empty),
        .I3(sig_data2addr_stop_req),
        .I4(sig_wr_fifo),
        .I5(Q[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \sig_next_addr_reg[31]_i_2__1 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_addr_reg_empty),
        .I2(sig_rd_empty),
        .O(sig_push_addr_reg1_out));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    sig_posted_to_axi_2_i_1__1
       (.I0(sig_rd_empty),
        .I1(sig_addr_reg_empty),
        .I2(sig_data2addr_stop_req),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f__parameterized0_6
   (fifo_full_p1,
    Q,
    sig_sm_pop_cmd_fifo_ns,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo,
    sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    p_9_out_1,
    out,
    sig_sm_ld_dre_cmd_reg,
    p_7_out,
    sig_need_cmd_flush,
    SR,
    s_axi_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output sig_sm_pop_cmd_fifo_ns;
  output sig_sm_ld_dre_cmd_ns;
  input sig_sm_pop_cmd_fifo;
  input sig_wr_fifo;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input p_9_out_1;
  input [0:0]out;
  input [2:0]sig_sm_ld_dre_cmd_reg;
  input p_7_out;
  input sig_need_cmd_flush;
  input [0:0]SR;
  input s_axi_aclk;

  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire [0:0]out;
  wire p_7_out;
  wire p_9_out_1;
  wire s_axi_aclk;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd_ns;
  wire [2:0]sig_sm_ld_dre_cmd_reg;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_i_2_n_0;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h41100000)) 
    FIFO_Full_i_1__6
       (.I0(Q[2]),
        .I1(sig_sm_pop_cmd_fifo),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBF40BF4040BFBF40)) 
    \INFERRED_GEN.cnt_i[0]_i_1__8 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I2(p_9_out_1),
        .I3(Q[0]),
        .I4(sig_sm_pop_cmd_fifo),
        .I5(Q[2]),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h6A6AA96A)) 
    \INFERRED_GEN.cnt_i[1]_i_1__8 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(sig_sm_pop_cmd_fifo),
        .I4(Q[2]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h1AAAAAAE)) 
    \INFERRED_GEN.cnt_i[2]_i_1__8 
       (.I0(Q[2]),
        .I1(sig_sm_pop_cmd_fifo),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    sig_sm_ld_dre_cmd_i_1
       (.I0(Q[2]),
        .I1(out),
        .I2(sig_sm_ld_dre_cmd_reg[0]),
        .I3(sig_sm_ld_dre_cmd_reg[2]),
        .I4(p_7_out),
        .I5(sig_sm_pop_cmd_fifo_i_2_n_0),
        .O(sig_sm_ld_dre_cmd_ns));
  LUT6 #(
    .INIT(64'h00008B0000008A00)) 
    sig_sm_pop_cmd_fifo_i_1
       (.I0(sig_sm_pop_cmd_fifo_i_2_n_0),
        .I1(Q[2]),
        .I2(out),
        .I3(sig_sm_ld_dre_cmd_reg[0]),
        .I4(sig_sm_ld_dre_cmd_reg[2]),
        .I5(p_7_out),
        .O(sig_sm_pop_cmd_fifo_ns));
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_pop_cmd_fifo_i_2
       (.I0(sig_need_cmd_flush),
        .I1(sig_sm_ld_dre_cmd_reg[1]),
        .I2(Q[2]),
        .O(sig_sm_pop_cmd_fifo_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f__parameterized1
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    sig_push_coelsc_reg,
    sig_inhibit_rdy_n,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    SR,
    s_axi_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output sig_wr_fifo;
  input sig_push_coelsc_reg;
  input sig_inhibit_rdy_n;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input [0:0]SR;
  input s_axi_aclk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_bvalid;
  wire s_axi_aclk;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0401010800000000)) 
    FIFO_Full_i_1__2
       (.I0(Q[1]),
        .I1(sig_push_coelsc_reg),
        .I2(Q[3]),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h9AAA65559AAA9AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__4 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(m_axi_s2mm_bvalid),
        .I3(sig_inhibit_rdy_n),
        .I4(Q[3]),
        .I5(sig_push_coelsc_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'h9999A999AAAA6AAA)) 
    \INFERRED_GEN.cnt_i[1]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_inhibit_rdy_n),
        .I3(m_axi_s2mm_bvalid),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h6AAA6A6AAAA9AAAA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[3]),
        .I4(sig_push_coelsc_reg),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7078F0F0F0F0F1F0)) 
    \INFERRED_GEN.cnt_i[3]_i_1__2 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(Q[3]),
        .I3(sig_push_coelsc_reg),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(SR));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[5][1]_srl6_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I1(m_axi_s2mm_bvalid),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f__parameterized1_4
   (fifo_full_p1,
    Q,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    FIFO_Full_reg,
    FIFO_Full_reg_0,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_data2wsc_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1]_2 ,
    SR,
    s_axi_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input FIFO_Full_reg;
  input FIFO_Full_reg_0;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_data2wsc_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1]_2 ;
  input [0:0]SR;
  input s_axi_aclk;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1]_2 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire s_axi_aclk;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;

  LUT6 #(
    .INIT(64'h0014004200000000)) 
    FIFO_Full_i_1__3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(FIFO_Full_reg),
        .I3(Q[3]),
        .I4(FIFO_Full_reg_0),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h66669666)) 
    \INFERRED_GEN.cnt_i[0]_i_1__5 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(sig_data2wsc_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFFBF55D50040AA2A)) 
    \INFERRED_GEN.cnt_i[1]_i_1__5 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(sig_data2wsc_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT3 #(
    .INIT(8'h04)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(Q[3]),
        .I1(sig_coelsc_reg_empty),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_2 ),
        .O(\INFERRED_GEN.cnt_i_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \INFERRED_GEN.cnt_i[2]_i_1__5 
       (.I0(Q[2]),
        .I1(FIFO_Full_reg_0),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h64CCCCCCCCCCCCCD)) 
    \INFERRED_GEN.cnt_i[3]_i_1__3 
       (.I0(FIFO_Full_reg_0),
        .I1(Q[3]),
        .I2(FIFO_Full_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module mcu_axi_mcdma_0_0_dynshreg_f
   (out,
    sts2_queue_wren,
    in,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] ,
    s_axi_aclk);
  output [29:0]out;
  input sts2_queue_wren;
  input [29:0]in;
  input [3:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] ;
  input s_axi_aclk;

  wire [3:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] ;
  wire [29:0]in;
  wire [29:0]out;
  wire s_axi_aclk;
  wire sts2_queue_wren;

  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][0]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][0]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][14]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][14]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][15]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][15]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][16]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][16]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][17]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][17]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][18]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][18]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][19]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][19]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][1]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][1]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][20]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][20]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][21]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][21]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][22]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][22]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][23]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][23]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][24]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][24]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][25]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][25]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][26]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][26]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][27]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][27]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][28]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][28]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][29]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][29]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][2]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][2]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][30]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][30]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][31]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][31]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][32]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][32]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][33]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][33]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][3]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][3]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][4]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][4]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][5]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][5]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][6]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][6]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][7]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][7]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][8]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][8]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][9]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][9]_srl12 
       (.A0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [0]),
        .A1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [1]),
        .A2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [2]),
        .A3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] [3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(in[20]),
        .Q(out[20]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module mcu_axi_mcdma_0_0_dynshreg_f__parameterized0
   (out,
    sts2_queue_wren,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] ,
    Q,
    s_axi_aclk);
  output [15:0]out;
  input sts2_queue_wren;
  input [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] ;
  input [3:0]Q;
  input s_axi_aclk;

  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] ;
  wire [3:0]Q;
  wire [15:0]out;
  wire s_axi_aclk;
  wire sts2_queue_wren;

  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][0]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][0]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(1'b0),
        .Q(out[15]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][10]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][10]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(1'b0),
        .Q(out[5]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][11]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][11]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(1'b0),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][12]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][12]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(1'b0),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][13]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][13]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(1'b0),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][14]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][14]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(1'b0),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][15]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][15]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] ),
        .Q(out[0]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][1]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][1]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(1'b0),
        .Q(out[14]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][2]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][2]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(1'b0),
        .Q(out[13]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][3]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][3]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(1'b0),
        .Q(out[12]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][4]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][4]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(1'b0),
        .Q(out[11]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][5]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][5]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(1'b0),
        .Q(out[10]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][6]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][6]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(1'b0),
        .Q(out[9]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][7]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][7]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(1'b0),
        .Q(out[8]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][8]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][8]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(1'b0),
        .Q(out[7]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_ID/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][9]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][9]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(s_axi_aclk),
        .D(1'b0),
        .Q(out[6]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module mcu_axi_mcdma_0_0_dynshreg_f__parameterized1
   (sel,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    p_2_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    m_axi_sg_bvalid,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_sg_bresp,
    addr,
    s_axi_aclk);
  output sel;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output p_2_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input m_axi_sg_bvalid;
  input [1:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]m_axi_sg_bresp;
  input [0:1]addr;
  input s_axi_aclk;

  wire [1:0]D;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:1]addr;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire p_2_out;
  wire s_axi_aclk;
  wire sel;
  wire sig_inhibit_rdy_n;
  wire [0:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(sig_wresp_sfifo_out),
        .I1(out),
        .I2(D[0]),
        .I3(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(D[1]),
        .I1(out),
        .I2(sig_wresp_sfifo_out),
        .I3(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .O(p_2_out));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][0]_srl3 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(s_axi_aclk),
        .D(m_axi_sg_bresp[1]),
        .Q(out));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][1]_srl3 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(s_axi_aclk),
        .D(m_axi_sg_bresp[0]),
        .Q(sig_wresp_sfifo_out));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[2][1]_srl3_i_1 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n),
        .I2(m_axi_sg_bvalid),
        .O(sel));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module mcu_axi_mcdma_0_0_dynshreg_f__parameterized10
   (D,
    out,
    sig_first_dbeat_reg,
    sig_wr_fifo,
    \sig_dbeat_cntr_reg[0] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    sig_last_dbeat_reg,
    \sig_dbeat_cntr_reg[0]_0 ,
    sig_first_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_next_calc_error_reg_reg,
    p_11_out,
    sig_next_calc_error_reg_reg_0,
    Q,
    sig_single_dbeat_reg,
    sig_last_dbeat_reg_0,
    sig_last_dbeat_reg_1,
    sig_next_calc_error_reg_reg_1,
    sig_next_calc_error_reg_reg_2,
    s_axi_aclk);
  output [2:0]D;
  output [3:0]out;
  output sig_first_dbeat_reg;
  output sig_wr_fifo;
  output [0:0]\sig_dbeat_cntr_reg[0] ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  input sig_last_dbeat_reg;
  input \sig_dbeat_cntr_reg[0]_0 ;
  input sig_first_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_next_calc_error_reg_reg;
  input p_11_out;
  input sig_next_calc_error_reg_reg_0;
  input [0:0]Q;
  input sig_single_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input sig_last_dbeat_reg_1;
  input [6:0]sig_next_calc_error_reg_reg_1;
  input [1:0]sig_next_calc_error_reg_reg_2;
  input s_axi_aclk;

  wire [2:0]D;
  wire [0:0]Q;
  wire [3:0]out;
  wire p_11_out;
  wire s_axi_aclk;
  wire [6:4]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire [0:0]\sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[0]_0 ;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_last_dbeat_i_3_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [6:0]sig_next_calc_error_reg_reg_1;
  wire [1:0]sig_next_calc_error_reg_reg_2;
  wire sig_single_dbeat_reg;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(sig_next_calc_error_reg_reg_1[6]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(sig_next_calc_error_reg_reg_1[3]),
        .Q(out[0]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(sig_next_calc_error_reg_reg_1[5]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(sig_next_calc_error_reg_reg_1[2]),
        .Q(sig_cmd_fifo_data_out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(sig_next_calc_error_reg_reg_1[1]),
        .Q(sig_cmd_fifo_data_out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(sig_next_calc_error_reg_reg_1[0]),
        .Q(sig_cmd_fifo_data_out[4]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(sig_next_calc_error_reg_reg),
        .I1(p_11_out),
        .I2(sig_next_calc_error_reg_reg_0),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(sig_next_calc_error_reg_reg_1[4]),
        .Q(out[1]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[6]),
        .I1(\sig_dbeat_cntr_reg[0]_0 ),
        .I2(Q),
        .O(\sig_dbeat_cntr_reg[0] ));
  LUT6 #(
    .INIT(64'hFCAAFC0000000000)) 
    sig_first_dbeat_i_1
       (.I0(sig_last_dbeat_reg),
        .I1(sig_cmd_fifo_data_out[6]),
        .I2(out[0]),
        .I3(\sig_dbeat_cntr_reg[0]_0 ),
        .I4(sig_first_dbeat_reg_0),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_first_dbeat_reg));
  LUT6 #(
    .INIT(64'h30FA30AA300A30AA)) 
    sig_last_dbeat_i_1
       (.I0(sig_last_dbeat_reg_0),
        .I1(sig_last_dbeat_i_3_n_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(\sig_dbeat_cntr_reg[0]_0 ),
        .I4(sig_last_dbeat_reg),
        .I5(sig_last_dbeat_reg_1),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_last_dbeat_i_3
       (.I0(sig_cmd_fifo_data_out[6]),
        .I1(out[0]),
        .O(sig_last_dbeat_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_next_strt_strb_reg[0]_i_1 
       (.I0(sig_cmd_fifo_data_out[4]),
        .I1(sig_cmd_fifo_data_out[5]),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_next_strt_strb_reg[1]_i_1 
       (.I0(sig_cmd_fifo_data_out[5]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sig_next_strt_strb_reg[2]_i_1 
       (.I0(sig_cmd_fifo_data_out[4]),
        .I1(sig_cmd_fifo_data_out[5]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h10F0100010001000)) 
    sig_single_dbeat_i_1
       (.I0(sig_cmd_fifo_data_out[6]),
        .I1(out[0]),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(\sig_dbeat_cntr_reg[0]_0 ),
        .I4(sig_last_dbeat_reg),
        .I5(sig_single_dbeat_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module mcu_axi_mcdma_0_0_dynshreg_f__parameterized2
   (p_4_out,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_push_coelsc_reg,
    sig_data2wsc_cmd_cmplt_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    D,
    Q,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    sig_wr_fifo,
    in,
    s_axi_aclk);
  output p_4_out;
  output [1:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_push_coelsc_reg;
  output sig_data2wsc_cmd_cmplt_reg;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [2:0]D;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input [2:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input sig_wr_fifo;
  input [2:0]in;
  input s_axi_aclk;

  wire [2:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire [2:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [2:0]in;
  wire [1:0]out;
  wire p_4_out;
  wire s_axi_aclk;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire [1:1]sig_dcntl_sfifo_out;
  wire sig_push_coelsc_reg;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h44444404)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg [2]),
        .I1(sig_coelsc_reg_empty),
        .I2(Q),
        .I3(out[1]),
        .I4(sig_dcntl_sfifo_out),
        .O(sig_push_coelsc_reg));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3 
       (.I0(sig_dcntl_sfifo_out),
        .I1(out[1]),
        .I2(D[0]),
        .O(p_4_out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1 
       (.I0(sig_dcntl_sfifo_out),
        .I1(out[1]),
        .I2(D[0]),
        .I3(D[1]),
        .I4(D[2]),
        .I5(\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(out[0]),
        .O(sig_data2wsc_cmd_cmplt_reg));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h0000EF00)) 
    \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(sig_dcntl_sfifo_out),
        .I1(out[1]),
        .I2(Q),
        .I3(sig_coelsc_reg_empty),
        .I4(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg [2]),
        .O(\INFERRED_GEN.cnt_i_reg[2] ));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][4]_srl3 
       (.A0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg [0]),
        .A1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[2]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][5]_srl3 
       (.A0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg [0]),
        .A1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[1]),
        .Q(sig_dcntl_sfifo_out));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][6]_srl3 
       (.A0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg [0]),
        .A1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module mcu_axi_mcdma_0_0_dynshreg_f__parameterized3
   (id_read_data,
    \GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0] ,
    m_axis_s2mm_ftch_id,
    Q,
    s_axi_aclk);
  output [0:0]id_read_data;
  input \GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0] ;
  input [0:0]m_axis_s2mm_ftch_id;
  input [3:0]Q;
  input s_axi_aclk;

  wire \GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0] ;
  wire [3:0]Q;
  wire [0:0]id_read_data;
  wire [0:0]m_axis_s2mm_ftch_id;
  wire s_axi_aclk;

  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.ID_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.ID_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][15]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0] ),
        .CLK(s_axi_aclk),
        .D(m_axis_s2mm_ftch_id),
        .Q(id_read_data));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module mcu_axi_mcdma_0_0_dynshreg_f__parameterized4
   (CO,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25] ,
    \SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 ,
    tlast_del,
    byte_counter,
    all_is_idle_d1_i_55_0,
    all_is_idle_d1_i_55_1,
    s_axi_aclk);
  output [0:0]CO;
  output [0:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25] ;
  input [25:0]\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 ;
  input tlast_del;
  input [25:0]byte_counter;
  input all_is_idle_d1_i_55_0;
  input all_is_idle_d1_i_55_1;
  input s_axi_aclk;

  wire [0:0]CO;
  wire [0:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25] ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_10_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_11_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_12_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_13_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_14_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_16_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_17_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_18_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_19_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_20_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_21_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_22_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_23_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_24_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_25_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_26_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_27_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_28_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_29_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_30_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_31_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_4_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_5_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_7_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_8_n_0 ;
  wire \SYNC_CLOCKS.eof_hold[0]_i_9_n_0 ;
  wire \SYNC_CLOCKS.eof_hold_reg[0]_i_15_n_0 ;
  wire \SYNC_CLOCKS.eof_hold_reg[0]_i_15_n_1 ;
  wire \SYNC_CLOCKS.eof_hold_reg[0]_i_15_n_2 ;
  wire \SYNC_CLOCKS.eof_hold_reg[0]_i_15_n_3 ;
  wire [25:0]\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 ;
  wire \SYNC_CLOCKS.eof_hold_reg[0]_i_3_n_0 ;
  wire \SYNC_CLOCKS.eof_hold_reg[0]_i_3_n_1 ;
  wire \SYNC_CLOCKS.eof_hold_reg[0]_i_3_n_2 ;
  wire \SYNC_CLOCKS.eof_hold_reg[0]_i_3_n_3 ;
  wire \SYNC_CLOCKS.eof_hold_reg[0]_i_6_n_0 ;
  wire \SYNC_CLOCKS.eof_hold_reg[0]_i_6_n_1 ;
  wire \SYNC_CLOCKS.eof_hold_reg[0]_i_6_n_2 ;
  wire \SYNC_CLOCKS.eof_hold_reg[0]_i_6_n_3 ;
  wire all_is_idle_d1_i_11_n_0;
  wire all_is_idle_d1_i_12_n_0;
  wire all_is_idle_d1_i_17_n_0;
  wire all_is_idle_d1_i_18_n_0;
  wire all_is_idle_d1_i_19_n_0;
  wire all_is_idle_d1_i_20_n_0;
  wire all_is_idle_d1_i_21_n_0;
  wire all_is_idle_d1_i_22_n_0;
  wire all_is_idle_d1_i_23_n_0;
  wire all_is_idle_d1_i_24_n_0;
  wire all_is_idle_d1_i_35_n_0;
  wire all_is_idle_d1_i_36_n_0;
  wire all_is_idle_d1_i_37_n_0;
  wire all_is_idle_d1_i_38_n_0;
  wire all_is_idle_d1_i_39_n_0;
  wire all_is_idle_d1_i_40_n_0;
  wire all_is_idle_d1_i_41_n_0;
  wire all_is_idle_d1_i_42_n_0;
  wire all_is_idle_d1_i_52_n_0;
  wire all_is_idle_d1_i_53_n_0;
  wire all_is_idle_d1_i_54_n_0;
  wire all_is_idle_d1_i_55_0;
  wire all_is_idle_d1_i_55_1;
  wire all_is_idle_d1_i_55_n_0;
  wire all_is_idle_d1_i_56_n_0;
  wire all_is_idle_d1_i_57_n_0;
  wire all_is_idle_d1_i_58_n_0;
  wire all_is_idle_d1_i_59_n_0;
  wire all_is_idle_d1_reg_i_10_n_0;
  wire all_is_idle_d1_reg_i_10_n_1;
  wire all_is_idle_d1_reg_i_10_n_2;
  wire all_is_idle_d1_reg_i_10_n_3;
  wire all_is_idle_d1_reg_i_16_n_0;
  wire all_is_idle_d1_reg_i_16_n_1;
  wire all_is_idle_d1_reg_i_16_n_2;
  wire all_is_idle_d1_reg_i_16_n_3;
  wire all_is_idle_d1_reg_i_34_n_0;
  wire all_is_idle_d1_reg_i_34_n_1;
  wire all_is_idle_d1_reg_i_34_n_2;
  wire all_is_idle_d1_reg_i_34_n_3;
  wire [25:0]byte_counter;
  wire [25:0]cmd_btt_calc_cmp;
  wire s_axi_aclk;
  wire tlast_del;
  wire [3:0]\NLW_SYNC_CLOCKS.eof_hold_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:1]\NLW_SYNC_CLOCKS.eof_hold_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_SYNC_CLOCKS.eof_hold_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_SYNC_CLOCKS.eof_hold_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_SYNC_CLOCKS.eof_hold_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]NLW_all_is_idle_d1_reg_i_10_O_UNCONNECTED;
  wire [3:0]NLW_all_is_idle_d1_reg_i_16_O_UNCONNECTED;
  wire [3:0]NLW_all_is_idle_d1_reg_i_34_O_UNCONNECTED;
  wire [3:1]NLW_all_is_idle_d1_reg_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_all_is_idle_d1_reg_i_7_O_UNCONNECTED;

  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[25]),
        .Q(cmd_btt_calc_cmp[25]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[15]),
        .Q(cmd_btt_calc_cmp[15]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[14]),
        .Q(cmd_btt_calc_cmp[14]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[13]),
        .Q(cmd_btt_calc_cmp[13]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[12]),
        .Q(cmd_btt_calc_cmp[12]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[11]),
        .Q(cmd_btt_calc_cmp[11]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[10]),
        .Q(cmd_btt_calc_cmp[10]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[9]),
        .Q(cmd_btt_calc_cmp[9]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[8]),
        .Q(cmd_btt_calc_cmp[8]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[7]),
        .Q(cmd_btt_calc_cmp[7]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[6]),
        .Q(cmd_btt_calc_cmp[6]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[24]),
        .Q(cmd_btt_calc_cmp[24]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[5]),
        .Q(cmd_btt_calc_cmp[5]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[4]),
        .Q(cmd_btt_calc_cmp[4]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[3]),
        .Q(cmd_btt_calc_cmp[3]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[2]),
        .Q(cmd_btt_calc_cmp[2]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[1]),
        .Q(cmd_btt_calc_cmp[1]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[0]),
        .Q(cmd_btt_calc_cmp[0]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[23]),
        .Q(cmd_btt_calc_cmp[23]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[22]),
        .Q(cmd_btt_calc_cmp[22]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[21]),
        .Q(cmd_btt_calc_cmp[21]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[20]),
        .Q(cmd_btt_calc_cmp[20]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[19]),
        .Q(cmd_btt_calc_cmp[19]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[18]),
        .Q(cmd_btt_calc_cmp[18]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[17]),
        .Q(cmd_btt_calc_cmp[17]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(all_is_idle_d1_i_55_0),
        .A1(all_is_idle_d1_i_55_1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(tlast_del),
        .CLK(s_axi_aclk),
        .D(byte_counter[16]),
        .Q(cmd_btt_calc_cmp[16]));
  LUT4 #(
    .INIT(16'h40F4)) 
    \SYNC_CLOCKS.eof_hold[0]_i_10 
       (.I0(cmd_btt_calc_cmp[16]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [16]),
        .I2(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [17]),
        .I3(cmd_btt_calc_cmp[17]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SYNC_CLOCKS.eof_hold[0]_i_11 
       (.I0(cmd_btt_calc_cmp[23]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [23]),
        .I2(cmd_btt_calc_cmp[22]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [22]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SYNC_CLOCKS.eof_hold[0]_i_12 
       (.I0(cmd_btt_calc_cmp[21]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [21]),
        .I2(cmd_btt_calc_cmp[20]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [20]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SYNC_CLOCKS.eof_hold[0]_i_13 
       (.I0(cmd_btt_calc_cmp[19]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [19]),
        .I2(cmd_btt_calc_cmp[18]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [18]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SYNC_CLOCKS.eof_hold[0]_i_14 
       (.I0(cmd_btt_calc_cmp[17]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [17]),
        .I2(cmd_btt_calc_cmp[16]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [16]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \SYNC_CLOCKS.eof_hold[0]_i_16 
       (.I0(cmd_btt_calc_cmp[14]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [14]),
        .I2(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [15]),
        .I3(cmd_btt_calc_cmp[15]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \SYNC_CLOCKS.eof_hold[0]_i_17 
       (.I0(cmd_btt_calc_cmp[12]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [12]),
        .I2(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [13]),
        .I3(cmd_btt_calc_cmp[13]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \SYNC_CLOCKS.eof_hold[0]_i_18 
       (.I0(cmd_btt_calc_cmp[10]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [10]),
        .I2(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [11]),
        .I3(cmd_btt_calc_cmp[11]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \SYNC_CLOCKS.eof_hold[0]_i_19 
       (.I0(cmd_btt_calc_cmp[8]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [8]),
        .I2(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [9]),
        .I3(cmd_btt_calc_cmp[9]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SYNC_CLOCKS.eof_hold[0]_i_20 
       (.I0(cmd_btt_calc_cmp[15]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [15]),
        .I2(cmd_btt_calc_cmp[14]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [14]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SYNC_CLOCKS.eof_hold[0]_i_21 
       (.I0(cmd_btt_calc_cmp[13]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [13]),
        .I2(cmd_btt_calc_cmp[12]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [12]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SYNC_CLOCKS.eof_hold[0]_i_22 
       (.I0(cmd_btt_calc_cmp[11]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [11]),
        .I2(cmd_btt_calc_cmp[10]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [10]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SYNC_CLOCKS.eof_hold[0]_i_23 
       (.I0(cmd_btt_calc_cmp[9]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [9]),
        .I2(cmd_btt_calc_cmp[8]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [8]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \SYNC_CLOCKS.eof_hold[0]_i_24 
       (.I0(cmd_btt_calc_cmp[6]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [6]),
        .I2(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [7]),
        .I3(cmd_btt_calc_cmp[7]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \SYNC_CLOCKS.eof_hold[0]_i_25 
       (.I0(cmd_btt_calc_cmp[4]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [4]),
        .I2(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [5]),
        .I3(cmd_btt_calc_cmp[5]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \SYNC_CLOCKS.eof_hold[0]_i_26 
       (.I0(cmd_btt_calc_cmp[2]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [2]),
        .I2(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [3]),
        .I3(cmd_btt_calc_cmp[3]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \SYNC_CLOCKS.eof_hold[0]_i_27 
       (.I0(cmd_btt_calc_cmp[0]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [0]),
        .I2(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [1]),
        .I3(cmd_btt_calc_cmp[1]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SYNC_CLOCKS.eof_hold[0]_i_28 
       (.I0(cmd_btt_calc_cmp[7]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [7]),
        .I2(cmd_btt_calc_cmp[6]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [6]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SYNC_CLOCKS.eof_hold[0]_i_29 
       (.I0(cmd_btt_calc_cmp[5]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [5]),
        .I2(cmd_btt_calc_cmp[4]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [4]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SYNC_CLOCKS.eof_hold[0]_i_30 
       (.I0(cmd_btt_calc_cmp[3]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [3]),
        .I2(cmd_btt_calc_cmp[2]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [2]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SYNC_CLOCKS.eof_hold[0]_i_31 
       (.I0(cmd_btt_calc_cmp[1]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [1]),
        .I2(cmd_btt_calc_cmp[0]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [0]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \SYNC_CLOCKS.eof_hold[0]_i_4 
       (.I0(cmd_btt_calc_cmp[24]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [24]),
        .I2(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [25]),
        .I3(cmd_btt_calc_cmp[25]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SYNC_CLOCKS.eof_hold[0]_i_5 
       (.I0(cmd_btt_calc_cmp[25]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [25]),
        .I2(cmd_btt_calc_cmp[24]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [24]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \SYNC_CLOCKS.eof_hold[0]_i_7 
       (.I0(cmd_btt_calc_cmp[22]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [22]),
        .I2(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [23]),
        .I3(cmd_btt_calc_cmp[23]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \SYNC_CLOCKS.eof_hold[0]_i_8 
       (.I0(cmd_btt_calc_cmp[20]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [20]),
        .I2(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [21]),
        .I3(cmd_btt_calc_cmp[21]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \SYNC_CLOCKS.eof_hold[0]_i_9 
       (.I0(cmd_btt_calc_cmp[18]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [18]),
        .I2(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [19]),
        .I3(cmd_btt_calc_cmp[19]),
        .O(\SYNC_CLOCKS.eof_hold[0]_i_9_n_0 ));
  CARRY4 \SYNC_CLOCKS.eof_hold_reg[0]_i_15 
       (.CI(1'b0),
        .CO({\SYNC_CLOCKS.eof_hold_reg[0]_i_15_n_0 ,\SYNC_CLOCKS.eof_hold_reg[0]_i_15_n_1 ,\SYNC_CLOCKS.eof_hold_reg[0]_i_15_n_2 ,\SYNC_CLOCKS.eof_hold_reg[0]_i_15_n_3 }),
        .CYINIT(1'b1),
        .DI({\SYNC_CLOCKS.eof_hold[0]_i_24_n_0 ,\SYNC_CLOCKS.eof_hold[0]_i_25_n_0 ,\SYNC_CLOCKS.eof_hold[0]_i_26_n_0 ,\SYNC_CLOCKS.eof_hold[0]_i_27_n_0 }),
        .O(\NLW_SYNC_CLOCKS.eof_hold_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S({\SYNC_CLOCKS.eof_hold[0]_i_28_n_0 ,\SYNC_CLOCKS.eof_hold[0]_i_29_n_0 ,\SYNC_CLOCKS.eof_hold[0]_i_30_n_0 ,\SYNC_CLOCKS.eof_hold[0]_i_31_n_0 }));
  CARRY4 \SYNC_CLOCKS.eof_hold_reg[0]_i_2 
       (.CI(\SYNC_CLOCKS.eof_hold_reg[0]_i_3_n_0 ),
        .CO({\NLW_SYNC_CLOCKS.eof_hold_reg[0]_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\SYNC_CLOCKS.eof_hold[0]_i_4_n_0 }),
        .O(\NLW_SYNC_CLOCKS.eof_hold_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\SYNC_CLOCKS.eof_hold[0]_i_5_n_0 }));
  CARRY4 \SYNC_CLOCKS.eof_hold_reg[0]_i_3 
       (.CI(\SYNC_CLOCKS.eof_hold_reg[0]_i_6_n_0 ),
        .CO({\SYNC_CLOCKS.eof_hold_reg[0]_i_3_n_0 ,\SYNC_CLOCKS.eof_hold_reg[0]_i_3_n_1 ,\SYNC_CLOCKS.eof_hold_reg[0]_i_3_n_2 ,\SYNC_CLOCKS.eof_hold_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\SYNC_CLOCKS.eof_hold[0]_i_7_n_0 ,\SYNC_CLOCKS.eof_hold[0]_i_8_n_0 ,\SYNC_CLOCKS.eof_hold[0]_i_9_n_0 ,\SYNC_CLOCKS.eof_hold[0]_i_10_n_0 }),
        .O(\NLW_SYNC_CLOCKS.eof_hold_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\SYNC_CLOCKS.eof_hold[0]_i_11_n_0 ,\SYNC_CLOCKS.eof_hold[0]_i_12_n_0 ,\SYNC_CLOCKS.eof_hold[0]_i_13_n_0 ,\SYNC_CLOCKS.eof_hold[0]_i_14_n_0 }));
  CARRY4 \SYNC_CLOCKS.eof_hold_reg[0]_i_6 
       (.CI(\SYNC_CLOCKS.eof_hold_reg[0]_i_15_n_0 ),
        .CO({\SYNC_CLOCKS.eof_hold_reg[0]_i_6_n_0 ,\SYNC_CLOCKS.eof_hold_reg[0]_i_6_n_1 ,\SYNC_CLOCKS.eof_hold_reg[0]_i_6_n_2 ,\SYNC_CLOCKS.eof_hold_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\SYNC_CLOCKS.eof_hold[0]_i_16_n_0 ,\SYNC_CLOCKS.eof_hold[0]_i_17_n_0 ,\SYNC_CLOCKS.eof_hold[0]_i_18_n_0 ,\SYNC_CLOCKS.eof_hold[0]_i_19_n_0 }),
        .O(\NLW_SYNC_CLOCKS.eof_hold_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\SYNC_CLOCKS.eof_hold[0]_i_20_n_0 ,\SYNC_CLOCKS.eof_hold[0]_i_21_n_0 ,\SYNC_CLOCKS.eof_hold[0]_i_22_n_0 ,\SYNC_CLOCKS.eof_hold[0]_i_23_n_0 }));
  LUT4 #(
    .INIT(16'h22B2)) 
    all_is_idle_d1_i_11
       (.I0(cmd_btt_calc_cmp[25]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [25]),
        .I2(cmd_btt_calc_cmp[24]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [24]),
        .O(all_is_idle_d1_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_12
       (.I0(cmd_btt_calc_cmp[25]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [25]),
        .I2(cmd_btt_calc_cmp[24]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [24]),
        .O(all_is_idle_d1_i_12_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    all_is_idle_d1_i_17
       (.I0(cmd_btt_calc_cmp[23]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [23]),
        .I2(cmd_btt_calc_cmp[22]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [22]),
        .O(all_is_idle_d1_i_17_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    all_is_idle_d1_i_18
       (.I0(cmd_btt_calc_cmp[21]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [21]),
        .I2(cmd_btt_calc_cmp[20]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [20]),
        .O(all_is_idle_d1_i_18_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    all_is_idle_d1_i_19
       (.I0(cmd_btt_calc_cmp[19]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [19]),
        .I2(cmd_btt_calc_cmp[18]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [18]),
        .O(all_is_idle_d1_i_19_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    all_is_idle_d1_i_20
       (.I0(cmd_btt_calc_cmp[17]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [17]),
        .I2(cmd_btt_calc_cmp[16]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [16]),
        .O(all_is_idle_d1_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_21
       (.I0(cmd_btt_calc_cmp[23]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [23]),
        .I2(cmd_btt_calc_cmp[22]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [22]),
        .O(all_is_idle_d1_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_22
       (.I0(cmd_btt_calc_cmp[21]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [21]),
        .I2(cmd_btt_calc_cmp[20]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [20]),
        .O(all_is_idle_d1_i_22_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_23
       (.I0(cmd_btt_calc_cmp[19]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [19]),
        .I2(cmd_btt_calc_cmp[18]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [18]),
        .O(all_is_idle_d1_i_23_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_24
       (.I0(cmd_btt_calc_cmp[17]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [17]),
        .I2(cmd_btt_calc_cmp[16]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [16]),
        .O(all_is_idle_d1_i_24_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    all_is_idle_d1_i_35
       (.I0(cmd_btt_calc_cmp[15]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [15]),
        .I2(cmd_btt_calc_cmp[14]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [14]),
        .O(all_is_idle_d1_i_35_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    all_is_idle_d1_i_36
       (.I0(cmd_btt_calc_cmp[13]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [13]),
        .I2(cmd_btt_calc_cmp[12]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [12]),
        .O(all_is_idle_d1_i_36_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    all_is_idle_d1_i_37
       (.I0(cmd_btt_calc_cmp[11]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [11]),
        .I2(cmd_btt_calc_cmp[10]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [10]),
        .O(all_is_idle_d1_i_37_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    all_is_idle_d1_i_38
       (.I0(cmd_btt_calc_cmp[9]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [9]),
        .I2(cmd_btt_calc_cmp[8]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [8]),
        .O(all_is_idle_d1_i_38_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_39
       (.I0(cmd_btt_calc_cmp[15]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [15]),
        .I2(cmd_btt_calc_cmp[14]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [14]),
        .O(all_is_idle_d1_i_39_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_40
       (.I0(cmd_btt_calc_cmp[13]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [13]),
        .I2(cmd_btt_calc_cmp[12]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [12]),
        .O(all_is_idle_d1_i_40_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_41
       (.I0(cmd_btt_calc_cmp[11]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [11]),
        .I2(cmd_btt_calc_cmp[10]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [10]),
        .O(all_is_idle_d1_i_41_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_42
       (.I0(cmd_btt_calc_cmp[9]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [9]),
        .I2(cmd_btt_calc_cmp[8]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [8]),
        .O(all_is_idle_d1_i_42_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    all_is_idle_d1_i_52
       (.I0(cmd_btt_calc_cmp[7]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [7]),
        .I2(cmd_btt_calc_cmp[6]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [6]),
        .O(all_is_idle_d1_i_52_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    all_is_idle_d1_i_53
       (.I0(cmd_btt_calc_cmp[5]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [5]),
        .I2(cmd_btt_calc_cmp[4]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [4]),
        .O(all_is_idle_d1_i_53_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    all_is_idle_d1_i_54
       (.I0(cmd_btt_calc_cmp[3]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [3]),
        .I2(cmd_btt_calc_cmp[2]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [2]),
        .O(all_is_idle_d1_i_54_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    all_is_idle_d1_i_55
       (.I0(cmd_btt_calc_cmp[1]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [1]),
        .I2(cmd_btt_calc_cmp[0]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [0]),
        .O(all_is_idle_d1_i_55_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_56
       (.I0(cmd_btt_calc_cmp[7]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [7]),
        .I2(cmd_btt_calc_cmp[6]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [6]),
        .O(all_is_idle_d1_i_56_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_57
       (.I0(cmd_btt_calc_cmp[5]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [5]),
        .I2(cmd_btt_calc_cmp[4]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [4]),
        .O(all_is_idle_d1_i_57_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_58
       (.I0(cmd_btt_calc_cmp[3]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [3]),
        .I2(cmd_btt_calc_cmp[2]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [2]),
        .O(all_is_idle_d1_i_58_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    all_is_idle_d1_i_59
       (.I0(cmd_btt_calc_cmp[1]),
        .I1(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [1]),
        .I2(cmd_btt_calc_cmp[0]),
        .I3(\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 [0]),
        .O(all_is_idle_d1_i_59_n_0));
  CARRY4 all_is_idle_d1_reg_i_10
       (.CI(all_is_idle_d1_reg_i_16_n_0),
        .CO({all_is_idle_d1_reg_i_10_n_0,all_is_idle_d1_reg_i_10_n_1,all_is_idle_d1_reg_i_10_n_2,all_is_idle_d1_reg_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({all_is_idle_d1_i_17_n_0,all_is_idle_d1_i_18_n_0,all_is_idle_d1_i_19_n_0,all_is_idle_d1_i_20_n_0}),
        .O(NLW_all_is_idle_d1_reg_i_10_O_UNCONNECTED[3:0]),
        .S({all_is_idle_d1_i_21_n_0,all_is_idle_d1_i_22_n_0,all_is_idle_d1_i_23_n_0,all_is_idle_d1_i_24_n_0}));
  CARRY4 all_is_idle_d1_reg_i_16
       (.CI(all_is_idle_d1_reg_i_34_n_0),
        .CO({all_is_idle_d1_reg_i_16_n_0,all_is_idle_d1_reg_i_16_n_1,all_is_idle_d1_reg_i_16_n_2,all_is_idle_d1_reg_i_16_n_3}),
        .CYINIT(1'b0),
        .DI({all_is_idle_d1_i_35_n_0,all_is_idle_d1_i_36_n_0,all_is_idle_d1_i_37_n_0,all_is_idle_d1_i_38_n_0}),
        .O(NLW_all_is_idle_d1_reg_i_16_O_UNCONNECTED[3:0]),
        .S({all_is_idle_d1_i_39_n_0,all_is_idle_d1_i_40_n_0,all_is_idle_d1_i_41_n_0,all_is_idle_d1_i_42_n_0}));
  CARRY4 all_is_idle_d1_reg_i_34
       (.CI(1'b0),
        .CO({all_is_idle_d1_reg_i_34_n_0,all_is_idle_d1_reg_i_34_n_1,all_is_idle_d1_reg_i_34_n_2,all_is_idle_d1_reg_i_34_n_3}),
        .CYINIT(1'b0),
        .DI({all_is_idle_d1_i_52_n_0,all_is_idle_d1_i_53_n_0,all_is_idle_d1_i_54_n_0,all_is_idle_d1_i_55_n_0}),
        .O(NLW_all_is_idle_d1_reg_i_34_O_UNCONNECTED[3:0]),
        .S({all_is_idle_d1_i_56_n_0,all_is_idle_d1_i_57_n_0,all_is_idle_d1_i_58_n_0,all_is_idle_d1_i_59_n_0}));
  CARRY4 all_is_idle_d1_reg_i_7
       (.CI(all_is_idle_d1_reg_i_10_n_0),
        .CO({NLW_all_is_idle_d1_reg_i_7_CO_UNCONNECTED[3:1],\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,all_is_idle_d1_i_11_n_0}),
        .O(NLW_all_is_idle_d1_reg_i_7_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,all_is_idle_d1_i_12_n_0}));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module mcu_axi_mcdma_0_0_dynshreg_f__parameterized5
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    p_2_out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    sig_wr_fifo,
    m_axi_s2mm_bresp,
    addr,
    s_axi_aclk);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output p_2_out;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input sig_wr_fifo;
  input [1:0]m_axi_s2mm_bresp;
  input [0:2]addr;
  input s_axi_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [0:2]addr;
  wire [1:0]m_axi_s2mm_bresp;
  wire p_2_out;
  wire s_axi_aclk;
  wire sig_wr_fifo;
  wire [1:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h0F08)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(sig_wresp_sfifo_out[0]),
        .I1(sig_wresp_sfifo_out[1]),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .I3(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 [0]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h0F02)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(sig_wresp_sfifo_out[1]),
        .I1(sig_wresp_sfifo_out[0]),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .I3(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 [1]),
        .O(p_2_out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(m_axi_s2mm_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(m_axi_s2mm_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module mcu_axi_mcdma_0_0_dynshreg_f__parameterized6
   (D,
    FIFO_Full_reg,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    E,
    out,
    \INFERRED_GEN.cnt_i_reg[3] ,
    p_4_out,
    sig_data2wsc_cmd_cmplt_reg,
    Q,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    sig_data2wsc_valid,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in,
    s_axi_aclk);
  output [2:0]D;
  output FIFO_Full_reg;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output [0:0]E;
  output [16:0]out;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output p_4_out;
  output sig_data2wsc_cmd_cmplt_reg;
  input [3:0]Q;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  input [3:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  input sig_data2wsc_valid;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [16:0]in;
  input s_axi_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [3:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [16:0]in;
  wire [16:0]out;
  wire p_4_out;
  wire s_axi_aclk;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_data2wsc_valid;

  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    FIFO_Full_i_2__0
       (.I0(out[0]),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I2(sig_coelsc_reg_empty),
        .O(\INFERRED_GEN.cnt_i_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h00A2)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I2(out[0]),
        .I3(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [3]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_3 
       (.I0(out[0]),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .O(p_4_out));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(out[1]),
        .O(sig_data2wsc_cmd_cmplt_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axi_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][10]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axi_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][11]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axi_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][12]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axi_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][13]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][14]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][15]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][16]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[5][16]_srl6_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .I2(sig_data2wsc_valid),
        .O(FIFO_Full_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axi_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][2]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axi_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][3]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axi_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][4]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axi_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][5]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axi_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][6]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axi_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][7]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axi_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][8]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axi_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][9]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axi_aclk),
        .D(in[7]),
        .Q(out[7]));
  LUT6 #(
    .INIT(64'hF00FF00F0FD0F00F)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(FIFO_Full_reg),
        .I5(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hA9A96AA9)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(FIFO_Full_reg),
        .I4(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000FFFEFFDF0000)) 
    \sig_wdc_statcnt[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(FIFO_Full_reg),
        .I5(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .O(E));
  LUT6 #(
    .INIT(64'hCCCC6CCCC9C9CCC9)) 
    \sig_wdc_statcnt[3]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(FIFO_Full_reg),
        .I4(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .I5(Q[1]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module mcu_axi_mcdma_0_0_dynshreg_f__parameterized7
   (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    out,
    sig_wr_fifo,
    D,
    lsig_cmd_fetch_pause,
    sig_sm_ld_dre_cmd,
    sig_need_cmd_flush,
    sig_cmd_full0,
    FIFO_Full_reg,
    FIFO_Full_reg_0,
    p_9_out_1,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    Q,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ,
    in,
    s_axi_aclk);
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [14:0]out;
  output sig_wr_fifo;
  output [2:0]D;
  input lsig_cmd_fetch_pause;
  input sig_sm_ld_dre_cmd;
  input sig_need_cmd_flush;
  input sig_cmd_full0;
  input FIFO_Full_reg;
  input FIFO_Full_reg_0;
  input p_9_out_1;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input [2:0]Q;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  input [15:0]in;
  input s_axi_aclk;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire [2:0]Q;
  wire [15:0]in;
  wire lsig_cmd_fetch_pause;
  wire [14:0]out;
  wire p_9_out_1;
  wire s_axi_aclk;
  wire [22:22]sig_cmd_fifo_data_out;
  wire sig_cmd_full0;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h11CD01CD33333333)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_1 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0 ),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [2]),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [1]),
        .I4(sig_need_cmd_flush),
        .I5(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2 
       (.I0(out[14]),
        .I1(Q[2]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0001010000)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_1 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [2]),
        .I1(sig_cmd_fifo_data_out),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [0]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [1]),
        .I5(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0F000F0000000700)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [1]),
        .I1(sig_need_cmd_flush),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [2]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [0]),
        .I4(out[14]),
        .I5(Q[2]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0C30202C2C)) 
    \FSM_sequential_sig_cmdcntl_sm_state[2]_i_1 
       (.I0(out[14]),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [2]),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [0]),
        .I3(sig_need_cmd_flush),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [1]),
        .I5(Q[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h0000AABA)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1 
       (.I0(lsig_cmd_fetch_pause),
        .I1(sig_cmd_fifo_data_out),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_need_cmd_flush),
        .I4(sig_cmd_full0),
        .O(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1 
       (.I0(FIFO_Full_reg),
        .I1(FIFO_Full_reg_0),
        .I2(p_9_out_1),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[15]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[14]),
        .Q(sig_cmd_fifo_data_out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module mcu_axi_mcdma_0_0_dynshreg_f__parameterized8
   (\sig_byte_cntr_reg[1] ,
    \sig_strb_reg_out_reg[0] ,
    out,
    din,
    \sig_byte_cntr_reg[1]_0 ,
    \sig_byte_cntr_reg[1]_1 ,
    \sig_byte_cntr_reg[1]_2 ,
    \sig_byte_cntr_reg[0] ,
    slice_insert_valid,
    \INFERRED_GEN.data_reg[15][0]_srl16_0 ,
    \INFERRED_GEN.data_reg[15][0]_srl16_1 ,
    in,
    Q,
    s_axi_aclk);
  output [1:0]\sig_byte_cntr_reg[1] ;
  output \sig_strb_reg_out_reg[0] ;
  output [7:0]out;
  output [2:0]din;
  input [1:0]\sig_byte_cntr_reg[1]_0 ;
  input \sig_byte_cntr_reg[1]_1 ;
  input [3:0]\sig_byte_cntr_reg[1]_2 ;
  input \sig_byte_cntr_reg[0] ;
  input slice_insert_valid;
  input \INFERRED_GEN.data_reg[15][0]_srl16_0 ;
  input \INFERRED_GEN.data_reg[15][0]_srl16_1 ;
  input [7:0]in;
  input [3:0]Q;
  input s_axi_aclk;

  wire \INFERRED_GEN.data_reg[15][0]_srl16_0 ;
  wire \INFERRED_GEN.data_reg[15][0]_srl16_1 ;
  wire [3:0]Q;
  wire [2:0]din;
  wire [7:0]in;
  wire [7:0]out;
  wire s_axi_aclk;
  wire \sig_byte_cntr[1]_i_3_n_0 ;
  wire \sig_byte_cntr_reg[0] ;
  wire [1:0]\sig_byte_cntr_reg[1] ;
  wire [1:0]\sig_byte_cntr_reg[1]_0 ;
  wire \sig_byte_cntr_reg[1]_1 ;
  wire [3:0]\sig_byte_cntr_reg[1]_2 ;
  wire \sig_strb_reg_out_reg[0] ;
  wire sig_wr_fifo;
  wire slice_insert_valid;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][8]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[15][8]_srl16_i_1 
       (.I0(slice_insert_valid),
        .I1(\INFERRED_GEN.data_reg[15][0]_srl16_0 ),
        .I2(\INFERRED_GEN.data_reg[15][0]_srl16_1 ),
        .O(sig_wr_fifo));
  LUT6 #(
    .INIT(64'h0A393939390A0A0A)) 
    \sig_byte_cntr[0]_i_1 
       (.I0(\sig_byte_cntr_reg[1]_0 [0]),
        .I1(\sig_strb_reg_out_reg[0] ),
        .I2(\sig_byte_cntr_reg[1]_1 ),
        .I3(out[2]),
        .I4(\sig_byte_cntr_reg[1]_2 [2]),
        .I5(\sig_byte_cntr_reg[0] ),
        .O(\sig_byte_cntr_reg[1] [0]));
  LUT6 #(
    .INIT(64'h25252525DA252525)) 
    \sig_byte_cntr[1]_i_1 
       (.I0(\sig_byte_cntr_reg[1]_0 [1]),
        .I1(\sig_byte_cntr_reg[1]_1 ),
        .I2(\sig_byte_cntr[1]_i_3_n_0 ),
        .I3(\sig_byte_cntr_reg[1]_2 [1]),
        .I4(out[1]),
        .I5(\sig_strb_reg_out_reg[0] ),
        .O(\sig_byte_cntr_reg[1] [1]));
  LUT6 #(
    .INIT(64'hFFFDFDFDFDFFFFFF)) 
    \sig_byte_cntr[1]_i_3 
       (.I0(\sig_byte_cntr_reg[1]_0 [0]),
        .I1(\sig_strb_reg_out_reg[0] ),
        .I2(\sig_byte_cntr_reg[1]_1 ),
        .I3(out[2]),
        .I4(\sig_byte_cntr_reg[1]_2 [2]),
        .I5(\sig_byte_cntr_reg[0] ),
        .O(\sig_byte_cntr[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF777)) 
    \sig_byte_cntr[1]_i_4 
       (.I0(out[0]),
        .I1(\sig_byte_cntr_reg[1]_2 [0]),
        .I2(out[3]),
        .I3(\sig_byte_cntr_reg[1]_2 [3]),
        .O(\sig_strb_reg_out_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_5 
       (.I0(out[2]),
        .I1(\sig_byte_cntr_reg[1]_2 [2]),
        .O(din[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_6 
       (.I0(out[1]),
        .I1(\sig_byte_cntr_reg[1]_2 [1]),
        .O(din[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_7 
       (.I0(out[0]),
        .I1(\sig_byte_cntr_reg[1]_2 [0]),
        .O(din[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module mcu_axi_mcdma_0_0_dynshreg_f__parameterized9
   (sig_wr_fifo,
    sig_xfer_calc_err_reg_reg,
    out,
    sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    p_22_out,
    in,
    Q,
    s_axi_aclk);
  output sig_wr_fifo;
  output sig_xfer_calc_err_reg_reg;
  output [36:0]out;
  input sig_calc_error_reg_reg;
  input sig_calc_error_reg_reg_0;
  input p_22_out;
  input [35:0]in;
  input [1:0]Q;
  input s_axi_aclk;

  wire [1:0]Q;
  wire [35:0]in;
  wire [36:0]out;
  wire p_22_out;
  wire s_axi_aclk;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_wr_fifo;
  wire sig_xfer_calc_err_reg_reg;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[34]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(1'b1),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1 
       (.I0(sig_calc_error_reg_reg),
        .I1(sig_calc_error_reg_reg_0),
        .I2(p_22_out),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(s_axi_aclk),
        .D(in[35]),
        .Q(out[36]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1__1
       (.I0(out[36]),
        .O(sig_xfer_calc_err_reg_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_f
   (FIFO_Full_reg,
    D,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sts2_rden,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg ,
    out,
    p_0_in,
    s_axi_aclk,
    Q,
    s_axis_s2mm_updtsts_tvalid,
    follower_empty_s2mm,
    sts2_queue_wren,
    p_2_out,
    follower_full_s2mm,
    in);
  output FIFO_Full_reg;
  output [0:0]D;
  output [0:0]\INFERRED_GEN.cnt_i_reg[4] ;
  output sts2_rden;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg ;
  output [29:0]out;
  input p_0_in;
  input s_axi_aclk;
  input [0:0]Q;
  input s_axis_s2mm_updtsts_tvalid;
  input follower_empty_s2mm;
  input sts2_queue_wren;
  input p_2_out;
  input follower_full_s2mm;
  input [29:0]in;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[4] ;
  wire [0:0]Q;
  wire follower_empty_s2mm;
  wire follower_full_s2mm;
  wire [29:0]in;
  wire [29:0]out;
  wire p_0_in;
  wire p_2_out;
  wire s_axi_aclk;
  wire s_axis_s2mm_updtsts_tvalid;
  wire sts2_queue_wren;
  wire sts2_rden;

  mcu_axi_mcdma_0_0_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.D(D),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg ),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q(Q),
        .follower_empty_s2mm(follower_empty_s2mm),
        .follower_full_s2mm(follower_full_s2mm),
        .in(in),
        .out(out),
        .p_0_in(p_0_in),
        .p_2_out(p_2_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_s2mm_updtsts_tvalid(s_axis_s2mm_updtsts_tvalid),
        .sts2_queue_wren(sts2_queue_wren),
        .sts2_rden(sts2_rden));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_f__parameterized0
   (Q,
    out,
    D,
    \INFERRED_GEN.cnt_i_reg[2] ,
    s_axis_s2mm_updtsts_tvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    follower_empty_s2mm,
    E,
    sts2_queue_wren,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] ,
    s_axi_aclk,
    p_0_in);
  output [0:0]Q;
  output [15:0]out;
  input [0:0]D;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input s_axis_s2mm_updtsts_tvalid;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input follower_empty_s2mm;
  input [0:0]E;
  input sts2_queue_wren;
  input [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] ;
  input s_axi_aclk;
  input p_0_in;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire follower_empty_s2mm;
  wire [15:0]out;
  wire p_0_in;
  wire s_axi_aclk;
  wire s_axis_s2mm_updtsts_tvalid;
  wire sts2_queue_wren;

  mcu_axi_mcdma_0_0_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .follower_empty_s2mm(follower_empty_s2mm),
        .out(out),
        .p_0_in(p_0_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_s2mm_updtsts_tvalid(s_axis_s2mm_updtsts_tvalid),
        .sts2_queue_wren(sts2_queue_wren));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_f__parameterized1
   (Q,
    m_axi_sg_bready,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    p_2_out,
    sig_stream_rst,
    s_axi_aclk,
    sig_rd_fifo__0,
    m_axi_sg_bvalid,
    sig_inhibit_rdy_n,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_sg_bresp);
  output [0:0]Q;
  output m_axi_sg_bready;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output p_2_out;
  input sig_stream_rst;
  input s_axi_aclk;
  input sig_rd_fifo__0;
  input m_axi_sg_bvalid;
  input sig_inhibit_rdy_n;
  input [1:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]m_axi_sg_bresp;

  wire [1:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]Q;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire p_2_out;
  wire s_axi_aclk;
  wire sig_inhibit_rdy_n;
  wire sig_rd_fifo__0;
  wire sig_stream_rst;

  mcu_axi_mcdma_0_0_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .Q(Q),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .p_2_out(p_2_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_fifo__0(sig_rd_fifo__0),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_f__parameterized10
   (FIFO_Full_reg,
    D,
    sig_first_dbeat_reg,
    sig_s_ready_out_reg,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    \sig_dbeat_cntr_reg[6] ,
    sig_dqual_reg_full_reg,
    sig_posted_to_axi_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2,
    out,
    SR,
    s_axi_aclk,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_11_out,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_ld_new_cmd_reg,
    sig_next_cmd_cmplt_reg_reg,
    Q,
    \sig_dbeat_cntr_reg[6]_0 ,
    \sig_dbeat_cntr_reg[5] ,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_next_calc_error_reg,
    sig_wdc_status_going_full,
    sig_addr_posted_cntr,
    sig_dqual_reg_full,
    sig_dqual_reg_empty_reg,
    sig_data2addr_stop_req,
    sig_last_mmap_dbeat_reg,
    sig_s_ready_dup_i_2__0,
    sig_single_dbeat_reg,
    sig_last_dbeat_reg_0,
    sig_last_dbeat_reg_1,
    sig_dqual_reg_empty_reg_0,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_next_calc_error_reg_reg);
  output FIFO_Full_reg;
  output [2:0]D;
  output sig_first_dbeat_reg;
  output sig_s_ready_out_reg;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output [7:0]\sig_dbeat_cntr_reg[6] ;
  output sig_dqual_reg_full_reg;
  output sig_posted_to_axi_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2;
  output [2:0]out;
  input [0:0]SR;
  input s_axi_aclk;
  input sig_last_dbeat_reg;
  input sig_first_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_11_out;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_ld_new_cmd_reg;
  input sig_next_cmd_cmplt_reg_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[6]_0 ;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input sig_next_calc_error_reg;
  input sig_wdc_status_going_full;
  input [2:0]sig_addr_posted_cntr;
  input sig_dqual_reg_full;
  input sig_dqual_reg_empty_reg;
  input sig_data2addr_stop_req;
  input sig_last_mmap_dbeat_reg;
  input sig_s_ready_dup_i_2__0;
  input sig_single_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input sig_last_dbeat_reg_1;
  input sig_dqual_reg_empty_reg_0;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input [6:0]sig_next_calc_error_reg_reg;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [2:0]out;
  wire p_11_out;
  wire s_axi_aclk;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2;
  wire sig_data2addr_stop_req;
  wire \sig_dbeat_cntr_reg[5] ;
  wire [7:0]\sig_dbeat_cntr_reg[6] ;
  wire \sig_dbeat_cntr_reg[6]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_next_calc_error_reg;
  wire [6:0]sig_next_calc_error_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_s_ready_dup_i_2__0;
  wire sig_s_ready_out_reg;
  wire sig_single_dbeat_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  mcu_axi_mcdma_0_0_srl_fifo_rbu_f__parameterized10 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .SR(SR),
        .out(out),
        .p_11_out(p_11_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .\sig_dbeat_cntr_reg[6]_0 (\sig_dbeat_cntr_reg[6]_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full_reg),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_dup_i_2__0(sig_s_ready_dup_i_2__0),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_single_dbeat_reg(sig_single_dbeat_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_f__parameterized2
   (FIFO_Full_reg,
    p_4_out,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_push_coelsc_reg,
    sig_rd_fifo__0_0,
    sig_data2wsc_cmd_cmplt_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    sig_stream_rst,
    s_axi_aclk,
    D,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_inhibit_rdy_n,
    Q,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    in);
  output FIFO_Full_reg;
  output p_4_out;
  output [1:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_push_coelsc_reg;
  output sig_rd_fifo__0_0;
  output sig_data2wsc_cmd_cmplt_reg;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input sig_stream_rst;
  input s_axi_aclk;
  input [2:0]D;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_inhibit_rdy_n;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [2:0]in;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [2:0]in;
  wire [1:0]out;
  wire p_4_out;
  wire s_axi_aclk;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_fifo__0_0;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  mcu_axi_mcdma_0_0_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .in(in),
        .out(out),
        .p_4_out(p_4_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_fifo__0_0(sig_rd_fifo__0_0),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_f__parameterized3
   (id_read_data,
    sts_received_re,
    \GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0] ,
    m_axis_s2mm_ftch_id,
    s_axi_aclk,
    s2mm_halt,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    p_0_in);
  output [0:0]id_read_data;
  output sts_received_re;
  input \GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0] ;
  input [0:0]m_axis_s2mm_ftch_id;
  input s_axi_aclk;
  input s2mm_halt;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input p_0_in;

  wire \GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [0:0]id_read_data;
  wire [0:0]m_axis_s2mm_ftch_id;
  wire p_0_in;
  wire s2mm_halt;
  wire s_axi_aclk;
  wire sts_received_re;

  mcu_axi_mcdma_0_0_srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.\GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0] (\GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .id_read_data(id_read_data),
        .m_axis_s2mm_ftch_id(m_axis_s2mm_ftch_id),
        .p_0_in(p_0_in),
        .s2mm_halt(s2mm_halt),
        .s_axi_aclk(s_axi_aclk),
        .sts_received_re(sts_received_re));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_f__parameterized4
   (CO,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    btt_calc_fifo_empty,
    p_2_in__0,
    D,
    cmd_btt_valid_int,
    E,
    out,
    tlast_del,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg_0 ,
    \SYNC_CLOCKS.eof_hold_reg[0]_i_2 ,
    byte_counter,
    s_axi_aclk);
  output [0:0]CO;
  output \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg ;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output btt_calc_fifo_empty;
  output p_2_in__0;
  output [0:0]D;
  input cmd_btt_valid_int;
  input [0:0]E;
  input out;
  input tlast_del;
  input [0:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg_0 ;
  input [25:0]\SYNC_CLOCKS.eof_hold_reg[0]_i_2 ;
  input [25:0]byte_counter;
  input s_axi_aclk;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg ;
  wire [0:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [25:0]\SYNC_CLOCKS.eof_hold_reg[0]_i_2 ;
  wire btt_calc_fifo_empty;
  wire [25:0]byte_counter;
  wire cmd_btt_valid_int;
  wire out;
  wire p_2_in__0;
  wire s_axi_aclk;
  wire tlast_del;

  mcu_axi_mcdma_0_0_srl_fifo_rbu_f__parameterized4 I_SRL_FIFO_RBU_F
       (.CO(CO),
        .D(D),
        .E(E),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg ),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg_0 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (btt_calc_fifo_empty),
        .\SYNC_CLOCKS.eof_hold_reg[0]_i_2 (\SYNC_CLOCKS.eof_hold_reg[0]_i_2 ),
        .byte_counter(byte_counter),
        .cmd_btt_valid_int(cmd_btt_valid_int),
        .out(out),
        .p_2_in__0(p_2_in__0),
        .s_axi_aclk(s_axi_aclk),
        .tlast_del(tlast_del));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_f__parameterized5
   (D,
    E,
    \INFERRED_GEN.cnt_i_reg[3] ,
    m_axi_s2mm_bready,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    p_2_out,
    SR,
    s_axi_aclk,
    Q,
    out,
    sig_push_coelsc_reg,
    sig_inhibit_rdy_n,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_data2addr_stop_req,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    m_axi_s2mm_bresp);
  output [2:0]D;
  output [0:0]E;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output m_axi_s2mm_bready;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output p_2_out;
  input [0:0]SR;
  input s_axi_aclk;
  input [3:0]Q;
  input out;
  input sig_push_coelsc_reg;
  input sig_inhibit_rdy_n;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_data2addr_stop_req;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire p_2_out;
  wire s_axi_aclk;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;

  mcu_axi_mcdma_0_0_srl_fifo_rbu_f__parameterized5 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .p_2_out(p_2_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_f__parameterized6
   (FIFO_Full_reg,
    FIFO_Full_reg_0,
    D,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    E,
    out,
    p_4_out,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_data2wsc_cmd_cmplt_reg,
    SR,
    s_axi_aclk,
    Q,
    sig_data2wsc_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in);
  output FIFO_Full_reg;
  output FIFO_Full_reg_0;
  output [2:0]D;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output [0:0]E;
  output [16:0]out;
  output p_4_out;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output sig_data2wsc_cmd_cmplt_reg;
  input [0:0]SR;
  input s_axi_aclk;
  input [3:0]Q;
  input sig_data2wsc_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [16:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [16:0]in;
  wire [16:0]out;
  wire p_4_out;
  wire s_axi_aclk;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_data2wsc_valid;

  mcu_axi_mcdma_0_0_srl_fifo_rbu_f__parameterized6 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .out(out),
        .p_4_out(p_4_out),
        .s_axi_aclk(s_axi_aclk),
        .sel(FIFO_Full_reg_0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_data2wsc_valid(sig_data2wsc_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_f__parameterized7
   (FIFO_Full_reg,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    Q,
    D,
    sig_sm_pop_cmd_fifo_ns,
    sig_sm_ld_dre_cmd_ns,
    out,
    SR,
    s_axi_aclk,
    lsig_cmd_fetch_pause,
    sig_sm_ld_dre_cmd,
    sig_need_cmd_flush,
    sig_cmd_full0,
    sig_sm_pop_cmd_fifo,
    \INFERRED_GEN.cnt_i_reg[0] ,
    p_9_out_1,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ,
    p_7_out,
    in);
  output FIFO_Full_reg;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [0:0]Q;
  output [2:0]D;
  output sig_sm_pop_cmd_fifo_ns;
  output sig_sm_ld_dre_cmd_ns;
  output [13:0]out;
  input [0:0]SR;
  input s_axi_aclk;
  input lsig_cmd_fetch_pause;
  input sig_sm_ld_dre_cmd;
  input sig_need_cmd_flush;
  input sig_cmd_full0;
  input sig_sm_pop_cmd_fifo;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input p_9_out_1;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  input p_7_out;
  input [15:0]in;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [15:0]in;
  wire lsig_cmd_fetch_pause;
  wire [13:0]out;
  wire p_7_out;
  wire p_9_out_1;
  wire s_axi_aclk;
  wire sig_cmd_full0;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;

  mcu_axi_mcdma_0_0_srl_fifo_rbu_f__parameterized7 I_SRL_FIFO_RBU_F
       (.D(D),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 (\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .out(out),
        .p_7_out(p_7_out),
        .p_9_out_1(p_9_out_1),
        .s_axi_aclk(s_axi_aclk),
        .sig_cmd_full0(sig_cmd_full0),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_f__parameterized8
   (FIFO_Full_reg,
    SS,
    Q,
    \sig_byte_cntr_reg[1] ,
    \sig_strb_reg_out_reg[0] ,
    out,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    din,
    s_axi_aclk,
    \INFERRED_GEN.cnt_i_reg[4] ,
    \INFERRED_GEN.cnt_i_reg[1] ,
    slice_insert_valid,
    \sig_byte_cntr_reg[1]_0 ,
    \sig_byte_cntr_reg[1]_1 ,
    \sig_byte_cntr_reg[1]_2 ,
    \sig_byte_cntr_reg[0] ,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    lsig_cmd_fetch_pause,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ,
    in);
  output FIFO_Full_reg;
  output [0:0]SS;
  output [0:0]Q;
  output [1:0]\sig_byte_cntr_reg[1] ;
  output \sig_strb_reg_out_reg[0] ;
  output [7:0]out;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [2:0]din;
  input s_axi_aclk;
  input \INFERRED_GEN.cnt_i_reg[4] ;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input slice_insert_valid;
  input [1:0]\sig_byte_cntr_reg[1]_0 ;
  input \sig_byte_cntr_reg[1]_1 ;
  input [3:0]\sig_byte_cntr_reg[1]_2 ;
  input \sig_byte_cntr_reg[0] ;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input lsig_cmd_fetch_pause;
  input \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  input \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ;
  input [7:0]in;

  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [2:0]din;
  wire [7:0]in;
  wire lsig_cmd_fetch_pause;
  wire [7:0]out;
  wire s_axi_aclk;
  wire \sig_byte_cntr_reg[0] ;
  wire [1:0]\sig_byte_cntr_reg[1] ;
  wire [1:0]\sig_byte_cntr_reg[1]_0 ;
  wire \sig_byte_cntr_reg[1]_1 ;
  wire [3:0]\sig_byte_cntr_reg[1]_2 ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_eop_sent_reg;
  wire \sig_strb_reg_out_reg[0] ;
  wire slice_insert_valid;

  mcu_axi_mcdma_0_0_srl_fifo_rbu_f__parameterized8 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q(Q),
        .SS(SS),
        .din(din),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .out(out),
        .s_axi_aclk(s_axi_aclk),
        .\sig_byte_cntr_reg[0] (\sig_byte_cntr_reg[0] ),
        .\sig_byte_cntr_reg[1] (\sig_byte_cntr_reg[1] ),
        .\sig_byte_cntr_reg[1]_0 (\sig_byte_cntr_reg[1]_0 ),
        .\sig_byte_cntr_reg[1]_1 (\sig_byte_cntr_reg[1]_1 ),
        .\sig_byte_cntr_reg[1]_2 (\sig_byte_cntr_reg[1]_2 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .\sig_strb_reg_out_reg[0] (\sig_strb_reg_out_reg[0] ),
        .slice_insert_valid(slice_insert_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_f__parameterized9
   (FIFO_Full_reg,
    sig_push_addr_reg1_out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_xfer_calc_err_reg_reg,
    out,
    SR,
    s_axi_aclk,
    sig_data2addr_stop_req,
    sig_addr_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1] ,
    p_22_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    in);
  output FIFO_Full_reg;
  output sig_push_addr_reg1_out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_xfer_calc_err_reg_reg;
  output [36:0]out;
  input [0:0]SR;
  input s_axi_aclk;
  input sig_data2addr_stop_req;
  input sig_addr_reg_empty;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input p_22_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [35:0]in;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SR;
  wire [35:0]in;
  wire [36:0]out;
  wire p_22_out;
  wire s_axi_aclk;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_push_addr_reg1_out;
  wire sig_xfer_calc_err_reg_reg;

  mcu_axi_mcdma_0_0_srl_fifo_rbu_f__parameterized9 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .SR(SR),
        .in(in),
        .out(out),
        .p_22_out(p_22_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_xfer_calc_err_reg_reg(sig_xfer_calc_err_reg_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_rbu_f
   (FIFO_Full_reg_0,
    D,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sts2_rden,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg ,
    out,
    p_0_in,
    s_axi_aclk,
    Q,
    s_axis_s2mm_updtsts_tvalid,
    follower_empty_s2mm,
    sts2_queue_wren,
    p_2_out,
    follower_full_s2mm,
    in);
  output FIFO_Full_reg_0;
  output [0:0]D;
  output [0:0]\INFERRED_GEN.cnt_i_reg[4] ;
  output sts2_rden;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg ;
  output [29:0]out;
  input p_0_in;
  input s_axi_aclk;
  input [0:0]Q;
  input s_axis_s2mm_updtsts_tvalid;
  input follower_empty_s2mm;
  input sts2_queue_wren;
  input p_2_out;
  input follower_full_s2mm;
  input [29:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire [0:0]D;
  wire FIFO_Full_reg_0;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[4] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire follower_empty_s2mm;
  wire follower_full_s2mm;
  wire [29:0]in;
  wire [29:0]out;
  wire p_0_in;
  wire p_2_out;
  wire s_axi_aclk;
  wire s_axis_s2mm_updtsts_tvalid;
  wire sts2_queue_wren;
  wire sts2_rden;

  mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f_45 CNTR_INCR_DECR_ADDN_F_I
       (.D(D),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[4]_0 ({\INFERRED_GEN.cnt_i_reg[4] ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .Q(Q),
        .fifo_full_p1(fifo_full_p1),
        .follower_empty_s2mm(follower_empty_s2mm),
        .follower_full_s2mm(follower_full_s2mm),
        .p_0_in(p_0_in),
        .p_2_out(p_2_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_s2mm_updtsts_tvalid(s_axis_s2mm_updtsts_tvalid),
        .sts2_queue_wren(sts2_queue_wren),
        .sts2_rden(sts2_rden));
  mcu_axi_mcdma_0_0_dynshreg_f DYNSHREG_F_I
       (.\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] ({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .in(in),
        .out(out),
        .s_axi_aclk(s_axi_aclk),
        .sts2_queue_wren(sts2_queue_wren));
  FDRE FIFO_Full_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_rbu_f__parameterized0
   (Q,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    s_axis_s2mm_updtsts_tvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    follower_empty_s2mm,
    E,
    sts2_queue_wren,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] ,
    s_axi_aclk,
    p_0_in,
    D);
  output [0:0]Q;
  output [15:0]out;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input s_axis_s2mm_updtsts_tvalid;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input follower_empty_s2mm;
  input [0:0]E;
  input sts2_queue_wren;
  input [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] ;
  input s_axi_aclk;
  input p_0_in;
  input [0:0]D;

  wire CNTR_INCR_DECR_ADDN_F_I_n_0;
  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire follower_empty_s2mm;
  wire [15:0]out;
  wire p_0_in;
  wire s_axi_aclk;
  wire s_axis_s2mm_updtsts_tvalid;
  wire sts2_queue_wren;

  mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f_44 CNTR_INCR_DECR_ADDN_F_I
       (.D(D),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_0,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,Q}),
        .follower_empty_s2mm(follower_empty_s2mm),
        .p_0_in(p_0_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_s2mm_updtsts_tvalid(s_axis_s2mm_updtsts_tvalid),
        .sts2_queue_wren(sts2_queue_wren));
  mcu_axi_mcdma_0_0_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.s2mm_channel_updt_reg[0] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_0,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,Q}),
        .out(out),
        .s_axi_aclk(s_axi_aclk),
        .sts2_queue_wren(sts2_queue_wren));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_rbu_f__parameterized1
   (Q,
    m_axi_sg_bready,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    p_2_out,
    sig_stream_rst,
    s_axi_aclk,
    sig_rd_fifo__0,
    m_axi_sg_bvalid,
    sig_inhibit_rdy_n,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_sg_bresp);
  output [0:0]Q;
  output m_axi_sg_bready;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output p_2_out;
  input sig_stream_rst;
  input s_axi_aclk;
  input sig_rd_fifo__0;
  input m_axi_sg_bvalid;
  input sig_inhibit_rdy_n;
  input [1:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]m_axi_sg_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [1:0]D;
  wire FIFO_Full_reg_n_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire p_2_out;
  wire s_axi_aclk;
  wire sig_inhibit_rdy_n;
  wire sig_rd_fifo__0;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f__parameterized0_39 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .s_axi_aclk(s_axi_aclk),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_fifo__0(sig_rd_fifo__0),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  mcu_axi_mcdma_0_0_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .p_2_out(p_2_out),
        .s_axi_aclk(s_axi_aclk),
        .sel(sig_wr_fifo),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  FDRE FIFO_Full_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_sg_bready_INST_0
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .O(m_axi_sg_bready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_rbu_f__parameterized10
   (FIFO_Full_reg_0,
    D,
    sig_first_dbeat_reg,
    sig_s_ready_out_reg,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    \sig_dbeat_cntr_reg[6] ,
    sig_dqual_reg_full_reg,
    sig_posted_to_axi_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2,
    out,
    SR,
    s_axi_aclk,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_11_out,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_ld_new_cmd_reg,
    sig_next_cmd_cmplt_reg_reg,
    Q,
    \sig_dbeat_cntr_reg[6]_0 ,
    \sig_dbeat_cntr_reg[5] ,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_next_calc_error_reg,
    sig_wdc_status_going_full,
    sig_addr_posted_cntr,
    sig_dqual_reg_full,
    sig_dqual_reg_empty_reg,
    sig_data2addr_stop_req,
    sig_last_mmap_dbeat_reg,
    sig_s_ready_dup_i_2__0,
    sig_single_dbeat_reg,
    sig_last_dbeat_reg_0,
    sig_last_dbeat_reg_1,
    sig_dqual_reg_empty_reg_0,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_next_calc_error_reg_reg);
  output FIFO_Full_reg_0;
  output [2:0]D;
  output sig_first_dbeat_reg;
  output sig_s_ready_out_reg;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output [7:0]\sig_dbeat_cntr_reg[6] ;
  output sig_dqual_reg_full_reg;
  output sig_posted_to_axi_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2;
  output [2:0]out;
  input [0:0]SR;
  input s_axi_aclk;
  input sig_last_dbeat_reg;
  input sig_first_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_11_out;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_ld_new_cmd_reg;
  input sig_next_cmd_cmplt_reg_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[6]_0 ;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input sig_next_calc_error_reg;
  input sig_wdc_status_going_full;
  input [2:0]sig_addr_posted_cntr;
  input sig_dqual_reg_full;
  input sig_dqual_reg_empty_reg;
  input sig_data2addr_stop_req;
  input sig_last_mmap_dbeat_reg;
  input sig_s_ready_dup_i_2__0;
  input sig_single_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input sig_last_dbeat_reg_1;
  input sig_dqual_reg_empty_reg_0;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input [6:0]sig_next_calc_error_reg_reg;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire [2:0]out;
  wire p_11_out;
  wire s_axi_aclk;
  wire [2:0]sig_addr_posted_cntr;
  wire [7:7]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2;
  wire sig_data2addr_stop_req;
  wire \sig_dbeat_cntr_reg[5] ;
  wire [7:0]\sig_dbeat_cntr_reg[6] ;
  wire \sig_dbeat_cntr_reg[6]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_next_calc_error_reg;
  wire [6:0]sig_next_calc_error_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_s_ready_dup_i_2__0;
  wire sig_s_ready_out_reg;
  wire sig_single_dbeat_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.E(E),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .out(sig_cmd_fifo_data_out),
        .p_11_out(p_11_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .\sig_dbeat_cntr_reg[0] (sig_last_dbeat_reg),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] [7:1]),
        .\sig_dbeat_cntr_reg[6]_0 (\sig_dbeat_cntr_reg[6]_0 ),
        .\sig_dbeat_cntr_reg[7] (Q),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_last_dbeat_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full_reg),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_dup_i_2__0(sig_s_ready_dup_i_2__0),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(sig_wr_fifo),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  mcu_axi_mcdma_0_0_dynshreg_f__parameterized10 DYNSHREG_F_I
       (.D(D),
        .Q(Q[0]),
        .out({out,sig_cmd_fifo_data_out}),
        .p_11_out(p_11_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[6] [0]),
        .\sig_dbeat_cntr_reg[0]_0 (sig_s_ready_out_reg),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_next_calc_error_reg_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_next_calc_error_reg_reg_0(FIFO_Full_reg_0),
        .sig_next_calc_error_reg_reg_1(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_2({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .sig_single_dbeat_reg(sig_single_dbeat_reg),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_rbu_f__parameterized2
   (FIFO_Full_reg_0,
    p_4_out,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_push_coelsc_reg,
    sig_rd_fifo__0_0,
    sig_data2wsc_cmd_cmplt_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    sig_stream_rst,
    s_axi_aclk,
    D,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_inhibit_rdy_n,
    Q,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    in);
  output FIFO_Full_reg_0;
  output p_4_out;
  output [1:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_push_coelsc_reg;
  output sig_rd_fifo__0_0;
  output sig_data2wsc_cmd_cmplt_reg;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input sig_stream_rst;
  input s_axi_aclk;
  input [2:0]D;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_inhibit_rdy_n;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [2:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [2:0]D;
  wire FIFO_Full_reg_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire [2:0]in;
  wire [1:0]out;
  wire p_4_out;
  wire s_axi_aclk;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_rd_fifo__0_0;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f__parameterized0_40 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (Q),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .s_axi_aclk(s_axi_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_fifo__0_0(sig_rd_fifo__0_0),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
  mcu_axi_mcdma_0_0_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .in(in),
        .out(out),
        .p_4_out(p_4_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_rbu_f__parameterized3
   (id_read_data,
    sts_received_re,
    \GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0] ,
    m_axis_s2mm_ftch_id,
    s_axi_aclk,
    s2mm_halt,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    p_0_in);
  output [0:0]id_read_data;
  output sts_received_re;
  input \GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0] ;
  input [0:0]m_axis_s2mm_ftch_id;
  input s_axi_aclk;
  input s2mm_halt;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input p_0_in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_0;
  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire \GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [0:0]id_read_data;
  wire [0:0]m_axis_s2mm_ftch_id;
  wire p_0_in;
  wire s2mm_halt;
  wire s_axi_aclk;
  wire sts_received_re;

  mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f_32 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (\GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_2 (\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_0,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .p_0_in(p_0_in),
        .s2mm_halt(s2mm_halt),
        .s_axi_aclk(s_axi_aclk),
        .sts_received_re(sts_received_re));
  mcu_axi_mcdma_0_0_dynshreg_f__parameterized3 DYNSHREG_F_I
       (.\GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0] (\GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id_reg[0] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_0,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .id_read_data(id_read_data),
        .m_axis_s2mm_ftch_id(m_axis_s2mm_ftch_id),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_rbu_f__parameterized4
   (CO,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    p_2_in__0,
    D,
    cmd_btt_valid_int,
    E,
    out,
    tlast_del,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg_0 ,
    \SYNC_CLOCKS.eof_hold_reg[0]_i_2 ,
    byte_counter,
    s_axi_aclk);
  output [0:0]CO;
  output \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg ;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output p_2_in__0;
  output [0:0]D;
  input cmd_btt_valid_int;
  input [0:0]E;
  input out;
  input tlast_del;
  input [0:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg_0 ;
  input [25:0]\SYNC_CLOCKS.eof_hold_reg[0]_i_2 ;
  input [25:0]byte_counter;
  input s_axi_aclk;

  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire CNTR_INCR_DECR_ADDN_F_I_n_6;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg ;
  wire [0:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [25:0]\SYNC_CLOCKS.eof_hold_reg[0]_i_2 ;
  wire [25:0]byte_counter;
  wire cmd_btt_valid_int;
  wire eof_detected24_in;
  wire out;
  wire p_2_in__0;
  wire s_axi_aclk;
  wire tlast_del;

  mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f__parameterized0_38 CNTR_INCR_DECR_ADDN_F_I
       (.CO(eof_detected24_in),
        .D(D),
        .E(E),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg ),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg_0 (CO),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg_1 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_valid_int_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (CNTR_INCR_DECR_ADDN_F_I_n_4),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (CNTR_INCR_DECR_ADDN_F_I_n_6),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .cmd_btt_valid_int(cmd_btt_valid_int),
        .out(out),
        .p_2_in__0(p_2_in__0),
        .s_axi_aclk(s_axi_aclk),
        .tlast_del(tlast_del));
  mcu_axi_mcdma_0_0_dynshreg_f__parameterized4 DYNSHREG_F_I
       (.CO(eof_detected24_in),
        .\INCLUDE_S2MM_SOF_EOF_GENERATOR.SYNC_EOF_FETCH.cmd_btt_s2mm_cumul_reg[25] (CO),
        .\SYNC_CLOCKS.eof_hold_reg[0]_i_2_0 (\SYNC_CLOCKS.eof_hold_reg[0]_i_2 ),
        .all_is_idle_d1_i_55_0(CNTR_INCR_DECR_ADDN_F_I_n_4),
        .all_is_idle_d1_i_55_1(CNTR_INCR_DECR_ADDN_F_I_n_6),
        .byte_counter(byte_counter),
        .s_axi_aclk(s_axi_aclk),
        .tlast_del(tlast_del));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_rbu_f__parameterized5
   (D,
    E,
    \INFERRED_GEN.cnt_i_reg[3] ,
    m_axi_s2mm_bready,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    p_2_out,
    SR,
    s_axi_aclk,
    Q,
    out,
    sig_push_coelsc_reg,
    sig_inhibit_rdy_n,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_data2addr_stop_req,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    m_axi_s2mm_bresp);
  output [2:0]D;
  output [0:0]E;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output m_axi_s2mm_bready;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output p_2_out;
  input [0:0]SR;
  input s_axi_aclk;
  input [3:0]Q;
  input out;
  input sig_push_coelsc_reg;
  input sig_inhibit_rdy_n;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_data2addr_stop_req;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]m_axi_s2mm_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire p_2_out;
  wire s_axi_aclk;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_wr_fifo;

  mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f__parameterized1 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({\INFERRED_GEN.cnt_i_reg[3] ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .s_axi_aclk(s_axi_aclk),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_wr_fifo(sig_wr_fifo));
  mcu_axi_mcdma_0_0_dynshreg_f__parameterized5 DYNSHREG_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .p_2_out(p_2_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hF4)) 
    m_axi_s2mm_bready_INST_0
       (.I0(FIFO_Full_reg_n_0),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_data2addr_stop_req),
        .O(m_axi_s2mm_bready));
  LUT6 #(
    .INIT(64'h99E9996999699969)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(out),
        .I3(sig_wr_fifo),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hA9A9EAA9A9A96AA9)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out),
        .I4(sig_wr_fifo),
        .I5(Q[3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0F700FF00FF00EF0)) 
    \sig_addr_posted_cntr[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(out),
        .I3(sig_wr_fifo),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFF0080EEFE1101)) 
    \sig_addr_posted_cntr[3]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(out),
        .I3(sig_wr_fifo),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_rbu_f__parameterized6
   (FIFO_Full_reg_0,
    sel,
    D,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    E,
    out,
    p_4_out,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_data2wsc_cmd_cmplt_reg,
    SR,
    s_axi_aclk,
    Q,
    sig_data2wsc_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in);
  output FIFO_Full_reg_0;
  output sel;
  output [2:0]D;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output [0:0]E;
  output [16:0]out;
  output p_4_out;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output sig_data2wsc_cmd_cmplt_reg;
  input [0:0]SR;
  input s_axi_aclk;
  input [3:0]Q;
  input sig_data2wsc_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [16:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire DYNSHREG_F_I_n_23;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire [16:0]in;
  wire [16:0]out;
  wire p_4_out;
  wire s_axi_aclk;
  wire sel;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_data2wsc_valid;
  wire sig_rd_empty;

  mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f__parameterized1_4 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(DYNSHREG_F_I_n_23),
        .FIFO_Full_reg_0(sel),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_2 (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .s_axi_aclk(s_axi_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid));
  mcu_axi_mcdma_0_0_dynshreg_f__parameterized6 DYNSHREG_F_I
       (.D(D),
        .E(E),
        .FIFO_Full_reg(sel),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (FIFO_Full_reg_0),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 ({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .\INFERRED_GEN.cnt_i_reg[3] (DYNSHREG_F_I_n_23),
        .Q(Q),
        .in(in),
        .out(out),
        .p_4_out(p_4_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_data2wsc_valid(sig_data2wsc_valid));
  FDRE FIFO_Full_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_rbu_f__parameterized7
   (FIFO_Full_reg_0,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    Q,
    D,
    sig_sm_pop_cmd_fifo_ns,
    sig_sm_ld_dre_cmd_ns,
    out,
    SR,
    s_axi_aclk,
    lsig_cmd_fetch_pause,
    sig_sm_ld_dre_cmd,
    sig_need_cmd_flush,
    sig_cmd_full0,
    sig_sm_pop_cmd_fifo,
    \INFERRED_GEN.cnt_i_reg[0] ,
    p_9_out_1,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ,
    p_7_out,
    in);
  output FIFO_Full_reg_0;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [0:0]Q;
  output [2:0]D;
  output sig_sm_pop_cmd_fifo_ns;
  output sig_sm_ld_dre_cmd_ns;
  output [13:0]out;
  input [0:0]SR;
  input s_axi_aclk;
  input lsig_cmd_fetch_pause;
  input sig_sm_ld_dre_cmd;
  input sig_need_cmd_flush;
  input sig_cmd_full0;
  input sig_sm_pop_cmd_fifo;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input p_9_out_1;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  input p_7_out;
  input [15:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [2:0]D;
  wire FIFO_Full_reg_0;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire [15:0]in;
  wire lsig_cmd_fetch_pause;
  wire [13:0]out;
  wire p_7_out;
  wire p_9_out_1;
  wire s_axi_aclk;
  wire [23:23]sig_cmd_fifo_data_out;
  wire sig_cmd_full0;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_wr_fifo;

  mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f__parameterized0_6 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .out(sig_cmd_fifo_data_out),
        .p_7_out(p_7_out),
        .p_9_out_1(p_9_out_1),
        .s_axi_aclk(s_axi_aclk),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_ld_dre_cmd_reg(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_wr_fifo(sig_wr_fifo));
  mcu_axi_mcdma_0_0_dynshreg_f__parameterized7 DYNSHREG_F_I
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg_0),
        .FIFO_Full_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 (\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .out({sig_cmd_fifo_data_out,out}),
        .p_9_out_1(p_9_out_1),
        .s_axi_aclk(s_axi_aclk),
        .sig_cmd_full0(sig_cmd_full0),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_rbu_f__parameterized8
   (FIFO_Full_reg_0,
    SS,
    Q,
    \sig_byte_cntr_reg[1] ,
    \sig_strb_reg_out_reg[0] ,
    out,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    din,
    s_axi_aclk,
    \INFERRED_GEN.cnt_i_reg[4] ,
    \INFERRED_GEN.cnt_i_reg[1] ,
    slice_insert_valid,
    \sig_byte_cntr_reg[1]_0 ,
    \sig_byte_cntr_reg[1]_1 ,
    \sig_byte_cntr_reg[1]_2 ,
    \sig_byte_cntr_reg[0] ,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    lsig_cmd_fetch_pause,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ,
    in);
  output FIFO_Full_reg_0;
  output [0:0]SS;
  output [0:0]Q;
  output [1:0]\sig_byte_cntr_reg[1] ;
  output \sig_strb_reg_out_reg[0] ;
  output [7:0]out;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [2:0]din;
  input s_axi_aclk;
  input \INFERRED_GEN.cnt_i_reg[4] ;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input slice_insert_valid;
  input [1:0]\sig_byte_cntr_reg[1]_0 ;
  input \sig_byte_cntr_reg[1]_1 ;
  input [3:0]\sig_byte_cntr_reg[1]_2 ;
  input \sig_byte_cntr_reg[0] ;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input lsig_cmd_fetch_pause;
  input \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  input \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ;
  input [7:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire FIFO_Full_reg_0;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [2:0]din;
  wire fifo_full_p1;
  wire [7:0]in;
  wire lsig_cmd_fetch_pause;
  wire [7:0]out;
  wire s_axi_aclk;
  wire \sig_byte_cntr_reg[0] ;
  wire [1:0]\sig_byte_cntr_reg[1] ;
  wire [1:0]\sig_byte_cntr_reg[1]_0 ;
  wire \sig_byte_cntr_reg[1]_1 ;
  wire [3:0]\sig_byte_cntr_reg[1]_2 ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_eop_sent_reg;
  wire \sig_strb_reg_out_reg[0] ;
  wire slice_insert_valid;

  mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[4]_0 (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .s_axi_aclk(s_axi_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .slice_insert_valid(slice_insert_valid));
  mcu_axi_mcdma_0_0_dynshreg_f__parameterized8 DYNSHREG_F_I
       (.\INFERRED_GEN.data_reg[15][0]_srl16_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.data_reg[15][0]_srl16_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .din(din),
        .in(in),
        .out(out),
        .s_axi_aclk(s_axi_aclk),
        .\sig_byte_cntr_reg[0] (\sig_byte_cntr_reg[0] ),
        .\sig_byte_cntr_reg[1] (\sig_byte_cntr_reg[1] ),
        .\sig_byte_cntr_reg[1]_0 (\sig_byte_cntr_reg[1]_0 ),
        .\sig_byte_cntr_reg[1]_1 (\sig_byte_cntr_reg[1]_1 ),
        .\sig_byte_cntr_reg[1]_2 (\sig_byte_cntr_reg[1]_2 ),
        .\sig_strb_reg_out_reg[0] (\sig_strb_reg_out_reg[0] ),
        .slice_insert_valid(slice_insert_valid));
  FDRE FIFO_Full_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module mcu_axi_mcdma_0_0_srl_fifo_rbu_f__parameterized9
   (FIFO_Full_reg_0,
    sig_push_addr_reg1_out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_xfer_calc_err_reg_reg,
    out,
    SR,
    s_axi_aclk,
    sig_data2addr_stop_req,
    sig_addr_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1] ,
    p_22_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    in);
  output FIFO_Full_reg_0;
  output sig_push_addr_reg1_out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_xfer_calc_err_reg_reg;
  output [36:0]out;
  input [0:0]SR;
  input s_axi_aclk;
  input sig_data2addr_stop_req;
  input sig_addr_reg_empty;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input p_22_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [35:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire [35:0]in;
  wire [36:0]out;
  wire p_22_out;
  wire s_axi_aclk;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_push_addr_reg1_out;
  wire sig_wr_fifo;
  wire sig_xfer_calc_err_reg_reg;

  mcu_axi_mcdma_0_0_cntr_incr_decr_addn_f__parameterized0_5 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .p_22_out(p_22_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_wr_fifo(sig_wr_fifo));
  mcu_axi_mcdma_0_0_dynshreg_f__parameterized9 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .in(in),
        .out(out),
        .p_22_out(p_22_out),
        .s_axi_aclk(s_axi_aclk),
        .sig_calc_error_reg_reg(FIFO_Full_reg_0),
        .sig_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_wr_fifo(sig_wr_fifo),
        .sig_xfer_calc_err_reg_reg(sig_xfer_calc_err_reg_reg));
  FDRE FIFO_Full_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module mcu_axi_mcdma_0_0_sync_fifo_fg
   (dout,
    empty,
    SR,
    s_axi_aclk,
    wr_en,
    Q,
    rd_en);
  output [11:0]dout;
  output empty;
  input [0:0]SR;
  input s_axi_aclk;
  input wr_en;
  input [11:0]Q;
  input rd_en;

  wire [11:0]Q;
  wire [0:0]SR;
  wire [11:0]dout;
  wire empty;
  wire rd_en;
  wire s_axi_aclk;
  wire wr_en;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_0 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_10 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_32 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_9 ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;
  wire [0:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED ;

  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "12" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "12" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  mcu_axi_mcdma_0_0_xpm_fifo_sync \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\xpm_fifo_instance.xpm_fifo_sync_inst_n_9 ),
        .data_valid(\xpm_fifo_instance.xpm_fifo_sync_inst_n_32 ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(Q),
        .dout(dout),
        .empty(empty),
        .full(\xpm_fifo_instance.xpm_fifo_sync_inst_n_0 ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(SR),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\xpm_fifo_instance.xpm_fifo_sync_inst_n_10 ),
        .wr_clk(s_axi_aclk),
        .wr_data_count({\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ,\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED [0]}),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module mcu_axi_mcdma_0_0_sync_fifo_fg__parameterized0
   (dout,
    SR,
    s_axi_aclk,
    \gwack.wr_ack_i_reg ,
    \gen_rd_b.doutb_reg_reg[13] ,
    \guf.underflow_i_reg );
  output [15:0]dout;
  input [0:0]SR;
  input s_axi_aclk;
  input \gwack.wr_ack_i_reg ;
  input [15:0]\gen_rd_b.doutb_reg_reg[13] ;
  input \guf.underflow_i_reg ;

  wire [0:0]SR;
  wire [15:0]dout;
  wire [15:0]\gen_rd_b.doutb_reg_reg[13] ;
  wire \guf.underflow_i_reg ;
  wire \gwack.wr_ack_i_reg ;
  wire s_axi_aclk;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_0 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_10 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_27 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_36 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_9 ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;
  wire [0:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED ;

  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "16" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "16" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  mcu_axi_mcdma_0_0_xpm_fifo_sync__parameterized1 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\xpm_fifo_instance.xpm_fifo_sync_inst_n_9 ),
        .data_valid(\xpm_fifo_instance.xpm_fifo_sync_inst_n_36 ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(\gen_rd_b.doutb_reg_reg[13] ),
        .dout(dout),
        .empty(\xpm_fifo_instance.xpm_fifo_sync_inst_n_27 ),
        .full(\xpm_fifo_instance.xpm_fifo_sync_inst_n_0 ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(\guf.underflow_i_reg ),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(SR),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\xpm_fifo_instance.xpm_fifo_sync_inst_n_10 ),
        .wr_clk(s_axi_aclk),
        .wr_data_count({\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ,\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED [0]}),
        .wr_en(\gwack.wr_ack_i_reg ),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module mcu_axi_mcdma_0_0_sync_fifo_fg__parameterized1
   (dout,
    empty,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    O,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[7] ,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[11] ,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[15] ,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[19] ,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[23] ,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[25] ,
    \SYNC_CLOCKS.capture_reg ,
    \gen_fwft.empty_fwft_i_reg ,
    E,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ,
    axi_mcdma_tstvec,
    tvalid_to_datamover,
    p_79_out,
    sig_slast_with_stop,
    \gen_fwft.empty_fwft_i_reg_0 ,
    s_axis_s2mm_tready,
    rst,
    s_axi_aclk,
    din,
    rd_en,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[2] ,
    out,
    tlast_del,
    byte_counter,
    capture,
    drop_tready,
    \SYNC_CLOCKS.tdest_capture2_reg[3] ,
    \SYNC_CLOCKS.tdest_capture2_reg[3]_0 ,
    D,
    s2mm_dmacr,
    p_70_out,
    p_73_out,
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.tlast_del_reg ,
    sig_stop_request,
    s_axis_s2mm_tvalid);
  output [40:0]dout;
  output empty;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  output [0:0]O;
  output [3:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[7] ;
  output [3:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[11] ;
  output [3:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[15] ;
  output [3:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[19] ;
  output [3:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[23] ;
  output [1:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[25] ;
  output \SYNC_CLOCKS.capture_reg ;
  output \gen_fwft.empty_fwft_i_reg ;
  output [0:0]E;
  output [11:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  output [15:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  output [0:0]axi_mcdma_tstvec;
  output tvalid_to_datamover;
  output p_79_out;
  output sig_slast_with_stop;
  output \gen_fwft.empty_fwft_i_reg_0 ;
  output s_axis_s2mm_tready;
  input rst;
  input s_axi_aclk;
  input [64:0]din;
  input rd_en;
  input \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[2] ;
  input out;
  input tlast_del;
  input [25:0]byte_counter;
  input capture;
  input drop_tready;
  input \SYNC_CLOCKS.tdest_capture2_reg[3] ;
  input \SYNC_CLOCKS.tdest_capture2_reg[3]_0 ;
  input [0:0]D;
  input [0:0]s2mm_dmacr;
  input p_70_out;
  input p_73_out;
  input \INCLUDE_S2MM_SOF_EOF_GENERATOR.tlast_del_reg ;
  input sig_stop_request;
  input s_axis_s2mm_tvalid;

  wire [0:0]D;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  wire [0:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.COUNT_STBS_SET/lvar_num_set ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[1]_i_2_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[2]_i_2_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[3]_i_2_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[3]_i_3_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[3]_i_4_n_0 ;
  wire [3:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[11] ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[11]_i_1_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[11]_i_1_n_1 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[11]_i_1_n_2 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[11]_i_1_n_3 ;
  wire [3:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[15] ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[15]_i_1_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[15]_i_1_n_1 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[15]_i_1_n_2 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[15]_i_1_n_3 ;
  wire [3:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[19] ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[19]_i_1_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[19]_i_1_n_1 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[19]_i_1_n_2 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[19]_i_1_n_3 ;
  wire [3:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[23] ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[23]_i_1_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[23]_i_1_n_1 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[23]_i_1_n_2 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[23]_i_1_n_3 ;
  wire [1:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[25] ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[25]_i_3_n_3 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[2] ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[3]_i_1_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[3]_i_1_n_1 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[3]_i_1_n_2 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[3]_i_1_n_3 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[3]_i_1_n_5 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[3]_i_1_n_6 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[3]_i_1_n_7 ;
  wire [3:0]\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[7] ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[7]_i_1_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[7]_i_1_n_1 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[7]_i_1_n_2 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[7]_i_1_n_3 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.tlast_del_reg ;
  wire [0:0]O;
  wire \SYNC_CLOCKS.capture_reg ;
  wire \SYNC_CLOCKS.tdest_capture2_reg[3] ;
  wire \SYNC_CLOCKS.tdest_capture2_reg[3]_0 ;
  wire [0:0]axi_mcdma_tstvec;
  wire axis_buffer_full;
  wire [25:0]byte_counter;
  wire capture;
  wire [64:0]din;
  wire [40:0]dout;
  wire drop_tready;
  wire empty;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_fwft.empty_fwft_i_reg_0 ;
  wire [11:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  wire [15:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire out;
  wire p_70_out;
  wire p_73_out;
  wire p_79_out;
  wire rd_en;
  wire rst;
  wire [0:0]s2mm_dmacr;
  wire s_axi_aclk;
  wire [7:0]s_axis_s2mm_tid_dm;
  wire s_axis_s2mm_tready;
  wire [15:0]s_axis_s2mm_tuser_dm;
  wire s_axis_s2mm_tvalid;
  wire sig_slast_with_stop;
  wire sig_stop_request;
  wire tlast_del;
  wire tvalid_to_datamover;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_2__0_n_0 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_10 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_13 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_14 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_7 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_8 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_89 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_9 ;
  wire [3:1]\NLW_INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[25]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[25]_i_3_O_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_FOR_SYNC.s_valid_i_1 
       (.I0(empty),
        .I1(\SYNC_CLOCKS.tdest_capture2_reg[3] ),
        .O(tvalid_to_datamover));
  LUT6 #(
    .INIT(64'hA000CF00A000C000)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[0]_i_1 
       (.I0(\INCLUDE_S2MM_SOF_EOF_GENERATOR.COUNT_STBS_SET/lvar_num_set ),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[3]_i_1_n_7 ),
        .I2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[2] ),
        .I3(out),
        .I4(tlast_del),
        .I5(byte_counter[0]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ));
  LUT4 #(
    .INIT(16'h0996)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[0]_i_2 
       (.I0(dout[34]),
        .I1(dout[33]),
        .I2(dout[35]),
        .I3(dout[32]),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.COUNT_STBS_SET/lvar_num_set ));
  LUT6 #(
    .INIT(64'hA000EF00A000E000)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[1]_i_1 
       (.I0(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[1]_i_2_n_0 ),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[3]_i_1_n_6 ),
        .I2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[2] ),
        .I3(out),
        .I4(tlast_del),
        .I5(byte_counter[1]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h0CA80000)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[1]_i_2 
       (.I0(dout[33]),
        .I1(dout[34]),
        .I2(dout[32]),
        .I3(dout[35]),
        .I4(tlast_del),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA000EF00A000E000)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[2]_i_1 
       (.I0(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[2]_i_2_n_0 ),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[3]_i_1_n_5 ),
        .I2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[2] ),
        .I3(out),
        .I4(tlast_del),
        .I5(byte_counter[2]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[2]_i_2 
       (.I0(tlast_del),
        .I1(dout[33]),
        .I2(dout[34]),
        .I3(dout[35]),
        .I4(dout[32]),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[3]_i_2 
       (.I0(byte_counter[2]),
        .I1(dout[32]),
        .I2(dout[35]),
        .I3(dout[33]),
        .I4(dout[34]),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h9A9A56AA)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[3]_i_3 
       (.I0(byte_counter[1]),
        .I1(dout[32]),
        .I2(dout[34]),
        .I3(dout[33]),
        .I4(dout[35]),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96A9A996)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[3]_i_4 
       (.I0(byte_counter[0]),
        .I1(dout[32]),
        .I2(dout[35]),
        .I3(dout[33]),
        .I4(dout[34]),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[3]_i_4_n_0 ));
  CARRY4 \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[11]_i_1 
       (.CI(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[7]_i_1_n_0 ),
        .CO({\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[11]_i_1_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[11]_i_1_n_1 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[11]_i_1_n_2 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[11] ),
        .S(byte_counter[11:8]));
  CARRY4 \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[15]_i_1 
       (.CI(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[11]_i_1_n_0 ),
        .CO({\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[15]_i_1_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[15]_i_1_n_1 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[15]_i_1_n_2 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[15] ),
        .S(byte_counter[15:12]));
  CARRY4 \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[19]_i_1 
       (.CI(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[15]_i_1_n_0 ),
        .CO({\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[19]_i_1_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[19]_i_1_n_1 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[19]_i_1_n_2 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[19] ),
        .S(byte_counter[19:16]));
  CARRY4 \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[23]_i_1 
       (.CI(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[19]_i_1_n_0 ),
        .CO({\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[23]_i_1_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[23]_i_1_n_1 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[23]_i_1_n_2 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[23] ),
        .S(byte_counter[23:20]));
  CARRY4 \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[25]_i_3 
       (.CI(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[23]_i_1_n_0 ),
        .CO({\NLW_INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[25]_i_3_CO_UNCONNECTED [3:1],\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[25]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[25]_i_3_O_UNCONNECTED [3:2],\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[25] }),
        .S({1'b0,1'b0,byte_counter[25:24]}));
  CARRY4 \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[3]_i_1_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[3]_i_1_n_1 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[3]_i_1_n_2 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,byte_counter[2:0]}),
        .O({O,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[3]_i_1_n_5 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[3]_i_1_n_6 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[3]_i_1_n_7 }),
        .S({byte_counter[3],\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[3]_i_2_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[3]_i_3_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter[3]_i_4_n_0 }));
  CARRY4 \INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[7]_i_1 
       (.CI(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[3]_i_1_n_0 ),
        .CO({\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[7]_i_1_n_0 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[7]_i_1_n_1 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[7]_i_1_n_2 ,\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\INCLUDE_S2MM_SOF_EOF_GENERATOR.byte_counter_reg[7] ),
        .S(byte_counter[7:4]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \INCLUDE_S2MM_SOF_EOF_GENERATOR.tlast_del_i_1 
       (.I0(out),
        .I1(\INCLUDE_S2MM_SOF_EOF_GENERATOR.tlast_del_reg ),
        .I2(empty),
        .I3(\SYNC_CLOCKS.tdest_capture2_reg[3] ),
        .I4(dout[40]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \SYNC_CLOCKS.capture_i_1 
       (.I0(capture),
        .I1(empty),
        .I2(\gen_fwft.empty_fwft_i_reg ),
        .O(\SYNC_CLOCKS.capture_reg ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \SYNC_CLOCKS.packet_dropped_i_2 
       (.I0(s2mm_dmacr),
        .I1(empty),
        .I2(drop_tready),
        .I3(\SYNC_CLOCKS.tdest_capture2_reg[3] ),
        .I4(dout[40]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm[0]_i_1 
       (.I0(dout[36]),
        .I1(p_70_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm[10]_i_1 
       (.I0(s_axis_s2mm_tid_dm[6]),
        .I1(p_70_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [10]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm[11]_i_1 
       (.I0(s_axis_s2mm_tid_dm[7]),
        .I1(p_70_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [11]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm[1]_i_1 
       (.I0(dout[37]),
        .I1(p_70_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm[2]_i_1 
       (.I0(dout[38]),
        .I1(p_70_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm[3]_i_1 
       (.I0(dout[39]),
        .I1(p_70_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [3]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm[4]_i_1 
       (.I0(s_axis_s2mm_tid_dm[0]),
        .I1(p_70_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [4]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm[5]_i_1 
       (.I0(s_axis_s2mm_tid_dm[1]),
        .I1(p_70_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [5]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm[6]_i_1 
       (.I0(s_axis_s2mm_tid_dm[2]),
        .I1(p_70_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [6]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm[7]_i_1 
       (.I0(s_axis_s2mm_tid_dm[3]),
        .I1(p_70_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [7]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm[8]_i_1 
       (.I0(s_axis_s2mm_tid_dm[4]),
        .I1(p_70_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [8]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm[9]_i_1 
       (.I0(s_axis_s2mm_tid_dm[5]),
        .I1(p_70_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [9]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm_tuser[0]_i_1 
       (.I0(s_axis_s2mm_tuser_dm[0]),
        .I1(p_73_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm_tuser[10]_i_1 
       (.I0(s_axis_s2mm_tuser_dm[10]),
        .I1(p_73_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm_tuser[11]_i_1 
       (.I0(s_axis_s2mm_tuser_dm[11]),
        .I1(p_73_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm_tuser[12]_i_1 
       (.I0(s_axis_s2mm_tuser_dm[12]),
        .I1(p_73_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm_tuser[13]_i_1 
       (.I0(s_axis_s2mm_tuser_dm[13]),
        .I1(p_73_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm_tuser[14]_i_1 
       (.I0(s_axis_s2mm_tuser_dm[14]),
        .I1(p_73_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm_tuser[15]_i_1 
       (.I0(s_axis_s2mm_tuser_dm[15]),
        .I1(p_73_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm_tuser[1]_i_1 
       (.I0(s_axis_s2mm_tuser_dm[1]),
        .I1(p_73_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm_tuser[2]_i_1 
       (.I0(s_axis_s2mm_tuser_dm[2]),
        .I1(p_73_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm_tuser[3]_i_1 
       (.I0(s_axis_s2mm_tuser_dm[3]),
        .I1(p_73_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm_tuser[4]_i_1 
       (.I0(s_axis_s2mm_tuser_dm[4]),
        .I1(p_73_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm_tuser[5]_i_1 
       (.I0(s_axis_s2mm_tuser_dm[5]),
        .I1(p_73_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm_tuser[6]_i_1 
       (.I0(s_axis_s2mm_tuser_dm[6]),
        .I1(p_73_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm_tuser[7]_i_1 
       (.I0(s_axis_s2mm_tuser_dm[7]),
        .I1(p_73_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm_tuser[8]_i_1 
       (.I0(s_axis_s2mm_tuser_dm[8]),
        .I1(p_73_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SYNC_CLOCKS.sg_side_band_s2mm_tuser[9]_i_1 
       (.I0(s_axis_s2mm_tuser_dm[9]),
        .I1(p_73_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF4000FFFF)) 
    \SYNC_CLOCKS.tdest_capture2[3]_i_1 
       (.I0(empty),
        .I1(drop_tready),
        .I2(\SYNC_CLOCKS.tdest_capture2_reg[3] ),
        .I3(dout[40]),
        .I4(\SYNC_CLOCKS.tdest_capture2_reg[3]_0 ),
        .I5(D),
        .O(\gen_fwft.empty_fwft_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \SYNC_CLOCKS.tdest_capture2[3]_i_2 
       (.I0(empty),
        .I1(capture),
        .O(\gen_fwft.empty_fwft_i_reg_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SYNC_CLOCKS.tvalid_int_i_1 
       (.I0(empty),
        .O(p_79_out));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \axi_mcdma_tstvec[3]_INST_0 
       (.I0(\SYNC_CLOCKS.tdest_capture2_reg[3] ),
        .I1(empty),
        .I2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.tlast_del_reg ),
        .I3(dout[40]),
        .O(axi_mcdma_tstvec));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT1 #(
    .INIT(2'h1)) 
    s_axis_s2mm_tready_INST_0
       (.I0(axis_buffer_full),
        .O(s_axis_s2mm_tready));
  LUT2 #(
    .INIT(4'hE)) 
    sig_last_skid_reg_i_1
       (.I0(dout[40]),
        .I1(sig_stop_request),
        .O(sig_slast_with_stop));
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "256" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "65" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "65" *) 
  (* WR_DATA_COUNT_WIDTH = "9" *) 
  (* XPM_MODULE = "TRUE" *) 
  mcu_axi_mcdma_0_0_xpm_fifo_sync__parameterized3 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\xpm_fifo_instance.xpm_fifo_sync_inst_n_13 ),
        .data_valid(\xpm_fifo_instance.xpm_fifo_sync_inst_n_89 ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout({dout[40],s_axis_s2mm_tuser_dm,s_axis_s2mm_tid_dm,dout[39:0]}),
        .empty(empty),
        .full(axis_buffer_full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\xpm_fifo_instance.xpm_fifo_sync_inst_n_14 ),
        .wr_clk(s_axi_aclk),
        .wr_data_count({\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_7 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_8 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_9 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_10 }),
        .wr_en(\xpm_fifo_instance.xpm_fifo_sync_inst_i_2__0_n_0 ),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2__0 
       (.I0(s_axis_s2mm_tvalid),
        .I1(axis_buffer_full),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_2__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module mcu_axi_mcdma_0_0_sync_fifo_fg__parameterized2
   (dout,
    empty,
    CO,
    O,
    D,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ,
    \sig_burst_dbeat_cntr_reg[0] ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_clr_dbc_reg_reg,
    sig_clr_dbc_reg_reg_0,
    E,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    SR,
    s_axi_aclk,
    wr_en,
    din,
    rd_en,
    S,
    sig_child_addr_cntr_lsh_reg,
    sig_child_qual_first_of_2,
    sig_burst_dbeat_cntr,
    sig_cmd_full0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    full,
    sig_eop_halt_xfer,
    \sig_burst_dbeat_cntr_reg[0]_0 ,
    \sig_burst_dbeat_cntr_reg[0]_1 ,
    sig_csm_pop_child_cmd);
  output [5:0]dout;
  output empty;
  output [0:0]CO;
  output [3:0]O;
  output [1:0]D;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  output \sig_burst_dbeat_cntr_reg[0] ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]sig_clr_dbc_reg_reg;
  output sig_clr_dbc_reg_reg_0;
  output [0:0]E;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input [0:0]SR;
  input s_axi_aclk;
  input wr_en;
  input [5:0]din;
  input rd_en;
  input [3:0]S;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input sig_child_qual_first_of_2;
  input sig_burst_dbeat_cntr;
  input sig_cmd_full0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input full;
  input sig_eop_halt_xfer;
  input [0:0]\sig_burst_dbeat_cntr_reg[0]_0 ;
  input \sig_burst_dbeat_cntr_reg[0]_1 ;
  input sig_csm_pop_child_cmd;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [3:0]S;
  wire [0:0]SR;
  wire [5:0]din;
  wire [5:0]dout;
  wire empty;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  wire p_2_in;
  wire rd_en;
  wire s_axi_aclk;
  wire sig_burst_dbeat_cntr;
  wire \sig_burst_dbeat_cntr_reg[0] ;
  wire [0:0]\sig_burst_dbeat_cntr_reg[0]_0 ;
  wire \sig_burst_dbeat_cntr_reg[0]_1 ;
  wire \sig_child_addr_cntr_lsh[0]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_6_n_0 ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_3 ;
  wire sig_child_qual_first_of_2;
  wire [0:0]sig_clr_dbc_reg_reg;
  wire sig_clr_dbc_reg_reg_0;
  wire sig_cmd_full0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_eop_halt_xfer;
  wire wr_en;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_11_n_0 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_10 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_11 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_27 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_7 ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h09)) 
    \sig_burst_dbeat_cntr[0]_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(sig_burst_dbeat_cntr),
        .I2(sig_cmd_full0),
        .O(\sig_burst_dbeat_cntr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_byte_cntr[1]_i_2 
       (.I0(wr_en),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .O(sig_clr_dbc_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \sig_byte_cntr[3]_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(wr_en),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_clr_dbc_reg_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_3 
       (.I0(dout[3]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_4 
       (.I0(dout[2]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_5 
       (.I0(dout[1]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_6 
       (.I0(dout[0]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_6_n_0 ));
  CARRY4 \sig_child_addr_cntr_lsh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({CO,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_1 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_2 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_child_addr_cntr_lsh[0]_i_3_n_0 ,\sig_child_addr_cntr_lsh[0]_i_4_n_0 ,\sig_child_addr_cntr_lsh[0]_i_5_n_0 ,\sig_child_addr_cntr_lsh[0]_i_6_n_0 }),
        .O(O),
        .S(S));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_s_ready_dup_i_3
       (.I0(p_2_in),
        .I1(full),
        .I2(\xpm_fifo_instance.xpm_fifo_sync_inst_i_11_n_0 ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    sig_xfer_is_seq_reg_i_1
       (.I0(dout[5]),
        .I1(sig_child_qual_first_of_2),
        .I2(dout[4]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ));
  LUT5 #(
    .INIT(32'h1FFEE001)) 
    \sig_xfer_len_reg[0]_i_1 
       (.I0(dout[0]),
        .I1(sig_child_addr_cntr_lsh_reg[0]),
        .I2(dout[1]),
        .I3(sig_child_addr_cntr_lsh_reg[1]),
        .I4(dout[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h666AAAAAAAAAAAA9)) 
    \sig_xfer_len_reg[1]_i_1 
       (.I0(dout[3]),
        .I1(sig_child_addr_cntr_lsh_reg[1]),
        .I2(sig_child_addr_cntr_lsh_reg[0]),
        .I3(dout[0]),
        .I4(dout[1]),
        .I5(dout[2]),
        .O(D[1]));
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "32" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "6" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "6" *) 
  (* WR_DATA_COUNT_WIDTH = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  mcu_axi_mcdma_0_0_xpm_fifo_sync__parameterized5 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\xpm_fifo_instance.xpm_fifo_sync_inst_n_10 ),
        .data_valid(\xpm_fifo_instance.xpm_fifo_sync_inst_n_27 ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(p_2_in),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(SR),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\xpm_fifo_instance.xpm_fifo_sync_inst_n_11 ),
        .wr_clk(s_axi_aclk),
        .wr_data_count({\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_7 }),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_11 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ),
        .I1(\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ),
        .I2(\xpm_fifo_instance.xpm_fifo_sync_inst_n_7 ),
        .I3(\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ),
        .I4(\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ),
        .I5(\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_9 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_i_11_n_0 ),
        .I1(full),
        .I2(p_2_in),
        .I3(sig_eop_halt_xfer),
        .I4(\sig_burst_dbeat_cntr_reg[0]_0 ),
        .I5(\sig_burst_dbeat_cntr_reg[0]_1 ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module mcu_axi_mcdma_0_0_sync_fifo_fg__parameterized3
   (full,
    dout,
    empty,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    D,
    SR,
    s_axi_aclk,
    E,
    din,
    rd_en,
    out,
    Q);
  output full;
  output [37:0]dout;
  output empty;
  output [2:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  output [2:0]D;
  input [0:0]SR;
  input s_axi_aclk;
  input [0:0]E;
  input [37:0]din;
  input rd_en;
  input out;
  input [2:0]Q;

  wire [2:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [37:0]din;
  wire [37:0]dout;
  wire empty;
  wire full;
  wire [2:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  wire out;
  wire rd_en;
  wire s_axi_aclk;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_12 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_13 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_61 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_7 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_8 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_9 ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0900FFFF09000000)) 
    \sig_data_reg_out[32]_i_1 
       (.I0(dout[33]),
        .I1(dout[34]),
        .I2(dout[35]),
        .I3(dout[32]),
        .I4(out),
        .I5(Q[0]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \sig_data_reg_out[33]_i_1 
       (.I0(dout[32]),
        .I1(dout[33]),
        .I2(dout[35]),
        .I3(out),
        .I4(Q[1]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [1]));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \sig_data_reg_out[34]_i_1 
       (.I0(dout[32]),
        .I1(dout[33]),
        .I2(dout[35]),
        .I3(dout[34]),
        .I4(out),
        .I5(Q[2]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [2]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    \sig_data_skid_reg[32]_i_1 
       (.I0(dout[35]),
        .I1(dout[32]),
        .I2(dout[34]),
        .I3(dout[33]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \sig_data_skid_reg[33]_i_1 
       (.I0(dout[33]),
        .I1(dout[32]),
        .I2(dout[35]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sig_data_skid_reg[34]_i_1 
       (.I0(dout[35]),
        .I1(dout[34]),
        .I2(dout[33]),
        .I3(dout[32]),
        .O(D[2]));
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "38" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "38" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* XPM_MODULE = "TRUE" *) 
  mcu_axi_mcdma_0_0_xpm_fifo_sync__parameterized7 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\xpm_fifo_instance.xpm_fifo_sync_inst_n_12 ),
        .data_valid(\xpm_fifo_instance.xpm_fifo_sync_inst_n_61 ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(SR),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\xpm_fifo_instance.xpm_fifo_sync_inst_n_13 ),
        .wr_clk(s_axi_aclk),
        .wr_data_count({\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_7 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_8 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_9 }),
        .wr_en(E),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized0
   (\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ,
    clr_full,
    rst,
    almost_full,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_2 ,
    ram_wr_en_pf,
    Q,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  input clr_full;
  input rst;
  input almost_full;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_2 ;
  input ram_wr_en_pf;
  input [3:0]Q;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [3:0]Q;
  wire almost_full;
  wire clr_full;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_2 ;
  wire ram_wr_en_pf;
  wire rst;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(\count_value_i_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00FF00FE000000AA)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_n_0 ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I3(clr_full),
        .I4(rst),
        .I5(almost_full),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_2 ),
        .I1(ram_wr_en_pf),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\count_value_i_reg_n_0_[3] ),
        .I3(Q[3]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(Q[1]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized0_30
   (\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ,
    clr_full,
    rst,
    almost_full,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_2 ,
    ram_wr_en_pf,
    Q,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  input clr_full;
  input rst;
  input almost_full;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_2 ;
  input ram_wr_en_pf;
  input [3:0]Q;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [3:0]Q;
  wire almost_full;
  wire clr_full;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_2 ;
  wire ram_wr_en_pf;
  wire rst;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(\count_value_i_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00FF00FE000000AA)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_n_0 ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I3(clr_full),
        .I4(rst),
        .I5(almost_full),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_2 ),
        .I1(ram_wr_en_pf),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\count_value_i_reg_n_0_[3] ),
        .I3(Q[3]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(Q[1]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized1
   (DI,
    count_value_i,
    Q,
    \count_value_i_reg[0]_0 ,
    ram_empty_i,
    rd_en,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [0:0]DI;
  output [1:0]count_value_i;
  input [0:0]Q;
  input [1:0]\count_value_i_reg[0]_0 ;
  input ram_empty_i;
  input rd_en;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]DI;
  wire [0:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h1221221110212021)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[0]_1 ),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(ram_empty_i),
        .I4(rd_en),
        .I5(\count_value_i_reg[0]_0 [0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h22222022)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\count_value_i_reg[0]_1 ),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[0]_0 [0]),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBDF5BDFD420A4202)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(ram_empty_i),
        .I3(rd_en),
        .I4(\count_value_i_reg[0]_0 [0]),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[3]_i_4 
       (.I0(count_value_i[0]),
        .I1(Q),
        .O(DI));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized10
   (\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    D,
    \count_value_i_reg[4]_0 ,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[1]_1 ,
    ram_rd_en_pf,
    S,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[2]_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    going_full1,
    clr_full,
    rst,
    almost_full,
    Q,
    p_15_in,
    write_allow,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_2 ,
    \count_value_i_reg[5]_0 ,
    rd_en,
    ram_empty_i,
    count_value_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  output [0:0]D;
  output [4:0]\count_value_i_reg[4]_0 ;
  output \count_value_i_reg[0]_0 ;
  output [1:0]\count_value_i_reg[1]_0 ;
  output \count_value_i_reg[1]_1 ;
  output ram_rd_en_pf;
  output [1:0]S;
  output \count_value_i_reg[3]_0 ;
  output [2:0]\count_value_i_reg[2]_0 ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input going_full1;
  input clr_full;
  input rst;
  input almost_full;
  input [5:0]Q;
  input p_15_in;
  input write_allow;
  input [4:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  input ram_wr_en_pf;
  input [2:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_2 ;
  input [1:0]\count_value_i_reg[5]_0 ;
  input rd_en;
  input ram_empty_i;
  input [1:0]count_value_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]D;
  wire [5:0]Q;
  wire [1:0]S;
  wire almost_full;
  wire clr_full;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_2__0_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[1]_1 ;
  wire [2:0]\count_value_i_reg[2]_0 ;
  wire \count_value_i_reg[3]_0 ;
  wire [4:0]\count_value_i_reg[4]_0 ;
  wire [1:0]\count_value_i_reg[5]_0 ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire [2:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  wire [4:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] ;
  wire going_full1;
  wire p_15_in;
  wire ram_empty_i;
  wire ram_rd_en_pf;
  wire ram_wr_en_pf;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire write_allow;

  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h04FB)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[5]_0 [1]),
        .I2(\count_value_i_reg[5]_0 [0]),
        .I3(\count_value_i_reg[4]_0 [0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[5]_0 [0]),
        .I1(\count_value_i_reg[5]_0 [1]),
        .I2(rd_en),
        .I3(\count_value_i_reg[4]_0 [0]),
        .I4(\count_value_i_reg[4]_0 [1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(\count_value_i_reg[4]_0 [2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(\count_value_i_reg[4]_0 [1]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [2]),
        .I3(\count_value_i_reg[4]_0 [3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(\count_value_i_reg[4]_0 [3]),
        .I4(\count_value_i_reg[4]_0 [4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(\count_value_i_reg[4]_0 [3]),
        .I1(\count_value_i[5]_i_2__0_n_0 ),
        .I2(\count_value_i_reg[4]_0 [2]),
        .I3(\count_value_i_reg[4]_0 [4]),
        .I4(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA8A00000000)) 
    \count_value_i[5]_i_2__0 
       (.I0(\count_value_i_reg[4]_0 [1]),
        .I1(\count_value_i_reg[5]_0 [0]),
        .I2(\count_value_i_reg[5]_0 [1]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[4]_0 [0]),
        .O(\count_value_i[5]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(\count_value_i_reg[4]_0 [0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(\count_value_i_reg[4]_0 [1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg[4]_0 [2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(\count_value_i_reg[4]_0 [3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(\count_value_i_reg[4]_0 [4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(\count_value_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFF00BF000000AA)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_n_0 ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I2(going_full1),
        .I3(clr_full),
        .I4(rst),
        .I5(almost_full),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  LUT6 #(
    .INIT(64'h2000002000000000)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 
       (.I0(ram_wr_en_pf),
        .I1(ram_rd_en_pf),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ),
        .I3(\count_value_i_reg[4]_0 [2]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 [2]),
        .I5(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_2 ),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4 
       (.I0(\count_value_i_reg[4]_0 [1]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 [1]),
        .I2(\count_value_i_reg[4]_0 [0]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 [0]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_1 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[4]_0 [2]),
        .I2(\count_value_i_reg[0]_0 ),
        .I3(\count_value_i_reg[4]_0 [3]),
        .I4(Q[3]),
        .O(D));
  LUT6 #(
    .INIT(64'hF7510000FFFFF751)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_2 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(p_15_in),
        .I2(write_allow),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\count_value_i_reg[4]_0 [1]),
        .O(\count_value_i_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_1 
       (.I0(\count_value_i_reg[1]_1 ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] [2]),
        .I2(\count_value_i_reg[4]_0 [2]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] [1]),
        .I4(\count_value_i_reg[4]_0 [1]),
        .O(\count_value_i_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'h0BF4BF4040BF0BF4)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_1 
       (.I0(\count_value_i_reg[4]_0 [1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] [1]),
        .I2(\count_value_i_reg[1]_1 ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] [2]),
        .I5(\count_value_i_reg[4]_0 [2]),
        .O(\count_value_i_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'h0090000090999090)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[5]_i_3 
       (.I0(\count_value_i_reg[4]_0 [1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] [1]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] [0]),
        .I3(ram_rd_en_pf),
        .I4(ram_wr_en_pf),
        .I5(\count_value_i_reg[4]_0 [0]),
        .O(\count_value_i_reg[1]_1 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[5]_i_5 
       (.I0(\count_value_i_reg[4]_0 [3]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] [3]),
        .I2(\count_value_i_reg[4]_0 [4]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] [4]),
        .O(\count_value_i_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h00FB)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[5]_0 [0]),
        .I1(\count_value_i_reg[5]_0 [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(ram_rd_en_pf));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[3]_i_5 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(Q[2]),
        .I2(\count_value_i_reg[4]_0 [3]),
        .I3(Q[3]),
        .O(\count_value_i_reg[2]_0 [2]));
  LUT5 #(
    .INIT(32'hD22D2DD2)) 
    \gwdc.wr_data_count_i[3]_i_7 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(count_value_i[0]),
        .I2(count_value_i[1]),
        .I3(\count_value_i_reg[4]_0 [1]),
        .I4(Q[1]),
        .O(\count_value_i_reg[2]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[3]_i_8 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(count_value_i[0]),
        .I2(Q[0]),
        .O(\count_value_i_reg[2]_0 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[5]_i_3 
       (.I0(\count_value_i_reg[4]_0 [4]),
        .I1(Q[4]),
        .I2(\count_value_i_reg_n_0_[5] ),
        .I3(Q[5]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[5]_i_4 
       (.I0(\count_value_i_reg[4]_0 [3]),
        .I1(Q[3]),
        .I2(\count_value_i_reg[4]_0 [4]),
        .I3(Q[4]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized10_7
   (D,
    Q,
    ram_empty_i0,
    \count_value_i_reg[0]_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ,
    ram_rd_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ,
    ram_wr_en_pf,
    read_only,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] ,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    wr_en,
    \count_value_i_reg[5]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    DI,
    \grdc.rd_data_count_i_reg[3] ,
    S,
    count_value_i,
    going_full1,
    clr_full,
    wr_clk);
  output [3:0]D;
  output [5:0]Q;
  output ram_empty_i0;
  output [5:0]\count_value_i_reg[0]_0 ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [4:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ;
  input ram_rd_en_pf;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ;
  input ram_wr_en_pf;
  input read_only;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] ;
  input ram_empty_i;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input wr_en;
  input [0:0]\count_value_i_reg[5]_0 ;
  input rst_d1;
  input [1:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [0:0]DI;
  input [2:0]\grdc.rd_data_count_i_reg[3] ;
  input [1:0]S;
  input [0:0]count_value_i;
  input going_full1;
  input clr_full;
  input wr_clk;

  wire [3:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [1:0]S;
  wire clr_full;
  wire [0:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[5]_i_2_n_0 ;
  wire [5:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[5]_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [4:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [1:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] ;
  wire going_full1;
  wire [2:0]\grdc.rd_data_count_i_reg[3] ;
  wire \gwdc.wr_data_count_i[3]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[5]_i_1_n_3 ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_wr_en_pf;
  wire read_only;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [3:1]\NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[5]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[5]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ),
        .I3(\count_value_i_reg[5]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h000000002222FAAA)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ),
        .I1(leaving_empty0),
        .I2(ram_wr_en_pf),
        .I3(going_full1),
        .I4(ram_rd_en_pf),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I1(Q[2]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .I3(Q[4]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [4]),
        .O(leaving_empty0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [3]),
        .I2(Q[1]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [0]),
        .I5(Q[0]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2222FAAA2222AAAA)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(ram_empty_i),
        .I1(leaving_empty0),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I4(ram_wr_en_pf),
        .I5(ram_rd_en_pf),
        .O(ram_empty_i0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [1]),
        .I2(Q[0]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_0 [0]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6966666669666966)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[0]_i_1 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ),
        .I3(ram_rd_en_pf),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ),
        .I5(ram_wr_en_pf),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1 
       (.I0(Q[0]),
        .I1(read_only),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [0]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBB2B2B2244D4D4DD)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(read_only),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4D44DD4DB2BB22B2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_1 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .I4(Q[2]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_3_n_0 ),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_3 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_2 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [3]),
        .O(\gwdc.wr_data_count_i[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_3 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .O(\gwdc.wr_data_count_i[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gwdc.wr_data_count_i[3]_i_6 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .I2(count_value_i),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .I4(Q[2]),
        .O(\gwdc.wr_data_count_i[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_2 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [4]),
        .O(\gwdc.wr_data_count_i[5]_i_2_n_0 ));
  CARRY4 \gwdc.wr_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gwdc.wr_data_count_i[3]_i_2_n_0 ,\gwdc.wr_data_count_i[3]_i_3_n_0 ,DI,Q[0]}),
        .O(\count_value_i_reg[0]_0 [3:0]),
        .S({\grdc.rd_data_count_i_reg[3] [2],\gwdc.wr_data_count_i[3]_i_6_n_0 ,\grdc.rd_data_count_i_reg[3] [1:0]}));
  CARRY4 \gwdc.wr_data_count_i_reg[5]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED [3:1],\gwdc.wr_data_count_i_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gwdc.wr_data_count_i[5]_i_2_n_0 }),
        .O({\NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED [3:2],\count_value_i_reg[0]_0 [5:4]}),
        .S({1'b0,1'b0,S}));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized11
   (\count_value_i_reg[3]_0 ,
    \count_value_i_reg[1]_0 ,
    Q,
    \count_value_i_reg[1]_1 ,
    rd_en,
    \count_value_i_reg[0]_0 ,
    ram_rd_en_pf,
    wr_clk);
  output \count_value_i_reg[3]_0 ;
  output [1:0]\count_value_i_reg[1]_0 ;
  input [2:0]Q;
  input [1:0]\count_value_i_reg[1]_1 ;
  input rd_en;
  input [0:0]\count_value_i_reg[0]_0 ;
  input ram_rd_en_pf;
  input wr_clk;

  wire [2:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[1]_1 ;
  wire \count_value_i_reg[3]_0 ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire ram_rd_en_pf;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h04FB)) 
    \count_value_i[0]_i_1__3 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_1 [1]),
        .I2(\count_value_i_reg[1]_1 [0]),
        .I3(\count_value_i_reg[1]_0 [0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \count_value_i[1]_i_1__3 
       (.I0(\count_value_i_reg[1]_1 [0]),
        .I1(\count_value_i_reg[1]_1 [1]),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_0 [0]),
        .I4(\count_value_i_reg[1]_0 [1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(\count_value_i_reg[1]_0 [0]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(\count_value_i_reg[1]_0 [0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(\count_value_i_reg[1]_0 [1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(Q[1]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(Q[2]),
        .I4(\count_value_i_reg_n_0_[2] ),
        .I5(Q[0]),
        .O(\count_value_i_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized11_8
   (D,
    Q,
    \count_value_i_reg[3]_0 ,
    going_full1,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    ram_wr_en_pf,
    ram_rd_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output [2:0]D;
  output [4:0]Q;
  output \count_value_i_reg[3]_0 ;
  output going_full1;
  input [4:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input ram_wr_en_pf;
  input ram_rd_en_pf;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [2:0]D;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[3]_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire [4:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[5]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]_0 ;
  wire going_full1;
  wire ram_rd_en_pf;
  wire ram_wr_en_pf;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .I1(Q[4]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [4]),
        .I3(Q[3]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [3]),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [2]),
        .I2(Q[1]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [1]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [0]),
        .I5(Q[0]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[1]_i_1 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [0]),
        .I2(ram_wr_en_pf),
        .I3(ram_rd_en_pf),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hDF4520BA20BADF45)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[2]_i_1 
       (.I0(Q[0]),
        .I1(ram_rd_en_pf),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [0]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [1]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h455D5DDFBAA2A220)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[5]_i_1 
       (.I0(\count_value_i_reg[3]_0 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [2]),
        .I2(Q[2]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[5]_i_4_n_0 ),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[5]_i_2 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [3]),
        .O(\count_value_i_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[5]_i_4 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[5]_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized13
   (d_out_reg,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    wr_en,
    rst_d1,
    Q,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ,
    wr_clk);
  output d_out_reg;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input wr_en;
  input rst_d1;
  input [0:0]Q;
  input \count_value_i_reg[6]_0 ;
  input [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ;
  input wr_clk;

  wire [0:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[6] ;
  wire d_out_reg;
  wire [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(\count_value_i_reg_n_0_[4] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i[6]_i_2__1_n_0 ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2__1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(\count_value_i_reg_n_0_[0] ),
        .I5(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(Q));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .S(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[6] ),
        .R(Q));
  LUT5 #(
    .INIT(32'h00000008)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ),
        .O(d_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [2]),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [1]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [0]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [4]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [6]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [3]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [5]),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized14
   (DI,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    E,
    \count_value_i_reg[6]_0 ,
    \count_value_i_reg[2]_0 ,
    D,
    \count_value_i_reg[2]_1 ,
    \count_value_i_reg[4]_0 ,
    \count_value_i_reg[2]_2 ,
    \count_value_i_reg[5]_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    ram_wr_en_pf,
    \count_value_i_reg[7]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    \grdc.rd_data_count_i_reg[7] ,
    S,
    \gwdc.wr_data_count_i_reg[3] ,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output [0:0]DI;
  output [7:0]Q;
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output [0:0]E;
  output \count_value_i_reg[6]_0 ;
  output \count_value_i_reg[2]_0 ;
  output [6:0]D;
  output [1:0]\count_value_i_reg[2]_1 ;
  output [1:0]\count_value_i_reg[4]_0 ;
  output [1:0]\count_value_i_reg[2]_2 ;
  output [2:0]\count_value_i_reg[5]_0 ;
  input [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input ram_wr_en_pf;
  input [1:0]\count_value_i_reg[7]_0 ;
  input rd_en;
  input ram_empty_i;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input [6:0]\grdc.rd_data_count_i_reg[7] ;
  input [0:0]S;
  input [0:0]\gwdc.wr_data_count_i_reg[3] ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [6:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]S;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire \count_value_i[5]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_2__3_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire [1:0]\count_value_i_reg[2]_1 ;
  wire [1:0]\count_value_i_reg[2]_2 ;
  wire [1:0]\count_value_i_reg[4]_0 ;
  wire [2:0]\count_value_i_reg[5]_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire [1:0]\count_value_i_reg[7]_0 ;
  wire [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_7_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_8_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_3 ;
  wire [6:0]\grdc.rd_data_count_i_reg[7] ;
  wire [0:0]\gwdc.wr_data_count_i_reg[3] ;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire wr_clk;
  wire [3:2]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[7]_0 [0]),
        .I2(\count_value_i_reg[7]_0 [1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h66666A66)) 
    \count_value_i[1]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[7]_0 [1]),
        .I4(\count_value_i_reg[7]_0 [0]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[0]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I4(Q[1]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1__3 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \count_value_i[5]_i_1__3 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__3_n_0 ),
        .I4(Q[3]),
        .O(\count_value_i[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__3 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2__3_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\count_value_i[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDDFFFFFFFF)) 
    \count_value_i[6]_i_2__3 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\count_value_i_reg[7]_0 [1]),
        .I4(\count_value_i_reg[7]_0 [0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[7]_i_2__0_n_0 ),
        .I3(Q[6]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \count_value_i[7]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[7]_0 [1]),
        .I3(\count_value_i_reg[7]_0 [0]),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  LUT4 #(
    .INIT(16'hFFF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [6]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .O(\count_value_i_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .I2(\grdc.rd_data_count_i_reg[7] [6]),
        .I3(Q[6]),
        .I4(\grdc.rd_data_count_i_reg[7] [5]),
        .I5(Q[5]),
        .O(\count_value_i_reg[2]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2 
       (.I0(Q[3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3 
       (.I0(Q[2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4 
       (.I0(Q[1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5 
       (.I0(Q[0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_7 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_8 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2 
       (.I0(Q[5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3 
       (.I0(Q[4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4 
       (.I0(Q[6]),
        .I1(\grdc.rd_data_count_i_reg[7] [6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[7] [5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3 }),
        .CYINIT(\grdc.rd_data_count_i_reg[7] [0]),
        .DI({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5_n_0 }),
        .O(D[3:0]),
        .S({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_7_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_8_n_0 ,S}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0 ),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_CO_UNCONNECTED [3:2],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3_n_0 }),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_O_UNCONNECTED [3],D[6:4]}),
        .S({1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6_n_0 }));
  LUT4 #(
    .INIT(16'hD444)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(ram_wr_en_pf),
        .O(DI));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_5 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [2]),
        .I2(Q[3]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .O(\count_value_i_reg[2]_1 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_6 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [1]),
        .I2(Q[2]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [2]),
        .O(\count_value_i_reg[2]_1 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_5 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [4]),
        .I2(Q[5]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [5]),
        .O(\count_value_i_reg[4]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_6 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .I2(Q[4]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [4]),
        .O(\count_value_i_reg[4]_0 [0]));
  LUT4 #(
    .INIT(16'h00FB)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[7]_0 [0]),
        .I1(\count_value_i_reg[7]_0 [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[3]_i_5 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .I2(Q[3]),
        .I3(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\count_value_i_reg[2]_2 [1]));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gwdc.wr_data_count_i[3]_i_6 
       (.I0(\gwdc.wr_data_count_i_reg[3] ),
        .I1(Q[1]),
        .I2(\grdc.rd_data_count_i_reg[7] [1]),
        .I3(Q[2]),
        .I4(\grdc.rd_data_count_i_reg[7] [2]),
        .O(\count_value_i_reg[2]_2 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_6 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[7] [5]),
        .I2(Q[6]),
        .I3(\grdc.rd_data_count_i_reg[7] [6]),
        .O(\count_value_i_reg[5]_0 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_7 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .I2(Q[5]),
        .I3(\grdc.rd_data_count_i_reg[7] [5]),
        .O(\count_value_i_reg[5]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_8 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .I2(Q[4]),
        .I3(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\count_value_i_reg[5]_0 [0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized14_11
   (ram_empty_i0,
    \count_value_i_reg[0]_0 ,
    Q,
    D,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    ram_wr_en_pf,
    wr_en,
    rst_d1,
    \count_value_i_reg[7]_0 ,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.ram_empty_i_reg_1 ,
    \grdc.rd_data_count_i_reg[7] ,
    \gwdc.wr_data_count_i_reg[3] ,
    DI,
    S,
    \grdc.rd_data_count_i_reg[7]_0 ,
    wr_clk);
  output ram_empty_i0;
  output \count_value_i_reg[0]_0 ;
  output [6:0]Q;
  output [7:0]D;
  input ram_empty_i;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input ram_wr_en_pf;
  input wr_en;
  input rst_d1;
  input [0:0]\count_value_i_reg[7]_0 ;
  input \count_value_i_reg[6]_0 ;
  input \gen_pntr_flags_cc.ram_empty_i_reg_1 ;
  input [7:0]\grdc.rd_data_count_i_reg[7] ;
  input [0:0]\gwdc.wr_data_count_i_reg[3] ;
  input [0:0]DI;
  input [3:0]S;
  input [2:0]\grdc.rd_data_count_i_reg[7]_0 ;
  input wr_clk;

  wire [7:0]D;
  wire [0:0]DI;
  wire [6:0]Q;
  wire [3:0]S;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[7]_i_2_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire [0:0]\count_value_i_reg[7]_0 ;
  wire \count_value_i_reg_n_0_[7] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_1 ;
  wire [7:0]\grdc.rd_data_count_i_reg[7] ;
  wire [2:0]\grdc.rd_data_count_i_reg[7]_0 ;
  wire \gwdc.wr_data_count_i[3]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire [0:0]\gwdc.wr_data_count_i_reg[3] ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [3:3]\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(\count_value_i_reg[7]_0 ),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count_value_i[7]_i_1 
       (.I0(\count_value_i_reg_n_0_[7] ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\count_value_i[7]_i_2_n_0 ),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\count_value_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \count_value_i[7]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .O(\count_value_i[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[7] ),
        .R(\count_value_i_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg_1 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ),
        .I4(\grdc.rd_data_count_i_reg[7] [0]),
        .I5(Q[0]),
        .O(\count_value_i_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8888CCCF)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\count_value_i_reg[0]_0 ),
        .I1(ram_empty_i),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .I4(ram_wr_en_pf),
        .O(ram_empty_i0));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[3]_i_2 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .O(\gwdc.wr_data_count_i[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \gwdc.wr_data_count_i[3]_i_3 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .I2(\gwdc.wr_data_count_i_reg[3] ),
        .O(\gwdc.wr_data_count_i[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[7] [5]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[6]),
        .I1(\grdc.rd_data_count_i_reg[7] [6]),
        .I2(\grdc.rd_data_count_i_reg[7] [7]),
        .I3(\count_value_i_reg_n_0_[7] ),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  CARRY4 \gwdc.wr_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gwdc.wr_data_count_i[3]_i_2_n_0 ,\gwdc.wr_data_count_i[3]_i_3_n_0 ,DI,Q[0]}),
        .O(D[3:0]),
        .S(S));
  CARRY4 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED [3],\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 }),
        .O(D[7:4]),
        .S({\gwdc.wr_data_count_i[7]_i_5_n_0 ,\grdc.rd_data_count_i_reg[7]_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized15
   (\count_value_i_reg[1]_0 ,
    \count_value_i_reg[2]_0 ,
    ram_empty_i,
    rd_en,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_i_2_0 ,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output \count_value_i_reg[1]_0 ;
  input \count_value_i_reg[2]_0 ;
  input ram_empty_i;
  input rd_en;
  input [1:0]Q;
  input [6:0]\gen_pntr_flags_cc.ram_empty_i_i_2_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[6] ;
  wire [6:0]\gen_pntr_flags_cc.ram_empty_i_i_2_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(rd_en),
        .I4(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg[2]_0 ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg[2]_0 ),
        .I4(\count_value_i_reg_n_0_[0] ),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(\count_value_i_reg_n_0_[4] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i[6]_i_2__2_n_0 ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDDFFFFFFFF)) 
    \count_value_i[6]_i_2__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[6] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [1]),
        .I4(\count_value_i_reg_n_0_[2] ),
        .I5(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [2]),
        .O(\count_value_i_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [5]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [6]),
        .I3(\count_value_i_reg_n_0_[6] ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [3]),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [4]),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [0]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized15_12
   (Q,
    \count_value_i_reg[2]_0 ,
    D,
    wr_en,
    rst_d1,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] ,
    DI,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ,
    ram_wr_en_pf,
    wr_clk);
  output [6:0]Q;
  output \count_value_i_reg[2]_0 ;
  output [6:0]D;
  input wr_en;
  input rst_d1;
  input [0:0]\count_value_i_reg[0]_0 ;
  input \count_value_i_reg[6]_0 ;
  input [6:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] ;
  input [0:0]DI;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ;
  input ram_wr_en_pf;
  input wr_clk;

  wire [6:0]D;
  wire [0:0]DI;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4_n_0 ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3 ;
  wire [6:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_3 ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [3:2]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__0_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2__0 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(\count_value_i_reg[0]_0 ),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [2]),
        .I2(Q[1]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [1]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [0]),
        .I5(Q[0]),
        .O(\count_value_i_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7F0780F880F87F07)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ),
        .I2(Q[0]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [0]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4 
       (.I0(Q[5]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [5]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [6]),
        .I3(Q[6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4_n_0 ));
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ,DI,1'b0}),
        .O(D[3:0]),
        .S({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0 }));
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0 ),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_CO_UNCONNECTED [3:2],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3_n_0 }),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_O_UNCONNECTED [3],D[6:4]}),
        .S({1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized1_19
   (D,
    count_value_i,
    ram_empty_i,
    Q,
    rd_en,
    \gwdc.wr_data_count_i_reg[0] ,
    \gwdc.wr_data_count_i_reg[0]_0 ,
    \gen_fwft.count_rst ,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output [0:0]D;
  output [1:0]count_value_i;
  input ram_empty_i;
  input [1:0]Q;
  input rd_en;
  input [0:0]\gwdc.wr_data_count_i_reg[0] ;
  input [0:0]\gwdc.wr_data_count_i_reg[0]_0 ;
  input \gen_fwft.count_rst ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [0:0]D;
  wire [1:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \gen_fwft.count_rst ;
  wire [0:0]\gwdc.wr_data_count_i_reg[0] ;
  wire [0:0]\gwdc.wr_data_count_i_reg[0]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h0609060A0A050005)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(rd_en),
        .I2(\count_value_i_reg[0]_0 ),
        .I3(ram_empty_i),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000995A)) 
    \count_value_i[1]_i_1 
       (.I0(count_value_i[1]),
        .I1(\count_value_i[1]_i_2_n_0 ),
        .I2(\count_value_i[1]_i_3_n_0 ),
        .I3(count_value_i[0]),
        .I4(\gen_fwft.count_rst ),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hEAEE)) 
    \count_value_i[1]_i_2 
       (.I0(ram_empty_i),
        .I1(Q[1]),
        .I2(rd_en),
        .I3(Q[0]),
        .O(\count_value_i[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \count_value_i[1]_i_3 
       (.I0(ram_empty_i),
        .I1(Q[1]),
        .I2(rd_en),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(\gwdc.wr_data_count_i_reg[0] ),
        .I2(\gwdc.wr_data_count_i_reg[0]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized1_24
   (D,
    count_value_i,
    ram_empty_i,
    Q,
    rd_en,
    \gwdc.wr_data_count_i_reg[0] ,
    \gwdc.wr_data_count_i_reg[0]_0 ,
    \gen_fwft.count_rst ,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output [0:0]D;
  output [1:0]count_value_i;
  input ram_empty_i;
  input [1:0]Q;
  input rd_en;
  input [0:0]\gwdc.wr_data_count_i_reg[0] ;
  input [0:0]\gwdc.wr_data_count_i_reg[0]_0 ;
  input \gen_fwft.count_rst ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [0:0]D;
  wire [1:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \gen_fwft.count_rst ;
  wire [0:0]\gwdc.wr_data_count_i_reg[0] ;
  wire [0:0]\gwdc.wr_data_count_i_reg[0]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h0609060A0A050005)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(rd_en),
        .I2(\count_value_i_reg[0]_0 ),
        .I3(ram_empty_i),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000995A)) 
    \count_value_i[1]_i_1 
       (.I0(count_value_i[1]),
        .I1(\count_value_i[1]_i_2_n_0 ),
        .I2(\count_value_i[1]_i_3_n_0 ),
        .I3(count_value_i[0]),
        .I4(\gen_fwft.count_rst ),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hEAEE)) 
    \count_value_i[1]_i_2 
       (.I0(ram_empty_i),
        .I1(Q[1]),
        .I2(rd_en),
        .I3(Q[0]),
        .O(\count_value_i[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \count_value_i[1]_i_3 
       (.I0(ram_empty_i),
        .I1(Q[1]),
        .I2(rd_en),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(\gwdc.wr_data_count_i_reg[0] ),
        .I2(\gwdc.wr_data_count_i_reg[0]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized1_33
   (S,
    DI,
    \count_value_i_reg[1]_0 ,
    Q,
    \gwdc.wr_data_count_i_reg[3] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [1:0]S;
  output [0:0]DI;
  output [0:0]\count_value_i_reg[1]_0 ;
  input [1:0]Q;
  input [1:0]\gwdc.wr_data_count_i_reg[3] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire [1:0]\gwdc.wr_data_count_i_reg[3] ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h000000005A88A655)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[0]_1 ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A8AA)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[0]_1 ),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[1]_0 ),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg[1]_0 ),
        .R(1'b0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[3]_i_4 
       (.I0(count_value_i),
        .I1(Q[0]),
        .O(DI));
  LUT4 #(
    .INIT(16'h9669)) 
    \gwdc.wr_data_count_i[3]_i_7 
       (.I0(DI),
        .I1(Q[1]),
        .I2(\count_value_i_reg[1]_0 ),
        .I3(\gwdc.wr_data_count_i_reg[3] [1]),
        .O(S[1]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[3]_i_8 
       (.I0(count_value_i),
        .I1(Q[0]),
        .I2(\gwdc.wr_data_count_i_reg[3] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized1_9
   (S,
    DI,
    \count_value_i_reg[1]_0 ,
    Q,
    \gwdc.wr_data_count_i_reg[3] ,
    \count_value_i_reg[1]_1 ,
    ram_empty_i,
    \count_value_i_reg[1]_2 ,
    rd_en,
    wr_clk);
  output [1:0]S;
  output [0:0]DI;
  output [0:0]\count_value_i_reg[1]_0 ;
  input [1:0]Q;
  input [1:0]\gwdc.wr_data_count_i_reg[3] ;
  input [0:0]\count_value_i_reg[1]_1 ;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[1]_2 ;
  input rd_en;
  input wr_clk;

  wire [0:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire [0:0]\count_value_i_reg[1]_1 ;
  wire [1:0]\count_value_i_reg[1]_2 ;
  wire [1:0]\gwdc.wr_data_count_i_reg[3] ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h0609060A0A050005)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_1 ),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[1]_2 [0]),
        .I5(\count_value_i_reg[1]_2 [1]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h22222202)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\count_value_i_reg[1]_1 ),
        .I2(ram_empty_i),
        .I3(\count_value_i_reg[1]_2 [0]),
        .I4(\count_value_i_reg[1]_2 [1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i),
        .I1(\count_value_i_reg[1]_2 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_2 [1]),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[1]_0 ),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg[1]_0 ),
        .R(1'b0));
  (* HLUTNM = "lutpair1" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[3]_i_4 
       (.I0(count_value_i),
        .I1(\gwdc.wr_data_count_i_reg[3] [0]),
        .O(DI));
  LUT4 #(
    .INIT(16'h9669)) 
    \gwdc.wr_data_count_i[3]_i_7 
       (.I0(DI),
        .I1(Q[1]),
        .I2(\gwdc.wr_data_count_i_reg[3] [1]),
        .I3(\count_value_i_reg[1]_0 ),
        .O(S[1]));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[3]_i_8 
       (.I0(count_value_i),
        .I1(\gwdc.wr_data_count_i_reg[3] [0]),
        .I2(Q[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized2
   (D,
    Q,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[2]_0 ,
    E,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[0]_1 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ,
    read_only,
    ram_empty_i,
    \count_value_i_reg[4]_0 ,
    rd_en,
    count_value_i,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ,
    clr_full,
    \count_value_i_reg[0]_2 ,
    wr_clk);
  output [2:0]D;
  output [4:0]Q;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  output [0:0]\count_value_i_reg[1]_0 ;
  output \count_value_i_reg[2]_0 ;
  output [0:0]E;
  output [0:0]\count_value_i_reg[0]_0 ;
  output \count_value_i_reg[0]_1 ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [3:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input ram_wr_en_pf;
  input [2:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ;
  input read_only;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[4]_0 ;
  input rd_en;
  input [1:0]count_value_i;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  input clr_full;
  input [0:0]\count_value_i_reg[0]_2 ;
  input wr_clk;

  wire [2:0]D;
  wire [0:0]E;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [4:0]Q;
  wire clr_full;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[0]_1 ;
  wire [0:0]\count_value_i_reg[0]_2 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire [1:0]\count_value_i_reg[4]_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [3:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  wire [2:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire read_only;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h04FB)) 
    \count_value_i[0]_i_1__2 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(rd_en),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h66666A66)) 
    \count_value_i[1]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[4]_0 [1]),
        .I4(\count_value_i_reg[4]_0 [0]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[1]),
        .I1(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(Q[0]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h00000000FFCC4040)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\count_value_i_reg[0]_1 ),
        .I1(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [0]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [3]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .O(\count_value_i_reg[0]_1 ));
  LUT4 #(
    .INIT(16'hFF04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(rd_en),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(\count_value_i_reg[4]_0 [0]),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .I2(Q[2]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA6A665A665A66565)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_1 
       (.I0(\count_value_i_reg[2]_0 ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] [1]),
        .I2(Q[1]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] [0]),
        .I4(Q[0]),
        .I5(read_only),
        .O(\count_value_i_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] [2]),
        .O(\count_value_i_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h6999999966666999)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[2]_i_1 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .I2(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I3(ram_wr_en_pf),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [0]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h963CC396)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2BD4FF0000FF2BD4)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ),
        .I4(Q[2]),
        .I5(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h2BBB)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [0]),
        .I2(ram_wr_en_pf),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h5545)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(ram_empty_i),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(rd_en),
        .O(E));
  LUT6 #(
    .INIT(64'hBD4242BD42BDBD42)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] [0]),
        .I2(count_value_i[0]),
        .I3(count_value_i[1]),
        .I4(Q[1]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] [1]),
        .O(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized2_21
   (ram_empty_i0,
    \count_value_i_reg[0]_0 ,
    D,
    Q,
    \count_value_i_reg[4]_0 ,
    ram_empty_i,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    \grdc.rd_data_count_i_reg[4] ,
    read_only,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ,
    count_value_i,
    \gen_pntr_flags_cc.ram_empty_i_reg_1 ,
    \count_value_i_reg[4]_1 ,
    wr_clk);
  output ram_empty_i0;
  output \count_value_i_reg[0]_0 ;
  output [1:0]D;
  output [3:0]Q;
  output [2:0]\count_value_i_reg[4]_0 ;
  input ram_empty_i;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [4:0]\grdc.rd_data_count_i_reg[4] ;
  input read_only;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  input [1:0]count_value_i;
  input \gen_pntr_flags_cc.ram_empty_i_reg_1 ;
  input [0:0]\count_value_i_reg[4]_1 ;
  input wr_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [2:0]\count_value_i_reg[4]_0 ;
  wire [0:0]\count_value_i_reg[4]_1 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  wire [4:0]\grdc.rd_data_count_i_reg[4] ;
  wire \gwdc.wr_data_count_i[2]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[4]_i_3_n_0 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire read_only;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hBEFFFFFFFFFFBEFF)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[4] [0]),
        .I2(Q[0]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_1 ),
        .I4(\grdc.rd_data_count_i_reg[4] [1]),
        .I5(Q[1]),
        .O(\count_value_i_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h8A8F8A8A)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(ram_empty_i),
        .I1(\count_value_i_reg[0]_0 ),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .O(ram_empty_i0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1 
       (.I0(Q[0]),
        .I1(\grdc.rd_data_count_i_reg[4] [0]),
        .I2(read_only),
        .I3(Q[1]),
        .I4(\grdc.rd_data_count_i_reg[4] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB2BB22B24D44DD4D)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_1 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[4] [2]),
        .I2(Q[1]),
        .I3(\grdc.rd_data_count_i_reg[4] [1]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[4] [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6966996996996696)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(\grdc.rd_data_count_i_reg[4] [2]),
        .I1(Q[2]),
        .I2(count_value_i[1]),
        .I3(\grdc.rd_data_count_i_reg[4] [1]),
        .I4(Q[1]),
        .I5(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .O(\count_value_i_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h969696FF00969696)) 
    \gwdc.wr_data_count_i[2]_i_2 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[4] [1]),
        .I2(count_value_i[1]),
        .I3(count_value_i[0]),
        .I4(Q[0]),
        .I5(\grdc.rd_data_count_i_reg[4] [0]),
        .O(\gwdc.wr_data_count_i[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hD22D2DD2)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[4] [2]),
        .I2(Q[3]),
        .I3(\grdc.rd_data_count_i_reg[4] [3]),
        .I4(\gwdc.wr_data_count_i[4]_i_3_n_0 ),
        .O(\count_value_i_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h6966996966966966)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\grdc.rd_data_count_i_reg[4] [4]),
        .I2(Q[3]),
        .I3(\grdc.rd_data_count_i_reg[4] [3]),
        .I4(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I5(\gwdc.wr_data_count_i[4]_i_3_n_0 ),
        .O(\count_value_i_reg[4]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[4] [2]),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h28BE2828BEBE28BE)) 
    \gwdc.wr_data_count_i[4]_i_3 
       (.I0(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[4] [2]),
        .I2(Q[2]),
        .I3(count_value_i[1]),
        .I4(\grdc.rd_data_count_i_reg[4] [1]),
        .I5(Q[1]),
        .O(\gwdc.wr_data_count_i[4]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized2_25
   (D,
    Q,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[2]_0 ,
    E,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[0]_1 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ,
    read_only,
    ram_empty_i,
    \count_value_i_reg[4]_0 ,
    rd_en,
    count_value_i,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ,
    clr_full,
    \count_value_i_reg[0]_2 ,
    wr_clk);
  output [2:0]D;
  output [4:0]Q;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  output [0:0]\count_value_i_reg[1]_0 ;
  output \count_value_i_reg[2]_0 ;
  output [0:0]E;
  output [0:0]\count_value_i_reg[0]_0 ;
  output \count_value_i_reg[0]_1 ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [3:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input ram_wr_en_pf;
  input [2:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ;
  input read_only;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[4]_0 ;
  input rd_en;
  input [1:0]count_value_i;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  input clr_full;
  input [0:0]\count_value_i_reg[0]_2 ;
  input wr_clk;

  wire [2:0]D;
  wire [0:0]E;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [4:0]Q;
  wire clr_full;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[0]_1 ;
  wire [0:0]\count_value_i_reg[0]_2 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire [1:0]\count_value_i_reg[4]_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [3:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  wire [2:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire read_only;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h04FB)) 
    \count_value_i[0]_i_1__2 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(rd_en),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h66666A66)) 
    \count_value_i[1]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[4]_0 [1]),
        .I4(\count_value_i_reg[4]_0 [0]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[1]),
        .I1(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(Q[0]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h00000000FFCC4040)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\count_value_i_reg[0]_1 ),
        .I1(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [0]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [3]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .O(\count_value_i_reg[0]_1 ));
  LUT4 #(
    .INIT(16'hFF04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(rd_en),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(\count_value_i_reg[4]_0 [0]),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .I2(Q[2]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA6A665A665A66565)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_1 
       (.I0(\count_value_i_reg[2]_0 ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] [1]),
        .I2(Q[1]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] [0]),
        .I4(Q[0]),
        .I5(read_only),
        .O(\count_value_i_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] [2]),
        .O(\count_value_i_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h6999999966666999)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[2]_i_1 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .I2(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I3(ram_wr_en_pf),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [0]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h963CC396)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2BD4FF0000FF2BD4)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ),
        .I4(Q[2]),
        .I5(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h2BBB)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [0]),
        .I2(ram_wr_en_pf),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h5545)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(ram_empty_i),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(rd_en),
        .O(E));
  LUT6 #(
    .INIT(64'hBD4242BD42BDBD42)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] [0]),
        .I2(count_value_i[0]),
        .I3(count_value_i[1]),
        .I4(Q[1]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] [1]),
        .O(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized2_28
   (ram_empty_i0,
    \count_value_i_reg[0]_0 ,
    D,
    Q,
    \count_value_i_reg[4]_0 ,
    ram_empty_i,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    \grdc.rd_data_count_i_reg[4] ,
    read_only,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ,
    count_value_i,
    \gen_pntr_flags_cc.ram_empty_i_reg_1 ,
    \count_value_i_reg[4]_1 ,
    wr_clk);
  output ram_empty_i0;
  output \count_value_i_reg[0]_0 ;
  output [1:0]D;
  output [3:0]Q;
  output [2:0]\count_value_i_reg[4]_0 ;
  input ram_empty_i;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [4:0]\grdc.rd_data_count_i_reg[4] ;
  input read_only;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  input [1:0]count_value_i;
  input \gen_pntr_flags_cc.ram_empty_i_reg_1 ;
  input [0:0]\count_value_i_reg[4]_1 ;
  input wr_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [2:0]\count_value_i_reg[4]_0 ;
  wire [0:0]\count_value_i_reg[4]_1 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  wire [4:0]\grdc.rd_data_count_i_reg[4] ;
  wire \gwdc.wr_data_count_i[2]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[4]_i_3_n_0 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire read_only;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hBEFFFFFFFFFFBEFF)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[4] [0]),
        .I2(Q[0]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_1 ),
        .I4(\grdc.rd_data_count_i_reg[4] [1]),
        .I5(Q[1]),
        .O(\count_value_i_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h8A8F8A8A)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(ram_empty_i),
        .I1(\count_value_i_reg[0]_0 ),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .O(ram_empty_i0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1 
       (.I0(Q[0]),
        .I1(\grdc.rd_data_count_i_reg[4] [0]),
        .I2(read_only),
        .I3(Q[1]),
        .I4(\grdc.rd_data_count_i_reg[4] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB2BB22B24D44DD4D)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_1 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[4] [2]),
        .I2(Q[1]),
        .I3(\grdc.rd_data_count_i_reg[4] [1]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[4] [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6966996996996696)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(\grdc.rd_data_count_i_reg[4] [2]),
        .I1(Q[2]),
        .I2(count_value_i[1]),
        .I3(\grdc.rd_data_count_i_reg[4] [1]),
        .I4(Q[1]),
        .I5(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .O(\count_value_i_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h969696FF00969696)) 
    \gwdc.wr_data_count_i[2]_i_2 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[4] [1]),
        .I2(count_value_i[1]),
        .I3(count_value_i[0]),
        .I4(Q[0]),
        .I5(\grdc.rd_data_count_i_reg[4] [0]),
        .O(\gwdc.wr_data_count_i[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hD22D2DD2)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[4] [2]),
        .I2(Q[3]),
        .I3(\grdc.rd_data_count_i_reg[4] [3]),
        .I4(\gwdc.wr_data_count_i[4]_i_3_n_0 ),
        .O(\count_value_i_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h6966996966966966)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\grdc.rd_data_count_i_reg[4] [4]),
        .I2(Q[3]),
        .I3(\grdc.rd_data_count_i_reg[4] [3]),
        .I4(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I5(\gwdc.wr_data_count_i[4]_i_3_n_0 ),
        .O(\count_value_i_reg[4]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[4] [2]),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h28BE2828BEBE28BE)) 
    \gwdc.wr_data_count_i[4]_i_3 
       (.I0(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[4] [2]),
        .I2(Q[2]),
        .I3(count_value_i[1]),
        .I4(\grdc.rd_data_count_i_reg[4] [1]),
        .I5(Q[1]),
        .O(\gwdc.wr_data_count_i[4]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized3
   (\count_value_i_reg[0]_0 ,
    \count_value_i_reg[2]_0 ,
    Q,
    rd_en,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[0]_1 ,
    E,
    wr_clk);
  output \count_value_i_reg[0]_0 ;
  input \count_value_i_reg[2]_0 ;
  input [3:0]Q;
  input rd_en;
  input [1:0]\count_value_i_reg[1]_0 ;
  input [0:0]\count_value_i_reg[0]_1 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h5575AA8A)) 
    \count_value_i[1]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(\count_value_i_reg[1]_0 [0]),
        .I4(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg[2]_0 ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(Q[3]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .O(\count_value_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized3_22
   (Q,
    \count_value_i_reg[0]_0 ,
    ram_wr_en_pf,
    wr_clk);
  output [3:0]Q;
  input [0:0]\count_value_i_reg[0]_0 ;
  input ram_wr_en_pf;
  input wr_clk;

  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire ram_wr_en_pf;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized3_26
   (\count_value_i_reg[0]_0 ,
    \count_value_i_reg[2]_0 ,
    Q,
    rd_en,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[0]_1 ,
    E,
    wr_clk);
  output \count_value_i_reg[0]_0 ;
  input \count_value_i_reg[2]_0 ;
  input [3:0]Q;
  input rd_en;
  input [1:0]\count_value_i_reg[1]_0 ;
  input [0:0]\count_value_i_reg[0]_1 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h5575AA8A)) 
    \count_value_i[1]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(\count_value_i_reg[1]_0 [0]),
        .I4(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg[2]_0 ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(Q[3]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .O(\count_value_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized3_29
   (Q,
    \count_value_i_reg[0]_0 ,
    ram_wr_en_pf,
    wr_clk);
  output [3:0]Q;
  input [0:0]\count_value_i_reg[0]_0 ;
  input ram_wr_en_pf;
  input wr_clk;

  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire ram_wr_en_pf;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized5
   (Q,
    ram_wr_en_pf,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    wr_clk);
  output [7:0]Q;
  input ram_wr_en_pf;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input wr_clk;

  wire [7:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i[7]_i_1__1_n_0 ;
  wire \count_value_i[7]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__1_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2__1 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__1 
       (.I0(Q[5]),
        .I1(\count_value_i[7]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized6
   (\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    DI,
    Q,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    S,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[7]_0 ,
    leaving_empty0,
    \count_value_i_reg[2]_0 ,
    \count_value_i_reg[2]_1 ,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[7]_1 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    clr_full,
    rst,
    almost_full,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ,
    \gwdc.wr_data_count_i_reg[3] ,
    \grdc.rd_data_count_i_reg[8] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  output [0:0]DI;
  output [7:0]Q;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  output [3:0]S;
  output [0:0]\count_value_i_reg[1]_0 ;
  output [0:0]\count_value_i_reg[7]_0 ;
  output leaving_empty0;
  output [1:0]\count_value_i_reg[2]_0 ;
  output [0:0]\count_value_i_reg[2]_1 ;
  output [3:0]\count_value_i_reg[6]_0 ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [2:0]\count_value_i_reg[3]_0 ;
  output [3:0]\count_value_i_reg[7]_1 ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input clr_full;
  input rst;
  input almost_full;
  input ram_wr_en_pf;
  input [7:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ;
  input [0:0]\gwdc.wr_data_count_i_reg[3] ;
  input [8:0]\grdc.rd_data_count_i_reg[8] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [7:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]DI;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [7:0]Q;
  wire [3:0]S;
  wire almost_full;
  wire clr_full;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire \count_value_i[7]_i_1__2_n_0 ;
  wire \count_value_i[8]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_2__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[2]_0 ;
  wire [0:0]\count_value_i_reg[2]_1 ;
  wire [2:0]\count_value_i_reg[3]_0 ;
  wire [3:0]\count_value_i_reg[6]_0 ;
  wire [0:0]\count_value_i_reg[7]_0 ;
  wire [3:0]\count_value_i_reg[7]_1 ;
  wire \count_value_i_reg_n_0_[8] ;
  wire [7:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire [7:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ;
  wire going_afull;
  wire going_full1;
  wire [8:0]\grdc.rd_data_count_i_reg[8] ;
  wire [0:0]\gwdc.wr_data_count_i_reg[3] ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire rst;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__2 
       (.I0(Q[5]),
        .I1(\count_value_i[8]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__0 
       (.I0(Q[6]),
        .I1(\count_value_i[8]_i_2__0_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(\count_value_i_reg_n_0_[8] ),
        .O(\count_value_i[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[8]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[7]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[8]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[8] ),
        .R(\count_value_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFF00F7000000F0)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I1(going_full1),
        .I2(going_afull),
        .I3(clr_full),
        .I4(rst),
        .I5(almost_full),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(ram_wr_en_pf),
        .O(going_afull));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [0]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [3]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [6]),
        .I2(Q[7]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [7]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000003B2A2A2A)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I1(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I2(leaving_empty0),
        .I3(going_full1),
        .I4(ram_wr_en_pf),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(\grdc.rd_data_count_i_reg[8] [7]),
        .I1(Q[7]),
        .I2(\grdc.rd_data_count_i_reg[8] [6]),
        .I3(Q[6]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I5(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .O(leaving_empty0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [7]),
        .I1(Q[7]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [6]),
        .I3(Q[6]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .I5(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[8] [3]),
        .I2(\grdc.rd_data_count_i_reg[8] [5]),
        .I3(Q[5]),
        .I4(\grdc.rd_data_count_i_reg[8] [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[0]),
        .I1(\grdc.rd_data_count_i_reg[8] [0]),
        .I2(\grdc.rd_data_count_i_reg[8] [2]),
        .I3(Q[2]),
        .I4(\grdc.rd_data_count_i_reg[8] [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [3]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[8] [3]),
        .O(\count_value_i_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[8] [2]),
        .O(\count_value_i_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[8] [1]),
        .O(\count_value_i_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_2 
       (.I0(Q[7]),
        .I1(\grdc.rd_data_count_i_reg[8] [7]),
        .O(\count_value_i_reg[7]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_3 
       (.I0(Q[6]),
        .I1(\grdc.rd_data_count_i_reg[8] [6]),
        .O(\count_value_i_reg[7]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_4 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[8] [5]),
        .O(\count_value_i_reg[7]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_5 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[8] [4]),
        .O(\count_value_i_reg[7]_1 [0]));
  LUT4 #(
    .INIT(16'h7510)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4 
       (.I0(Q[0]),
        .I1(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [0]),
        .O(DI));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_5 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [2]),
        .I2(Q[3]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [3]),
        .O(\count_value_i_reg[2]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_6 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [1]),
        .I2(Q[2]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [2]),
        .O(\count_value_i_reg[2]_0 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [6]),
        .I2(Q[7]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6 
       (.I0(Q[5]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [5]),
        .I2(Q[6]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [6]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [4]),
        .I2(Q[5]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [5]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [3]),
        .I2(Q[4]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [4]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
  LUT3 #(
    .INIT(8'hD4)) 
    \gwdc.wr_data_count_i[3]_i_3 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[3] ),
        .I2(\grdc.rd_data_count_i_reg[8] [1]),
        .O(\count_value_i_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[3]_i_5 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[8] [2]),
        .I2(Q[3]),
        .I3(\grdc.rd_data_count_i_reg[8] [3]),
        .O(\count_value_i_reg[2]_1 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_6 
       (.I0(Q[6]),
        .I1(\grdc.rd_data_count_i_reg[8] [6]),
        .I2(Q[7]),
        .I3(\grdc.rd_data_count_i_reg[8] [7]),
        .O(\count_value_i_reg[6]_0 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_7 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[8] [5]),
        .I2(Q[6]),
        .I3(\grdc.rd_data_count_i_reg[8] [6]),
        .O(\count_value_i_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_8 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[8] [4]),
        .I2(Q[5]),
        .I3(\grdc.rd_data_count_i_reg[8] [5]),
        .O(\count_value_i_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_9 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[8] [3]),
        .I2(Q[4]),
        .I3(\grdc.rd_data_count_i_reg[8] [4]),
        .O(\count_value_i_reg[6]_0 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[8]_i_2 
       (.I0(Q[7]),
        .I1(\grdc.rd_data_count_i_reg[8] [7]),
        .I2(\count_value_i_reg_n_0_[8] ),
        .I3(\grdc.rd_data_count_i_reg[8] [8]),
        .O(\count_value_i_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized6_35
   (ram_empty_i0,
    Q,
    D,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    leaving_empty0,
    ram_wr_en_pf,
    ram_empty_i,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[8]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    DI,
    S,
    \grdc.rd_data_count_i_reg[7] ,
    \grdc.rd_data_count_i_reg[8] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ,
    \gwdc.wr_data_count_i_reg[3] ,
    \grdc.rd_data_count_i_reg[7]_0 ,
    wr_clk);
  output ram_empty_i0;
  output [8:0]Q;
  output [8:0]D;
  output [7:0]\count_value_i_reg[6]_0 ;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input leaving_empty0;
  input ram_wr_en_pf;
  input ram_empty_i;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[8]_0 ;
  input rst_d1;
  input [7:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [1:0]DI;
  input [2:0]S;
  input [3:0]\grdc.rd_data_count_i_reg[7] ;
  input [0:0]\grdc.rd_data_count_i_reg[8] ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  input [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 ;
  input [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ;
  input [0:0]\gwdc.wr_data_count_i_reg[3] ;
  input [5:0]\grdc.rd_data_count_i_reg[7]_0 ;
  input wr_clk;

  wire [8:0]D;
  wire [1:0]DI;
  wire [8:0]Q;
  wire [2:0]S;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_1_n_0 ;
  wire \count_value_i[8]_i_2_n_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire [7:0]\count_value_i_reg[6]_0 ;
  wire [0:0]\count_value_i_reg[8]_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [7:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  wire [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3 ;
  wire [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3 ;
  wire going_empty1;
  wire [3:0]\grdc.rd_data_count_i_reg[7] ;
  wire [5:0]\grdc.rd_data_count_i_reg[7]_0 ;
  wire [0:0]\grdc.rd_data_count_i_reg[8] ;
  wire \gwdc.wr_data_count_i[3]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire [0:0]\gwdc.wr_data_count_i_reg[3] ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [3:3]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[8]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[5]),
        .I1(\count_value_i[8]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1 
       (.I0(Q[6]),
        .I1(\count_value_i[8]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[8]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[8]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(ram_wr_en_pf),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg_0 [7]),
        .I1(Q[7]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [6]),
        .I3(Q[6]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I5(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3 }),
        .CYINIT(Q[0]),
        .DI({Q[3:1],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] }),
        .O(\count_value_i_reg[6]_0 [3:0]),
        .S(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0 ),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED [3],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[6:4]}),
        .O(\count_value_i_reg[6]_0 [7:4]),
        .S(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[3]_i_2 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7]_0 [1]),
        .O(\gwdc.wr_data_count_i[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[3]_i_6 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[3] ),
        .I2(\grdc.rd_data_count_i_reg[7]_0 [0]),
        .I3(\grdc.rd_data_count_i_reg[7]_0 [1]),
        .I4(Q[2]),
        .O(\gwdc.wr_data_count_i[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(Q[6]),
        .I1(\grdc.rd_data_count_i_reg[7]_0 [5]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[7]_0 [4]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7]_0 [3]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7]_0 [2]),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  CARRY4 \gwdc.wr_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gwdc.wr_data_count_i[3]_i_2_n_0 ,DI,Q[0]}),
        .O(D[3:0]),
        .S({S[2],\gwdc.wr_data_count_i[3]_i_6_n_0 ,S[1:0]}));
  CARRY4 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 ,\gwdc.wr_data_count_i[7]_i_5_n_0 }),
        .O(D[7:4]),
        .S(\grdc.rd_data_count_i_reg[7] ));
  CARRY4 \gwdc.wr_data_count_i_reg[8]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ),
        .CO(\NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED [3:1],D[8]}),
        .S({1'b0,1'b0,1'b0,\grdc.rd_data_count_i_reg[8] }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized7
   (Q,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[1]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [7:0]Q;
  input \count_value_i_reg[0]_0 ;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [7:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire \count_value_i[5]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_2__3_n_0 ;
  wire \count_value_i[7]_i_1__3_n_0 ;
  wire \count_value_i[7]_i_2__1_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__3 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__3 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__3_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__3_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__3 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__3 
       (.I0(Q[5]),
        .I1(\count_value_i[7]_i_2__1_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[7]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[5]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[6]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[7]_i_1__3_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized7_36
   (Q,
    D,
    ram_wr_en_pf,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    DI,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,
    S,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ,
    wr_clk);
  output [7:0]Q;
  output [7:0]D;
  input ram_wr_en_pf;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input [0:0]DI;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  input [3:0]S;
  input [5:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ;
  input wr_clk;

  wire [7:0]D;
  wire [0:0]DI;
  wire [7:0]Q;
  wire [3:0]S;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[7]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0 ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3 ;
  wire [5:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3 ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [3:3]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1 
       (.I0(Q[5]),
        .I1(\count_value_i[7]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[7]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF75108AE08AEF751)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7 
       (.I0(Q[0]),
        .I1(ram_wr_en_pf),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [0]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9969)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [0]),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2 
       (.I0(Q[5]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0 ));
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ,DI,1'b0}),
        .O(D[3:0]),
        .S({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0 }));
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0 ),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED [3],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0 }),
        .O(D[7:4]),
        .S(S));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized9
   (\count_value_i_reg[3]_0 ,
    Q,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 ,
    \count_value_i_reg[0]_0 ,
    ram_wr_en_pf,
    wr_clk);
  output \count_value_i_reg[3]_0 ;
  output [2:0]Q;
  input [1:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input ram_wr_en_pf;
  input wr_clk;

  wire [2:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[3]_0 ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire [1:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 ;
  wire ram_wr_en_pf;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 [0]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 [1]),
        .O(\count_value_i_reg[3]_0 ));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
(* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b1" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "0" *) 
(* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "16" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "192" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "5" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "12" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "12" *) (* WR_DATA_COUNT_WIDTH = "5" *) (* WR_DC_WIDTH_EXT = "5" *) 
(* WR_DEPTH_LOG = "4" *) (* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "4" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module mcu_axi_mcdma_0_0_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [11:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [11:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire aempty_fwft_i0;
  wire almost_empty;
  wire almost_full;
  wire clr_full;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [3:0]diff_pntr_pe;
  wire [4:1]diff_pntr_pf_q;
  wire [4:1]diff_pntr_pf_q0;
  wire [11:0]din;
  wire [11:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ;
  wire [4:0]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire rdp_inst_n_10;
  wire rdp_inst_n_13;
  wire rdp_inst_n_14;
  wire rdp_inst_n_3;
  wire rdp_inst_n_8;
  wire rdpp1_inst_n_0;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_5;
  wire rst_d1_inst_n_8;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_ack;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire [3:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_1;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp2_inst_n_0;
  wire xpm_fifo_rst_inst_n_0;
  wire xpm_fifo_rst_inst_n_1;
  wire xpm_fifo_rst_inst_n_3;
  wire xpm_fifo_rst_inst_n_7;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [11:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h6A91)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(ram_empty_i),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hE0CC)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(empty),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hFFD54000)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .I4(almost_empty),
        .O(aempty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(almost_empty),
        .S(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'h15F5)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized1_24 \gen_fwft.rdpp1_inst 
       (.D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(curr_fwft_state),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_fwft.count_rst (\gen_fwft.count_rst ),
        .\gwdc.wr_data_count_i_reg[0] (rd_pntr_ext[0]),
        .\gwdc.wr_data_count_i_reg[0]_0 (wr_pntr_ext[0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrpp2_inst_n_0),
        .Q(almost_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_14),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(xpm_fifo_rst_inst_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_3),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(read_only),
        .Q(read_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'h0100)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[2]),
        .I1(diff_pntr_pf_q[1]),
        .I2(diff_pntr_pf_q[3]),
        .I3(diff_pntr_pf_q[4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_7),
        .Q(prog_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_rd_en_pf),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "12" *) 
  (* BYTE_WRITE_WIDTH_B = "12" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "192" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "12" *) 
  (* P_MIN_WIDTH_DATA_A = "12" *) 
  (* P_MIN_WIDTH_DATA_B = "12" *) 
  (* P_MIN_WIDTH_DATA_ECC = "12" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "12" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "12" *) 
  (* P_WIDTH_COL_WRITE_B = "12" *) 
  (* READ_DATA_WIDTH_A = "12" *) 
  (* READ_DATA_WIDTH_B = "12" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "12" *) 
  (* WRITE_DATA_WIDTH_B = "12" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "12" *) 
  (* rstb_loop_iter = "12" *) 
  mcu_axi_mcdma_0_0_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [11:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(ram_rd_en_pf),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gwack.wr_ack_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_0),
        .Q(wr_ack),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized2_25 rdp_inst
       (.D(diff_pntr_pf_q0[4:2]),
        .E(ram_rd_en_pf),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_8),
        .Q({rdp_inst_n_3,rd_pntr_ext}),
        .clr_full(clr_full),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (\grdc.diff_wr_rd_pntr_rdc [1]),
        .\count_value_i_reg[0]_1 (rdp_inst_n_13),
        .\count_value_i_reg[0]_2 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (diff_pntr_pe[2]),
        .\count_value_i_reg[2]_0 (rdp_inst_n_10),
        .\count_value_i_reg[4]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rdp_inst_n_14),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (wrp_inst_n_1),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 (full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] (wr_pntr_ext[2:0]),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .read_only(read_only),
        .wr_clk(wr_clk));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized3_26 rdpp1_inst
       (.E(ram_rd_en_pf),
        .Q(wr_pntr_ext),
        .\count_value_i_reg[0]_0 (rdpp1_inst_n_0),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .\count_value_i_reg[2]_0 (rdp_inst_n_8),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  mcu_axi_mcdma_0_0_xpm_fifo_reg_bit_27 rst_d1_inst
       (.D(diff_pntr_pf_q0[1]),
        .Q(xpm_fifo_rst_inst_n_1),
        .\gen_fwft.empty_fwft_i_reg (rst_d1_inst_n_5),
        .\gen_fwft.empty_fwft_i_reg_0 (diff_pntr_pe[0]),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rst_d1_inst_n_8),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] (wr_pntr_ext[0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] (rdp_inst_n_8),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 (rd_pntr_ext[0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 (wrpp1_inst_n_3),
        .\gof.overflow_i_reg (full),
        .overflow_i0(overflow_i0),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .read_only(read_only),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .write_only(write_only));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized2_28 wrp_inst
       (.D({diff_pntr_pe[3],diff_pntr_pe[1]}),
        .Q(wr_pntr_ext),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (wrp_inst_n_1),
        .\count_value_i_reg[4]_0 (\grdc.diff_wr_rd_pntr_rdc [4:2]),
        .\count_value_i_reg[4]_1 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_8),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 (rdpp1_inst_n_0),
        .\gen_pntr_flags_cc.ram_empty_i_reg_1 (rdp_inst_n_10),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] (rst_d1_inst_n_5),
        .\grdc.rd_data_count_i_reg[4] ({rdp_inst_n_3,rd_pntr_ext}),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .read_only(read_only),
        .wr_clk(wr_clk));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized3_29 wrpp1_inst
       (.Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized0_30 wrpp2_inst
       (.Q(rd_pntr_ext),
        .almost_full(almost_full),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (rdp_inst_n_13),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 (rst_d1_inst_n_8),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_2 (rdp_inst_n_8),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst(rst),
        .wr_clk(wr_clk));
  mcu_axi_mcdma_0_0_xpm_fifo_rst_31 xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .SR(\grdc.rd_data_count_i0 ),
        .clr_full(clr_full),
        .\gen_fwft.count_rst (\gen_fwft.count_rst ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg (xpm_fifo_rst_inst_n_3),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0 (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_1 (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg (xpm_fifo_rst_inst_n_7),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 (xpm_fifo_rst_inst_n_0),
        .\grdc.rd_data_count_i_reg[1] (curr_fwft_state),
        .\guf.underflow_i_reg (empty),
        .\gwack.wr_ack_i_reg (full),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .ram_empty_i(ram_empty_i),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .rd_en(rd_en),
        .read_only_q(read_only_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only_q(write_only_q));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
(* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b1" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "0" *) 
(* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "16" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "256" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "5" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "16" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "16" *) (* WR_DATA_COUNT_WIDTH = "5" *) (* WR_DC_WIDTH_EXT = "5" *) 
(* WR_DEPTH_LOG = "4" *) (* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "4" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module mcu_axi_mcdma_0_0_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [15:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [15:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire aempty_fwft_i0;
  wire almost_empty;
  wire almost_full;
  wire clr_full;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [3:0]diff_pntr_pe;
  wire [4:1]diff_pntr_pf_q;
  wire [4:1]diff_pntr_pf_q0;
  wire [15:0]din;
  wire [15:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ;
  wire [4:0]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire rdp_inst_n_10;
  wire rdp_inst_n_13;
  wire rdp_inst_n_14;
  wire rdp_inst_n_3;
  wire rdp_inst_n_8;
  wire rdpp1_inst_n_0;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_5;
  wire rst_d1_inst_n_8;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_ack;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire [3:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_1;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp2_inst_n_0;
  wire xpm_fifo_rst_inst_n_0;
  wire xpm_fifo_rst_inst_n_1;
  wire xpm_fifo_rst_inst_n_3;
  wire xpm_fifo_rst_inst_n_7;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [15:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h6A91)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(ram_empty_i),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hE0CC)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(empty),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hFFD54000)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .I4(almost_empty),
        .O(aempty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(almost_empty),
        .S(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'h15F5)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized1_19 \gen_fwft.rdpp1_inst 
       (.D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(curr_fwft_state),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_fwft.count_rst (\gen_fwft.count_rst ),
        .\gwdc.wr_data_count_i_reg[0] (rd_pntr_ext[0]),
        .\gwdc.wr_data_count_i_reg[0]_0 (wr_pntr_ext[0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrpp2_inst_n_0),
        .Q(almost_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_14),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(xpm_fifo_rst_inst_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_3),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(read_only),
        .Q(read_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'h0100)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[2]),
        .I1(diff_pntr_pf_q[1]),
        .I2(diff_pntr_pf_q[3]),
        .I3(diff_pntr_pf_q[4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_7),
        .Q(prog_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_rd_en_pf),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "16" *) 
  (* BYTE_WRITE_WIDTH_B = "16" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "256" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "16" *) 
  (* P_MIN_WIDTH_DATA_A = "16" *) 
  (* P_MIN_WIDTH_DATA_B = "16" *) 
  (* P_MIN_WIDTH_DATA_ECC = "16" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "16" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "16" *) 
  (* P_WIDTH_COL_WRITE_B = "16" *) 
  (* READ_DATA_WIDTH_A = "16" *) 
  (* READ_DATA_WIDTH_B = "16" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "16" *) 
  (* WRITE_DATA_WIDTH_B = "16" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "16" *) 
  (* rstb_loop_iter = "16" *) 
  mcu_axi_mcdma_0_0_xpm_memory_base__parameterized1 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [15:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(ram_rd_en_pf),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gwack.wr_ack_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_0),
        .Q(wr_ack),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized2 rdp_inst
       (.D(diff_pntr_pf_q0[4:2]),
        .E(ram_rd_en_pf),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_8),
        .Q({rdp_inst_n_3,rd_pntr_ext}),
        .clr_full(clr_full),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (\grdc.diff_wr_rd_pntr_rdc [1]),
        .\count_value_i_reg[0]_1 (rdp_inst_n_13),
        .\count_value_i_reg[0]_2 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (diff_pntr_pe[2]),
        .\count_value_i_reg[2]_0 (rdp_inst_n_10),
        .\count_value_i_reg[4]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rdp_inst_n_14),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (wrp_inst_n_1),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 (full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] (wr_pntr_ext[2:0]),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .read_only(read_only),
        .wr_clk(wr_clk));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized3 rdpp1_inst
       (.E(ram_rd_en_pf),
        .Q(wr_pntr_ext),
        .\count_value_i_reg[0]_0 (rdpp1_inst_n_0),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .\count_value_i_reg[2]_0 (rdp_inst_n_8),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  mcu_axi_mcdma_0_0_xpm_fifo_reg_bit_20 rst_d1_inst
       (.D(diff_pntr_pf_q0[1]),
        .Q(xpm_fifo_rst_inst_n_1),
        .\gen_fwft.empty_fwft_i_reg (rst_d1_inst_n_5),
        .\gen_fwft.empty_fwft_i_reg_0 (diff_pntr_pe[0]),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rst_d1_inst_n_8),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] (wr_pntr_ext[0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] (rdp_inst_n_8),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 (rd_pntr_ext[0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 (wrpp1_inst_n_3),
        .\gof.overflow_i_reg (full),
        .overflow_i0(overflow_i0),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .read_only(read_only),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .write_only(write_only));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized2_21 wrp_inst
       (.D({diff_pntr_pe[3],diff_pntr_pe[1]}),
        .Q(wr_pntr_ext),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (wrp_inst_n_1),
        .\count_value_i_reg[4]_0 (\grdc.diff_wr_rd_pntr_rdc [4:2]),
        .\count_value_i_reg[4]_1 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_8),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 (rdpp1_inst_n_0),
        .\gen_pntr_flags_cc.ram_empty_i_reg_1 (rdp_inst_n_10),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] (rst_d1_inst_n_5),
        .\grdc.rd_data_count_i_reg[4] ({rdp_inst_n_3,rd_pntr_ext}),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .read_only(read_only),
        .wr_clk(wr_clk));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized3_22 wrpp1_inst
       (.Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized0 wrpp2_inst
       (.Q(rd_pntr_ext),
        .almost_full(almost_full),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (rdp_inst_n_13),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 (rst_d1_inst_n_8),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_2 (rdp_inst_n_8),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst(rst),
        .wr_clk(wr_clk));
  mcu_axi_mcdma_0_0_xpm_fifo_rst_23 xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .SR(\grdc.rd_data_count_i0 ),
        .clr_full(clr_full),
        .\gen_fwft.count_rst (\gen_fwft.count_rst ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg (xpm_fifo_rst_inst_n_3),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0 (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_1 (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg (xpm_fifo_rst_inst_n_7),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 (xpm_fifo_rst_inst_n_0),
        .\grdc.rd_data_count_i_reg[1] (curr_fwft_state),
        .\guf.underflow_i_reg (empty),
        .\gwack.wr_ack_i_reg (full),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .ram_empty_i(ram_empty_i),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .rd_en(rd_en),
        .read_only_q(read_only_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only_q(write_only_q));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
(* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b1" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "2" *) 
(* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "256" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "16640" *) (* FIFO_WRITE_DEPTH = "256" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "251" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "251" *) (* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "9" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "8" *) 
(* READ_DATA_WIDTH = "65" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "65" *) (* WR_DATA_COUNT_WIDTH = "9" *) (* WR_DC_WIDTH_EXT = "9" *) 
(* WR_DEPTH_LOG = "8" *) (* WR_PNTR_WIDTH = "8" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "7" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module mcu_axi_mcdma_0_0_xpm_fifo_base__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [64:0]din;
  output full;
  output full_n;
  output prog_full;
  output [8:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [64:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire aempty_fwft_i0;
  wire almost_empty;
  wire almost_full;
  wire clr_full;
  wire [1:1]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [7:0]diff_pntr_pe;
  wire [8:1]diff_pntr_pf_q;
  wire [8:1]diff_pntr_pf_q0;
  wire [64:0]din;
  wire [64:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ;
  wire [8:0]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire p_1_in;
  wire prog_empty;
  wire prog_empty_i1;
  wire prog_full;
  wire prog_full_i216_in;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [7:0]rd_pntr_ext;
  wire rdp_inst_n_0;
  wire rdp_inst_n_1;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_13;
  wire rdp_inst_n_14;
  wire rdp_inst_n_15;
  wire rdp_inst_n_16;
  wire rdp_inst_n_18;
  wire rdp_inst_n_19;
  wire rdp_inst_n_20;
  wire rdp_inst_n_21;
  wire rdp_inst_n_22;
  wire rdp_inst_n_23;
  wire rdp_inst_n_24;
  wire rdp_inst_n_25;
  wire rdp_inst_n_26;
  wire rdp_inst_n_27;
  wire rdp_inst_n_28;
  wire rdp_inst_n_29;
  wire rdp_inst_n_30;
  wire rdp_inst_n_31;
  wire rdp_inst_n_32;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rdpp1_inst_n_7;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_3;
  wire rst_d1_inst_n_7;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_ack;
  wire wr_clk;
  wire [8:0]wr_data_count;
  wire wr_en;
  wire [7:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_1;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrpp2_inst_n_4;
  wire wrpp2_inst_n_5;
  wire wrpp2_inst_n_6;
  wire wrpp2_inst_n_7;
  wire xpm_fifo_rst_inst_n_0;
  wire xpm_fifo_rst_inst_n_2;
  wire xpm_fifo_rst_inst_n_5;
  wire xpm_fifo_rst_inst_n_7;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [64:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_2));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_2));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_2));
  LUT5 #(
    .INIT(32'hFDDD4000)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(ram_empty_i),
        .I2(curr_fwft_state[1]),
        .I3(rd_en),
        .I4(almost_empty),
        .O(aempty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(almost_empty),
        .S(xpm_fifo_rst_inst_n_2));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h3575)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_2));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized1_33 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_2 ),
        .Q(rd_pntr_ext[1:0]),
        .S({\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[1]_0 (count_value_i),
        .\gwdc.wr_data_count_i_reg[3] (wr_pntr_ext[1:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_0),
        .Q(almost_full),
        .S(xpm_fifo_rst_inst_n_2));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_25),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_2));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[5]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[6]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[7]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7] ),
        .R(xpm_fifo_rst_inst_n_2));
  LUT5 #(
    .INIT(32'h00000001)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ),
        .O(prog_empty_i1));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_5),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(read_only),
        .Q(read_only_q),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[6]),
        .Q(diff_pntr_pf_q[6]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[7]),
        .Q(diff_pntr_pf_q[7]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[8]),
        .Q(diff_pntr_pf_q[8]),
        .R(xpm_fifo_rst_inst_n_2));
  LUT5 #(
    .INIT(32'h00000100)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[6]),
        .I1(diff_pntr_pf_q[5]),
        .I2(diff_pntr_pf_q[7]),
        .I3(diff_pntr_pf_q[4]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ),
        .O(prog_full_i216_in));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3 
       (.I0(diff_pntr_pf_q[3]),
        .I1(diff_pntr_pf_q[1]),
        .I2(diff_pntr_pf_q[8]),
        .I3(diff_pntr_pf_q[2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_7),
        .Q(prog_full),
        .S(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_10),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_2));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "65" *) 
  (* BYTE_WRITE_WIDTH_B = "65" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "64" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "65" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "16640" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "65" *) 
  (* P_MIN_WIDTH_DATA_A = "65" *) 
  (* P_MIN_WIDTH_DATA_B = "65" *) 
  (* P_MIN_WIDTH_DATA_ECC = "65" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "65" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "65" *) 
  (* P_WIDTH_COL_WRITE_B = "65" *) 
  (* READ_DATA_WIDTH_A = "65" *) 
  (* READ_DATA_WIDTH_B = "65" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "65" *) 
  (* WRITE_DATA_WIDTH_B = "65" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "68" *) 
  (* rstb_loop_iter = "68" *) 
  mcu_axi_mcdma_0_0_xpm_memory_base__parameterized2 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [64:0]),
        .doutb(dout),
        .ena(ram_wr_en_pf),
        .enb(rdp_inst_n_10),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_2),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [8]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gwack.wr_ack_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_3),
        .Q(wr_ack),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(wr_data_count[5]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(wr_data_count[6]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(wr_data_count[7]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [8]),
        .Q(wr_data_count[8]),
        .R(xpm_fifo_rst_inst_n_2));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized6 rdp_inst
       (.DI(rdp_inst_n_1),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_10),
        .Q(rd_pntr_ext),
        .S({rdp_inst_n_11,rdp_inst_n_12,rdp_inst_n_13,rdp_inst_n_14}),
        .almost_full(almost_full),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[1]_0 (rdp_inst_n_15),
        .\count_value_i_reg[2]_0 ({rdp_inst_n_18,rdp_inst_n_19}),
        .\count_value_i_reg[2]_1 (rdp_inst_n_20),
        .\count_value_i_reg[3]_0 ({rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28}),
        .\count_value_i_reg[6]_0 ({rdp_inst_n_21,rdp_inst_n_22,rdp_inst_n_23,rdp_inst_n_24}),
        .\count_value_i_reg[7]_0 (rdp_inst_n_16),
        .\count_value_i_reg[7]_1 ({rdp_inst_n_29,rdp_inst_n_30,rdp_inst_n_31,rdp_inst_n_32}),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3,wrpp2_inst_n_4,wrpp2_inst_n_5,wrpp2_inst_n_6,wrpp2_inst_n_7}),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rdp_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (xpm_fifo_rst_inst_n_0),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rdp_inst_n_25),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7}),
        .\grdc.rd_data_count_i_reg[8] ({wrp_inst_n_1,wr_pntr_ext}),
        .\gwdc.wr_data_count_i_reg[3] (count_value_i),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized7 rdpp1_inst
       (.Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7}),
        .\count_value_i_reg[0]_0 (rdp_inst_n_10),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  mcu_axi_mcdma_0_0_xpm_fifo_reg_bit_34 rst_d1_inst
       (.DI(p_1_in),
        .Q(xpm_fifo_rst_inst_n_2),
        .clr_full(clr_full),
        .d_out_reg_0(rst_d1_inst_n_3),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (rdp_inst_n_10),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg (rst_d1_inst_n_7),
        .\gof.overflow_i_reg (full),
        .overflow_i0(overflow_i0),
        .prog_full(prog_full),
        .prog_full_i216_in(prog_full_i216_in),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .read_only(read_only),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only(write_only));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized6_35 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .DI({rdp_inst_n_15,\gen_fwft.rdpp1_inst_n_2 }),
        .Q({wrp_inst_n_1,wr_pntr_ext}),
        .S({rdp_inst_n_20,\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\count_value_i_reg[5]_0 (full),
        .\count_value_i_reg[6]_0 (diff_pntr_pe),
        .\count_value_i_reg[8]_0 (xpm_fifo_rst_inst_n_2),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_10),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] (p_1_in),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 ({rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28,xpm_fifo_rst_inst_n_7}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ({rdp_inst_n_29,rdp_inst_n_30,rdp_inst_n_31,rdp_inst_n_32}),
        .\grdc.rd_data_count_i_reg[7] ({rdp_inst_n_21,rdp_inst_n_22,rdp_inst_n_23,rdp_inst_n_24}),
        .\grdc.rd_data_count_i_reg[7]_0 (rd_pntr_ext[6:1]),
        .\grdc.rd_data_count_i_reg[8] (rdp_inst_n_16),
        .\gwdc.wr_data_count_i_reg[3] (count_value_i),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized7_36 wrpp1_inst
       (.D(diff_pntr_pf_q0),
        .DI(rdp_inst_n_1),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7}),
        .S({rdp_inst_n_11,rdp_inst_n_12,rdp_inst_n_13,rdp_inst_n_14}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[5]_0 (full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ({rdp_inst_n_18,rdp_inst_n_19}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 (rdp_inst_n_10),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] (rd_pntr_ext[5:0]),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized5 wrpp2_inst
       (.Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3,wrpp2_inst_n_4,wrpp2_inst_n_5,wrpp2_inst_n_6,wrpp2_inst_n_7}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[5]_0 (full),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  mcu_axi_mcdma_0_0_xpm_fifo_rst_37 xpm_fifo_rst_inst
       (.Q(curr_fwft_state),
        .SR(\grdc.rd_data_count_i0 ),
        .\count_value_i_reg[7] (full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (xpm_fifo_rst_inst_n_7),
        .\gen_pntr_flags_cc.ram_empty_i_reg (xpm_fifo_rst_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] (rdp_inst_n_10),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 (rd_pntr_ext[0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (xpm_fifo_rst_inst_n_5),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 (xpm_fifo_rst_inst_n_2),
        .\guf.underflow_i_reg (empty),
        .prog_empty(prog_empty),
        .prog_empty_i1(prog_empty_i1),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .read_only_q(read_only_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .write_only_q(write_only_q));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
(* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b1" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "0" *) 
(* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "32" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "192" *) (* FIFO_WRITE_DEPTH = "32" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "27" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "27" *) (* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "6" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "5" *) 
(* READ_DATA_WIDTH = "6" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "6" *) (* WR_DATA_COUNT_WIDTH = "6" *) (* WR_DC_WIDTH_EXT = "6" *) 
(* WR_DEPTH_LOG = "5" *) (* WR_PNTR_WIDTH = "5" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "3" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module mcu_axi_mcdma_0_0_xpm_fifo_base__parameterized2
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [5:0]din;
  output full;
  output full_n;
  output prog_full;
  output [5:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [5:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire aempty_fwft_i0;
  wire almost_empty;
  wire almost_full;
  wire clr_full;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [4:0]diff_pntr_pe;
  wire [5:1]diff_pntr_pf_q;
  wire [5:1]diff_pntr_pf_q0;
  wire [5:0]din;
  wire [5:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ;
  wire going_full1;
  wire [5:0]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire p_15_in;
  wire prog_empty;
  wire prog_empty_i1;
  wire prog_full;
  wire prog_full_i216_in;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [4:0]rd_pntr_ext;
  wire rdp_inst_n_0;
  wire rdp_inst_n_10;
  wire rdp_inst_n_12;
  wire rdp_inst_n_13;
  wire rdp_inst_n_14;
  wire rdp_inst_n_15;
  wire rdp_inst_n_16;
  wire rdp_inst_n_17;
  wire rdp_inst_n_7;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_2;
  wire rst_d1_inst_n_5;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_ack;
  wire wr_clk;
  wire [5:0]wr_data_count;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire write_allow;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_17;
  wire wrp_inst_n_4;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire wrpp1_inst_n_8;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire xpm_fifo_rst_inst_n_1;
  wire xpm_fifo_rst_inst_n_3;
  wire xpm_fifo_rst_inst_n_7;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [5:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h6A91)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hFDF54000)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(ram_empty_i),
        .I3(rd_en),
        .I4(almost_empty),
        .O(aempty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(almost_empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h3575)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized1 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_0 ),
        .Q(rd_pntr_ext[0]),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_0),
        .Q(almost_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrp_inst_n_17),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h00005545)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_4 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(empty),
        .O(p_15_in));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .R(xpm_fifo_rst_inst_n_1));
  LUT5 #(
    .INIT(32'h00010000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .O(prog_empty_i1));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_7),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(read_only),
        .Q(read_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(xpm_fifo_rst_inst_n_1));
  LUT5 #(
    .INIT(32'h00010000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[1]),
        .I1(diff_pntr_pf_q[2]),
        .I2(diff_pntr_pf_q[3]),
        .I3(diff_pntr_pf_q[5]),
        .I4(diff_pntr_pf_q[4]),
        .O(prog_full_i216_in));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_5),
        .Q(prog_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_rd_en_pf),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "5" *) 
  (* ADDR_WIDTH_B = "5" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "6" *) 
  (* BYTE_WRITE_WIDTH_B = "6" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "192" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "32" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "6" *) 
  (* P_MIN_WIDTH_DATA_A = "6" *) 
  (* P_MIN_WIDTH_DATA_B = "6" *) 
  (* P_MIN_WIDTH_DATA_ECC = "6" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "6" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "5" *) 
  (* P_WIDTH_ADDR_READ_B = "5" *) 
  (* P_WIDTH_ADDR_WRITE_A = "5" *) 
  (* P_WIDTH_ADDR_WRITE_B = "5" *) 
  (* P_WIDTH_COL_WRITE_A = "6" *) 
  (* P_WIDTH_COL_WRITE_B = "6" *) 
  (* READ_DATA_WIDTH_A = "6" *) 
  (* READ_DATA_WIDTH_B = "6" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "6" *) 
  (* WRITE_DATA_WIDTH_B = "6" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "8" *) 
  (* rstb_loop_iter = "8" *) 
  mcu_axi_mcdma_0_0_xpm_memory_base__parameterized3 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [5:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(ram_rd_en_pf),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gwack.wr_ack_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_2),
        .Q(wr_ack),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(wr_data_count[5]),
        .R(xpm_fifo_rst_inst_n_1));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized10 rdp_inst
       (.D(diff_pntr_pe[3]),
        .Q({wrp_inst_n_4,wr_pntr_ext}),
        .S({rdp_inst_n_12,rdp_inst_n_13}),
        .almost_full(almost_full),
        .clr_full(clr_full),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (rdp_inst_n_7),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (diff_pntr_pf_q0[4:3]),
        .\count_value_i_reg[1]_1 (rdp_inst_n_10),
        .\count_value_i_reg[2]_0 ({rdp_inst_n_15,rdp_inst_n_16,rdp_inst_n_17}),
        .\count_value_i_reg[3]_0 (rdp_inst_n_14),
        .\count_value_i_reg[4]_0 (rd_pntr_ext),
        .\count_value_i_reg[5]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rdp_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (xpm_fifo_rst_inst_n_3),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ({wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_2 (wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] (wrpp1_inst_n_8),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] ({wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7}),
        .going_full1(going_full1),
        .p_15_in(p_15_in),
        .ram_empty_i(ram_empty_i),
        .ram_rd_en_pf(ram_rd_en_pf),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .write_allow(write_allow));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized11 rdpp1_inst
       (.Q(wr_pntr_ext[4:2]),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 ({rdpp1_inst_n_1,rdpp1_inst_n_2}),
        .\count_value_i_reg[1]_1 (curr_fwft_state),
        .\count_value_i_reg[3]_0 (rdpp1_inst_n_0),
        .ram_rd_en_pf(ram_rd_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  mcu_axi_mcdma_0_0_xpm_fifo_reg_bit rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .clr_full(clr_full),
        .d_out_reg_0(rst_d1_inst_n_2),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg (rst_d1_inst_n_5),
        .\gwack.wr_ack_i_reg (full),
        .prog_full(prog_full),
        .prog_full_i216_in(prog_full_i216_in),
        .ram_rd_en_pf(ram_rd_en_pf),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_allow(write_allow),
        .write_only(write_only));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized10_7 wrp_inst
       (.D({diff_pntr_pe[4],diff_pntr_pe[2:0]}),
        .DI(\gen_fwft.rdpp1_inst_n_0 ),
        .Q({wrp_inst_n_4,wr_pntr_ext}),
        .S({rdp_inst_n_12,rdp_inst_n_13}),
        .clr_full(clr_full),
        .count_value_i(count_value_i[1]),
        .\count_value_i_reg[0]_0 (\grdc.diff_wr_rd_pntr_rdc ),
        .\count_value_i_reg[5]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (wrp_inst_n_17),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (rd_pntr_ext),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdpp1_inst_n_0),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 ({rdpp1_inst_n_1,rdpp1_inst_n_2}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 (full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] (rdp_inst_n_7),
        .going_full1(going_full1),
        .\grdc.rd_data_count_i_reg[3] ({rdp_inst_n_15,rdp_inst_n_16,rdp_inst_n_17}),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_rd_en_pf(ram_rd_en_pf),
        .ram_wr_en_pf(ram_wr_en_pf),
        .read_only(read_only),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized11_8 wrpp1_inst
       (.D({diff_pntr_pf_q0[5],diff_pntr_pf_q0[2:1]}),
        .Q({wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[3]_0 (wrpp1_inst_n_8),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rd_pntr_ext),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] (rdp_inst_n_10),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]_0 (rdp_inst_n_14),
        .going_full1(going_full1),
        .ram_rd_en_pf(ram_rd_en_pf),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized9 wrpp2_inst
       (.Q({wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[3]_0 (wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 (rd_pntr_ext[4:3]),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  mcu_axi_mcdma_0_0_xpm_fifo_rst xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .SR(\grdc.rd_data_count_i0 ),
        .\gen_pntr_flags_cc.ram_empty_i_reg (xpm_fifo_rst_inst_n_3),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg (empty),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 (xpm_fifo_rst_inst_n_7),
        .\gof.overflow_i_reg (full),
        .\grdc.rd_data_count_i_reg[2] (curr_fwft_state),
        .overflow_i0(overflow_i0),
        .prog_empty(prog_empty),
        .prog_empty_i1(prog_empty_i1),
        .ram_empty_i(ram_empty_i),
        .ram_rd_en_pf(ram_rd_en_pf),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .read_only(read_only),
        .read_only_q(read_only_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .write_only_q(write_only_q));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
(* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b1" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "2" *) 
(* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "128" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "4864" *) (* FIFO_WRITE_DEPTH = "128" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "123" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "123" *) (* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "8" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "7" *) 
(* READ_DATA_WIDTH = "38" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "38" *) (* WR_DATA_COUNT_WIDTH = "8" *) (* WR_DC_WIDTH_EXT = "8" *) 
(* WR_DEPTH_LOG = "7" *) (* WR_PNTR_WIDTH = "7" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "6" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module mcu_axi_mcdma_0_0_xpm_fifo_base__parameterized3
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [37:0]din;
  output full;
  output full_n;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [37:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire aempty_fwft_i0;
  wire almost_empty;
  wire almost_full;
  wire [1:1]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [6:0]diff_pntr_pe;
  wire [7:1]diff_pntr_pf_q;
  wire [7:1]diff_pntr_pf_q0;
  wire [37:0]din;
  wire [37:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ;
  wire [7:0]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [6:0]rd_pntr_ext;
  wire rdp_inst_n_0;
  wire rdp_inst_n_1;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_20;
  wire rdp_inst_n_21;
  wire rdp_inst_n_22;
  wire rdp_inst_n_23;
  wire rdp_inst_n_24;
  wire rdp_inst_n_25;
  wire rdp_inst_n_26;
  wire rdp_inst_n_27;
  wire rdp_inst_n_28;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire rst_d1_inst_n_7;
  wire rst_d1_inst_n_8;
  wire rst_d1_inst_n_9;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_ack;
  wire wr_clk;
  wire [7:0]wr_data_count;
  wire wr_en;
  wire [6:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_1;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire wrpp2_inst_n_0;
  wire xpm_fifo_rst_inst_n_0;
  wire xpm_fifo_rst_inst_n_1;
  wire xpm_fifo_rst_inst_n_2;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [37:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h7883)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(ram_empty_i),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h6E)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hAF80)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  LUT5 #(
    .INIT(32'hA888EAAA)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_i_1 
       (.I0(almost_empty),
        .I1(ram_empty_i),
        .I2(curr_fwft_state[1]),
        .I3(rd_en),
        .I4(curr_fwft_state[0]),
        .O(aempty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(almost_empty),
        .S(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'h15DD)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .I3(curr_fwft_state[1]),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized1_9 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_2 ),
        .Q(wr_pntr_ext[1:0]),
        .S({\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\count_value_i_reg[1]_0 (count_value_i),
        .\count_value_i_reg[1]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_2 (curr_fwft_state),
        .\gwdc.wr_data_count_i_reg[3] (rd_pntr_ext[1:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(almost_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_9),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[5]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[6]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_2),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(read_only),
        .Q(read_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[6]),
        .Q(diff_pntr_pf_q[6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[7]),
        .Q(diff_pntr_pf_q[7]),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[3]),
        .I1(diff_pntr_pf_q[5]),
        .I2(diff_pntr_pf_q[6]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3 
       (.I0(diff_pntr_pf_q[1]),
        .I1(diff_pntr_pf_q[2]),
        .I2(diff_pntr_pf_q[4]),
        .I3(diff_pntr_pf_q[7]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_7),
        .Q(prog_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_rd_en_pf),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "7" *) 
  (* ADDR_WIDTH_B = "7" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "38" *) 
  (* BYTE_WRITE_WIDTH_B = "38" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "37" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "38" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "4864" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "128" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "38" *) 
  (* P_MIN_WIDTH_DATA_A = "38" *) 
  (* P_MIN_WIDTH_DATA_B = "38" *) 
  (* P_MIN_WIDTH_DATA_ECC = "38" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "38" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "7" *) 
  (* P_WIDTH_ADDR_READ_B = "7" *) 
  (* P_WIDTH_ADDR_WRITE_A = "7" *) 
  (* P_WIDTH_ADDR_WRITE_B = "7" *) 
  (* P_WIDTH_COL_WRITE_A = "38" *) 
  (* P_WIDTH_COL_WRITE_B = "38" *) 
  (* READ_DATA_WIDTH_A = "38" *) 
  (* READ_DATA_WIDTH_B = "38" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "38" *) 
  (* WRITE_DATA_WIDTH_B = "38" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "40" *) 
  (* rstb_loop_iter = "40" *) 
  mcu_axi_mcdma_0_0_xpm_memory_base__parameterized4 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [37:0]),
        .doutb(dout),
        .ena(ram_wr_en_pf),
        .enb(ram_rd_en_pf),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h4A)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gwack.wr_ack_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_0),
        .Q(wr_ack),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(wr_data_count[5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(wr_data_count[6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(wr_data_count[7]),
        .R(xpm_fifo_rst_inst_n_1));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized14 rdp_inst
       (.D(diff_pntr_pe),
        .DI(rdp_inst_n_0),
        .E(ram_rd_en_pf),
        .Q({rdp_inst_n_1,rd_pntr_ext}),
        .S(rst_d1_inst_n_8),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[2]_0 (rdp_inst_n_12),
        .\count_value_i_reg[2]_1 ({rdp_inst_n_20,rdp_inst_n_21}),
        .\count_value_i_reg[2]_2 ({rdp_inst_n_24,rdp_inst_n_25}),
        .\count_value_i_reg[4]_0 ({rdp_inst_n_22,rdp_inst_n_23}),
        .\count_value_i_reg[5]_0 ({rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28}),
        .\count_value_i_reg[6]_0 (rdp_inst_n_11),
        .\count_value_i_reg[7]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (wrpp1_inst_n_7),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_9),
        .\grdc.rd_data_count_i_reg[7] (wr_pntr_ext),
        .\gwdc.wr_data_count_i_reg[3] (count_value_i),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized15 rdpp1_inst
       (.E(ram_rd_en_pf),
        .Q(curr_fwft_state),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (rdpp1_inst_n_0),
        .\count_value_i_reg[2]_0 (rdp_inst_n_9),
        .\gen_pntr_flags_cc.ram_empty_i_i_2_0 (wr_pntr_ext),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  mcu_axi_mcdma_0_0_xpm_fifo_reg_bit_10 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .S(rst_d1_inst_n_8),
        .almost_full(almost_full),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rst_d1_inst_n_1),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 (rdp_inst_n_11),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rst_d1_inst_n_9),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (rdp_inst_n_9),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (wrp_inst_n_1),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] (rd_pntr_ext[0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (curr_fwft_state),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg (rst_d1_inst_n_7),
        .\gof.overflow_i_reg (full),
        .overflow_i0(overflow_i0),
        .prog_full(prog_full),
        .ram_empty_i(ram_empty_i),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf(ram_wr_en_pf),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .rd_en(rd_en),
        .read_only(read_only),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .write_only(write_only));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized14_11 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .DI(\gen_fwft.rdpp1_inst_n_2 ),
        .Q(wr_pntr_ext),
        .S({rdp_inst_n_24,rdp_inst_n_25,\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\count_value_i_reg[0]_0 (wrp_inst_n_1),
        .\count_value_i_reg[6]_0 (full),
        .\count_value_i_reg[7]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdpp1_inst_n_0),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 (rdp_inst_n_9),
        .\gen_pntr_flags_cc.ram_empty_i_reg_1 (rdp_inst_n_12),
        .\grdc.rd_data_count_i_reg[7] ({rdp_inst_n_1,rd_pntr_ext}),
        .\grdc.rd_data_count_i_reg[7]_0 ({rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28}),
        .\gwdc.wr_data_count_i_reg[3] (count_value_i),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized15_12 wrpp1_inst
       (.D(diff_pntr_pf_q0),
        .DI(rdp_inst_n_0),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[2]_0 (wrpp1_inst_n_7),
        .\count_value_i_reg[6]_0 (full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ({rdp_inst_n_20,rdp_inst_n_21}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 (rdp_inst_n_9),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] (rd_pntr_ext),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ({rdp_inst_n_22,rdp_inst_n_23}),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  mcu_axi_mcdma_0_0_xpm_counter_updn__parameterized13 wrpp2_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[6]_0 (full),
        .d_out_reg(wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 (rd_pntr_ext),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rdp_inst_n_9),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  mcu_axi_mcdma_0_0_xpm_fifo_rst_13 xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .SR(\grdc.rd_data_count_i0 ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (xpm_fifo_rst_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg (xpm_fifo_rst_inst_n_2),
        .\grdc.rd_data_count_i_reg[4] (curr_fwft_state),
        .\guf.underflow_i_reg (empty),
        .\gwack.wr_ack_i_reg (full),
        .prog_empty(prog_empty),
        .rd_en(rd_en),
        .read_only_q(read_only_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only_q(write_only_q));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module mcu_axi_mcdma_0_0_xpm_fifo_reg_bit
   (rst_d1,
    write_allow,
    d_out_reg_0,
    clr_full,
    write_only,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ,
    Q,
    wr_clk,
    wr_en,
    \gwack.wr_ack_i_reg ,
    rst,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    ram_rd_en_pf,
    prog_full_i216_in,
    ram_rd_en_pf_q,
    ram_wr_en_pf_q,
    prog_full);
  output rst_d1;
  output write_allow;
  output d_out_reg_0;
  output clr_full;
  output write_only;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  input [0:0]Q;
  input wr_clk;
  input wr_en;
  input \gwack.wr_ack_i_reg ;
  input rst;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  input ram_rd_en_pf;
  input prog_full_i216_in;
  input ram_rd_en_pf_q;
  input ram_wr_en_pf_q;
  input prog_full;

  wire [0:0]Q;
  wire clr_full;
  wire d_out_reg_0;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  wire \gwack.wr_ack_i_reg ;
  wire prog_full;
  wire prog_full_i216_in;
  wire ram_rd_en_pf;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf_q;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire write_allow;
  wire write_only;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_5 
       (.I0(rst_d1),
        .I1(Q),
        .I2(wr_en),
        .I3(\gwack.wr_ack_i_reg ),
        .O(write_allow));
  LUT5 #(
    .INIT(32'h04000404)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(\gwack.wr_ack_i_reg ),
        .I1(wr_en),
        .I2(rst_d1),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .I4(ram_rd_en_pf),
        .O(write_only));
  LUT5 #(
    .INIT(32'h55150400)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(clr_full),
        .I1(prog_full_i216_in),
        .I2(ram_rd_en_pf_q),
        .I3(ram_wr_en_pf_q),
        .I4(prog_full),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \gwack.wr_ack_i_i_1 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gwack.wr_ack_i_reg ),
        .I4(wr_en),
        .O(d_out_reg_0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module mcu_axi_mcdma_0_0_xpm_fifo_reg_bit_10
   (rst_d1,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    overflow_i0,
    write_only,
    ram_wr_en_pf,
    read_only,
    wr_rst_busy,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ,
    S,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    wr_clk,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ,
    rst,
    almost_full,
    wr_en,
    \gof.overflow_i_reg ,
    ram_empty_i,
    rd_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ,
    ram_rd_en_pf_q,
    ram_wr_en_pf_q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    prog_full,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 );
  output rst_d1;
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  output overflow_i0;
  output write_only;
  output ram_wr_en_pf;
  output read_only;
  output wr_rst_busy;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  output [0:0]S;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [0:0]Q;
  input wr_clk;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  input rst;
  input almost_full;
  input wr_en;
  input \gof.overflow_i_reg ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  input ram_rd_en_pf_q;
  input ram_wr_en_pf_q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  input prog_full;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;

  wire [0:0]Q;
  wire [0:0]S;
  wire almost_full;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  wire \gof.overflow_i_reg ;
  wire overflow_i0;
  wire prog_full;
  wire ram_afull_i;
  wire ram_empty_i;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire rd_en;
  wire read_only;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire write_only;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00FF00EF000000AA)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ),
        .I3(ram_afull_i),
        .I4(rst),
        .I5(almost_full),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  LUT5 #(
    .INIT(32'h000000FB)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(ram_wr_en_pf),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF08CC08)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I3(\gof.overflow_i_reg ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I5(ram_afull_i),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(rst_d1),
        .I1(Q),
        .I2(rst),
        .O(ram_afull_i));
  LUT4 #(
    .INIT(16'hFE01)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_9 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ),
        .O(S));
  LUT6 #(
    .INIT(64'h0000000000005545)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .I5(ram_wr_en_pf),
        .O(read_only));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888A88)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(ram_wr_en_pf),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .O(write_only));
  LUT5 #(
    .INIT(32'h51551000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(ram_afull_i),
        .I1(ram_rd_en_pf_q),
        .I2(ram_wr_en_pf_q),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ),
        .I4(prog_full),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gof.overflow_i_reg ),
        .O(ram_wr_en_pf));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \gof.overflow_i_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gof.overflow_i_reg ),
        .O(overflow_i0));
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(rst_d1),
        .I1(Q),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module mcu_axi_mcdma_0_0_xpm_fifo_reg_bit_20
   (rst_d1,
    overflow_i0,
    D,
    ram_wr_en_pf,
    write_only,
    \gen_fwft.empty_fwft_i_reg ,
    \gen_fwft.empty_fwft_i_reg_0 ,
    read_only,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    wr_rst_busy,
    Q,
    wr_clk,
    \gof.overflow_i_reg ,
    wr_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    rd_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ,
    ram_empty_i,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] );
  output rst_d1;
  output overflow_i0;
  output [0:0]D;
  output ram_wr_en_pf;
  output write_only;
  output \gen_fwft.empty_fwft_i_reg ;
  output [0:0]\gen_fwft.empty_fwft_i_reg_0 ;
  output read_only;
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output wr_rst_busy;
  input [0:0]Q;
  input wr_clk;
  input \gof.overflow_i_reg ;
  input wr_en;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  input rd_en;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  input ram_empty_i;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire [0:0]\gen_fwft.empty_fwft_i_reg_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ;
  wire \gof.overflow_i_reg ;
  wire overflow_i0;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire read_only;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire write_only;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEEEEEFEE)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 
       (.I0(ram_wr_en_pf),
        .I1(ram_empty_i),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 [0]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 [1]),
        .I4(rd_en),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h01FEFE01)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[0]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ),
        .I1(ram_wr_en_pf),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ),
        .O(\gen_fwft.empty_fwft_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hFEFF00FE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ),
        .I1(ram_wr_en_pf),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ),
        .O(\gen_fwft.empty_fwft_i_reg ));
  LUT6 #(
    .INIT(64'h00000000000000FB)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(rd_en),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 [1]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 [0]),
        .I3(ram_empty_i),
        .I4(ram_wr_en_pf),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .O(read_only));
  LUT6 #(
    .INIT(64'hFFFFAABA00000000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .I1(rd_en),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 [1]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 [0]),
        .I4(ram_empty_i),
        .I5(ram_wr_en_pf),
        .O(write_only));
  LUT4 #(
    .INIT(16'h7887)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[1]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ),
        .I1(ram_wr_en_pf),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ),
        .O(D));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gof.overflow_i_reg ),
        .I2(rst_d1),
        .I3(Q),
        .O(ram_wr_en_pf));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(\gof.overflow_i_reg ),
        .I1(rst_d1),
        .I2(Q),
        .I3(wr_en),
        .O(overflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(rst_d1),
        .I1(Q),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module mcu_axi_mcdma_0_0_xpm_fifo_reg_bit_27
   (rst_d1,
    overflow_i0,
    D,
    ram_wr_en_pf,
    write_only,
    \gen_fwft.empty_fwft_i_reg ,
    \gen_fwft.empty_fwft_i_reg_0 ,
    read_only,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    wr_rst_busy,
    Q,
    wr_clk,
    \gof.overflow_i_reg ,
    wr_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    rd_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ,
    ram_empty_i,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] );
  output rst_d1;
  output overflow_i0;
  output [0:0]D;
  output ram_wr_en_pf;
  output write_only;
  output \gen_fwft.empty_fwft_i_reg ;
  output [0:0]\gen_fwft.empty_fwft_i_reg_0 ;
  output read_only;
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output wr_rst_busy;
  input [0:0]Q;
  input wr_clk;
  input \gof.overflow_i_reg ;
  input wr_en;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  input rd_en;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  input ram_empty_i;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire [0:0]\gen_fwft.empty_fwft_i_reg_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ;
  wire \gof.overflow_i_reg ;
  wire overflow_i0;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire read_only;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire write_only;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEEEEEFEE)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 
       (.I0(ram_wr_en_pf),
        .I1(ram_empty_i),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 [0]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 [1]),
        .I4(rd_en),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h01FEFE01)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[0]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ),
        .I1(ram_wr_en_pf),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ),
        .O(\gen_fwft.empty_fwft_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hFEFF00FE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ),
        .I1(ram_wr_en_pf),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ),
        .O(\gen_fwft.empty_fwft_i_reg ));
  LUT6 #(
    .INIT(64'h00000000000000FB)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(rd_en),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 [1]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 [0]),
        .I3(ram_empty_i),
        .I4(ram_wr_en_pf),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .O(read_only));
  LUT6 #(
    .INIT(64'hFFFFAABA00000000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .I1(rd_en),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 [1]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 [0]),
        .I4(ram_empty_i),
        .I5(ram_wr_en_pf),
        .O(write_only));
  LUT4 #(
    .INIT(16'h7887)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[1]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ),
        .I1(ram_wr_en_pf),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ),
        .O(D));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gof.overflow_i_reg ),
        .I2(rst_d1),
        .I3(Q),
        .O(ram_wr_en_pf));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(\gof.overflow_i_reg ),
        .I1(rst_d1),
        .I2(Q),
        .I3(wr_en),
        .O(overflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(rst_d1),
        .I1(Q),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module mcu_axi_mcdma_0_0_xpm_fifo_reg_bit_34
   (rst_d1,
    overflow_i0,
    DI,
    d_out_reg_0,
    clr_full,
    write_only,
    read_only,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg ,
    Q,
    wr_clk,
    \gof.overflow_i_reg ,
    wr_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ,
    rst,
    prog_full_i216_in,
    ram_wr_en_pf_q,
    ram_rd_en_pf_q,
    prog_full);
  output rst_d1;
  output overflow_i0;
  output [0:0]DI;
  output d_out_reg_0;
  output clr_full;
  output write_only;
  output read_only;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg ;
  input [0:0]Q;
  input wr_clk;
  input \gof.overflow_i_reg ;
  input wr_en;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  input rst;
  input prog_full_i216_in;
  input ram_wr_en_pf_q;
  input ram_rd_en_pf_q;
  input prog_full;

  wire [0:0]DI;
  wire [0:0]Q;
  wire clr_full;
  wire d_out_reg_0;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg ;
  wire \gof.overflow_i_reg ;
  wire overflow_i0;
  wire prog_full;
  wire prog_full_i216_in;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf_q;
  wire read_only;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire write_only;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2 
       (.I0(rst_d1),
        .I1(Q),
        .I2(wr_en),
        .I3(\gof.overflow_i_reg ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h44444044)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .I2(\gof.overflow_i_reg ),
        .I3(wr_en),
        .I4(rst_d1),
        .O(read_only));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h04000404)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(\gof.overflow_i_reg ),
        .I1(wr_en),
        .I2(rst_d1),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .O(write_only));
  LUT5 #(
    .INIT(32'h51550040)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(clr_full),
        .I1(prog_full_i216_in),
        .I2(ram_wr_en_pf_q),
        .I3(ram_rd_en_pf_q),
        .I4(prog_full),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(rst_d1),
        .I1(Q),
        .I2(\gof.overflow_i_reg ),
        .I3(wr_en),
        .O(overflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \gwack.wr_ack_i_i_1 
       (.I0(rst_d1),
        .I1(\gof.overflow_i_reg ),
        .I2(wr_en),
        .I3(Q),
        .I4(rst),
        .O(d_out_reg_0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module mcu_axi_mcdma_0_0_xpm_fifo_rst
   (overflow_i0,
    Q,
    read_only,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    ram_wr_en_pf,
    wr_rst_busy,
    SR,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ,
    underflow_i0,
    rst,
    \gof.overflow_i_reg ,
    rst_d1,
    wr_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ,
    ram_rd_en_pf,
    ram_empty_i,
    rd_en,
    \grdc.rd_data_count_i_reg[2] ,
    prog_empty,
    write_only_q,
    read_only_q,
    prog_empty_i1,
    wr_clk);
  output overflow_i0;
  output [0:0]Q;
  output read_only;
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output ram_wr_en_pf;
  output wr_rst_busy;
  output [0:0]SR;
  output \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  output underflow_i0;
  input rst;
  input \gof.overflow_i_reg ;
  input rst_d1;
  input wr_en;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  input ram_rd_en_pf;
  input ram_empty_i;
  input rd_en;
  input [1:0]\grdc.rd_data_count_i_reg[2] ;
  input prog_empty;
  input write_only_q;
  input read_only_q;
  input prog_empty_i1;
  input wr_clk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  wire \gof.overflow_i_reg ;
  wire [1:0]\grdc.rd_data_count_i_reg[2] ;
  wire overflow_i0;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire prog_empty_i1;
  wire ram_empty_i;
  wire ram_rd_en_pf;
  wire ram_wr_en_pf;
  wire rd_en;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire write_only_q;

  LUT5 #(
    .INIT(32'h00005545)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\grdc.rd_data_count_i_reg[2] [1]),
        .I3(\grdc.rd_data_count_i_reg[2] [0]),
        .I4(ram_wr_en_pf),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  LUT5 #(
    .INIT(32'hFFAEEEEE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(Q),
        .I1(prog_empty),
        .I2(write_only_q),
        .I3(read_only_q),
        .I4(prog_empty_i1),
        .O(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h4444444444444044)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ),
        .I1(ram_rd_en_pf),
        .I2(\gof.overflow_i_reg ),
        .I3(wr_en),
        .I4(Q),
        .I5(rst_d1),
        .O(read_only));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gof.overflow_i_reg ),
        .I2(Q),
        .I3(rst_d1),
        .O(ram_wr_en_pf));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(\gof.overflow_i_reg ),
        .I1(Q),
        .I2(rst_d1),
        .I3(wr_en),
        .O(overflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \grdc.rd_data_count_i[5]_i_1 
       (.I0(\grdc.rd_data_count_i_reg[2] [0]),
        .I1(\grdc.rd_data_count_i_reg[2] [1]),
        .I2(Q),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ),
        .I1(Q),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(Q),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module mcu_axi_mcdma_0_0_xpm_fifo_rst_13
   (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ,
    SR,
    underflow_i0,
    rst,
    \gwack.wr_ack_i_reg ,
    rst_d1,
    wr_en,
    read_only_q,
    prog_empty,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ,
    write_only_q,
    \grdc.rd_data_count_i_reg[4] ,
    rd_en,
    \guf.underflow_i_reg ,
    wr_clk);
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]Q;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  output [0:0]SR;
  output underflow_i0;
  input rst;
  input \gwack.wr_ack_i_reg ;
  input rst_d1;
  input wr_en;
  input read_only_q;
  input prog_empty;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  input write_only_q;
  input [1:0]\grdc.rd_data_count_i_reg[4] ;
  input rd_en;
  input \guf.underflow_i_reg ;
  input wr_clk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire [1:0]\grdc.rd_data_count_i_reg[4] ;
  wire \guf.underflow_i_reg ;
  wire \gwack.wr_ack_i_reg ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire rd_en;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire write_only_q;

  LUT5 #(
    .INIT(32'hFFFFCACE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(read_only_q),
        .I1(prog_empty),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ),
        .I3(write_only_q),
        .I4(Q),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[7]_i_1 
       (.I0(Q),
        .I1(\grdc.rd_data_count_i_reg[4] [0]),
        .I2(\grdc.rd_data_count_i_reg[4] [1]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \guf.underflow_i_i_1 
       (.I0(rd_en),
        .I1(\guf.underflow_i_reg ),
        .I2(Q),
        .O(underflow_i0));
  LUT5 #(
    .INIT(32'h00010000)) 
    \gwack.wr_ack_i_i_1 
       (.I0(rst),
        .I1(\gwack.wr_ack_i_reg ),
        .I2(Q),
        .I3(rst_d1),
        .I4(wr_en),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module mcu_axi_mcdma_0_0_xpm_fifo_rst_23
   (\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ,
    Q,
    clr_full,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ,
    \gen_fwft.count_rst ,
    SR,
    underflow_i0,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg ,
    rst,
    rst_d1,
    \gwack.wr_ack_i_reg ,
    wr_en,
    prog_empty,
    write_only_q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_1 ,
    read_only_q,
    \grdc.rd_data_count_i_reg[1] ,
    ram_empty_i,
    \guf.underflow_i_reg ,
    rd_en,
    ram_wr_en_pf_q,
    ram_rd_en_pf_q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    prog_full,
    wr_clk);
  output \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  output [0:0]Q;
  output clr_full;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  output \gen_fwft.count_rst ;
  output [0:0]SR;
  output underflow_i0;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg ;
  input rst;
  input rst_d1;
  input \gwack.wr_ack_i_reg ;
  input wr_en;
  input prog_empty;
  input write_only_q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_1 ;
  input read_only_q;
  input [1:0]\grdc.rd_data_count_i_reg[1] ;
  input ram_empty_i;
  input \guf.underflow_i_reg ;
  input rd_en;
  input ram_wr_en_pf_q;
  input ram_rd_en_pf_q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  input prog_full;
  input wr_clk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire clr_full;
  wire \gen_fwft.count_rst ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  wire [1:0]\grdc.rd_data_count_i_reg[1] ;
  wire \guf.underflow_i_reg ;
  wire \gwack.wr_ack_i_reg ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf_q;
  wire rd_en;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire write_only_q;

  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \count_value_i[1]_i_4 
       (.I0(\grdc.rd_data_count_i_reg[1] [1]),
        .I1(\grdc.rd_data_count_i_reg[1] [0]),
        .I2(ram_empty_i),
        .I3(Q),
        .O(\gen_fwft.count_rst ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(rst),
        .I1(Q),
        .I2(rst_d1),
        .O(clr_full));
  LUT6 #(
    .INIT(64'hFFFAFAFAF2FAFAFA)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(write_only_q),
        .I2(Q),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0 ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_1 ),
        .I5(read_only_q),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ));
  LUT5 #(
    .INIT(32'h00BF0020)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(ram_wr_en_pf_q),
        .I1(ram_rd_en_pf_q),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ),
        .I3(clr_full),
        .I4(prog_full),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(Q),
        .I1(\grdc.rd_data_count_i_reg[1] [0]),
        .I2(\grdc.rd_data_count_i_reg[1] [1]),
        .O(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(Q),
        .I1(\guf.underflow_i_reg ),
        .I2(rd_en),
        .O(underflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \gwack.wr_ack_i_i_1 
       (.I0(rst),
        .I1(Q),
        .I2(rst_d1),
        .I3(\gwack.wr_ack_i_reg ),
        .I4(wr_en),
        .O(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module mcu_axi_mcdma_0_0_xpm_fifo_rst_31
   (\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ,
    Q,
    clr_full,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ,
    \gen_fwft.count_rst ,
    SR,
    underflow_i0,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg ,
    rst,
    rst_d1,
    \gwack.wr_ack_i_reg ,
    wr_en,
    prog_empty,
    write_only_q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_1 ,
    read_only_q,
    \grdc.rd_data_count_i_reg[1] ,
    ram_empty_i,
    \guf.underflow_i_reg ,
    rd_en,
    ram_wr_en_pf_q,
    ram_rd_en_pf_q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    prog_full,
    wr_clk);
  output \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  output [0:0]Q;
  output clr_full;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  output \gen_fwft.count_rst ;
  output [0:0]SR;
  output underflow_i0;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg ;
  input rst;
  input rst_d1;
  input \gwack.wr_ack_i_reg ;
  input wr_en;
  input prog_empty;
  input write_only_q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_1 ;
  input read_only_q;
  input [1:0]\grdc.rd_data_count_i_reg[1] ;
  input ram_empty_i;
  input \guf.underflow_i_reg ;
  input rd_en;
  input ram_wr_en_pf_q;
  input ram_rd_en_pf_q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  input prog_full;
  input wr_clk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire clr_full;
  wire \gen_fwft.count_rst ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  wire [1:0]\grdc.rd_data_count_i_reg[1] ;
  wire \guf.underflow_i_reg ;
  wire \gwack.wr_ack_i_reg ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf_q;
  wire rd_en;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire write_only_q;

  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \count_value_i[1]_i_4 
       (.I0(\grdc.rd_data_count_i_reg[1] [1]),
        .I1(\grdc.rd_data_count_i_reg[1] [0]),
        .I2(ram_empty_i),
        .I3(Q),
        .O(\gen_fwft.count_rst ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(rst),
        .I1(Q),
        .I2(rst_d1),
        .O(clr_full));
  LUT6 #(
    .INIT(64'hFFFAFAFAF2FAFAFA)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(write_only_q),
        .I2(Q),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0 ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_1 ),
        .I5(read_only_q),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ));
  LUT5 #(
    .INIT(32'h00BF0020)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(ram_wr_en_pf_q),
        .I1(ram_rd_en_pf_q),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ),
        .I3(clr_full),
        .I4(prog_full),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(Q),
        .I1(\grdc.rd_data_count_i_reg[1] [0]),
        .I2(\grdc.rd_data_count_i_reg[1] [1]),
        .O(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(Q),
        .I1(\guf.underflow_i_reg ),
        .I2(rd_en),
        .O(underflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \gwack.wr_ack_i_i_1 
       (.I0(rst),
        .I1(Q),
        .I2(rst_d1),
        .I3(\gwack.wr_ack_i_reg ),
        .I4(wr_en),
        .O(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module mcu_axi_mcdma_0_0_xpm_fifo_rst_37
   (\gen_pntr_flags_cc.ram_empty_i_reg ,
    ram_wr_en_pf,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ,
    wr_rst_busy,
    SR,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    underflow_i0,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    rst,
    ram_empty_i,
    rd_en,
    Q,
    wr_en,
    \count_value_i_reg[7] ,
    rst_d1,
    write_only_q,
    prog_empty,
    prog_empty_i1,
    read_only_q,
    \guf.underflow_i_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 ,
    wr_clk);
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output ram_wr_en_pf;
  output [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  output wr_rst_busy;
  output [0:0]SR;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  output underflow_i0;
  output [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input rst;
  input ram_empty_i;
  input rd_en;
  input [1:0]Q;
  input wr_en;
  input \count_value_i_reg[7] ;
  input rst_d1;
  input write_only_q;
  input prog_empty;
  input prog_empty_i1;
  input read_only_q;
  input \guf.underflow_i_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 ;
  input wr_clk;

  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i_reg[7] ;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  wire \guf.underflow_i_reg ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire prog_empty_i1;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire write_only_q;

  LUT5 #(
    .INIT(32'h00005455)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ram_wr_en_pf),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  LUT5 #(
    .INIT(32'hFF2F00D0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6 
       (.I0(ram_wr_en_pf),
        .I1(\count_value_i_reg[7] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ),
        .I3(\guf.underflow_i_reg ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT5 #(
    .INIT(32'hFFFFFC4C)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(write_only_q),
        .I1(prog_empty),
        .I2(prog_empty_i1),
        .I3(read_only_q),
        .I4(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[7] ),
        .I2(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ),
        .I3(rst_d1),
        .O(ram_wr_en_pf));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[8]_i_1 
       (.I0(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\guf.underflow_i_reg ),
        .I1(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
(* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) (* FIFO_WRITE_DEPTH = "16" *) 
(* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "12" *) (* READ_MODE = "fwft" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "12" *) (* WR_DATA_COUNT_WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
module mcu_axi_mcdma_0_0_xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [11:0]din;
  output full;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [11:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_empty;
  wire almost_full;
  wire data_valid;
  wire [11:0]din;
  wire [11:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_ack;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;

  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "192" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "12" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "12" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "4" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  mcu_axi_mcdma_0_0_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(wr_ack),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
(* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) (* FIFO_WRITE_DEPTH = "16" *) 
(* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "16" *) (* READ_MODE = "fwft" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "16" *) (* WR_DATA_COUNT_WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
module mcu_axi_mcdma_0_0_xpm_fifo_sync__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [15:0]din;
  output full;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [15:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_empty;
  wire almost_full;
  wire data_valid;
  wire [15:0]din;
  wire [15:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_ack;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;

  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "256" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "16" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "16" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "4" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  mcu_axi_mcdma_0_0_xpm_fifo_base__parameterized0 xpm_fifo_base_inst
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(wr_ack),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
(* FIFO_MEMORY_TYPE = "block" *) (* FIFO_READ_LATENCY = "0" *) (* FIFO_WRITE_DEPTH = "256" *) 
(* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "65" *) (* READ_MODE = "fwft" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "65" *) (* WR_DATA_COUNT_WIDTH = "9" *) (* XPM_MODULE = "TRUE" *) 
module mcu_axi_mcdma_0_0_xpm_fifo_sync__parameterized3
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [64:0]din;
  output full;
  output prog_full;
  output [8:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [64:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_empty;
  wire almost_full;
  wire data_valid;
  wire [64:0]din;
  wire [64:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_ack;
  wire wr_clk;
  wire [8:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;

  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "256" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "16640" *) 
  (* FIFO_WRITE_DEPTH = "256" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "251" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "251" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "9" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "8" *) 
  (* READ_DATA_WIDTH = "65" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "65" *) 
  (* WR_DATA_COUNT_WIDTH = "9" *) 
  (* WR_DC_WIDTH_EXT = "9" *) 
  (* WR_DEPTH_LOG = "8" *) 
  (* WR_PNTR_WIDTH = "8" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "7" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  mcu_axi_mcdma_0_0_xpm_fifo_base__parameterized1 xpm_fifo_base_inst
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(wr_ack),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
(* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) (* FIFO_WRITE_DEPTH = "32" *) 
(* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "6" *) (* READ_MODE = "fwft" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "6" *) (* WR_DATA_COUNT_WIDTH = "6" *) (* XPM_MODULE = "TRUE" *) 
module mcu_axi_mcdma_0_0_xpm_fifo_sync__parameterized5
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [5:0]din;
  output full;
  output prog_full;
  output [5:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [5:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_empty;
  wire almost_full;
  wire data_valid;
  wire [5:0]din;
  wire [5:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_ack;
  wire wr_clk;
  wire [5:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;

  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "32" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "192" *) 
  (* FIFO_WRITE_DEPTH = "32" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "27" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "27" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "6" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "5" *) 
  (* READ_DATA_WIDTH = "6" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "6" *) 
  (* WR_DATA_COUNT_WIDTH = "6" *) 
  (* WR_DC_WIDTH_EXT = "6" *) 
  (* WR_DEPTH_LOG = "5" *) 
  (* WR_PNTR_WIDTH = "5" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "3" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  mcu_axi_mcdma_0_0_xpm_fifo_base__parameterized2 xpm_fifo_base_inst
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(wr_ack),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
(* FIFO_MEMORY_TYPE = "block" *) (* FIFO_READ_LATENCY = "0" *) (* FIFO_WRITE_DEPTH = "128" *) 
(* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "38" *) (* READ_MODE = "fwft" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "38" *) (* WR_DATA_COUNT_WIDTH = "8" *) (* XPM_MODULE = "TRUE" *) 
module mcu_axi_mcdma_0_0_xpm_fifo_sync__parameterized7
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [37:0]din;
  output full;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [37:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_empty;
  wire almost_full;
  wire data_valid;
  wire [37:0]din;
  wire [37:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_ack;
  wire wr_clk;
  wire [7:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;

  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "128" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "4864" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "123" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "123" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "8" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "7" *) 
  (* READ_DATA_WIDTH = "38" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "38" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* WR_DC_WIDTH_EXT = "8" *) 
  (* WR_DEPTH_LOG = "7" *) 
  (* WR_PNTR_WIDTH = "7" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  mcu_axi_mcdma_0_0_xpm_fifo_base__parameterized3 xpm_fifo_base_inst
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(wr_ack),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* ADDR_WIDTH_A = "9" *) (* ADDR_WIDTH_B = "9" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "33" *) (* BYTE_WRITE_WIDTH_B = "33" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "16896" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "512" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "33" *) (* P_MIN_WIDTH_DATA_A = "33" *) (* P_MIN_WIDTH_DATA_B = "33" *) 
(* P_MIN_WIDTH_DATA_ECC = "33" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "33" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "9" *) 
(* P_WIDTH_ADDR_READ_B = "9" *) (* P_WIDTH_ADDR_WRITE_A = "9" *) (* P_WIDTH_ADDR_WRITE_B = "9" *) 
(* P_WIDTH_COL_WRITE_A = "33" *) (* P_WIDTH_COL_WRITE_B = "33" *) (* READ_DATA_WIDTH_A = "33" *) 
(* READ_DATA_WIDTH_B = "33" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "1" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "33" *) (* WRITE_DATA_WIDTH_B = "33" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "36" *) 
(* rstb_loop_iter = "36" *) 
module mcu_axi_mcdma_0_0_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [8:0]addra;
  input [32:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [32:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [8:0]addrb;
  input [32:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [32:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [8:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire [32:0]dina;
  wire [32:0]doutb;
  wire ena;
  wire enb;
  wire regceb;
  wire sleep;
  wire [0:0]wea;
  wire [1:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "32" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "16896" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "32" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "32" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({addrb,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI(dina[15:0]),
        .DIBDI(dina[31:16]),
        .DIPADIP({1'b1,dina[32]}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(doutb[15:0]),
        .DOBDO(doutb[31:16]),
        .DOPADOP({\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [1],doutb[32]}),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea}));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "12" *) (* BYTE_WRITE_WIDTH_B = "12" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "192" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "12" *) (* P_MIN_WIDTH_DATA_A = "12" *) (* P_MIN_WIDTH_DATA_B = "12" *) 
(* P_MIN_WIDTH_DATA_ECC = "12" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "12" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) 
(* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) 
(* P_WIDTH_COL_WRITE_A = "12" *) (* P_WIDTH_COL_WRITE_B = "12" *) (* READ_DATA_WIDTH_A = "12" *) 
(* READ_DATA_WIDTH_B = "12" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "12" *) (* WRITE_DATA_WIDTH_B = "12" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "12" *) 
(* rstb_loop_iter = "12" *) 
module mcu_axi_mcdma_0_0_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [11:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [11:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [11:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [11:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire [11:0]dina;
  wire [11:0]doutb;
  wire enb;
  wire [11:0]\gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[0] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[10] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[11] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[1] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[2] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[3] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[4] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[5] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[6] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[7] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[8] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[9] ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[7:6]),
        .DIB(dina[9:8]),
        .DIC(dina[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [7:6]),
        .DOB(\gen_rd_b.doutb_reg0 [9:8]),
        .DOC(\gen_rd_b.doutb_reg0 [11:10]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "16" *) (* BYTE_WRITE_WIDTH_B = "16" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "256" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "16" *) (* P_MIN_WIDTH_DATA_A = "16" *) (* P_MIN_WIDTH_DATA_B = "16" *) 
(* P_MIN_WIDTH_DATA_ECC = "16" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "16" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) 
(* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) 
(* P_WIDTH_COL_WRITE_A = "16" *) (* P_WIDTH_COL_WRITE_B = "16" *) (* READ_DATA_WIDTH_A = "16" *) 
(* READ_DATA_WIDTH_B = "16" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "16" *) (* WRITE_DATA_WIDTH_B = "16" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "16" *) 
(* rstb_loop_iter = "16" *) 
module mcu_axi_mcdma_0_0_xpm_memory_base__parameterized1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [15:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [15:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [15:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [15:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]doutb;
  wire enb;
  wire [15:0]\gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[0] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[10] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[11] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[12] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[13] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[14] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[15] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[1] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[2] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[3] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[4] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[5] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[6] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[7] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[8] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[9] ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[12] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[13] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[14] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[12] ),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[13] ),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[14] ),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[15] ),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[13:12]),
        .DIB(dina[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [13:12]),
        .DOB(\gen_rd_b.doutb_reg0 [15:14]),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[7:6]),
        .DIB(dina[9:8]),
        .DIC(dina[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [7:6]),
        .DOB(\gen_rd_b.doutb_reg0 [9:8]),
        .DOC(\gen_rd_b.doutb_reg0 [11:10]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "65" *) (* BYTE_WRITE_WIDTH_B = "65" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "16640" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "256" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "65" *) (* P_MIN_WIDTH_DATA_A = "65" *) (* P_MIN_WIDTH_DATA_B = "65" *) 
(* P_MIN_WIDTH_DATA_ECC = "65" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "65" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "8" *) 
(* P_WIDTH_ADDR_READ_B = "8" *) (* P_WIDTH_ADDR_WRITE_A = "8" *) (* P_WIDTH_ADDR_WRITE_B = "8" *) 
(* P_WIDTH_COL_WRITE_A = "65" *) (* P_WIDTH_COL_WRITE_B = "65" *) (* READ_DATA_WIDTH_A = "65" *) 
(* READ_DATA_WIDTH_B = "65" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "65" *) (* WRITE_DATA_WIDTH_B = "65" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "68" *) 
(* rstb_loop_iter = "68" *) 
module mcu_axi_mcdma_0_0_xpm_memory_base__parameterized2
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [64:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [64:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [64:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [64:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [64:0]dina;
  wire [64:0]doutb;
  wire ena;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ;
  wire [3:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "64" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "64" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "16640" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "64" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "64" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b1,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(dina[31:0]),
        .DIBDI(dina[63:32]),
        .DIPADIP({1'b1,1'b1,1'b1,dina[64]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(doutb[31:0]),
        .DOBDO(doutb[63:32]),
        .DOPADOP({\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [3:1],doutb[64]}),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({ena,ena,ena,ena,ena,ena,ena,ena}));
endmodule

(* ADDR_WIDTH_A = "5" *) (* ADDR_WIDTH_B = "5" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "6" *) (* BYTE_WRITE_WIDTH_B = "6" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "192" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "32" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "6" *) (* P_MIN_WIDTH_DATA_A = "6" *) (* P_MIN_WIDTH_DATA_B = "6" *) 
(* P_MIN_WIDTH_DATA_ECC = "6" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "6" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "5" *) 
(* P_WIDTH_ADDR_READ_B = "5" *) (* P_WIDTH_ADDR_WRITE_A = "5" *) (* P_WIDTH_ADDR_WRITE_B = "5" *) 
(* P_WIDTH_COL_WRITE_A = "6" *) (* P_WIDTH_COL_WRITE_B = "6" *) (* READ_DATA_WIDTH_A = "6" *) 
(* READ_DATA_WIDTH_B = "6" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "6" *) (* WRITE_DATA_WIDTH_B = "6" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "8" *) 
(* rstb_loop_iter = "8" *) 
module mcu_axi_mcdma_0_0_xpm_memory_base__parameterized3
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [4:0]addra;
  input [5:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [5:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [4:0]addrb;
  input [5:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [5:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [4:0]addra;
  wire [4:0]addrb;
  wire clka;
  wire [5:0]dina;
  wire [5:0]doutb;
  wire enb;
  wire [5:0]\gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[0] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[1] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[2] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[3] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[4] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[5] ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5_DOD_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .Q(doutb[5]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "7" *) (* ADDR_WIDTH_B = "7" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "38" *) (* BYTE_WRITE_WIDTH_B = "38" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "4864" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "128" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "38" *) (* P_MIN_WIDTH_DATA_A = "38" *) (* P_MIN_WIDTH_DATA_B = "38" *) 
(* P_MIN_WIDTH_DATA_ECC = "38" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "38" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "7" *) 
(* P_WIDTH_ADDR_READ_B = "7" *) (* P_WIDTH_ADDR_WRITE_A = "7" *) (* P_WIDTH_ADDR_WRITE_B = "7" *) 
(* P_WIDTH_COL_WRITE_A = "38" *) (* P_WIDTH_COL_WRITE_B = "38" *) (* READ_DATA_WIDTH_A = "38" *) 
(* READ_DATA_WIDTH_B = "38" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "38" *) (* WRITE_DATA_WIDTH_B = "38" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "40" *) 
(* rstb_loop_iter = "40" *) 
module mcu_axi_mcdma_0_0_xpm_memory_base__parameterized4
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [6:0]addra;
  input [37:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [37:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [6:0]addrb;
  input [37:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [37:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [6:0]addra;
  wire [6:0]addrb;
  wire clka;
  wire [37:0]dina;
  wire [37:0]doutb;
  wire ena;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ;
  wire [31:6]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d38" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "37" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d38" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "37" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4864" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "37" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "37" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(dina[31:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[37:32]}),
        .DIPADIP({1'b1,1'b1,1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(doutb[31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [31:6],doutb[37:32]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({ena,ena,ena,ena,ena,ena,ena,ena}));
endmodule

(* ADDR_WIDTH_A = "9" *) (* ADDR_WIDTH_B = "9" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "33" *) (* CASCADE_HEIGHT = "0" *) (* CLOCKING_MODE = "common_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "block" *) (* MEMORY_SIZE = "16896" *) 
(* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_sdpram" *) (* P_CLOCKING_MODE = "0" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "2" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_B = "2" *) (* READ_DATA_WIDTH_B = "33" *) 
(* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) (* WRITE_DATA_WIDTH_A = "33" *) 
(* WRITE_MODE_B = "no_change" *) (* XPM_MODULE = "TRUE" *) 
module mcu_axi_mcdma_0_0_xpm_memory_sdpram
   (sleep,
    clka,
    ena,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    addrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input ena;
  input [0:0]wea;
  input [8:0]addra;
  input [32:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [8:0]addrb;
  output [32:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [8:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire [32:0]dina;
  wire [32:0]doutb;
  wire ena;
  wire enb;
  wire regceb;
  wire sleep;
  wire [0:0]wea;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;
  wire [32:0]NLW_xpm_memory_base_inst_douta_UNCONNECTED;

  assign dbiterrb = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "9" *) 
  (* ADDR_WIDTH_B = "9" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "33" *) 
  (* BYTE_WRITE_WIDTH_B = "33" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "32" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "33" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "16896" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "512" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "33" *) 
  (* P_MIN_WIDTH_DATA_A = "33" *) 
  (* P_MIN_WIDTH_DATA_B = "33" *) 
  (* P_MIN_WIDTH_DATA_ECC = "33" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "33" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "9" *) 
  (* P_WIDTH_ADDR_READ_B = "9" *) 
  (* P_WIDTH_ADDR_WRITE_A = "9" *) 
  (* P_WIDTH_ADDR_WRITE_B = "9" *) 
  (* P_WIDTH_COL_WRITE_A = "33" *) 
  (* P_WIDTH_COL_WRITE_B = "33" *) 
  (* READ_DATA_WIDTH_A = "33" *) 
  (* READ_DATA_WIDTH_B = "33" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "33" *) 
  (* WRITE_DATA_WIDTH_B = "33" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "36" *) 
  (* rstb_loop_iter = "36" *) 
  mcu_axi_mcdma_0_0_xpm_memory_base xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_xpm_memory_base_inst_douta_UNCONNECTED[32:0]),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(regceb),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
