Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Sep 13 16:01:45 2022
| Host         : ysjmachine running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file single_cycle_cpu_control_sets_placed.rpt
| Design       : single_cycle_cpu
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    45 |
|    Minimum number of control sets                        |    45 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    45 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    38 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             124 |           32 |
| Yes          | No                    | No                     |            1056 |          751 |
| Yes          | No                    | Yes                    |              33 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------------+------------------+------------------+----------------+--------------+
|      Clock Signal     |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+--------------------------------+------------------+------------------+----------------+--------------+
|  clk_BUFG             | R0/s_state_reg                 | go_IBUF          |                1 |              1 |         1.00 |
|  sbdis/d1/clk_N_reg_0 |                                |                  |                1 |              3 |         3.00 |
|  clk_BUFG             | REG1/p_0_in__1                 |                  |                2 |              8 |         4.00 |
|  clk_BUFG             | REG1/p_0_in                    |                  |                2 |              8 |         4.00 |
|  clk_BUFG             | REG1/p_0_in__2                 |                  |                2 |              8 |         4.00 |
|  clk_BUFG             | REG1/p_0_in__0                 |                  |                2 |              8 |         4.00 |
|  clk_500M_IBUF_BUFG   |                                |                  |                4 |              8 |         2.00 |
|  clk_500M_IBUF_BUFG   |                                | sbdis/d1/clk_N   |                8 |             31 |         3.88 |
|  clk_500M_IBUF_BUFG   |                                | Ddd0/clk_N_0     |                8 |             31 |         3.88 |
|  clk_500M_IBUF_BUFG   |                                | Ddd1/clk_N       |                8 |             31 |         3.88 |
|  clk_500M_IBUF_BUFG   |                                | Ddd2/clk_N       |                8 |             31 |         3.88 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_26[0] |                  |               24 |             32 |         1.33 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_28[0] |                  |               23 |             32 |         1.39 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_3[0]  |                  |               24 |             32 |         1.33 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_4[0]  |                  |               21 |             32 |         1.52 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_5[0]  |                  |               26 |             32 |         1.23 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_6[0]  |                  |               24 |             32 |         1.33 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_7[0]  |                  |               26 |             32 |         1.23 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_27[0] |                  |               24 |             32 |         1.33 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_8[0]  |                  |               23 |             32 |         1.39 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_10[0] |                  |               22 |             32 |         1.45 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_17[0] |                  |               23 |             32 |         1.39 |
|  clk_BUFG             | R0/s_state_reg                 |                  |                8 |             32 |         4.00 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_23[0] |                  |               23 |             32 |         1.39 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_9[0]  |                  |               23 |             32 |         1.39 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_0[0]  |                  |               25 |             32 |         1.28 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_11[0] |                  |               22 |             32 |         1.45 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_13[0] |                  |               25 |             32 |         1.28 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_16[0] |                  |               23 |             32 |         1.39 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_15[0] |                  |               23 |             32 |         1.39 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_21[0] |                  |               21 |             32 |         1.52 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_22[0] |                  |               26 |             32 |         1.23 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_24[0] |                  |               23 |             32 |         1.39 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_25[0] |                  |               25 |             32 |         1.28 |
|  clk_BUFG             | R0/s_state_reg                 | rst_IBUF         |               10 |             32 |         3.20 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_19[0] |                  |               23 |             32 |         1.39 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_12[0] |                  |               22 |             32 |         1.45 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_29[0] |                  |               20 |             32 |         1.60 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_20[0] |                  |               25 |             32 |         1.28 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_2[0]  |                  |               24 |             32 |         1.33 |
|  clk_BUFG             | REG2/REGISTER_FILE_11/E[0]     |                  |               15 |             32 |         2.13 |
|  clk_BUFG             | REG1/E[0]                      |                  |               23 |             32 |         1.39 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_1[0]  |                  |               25 |             32 |         1.28 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_18[0] |                  |               25 |             32 |         1.28 |
|  clk_BUFG             | REG1/s_state_reg[31]_i_8_14[0] |                  |               22 |             32 |         1.45 |
+-----------------------+--------------------------------+------------------+------------------+----------------+--------------+


