// Seed: 1945861741
module module_0 #(
    parameter id_3 = 32'd31
) ();
  logic id_1;
  ;
  logic id_2, _id_3;
  assign id_1 = id_2;
  parameter id_4[~  ~ $realtime : id_3] = 1 - 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd24,
    parameter id_2 = 32'd28
) (
    input tri0 _id_0,
    input tri1 id_1[1 'b0 : 1],
    input tri0 _id_2,
    input wire id_3,
    input uwire id_4,
    input wire id_5[1 : -1],
    output tri1 id_6
);
  generate
    logic id_8, id_9[id_2 : id_0] = 1'b0, id_10, id_11;
    begin : LABEL_0
      begin : LABEL_1
        assign id_6 = 1;
      end
    end
  endgenerate
  module_0 modCall_1 ();
  wire [-1 : 1 'b0] id_12, id_13;
  wire id_14, id_15;
endmodule
