###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62381
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53001:16:53001:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53051:16:53051:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53060:16:53060:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53074:16:53074:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53221:20:53221:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53226:20:53226:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53229:20:53229:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53232:20:53232:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53346:20:53346:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53351:20:53351:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53354:20:53354:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53357:20:53357:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53446:20:53446:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53451:20:53451:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53454:20:53454:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53457:20:53457:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53545:20:53545:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53550:20:53550:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53553:20:53553:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53556:20:53556:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53642:20:53642:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53647:20:53647:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53650:20:53650:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53653:20:53653:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53861:12:53861:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53875:12:53875:23|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54140:12:54140:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54154:12:54154:23|Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv" (library work)
@I::"/home/gfa2226/fpga/edge_detect/uvm/sv/edgedetect.sv" (library work)
@I::"/home/gfa2226/fpga/edge_detect/uvm/sv/fifo.sv" (library work)
@I::"/home/gfa2226/fpga/edge_detect/uvm/sv/grayscale.sv" (library work)
@I::"/home/gfa2226/fpga/edge_detect/uvm/sv/shift_reg.sv" (library work)
Verilog syntax check successful!
@N:: Applying property .distcompmodetop with value 1 on module edgedetect in library work
@N:: Applying property .distcompnoprune with value 1 on module edgedetect in library work
@N:: Applying property .noprune with value 1 on module edgedetect in library work
@N:: Applying property .distcompnoprune with value 1 on module fifo in library work
@N:: Applying property .noprune with value 1 on module fifo in library work
@N:: Applying property .distcompnoprune with value 1 on module sobel in library work
@N:: Applying property .noprune with value 1 on module sobel in library work
@N:: Applying property .distcompnoprune with value 1 on module shift_reg in library work
@N:: Applying property .noprune with value 1 on module shift_reg in library work
@N:: Applying property .distcompnoprune with value 1 on module grayscale in library work
@N:: Applying property .noprune with value 1 on module grayscale in library work
Selecting top level module edgedetect
@N: CG364 :"/home/gfa2226/fpga/edge_detect/uvm/sv/fifo.sv":2:7:2:10|Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000011000
	FIFO_BUFFER_SIZE=32'b00000000000000000000010000000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000001011
   Generated name = fifo_24s_1024s_11s
Running optimization stage 1 on fifo_24s_1024s_11s .......
@N: CL134 :"/home/gfa2226/fpga/edge_detect/uvm/sv/fifo.sv":35:4:35:12|Found RAM fifo_buf, depth=1024, width=24
@N: CG364 :"/home/gfa2226/fpga/edge_detect/uvm/sv/grayscale.sv":1:7:1:15|Synthesizing module grayscale in library work.
Running optimization stage 1 on grayscale .......
@N: CG364 :"/home/gfa2226/fpga/edge_detect/uvm/sv/fifo.sv":2:7:2:10|Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000001000
	FIFO_BUFFER_SIZE=32'b00000000000000000000010000000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000001011
   Generated name = fifo_8s_1024s_11s
Running optimization stage 1 on fifo_8s_1024s_11s .......
@N: CL134 :"/home/gfa2226/fpga/edge_detect/uvm/sv/fifo.sv":35:4:35:12|Found RAM fifo_buf, depth=1024, width=8
@N: CG364 :"/home/gfa2226/fpga/edge_detect/uvm/sv/shift_reg.sv":1:7:1:15|Synthesizing module shift_reg in library work.

	IMG_WIDTH=32'b00000000000000000000001011010000
	REG_SIZE=32'b00000000000000000000010110100011
   Generated name = shift_reg_720s_1443s
@N: CG179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/shift_reg.sv":22:14:22:15|Removing redundant assignment.
Running optimization stage 1 on shift_reg_720s_1443s .......
@N: CG364 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":1:7:1:11|Synthesizing module sobel in library work.

	IMG_HEIGHT=32'b00000000000000000000001000011100
	IMG_WIDTH=32'b00000000000000000000001011010000
	REG_SIZE=32'b00000000000000000000010110100011
   Generated name = sobel_540s_720s_1443s
@N: CG179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":86:47:86:51|Removing redundant assignment.
@N: CG179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":87:44:87:47|Removing redundant assignment.
@N: CG179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":112:43:112:47|Removing redundant assignment.
@N: CG179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":113:40:113:43|Removing redundant assignment.
@W: CG133 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":30:6:30:11|Object bool_c is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on sobel_540s_720s_1443s .......
@W: CL169 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":43:0:43:8|Pruning unused register bool. Make sure that there are no unused intermediate registers.
@N: CG364 :"/home/gfa2226/fpga/edge_detect/uvm/sv/edgedetect.sv":1:7:1:16|Synthesizing module edgedetect in library work.
Running optimization stage 1 on edgedetect .......
Running optimization stage 2 on edgedetect .......
Running optimization stage 2 on sobel_540s_720s_1443s .......
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[31]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[30]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[29]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[28]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[27]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[26]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[25]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[24]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[23]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[22]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[21]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[20]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[19]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[18]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[17]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[16]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[15]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[14]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[13]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[12]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[11]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[10]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[9]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[8]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[7]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[6]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[5]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[4]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[3]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[2]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[1]
@W: CL179 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":64:4:64:7|Found combinational loop at count_c[0]
@N: CL201 :"/home/gfa2226/fpga/edge_detect/uvm/sv/sobel.sv":43:0:43:8|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on shift_reg_720s_1443s .......
@N: CL135 :"/home/gfa2226/fpga/edge_detect/uvm/sv/shift_reg.sv":15:0:15:8|Found sequential shift sr with address depth of 718 words and data bit width of 8.
@N: CL135 :"/home/gfa2226/fpga/edge_detect/uvm/sv/shift_reg.sv":15:0:15:8|Found sequential shift sr with address depth of 718 words and data bit width of 8.
Running optimization stage 2 on fifo_8s_1024s_11s .......
Running optimization stage 2 on grayscale .......
Running optimization stage 2 on fifo_24s_1024s_11s .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: /home/gfa2226/fpga/edge_detect/uvm/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.rt.csv

@END

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 96MB peak: 105MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb  7 02:15:21 2023

###########################################################]
