 2
24 GHz CMOS 收發器線性化技術 
24 GHz CMOS Transceiver Linearization Techniques 
 
計畫編號:  Grant NSC 97-2218-E-155 -009 
        
執行期限： 97 年 8 月 1 日至 98 年 10 月 31 日 
主 持 人：蔡政翰  國立台灣師範大學 應用電子科技學系 助理教授 
E-mail   ：jhtsai@ntnu.edu.tw 
計畫參與人員：王志誠 俞皓鈞 丁崑耀 元智大學 通訊工程學系 
 
一. 中文摘要(關鍵詞：次毫米波，互補式金
氧半導體，單晶微波積體電路、功率放大器、
低雜訊放大器、混頻器、線性化、線性器。) 
本一年期之計畫預備開發應用於下一
代寬頻高速的無線通信系統的 24GHz 高線
性度收發器積體電路，實現的方法將使用互
補式金氧半導體(CMOS)之積體電路技術，開
發 24GHz 收發器積體電路，包括功率放大
器、混頻器以及低雜訊放大器。並且爲了滿
足現今高速無線數位通信系統嚴格的線性度
要求，本計畫針對發射器中的關鍵元件，作
線性度的分析，並且發展線性化電路技術，
達到在有限的電能消耗下，設計一 24GHz 
CMOS 高線性度收發器的目標。 
我們在這一年的計畫中，已成功地使用
互補式金氧半導體 (CMOS)之積體電路技
術，研製出 24 GHz 功率放大器、24 GHz 低
雜訊放大器、及 24 GHz 混頻器，並且針對
這些收發器的關鍵元件做線性度分析，根據
每個電路在收發器系統中所扮演的角色，包
括處理的功率大小與頻率高低，來設計適合
於這些電路的線性化技術，並將這些線性器
整合進積體電路內，完成系統線性化。其中
24 GHz CMOS 功率放大器已發表於國際知
名 SCI 期刊 MWCL [1]。並且針對次毫米波
(24 GHz) CMOS功率放大器提出一低損耗的
內建線性器(built-in linearizer)，在 24 GHz 有
16.8 dBm 的飽和輸出功率(Psat)以及 14.3 
dBm 的輸出 1dB 增益壓縮點功率(P1dB)，並
且達到 10.7%的功率附加效率(PAE)。另外一
24 GHz CMOS 低雜訊放大器內建線性器也
成功的實現在互補式金氧半導體(CMOS)之
積體電路技術，此低雜訊放大器有 13.7dB 的
小訊號增益與 3.8dB 的雜訊參數(NF)，透過
線性器可改善 IM3 達 9dB 且提升其 IIP3 達
6dB。此電路也投稿到國際知名 SCI 期刊
MWCL。在混頻器部分我們也用 CMOS 設計
了一 25-55GHz 次諧波混頻器，發表在 2008
年的亞太微波會議(APMC2008)[2]，此混頻
器 展 現 了 -5.5 ± 1.5 dB 的 轉 換 增 益
(Conversion Gain)與-2 dBm 的輸出 1dB 增益
壓縮點功率(P1dB)。 
在系統線性化部份，我們嘗試用現有的
毫米波模組來做前置失真線性化架構的發射
器系統驗證與測試，透過一 IF 前置失真放大
器完成整個發射器線性化，此前置失真線性
化發射器系統功能示範結果已發表於國際知
名 SCI 期刊 MOT [3]。 
 
Abstract (Keywords : Sub-millimeter-wave, 
CMOS, MMIC, power amplifier, low noise 
amplifier, mixer, linearization, linearizer) 
    The goal of this one-year project is the 
development of 24 GHz high linearity 
transceiver monolithic millimeter-wave 
integrated circuits (MMICs) for next generation 
broadband high-speed wireless communication 
applications. The transceiver components 
 4
毫米波與毫米波高整合積體電路已不再是夢
想，加上CMOS 製程在大量生產時有低成本、
低功耗、與高整合度的優勢，許多論文已發表
了CMOS 製程上的24GHz 積體電路。因此本
計畫將採用CMOS 製程，來研發24GHz 射頻
收發機之各項關鍵元組件，期望降低成本以及
增加大量生產的品質良率，使產品可符合大眾
化市場的需要。 
另外一方面，為了有效率的使用頻譜，現
今的無線通訊系統多採用複雜的數位調變技
術，期望在有限的頻譜內達到更快的傳輸速
率，而這些使用數位調變技術的無線通訊系統
對收發器的線性度要求非常高，尤其CMOS 在
次毫米波高損耗環境下，發射器功率不易增
加，昇降頻器的主動元件尺寸過小時，特別需
要系統的線性化設計來改善原本收發機的線
性度。雖然目前已有許多論文已發表了CMOS 
製程上的24GHz 積體電路，但是對於24GHz 
CMOS 收發機線性化技術卻少有研究報告探
討，因此，此計畫將是首次研究，如何在有限
的電能消耗下，設計一具高線性度的24GHz 
CMOS收發機。 
 
三. 研究方法與結果 
 
在本計畫中，我們將研究 24 GHz CMOS 
收發器中的關鍵元件，包括功率放大器(Power 
Amplifier, PA)、低雜訊放大器(Low Noise 
Amplifier, LNA)、與混頻器(Mixer)的架構探討
與電路設計，藉此了解功率放大器、低雜訊放
大器、與混頻器的非線性失真的原因，並且針
對這樣的非線性問題做線性化的研究，最後提
出解決的方法。詳細研究方法與問題討論可分
為以下部分: 
 
(1) 24 GHz CMOS 功率放大器、低雜訊放大
器、與混頻器電路架構探討及設計。 
(2) 24 GHz CMOS 功率放大器、低雜訊放大
器、與混頻器線性化技術研究。 
(3) 24 GHz 高線性度 CMOS 功率放大器、低
雜訊放大器、與混頻器電路設計。 
 
以下我們分別針對功率放大器、低雜訊放
大器、與混頻器這幾個收發器關鍵元件的電路
架構與線性化技術做個探討。 
 
A. 功率放大器 (Power Amplifier, PA) 
本功率放大器電路採用兩級的電路架
構，並實現在 0.18 微米標準 CMOS 製程技術
上，架構如圖一，單元元件選用寬度( width)
為 2.5um，32finger(指)的電晶體。為了能有較
大的輸出功率以及在高頻仍有不錯的增益。所
以採用 2 路直接功率結合架構，來減少損耗，
產生更大的輸出功率。驅動級(driver stage)與
功率級(power stage)的元件大小比例為 1:2，最
後在功率級的偏壓電路上，設計一架構如圖二
的線性器來提升功率放大器線性度。完成的晶
片照片如圖三。小訊號與大訊號量測的結果如
圖四與五，可以發現模擬與量測趨勢一致。在
24 GHz 有 16 dB 的小訊號增益，功率表現方面
則有 16.8 dBm 的飽和輸出功率(Psat)以及 14.3 
dBm 的輸出 1dB 增益壓縮點功率(P1dB)，並且
達到 10.7%的功率附加效率(PAE) 
 
B. 低雜訊放大器(Low noise amplifier, 
LNA) 
接收機內的低雜訊放大器是不可或缺的
元件，雖然低雜訊放大器本身處理的功率相較
於功率放大器來的低，但在現今低偏壓低功耗
的無線系統應用中，如何在有限的低電能消耗
下，設計一具高線性度低雜訊放大器為本研究
計畫的重點。本 24GHz 低雜訊放大器電路由
三級的共源組態放大器所串接而成，並實現在
0.18 微米標準 CMOS 製程技術上，其電路如圖
五所示，為了有效壓低功率消耗，電晶體元件
部分我們選擇了寬度( width)為 1.5um，
24finger(指)的小電晶體，整體的功率消耗約為
18mW。並且我們提出一個 24 GHz 低雜訊放
 6
using 0.13-μm CMOS technology,” IEEE Trans. on 
Microwave Theory and Tech., vol. 57, no. 3, pp. 
562-572, March 2009. (SCI) 
5. Huei Wang, Kun-You Lin, Zuo-Min Tsai, Liang-Hung 
Lu, Hsin-Chia Lu, Chi-Hsueh Wang, Jeng-Han Tsai, 
Tian-Wei Huang, Yi-Cheng Lin, “MMICs in the 
millimeter-wave regime,” IEEE Microwave Magazine, 
vol. 10, no. 1, pp. 99-117, Feb. 2009. (SCI) 
6. Jeng-Han Tsai and Chieh-Cheng Wang, “A 35-45-GHz 
CMOS Amplifier with Defected Ground Structure 
Matching Networks,” in IEEE Global Symposium on 
Millimeter Waves Dig., April 2009. 
7. Jeng-Han Tsai and Chieh-Cheng Wang, “A 44-GHz 
Self-Heterodyne System Using Gilbert-cell Type 
Detector,” in IEEE Global Symposium on Millimeter 
Waves Dig., April 2009. 
8. Wei-Heng Lin, Wei-Lun Chang, Jeng-Han Tsai, and 
Tian-Wei Huang, “A 30-60GHz CMOS sub-harmonic 
IQ de/modulator for high data-rate communication 
system applications,” in Proc. IEEE Radio and 
Wireless Symposium (RWS 2009), Jan. 18-22, 2009. 
Bias 
Network
Bias 
Network
Vg4
Vg4
RF-out
Vd2
Bias 
Network
Vg3
Vd1
Bias 
Network
Vg2
Bias 
Network
RF-in
Vg1
Driver 
Stage
Power Stage
圖一、功率放大器電路架構圖 
 
圖二、內建線性器電路圖 
 
圖三、功率放大器晶片圖 
0 5 10 15 20 25 30 35 40
-30
-25
-20
-15
-10
-5
0
5
10
15
20
25
S22
S11
 Measured
 Simulated
 
 
G
ai
n 
(d
B)
 &
 R
et
ur
n 
Lo
ss
 (d
B)
Frequency (GHz)
S21
 
圖四、小訊號 S 參數量測數據圖 
 
圖五、功率與效率量測數據圖 
 
 8
 
圖十四、IF 前置失真線性化發射器模組照片圖 
0 2 4 6 8 10 12 14
-50
-45
-40
-35
-30
-25
-20
-15
A
C
PR
 (d
Bc
)
Pout (dBm)
 MMW Transmitter without Linearization
 MMW Transmitter with Linearization
圖十五、ACPR 量測圖 
-60
-55
-50
-45
-40
-35
-30
-25
-20
-15
-10
-5
0
With
Linearization
Without 
Linearization
 
 
O
ut
pu
t P
ow
er
 (d
B
m
)
Center 42.000 GHz                                                    Span 15 MHz
Res BW 10 kHz            VBW 10 kHz       Sweep 572 ms (601 pts)  
圖十六、W-CDMA 訊號輸出頻譜圖 
 
朋友都很熱情，也很健談，大家一起聊一些生活趣事，研究成果，這些是我們在國內無
法有的經驗，這也是我在此次會議期中，除了研究的東西外，額外且難得的收穫。 
 
三、建 議  
 
    國際會議不單只是報告自己的研究成果，他更是一座橋樑，一座你可以和世界各地
的研究夥伴交流的橋樑，平常你看別的論文或許有一些地方不同，在會議中你就可以找
到作者，面對面拿問題與他討論，因此建議大家在參加會議時，可以多發問，多找一些
國外的朋友聊天，相信這樣參加國際會議會更有收穫，更有意義。 
 
四、攜回資料名稱及內容 
  
IMS2009 Paper Digest 
IMS2009 Paper proceeding 
一些廠商的 catalog 
 
 conductance. LC-tank consists of a varactor C1 and a 
transformer L1, L2 with coupling coefficient k. Cb is the 
parasitic capacitor of buffers. The signal is coupled by the 
transformer to the buffers and the buffers transform the 
impedance to the 50 ohm load. The wide-tuning property 
comes from transformer-based design. The oscillator 
models of conventional LC-VCO and current-reused 
VCO are the same as shown in Fig. 3. The model of 
proposed transformer-based VCO is shown in Fig. 4. 
Positive conductance gtank represents the loss of LC tank, 
C1 is the varactor with tuning ratio of Cmax/Cmin, and Cb is 
the parasitic capacitor of output buffers. The transformer 
is place between LC-tank and the output buffers with 
coupling coefficient k. If coupling coefficient is 0.4 and 
the tuning ratio Cmax/Cmin of C1 is 3, the tuning range of 
the conventional and the proposed VCO can be plotted in 
Fig. 5. According to Fig. 5, Cb is the key factor to 
determine the tuning range. The proposed transformer-
based VCO can increase the tuning range by using the 
transformer to reduce the parasitic capacitor of buffers. 
The edge coupled transformer is plot in Fig. 6. The 
top thick metal, metal 6, is used in the transformer to 
reduce the metal loss. The width of the transformer is a 
tradeoff between quality factor and the area of the coil. 
Both of the primary and secondary coils have a turn 
number of 2, a width of 8 µm and a minimum spacing of 
2 µm. 
To prevent the noise or interference from VDD an on-
chip bypass capacitor is added at each bias node. The 
layout was made as symmetrical and compact as possible 
to ensure differential operation and reduce parasitic effect, 
as shown in Fig. 7. The chip size is 0.3 × 0.43 mm2 
 
 
 
III. MEASURED RESULTS  
The VCO chip was measured using on-wafer probing.  
Fig. 8 plots the measured phase noise of the VCO at 22.6 
GHz when resolution bandwidth is 100 kHz. The phase 
noise at 1-MHz offset is -95 dBc/Hz at 22.6 GHz. Fig. 9 
shows the tuning range and output power of the VCO as a 
function of control voltage. The tuning range is 3.8 GHz 
from 22.6 to 26.4 GHz with the control voltage from 0 to 
2.8 V. The output power is -12 dBm and the variation 
within 4dB. The VDD is 1.7 V and the bias current is 1 
mA, and the buffers consume 8.4mW dc power. Table I 
summarizes the recently published VCOs. The core 
power in the VCO is 1.7 mW in our design, which is 
much less than those of reported K-band VCOs. Our 
VCO also has a figure of merit of -180.2 dBc/Hz and 
achieves the lowest power consumption with wide-tuning-
range. 
IV. CONCLUSION 
A low-power and wide-tuning-range VCO has been 
designed and fabricated using TSMC 1P6M 0.18-µm 
CMOS process. The VCO consists of transformers to 
reduce the parasitic effect from buffers, and to widen the 
tuning range of the VCO. Due to the current-reused 
structure, this VCO has a low power consumption of 1.7 
mW. The tuning range of the VCO is from 22.6 to 26.4 
GHz without switching techniques and it is suitable for 
low-power applications. 
 
Fig. 3. Model of conventional LC-VCO 
 
 
Fig. 4. Model of transformer-based VCO 
 
Fig. 2. The schematic of the proposed VCO 
REFERENCE  
[1]  “Federal Communications Commission,” FCC 02-04, Section 
XV.515.15.521. 
[2] K. Kwok and H. Luong, “Ultra-low-voltage high-performance 
CMOS VCOs using transformer feedback,” IEEE J. Solid-State 
Circuits, vol. 40, no. 3, pp. 652–660, Mar. 2005. 
[3] S. J. Yun, S. B. Shin, H. C. Choi, and S. G. Lee, “A 1mW current-
reuse CMOS differential LC-VCO with low phase noise,” in Proc. 
IEEE Int. Solid-State Circuits Conf., Feb. 2005, pp. 540–616. 
[4] J. Hong, S. Yun, N. Oh, and S. Lee, “A 2.2-mW backgate coupled 
LC quadrature VCO with current reused structure,” IEEE 
Microw.Wireless Compon. Lett., vol. 17, no. 4, pp. 298–300, Apr. 
2007. 
[5] T.-H. Huang and Y.-R. Tseng, “A 1 V 2.2 mW 7 GHz CMOS 
quadrature VCO using current-reuse and cross-coupled transformer-
feedback technology,” IEEE Microw.Wireless Compon. Lett., vol. 
18, no. 10, pp. 698–700, Oct. 2008.  
[6] C.-C. Li, T.-P. Wang,C.-C. Kuo, M.-C. Chuang, H. Wang., “A 21 
GHz Complementary Transformer Coupled CMOS VCO,” IEEE 
Microw. Wireless Compon. Lett 
[7] H.-H. Hsieh and L.-H. Lu, “A low-phase-noise K-band CMOS 
VCO,” IEEE Microw. Wireless Compon. Lett., vol. 16, no. 10, pp. 
552–554, Oct. 2006. 
[8] D. Ozis, N. Neihart, and D. Allstot, “Differential VCO and passive 
frequency doubler in 0.18-µm CMOS for 24 GHz applications,” in 
IEEE RFIC Symp. Dig., Jun. 2006, pp. 11–13 
[9] S. Ko, J.-G. Kim, T. Song, E. Yoon, and S. Hong, “K- and Q-bands 
CMOS frequency sources with X-band quadrature VCO,” IEEE 
Trans. Microw. Theory Tech., vol. 53, no. 9, pp. 2789–2800, Sep. 
2005. 
[10] K. Kwok and J. R. Long, “A 23-to-29 GHz transconductor-tuned 
VCO MMIC in 0.13 µm CMOS,” IEEE J.  Solid-State Circuits, 
vol.42, no. 12, pp. 2878-2886, Dec. 2007. 
[11] C.-H. Chiu, K.-H. Liang, H.-Y. Chang and Y.-J. Chan, “A Low 
Phase Noise 26-GHz Push-Push VCO with A Wide Tuning Range 
in 0.18-µm CMOS Technology,” .Asia Pacific Microwave 
Conference Proceedings, vol. 2, Yokohama, Japan, Dec. 2006, 
pp.1131-1134. 
[12] C.-M. Hung, L. Shi, I. Laguado, and K. K. O, “A 25.9-GHz 
voltage-controlled oscillator fabricated in a CMOS process,” Symp. 
VLSI Circuits Dig., June 2000, pp.100-101. 
[13] J. P. Carr, and B. M. Frank, “A 38 GHz accumulation MOS 
differentially tuned VCO design in 0.18-µm CMOS,” Silicon 
Monolithic Integrated Circuits in RF Systems, Dig., Jan. 2006, pp. 
170-173. 
[14] J.-O. Plouchart, J. Kim, N. Zamdmer, M. Sherony, Y. Tan, M. 
Yoon, M. Talbi, A. Ray, and L. Wagner, “A 31 GHz CML ring 
VCO with 5.4 ps delay in a 0.12-µm SOI CMOS technology,” 
IEEE European Solid-State Conf., Sept. 2003, pp. 357- 360. 
[15] J.-H. C. Zhan, J. S. Duster, and K. T. Kornegay, “A 25-GHz 
emitter degenerated LC VCO,” IEEE J. Solid-State Circuits, vol. 
39, no. 11, pp. 2062-2064, Nov. 2004. 
[16] N. Saniei, H. Djahanshahi, and C. A. T. Salama, “25 GHz 
inductorless VCO in a 45 GHz SiGe technology,” IEEE Radio 
Frequency Integrated Circuits Symp. Dig., June 2003, pp. 269-
272. 
[17] A. P. van der Wel, S. L. J. Gierkink, R. C. Frye, V. Boccuzzi, and B. 
Nauta, “A robust 43-GHz VCO in CMOS for OC-768 SONET 
applications,” IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 
1159–1163, Jul. 2004. 
[18] M. Straayer, J. Cabanillas, and G. Rebeiz, “A low-noise 
transformer-based 1.7 GHz CMOS VCO,” ISSCC Dig. Tech. 
Papers, pp. 374–375, Feb. 2002. 
 
 
TABLE I   WIDE-TUNING-RANGE LC-VCO PERFORMANCE COMPARISON (NO SWITCHING). 
 In the power stage, the cascode transistor pair using two RF 
NMOS total gate width of 78 m are used. The device is 
selected based on the trade-off between output power and 
power gain. Fig. 3 shows the wideband output power 
matching topology, the load pull simulation results of the 
cascode power cell at 68-80 GHz plotted on the Smith chart. 
The matching network is a short stub series with a 
transmission line, and then connected to the cascode 
transistors. The selection of the topology is based on the 
wideband match of the load impedance (opt) and two 
delivered power contours within step size of 1 dB obtained 
from load pull simulation. As shown in Fig. 3, it demonstrates 
a wideband power match very close toGopt, and inside the first 
power contour from 68 to 80 GHz. The characteristic 
impedances of short stub and series TFMS are 55  (width 10 
m) with electrical length 22.5o (length 115 m) and 10o 
(length 45 m), respectively. 
Device size selection before the power stage is also very 
important in wideband PA design. The device size of the RF 
NMOS transistor in the second stage is selected as total gate 
width 72 m, and 42 m for the first stage. The device sizes 
ratio of last two stages is about 2:2 but not 2:4 in [1], [4]. By 
this arrangement, this PA can achieve wider bandwidth than 
[1], [4]. Fig. 4(a) shows Smith Chart of the load for maximum 
gain and load pull simulation of the second stage cascode 
device at 68-80 GHz while device size of the last two stages is 
2:4. The load pull simulation has five delivered power 
contours within the step size of 1 dB. In this PA design, the 
second stage needs to provide at least 2 dBm power to drive 
the power stage, but the load for maximum power gain at 68-
80 GHz is outside far from the 0.5 dBm delivered power 
contour, which means the second stage cannot provide enough 
power to drive the power stage. Fig. 4(b) shows the same 
simulation of the second stage cascode device with the ratio of 
the device size of the last two stages is about 2:2. The load for 
maximum gain at 68-80 GHz is inside the 5 dBm delivered 
power contour, and the power is enough to drive the power 
stage at 68-80 GHz. Therefore, the reason that we did not 
chose 2:4 ratio but 2:2 ratio is because the inter-stage 
matching bandwidth does not cover the desired band to 
provide enough power to drive the power stage. With this 
device size selection, though PAE is sacrificed, wideband 
maximum output power is achieved without scarifying power 
gain and gain flatness. 
 
Fig. 3. (a) Wideband power matching topology (b) Smith chart 
of 68-80 GHz load pull and power matching simulation. 
Fig. 4. Load for maximum gain and load pull simulation of the 
second stage cascode device at 68-80 GHz while device ratio of 
the last two stages is (a) 2:4, and (b) 2:2. 
 
Fig. 5. Chip photo of the power amplifier. The chip size is 
0.82Ø0.8 mm2 including testing pads. 
90o coupler
90o coupler
Input
Output
438
Authorized licensed use limited to: Yuan-Ze University. Downloaded on December 24, 2009 at 04:28 from IEEE Xplore.  Restrictions apply. 
