
mouse2019.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012210  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000578  080123a0  080123a0  000223a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012918  08012918  000300ec  2**0
                  CONTENTS
  4 .ARM          00000008  08012918  08012918  00022918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012920  08012920  000300ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012920  08012920  00022920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012924  08012924  00022924  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ec  20000000  08012928  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000014f0  200000ec  08012a14  000300ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200015dc  08012a14  000315dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000300ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016db7  00000000  00000000  0003011c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000030ac  00000000  00000000  00046ed3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000013f0  00000000  00000000  00049f80  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000012a0  00000000  00000000  0004b370  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022976  00000000  00000000  0004c610  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010a19  00000000  00000000  0006ef86  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c80ba  00000000  00000000  0007f99f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00147a59  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d3c  00000000  00000000  00147ad4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000ec 	.word	0x200000ec
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012388 	.word	0x08012388

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000f0 	.word	0x200000f0
 80001cc:	08012388 	.word	0x08012388

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2iz>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b50:	d215      	bcs.n	8000b7e <__aeabi_d2iz+0x36>
 8000b52:	d511      	bpl.n	8000b78 <__aeabi_d2iz+0x30>
 8000b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d912      	bls.n	8000b84 <__aeabi_d2iz+0x3c>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	4770      	bx	lr
 8000b78:	f04f 0000 	mov.w	r0, #0
 8000b7c:	4770      	bx	lr
 8000b7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b82:	d105      	bne.n	8000b90 <__aeabi_d2iz+0x48>
 8000b84:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b88:	bf08      	it	eq
 8000b8a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b972 	b.w	8000f34 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f806 	bl	8000c68 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__udivmoddi4>:
 8000c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c6c:	9e08      	ldr	r6, [sp, #32]
 8000c6e:	4604      	mov	r4, r0
 8000c70:	4688      	mov	r8, r1
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d14b      	bne.n	8000d0e <__udivmoddi4+0xa6>
 8000c76:	428a      	cmp	r2, r1
 8000c78:	4615      	mov	r5, r2
 8000c7a:	d967      	bls.n	8000d4c <__udivmoddi4+0xe4>
 8000c7c:	fab2 f282 	clz	r2, r2
 8000c80:	b14a      	cbz	r2, 8000c96 <__udivmoddi4+0x2e>
 8000c82:	f1c2 0720 	rsb	r7, r2, #32
 8000c86:	fa01 f302 	lsl.w	r3, r1, r2
 8000c8a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c8e:	4095      	lsls	r5, r2
 8000c90:	ea47 0803 	orr.w	r8, r7, r3
 8000c94:	4094      	lsls	r4, r2
 8000c96:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c9a:	0c23      	lsrs	r3, r4, #16
 8000c9c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ca0:	fa1f fc85 	uxth.w	ip, r5
 8000ca4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000ca8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cac:	fb07 f10c 	mul.w	r1, r7, ip
 8000cb0:	4299      	cmp	r1, r3
 8000cb2:	d909      	bls.n	8000cc8 <__udivmoddi4+0x60>
 8000cb4:	18eb      	adds	r3, r5, r3
 8000cb6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cba:	f080 811b 	bcs.w	8000ef4 <__udivmoddi4+0x28c>
 8000cbe:	4299      	cmp	r1, r3
 8000cc0:	f240 8118 	bls.w	8000ef4 <__udivmoddi4+0x28c>
 8000cc4:	3f02      	subs	r7, #2
 8000cc6:	442b      	add	r3, r5
 8000cc8:	1a5b      	subs	r3, r3, r1
 8000cca:	b2a4      	uxth	r4, r4
 8000ccc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cd0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cd8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cdc:	45a4      	cmp	ip, r4
 8000cde:	d909      	bls.n	8000cf4 <__udivmoddi4+0x8c>
 8000ce0:	192c      	adds	r4, r5, r4
 8000ce2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ce6:	f080 8107 	bcs.w	8000ef8 <__udivmoddi4+0x290>
 8000cea:	45a4      	cmp	ip, r4
 8000cec:	f240 8104 	bls.w	8000ef8 <__udivmoddi4+0x290>
 8000cf0:	3802      	subs	r0, #2
 8000cf2:	442c      	add	r4, r5
 8000cf4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000cf8:	eba4 040c 	sub.w	r4, r4, ip
 8000cfc:	2700      	movs	r7, #0
 8000cfe:	b11e      	cbz	r6, 8000d08 <__udivmoddi4+0xa0>
 8000d00:	40d4      	lsrs	r4, r2
 8000d02:	2300      	movs	r3, #0
 8000d04:	e9c6 4300 	strd	r4, r3, [r6]
 8000d08:	4639      	mov	r1, r7
 8000d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d909      	bls.n	8000d26 <__udivmoddi4+0xbe>
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	f000 80eb 	beq.w	8000eee <__udivmoddi4+0x286>
 8000d18:	2700      	movs	r7, #0
 8000d1a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d1e:	4638      	mov	r0, r7
 8000d20:	4639      	mov	r1, r7
 8000d22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d26:	fab3 f783 	clz	r7, r3
 8000d2a:	2f00      	cmp	r7, #0
 8000d2c:	d147      	bne.n	8000dbe <__udivmoddi4+0x156>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d302      	bcc.n	8000d38 <__udivmoddi4+0xd0>
 8000d32:	4282      	cmp	r2, r0
 8000d34:	f200 80fa 	bhi.w	8000f2c <__udivmoddi4+0x2c4>
 8000d38:	1a84      	subs	r4, r0, r2
 8000d3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d3e:	2001      	movs	r0, #1
 8000d40:	4698      	mov	r8, r3
 8000d42:	2e00      	cmp	r6, #0
 8000d44:	d0e0      	beq.n	8000d08 <__udivmoddi4+0xa0>
 8000d46:	e9c6 4800 	strd	r4, r8, [r6]
 8000d4a:	e7dd      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000d4c:	b902      	cbnz	r2, 8000d50 <__udivmoddi4+0xe8>
 8000d4e:	deff      	udf	#255	; 0xff
 8000d50:	fab2 f282 	clz	r2, r2
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f040 808f 	bne.w	8000e78 <__udivmoddi4+0x210>
 8000d5a:	1b49      	subs	r1, r1, r5
 8000d5c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d60:	fa1f f885 	uxth.w	r8, r5
 8000d64:	2701      	movs	r7, #1
 8000d66:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d6a:	0c23      	lsrs	r3, r4, #16
 8000d6c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d70:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d74:	fb08 f10c 	mul.w	r1, r8, ip
 8000d78:	4299      	cmp	r1, r3
 8000d7a:	d907      	bls.n	8000d8c <__udivmoddi4+0x124>
 8000d7c:	18eb      	adds	r3, r5, r3
 8000d7e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d82:	d202      	bcs.n	8000d8a <__udivmoddi4+0x122>
 8000d84:	4299      	cmp	r1, r3
 8000d86:	f200 80cd 	bhi.w	8000f24 <__udivmoddi4+0x2bc>
 8000d8a:	4684      	mov	ip, r0
 8000d8c:	1a59      	subs	r1, r3, r1
 8000d8e:	b2a3      	uxth	r3, r4
 8000d90:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d94:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d98:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d9c:	fb08 f800 	mul.w	r8, r8, r0
 8000da0:	45a0      	cmp	r8, r4
 8000da2:	d907      	bls.n	8000db4 <__udivmoddi4+0x14c>
 8000da4:	192c      	adds	r4, r5, r4
 8000da6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x14a>
 8000dac:	45a0      	cmp	r8, r4
 8000dae:	f200 80b6 	bhi.w	8000f1e <__udivmoddi4+0x2b6>
 8000db2:	4618      	mov	r0, r3
 8000db4:	eba4 0408 	sub.w	r4, r4, r8
 8000db8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dbc:	e79f      	b.n	8000cfe <__udivmoddi4+0x96>
 8000dbe:	f1c7 0c20 	rsb	ip, r7, #32
 8000dc2:	40bb      	lsls	r3, r7
 8000dc4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dc8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dcc:	fa01 f407 	lsl.w	r4, r1, r7
 8000dd0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000dd4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000dd8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ddc:	4325      	orrs	r5, r4
 8000dde:	fbb3 f9f8 	udiv	r9, r3, r8
 8000de2:	0c2c      	lsrs	r4, r5, #16
 8000de4:	fb08 3319 	mls	r3, r8, r9, r3
 8000de8:	fa1f fa8e 	uxth.w	sl, lr
 8000dec:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000df0:	fb09 f40a 	mul.w	r4, r9, sl
 8000df4:	429c      	cmp	r4, r3
 8000df6:	fa02 f207 	lsl.w	r2, r2, r7
 8000dfa:	fa00 f107 	lsl.w	r1, r0, r7
 8000dfe:	d90b      	bls.n	8000e18 <__udivmoddi4+0x1b0>
 8000e00:	eb1e 0303 	adds.w	r3, lr, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	f080 8087 	bcs.w	8000f1a <__udivmoddi4+0x2b2>
 8000e0c:	429c      	cmp	r4, r3
 8000e0e:	f240 8084 	bls.w	8000f1a <__udivmoddi4+0x2b2>
 8000e12:	f1a9 0902 	sub.w	r9, r9, #2
 8000e16:	4473      	add	r3, lr
 8000e18:	1b1b      	subs	r3, r3, r4
 8000e1a:	b2ad      	uxth	r5, r5
 8000e1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e20:	fb08 3310 	mls	r3, r8, r0, r3
 8000e24:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e28:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e2c:	45a2      	cmp	sl, r4
 8000e2e:	d908      	bls.n	8000e42 <__udivmoddi4+0x1da>
 8000e30:	eb1e 0404 	adds.w	r4, lr, r4
 8000e34:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e38:	d26b      	bcs.n	8000f12 <__udivmoddi4+0x2aa>
 8000e3a:	45a2      	cmp	sl, r4
 8000e3c:	d969      	bls.n	8000f12 <__udivmoddi4+0x2aa>
 8000e3e:	3802      	subs	r0, #2
 8000e40:	4474      	add	r4, lr
 8000e42:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	eba4 040a 	sub.w	r4, r4, sl
 8000e4e:	454c      	cmp	r4, r9
 8000e50:	46c2      	mov	sl, r8
 8000e52:	464b      	mov	r3, r9
 8000e54:	d354      	bcc.n	8000f00 <__udivmoddi4+0x298>
 8000e56:	d051      	beq.n	8000efc <__udivmoddi4+0x294>
 8000e58:	2e00      	cmp	r6, #0
 8000e5a:	d069      	beq.n	8000f30 <__udivmoddi4+0x2c8>
 8000e5c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e60:	eb64 0403 	sbc.w	r4, r4, r3
 8000e64:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e68:	40fd      	lsrs	r5, r7
 8000e6a:	40fc      	lsrs	r4, r7
 8000e6c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e70:	e9c6 5400 	strd	r5, r4, [r6]
 8000e74:	2700      	movs	r7, #0
 8000e76:	e747      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e80:	4095      	lsls	r5, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	fa21 f303 	lsr.w	r3, r1, r3
 8000e8a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e8e:	4338      	orrs	r0, r7
 8000e90:	0c01      	lsrs	r1, r0, #16
 8000e92:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e96:	fa1f f885 	uxth.w	r8, r5
 8000e9a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea2:	fb07 f308 	mul.w	r3, r7, r8
 8000ea6:	428b      	cmp	r3, r1
 8000ea8:	fa04 f402 	lsl.w	r4, r4, r2
 8000eac:	d907      	bls.n	8000ebe <__udivmoddi4+0x256>
 8000eae:	1869      	adds	r1, r5, r1
 8000eb0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000eb4:	d22f      	bcs.n	8000f16 <__udivmoddi4+0x2ae>
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	d92d      	bls.n	8000f16 <__udivmoddi4+0x2ae>
 8000eba:	3f02      	subs	r7, #2
 8000ebc:	4429      	add	r1, r5
 8000ebe:	1acb      	subs	r3, r1, r3
 8000ec0:	b281      	uxth	r1, r0
 8000ec2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ece:	fb00 f308 	mul.w	r3, r0, r8
 8000ed2:	428b      	cmp	r3, r1
 8000ed4:	d907      	bls.n	8000ee6 <__udivmoddi4+0x27e>
 8000ed6:	1869      	adds	r1, r5, r1
 8000ed8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000edc:	d217      	bcs.n	8000f0e <__udivmoddi4+0x2a6>
 8000ede:	428b      	cmp	r3, r1
 8000ee0:	d915      	bls.n	8000f0e <__udivmoddi4+0x2a6>
 8000ee2:	3802      	subs	r0, #2
 8000ee4:	4429      	add	r1, r5
 8000ee6:	1ac9      	subs	r1, r1, r3
 8000ee8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000eec:	e73b      	b.n	8000d66 <__udivmoddi4+0xfe>
 8000eee:	4637      	mov	r7, r6
 8000ef0:	4630      	mov	r0, r6
 8000ef2:	e709      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000ef4:	4607      	mov	r7, r0
 8000ef6:	e6e7      	b.n	8000cc8 <__udivmoddi4+0x60>
 8000ef8:	4618      	mov	r0, r3
 8000efa:	e6fb      	b.n	8000cf4 <__udivmoddi4+0x8c>
 8000efc:	4541      	cmp	r1, r8
 8000efe:	d2ab      	bcs.n	8000e58 <__udivmoddi4+0x1f0>
 8000f00:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f04:	eb69 020e 	sbc.w	r2, r9, lr
 8000f08:	3801      	subs	r0, #1
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	e7a4      	b.n	8000e58 <__udivmoddi4+0x1f0>
 8000f0e:	4660      	mov	r0, ip
 8000f10:	e7e9      	b.n	8000ee6 <__udivmoddi4+0x27e>
 8000f12:	4618      	mov	r0, r3
 8000f14:	e795      	b.n	8000e42 <__udivmoddi4+0x1da>
 8000f16:	4667      	mov	r7, ip
 8000f18:	e7d1      	b.n	8000ebe <__udivmoddi4+0x256>
 8000f1a:	4681      	mov	r9, r0
 8000f1c:	e77c      	b.n	8000e18 <__udivmoddi4+0x1b0>
 8000f1e:	3802      	subs	r0, #2
 8000f20:	442c      	add	r4, r5
 8000f22:	e747      	b.n	8000db4 <__udivmoddi4+0x14c>
 8000f24:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f28:	442b      	add	r3, r5
 8000f2a:	e72f      	b.n	8000d8c <__udivmoddi4+0x124>
 8000f2c:	4638      	mov	r0, r7
 8000f2e:	e708      	b.n	8000d42 <__udivmoddi4+0xda>
 8000f30:	4637      	mov	r7, r6
 8000f32:	e6e9      	b.n	8000d08 <__udivmoddi4+0xa0>

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f3c:	4b0e      	ldr	r3, [pc, #56]	; (8000f78 <HAL_Init+0x40>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a0d      	ldr	r2, [pc, #52]	; (8000f78 <HAL_Init+0x40>)
 8000f42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f48:	4b0b      	ldr	r3, [pc, #44]	; (8000f78 <HAL_Init+0x40>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a0a      	ldr	r2, [pc, #40]	; (8000f78 <HAL_Init+0x40>)
 8000f4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f54:	4b08      	ldr	r3, [pc, #32]	; (8000f78 <HAL_Init+0x40>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a07      	ldr	r2, [pc, #28]	; (8000f78 <HAL_Init+0x40>)
 8000f5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f60:	2003      	movs	r0, #3
 8000f62:	f000 fd07 	bl	8001974 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f66:	2000      	movs	r0, #0
 8000f68:	f000 f808 	bl	8000f7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f6c:	f00f fd4c 	bl	8010a08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f70:	2300      	movs	r3, #0
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	40023c00 	.word	0x40023c00

08000f7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f84:	4b12      	ldr	r3, [pc, #72]	; (8000fd0 <HAL_InitTick+0x54>)
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	4b12      	ldr	r3, [pc, #72]	; (8000fd4 <HAL_InitTick+0x58>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f92:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f96:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f000 fd1f 	bl	80019de <HAL_SYSTICK_Config>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	e00e      	b.n	8000fc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2b0f      	cmp	r3, #15
 8000fae:	d80a      	bhi.n	8000fc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	6879      	ldr	r1, [r7, #4]
 8000fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fb8:	f000 fce7 	bl	800198a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fbc:	4a06      	ldr	r2, [pc, #24]	; (8000fd8 <HAL_InitTick+0x5c>)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	e000      	b.n	8000fc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	20000080 	.word	0x20000080
 8000fd4:	20000004 	.word	0x20000004
 8000fd8:	20000000 	.word	0x20000000

08000fdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fe0:	4b06      	ldr	r3, [pc, #24]	; (8000ffc <HAL_IncTick+0x20>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	4b06      	ldr	r3, [pc, #24]	; (8001000 <HAL_IncTick+0x24>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4413      	add	r3, r2
 8000fec:	4a04      	ldr	r2, [pc, #16]	; (8001000 <HAL_IncTick+0x24>)
 8000fee:	6013      	str	r3, [r2, #0]
}
 8000ff0:	bf00      	nop
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	20000004 	.word	0x20000004
 8001000:	20000120 	.word	0x20000120

08001004 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  return uwTick;
 8001008:	4b03      	ldr	r3, [pc, #12]	; (8001018 <HAL_GetTick+0x14>)
 800100a:	681b      	ldr	r3, [r3, #0]
}
 800100c:	4618      	mov	r0, r3
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop
 8001018:	20000120 	.word	0x20000120

0800101c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b084      	sub	sp, #16
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001024:	f7ff ffee 	bl	8001004 <HAL_GetTick>
 8001028:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001034:	d005      	beq.n	8001042 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001036:	4b09      	ldr	r3, [pc, #36]	; (800105c <HAL_Delay+0x40>)
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	461a      	mov	r2, r3
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	4413      	add	r3, r2
 8001040:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001042:	bf00      	nop
 8001044:	f7ff ffde 	bl	8001004 <HAL_GetTick>
 8001048:	4602      	mov	r2, r0
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	68fa      	ldr	r2, [r7, #12]
 8001050:	429a      	cmp	r2, r3
 8001052:	d8f7      	bhi.n	8001044 <HAL_Delay+0x28>
  {
  }
}
 8001054:	bf00      	nop
 8001056:	3710      	adds	r7, #16
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	20000004 	.word	0x20000004

08001060 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001068:	2300      	movs	r3, #0
 800106a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d101      	bne.n	8001076 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001072:	2301      	movs	r3, #1
 8001074:	e033      	b.n	80010de <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800107a:	2b00      	cmp	r3, #0
 800107c:	d109      	bne.n	8001092 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f00f fcea 	bl	8010a58 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2200      	movs	r2, #0
 8001088:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2200      	movs	r2, #0
 800108e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001096:	f003 0310 	and.w	r3, r3, #16
 800109a:	2b00      	cmp	r3, #0
 800109c:	d118      	bne.n	80010d0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80010a6:	f023 0302 	bic.w	r3, r3, #2
 80010aa:	f043 0202 	orr.w	r2, r3, #2
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f000 fa92 	bl	80015dc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2200      	movs	r2, #0
 80010bc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c2:	f023 0303 	bic.w	r3, r3, #3
 80010c6:	f043 0201 	orr.w	r2, r3, #1
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	641a      	str	r2, [r3, #64]	; 0x40
 80010ce:	e001      	b.n	80010d4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80010d0:	2301      	movs	r3, #1
 80010d2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2200      	movs	r2, #0
 80010d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80010dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3710      	adds	r7, #16
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
	...

080010e8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b085      	sub	sp, #20
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80010f0:	2300      	movs	r3, #0
 80010f2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80010fa:	2b01      	cmp	r3, #1
 80010fc:	d101      	bne.n	8001102 <HAL_ADC_Start+0x1a>
 80010fe:	2302      	movs	r3, #2
 8001100:	e0a5      	b.n	800124e <HAL_ADC_Start+0x166>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2201      	movs	r2, #1
 8001106:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	689b      	ldr	r3, [r3, #8]
 8001110:	f003 0301 	and.w	r3, r3, #1
 8001114:	2b01      	cmp	r3, #1
 8001116:	d018      	beq.n	800114a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	689a      	ldr	r2, [r3, #8]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f042 0201 	orr.w	r2, r2, #1
 8001126:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001128:	4b4c      	ldr	r3, [pc, #304]	; (800125c <HAL_ADC_Start+0x174>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a4c      	ldr	r2, [pc, #304]	; (8001260 <HAL_ADC_Start+0x178>)
 800112e:	fba2 2303 	umull	r2, r3, r2, r3
 8001132:	0c9a      	lsrs	r2, r3, #18
 8001134:	4613      	mov	r3, r2
 8001136:	005b      	lsls	r3, r3, #1
 8001138:	4413      	add	r3, r2
 800113a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800113c:	e002      	b.n	8001144 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800113e:	68bb      	ldr	r3, [r7, #8]
 8001140:	3b01      	subs	r3, #1
 8001142:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d1f9      	bne.n	800113e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	f003 0301 	and.w	r3, r3, #1
 8001154:	2b01      	cmp	r3, #1
 8001156:	d179      	bne.n	800124c <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800115c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001160:	f023 0301 	bic.w	r3, r3, #1
 8001164:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001176:	2b00      	cmp	r3, #0
 8001178:	d007      	beq.n	800118a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800117e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001182:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800118e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001192:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001196:	d106      	bne.n	80011a6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800119c:	f023 0206 	bic.w	r2, r3, #6
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	645a      	str	r2, [r3, #68]	; 0x44
 80011a4:	e002      	b.n	80011ac <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2200      	movs	r2, #0
 80011aa:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2200      	movs	r2, #0
 80011b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80011b4:	4b2b      	ldr	r3, [pc, #172]	; (8001264 <HAL_ADC_Start+0x17c>)
 80011b6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80011c0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	f003 031f 	and.w	r3, r3, #31
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d12a      	bne.n	8001224 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a25      	ldr	r2, [pc, #148]	; (8001268 <HAL_ADC_Start+0x180>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d015      	beq.n	8001204 <HAL_ADC_Start+0x11c>
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a23      	ldr	r2, [pc, #140]	; (800126c <HAL_ADC_Start+0x184>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d105      	bne.n	80011ee <HAL_ADC_Start+0x106>
 80011e2:	4b20      	ldr	r3, [pc, #128]	; (8001264 <HAL_ADC_Start+0x17c>)
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	f003 031f 	and.w	r3, r3, #31
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d00a      	beq.n	8001204 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4a1f      	ldr	r2, [pc, #124]	; (8001270 <HAL_ADC_Start+0x188>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d129      	bne.n	800124c <HAL_ADC_Start+0x164>
 80011f8:	4b1a      	ldr	r3, [pc, #104]	; (8001264 <HAL_ADC_Start+0x17c>)
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	f003 031f 	and.w	r3, r3, #31
 8001200:	2b0f      	cmp	r3, #15
 8001202:	d823      	bhi.n	800124c <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	689b      	ldr	r3, [r3, #8]
 800120a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800120e:	2b00      	cmp	r3, #0
 8001210:	d11c      	bne.n	800124c <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	689a      	ldr	r2, [r3, #8]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001220:	609a      	str	r2, [r3, #8]
 8001222:	e013      	b.n	800124c <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a0f      	ldr	r2, [pc, #60]	; (8001268 <HAL_ADC_Start+0x180>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d10e      	bne.n	800124c <HAL_ADC_Start+0x164>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001238:	2b00      	cmp	r3, #0
 800123a:	d107      	bne.n	800124c <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	689a      	ldr	r2, [r3, #8]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800124a:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800124c:	2300      	movs	r3, #0
}
 800124e:	4618      	mov	r0, r3
 8001250:	3714      	adds	r7, #20
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	20000080 	.word	0x20000080
 8001260:	431bde83 	.word	0x431bde83
 8001264:	40012300 	.word	0x40012300
 8001268:	40012000 	.word	0x40012000
 800126c:	40012100 	.word	0x40012100
 8001270:	40012200 	.word	0x40012200

08001274 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800127e:	2300      	movs	r3, #0
 8001280:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800128c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001290:	d113      	bne.n	80012ba <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800129c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80012a0:	d10b      	bne.n	80012ba <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a6:	f043 0220 	orr.w	r2, r3, #32
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2200      	movs	r2, #0
 80012b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	e05c      	b.n	8001374 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80012ba:	f7ff fea3 	bl	8001004 <HAL_GetTick>
 80012be:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80012c0:	e01a      	b.n	80012f8 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012c8:	d016      	beq.n	80012f8 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d007      	beq.n	80012e0 <HAL_ADC_PollForConversion+0x6c>
 80012d0:	f7ff fe98 	bl	8001004 <HAL_GetTick>
 80012d4:	4602      	mov	r2, r0
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	683a      	ldr	r2, [r7, #0]
 80012dc:	429a      	cmp	r2, r3
 80012de:	d20b      	bcs.n	80012f8 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e4:	f043 0204 	orr.w	r2, r3, #4
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2200      	movs	r2, #0
 80012f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80012f4:	2303      	movs	r3, #3
 80012f6:	e03d      	b.n	8001374 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f003 0302 	and.w	r3, r3, #2
 8001302:	2b02      	cmp	r3, #2
 8001304:	d1dd      	bne.n	80012c2 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f06f 0212 	mvn.w	r2, #18
 800130e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001314:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	689b      	ldr	r3, [r3, #8]
 8001322:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001326:	2b00      	cmp	r3, #0
 8001328:	d123      	bne.n	8001372 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800132e:	2b00      	cmp	r3, #0
 8001330:	d11f      	bne.n	8001372 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001338:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800133c:	2b00      	cmp	r3, #0
 800133e:	d006      	beq.n	800134e <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800134a:	2b00      	cmp	r3, #0
 800134c:	d111      	bne.n	8001372 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001352:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001362:	2b00      	cmp	r3, #0
 8001364:	d105      	bne.n	8001372 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800136a:	f043 0201 	orr.w	r2, r3, #1
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001372:	2300      	movs	r3, #0
}
 8001374:	4618      	mov	r0, r3
 8001376:	3710      	adds	r7, #16
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}

0800137c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800138a:	4618      	mov	r0, r3
 800138c:	370c      	adds	r7, #12
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
	...

08001398 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001398:	b480      	push	{r7}
 800139a:	b085      	sub	sp, #20
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80013a2:	2300      	movs	r3, #0
 80013a4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80013ac:	2b01      	cmp	r3, #1
 80013ae:	d101      	bne.n	80013b4 <HAL_ADC_ConfigChannel+0x1c>
 80013b0:	2302      	movs	r3, #2
 80013b2:	e105      	b.n	80015c0 <HAL_ADC_ConfigChannel+0x228>
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2201      	movs	r2, #1
 80013b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2b09      	cmp	r3, #9
 80013c2:	d925      	bls.n	8001410 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	68d9      	ldr	r1, [r3, #12]
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	b29b      	uxth	r3, r3
 80013d0:	461a      	mov	r2, r3
 80013d2:	4613      	mov	r3, r2
 80013d4:	005b      	lsls	r3, r3, #1
 80013d6:	4413      	add	r3, r2
 80013d8:	3b1e      	subs	r3, #30
 80013da:	2207      	movs	r2, #7
 80013dc:	fa02 f303 	lsl.w	r3, r2, r3
 80013e0:	43da      	mvns	r2, r3
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	400a      	ands	r2, r1
 80013e8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	68d9      	ldr	r1, [r3, #12]
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	689a      	ldr	r2, [r3, #8]
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	b29b      	uxth	r3, r3
 80013fa:	4618      	mov	r0, r3
 80013fc:	4603      	mov	r3, r0
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	4403      	add	r3, r0
 8001402:	3b1e      	subs	r3, #30
 8001404:	409a      	lsls	r2, r3
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	430a      	orrs	r2, r1
 800140c:	60da      	str	r2, [r3, #12]
 800140e:	e022      	b.n	8001456 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	6919      	ldr	r1, [r3, #16]
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	b29b      	uxth	r3, r3
 800141c:	461a      	mov	r2, r3
 800141e:	4613      	mov	r3, r2
 8001420:	005b      	lsls	r3, r3, #1
 8001422:	4413      	add	r3, r2
 8001424:	2207      	movs	r2, #7
 8001426:	fa02 f303 	lsl.w	r3, r2, r3
 800142a:	43da      	mvns	r2, r3
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	400a      	ands	r2, r1
 8001432:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	6919      	ldr	r1, [r3, #16]
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	689a      	ldr	r2, [r3, #8]
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	b29b      	uxth	r3, r3
 8001444:	4618      	mov	r0, r3
 8001446:	4603      	mov	r3, r0
 8001448:	005b      	lsls	r3, r3, #1
 800144a:	4403      	add	r3, r0
 800144c:	409a      	lsls	r2, r3
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	430a      	orrs	r2, r1
 8001454:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	2b06      	cmp	r3, #6
 800145c:	d824      	bhi.n	80014a8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	685a      	ldr	r2, [r3, #4]
 8001468:	4613      	mov	r3, r2
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	4413      	add	r3, r2
 800146e:	3b05      	subs	r3, #5
 8001470:	221f      	movs	r2, #31
 8001472:	fa02 f303 	lsl.w	r3, r2, r3
 8001476:	43da      	mvns	r2, r3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	400a      	ands	r2, r1
 800147e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	b29b      	uxth	r3, r3
 800148c:	4618      	mov	r0, r3
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	685a      	ldr	r2, [r3, #4]
 8001492:	4613      	mov	r3, r2
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	4413      	add	r3, r2
 8001498:	3b05      	subs	r3, #5
 800149a:	fa00 f203 	lsl.w	r2, r0, r3
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	430a      	orrs	r2, r1
 80014a4:	635a      	str	r2, [r3, #52]	; 0x34
 80014a6:	e04c      	b.n	8001542 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	2b0c      	cmp	r3, #12
 80014ae:	d824      	bhi.n	80014fa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	685a      	ldr	r2, [r3, #4]
 80014ba:	4613      	mov	r3, r2
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	4413      	add	r3, r2
 80014c0:	3b23      	subs	r3, #35	; 0x23
 80014c2:	221f      	movs	r2, #31
 80014c4:	fa02 f303 	lsl.w	r3, r2, r3
 80014c8:	43da      	mvns	r2, r3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	400a      	ands	r2, r1
 80014d0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	b29b      	uxth	r3, r3
 80014de:	4618      	mov	r0, r3
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685a      	ldr	r2, [r3, #4]
 80014e4:	4613      	mov	r3, r2
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	4413      	add	r3, r2
 80014ea:	3b23      	subs	r3, #35	; 0x23
 80014ec:	fa00 f203 	lsl.w	r2, r0, r3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	430a      	orrs	r2, r1
 80014f6:	631a      	str	r2, [r3, #48]	; 0x30
 80014f8:	e023      	b.n	8001542 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	685a      	ldr	r2, [r3, #4]
 8001504:	4613      	mov	r3, r2
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	4413      	add	r3, r2
 800150a:	3b41      	subs	r3, #65	; 0x41
 800150c:	221f      	movs	r2, #31
 800150e:	fa02 f303 	lsl.w	r3, r2, r3
 8001512:	43da      	mvns	r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	400a      	ands	r2, r1
 800151a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	b29b      	uxth	r3, r3
 8001528:	4618      	mov	r0, r3
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	685a      	ldr	r2, [r3, #4]
 800152e:	4613      	mov	r3, r2
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	4413      	add	r3, r2
 8001534:	3b41      	subs	r3, #65	; 0x41
 8001536:	fa00 f203 	lsl.w	r2, r0, r3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	430a      	orrs	r2, r1
 8001540:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001542:	4b22      	ldr	r3, [pc, #136]	; (80015cc <HAL_ADC_ConfigChannel+0x234>)
 8001544:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4a21      	ldr	r2, [pc, #132]	; (80015d0 <HAL_ADC_ConfigChannel+0x238>)
 800154c:	4293      	cmp	r3, r2
 800154e:	d109      	bne.n	8001564 <HAL_ADC_ConfigChannel+0x1cc>
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	2b12      	cmp	r3, #18
 8001556:	d105      	bne.n	8001564 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a19      	ldr	r2, [pc, #100]	; (80015d0 <HAL_ADC_ConfigChannel+0x238>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d123      	bne.n	80015b6 <HAL_ADC_ConfigChannel+0x21e>
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	2b10      	cmp	r3, #16
 8001574:	d003      	beq.n	800157e <HAL_ADC_ConfigChannel+0x1e6>
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	2b11      	cmp	r3, #17
 800157c:	d11b      	bne.n	80015b6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	2b10      	cmp	r3, #16
 8001590:	d111      	bne.n	80015b6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001592:	4b10      	ldr	r3, [pc, #64]	; (80015d4 <HAL_ADC_ConfigChannel+0x23c>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a10      	ldr	r2, [pc, #64]	; (80015d8 <HAL_ADC_ConfigChannel+0x240>)
 8001598:	fba2 2303 	umull	r2, r3, r2, r3
 800159c:	0c9a      	lsrs	r2, r3, #18
 800159e:	4613      	mov	r3, r2
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	4413      	add	r3, r2
 80015a4:	005b      	lsls	r3, r3, #1
 80015a6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80015a8:	e002      	b.n	80015b0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	3b01      	subs	r3, #1
 80015ae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d1f9      	bne.n	80015aa <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2200      	movs	r2, #0
 80015ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80015be:	2300      	movs	r3, #0
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3714      	adds	r7, #20
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr
 80015cc:	40012300 	.word	0x40012300
 80015d0:	40012000 	.word	0x40012000
 80015d4:	20000080 	.word	0x20000080
 80015d8:	431bde83 	.word	0x431bde83

080015dc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80015dc:	b480      	push	{r7}
 80015de:	b085      	sub	sp, #20
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80015e4:	4b79      	ldr	r3, [pc, #484]	; (80017cc <ADC_Init+0x1f0>)
 80015e6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	685a      	ldr	r2, [r3, #4]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	431a      	orrs	r2, r3
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	685a      	ldr	r2, [r3, #4]
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001610:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	6859      	ldr	r1, [r3, #4]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	691b      	ldr	r3, [r3, #16]
 800161c:	021a      	lsls	r2, r3, #8
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	430a      	orrs	r2, r1
 8001624:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	685a      	ldr	r2, [r3, #4]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001634:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	6859      	ldr	r1, [r3, #4]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	689a      	ldr	r2, [r3, #8]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	430a      	orrs	r2, r1
 8001646:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	689a      	ldr	r2, [r3, #8]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001656:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	6899      	ldr	r1, [r3, #8]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	68da      	ldr	r2, [r3, #12]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	430a      	orrs	r2, r1
 8001668:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800166e:	4a58      	ldr	r2, [pc, #352]	; (80017d0 <ADC_Init+0x1f4>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d022      	beq.n	80016ba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	689a      	ldr	r2, [r3, #8]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001682:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	6899      	ldr	r1, [r3, #8]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	430a      	orrs	r2, r1
 8001694:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	689a      	ldr	r2, [r3, #8]
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80016a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	6899      	ldr	r1, [r3, #8]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	430a      	orrs	r2, r1
 80016b6:	609a      	str	r2, [r3, #8]
 80016b8:	e00f      	b.n	80016da <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	689a      	ldr	r2, [r3, #8]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80016c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	689a      	ldr	r2, [r3, #8]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80016d8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	689a      	ldr	r2, [r3, #8]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f022 0202 	bic.w	r2, r2, #2
 80016e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	6899      	ldr	r1, [r3, #8]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	7e1b      	ldrb	r3, [r3, #24]
 80016f4:	005a      	lsls	r2, r3, #1
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	430a      	orrs	r2, r1
 80016fc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d01b      	beq.n	8001740 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	685a      	ldr	r2, [r3, #4]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001716:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	685a      	ldr	r2, [r3, #4]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001726:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	6859      	ldr	r1, [r3, #4]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001732:	3b01      	subs	r3, #1
 8001734:	035a      	lsls	r2, r3, #13
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	430a      	orrs	r2, r1
 800173c:	605a      	str	r2, [r3, #4]
 800173e:	e007      	b.n	8001750 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	685a      	ldr	r2, [r3, #4]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800174e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800175e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	69db      	ldr	r3, [r3, #28]
 800176a:	3b01      	subs	r3, #1
 800176c:	051a      	lsls	r2, r3, #20
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	430a      	orrs	r2, r1
 8001774:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	689a      	ldr	r2, [r3, #8]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001784:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	6899      	ldr	r1, [r3, #8]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001792:	025a      	lsls	r2, r3, #9
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	430a      	orrs	r2, r1
 800179a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	689a      	ldr	r2, [r3, #8]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80017aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	6899      	ldr	r1, [r3, #8]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	695b      	ldr	r3, [r3, #20]
 80017b6:	029a      	lsls	r2, r3, #10
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	430a      	orrs	r2, r1
 80017be:	609a      	str	r2, [r3, #8]
}
 80017c0:	bf00      	nop
 80017c2:	3714      	adds	r7, #20
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr
 80017cc:	40012300 	.word	0x40012300
 80017d0:	0f000001 	.word	0x0f000001

080017d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b085      	sub	sp, #20
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f003 0307 	and.w	r3, r3, #7
 80017e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017e4:	4b0c      	ldr	r3, [pc, #48]	; (8001818 <__NVIC_SetPriorityGrouping+0x44>)
 80017e6:	68db      	ldr	r3, [r3, #12]
 80017e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017ea:	68ba      	ldr	r2, [r7, #8]
 80017ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017f0:	4013      	ands	r3, r2
 80017f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001800:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001804:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001806:	4a04      	ldr	r2, [pc, #16]	; (8001818 <__NVIC_SetPriorityGrouping+0x44>)
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	60d3      	str	r3, [r2, #12]
}
 800180c:	bf00      	nop
 800180e:	3714      	adds	r7, #20
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr
 8001818:	e000ed00 	.word	0xe000ed00

0800181c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001820:	4b04      	ldr	r3, [pc, #16]	; (8001834 <__NVIC_GetPriorityGrouping+0x18>)
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	0a1b      	lsrs	r3, r3, #8
 8001826:	f003 0307 	and.w	r3, r3, #7
}
 800182a:	4618      	mov	r0, r3
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr
 8001834:	e000ed00 	.word	0xe000ed00

08001838 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001846:	2b00      	cmp	r3, #0
 8001848:	db0b      	blt.n	8001862 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	f003 021f 	and.w	r2, r3, #31
 8001850:	4907      	ldr	r1, [pc, #28]	; (8001870 <__NVIC_EnableIRQ+0x38>)
 8001852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001856:	095b      	lsrs	r3, r3, #5
 8001858:	2001      	movs	r0, #1
 800185a:	fa00 f202 	lsl.w	r2, r0, r2
 800185e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001862:	bf00      	nop
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	e000e100 	.word	0xe000e100

08001874 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001874:	b480      	push	{r7}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
 800187a:	4603      	mov	r3, r0
 800187c:	6039      	str	r1, [r7, #0]
 800187e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001880:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001884:	2b00      	cmp	r3, #0
 8001886:	db0a      	blt.n	800189e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	b2da      	uxtb	r2, r3
 800188c:	490c      	ldr	r1, [pc, #48]	; (80018c0 <__NVIC_SetPriority+0x4c>)
 800188e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001892:	0112      	lsls	r2, r2, #4
 8001894:	b2d2      	uxtb	r2, r2
 8001896:	440b      	add	r3, r1
 8001898:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800189c:	e00a      	b.n	80018b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	b2da      	uxtb	r2, r3
 80018a2:	4908      	ldr	r1, [pc, #32]	; (80018c4 <__NVIC_SetPriority+0x50>)
 80018a4:	79fb      	ldrb	r3, [r7, #7]
 80018a6:	f003 030f 	and.w	r3, r3, #15
 80018aa:	3b04      	subs	r3, #4
 80018ac:	0112      	lsls	r2, r2, #4
 80018ae:	b2d2      	uxtb	r2, r2
 80018b0:	440b      	add	r3, r1
 80018b2:	761a      	strb	r2, [r3, #24]
}
 80018b4:	bf00      	nop
 80018b6:	370c      	adds	r7, #12
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr
 80018c0:	e000e100 	.word	0xe000e100
 80018c4:	e000ed00 	.word	0xe000ed00

080018c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b089      	sub	sp, #36	; 0x24
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	60f8      	str	r0, [r7, #12]
 80018d0:	60b9      	str	r1, [r7, #8]
 80018d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	f003 0307 	and.w	r3, r3, #7
 80018da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018dc:	69fb      	ldr	r3, [r7, #28]
 80018de:	f1c3 0307 	rsb	r3, r3, #7
 80018e2:	2b04      	cmp	r3, #4
 80018e4:	bf28      	it	cs
 80018e6:	2304      	movcs	r3, #4
 80018e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018ea:	69fb      	ldr	r3, [r7, #28]
 80018ec:	3304      	adds	r3, #4
 80018ee:	2b06      	cmp	r3, #6
 80018f0:	d902      	bls.n	80018f8 <NVIC_EncodePriority+0x30>
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	3b03      	subs	r3, #3
 80018f6:	e000      	b.n	80018fa <NVIC_EncodePriority+0x32>
 80018f8:	2300      	movs	r3, #0
 80018fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001900:	69bb      	ldr	r3, [r7, #24]
 8001902:	fa02 f303 	lsl.w	r3, r2, r3
 8001906:	43da      	mvns	r2, r3
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	401a      	ands	r2, r3
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001910:	f04f 31ff 	mov.w	r1, #4294967295
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	fa01 f303 	lsl.w	r3, r1, r3
 800191a:	43d9      	mvns	r1, r3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001920:	4313      	orrs	r3, r2
         );
}
 8001922:	4618      	mov	r0, r3
 8001924:	3724      	adds	r7, #36	; 0x24
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
	...

08001930 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	3b01      	subs	r3, #1
 800193c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001940:	d301      	bcc.n	8001946 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001942:	2301      	movs	r3, #1
 8001944:	e00f      	b.n	8001966 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001946:	4a0a      	ldr	r2, [pc, #40]	; (8001970 <SysTick_Config+0x40>)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	3b01      	subs	r3, #1
 800194c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800194e:	210f      	movs	r1, #15
 8001950:	f04f 30ff 	mov.w	r0, #4294967295
 8001954:	f7ff ff8e 	bl	8001874 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001958:	4b05      	ldr	r3, [pc, #20]	; (8001970 <SysTick_Config+0x40>)
 800195a:	2200      	movs	r2, #0
 800195c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800195e:	4b04      	ldr	r3, [pc, #16]	; (8001970 <SysTick_Config+0x40>)
 8001960:	2207      	movs	r2, #7
 8001962:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001964:	2300      	movs	r3, #0
}
 8001966:	4618      	mov	r0, r3
 8001968:	3708      	adds	r7, #8
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	e000e010 	.word	0xe000e010

08001974 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	f7ff ff29 	bl	80017d4 <__NVIC_SetPriorityGrouping>
}
 8001982:	bf00      	nop
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}

0800198a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800198a:	b580      	push	{r7, lr}
 800198c:	b086      	sub	sp, #24
 800198e:	af00      	add	r7, sp, #0
 8001990:	4603      	mov	r3, r0
 8001992:	60b9      	str	r1, [r7, #8]
 8001994:	607a      	str	r2, [r7, #4]
 8001996:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001998:	2300      	movs	r3, #0
 800199a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800199c:	f7ff ff3e 	bl	800181c <__NVIC_GetPriorityGrouping>
 80019a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019a2:	687a      	ldr	r2, [r7, #4]
 80019a4:	68b9      	ldr	r1, [r7, #8]
 80019a6:	6978      	ldr	r0, [r7, #20]
 80019a8:	f7ff ff8e 	bl	80018c8 <NVIC_EncodePriority>
 80019ac:	4602      	mov	r2, r0
 80019ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019b2:	4611      	mov	r1, r2
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7ff ff5d 	bl	8001874 <__NVIC_SetPriority>
}
 80019ba:	bf00      	nop
 80019bc:	3718      	adds	r7, #24
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b082      	sub	sp, #8
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	4603      	mov	r3, r0
 80019ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff ff31 	bl	8001838 <__NVIC_EnableIRQ>
}
 80019d6:	bf00      	nop
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}

080019de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019de:	b580      	push	{r7, lr}
 80019e0:	b082      	sub	sp, #8
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	f7ff ffa2 	bl	8001930 <SysTick_Config>
 80019ec:	4603      	mov	r3, r0
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
	...

080019f8 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b086      	sub	sp, #24
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	60f8      	str	r0, [r7, #12]
 8001a00:	60b9      	str	r1, [r7, #8]
 8001a02:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001a0a:	4b23      	ldr	r3, [pc, #140]	; (8001a98 <HAL_FLASH_Program+0xa0>)
 8001a0c:	7e1b      	ldrb	r3, [r3, #24]
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d101      	bne.n	8001a16 <HAL_FLASH_Program+0x1e>
 8001a12:	2302      	movs	r3, #2
 8001a14:	e03b      	b.n	8001a8e <HAL_FLASH_Program+0x96>
 8001a16:	4b20      	ldr	r3, [pc, #128]	; (8001a98 <HAL_FLASH_Program+0xa0>)
 8001a18:	2201      	movs	r2, #1
 8001a1a:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001a1c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001a20:	f000 f870 	bl	8001b04 <FLASH_WaitForLastOperation>
 8001a24:	4603      	mov	r3, r0
 8001a26:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8001a28:	7dfb      	ldrb	r3, [r7, #23]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d12b      	bne.n	8001a86 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d105      	bne.n	8001a40 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001a34:	783b      	ldrb	r3, [r7, #0]
 8001a36:	4619      	mov	r1, r3
 8001a38:	68b8      	ldr	r0, [r7, #8]
 8001a3a:	f000 f917 	bl	8001c6c <FLASH_Program_Byte>
 8001a3e:	e016      	b.n	8001a6e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d105      	bne.n	8001a52 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001a46:	883b      	ldrh	r3, [r7, #0]
 8001a48:	4619      	mov	r1, r3
 8001a4a:	68b8      	ldr	r0, [r7, #8]
 8001a4c:	f000 f8ea 	bl	8001c24 <FLASH_Program_HalfWord>
 8001a50:	e00d      	b.n	8001a6e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	2b02      	cmp	r3, #2
 8001a56:	d105      	bne.n	8001a64 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	68b8      	ldr	r0, [r7, #8]
 8001a5e:	f000 f8bf 	bl	8001be0 <FLASH_Program_Word>
 8001a62:	e004      	b.n	8001a6e <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001a64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001a68:	68b8      	ldr	r0, [r7, #8]
 8001a6a:	f000 f88b 	bl	8001b84 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001a6e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001a72:	f000 f847 	bl	8001b04 <FLASH_WaitForLastOperation>
 8001a76:	4603      	mov	r3, r0
 8001a78:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8001a7a:	4b08      	ldr	r3, [pc, #32]	; (8001a9c <HAL_FLASH_Program+0xa4>)
 8001a7c:	691b      	ldr	r3, [r3, #16]
 8001a7e:	4a07      	ldr	r2, [pc, #28]	; (8001a9c <HAL_FLASH_Program+0xa4>)
 8001a80:	f023 0301 	bic.w	r3, r3, #1
 8001a84:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001a86:	4b04      	ldr	r3, [pc, #16]	; (8001a98 <HAL_FLASH_Program+0xa0>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	761a      	strb	r2, [r3, #24]
  
  return status;
 8001a8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3718      	adds	r7, #24
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20000124 	.word	0x20000124
 8001a9c:	40023c00 	.word	0x40023c00

08001aa0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001aaa:	4b0b      	ldr	r3, [pc, #44]	; (8001ad8 <HAL_FLASH_Unlock+0x38>)
 8001aac:	691b      	ldr	r3, [r3, #16]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	da0b      	bge.n	8001aca <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001ab2:	4b09      	ldr	r3, [pc, #36]	; (8001ad8 <HAL_FLASH_Unlock+0x38>)
 8001ab4:	4a09      	ldr	r2, [pc, #36]	; (8001adc <HAL_FLASH_Unlock+0x3c>)
 8001ab6:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001ab8:	4b07      	ldr	r3, [pc, #28]	; (8001ad8 <HAL_FLASH_Unlock+0x38>)
 8001aba:	4a09      	ldr	r2, [pc, #36]	; (8001ae0 <HAL_FLASH_Unlock+0x40>)
 8001abc:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001abe:	4b06      	ldr	r3, [pc, #24]	; (8001ad8 <HAL_FLASH_Unlock+0x38>)
 8001ac0:	691b      	ldr	r3, [r3, #16]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	da01      	bge.n	8001aca <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001aca:	79fb      	ldrb	r3, [r7, #7]
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr
 8001ad8:	40023c00 	.word	0x40023c00
 8001adc:	45670123 	.word	0x45670123
 8001ae0:	cdef89ab 	.word	0xcdef89ab

08001ae4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001ae8:	4b05      	ldr	r3, [pc, #20]	; (8001b00 <HAL_FLASH_Lock+0x1c>)
 8001aea:	691b      	ldr	r3, [r3, #16]
 8001aec:	4a04      	ldr	r2, [pc, #16]	; (8001b00 <HAL_FLASH_Lock+0x1c>)
 8001aee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001af2:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8001af4:	2300      	movs	r3, #0
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr
 8001b00:	40023c00 	.word	0x40023c00

08001b04 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b084      	sub	sp, #16
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001b10:	4b1a      	ldr	r3, [pc, #104]	; (8001b7c <FLASH_WaitForLastOperation+0x78>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001b16:	f7ff fa75 	bl	8001004 <HAL_GetTick>
 8001b1a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001b1c:	e010      	b.n	8001b40 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b24:	d00c      	beq.n	8001b40 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d007      	beq.n	8001b3c <FLASH_WaitForLastOperation+0x38>
 8001b2c:	f7ff fa6a 	bl	8001004 <HAL_GetTick>
 8001b30:	4602      	mov	r2, r0
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	687a      	ldr	r2, [r7, #4]
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d201      	bcs.n	8001b40 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	e019      	b.n	8001b74 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001b40:	4b0f      	ldr	r3, [pc, #60]	; (8001b80 <FLASH_WaitForLastOperation+0x7c>)
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d1e8      	bne.n	8001b1e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001b4c:	4b0c      	ldr	r3, [pc, #48]	; (8001b80 <FLASH_WaitForLastOperation+0x7c>)
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	f003 0301 	and.w	r3, r3, #1
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d002      	beq.n	8001b5e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001b58:	4b09      	ldr	r3, [pc, #36]	; (8001b80 <FLASH_WaitForLastOperation+0x7c>)
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001b5e:	4b08      	ldr	r3, [pc, #32]	; (8001b80 <FLASH_WaitForLastOperation+0x7c>)
 8001b60:	68db      	ldr	r3, [r3, #12]
 8001b62:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d003      	beq.n	8001b72 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001b6a:	f000 f8a1 	bl	8001cb0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e000      	b.n	8001b74 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001b72:	2300      	movs	r3, #0
  
}  
 8001b74:	4618      	mov	r0, r3
 8001b76:	3710      	adds	r7, #16
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	20000124 	.word	0x20000124
 8001b80:	40023c00 	.word	0x40023c00

08001b84 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001b84:	b490      	push	{r4, r7}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	60f8      	str	r0, [r7, #12]
 8001b8c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001b90:	4b12      	ldr	r3, [pc, #72]	; (8001bdc <FLASH_Program_DoubleWord+0x58>)
 8001b92:	691b      	ldr	r3, [r3, #16]
 8001b94:	4a11      	ldr	r2, [pc, #68]	; (8001bdc <FLASH_Program_DoubleWord+0x58>)
 8001b96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b9a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001b9c:	4b0f      	ldr	r3, [pc, #60]	; (8001bdc <FLASH_Program_DoubleWord+0x58>)
 8001b9e:	691b      	ldr	r3, [r3, #16]
 8001ba0:	4a0e      	ldr	r2, [pc, #56]	; (8001bdc <FLASH_Program_DoubleWord+0x58>)
 8001ba2:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001ba6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001ba8:	4b0c      	ldr	r3, [pc, #48]	; (8001bdc <FLASH_Program_DoubleWord+0x58>)
 8001baa:	691b      	ldr	r3, [r3, #16]
 8001bac:	4a0b      	ldr	r2, [pc, #44]	; (8001bdc <FLASH_Program_DoubleWord+0x58>)
 8001bae:	f043 0301 	orr.w	r3, r3, #1
 8001bb2:	6113      	str	r3, [r2, #16]

  /* Program the double-word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	683a      	ldr	r2, [r7, #0]
 8001bb8:	601a      	str	r2, [r3, #0]
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8001bba:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001bbe:	f04f 0300 	mov.w	r3, #0
 8001bc2:	f04f 0400 	mov.w	r4, #0
 8001bc6:	0013      	movs	r3, r2
 8001bc8:	2400      	movs	r4, #0
 8001bca:	68fa      	ldr	r2, [r7, #12]
 8001bcc:	3204      	adds	r2, #4
 8001bce:	6013      	str	r3, [r2, #0]
}
 8001bd0:	bf00      	nop
 8001bd2:	3710      	adds	r7, #16
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bc90      	pop	{r4, r7}
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	40023c00 	.word	0x40023c00

08001be0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001bea:	4b0d      	ldr	r3, [pc, #52]	; (8001c20 <FLASH_Program_Word+0x40>)
 8001bec:	691b      	ldr	r3, [r3, #16]
 8001bee:	4a0c      	ldr	r2, [pc, #48]	; (8001c20 <FLASH_Program_Word+0x40>)
 8001bf0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001bf4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001bf6:	4b0a      	ldr	r3, [pc, #40]	; (8001c20 <FLASH_Program_Word+0x40>)
 8001bf8:	691b      	ldr	r3, [r3, #16]
 8001bfa:	4a09      	ldr	r2, [pc, #36]	; (8001c20 <FLASH_Program_Word+0x40>)
 8001bfc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c00:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001c02:	4b07      	ldr	r3, [pc, #28]	; (8001c20 <FLASH_Program_Word+0x40>)
 8001c04:	691b      	ldr	r3, [r3, #16]
 8001c06:	4a06      	ldr	r2, [pc, #24]	; (8001c20 <FLASH_Program_Word+0x40>)
 8001c08:	f043 0301 	orr.w	r3, r3, #1
 8001c0c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	683a      	ldr	r2, [r7, #0]
 8001c12:	601a      	str	r2, [r3, #0]
}
 8001c14:	bf00      	nop
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr
 8001c20:	40023c00 	.word	0x40023c00

08001c24 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001c30:	4b0d      	ldr	r3, [pc, #52]	; (8001c68 <FLASH_Program_HalfWord+0x44>)
 8001c32:	691b      	ldr	r3, [r3, #16]
 8001c34:	4a0c      	ldr	r2, [pc, #48]	; (8001c68 <FLASH_Program_HalfWord+0x44>)
 8001c36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c3a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001c3c:	4b0a      	ldr	r3, [pc, #40]	; (8001c68 <FLASH_Program_HalfWord+0x44>)
 8001c3e:	691b      	ldr	r3, [r3, #16]
 8001c40:	4a09      	ldr	r2, [pc, #36]	; (8001c68 <FLASH_Program_HalfWord+0x44>)
 8001c42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c46:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001c48:	4b07      	ldr	r3, [pc, #28]	; (8001c68 <FLASH_Program_HalfWord+0x44>)
 8001c4a:	691b      	ldr	r3, [r3, #16]
 8001c4c:	4a06      	ldr	r2, [pc, #24]	; (8001c68 <FLASH_Program_HalfWord+0x44>)
 8001c4e:	f043 0301 	orr.w	r3, r3, #1
 8001c52:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	887a      	ldrh	r2, [r7, #2]
 8001c58:	801a      	strh	r2, [r3, #0]
}
 8001c5a:	bf00      	nop
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	40023c00 	.word	0x40023c00

08001c6c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
 8001c74:	460b      	mov	r3, r1
 8001c76:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001c78:	4b0c      	ldr	r3, [pc, #48]	; (8001cac <FLASH_Program_Byte+0x40>)
 8001c7a:	691b      	ldr	r3, [r3, #16]
 8001c7c:	4a0b      	ldr	r2, [pc, #44]	; (8001cac <FLASH_Program_Byte+0x40>)
 8001c7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c82:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001c84:	4b09      	ldr	r3, [pc, #36]	; (8001cac <FLASH_Program_Byte+0x40>)
 8001c86:	4a09      	ldr	r2, [pc, #36]	; (8001cac <FLASH_Program_Byte+0x40>)
 8001c88:	691b      	ldr	r3, [r3, #16]
 8001c8a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001c8c:	4b07      	ldr	r3, [pc, #28]	; (8001cac <FLASH_Program_Byte+0x40>)
 8001c8e:	691b      	ldr	r3, [r3, #16]
 8001c90:	4a06      	ldr	r2, [pc, #24]	; (8001cac <FLASH_Program_Byte+0x40>)
 8001c92:	f043 0301 	orr.w	r3, r3, #1
 8001c96:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	78fa      	ldrb	r2, [r7, #3]
 8001c9c:	701a      	strb	r2, [r3, #0]
}
 8001c9e:	bf00      	nop
 8001ca0:	370c      	adds	r7, #12
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	40023c00 	.word	0x40023c00

08001cb0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001cb4:	4b27      	ldr	r3, [pc, #156]	; (8001d54 <FLASH_SetErrorCode+0xa4>)
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	f003 0310 	and.w	r3, r3, #16
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d008      	beq.n	8001cd2 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001cc0:	4b25      	ldr	r3, [pc, #148]	; (8001d58 <FLASH_SetErrorCode+0xa8>)
 8001cc2:	69db      	ldr	r3, [r3, #28]
 8001cc4:	f043 0310 	orr.w	r3, r3, #16
 8001cc8:	4a23      	ldr	r2, [pc, #140]	; (8001d58 <FLASH_SetErrorCode+0xa8>)
 8001cca:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001ccc:	4b21      	ldr	r3, [pc, #132]	; (8001d54 <FLASH_SetErrorCode+0xa4>)
 8001cce:	2210      	movs	r2, #16
 8001cd0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001cd2:	4b20      	ldr	r3, [pc, #128]	; (8001d54 <FLASH_SetErrorCode+0xa4>)
 8001cd4:	68db      	ldr	r3, [r3, #12]
 8001cd6:	f003 0320 	and.w	r3, r3, #32
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d008      	beq.n	8001cf0 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001cde:	4b1e      	ldr	r3, [pc, #120]	; (8001d58 <FLASH_SetErrorCode+0xa8>)
 8001ce0:	69db      	ldr	r3, [r3, #28]
 8001ce2:	f043 0308 	orr.w	r3, r3, #8
 8001ce6:	4a1c      	ldr	r2, [pc, #112]	; (8001d58 <FLASH_SetErrorCode+0xa8>)
 8001ce8:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8001cea:	4b1a      	ldr	r3, [pc, #104]	; (8001d54 <FLASH_SetErrorCode+0xa4>)
 8001cec:	2220      	movs	r2, #32
 8001cee:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001cf0:	4b18      	ldr	r3, [pc, #96]	; (8001d54 <FLASH_SetErrorCode+0xa4>)
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d008      	beq.n	8001d0e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001cfc:	4b16      	ldr	r3, [pc, #88]	; (8001d58 <FLASH_SetErrorCode+0xa8>)
 8001cfe:	69db      	ldr	r3, [r3, #28]
 8001d00:	f043 0304 	orr.w	r3, r3, #4
 8001d04:	4a14      	ldr	r2, [pc, #80]	; (8001d58 <FLASH_SetErrorCode+0xa8>)
 8001d06:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8001d08:	4b12      	ldr	r3, [pc, #72]	; (8001d54 <FLASH_SetErrorCode+0xa4>)
 8001d0a:	2240      	movs	r2, #64	; 0x40
 8001d0c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8001d0e:	4b11      	ldr	r3, [pc, #68]	; (8001d54 <FLASH_SetErrorCode+0xa4>)
 8001d10:	68db      	ldr	r3, [r3, #12]
 8001d12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d008      	beq.n	8001d2c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8001d1a:	4b0f      	ldr	r3, [pc, #60]	; (8001d58 <FLASH_SetErrorCode+0xa8>)
 8001d1c:	69db      	ldr	r3, [r3, #28]
 8001d1e:	f043 0302 	orr.w	r3, r3, #2
 8001d22:	4a0d      	ldr	r2, [pc, #52]	; (8001d58 <FLASH_SetErrorCode+0xa8>)
 8001d24:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8001d26:	4b0b      	ldr	r3, [pc, #44]	; (8001d54 <FLASH_SetErrorCode+0xa4>)
 8001d28:	2280      	movs	r2, #128	; 0x80
 8001d2a:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001d2c:	4b09      	ldr	r3, [pc, #36]	; (8001d54 <FLASH_SetErrorCode+0xa4>)
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	f003 0302 	and.w	r3, r3, #2
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d008      	beq.n	8001d4a <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001d38:	4b07      	ldr	r3, [pc, #28]	; (8001d58 <FLASH_SetErrorCode+0xa8>)
 8001d3a:	69db      	ldr	r3, [r3, #28]
 8001d3c:	f043 0320 	orr.w	r3, r3, #32
 8001d40:	4a05      	ldr	r2, [pc, #20]	; (8001d58 <FLASH_SetErrorCode+0xa8>)
 8001d42:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001d44:	4b03      	ldr	r3, [pc, #12]	; (8001d54 <FLASH_SetErrorCode+0xa4>)
 8001d46:	2202      	movs	r2, #2
 8001d48:	60da      	str	r2, [r3, #12]
  }
}
 8001d4a:	bf00      	nop
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr
 8001d54:	40023c00 	.word	0x40023c00
 8001d58:	20000124 	.word	0x20000124

08001d5c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001d6e:	4b31      	ldr	r3, [pc, #196]	; (8001e34 <HAL_FLASHEx_Erase+0xd8>)
 8001d70:	7e1b      	ldrb	r3, [r3, #24]
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d101      	bne.n	8001d7a <HAL_FLASHEx_Erase+0x1e>
 8001d76:	2302      	movs	r3, #2
 8001d78:	e058      	b.n	8001e2c <HAL_FLASHEx_Erase+0xd0>
 8001d7a:	4b2e      	ldr	r3, [pc, #184]	; (8001e34 <HAL_FLASHEx_Erase+0xd8>)
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d80:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001d84:	f7ff febe 	bl	8001b04 <FLASH_WaitForLastOperation>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8001d8c:	7bfb      	ldrb	r3, [r7, #15]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d148      	bne.n	8001e24 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	f04f 32ff 	mov.w	r2, #4294967295
 8001d98:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d115      	bne.n	8001dce <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	691b      	ldr	r3, [r3, #16]
 8001da6:	b2da      	uxtb	r2, r3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	4619      	mov	r1, r3
 8001dae:	4610      	mov	r0, r2
 8001db0:	f000 f844 	bl	8001e3c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001db4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001db8:	f7ff fea4 	bl	8001b04 <FLASH_WaitForLastOperation>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001dc0:	4b1d      	ldr	r3, [pc, #116]	; (8001e38 <HAL_FLASHEx_Erase+0xdc>)
 8001dc2:	691b      	ldr	r3, [r3, #16]
 8001dc4:	4a1c      	ldr	r2, [pc, #112]	; (8001e38 <HAL_FLASHEx_Erase+0xdc>)
 8001dc6:	f023 0304 	bic.w	r3, r3, #4
 8001dca:	6113      	str	r3, [r2, #16]
 8001dcc:	e028      	b.n	8001e20 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	60bb      	str	r3, [r7, #8]
 8001dd4:	e01c      	b.n	8001e10 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	691b      	ldr	r3, [r3, #16]
 8001dda:	b2db      	uxtb	r3, r3
 8001ddc:	4619      	mov	r1, r3
 8001dde:	68b8      	ldr	r0, [r7, #8]
 8001de0:	f000 f850 	bl	8001e84 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001de4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001de8:	f7ff fe8c 	bl	8001b04 <FLASH_WaitForLastOperation>
 8001dec:	4603      	mov	r3, r0
 8001dee:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8001df0:	4b11      	ldr	r3, [pc, #68]	; (8001e38 <HAL_FLASHEx_Erase+0xdc>)
 8001df2:	691b      	ldr	r3, [r3, #16]
 8001df4:	4a10      	ldr	r2, [pc, #64]	; (8001e38 <HAL_FLASHEx_Erase+0xdc>)
 8001df6:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8001dfa:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8001dfc:	7bfb      	ldrb	r3, [r7, #15]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d003      	beq.n	8001e0a <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	68ba      	ldr	r2, [r7, #8]
 8001e06:	601a      	str	r2, [r3, #0]
          break;
 8001e08:	e00a      	b.n	8001e20 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001e0a:	68bb      	ldr	r3, [r7, #8]
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	60bb      	str	r3, [r7, #8]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	68da      	ldr	r2, [r3, #12]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	4413      	add	r3, r2
 8001e1a:	68ba      	ldr	r2, [r7, #8]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d3da      	bcc.n	8001dd6 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8001e20:	f000 f878 	bl	8001f14 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001e24:	4b03      	ldr	r3, [pc, #12]	; (8001e34 <HAL_FLASHEx_Erase+0xd8>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	761a      	strb	r2, [r3, #24]

  return status;
 8001e2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3710      	adds	r7, #16
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	20000124 	.word	0x20000124
 8001e38:	40023c00 	.word	0x40023c00

08001e3c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	4603      	mov	r3, r0
 8001e44:	6039      	str	r1, [r7, #0]
 8001e46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001e48:	4b0d      	ldr	r3, [pc, #52]	; (8001e80 <FLASH_MassErase+0x44>)
 8001e4a:	691b      	ldr	r3, [r3, #16]
 8001e4c:	4a0c      	ldr	r2, [pc, #48]	; (8001e80 <FLASH_MassErase+0x44>)
 8001e4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e52:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8001e54:	4b0a      	ldr	r3, [pc, #40]	; (8001e80 <FLASH_MassErase+0x44>)
 8001e56:	691b      	ldr	r3, [r3, #16]
 8001e58:	4a09      	ldr	r2, [pc, #36]	; (8001e80 <FLASH_MassErase+0x44>)
 8001e5a:	f043 0304 	orr.w	r3, r3, #4
 8001e5e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8001e60:	4b07      	ldr	r3, [pc, #28]	; (8001e80 <FLASH_MassErase+0x44>)
 8001e62:	691a      	ldr	r2, [r3, #16]
 8001e64:	79fb      	ldrb	r3, [r7, #7]
 8001e66:	021b      	lsls	r3, r3, #8
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	4a05      	ldr	r2, [pc, #20]	; (8001e80 <FLASH_MassErase+0x44>)
 8001e6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e70:	6113      	str	r3, [r2, #16]
}
 8001e72:	bf00      	nop
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	40023c00 	.word	0x40023c00

08001e84 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b085      	sub	sp, #20
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
 8001e8c:	460b      	mov	r3, r1
 8001e8e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8001e90:	2300      	movs	r3, #0
 8001e92:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001e94:	78fb      	ldrb	r3, [r7, #3]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d102      	bne.n	8001ea0 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	60fb      	str	r3, [r7, #12]
 8001e9e:	e010      	b.n	8001ec2 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001ea0:	78fb      	ldrb	r3, [r7, #3]
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d103      	bne.n	8001eae <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001ea6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001eaa:	60fb      	str	r3, [r7, #12]
 8001eac:	e009      	b.n	8001ec2 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001eae:	78fb      	ldrb	r3, [r7, #3]
 8001eb0:	2b02      	cmp	r3, #2
 8001eb2:	d103      	bne.n	8001ebc <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001eb4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001eb8:	60fb      	str	r3, [r7, #12]
 8001eba:	e002      	b.n	8001ec2 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001ebc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ec0:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001ec2:	4b13      	ldr	r3, [pc, #76]	; (8001f10 <FLASH_Erase_Sector+0x8c>)
 8001ec4:	691b      	ldr	r3, [r3, #16]
 8001ec6:	4a12      	ldr	r2, [pc, #72]	; (8001f10 <FLASH_Erase_Sector+0x8c>)
 8001ec8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ecc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8001ece:	4b10      	ldr	r3, [pc, #64]	; (8001f10 <FLASH_Erase_Sector+0x8c>)
 8001ed0:	691a      	ldr	r2, [r3, #16]
 8001ed2:	490f      	ldr	r1, [pc, #60]	; (8001f10 <FLASH_Erase_Sector+0x8c>)
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8001eda:	4b0d      	ldr	r3, [pc, #52]	; (8001f10 <FLASH_Erase_Sector+0x8c>)
 8001edc:	691b      	ldr	r3, [r3, #16]
 8001ede:	4a0c      	ldr	r2, [pc, #48]	; (8001f10 <FLASH_Erase_Sector+0x8c>)
 8001ee0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001ee4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8001ee6:	4b0a      	ldr	r3, [pc, #40]	; (8001f10 <FLASH_Erase_Sector+0x8c>)
 8001ee8:	691a      	ldr	r2, [r3, #16]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	00db      	lsls	r3, r3, #3
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	4a07      	ldr	r2, [pc, #28]	; (8001f10 <FLASH_Erase_Sector+0x8c>)
 8001ef2:	f043 0302 	orr.w	r3, r3, #2
 8001ef6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001ef8:	4b05      	ldr	r3, [pc, #20]	; (8001f10 <FLASH_Erase_Sector+0x8c>)
 8001efa:	691b      	ldr	r3, [r3, #16]
 8001efc:	4a04      	ldr	r2, [pc, #16]	; (8001f10 <FLASH_Erase_Sector+0x8c>)
 8001efe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f02:	6113      	str	r3, [r2, #16]
}
 8001f04:	bf00      	nop
 8001f06:	3714      	adds	r7, #20
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr
 8001f10:	40023c00 	.word	0x40023c00

08001f14 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8001f18:	4b20      	ldr	r3, [pc, #128]	; (8001f9c <FLASH_FlushCaches+0x88>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d017      	beq.n	8001f54 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001f24:	4b1d      	ldr	r3, [pc, #116]	; (8001f9c <FLASH_FlushCaches+0x88>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a1c      	ldr	r2, [pc, #112]	; (8001f9c <FLASH_FlushCaches+0x88>)
 8001f2a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001f2e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001f30:	4b1a      	ldr	r3, [pc, #104]	; (8001f9c <FLASH_FlushCaches+0x88>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a19      	ldr	r2, [pc, #100]	; (8001f9c <FLASH_FlushCaches+0x88>)
 8001f36:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001f3a:	6013      	str	r3, [r2, #0]
 8001f3c:	4b17      	ldr	r3, [pc, #92]	; (8001f9c <FLASH_FlushCaches+0x88>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a16      	ldr	r2, [pc, #88]	; (8001f9c <FLASH_FlushCaches+0x88>)
 8001f42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001f46:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f48:	4b14      	ldr	r3, [pc, #80]	; (8001f9c <FLASH_FlushCaches+0x88>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a13      	ldr	r2, [pc, #76]	; (8001f9c <FLASH_FlushCaches+0x88>)
 8001f4e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f52:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8001f54:	4b11      	ldr	r3, [pc, #68]	; (8001f9c <FLASH_FlushCaches+0x88>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d017      	beq.n	8001f90 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8001f60:	4b0e      	ldr	r3, [pc, #56]	; (8001f9c <FLASH_FlushCaches+0x88>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a0d      	ldr	r2, [pc, #52]	; (8001f9c <FLASH_FlushCaches+0x88>)
 8001f66:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001f6a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8001f6c:	4b0b      	ldr	r3, [pc, #44]	; (8001f9c <FLASH_FlushCaches+0x88>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a0a      	ldr	r2, [pc, #40]	; (8001f9c <FLASH_FlushCaches+0x88>)
 8001f72:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f76:	6013      	str	r3, [r2, #0]
 8001f78:	4b08      	ldr	r3, [pc, #32]	; (8001f9c <FLASH_FlushCaches+0x88>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a07      	ldr	r2, [pc, #28]	; (8001f9c <FLASH_FlushCaches+0x88>)
 8001f7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001f82:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f84:	4b05      	ldr	r3, [pc, #20]	; (8001f9c <FLASH_FlushCaches+0x88>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a04      	ldr	r2, [pc, #16]	; (8001f9c <FLASH_FlushCaches+0x88>)
 8001f8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f8e:	6013      	str	r3, [r2, #0]
  }
}
 8001f90:	bf00      	nop
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	40023c00 	.word	0x40023c00

08001fa0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b089      	sub	sp, #36	; 0x24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
 8001fa8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001faa:	2300      	movs	r3, #0
 8001fac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	61fb      	str	r3, [r7, #28]
 8001fba:	e16b      	b.n	8002294 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	697a      	ldr	r2, [r7, #20]
 8001fcc:	4013      	ands	r3, r2
 8001fce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	f040 815a 	bne.w	800228e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d003      	beq.n	8001fea <HAL_GPIO_Init+0x4a>
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	2b12      	cmp	r3, #18
 8001fe8:	d123      	bne.n	8002032 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	08da      	lsrs	r2, r3, #3
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	3208      	adds	r2, #8
 8001ff2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ff8:	69fb      	ldr	r3, [r7, #28]
 8001ffa:	f003 0307 	and.w	r3, r3, #7
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	220f      	movs	r2, #15
 8002002:	fa02 f303 	lsl.w	r3, r2, r3
 8002006:	43db      	mvns	r3, r3
 8002008:	69ba      	ldr	r2, [r7, #24]
 800200a:	4013      	ands	r3, r2
 800200c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	691a      	ldr	r2, [r3, #16]
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	f003 0307 	and.w	r3, r3, #7
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	fa02 f303 	lsl.w	r3, r2, r3
 800201e:	69ba      	ldr	r2, [r7, #24]
 8002020:	4313      	orrs	r3, r2
 8002022:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002024:	69fb      	ldr	r3, [r7, #28]
 8002026:	08da      	lsrs	r2, r3, #3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	3208      	adds	r2, #8
 800202c:	69b9      	ldr	r1, [r7, #24]
 800202e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002038:	69fb      	ldr	r3, [r7, #28]
 800203a:	005b      	lsls	r3, r3, #1
 800203c:	2203      	movs	r2, #3
 800203e:	fa02 f303 	lsl.w	r3, r2, r3
 8002042:	43db      	mvns	r3, r3
 8002044:	69ba      	ldr	r2, [r7, #24]
 8002046:	4013      	ands	r3, r2
 8002048:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f003 0203 	and.w	r2, r3, #3
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	005b      	lsls	r3, r3, #1
 8002056:	fa02 f303 	lsl.w	r3, r2, r3
 800205a:	69ba      	ldr	r2, [r7, #24]
 800205c:	4313      	orrs	r3, r2
 800205e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	69ba      	ldr	r2, [r7, #24]
 8002064:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	2b01      	cmp	r3, #1
 800206c:	d00b      	beq.n	8002086 <HAL_GPIO_Init+0xe6>
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	2b02      	cmp	r3, #2
 8002074:	d007      	beq.n	8002086 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800207a:	2b11      	cmp	r3, #17
 800207c:	d003      	beq.n	8002086 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	2b12      	cmp	r3, #18
 8002084:	d130      	bne.n	80020e8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	005b      	lsls	r3, r3, #1
 8002090:	2203      	movs	r2, #3
 8002092:	fa02 f303 	lsl.w	r3, r2, r3
 8002096:	43db      	mvns	r3, r3
 8002098:	69ba      	ldr	r2, [r7, #24]
 800209a:	4013      	ands	r3, r2
 800209c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	68da      	ldr	r2, [r3, #12]
 80020a2:	69fb      	ldr	r3, [r7, #28]
 80020a4:	005b      	lsls	r3, r3, #1
 80020a6:	fa02 f303 	lsl.w	r3, r2, r3
 80020aa:	69ba      	ldr	r2, [r7, #24]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	69ba      	ldr	r2, [r7, #24]
 80020b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020bc:	2201      	movs	r2, #1
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	fa02 f303 	lsl.w	r3, r2, r3
 80020c4:	43db      	mvns	r3, r3
 80020c6:	69ba      	ldr	r2, [r7, #24]
 80020c8:	4013      	ands	r3, r2
 80020ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	091b      	lsrs	r3, r3, #4
 80020d2:	f003 0201 	and.w	r2, r3, #1
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	fa02 f303 	lsl.w	r3, r2, r3
 80020dc:	69ba      	ldr	r2, [r7, #24]
 80020de:	4313      	orrs	r3, r2
 80020e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	69ba      	ldr	r2, [r7, #24]
 80020e6:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	2203      	movs	r2, #3
 80020f4:	fa02 f303 	lsl.w	r3, r2, r3
 80020f8:	43db      	mvns	r3, r3
 80020fa:	69ba      	ldr	r2, [r7, #24]
 80020fc:	4013      	ands	r3, r2
 80020fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	689a      	ldr	r2, [r3, #8]
 8002104:	69fb      	ldr	r3, [r7, #28]
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	69ba      	ldr	r2, [r7, #24]
 800210e:	4313      	orrs	r3, r2
 8002110:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	69ba      	ldr	r2, [r7, #24]
 8002116:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002120:	2b00      	cmp	r3, #0
 8002122:	f000 80b4 	beq.w	800228e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002126:	2300      	movs	r3, #0
 8002128:	60fb      	str	r3, [r7, #12]
 800212a:	4b5f      	ldr	r3, [pc, #380]	; (80022a8 <HAL_GPIO_Init+0x308>)
 800212c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800212e:	4a5e      	ldr	r2, [pc, #376]	; (80022a8 <HAL_GPIO_Init+0x308>)
 8002130:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002134:	6453      	str	r3, [r2, #68]	; 0x44
 8002136:	4b5c      	ldr	r3, [pc, #368]	; (80022a8 <HAL_GPIO_Init+0x308>)
 8002138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800213a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800213e:	60fb      	str	r3, [r7, #12]
 8002140:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002142:	4a5a      	ldr	r2, [pc, #360]	; (80022ac <HAL_GPIO_Init+0x30c>)
 8002144:	69fb      	ldr	r3, [r7, #28]
 8002146:	089b      	lsrs	r3, r3, #2
 8002148:	3302      	adds	r3, #2
 800214a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800214e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002150:	69fb      	ldr	r3, [r7, #28]
 8002152:	f003 0303 	and.w	r3, r3, #3
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	220f      	movs	r2, #15
 800215a:	fa02 f303 	lsl.w	r3, r2, r3
 800215e:	43db      	mvns	r3, r3
 8002160:	69ba      	ldr	r2, [r7, #24]
 8002162:	4013      	ands	r3, r2
 8002164:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a51      	ldr	r2, [pc, #324]	; (80022b0 <HAL_GPIO_Init+0x310>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d02b      	beq.n	80021c6 <HAL_GPIO_Init+0x226>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a50      	ldr	r2, [pc, #320]	; (80022b4 <HAL_GPIO_Init+0x314>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d025      	beq.n	80021c2 <HAL_GPIO_Init+0x222>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4a4f      	ldr	r2, [pc, #316]	; (80022b8 <HAL_GPIO_Init+0x318>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d01f      	beq.n	80021be <HAL_GPIO_Init+0x21e>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a4e      	ldr	r2, [pc, #312]	; (80022bc <HAL_GPIO_Init+0x31c>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d019      	beq.n	80021ba <HAL_GPIO_Init+0x21a>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a4d      	ldr	r2, [pc, #308]	; (80022c0 <HAL_GPIO_Init+0x320>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d013      	beq.n	80021b6 <HAL_GPIO_Init+0x216>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4a4c      	ldr	r2, [pc, #304]	; (80022c4 <HAL_GPIO_Init+0x324>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d00d      	beq.n	80021b2 <HAL_GPIO_Init+0x212>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a4b      	ldr	r2, [pc, #300]	; (80022c8 <HAL_GPIO_Init+0x328>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d007      	beq.n	80021ae <HAL_GPIO_Init+0x20e>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a4a      	ldr	r2, [pc, #296]	; (80022cc <HAL_GPIO_Init+0x32c>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d101      	bne.n	80021aa <HAL_GPIO_Init+0x20a>
 80021a6:	2307      	movs	r3, #7
 80021a8:	e00e      	b.n	80021c8 <HAL_GPIO_Init+0x228>
 80021aa:	2308      	movs	r3, #8
 80021ac:	e00c      	b.n	80021c8 <HAL_GPIO_Init+0x228>
 80021ae:	2306      	movs	r3, #6
 80021b0:	e00a      	b.n	80021c8 <HAL_GPIO_Init+0x228>
 80021b2:	2305      	movs	r3, #5
 80021b4:	e008      	b.n	80021c8 <HAL_GPIO_Init+0x228>
 80021b6:	2304      	movs	r3, #4
 80021b8:	e006      	b.n	80021c8 <HAL_GPIO_Init+0x228>
 80021ba:	2303      	movs	r3, #3
 80021bc:	e004      	b.n	80021c8 <HAL_GPIO_Init+0x228>
 80021be:	2302      	movs	r3, #2
 80021c0:	e002      	b.n	80021c8 <HAL_GPIO_Init+0x228>
 80021c2:	2301      	movs	r3, #1
 80021c4:	e000      	b.n	80021c8 <HAL_GPIO_Init+0x228>
 80021c6:	2300      	movs	r3, #0
 80021c8:	69fa      	ldr	r2, [r7, #28]
 80021ca:	f002 0203 	and.w	r2, r2, #3
 80021ce:	0092      	lsls	r2, r2, #2
 80021d0:	4093      	lsls	r3, r2
 80021d2:	69ba      	ldr	r2, [r7, #24]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021d8:	4934      	ldr	r1, [pc, #208]	; (80022ac <HAL_GPIO_Init+0x30c>)
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	089b      	lsrs	r3, r3, #2
 80021de:	3302      	adds	r3, #2
 80021e0:	69ba      	ldr	r2, [r7, #24]
 80021e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021e6:	4b3a      	ldr	r3, [pc, #232]	; (80022d0 <HAL_GPIO_Init+0x330>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	43db      	mvns	r3, r3
 80021f0:	69ba      	ldr	r2, [r7, #24]
 80021f2:	4013      	ands	r3, r2
 80021f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d003      	beq.n	800220a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	4313      	orrs	r3, r2
 8002208:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800220a:	4a31      	ldr	r2, [pc, #196]	; (80022d0 <HAL_GPIO_Init+0x330>)
 800220c:	69bb      	ldr	r3, [r7, #24]
 800220e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002210:	4b2f      	ldr	r3, [pc, #188]	; (80022d0 <HAL_GPIO_Init+0x330>)
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	43db      	mvns	r3, r3
 800221a:	69ba      	ldr	r2, [r7, #24]
 800221c:	4013      	ands	r3, r2
 800221e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002228:	2b00      	cmp	r3, #0
 800222a:	d003      	beq.n	8002234 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800222c:	69ba      	ldr	r2, [r7, #24]
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	4313      	orrs	r3, r2
 8002232:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002234:	4a26      	ldr	r2, [pc, #152]	; (80022d0 <HAL_GPIO_Init+0x330>)
 8002236:	69bb      	ldr	r3, [r7, #24]
 8002238:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800223a:	4b25      	ldr	r3, [pc, #148]	; (80022d0 <HAL_GPIO_Init+0x330>)
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	43db      	mvns	r3, r3
 8002244:	69ba      	ldr	r2, [r7, #24]
 8002246:	4013      	ands	r3, r2
 8002248:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002252:	2b00      	cmp	r3, #0
 8002254:	d003      	beq.n	800225e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002256:	69ba      	ldr	r2, [r7, #24]
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	4313      	orrs	r3, r2
 800225c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800225e:	4a1c      	ldr	r2, [pc, #112]	; (80022d0 <HAL_GPIO_Init+0x330>)
 8002260:	69bb      	ldr	r3, [r7, #24]
 8002262:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002264:	4b1a      	ldr	r3, [pc, #104]	; (80022d0 <HAL_GPIO_Init+0x330>)
 8002266:	68db      	ldr	r3, [r3, #12]
 8002268:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	43db      	mvns	r3, r3
 800226e:	69ba      	ldr	r2, [r7, #24]
 8002270:	4013      	ands	r3, r2
 8002272:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800227c:	2b00      	cmp	r3, #0
 800227e:	d003      	beq.n	8002288 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	4313      	orrs	r3, r2
 8002286:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002288:	4a11      	ldr	r2, [pc, #68]	; (80022d0 <HAL_GPIO_Init+0x330>)
 800228a:	69bb      	ldr	r3, [r7, #24]
 800228c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800228e:	69fb      	ldr	r3, [r7, #28]
 8002290:	3301      	adds	r3, #1
 8002292:	61fb      	str	r3, [r7, #28]
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	2b0f      	cmp	r3, #15
 8002298:	f67f ae90 	bls.w	8001fbc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800229c:	bf00      	nop
 800229e:	3724      	adds	r7, #36	; 0x24
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr
 80022a8:	40023800 	.word	0x40023800
 80022ac:	40013800 	.word	0x40013800
 80022b0:	40020000 	.word	0x40020000
 80022b4:	40020400 	.word	0x40020400
 80022b8:	40020800 	.word	0x40020800
 80022bc:	40020c00 	.word	0x40020c00
 80022c0:	40021000 	.word	0x40021000
 80022c4:	40021400 	.word	0x40021400
 80022c8:	40021800 	.word	0x40021800
 80022cc:	40021c00 	.word	0x40021c00
 80022d0:	40013c00 	.word	0x40013c00

080022d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b085      	sub	sp, #20
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	460b      	mov	r3, r1
 80022de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	691a      	ldr	r2, [r3, #16]
 80022e4:	887b      	ldrh	r3, [r7, #2]
 80022e6:	4013      	ands	r3, r2
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d002      	beq.n	80022f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80022ec:	2301      	movs	r3, #1
 80022ee:	73fb      	strb	r3, [r7, #15]
 80022f0:	e001      	b.n	80022f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80022f2:	2300      	movs	r3, #0
 80022f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80022f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3714      	adds	r7, #20
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr

08002304 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	460b      	mov	r3, r1
 800230e:	807b      	strh	r3, [r7, #2]
 8002310:	4613      	mov	r3, r2
 8002312:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002314:	787b      	ldrb	r3, [r7, #1]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d003      	beq.n	8002322 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800231a:	887a      	ldrh	r2, [r7, #2]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002320:	e003      	b.n	800232a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002322:	887b      	ldrh	r3, [r7, #2]
 8002324:	041a      	lsls	r2, r3, #16
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	619a      	str	r2, [r3, #24]
}
 800232a:	bf00      	nop
 800232c:	370c      	adds	r7, #12
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
	...

08002338 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b086      	sub	sp, #24
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d101      	bne.n	800234a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e22d      	b.n	80027a6 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0301 	and.w	r3, r3, #1
 8002352:	2b00      	cmp	r3, #0
 8002354:	d075      	beq.n	8002442 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002356:	4ba3      	ldr	r3, [pc, #652]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	f003 030c 	and.w	r3, r3, #12
 800235e:	2b04      	cmp	r3, #4
 8002360:	d00c      	beq.n	800237c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002362:	4ba0      	ldr	r3, [pc, #640]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800236a:	2b08      	cmp	r3, #8
 800236c:	d112      	bne.n	8002394 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800236e:	4b9d      	ldr	r3, [pc, #628]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002376:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800237a:	d10b      	bne.n	8002394 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800237c:	4b99      	ldr	r3, [pc, #612]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d05b      	beq.n	8002440 <HAL_RCC_OscConfig+0x108>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d157      	bne.n	8002440 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e208      	b.n	80027a6 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800239c:	d106      	bne.n	80023ac <HAL_RCC_OscConfig+0x74>
 800239e:	4b91      	ldr	r3, [pc, #580]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a90      	ldr	r2, [pc, #576]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 80023a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023a8:	6013      	str	r3, [r2, #0]
 80023aa:	e01d      	b.n	80023e8 <HAL_RCC_OscConfig+0xb0>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80023b4:	d10c      	bne.n	80023d0 <HAL_RCC_OscConfig+0x98>
 80023b6:	4b8b      	ldr	r3, [pc, #556]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a8a      	ldr	r2, [pc, #552]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 80023bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023c0:	6013      	str	r3, [r2, #0]
 80023c2:	4b88      	ldr	r3, [pc, #544]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a87      	ldr	r2, [pc, #540]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 80023c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023cc:	6013      	str	r3, [r2, #0]
 80023ce:	e00b      	b.n	80023e8 <HAL_RCC_OscConfig+0xb0>
 80023d0:	4b84      	ldr	r3, [pc, #528]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a83      	ldr	r2, [pc, #524]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 80023d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023da:	6013      	str	r3, [r2, #0]
 80023dc:	4b81      	ldr	r3, [pc, #516]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a80      	ldr	r2, [pc, #512]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 80023e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d013      	beq.n	8002418 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023f0:	f7fe fe08 	bl	8001004 <HAL_GetTick>
 80023f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023f6:	e008      	b.n	800240a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023f8:	f7fe fe04 	bl	8001004 <HAL_GetTick>
 80023fc:	4602      	mov	r2, r0
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	2b64      	cmp	r3, #100	; 0x64
 8002404:	d901      	bls.n	800240a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e1cd      	b.n	80027a6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800240a:	4b76      	ldr	r3, [pc, #472]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002412:	2b00      	cmp	r3, #0
 8002414:	d0f0      	beq.n	80023f8 <HAL_RCC_OscConfig+0xc0>
 8002416:	e014      	b.n	8002442 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002418:	f7fe fdf4 	bl	8001004 <HAL_GetTick>
 800241c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800241e:	e008      	b.n	8002432 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002420:	f7fe fdf0 	bl	8001004 <HAL_GetTick>
 8002424:	4602      	mov	r2, r0
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	2b64      	cmp	r3, #100	; 0x64
 800242c:	d901      	bls.n	8002432 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800242e:	2303      	movs	r3, #3
 8002430:	e1b9      	b.n	80027a6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002432:	4b6c      	ldr	r3, [pc, #432]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d1f0      	bne.n	8002420 <HAL_RCC_OscConfig+0xe8>
 800243e:	e000      	b.n	8002442 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002440:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	2b00      	cmp	r3, #0
 800244c:	d063      	beq.n	8002516 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800244e:	4b65      	ldr	r3, [pc, #404]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	f003 030c 	and.w	r3, r3, #12
 8002456:	2b00      	cmp	r3, #0
 8002458:	d00b      	beq.n	8002472 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800245a:	4b62      	ldr	r3, [pc, #392]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002462:	2b08      	cmp	r3, #8
 8002464:	d11c      	bne.n	80024a0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002466:	4b5f      	ldr	r3, [pc, #380]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d116      	bne.n	80024a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002472:	4b5c      	ldr	r3, [pc, #368]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 0302 	and.w	r3, r3, #2
 800247a:	2b00      	cmp	r3, #0
 800247c:	d005      	beq.n	800248a <HAL_RCC_OscConfig+0x152>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	68db      	ldr	r3, [r3, #12]
 8002482:	2b01      	cmp	r3, #1
 8002484:	d001      	beq.n	800248a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e18d      	b.n	80027a6 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800248a:	4b56      	ldr	r3, [pc, #344]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	691b      	ldr	r3, [r3, #16]
 8002496:	00db      	lsls	r3, r3, #3
 8002498:	4952      	ldr	r1, [pc, #328]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 800249a:	4313      	orrs	r3, r2
 800249c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800249e:	e03a      	b.n	8002516 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d020      	beq.n	80024ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024a8:	4b4f      	ldr	r3, [pc, #316]	; (80025e8 <HAL_RCC_OscConfig+0x2b0>)
 80024aa:	2201      	movs	r2, #1
 80024ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ae:	f7fe fda9 	bl	8001004 <HAL_GetTick>
 80024b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024b4:	e008      	b.n	80024c8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024b6:	f7fe fda5 	bl	8001004 <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d901      	bls.n	80024c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80024c4:	2303      	movs	r3, #3
 80024c6:	e16e      	b.n	80027a6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024c8:	4b46      	ldr	r3, [pc, #280]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f003 0302 	and.w	r3, r3, #2
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d0f0      	beq.n	80024b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024d4:	4b43      	ldr	r3, [pc, #268]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	691b      	ldr	r3, [r3, #16]
 80024e0:	00db      	lsls	r3, r3, #3
 80024e2:	4940      	ldr	r1, [pc, #256]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 80024e4:	4313      	orrs	r3, r2
 80024e6:	600b      	str	r3, [r1, #0]
 80024e8:	e015      	b.n	8002516 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024ea:	4b3f      	ldr	r3, [pc, #252]	; (80025e8 <HAL_RCC_OscConfig+0x2b0>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024f0:	f7fe fd88 	bl	8001004 <HAL_GetTick>
 80024f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024f6:	e008      	b.n	800250a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024f8:	f7fe fd84 	bl	8001004 <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	2b02      	cmp	r3, #2
 8002504:	d901      	bls.n	800250a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e14d      	b.n	80027a6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800250a:	4b36      	ldr	r3, [pc, #216]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	2b00      	cmp	r3, #0
 8002514:	d1f0      	bne.n	80024f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0308 	and.w	r3, r3, #8
 800251e:	2b00      	cmp	r3, #0
 8002520:	d030      	beq.n	8002584 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	695b      	ldr	r3, [r3, #20]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d016      	beq.n	8002558 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800252a:	4b30      	ldr	r3, [pc, #192]	; (80025ec <HAL_RCC_OscConfig+0x2b4>)
 800252c:	2201      	movs	r2, #1
 800252e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002530:	f7fe fd68 	bl	8001004 <HAL_GetTick>
 8002534:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002536:	e008      	b.n	800254a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002538:	f7fe fd64 	bl	8001004 <HAL_GetTick>
 800253c:	4602      	mov	r2, r0
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	2b02      	cmp	r3, #2
 8002544:	d901      	bls.n	800254a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002546:	2303      	movs	r3, #3
 8002548:	e12d      	b.n	80027a6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800254a:	4b26      	ldr	r3, [pc, #152]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 800254c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800254e:	f003 0302 	and.w	r3, r3, #2
 8002552:	2b00      	cmp	r3, #0
 8002554:	d0f0      	beq.n	8002538 <HAL_RCC_OscConfig+0x200>
 8002556:	e015      	b.n	8002584 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002558:	4b24      	ldr	r3, [pc, #144]	; (80025ec <HAL_RCC_OscConfig+0x2b4>)
 800255a:	2200      	movs	r2, #0
 800255c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800255e:	f7fe fd51 	bl	8001004 <HAL_GetTick>
 8002562:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002564:	e008      	b.n	8002578 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002566:	f7fe fd4d 	bl	8001004 <HAL_GetTick>
 800256a:	4602      	mov	r2, r0
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	2b02      	cmp	r3, #2
 8002572:	d901      	bls.n	8002578 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002574:	2303      	movs	r3, #3
 8002576:	e116      	b.n	80027a6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002578:	4b1a      	ldr	r3, [pc, #104]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 800257a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800257c:	f003 0302 	and.w	r3, r3, #2
 8002580:	2b00      	cmp	r3, #0
 8002582:	d1f0      	bne.n	8002566 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0304 	and.w	r3, r3, #4
 800258c:	2b00      	cmp	r3, #0
 800258e:	f000 80a0 	beq.w	80026d2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002592:	2300      	movs	r3, #0
 8002594:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002596:	4b13      	ldr	r3, [pc, #76]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 8002598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d10f      	bne.n	80025c2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025a2:	2300      	movs	r3, #0
 80025a4:	60fb      	str	r3, [r7, #12]
 80025a6:	4b0f      	ldr	r3, [pc, #60]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 80025a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025aa:	4a0e      	ldr	r2, [pc, #56]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 80025ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025b0:	6413      	str	r3, [r2, #64]	; 0x40
 80025b2:	4b0c      	ldr	r3, [pc, #48]	; (80025e4 <HAL_RCC_OscConfig+0x2ac>)
 80025b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ba:	60fb      	str	r3, [r7, #12]
 80025bc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80025be:	2301      	movs	r3, #1
 80025c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025c2:	4b0b      	ldr	r3, [pc, #44]	; (80025f0 <HAL_RCC_OscConfig+0x2b8>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d121      	bne.n	8002612 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025ce:	4b08      	ldr	r3, [pc, #32]	; (80025f0 <HAL_RCC_OscConfig+0x2b8>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a07      	ldr	r2, [pc, #28]	; (80025f0 <HAL_RCC_OscConfig+0x2b8>)
 80025d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025da:	f7fe fd13 	bl	8001004 <HAL_GetTick>
 80025de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025e0:	e011      	b.n	8002606 <HAL_RCC_OscConfig+0x2ce>
 80025e2:	bf00      	nop
 80025e4:	40023800 	.word	0x40023800
 80025e8:	42470000 	.word	0x42470000
 80025ec:	42470e80 	.word	0x42470e80
 80025f0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025f4:	f7fe fd06 	bl	8001004 <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	2b02      	cmp	r3, #2
 8002600:	d901      	bls.n	8002606 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e0cf      	b.n	80027a6 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002606:	4b6a      	ldr	r3, [pc, #424]	; (80027b0 <HAL_RCC_OscConfig+0x478>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800260e:	2b00      	cmp	r3, #0
 8002610:	d0f0      	beq.n	80025f4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	2b01      	cmp	r3, #1
 8002618:	d106      	bne.n	8002628 <HAL_RCC_OscConfig+0x2f0>
 800261a:	4b66      	ldr	r3, [pc, #408]	; (80027b4 <HAL_RCC_OscConfig+0x47c>)
 800261c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800261e:	4a65      	ldr	r2, [pc, #404]	; (80027b4 <HAL_RCC_OscConfig+0x47c>)
 8002620:	f043 0301 	orr.w	r3, r3, #1
 8002624:	6713      	str	r3, [r2, #112]	; 0x70
 8002626:	e01c      	b.n	8002662 <HAL_RCC_OscConfig+0x32a>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	2b05      	cmp	r3, #5
 800262e:	d10c      	bne.n	800264a <HAL_RCC_OscConfig+0x312>
 8002630:	4b60      	ldr	r3, [pc, #384]	; (80027b4 <HAL_RCC_OscConfig+0x47c>)
 8002632:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002634:	4a5f      	ldr	r2, [pc, #380]	; (80027b4 <HAL_RCC_OscConfig+0x47c>)
 8002636:	f043 0304 	orr.w	r3, r3, #4
 800263a:	6713      	str	r3, [r2, #112]	; 0x70
 800263c:	4b5d      	ldr	r3, [pc, #372]	; (80027b4 <HAL_RCC_OscConfig+0x47c>)
 800263e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002640:	4a5c      	ldr	r2, [pc, #368]	; (80027b4 <HAL_RCC_OscConfig+0x47c>)
 8002642:	f043 0301 	orr.w	r3, r3, #1
 8002646:	6713      	str	r3, [r2, #112]	; 0x70
 8002648:	e00b      	b.n	8002662 <HAL_RCC_OscConfig+0x32a>
 800264a:	4b5a      	ldr	r3, [pc, #360]	; (80027b4 <HAL_RCC_OscConfig+0x47c>)
 800264c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800264e:	4a59      	ldr	r2, [pc, #356]	; (80027b4 <HAL_RCC_OscConfig+0x47c>)
 8002650:	f023 0301 	bic.w	r3, r3, #1
 8002654:	6713      	str	r3, [r2, #112]	; 0x70
 8002656:	4b57      	ldr	r3, [pc, #348]	; (80027b4 <HAL_RCC_OscConfig+0x47c>)
 8002658:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800265a:	4a56      	ldr	r2, [pc, #344]	; (80027b4 <HAL_RCC_OscConfig+0x47c>)
 800265c:	f023 0304 	bic.w	r3, r3, #4
 8002660:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d015      	beq.n	8002696 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800266a:	f7fe fccb 	bl	8001004 <HAL_GetTick>
 800266e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002670:	e00a      	b.n	8002688 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002672:	f7fe fcc7 	bl	8001004 <HAL_GetTick>
 8002676:	4602      	mov	r2, r0
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	1ad3      	subs	r3, r2, r3
 800267c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002680:	4293      	cmp	r3, r2
 8002682:	d901      	bls.n	8002688 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002684:	2303      	movs	r3, #3
 8002686:	e08e      	b.n	80027a6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002688:	4b4a      	ldr	r3, [pc, #296]	; (80027b4 <HAL_RCC_OscConfig+0x47c>)
 800268a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800268c:	f003 0302 	and.w	r3, r3, #2
 8002690:	2b00      	cmp	r3, #0
 8002692:	d0ee      	beq.n	8002672 <HAL_RCC_OscConfig+0x33a>
 8002694:	e014      	b.n	80026c0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002696:	f7fe fcb5 	bl	8001004 <HAL_GetTick>
 800269a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800269c:	e00a      	b.n	80026b4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800269e:	f7fe fcb1 	bl	8001004 <HAL_GetTick>
 80026a2:	4602      	mov	r2, r0
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	1ad3      	subs	r3, r2, r3
 80026a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d901      	bls.n	80026b4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80026b0:	2303      	movs	r3, #3
 80026b2:	e078      	b.n	80027a6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026b4:	4b3f      	ldr	r3, [pc, #252]	; (80027b4 <HAL_RCC_OscConfig+0x47c>)
 80026b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026b8:	f003 0302 	and.w	r3, r3, #2
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d1ee      	bne.n	800269e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80026c0:	7dfb      	ldrb	r3, [r7, #23]
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	d105      	bne.n	80026d2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026c6:	4b3b      	ldr	r3, [pc, #236]	; (80027b4 <HAL_RCC_OscConfig+0x47c>)
 80026c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ca:	4a3a      	ldr	r2, [pc, #232]	; (80027b4 <HAL_RCC_OscConfig+0x47c>)
 80026cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026d0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	699b      	ldr	r3, [r3, #24]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d064      	beq.n	80027a4 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80026da:	4b36      	ldr	r3, [pc, #216]	; (80027b4 <HAL_RCC_OscConfig+0x47c>)
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	f003 030c 	and.w	r3, r3, #12
 80026e2:	2b08      	cmp	r3, #8
 80026e4:	d05c      	beq.n	80027a0 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	699b      	ldr	r3, [r3, #24]
 80026ea:	2b02      	cmp	r3, #2
 80026ec:	d141      	bne.n	8002772 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026ee:	4b32      	ldr	r3, [pc, #200]	; (80027b8 <HAL_RCC_OscConfig+0x480>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026f4:	f7fe fc86 	bl	8001004 <HAL_GetTick>
 80026f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026fa:	e008      	b.n	800270e <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026fc:	f7fe fc82 	bl	8001004 <HAL_GetTick>
 8002700:	4602      	mov	r2, r0
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	2b02      	cmp	r3, #2
 8002708:	d901      	bls.n	800270e <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 800270a:	2303      	movs	r3, #3
 800270c:	e04b      	b.n	80027a6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800270e:	4b29      	ldr	r3, [pc, #164]	; (80027b4 <HAL_RCC_OscConfig+0x47c>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002716:	2b00      	cmp	r3, #0
 8002718:	d1f0      	bne.n	80026fc <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	69da      	ldr	r2, [r3, #28]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6a1b      	ldr	r3, [r3, #32]
 8002722:	431a      	orrs	r2, r3
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002728:	019b      	lsls	r3, r3, #6
 800272a:	431a      	orrs	r2, r3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002730:	085b      	lsrs	r3, r3, #1
 8002732:	3b01      	subs	r3, #1
 8002734:	041b      	lsls	r3, r3, #16
 8002736:	431a      	orrs	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800273c:	061b      	lsls	r3, r3, #24
 800273e:	491d      	ldr	r1, [pc, #116]	; (80027b4 <HAL_RCC_OscConfig+0x47c>)
 8002740:	4313      	orrs	r3, r2
 8002742:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002744:	4b1c      	ldr	r3, [pc, #112]	; (80027b8 <HAL_RCC_OscConfig+0x480>)
 8002746:	2201      	movs	r2, #1
 8002748:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800274a:	f7fe fc5b 	bl	8001004 <HAL_GetTick>
 800274e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002750:	e008      	b.n	8002764 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002752:	f7fe fc57 	bl	8001004 <HAL_GetTick>
 8002756:	4602      	mov	r2, r0
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	2b02      	cmp	r3, #2
 800275e:	d901      	bls.n	8002764 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8002760:	2303      	movs	r3, #3
 8002762:	e020      	b.n	80027a6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002764:	4b13      	ldr	r3, [pc, #76]	; (80027b4 <HAL_RCC_OscConfig+0x47c>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800276c:	2b00      	cmp	r3, #0
 800276e:	d0f0      	beq.n	8002752 <HAL_RCC_OscConfig+0x41a>
 8002770:	e018      	b.n	80027a4 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002772:	4b11      	ldr	r3, [pc, #68]	; (80027b8 <HAL_RCC_OscConfig+0x480>)
 8002774:	2200      	movs	r2, #0
 8002776:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002778:	f7fe fc44 	bl	8001004 <HAL_GetTick>
 800277c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800277e:	e008      	b.n	8002792 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002780:	f7fe fc40 	bl	8001004 <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	2b02      	cmp	r3, #2
 800278c:	d901      	bls.n	8002792 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e009      	b.n	80027a6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002792:	4b08      	ldr	r3, [pc, #32]	; (80027b4 <HAL_RCC_OscConfig+0x47c>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d1f0      	bne.n	8002780 <HAL_RCC_OscConfig+0x448>
 800279e:	e001      	b.n	80027a4 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e000      	b.n	80027a6 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80027a4:	2300      	movs	r3, #0
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3718      	adds	r7, #24
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	40007000 	.word	0x40007000
 80027b4:	40023800 	.word	0x40023800
 80027b8:	42470060 	.word	0x42470060

080027bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b084      	sub	sp, #16
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
 80027c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d101      	bne.n	80027d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e0ca      	b.n	8002966 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027d0:	4b67      	ldr	r3, [pc, #412]	; (8002970 <HAL_RCC_ClockConfig+0x1b4>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 030f 	and.w	r3, r3, #15
 80027d8:	683a      	ldr	r2, [r7, #0]
 80027da:	429a      	cmp	r2, r3
 80027dc:	d90c      	bls.n	80027f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027de:	4b64      	ldr	r3, [pc, #400]	; (8002970 <HAL_RCC_ClockConfig+0x1b4>)
 80027e0:	683a      	ldr	r2, [r7, #0]
 80027e2:	b2d2      	uxtb	r2, r2
 80027e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027e6:	4b62      	ldr	r3, [pc, #392]	; (8002970 <HAL_RCC_ClockConfig+0x1b4>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 030f 	and.w	r3, r3, #15
 80027ee:	683a      	ldr	r2, [r7, #0]
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d001      	beq.n	80027f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e0b6      	b.n	8002966 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f003 0302 	and.w	r3, r3, #2
 8002800:	2b00      	cmp	r3, #0
 8002802:	d020      	beq.n	8002846 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 0304 	and.w	r3, r3, #4
 800280c:	2b00      	cmp	r3, #0
 800280e:	d005      	beq.n	800281c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002810:	4b58      	ldr	r3, [pc, #352]	; (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	4a57      	ldr	r2, [pc, #348]	; (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 8002816:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800281a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 0308 	and.w	r3, r3, #8
 8002824:	2b00      	cmp	r3, #0
 8002826:	d005      	beq.n	8002834 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002828:	4b52      	ldr	r3, [pc, #328]	; (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	4a51      	ldr	r2, [pc, #324]	; (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 800282e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002832:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002834:	4b4f      	ldr	r3, [pc, #316]	; (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	494c      	ldr	r1, [pc, #304]	; (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 8002842:	4313      	orrs	r3, r2
 8002844:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0301 	and.w	r3, r3, #1
 800284e:	2b00      	cmp	r3, #0
 8002850:	d044      	beq.n	80028dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	2b01      	cmp	r3, #1
 8002858:	d107      	bne.n	800286a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800285a:	4b46      	ldr	r3, [pc, #280]	; (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d119      	bne.n	800289a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e07d      	b.n	8002966 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	2b02      	cmp	r3, #2
 8002870:	d003      	beq.n	800287a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002876:	2b03      	cmp	r3, #3
 8002878:	d107      	bne.n	800288a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800287a:	4b3e      	ldr	r3, [pc, #248]	; (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002882:	2b00      	cmp	r3, #0
 8002884:	d109      	bne.n	800289a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e06d      	b.n	8002966 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800288a:	4b3a      	ldr	r3, [pc, #232]	; (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0302 	and.w	r3, r3, #2
 8002892:	2b00      	cmp	r3, #0
 8002894:	d101      	bne.n	800289a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e065      	b.n	8002966 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800289a:	4b36      	ldr	r3, [pc, #216]	; (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	f023 0203 	bic.w	r2, r3, #3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	4933      	ldr	r1, [pc, #204]	; (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 80028a8:	4313      	orrs	r3, r2
 80028aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028ac:	f7fe fbaa 	bl	8001004 <HAL_GetTick>
 80028b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028b2:	e00a      	b.n	80028ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028b4:	f7fe fba6 	bl	8001004 <HAL_GetTick>
 80028b8:	4602      	mov	r2, r0
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	f241 3288 	movw	r2, #5000	; 0x1388
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d901      	bls.n	80028ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e04d      	b.n	8002966 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028ca:	4b2a      	ldr	r3, [pc, #168]	; (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	f003 020c 	and.w	r2, r3, #12
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	429a      	cmp	r2, r3
 80028da:	d1eb      	bne.n	80028b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028dc:	4b24      	ldr	r3, [pc, #144]	; (8002970 <HAL_RCC_ClockConfig+0x1b4>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 030f 	and.w	r3, r3, #15
 80028e4:	683a      	ldr	r2, [r7, #0]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d20c      	bcs.n	8002904 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028ea:	4b21      	ldr	r3, [pc, #132]	; (8002970 <HAL_RCC_ClockConfig+0x1b4>)
 80028ec:	683a      	ldr	r2, [r7, #0]
 80028ee:	b2d2      	uxtb	r2, r2
 80028f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028f2:	4b1f      	ldr	r3, [pc, #124]	; (8002970 <HAL_RCC_ClockConfig+0x1b4>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 030f 	and.w	r3, r3, #15
 80028fa:	683a      	ldr	r2, [r7, #0]
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d001      	beq.n	8002904 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	e030      	b.n	8002966 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0304 	and.w	r3, r3, #4
 800290c:	2b00      	cmp	r3, #0
 800290e:	d008      	beq.n	8002922 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002910:	4b18      	ldr	r3, [pc, #96]	; (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	4915      	ldr	r1, [pc, #84]	; (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 800291e:	4313      	orrs	r3, r2
 8002920:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0308 	and.w	r3, r3, #8
 800292a:	2b00      	cmp	r3, #0
 800292c:	d009      	beq.n	8002942 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800292e:	4b11      	ldr	r3, [pc, #68]	; (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	691b      	ldr	r3, [r3, #16]
 800293a:	00db      	lsls	r3, r3, #3
 800293c:	490d      	ldr	r1, [pc, #52]	; (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 800293e:	4313      	orrs	r3, r2
 8002940:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002942:	f000 f81d 	bl	8002980 <HAL_RCC_GetSysClockFreq>
 8002946:	4601      	mov	r1, r0
 8002948:	4b0a      	ldr	r3, [pc, #40]	; (8002974 <HAL_RCC_ClockConfig+0x1b8>)
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	091b      	lsrs	r3, r3, #4
 800294e:	f003 030f 	and.w	r3, r3, #15
 8002952:	4a09      	ldr	r2, [pc, #36]	; (8002978 <HAL_RCC_ClockConfig+0x1bc>)
 8002954:	5cd3      	ldrb	r3, [r2, r3]
 8002956:	fa21 f303 	lsr.w	r3, r1, r3
 800295a:	4a08      	ldr	r2, [pc, #32]	; (800297c <HAL_RCC_ClockConfig+0x1c0>)
 800295c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800295e:	2000      	movs	r0, #0
 8002960:	f7fe fb0c 	bl	8000f7c <HAL_InitTick>

  return HAL_OK;
 8002964:	2300      	movs	r3, #0
}
 8002966:	4618      	mov	r0, r3
 8002968:	3710      	adds	r7, #16
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	40023c00 	.word	0x40023c00
 8002974:	40023800 	.word	0x40023800
 8002978:	08012864 	.word	0x08012864
 800297c:	20000080 	.word	0x20000080

08002980 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002980:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002982:	b085      	sub	sp, #20
 8002984:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002986:	2300      	movs	r3, #0
 8002988:	607b      	str	r3, [r7, #4]
 800298a:	2300      	movs	r3, #0
 800298c:	60fb      	str	r3, [r7, #12]
 800298e:	2300      	movs	r3, #0
 8002990:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002992:	2300      	movs	r3, #0
 8002994:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002996:	4b50      	ldr	r3, [pc, #320]	; (8002ad8 <HAL_RCC_GetSysClockFreq+0x158>)
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	f003 030c 	and.w	r3, r3, #12
 800299e:	2b04      	cmp	r3, #4
 80029a0:	d007      	beq.n	80029b2 <HAL_RCC_GetSysClockFreq+0x32>
 80029a2:	2b08      	cmp	r3, #8
 80029a4:	d008      	beq.n	80029b8 <HAL_RCC_GetSysClockFreq+0x38>
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	f040 808d 	bne.w	8002ac6 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80029ac:	4b4b      	ldr	r3, [pc, #300]	; (8002adc <HAL_RCC_GetSysClockFreq+0x15c>)
 80029ae:	60bb      	str	r3, [r7, #8]
       break;
 80029b0:	e08c      	b.n	8002acc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80029b2:	4b4b      	ldr	r3, [pc, #300]	; (8002ae0 <HAL_RCC_GetSysClockFreq+0x160>)
 80029b4:	60bb      	str	r3, [r7, #8]
      break;
 80029b6:	e089      	b.n	8002acc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029b8:	4b47      	ldr	r3, [pc, #284]	; (8002ad8 <HAL_RCC_GetSysClockFreq+0x158>)
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80029c0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80029c2:	4b45      	ldr	r3, [pc, #276]	; (8002ad8 <HAL_RCC_GetSysClockFreq+0x158>)
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d023      	beq.n	8002a16 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029ce:	4b42      	ldr	r3, [pc, #264]	; (8002ad8 <HAL_RCC_GetSysClockFreq+0x158>)
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	099b      	lsrs	r3, r3, #6
 80029d4:	f04f 0400 	mov.w	r4, #0
 80029d8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80029dc:	f04f 0200 	mov.w	r2, #0
 80029e0:	ea03 0501 	and.w	r5, r3, r1
 80029e4:	ea04 0602 	and.w	r6, r4, r2
 80029e8:	4a3d      	ldr	r2, [pc, #244]	; (8002ae0 <HAL_RCC_GetSysClockFreq+0x160>)
 80029ea:	fb02 f106 	mul.w	r1, r2, r6
 80029ee:	2200      	movs	r2, #0
 80029f0:	fb02 f205 	mul.w	r2, r2, r5
 80029f4:	440a      	add	r2, r1
 80029f6:	493a      	ldr	r1, [pc, #232]	; (8002ae0 <HAL_RCC_GetSysClockFreq+0x160>)
 80029f8:	fba5 0101 	umull	r0, r1, r5, r1
 80029fc:	1853      	adds	r3, r2, r1
 80029fe:	4619      	mov	r1, r3
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f04f 0400 	mov.w	r4, #0
 8002a06:	461a      	mov	r2, r3
 8002a08:	4623      	mov	r3, r4
 8002a0a:	f7fe f915 	bl	8000c38 <__aeabi_uldivmod>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	460c      	mov	r4, r1
 8002a12:	60fb      	str	r3, [r7, #12]
 8002a14:	e049      	b.n	8002aaa <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a16:	4b30      	ldr	r3, [pc, #192]	; (8002ad8 <HAL_RCC_GetSysClockFreq+0x158>)
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	099b      	lsrs	r3, r3, #6
 8002a1c:	f04f 0400 	mov.w	r4, #0
 8002a20:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002a24:	f04f 0200 	mov.w	r2, #0
 8002a28:	ea03 0501 	and.w	r5, r3, r1
 8002a2c:	ea04 0602 	and.w	r6, r4, r2
 8002a30:	4629      	mov	r1, r5
 8002a32:	4632      	mov	r2, r6
 8002a34:	f04f 0300 	mov.w	r3, #0
 8002a38:	f04f 0400 	mov.w	r4, #0
 8002a3c:	0154      	lsls	r4, r2, #5
 8002a3e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002a42:	014b      	lsls	r3, r1, #5
 8002a44:	4619      	mov	r1, r3
 8002a46:	4622      	mov	r2, r4
 8002a48:	1b49      	subs	r1, r1, r5
 8002a4a:	eb62 0206 	sbc.w	r2, r2, r6
 8002a4e:	f04f 0300 	mov.w	r3, #0
 8002a52:	f04f 0400 	mov.w	r4, #0
 8002a56:	0194      	lsls	r4, r2, #6
 8002a58:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002a5c:	018b      	lsls	r3, r1, #6
 8002a5e:	1a5b      	subs	r3, r3, r1
 8002a60:	eb64 0402 	sbc.w	r4, r4, r2
 8002a64:	f04f 0100 	mov.w	r1, #0
 8002a68:	f04f 0200 	mov.w	r2, #0
 8002a6c:	00e2      	lsls	r2, r4, #3
 8002a6e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002a72:	00d9      	lsls	r1, r3, #3
 8002a74:	460b      	mov	r3, r1
 8002a76:	4614      	mov	r4, r2
 8002a78:	195b      	adds	r3, r3, r5
 8002a7a:	eb44 0406 	adc.w	r4, r4, r6
 8002a7e:	f04f 0100 	mov.w	r1, #0
 8002a82:	f04f 0200 	mov.w	r2, #0
 8002a86:	02a2      	lsls	r2, r4, #10
 8002a88:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002a8c:	0299      	lsls	r1, r3, #10
 8002a8e:	460b      	mov	r3, r1
 8002a90:	4614      	mov	r4, r2
 8002a92:	4618      	mov	r0, r3
 8002a94:	4621      	mov	r1, r4
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	f04f 0400 	mov.w	r4, #0
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	4623      	mov	r3, r4
 8002aa0:	f7fe f8ca 	bl	8000c38 <__aeabi_uldivmod>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	460c      	mov	r4, r1
 8002aa8:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002aaa:	4b0b      	ldr	r3, [pc, #44]	; (8002ad8 <HAL_RCC_GetSysClockFreq+0x158>)
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	0c1b      	lsrs	r3, r3, #16
 8002ab0:	f003 0303 	and.w	r3, r3, #3
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002aba:	68fa      	ldr	r2, [r7, #12]
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ac2:	60bb      	str	r3, [r7, #8]
      break;
 8002ac4:	e002      	b.n	8002acc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ac6:	4b05      	ldr	r3, [pc, #20]	; (8002adc <HAL_RCC_GetSysClockFreq+0x15c>)
 8002ac8:	60bb      	str	r3, [r7, #8]
      break;
 8002aca:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002acc:	68bb      	ldr	r3, [r7, #8]
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3714      	adds	r7, #20
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	40023800 	.word	0x40023800
 8002adc:	00f42400 	.word	0x00f42400
 8002ae0:	017d7840 	.word	0x017d7840

08002ae4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ae8:	4b03      	ldr	r3, [pc, #12]	; (8002af8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002aea:	681b      	ldr	r3, [r3, #0]
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	20000080 	.word	0x20000080

08002afc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002b00:	f7ff fff0 	bl	8002ae4 <HAL_RCC_GetHCLKFreq>
 8002b04:	4601      	mov	r1, r0
 8002b06:	4b05      	ldr	r3, [pc, #20]	; (8002b1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	0a9b      	lsrs	r3, r3, #10
 8002b0c:	f003 0307 	and.w	r3, r3, #7
 8002b10:	4a03      	ldr	r2, [pc, #12]	; (8002b20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b12:	5cd3      	ldrb	r3, [r2, r3]
 8002b14:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	40023800 	.word	0x40023800
 8002b20:	08012874 	.word	0x08012874

08002b24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002b28:	f7ff ffdc 	bl	8002ae4 <HAL_RCC_GetHCLKFreq>
 8002b2c:	4601      	mov	r1, r0
 8002b2e:	4b05      	ldr	r3, [pc, #20]	; (8002b44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	0b5b      	lsrs	r3, r3, #13
 8002b34:	f003 0307 	and.w	r3, r3, #7
 8002b38:	4a03      	ldr	r2, [pc, #12]	; (8002b48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b3a:	5cd3      	ldrb	r3, [r2, r3]
 8002b3c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	40023800 	.word	0x40023800
 8002b48:	08012874 	.word	0x08012874

08002b4c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b082      	sub	sp, #8
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d101      	bne.n	8002b5e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e056      	b.n	8002c0c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2200      	movs	r2, #0
 8002b62:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d106      	bne.n	8002b7e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f00d ffb1 	bl	8010ae0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2202      	movs	r2, #2
 8002b82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b94:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	685a      	ldr	r2, [r3, #4]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	431a      	orrs	r2, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	68db      	ldr	r3, [r3, #12]
 8002ba4:	431a      	orrs	r2, r3
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	691b      	ldr	r3, [r3, #16]
 8002baa:	431a      	orrs	r2, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	695b      	ldr	r3, [r3, #20]
 8002bb0:	431a      	orrs	r2, r3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	699b      	ldr	r3, [r3, #24]
 8002bb6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002bba:	431a      	orrs	r2, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	69db      	ldr	r3, [r3, #28]
 8002bc0:	431a      	orrs	r2, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6a1b      	ldr	r3, [r3, #32]
 8002bc6:	ea42 0103 	orr.w	r1, r2, r3
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	699b      	ldr	r3, [r3, #24]
 8002bda:	0c1b      	lsrs	r3, r3, #16
 8002bdc:	f003 0104 	and.w	r1, r3, #4
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	430a      	orrs	r2, r1
 8002bea:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	69da      	ldr	r2, [r3, #28]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002bfa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2201      	movs	r2, #1
 8002c06:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002c0a:	2300      	movs	r3, #0
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3708      	adds	r7, #8
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}

08002c14 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b088      	sub	sp, #32
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	603b      	str	r3, [r7, #0]
 8002c20:	4613      	mov	r3, r2
 8002c22:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002c24:	2300      	movs	r3, #0
 8002c26:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d101      	bne.n	8002c36 <HAL_SPI_Transmit+0x22>
 8002c32:	2302      	movs	r3, #2
 8002c34:	e11e      	b.n	8002e74 <HAL_SPI_Transmit+0x260>
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2201      	movs	r2, #1
 8002c3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002c3e:	f7fe f9e1 	bl	8001004 <HAL_GetTick>
 8002c42:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002c44:	88fb      	ldrh	r3, [r7, #6]
 8002c46:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c4e:	b2db      	uxtb	r3, r3
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d002      	beq.n	8002c5a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002c54:	2302      	movs	r3, #2
 8002c56:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002c58:	e103      	b.n	8002e62 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d002      	beq.n	8002c66 <HAL_SPI_Transmit+0x52>
 8002c60:	88fb      	ldrh	r3, [r7, #6]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d102      	bne.n	8002c6c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002c6a:	e0fa      	b.n	8002e62 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2203      	movs	r2, #3
 8002c70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2200      	movs	r2, #0
 8002c78:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	68ba      	ldr	r2, [r7, #8]
 8002c7e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	88fa      	ldrh	r2, [r7, #6]
 8002c84:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	88fa      	ldrh	r2, [r7, #6]
 8002c8a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2200      	movs	r2, #0
 8002c96:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002cb2:	d107      	bne.n	8002cc4 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002cc2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cce:	2b40      	cmp	r3, #64	; 0x40
 8002cd0:	d007      	beq.n	8002ce2 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ce0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	68db      	ldr	r3, [r3, #12]
 8002ce6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002cea:	d14b      	bne.n	8002d84 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d002      	beq.n	8002cfa <HAL_SPI_Transmit+0xe6>
 8002cf4:	8afb      	ldrh	r3, [r7, #22]
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d13e      	bne.n	8002d78 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfe:	881a      	ldrh	r2, [r3, #0]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d0a:	1c9a      	adds	r2, r3, #2
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d14:	b29b      	uxth	r3, r3
 8002d16:	3b01      	subs	r3, #1
 8002d18:	b29a      	uxth	r2, r3
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002d1e:	e02b      	b.n	8002d78 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	f003 0302 	and.w	r3, r3, #2
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d112      	bne.n	8002d54 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d32:	881a      	ldrh	r2, [r3, #0]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3e:	1c9a      	adds	r2, r3, #2
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d48:	b29b      	uxth	r3, r3
 8002d4a:	3b01      	subs	r3, #1
 8002d4c:	b29a      	uxth	r2, r3
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	86da      	strh	r2, [r3, #54]	; 0x36
 8002d52:	e011      	b.n	8002d78 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d54:	f7fe f956 	bl	8001004 <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	69bb      	ldr	r3, [r7, #24]
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	683a      	ldr	r2, [r7, #0]
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d803      	bhi.n	8002d6c <HAL_SPI_Transmit+0x158>
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d6a:	d102      	bne.n	8002d72 <HAL_SPI_Transmit+0x15e>
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d102      	bne.n	8002d78 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8002d72:	2303      	movs	r3, #3
 8002d74:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002d76:	e074      	b.n	8002e62 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d1ce      	bne.n	8002d20 <HAL_SPI_Transmit+0x10c>
 8002d82:	e04c      	b.n	8002e1e <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d002      	beq.n	8002d92 <HAL_SPI_Transmit+0x17e>
 8002d8c:	8afb      	ldrh	r3, [r7, #22]
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d140      	bne.n	8002e14 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	330c      	adds	r3, #12
 8002d9c:	7812      	ldrb	r2, [r2, #0]
 8002d9e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da4:	1c5a      	adds	r2, r3, #1
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dae:	b29b      	uxth	r3, r3
 8002db0:	3b01      	subs	r3, #1
 8002db2:	b29a      	uxth	r2, r3
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002db8:	e02c      	b.n	8002e14 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	f003 0302 	and.w	r3, r3, #2
 8002dc4:	2b02      	cmp	r3, #2
 8002dc6:	d113      	bne.n	8002df0 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	330c      	adds	r3, #12
 8002dd2:	7812      	ldrb	r2, [r2, #0]
 8002dd4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dda:	1c5a      	adds	r2, r3, #1
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	3b01      	subs	r3, #1
 8002de8:	b29a      	uxth	r2, r3
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	86da      	strh	r2, [r3, #54]	; 0x36
 8002dee:	e011      	b.n	8002e14 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002df0:	f7fe f908 	bl	8001004 <HAL_GetTick>
 8002df4:	4602      	mov	r2, r0
 8002df6:	69bb      	ldr	r3, [r7, #24]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	683a      	ldr	r2, [r7, #0]
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d803      	bhi.n	8002e08 <HAL_SPI_Transmit+0x1f4>
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e06:	d102      	bne.n	8002e0e <HAL_SPI_Transmit+0x1fa>
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d102      	bne.n	8002e14 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002e12:	e026      	b.n	8002e62 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d1cd      	bne.n	8002dba <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e1e:	69ba      	ldr	r2, [r7, #24]
 8002e20:	6839      	ldr	r1, [r7, #0]
 8002e22:	68f8      	ldr	r0, [r7, #12]
 8002e24:	f000 fba4 	bl	8003570 <SPI_EndRxTxTransaction>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d002      	beq.n	8002e34 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2220      	movs	r2, #32
 8002e32:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d10a      	bne.n	8002e52 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	613b      	str	r3, [r7, #16]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	613b      	str	r3, [r7, #16]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	613b      	str	r3, [r7, #16]
 8002e50:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d002      	beq.n	8002e60 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	77fb      	strb	r3, [r7, #31]
 8002e5e:	e000      	b.n	8002e62 <HAL_SPI_Transmit+0x24e>
  }

error:
 8002e60:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	2201      	movs	r2, #1
 8002e66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002e72:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	3720      	adds	r7, #32
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}

08002e7c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b088      	sub	sp, #32
 8002e80:	af02      	add	r7, sp, #8
 8002e82:	60f8      	str	r0, [r7, #12]
 8002e84:	60b9      	str	r1, [r7, #8]
 8002e86:	603b      	str	r3, [r7, #0]
 8002e88:	4613      	mov	r3, r2
 8002e8a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e98:	d112      	bne.n	8002ec0 <HAL_SPI_Receive+0x44>
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d10e      	bne.n	8002ec0 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2204      	movs	r2, #4
 8002ea6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002eaa:	88fa      	ldrh	r2, [r7, #6]
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	9300      	str	r3, [sp, #0]
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	68ba      	ldr	r2, [r7, #8]
 8002eb4:	68b9      	ldr	r1, [r7, #8]
 8002eb6:	68f8      	ldr	r0, [r7, #12]
 8002eb8:	f000 f8e9 	bl	800308e <HAL_SPI_TransmitReceive>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	e0e2      	b.n	8003086 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d101      	bne.n	8002ece <HAL_SPI_Receive+0x52>
 8002eca:	2302      	movs	r3, #2
 8002ecc:	e0db      	b.n	8003086 <HAL_SPI_Receive+0x20a>
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002ed6:	f7fe f895 	bl	8001004 <HAL_GetTick>
 8002eda:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002ee2:	b2db      	uxtb	r3, r3
 8002ee4:	2b01      	cmp	r3, #1
 8002ee6:	d002      	beq.n	8002eee <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8002ee8:	2302      	movs	r3, #2
 8002eea:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002eec:	e0c2      	b.n	8003074 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d002      	beq.n	8002efa <HAL_SPI_Receive+0x7e>
 8002ef4:	88fb      	ldrh	r3, [r7, #6]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d102      	bne.n	8002f00 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002efe:	e0b9      	b.n	8003074 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2204      	movs	r2, #4
 8002f04:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	68ba      	ldr	r2, [r7, #8]
 8002f12:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	88fa      	ldrh	r2, [r7, #6]
 8002f18:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	88fa      	ldrh	r2, [r7, #6]
 8002f1e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2200      	movs	r2, #0
 8002f24:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2200      	movs	r2, #0
 8002f36:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f46:	d107      	bne.n	8002f58 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002f56:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f62:	2b40      	cmp	r3, #64	; 0x40
 8002f64:	d007      	beq.n	8002f76 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f74:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	68db      	ldr	r3, [r3, #12]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d162      	bne.n	8003044 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002f7e:	e02e      	b.n	8002fde <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f003 0301 	and.w	r3, r3, #1
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d115      	bne.n	8002fba <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f103 020c 	add.w	r2, r3, #12
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f9a:	7812      	ldrb	r2, [r2, #0]
 8002f9c:	b2d2      	uxtb	r2, r2
 8002f9e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fa4:	1c5a      	adds	r2, r3, #1
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	3b01      	subs	r3, #1
 8002fb2:	b29a      	uxth	r2, r3
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002fb8:	e011      	b.n	8002fde <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002fba:	f7fe f823 	bl	8001004 <HAL_GetTick>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	683a      	ldr	r2, [r7, #0]
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d803      	bhi.n	8002fd2 <HAL_SPI_Receive+0x156>
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fd0:	d102      	bne.n	8002fd8 <HAL_SPI_Receive+0x15c>
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d102      	bne.n	8002fde <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8002fd8:	2303      	movs	r3, #3
 8002fda:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002fdc:	e04a      	b.n	8003074 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d1cb      	bne.n	8002f80 <HAL_SPI_Receive+0x104>
 8002fe8:	e031      	b.n	800304e <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	f003 0301 	and.w	r3, r3, #1
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d113      	bne.n	8003020 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	68da      	ldr	r2, [r3, #12]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003002:	b292      	uxth	r2, r2
 8003004:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800300a:	1c9a      	adds	r2, r3, #2
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003014:	b29b      	uxth	r3, r3
 8003016:	3b01      	subs	r3, #1
 8003018:	b29a      	uxth	r2, r3
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800301e:	e011      	b.n	8003044 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003020:	f7fd fff0 	bl	8001004 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	683a      	ldr	r2, [r7, #0]
 800302c:	429a      	cmp	r2, r3
 800302e:	d803      	bhi.n	8003038 <HAL_SPI_Receive+0x1bc>
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003036:	d102      	bne.n	800303e <HAL_SPI_Receive+0x1c2>
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d102      	bne.n	8003044 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003042:	e017      	b.n	8003074 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003048:	b29b      	uxth	r3, r3
 800304a:	2b00      	cmp	r3, #0
 800304c:	d1cd      	bne.n	8002fea <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800304e:	693a      	ldr	r2, [r7, #16]
 8003050:	6839      	ldr	r1, [r7, #0]
 8003052:	68f8      	ldr	r0, [r7, #12]
 8003054:	f000 fa27 	bl	80034a6 <SPI_EndRxTransaction>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d002      	beq.n	8003064 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2220      	movs	r2, #32
 8003062:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003068:	2b00      	cmp	r3, #0
 800306a:	d002      	beq.n	8003072 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	75fb      	strb	r3, [r7, #23]
 8003070:	e000      	b.n	8003074 <HAL_SPI_Receive+0x1f8>
  }

error :
 8003072:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2200      	movs	r2, #0
 8003080:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003084:	7dfb      	ldrb	r3, [r7, #23]
}
 8003086:	4618      	mov	r0, r3
 8003088:	3718      	adds	r7, #24
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}

0800308e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800308e:	b580      	push	{r7, lr}
 8003090:	b08c      	sub	sp, #48	; 0x30
 8003092:	af00      	add	r7, sp, #0
 8003094:	60f8      	str	r0, [r7, #12]
 8003096:	60b9      	str	r1, [r7, #8]
 8003098:	607a      	str	r2, [r7, #4]
 800309a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800309c:	2301      	movs	r3, #1
 800309e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80030a0:	2300      	movs	r3, #0
 80030a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d101      	bne.n	80030b4 <HAL_SPI_TransmitReceive+0x26>
 80030b0:	2302      	movs	r3, #2
 80030b2:	e18a      	b.n	80033ca <HAL_SPI_TransmitReceive+0x33c>
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2201      	movs	r2, #1
 80030b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80030bc:	f7fd ffa2 	bl	8001004 <HAL_GetTick>
 80030c0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80030c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80030d2:	887b      	ldrh	r3, [r7, #2]
 80030d4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80030d6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d00f      	beq.n	80030fe <HAL_SPI_TransmitReceive+0x70>
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80030e4:	d107      	bne.n	80030f6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d103      	bne.n	80030f6 <HAL_SPI_TransmitReceive+0x68>
 80030ee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80030f2:	2b04      	cmp	r3, #4
 80030f4:	d003      	beq.n	80030fe <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80030f6:	2302      	movs	r3, #2
 80030f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80030fc:	e15b      	b.n	80033b6 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d005      	beq.n	8003110 <HAL_SPI_TransmitReceive+0x82>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d002      	beq.n	8003110 <HAL_SPI_TransmitReceive+0x82>
 800310a:	887b      	ldrh	r3, [r7, #2]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d103      	bne.n	8003118 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003116:	e14e      	b.n	80033b6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800311e:	b2db      	uxtb	r3, r3
 8003120:	2b04      	cmp	r3, #4
 8003122:	d003      	beq.n	800312c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2205      	movs	r2, #5
 8003128:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2200      	movs	r2, #0
 8003130:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	887a      	ldrh	r2, [r7, #2]
 800313c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	887a      	ldrh	r2, [r7, #2]
 8003142:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	68ba      	ldr	r2, [r7, #8]
 8003148:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	887a      	ldrh	r2, [r7, #2]
 800314e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	887a      	ldrh	r2, [r7, #2]
 8003154:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2200      	movs	r2, #0
 800315a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2200      	movs	r2, #0
 8003160:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800316c:	2b40      	cmp	r3, #64	; 0x40
 800316e:	d007      	beq.n	8003180 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800317e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003188:	d178      	bne.n	800327c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d002      	beq.n	8003198 <HAL_SPI_TransmitReceive+0x10a>
 8003192:	8b7b      	ldrh	r3, [r7, #26]
 8003194:	2b01      	cmp	r3, #1
 8003196:	d166      	bne.n	8003266 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800319c:	881a      	ldrh	r2, [r3, #0]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a8:	1c9a      	adds	r2, r3, #2
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	3b01      	subs	r3, #1
 80031b6:	b29a      	uxth	r2, r3
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031bc:	e053      	b.n	8003266 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	f003 0302 	and.w	r3, r3, #2
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	d11b      	bne.n	8003204 <HAL_SPI_TransmitReceive+0x176>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d016      	beq.n	8003204 <HAL_SPI_TransmitReceive+0x176>
 80031d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d113      	bne.n	8003204 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e0:	881a      	ldrh	r2, [r3, #0]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ec:	1c9a      	adds	r2, r3, #2
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031f6:	b29b      	uxth	r3, r3
 80031f8:	3b01      	subs	r3, #1
 80031fa:	b29a      	uxth	r2, r3
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003200:	2300      	movs	r3, #0
 8003202:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	f003 0301 	and.w	r3, r3, #1
 800320e:	2b01      	cmp	r3, #1
 8003210:	d119      	bne.n	8003246 <HAL_SPI_TransmitReceive+0x1b8>
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003216:	b29b      	uxth	r3, r3
 8003218:	2b00      	cmp	r3, #0
 800321a:	d014      	beq.n	8003246 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	68da      	ldr	r2, [r3, #12]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003226:	b292      	uxth	r2, r2
 8003228:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800322e:	1c9a      	adds	r2, r3, #2
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003238:	b29b      	uxth	r3, r3
 800323a:	3b01      	subs	r3, #1
 800323c:	b29a      	uxth	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003242:	2301      	movs	r3, #1
 8003244:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003246:	f7fd fedd 	bl	8001004 <HAL_GetTick>
 800324a:	4602      	mov	r2, r0
 800324c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003252:	429a      	cmp	r2, r3
 8003254:	d807      	bhi.n	8003266 <HAL_SPI_TransmitReceive+0x1d8>
 8003256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800325c:	d003      	beq.n	8003266 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800325e:	2303      	movs	r3, #3
 8003260:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003264:	e0a7      	b.n	80033b6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800326a:	b29b      	uxth	r3, r3
 800326c:	2b00      	cmp	r3, #0
 800326e:	d1a6      	bne.n	80031be <HAL_SPI_TransmitReceive+0x130>
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003274:	b29b      	uxth	r3, r3
 8003276:	2b00      	cmp	r3, #0
 8003278:	d1a1      	bne.n	80031be <HAL_SPI_TransmitReceive+0x130>
 800327a:	e07c      	b.n	8003376 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d002      	beq.n	800328a <HAL_SPI_TransmitReceive+0x1fc>
 8003284:	8b7b      	ldrh	r3, [r7, #26]
 8003286:	2b01      	cmp	r3, #1
 8003288:	d16b      	bne.n	8003362 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	330c      	adds	r3, #12
 8003294:	7812      	ldrb	r2, [r2, #0]
 8003296:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800329c:	1c5a      	adds	r2, r3, #1
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	3b01      	subs	r3, #1
 80032aa:	b29a      	uxth	r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032b0:	e057      	b.n	8003362 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	f003 0302 	and.w	r3, r3, #2
 80032bc:	2b02      	cmp	r3, #2
 80032be:	d11c      	bne.n	80032fa <HAL_SPI_TransmitReceive+0x26c>
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032c4:	b29b      	uxth	r3, r3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d017      	beq.n	80032fa <HAL_SPI_TransmitReceive+0x26c>
 80032ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d114      	bne.n	80032fa <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	330c      	adds	r3, #12
 80032da:	7812      	ldrb	r2, [r2, #0]
 80032dc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032e2:	1c5a      	adds	r2, r3, #1
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032ec:	b29b      	uxth	r3, r3
 80032ee:	3b01      	subs	r3, #1
 80032f0:	b29a      	uxth	r2, r3
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80032f6:	2300      	movs	r3, #0
 80032f8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	f003 0301 	and.w	r3, r3, #1
 8003304:	2b01      	cmp	r3, #1
 8003306:	d119      	bne.n	800333c <HAL_SPI_TransmitReceive+0x2ae>
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800330c:	b29b      	uxth	r3, r3
 800330e:	2b00      	cmp	r3, #0
 8003310:	d014      	beq.n	800333c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68da      	ldr	r2, [r3, #12]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800331c:	b2d2      	uxtb	r2, r2
 800331e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003324:	1c5a      	adds	r2, r3, #1
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800332e:	b29b      	uxth	r3, r3
 8003330:	3b01      	subs	r3, #1
 8003332:	b29a      	uxth	r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003338:	2301      	movs	r3, #1
 800333a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800333c:	f7fd fe62 	bl	8001004 <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003348:	429a      	cmp	r2, r3
 800334a:	d803      	bhi.n	8003354 <HAL_SPI_TransmitReceive+0x2c6>
 800334c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800334e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003352:	d102      	bne.n	800335a <HAL_SPI_TransmitReceive+0x2cc>
 8003354:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003356:	2b00      	cmp	r3, #0
 8003358:	d103      	bne.n	8003362 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800335a:	2303      	movs	r3, #3
 800335c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003360:	e029      	b.n	80033b6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003366:	b29b      	uxth	r3, r3
 8003368:	2b00      	cmp	r3, #0
 800336a:	d1a2      	bne.n	80032b2 <HAL_SPI_TransmitReceive+0x224>
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003370:	b29b      	uxth	r3, r3
 8003372:	2b00      	cmp	r3, #0
 8003374:	d19d      	bne.n	80032b2 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003376:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003378:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800337a:	68f8      	ldr	r0, [r7, #12]
 800337c:	f000 f8f8 	bl	8003570 <SPI_EndRxTxTransaction>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d006      	beq.n	8003394 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2220      	movs	r2, #32
 8003390:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003392:	e010      	b.n	80033b6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d10b      	bne.n	80033b4 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800339c:	2300      	movs	r3, #0
 800339e:	617b      	str	r3, [r7, #20]
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	617b      	str	r3, [r7, #20]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	617b      	str	r3, [r7, #20]
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	e000      	b.n	80033b6 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80033b4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2201      	movs	r2, #1
 80033ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2200      	movs	r2, #0
 80033c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80033c6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3730      	adds	r7, #48	; 0x30
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}

080033d2 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80033d2:	b580      	push	{r7, lr}
 80033d4:	b084      	sub	sp, #16
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	60f8      	str	r0, [r7, #12]
 80033da:	60b9      	str	r1, [r7, #8]
 80033dc:	603b      	str	r3, [r7, #0]
 80033de:	4613      	mov	r3, r2
 80033e0:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80033e2:	e04c      	b.n	800347e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033ea:	d048      	beq.n	800347e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80033ec:	f7fd fe0a 	bl	8001004 <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	683a      	ldr	r2, [r7, #0]
 80033f8:	429a      	cmp	r2, r3
 80033fa:	d902      	bls.n	8003402 <SPI_WaitFlagStateUntilTimeout+0x30>
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d13d      	bne.n	800347e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	685a      	ldr	r2, [r3, #4]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003410:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800341a:	d111      	bne.n	8003440 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003424:	d004      	beq.n	8003430 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800342e:	d107      	bne.n	8003440 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800343e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003444:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003448:	d10f      	bne.n	800346a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003458:	601a      	str	r2, [r3, #0]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003468:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2201      	movs	r2, #1
 800346e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	2200      	movs	r2, #0
 8003476:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e00f      	b.n	800349e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	689a      	ldr	r2, [r3, #8]
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	4013      	ands	r3, r2
 8003488:	68ba      	ldr	r2, [r7, #8]
 800348a:	429a      	cmp	r2, r3
 800348c:	bf0c      	ite	eq
 800348e:	2301      	moveq	r3, #1
 8003490:	2300      	movne	r3, #0
 8003492:	b2db      	uxtb	r3, r3
 8003494:	461a      	mov	r2, r3
 8003496:	79fb      	ldrb	r3, [r7, #7]
 8003498:	429a      	cmp	r2, r3
 800349a:	d1a3      	bne.n	80033e4 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800349c:	2300      	movs	r3, #0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3710      	adds	r7, #16
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}

080034a6 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80034a6:	b580      	push	{r7, lr}
 80034a8:	b086      	sub	sp, #24
 80034aa:	af02      	add	r7, sp, #8
 80034ac:	60f8      	str	r0, [r7, #12]
 80034ae:	60b9      	str	r1, [r7, #8]
 80034b0:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80034ba:	d111      	bne.n	80034e0 <SPI_EndRxTransaction+0x3a>
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034c4:	d004      	beq.n	80034d0 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034ce:	d107      	bne.n	80034e0 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034de:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80034e8:	d12a      	bne.n	8003540 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034f2:	d012      	beq.n	800351a <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	9300      	str	r3, [sp, #0]
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	2200      	movs	r2, #0
 80034fc:	2180      	movs	r1, #128	; 0x80
 80034fe:	68f8      	ldr	r0, [r7, #12]
 8003500:	f7ff ff67 	bl	80033d2 <SPI_WaitFlagStateUntilTimeout>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d02d      	beq.n	8003566 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800350e:	f043 0220 	orr.w	r2, r3, #32
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e026      	b.n	8003568 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	9300      	str	r3, [sp, #0]
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	2200      	movs	r2, #0
 8003522:	2101      	movs	r1, #1
 8003524:	68f8      	ldr	r0, [r7, #12]
 8003526:	f7ff ff54 	bl	80033d2 <SPI_WaitFlagStateUntilTimeout>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d01a      	beq.n	8003566 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003534:	f043 0220 	orr.w	r2, r3, #32
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800353c:	2303      	movs	r3, #3
 800353e:	e013      	b.n	8003568 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	9300      	str	r3, [sp, #0]
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	2200      	movs	r2, #0
 8003548:	2101      	movs	r1, #1
 800354a:	68f8      	ldr	r0, [r7, #12]
 800354c:	f7ff ff41 	bl	80033d2 <SPI_WaitFlagStateUntilTimeout>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d007      	beq.n	8003566 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800355a:	f043 0220 	orr.w	r2, r3, #32
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e000      	b.n	8003568 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003566:	2300      	movs	r3, #0
}
 8003568:	4618      	mov	r0, r3
 800356a:	3710      	adds	r7, #16
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}

08003570 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b088      	sub	sp, #32
 8003574:	af02      	add	r7, sp, #8
 8003576:	60f8      	str	r0, [r7, #12]
 8003578:	60b9      	str	r1, [r7, #8]
 800357a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800357c:	4b1b      	ldr	r3, [pc, #108]	; (80035ec <SPI_EndRxTxTransaction+0x7c>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a1b      	ldr	r2, [pc, #108]	; (80035f0 <SPI_EndRxTxTransaction+0x80>)
 8003582:	fba2 2303 	umull	r2, r3, r2, r3
 8003586:	0d5b      	lsrs	r3, r3, #21
 8003588:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800358c:	fb02 f303 	mul.w	r3, r2, r3
 8003590:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800359a:	d112      	bne.n	80035c2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	9300      	str	r3, [sp, #0]
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	2200      	movs	r2, #0
 80035a4:	2180      	movs	r1, #128	; 0x80
 80035a6:	68f8      	ldr	r0, [r7, #12]
 80035a8:	f7ff ff13 	bl	80033d2 <SPI_WaitFlagStateUntilTimeout>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d016      	beq.n	80035e0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035b6:	f043 0220 	orr.w	r2, r3, #32
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e00f      	b.n	80035e2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d00a      	beq.n	80035de <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	3b01      	subs	r3, #1
 80035cc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035d8:	2b80      	cmp	r3, #128	; 0x80
 80035da:	d0f2      	beq.n	80035c2 <SPI_EndRxTxTransaction+0x52>
 80035dc:	e000      	b.n	80035e0 <SPI_EndRxTxTransaction+0x70>
        break;
 80035de:	bf00      	nop
  }

  return HAL_OK;
 80035e0:	2300      	movs	r3, #0
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3718      	adds	r7, #24
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	bf00      	nop
 80035ec:	20000080 	.word	0x20000080
 80035f0:	165e9f81 	.word	0x165e9f81

080035f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b082      	sub	sp, #8
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d101      	bne.n	8003606 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e01d      	b.n	8003642 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800360c:	b2db      	uxtb	r3, r3
 800360e:	2b00      	cmp	r3, #0
 8003610:	d106      	bne.n	8003620 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2200      	movs	r2, #0
 8003616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f00d faa8 	bl	8010b70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2202      	movs	r2, #2
 8003624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	3304      	adds	r3, #4
 8003630:	4619      	mov	r1, r3
 8003632:	4610      	mov	r0, r2
 8003634:	f000 fc70 	bl	8003f18 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003640:	2300      	movs	r3, #0
}
 8003642:	4618      	mov	r0, r3
 8003644:	3708      	adds	r7, #8
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}

0800364a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800364a:	b480      	push	{r7}
 800364c:	b085      	sub	sp, #20
 800364e:	af00      	add	r7, sp, #0
 8003650:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	68da      	ldr	r2, [r3, #12]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f042 0201 	orr.w	r2, r2, #1
 8003660:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	f003 0307 	and.w	r3, r3, #7
 800366c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2b06      	cmp	r3, #6
 8003672:	d007      	beq.n	8003684 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f042 0201 	orr.w	r2, r2, #1
 8003682:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003684:	2300      	movs	r3, #0
}
 8003686:	4618      	mov	r0, r3
 8003688:	3714      	adds	r7, #20
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr

08003692 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003692:	b580      	push	{r7, lr}
 8003694:	b082      	sub	sp, #8
 8003696:	af00      	add	r7, sp, #0
 8003698:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d101      	bne.n	80036a4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e01d      	b.n	80036e0 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d106      	bne.n	80036be <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	f000 f815 	bl	80036e8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2202      	movs	r2, #2
 80036c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	3304      	adds	r3, #4
 80036ce:	4619      	mov	r1, r3
 80036d0:	4610      	mov	r0, r2
 80036d2:	f000 fc21 	bl	8003f18 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2201      	movs	r2, #1
 80036da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80036de:	2300      	movs	r3, #0
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3708      	adds	r7, #8
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}

080036e8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80036f0:	bf00      	nop
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr

080036fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b084      	sub	sp, #16
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	2201      	movs	r2, #1
 800370c:	6839      	ldr	r1, [r7, #0]
 800370e:	4618      	mov	r0, r3
 8003710:	f000 feec 	bl	80044ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a15      	ldr	r2, [pc, #84]	; (8003770 <HAL_TIM_PWM_Start+0x74>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d004      	beq.n	8003728 <HAL_TIM_PWM_Start+0x2c>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a14      	ldr	r2, [pc, #80]	; (8003774 <HAL_TIM_PWM_Start+0x78>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d101      	bne.n	800372c <HAL_TIM_PWM_Start+0x30>
 8003728:	2301      	movs	r3, #1
 800372a:	e000      	b.n	800372e <HAL_TIM_PWM_Start+0x32>
 800372c:	2300      	movs	r3, #0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d007      	beq.n	8003742 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003740:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f003 0307 	and.w	r3, r3, #7
 800374c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2b06      	cmp	r3, #6
 8003752:	d007      	beq.n	8003764 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f042 0201 	orr.w	r2, r2, #1
 8003762:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003764:	2300      	movs	r3, #0
}
 8003766:	4618      	mov	r0, r3
 8003768:	3710      	adds	r7, #16
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	40010000 	.word	0x40010000
 8003774:	40010400 	.word	0x40010400

08003778 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2200      	movs	r2, #0
 8003788:	6839      	ldr	r1, [r7, #0]
 800378a:	4618      	mov	r0, r3
 800378c:	f000 feae 	bl	80044ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a22      	ldr	r2, [pc, #136]	; (8003820 <HAL_TIM_PWM_Stop+0xa8>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d004      	beq.n	80037a4 <HAL_TIM_PWM_Stop+0x2c>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a21      	ldr	r2, [pc, #132]	; (8003824 <HAL_TIM_PWM_Stop+0xac>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d101      	bne.n	80037a8 <HAL_TIM_PWM_Stop+0x30>
 80037a4:	2301      	movs	r3, #1
 80037a6:	e000      	b.n	80037aa <HAL_TIM_PWM_Stop+0x32>
 80037a8:	2300      	movs	r3, #0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d017      	beq.n	80037de <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	6a1a      	ldr	r2, [r3, #32]
 80037b4:	f241 1311 	movw	r3, #4369	; 0x1111
 80037b8:	4013      	ands	r3, r2
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d10f      	bne.n	80037de <HAL_TIM_PWM_Stop+0x66>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	6a1a      	ldr	r2, [r3, #32]
 80037c4:	f240 4344 	movw	r3, #1092	; 0x444
 80037c8:	4013      	ands	r3, r2
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d107      	bne.n	80037de <HAL_TIM_PWM_Stop+0x66>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80037dc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	6a1a      	ldr	r2, [r3, #32]
 80037e4:	f241 1311 	movw	r3, #4369	; 0x1111
 80037e8:	4013      	ands	r3, r2
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d10f      	bne.n	800380e <HAL_TIM_PWM_Stop+0x96>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	6a1a      	ldr	r2, [r3, #32]
 80037f4:	f240 4344 	movw	r3, #1092	; 0x444
 80037f8:	4013      	ands	r3, r2
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d107      	bne.n	800380e <HAL_TIM_PWM_Stop+0x96>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f022 0201 	bic.w	r2, r2, #1
 800380c:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2201      	movs	r2, #1
 8003812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003816:	2300      	movs	r3, #0
}
 8003818:	4618      	mov	r0, r3
 800381a:	3708      	adds	r7, #8
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}
 8003820:	40010000 	.word	0x40010000
 8003824:	40010400 	.word	0x40010400

08003828 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b086      	sub	sp, #24
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d101      	bne.n	800383c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e083      	b.n	8003944 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003842:	b2db      	uxtb	r3, r3
 8003844:	2b00      	cmp	r3, #0
 8003846:	d106      	bne.n	8003856 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2200      	movs	r2, #0
 800384c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	f00d f9df 	bl	8010c14 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2202      	movs	r2, #2
 800385a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	689b      	ldr	r3, [r3, #8]
 8003864:	687a      	ldr	r2, [r7, #4]
 8003866:	6812      	ldr	r2, [r2, #0]
 8003868:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800386c:	f023 0307 	bic.w	r3, r3, #7
 8003870:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	3304      	adds	r3, #4
 800387a:	4619      	mov	r1, r3
 800387c:	4610      	mov	r0, r2
 800387e:	f000 fb4b 	bl	8003f18 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	699b      	ldr	r3, [r3, #24]
 8003890:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	6a1b      	ldr	r3, [r3, #32]
 8003898:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	697a      	ldr	r2, [r7, #20]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038aa:	f023 0303 	bic.w	r3, r3, #3
 80038ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	689a      	ldr	r2, [r3, #8]
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	699b      	ldr	r3, [r3, #24]
 80038b8:	021b      	lsls	r3, r3, #8
 80038ba:	4313      	orrs	r3, r2
 80038bc:	693a      	ldr	r2, [r7, #16]
 80038be:	4313      	orrs	r3, r2
 80038c0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80038c8:	f023 030c 	bic.w	r3, r3, #12
 80038cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80038d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80038d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	68da      	ldr	r2, [r3, #12]
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	69db      	ldr	r3, [r3, #28]
 80038e2:	021b      	lsls	r3, r3, #8
 80038e4:	4313      	orrs	r3, r2
 80038e6:	693a      	ldr	r2, [r7, #16]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	691b      	ldr	r3, [r3, #16]
 80038f0:	011a      	lsls	r2, r3, #4
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	6a1b      	ldr	r3, [r3, #32]
 80038f6:	031b      	lsls	r3, r3, #12
 80038f8:	4313      	orrs	r3, r2
 80038fa:	693a      	ldr	r2, [r7, #16]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003906:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800390e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	685a      	ldr	r2, [r3, #4]
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	695b      	ldr	r3, [r3, #20]
 8003918:	011b      	lsls	r3, r3, #4
 800391a:	4313      	orrs	r3, r2
 800391c:	68fa      	ldr	r2, [r7, #12]
 800391e:	4313      	orrs	r3, r2
 8003920:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	697a      	ldr	r2, [r7, #20]
 8003928:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	693a      	ldr	r2, [r7, #16]
 8003930:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	68fa      	ldr	r2, [r7, #12]
 8003938:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2201      	movs	r2, #1
 800393e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003942:	2300      	movs	r3, #0
}
 8003944:	4618      	mov	r0, r3
 8003946:	3718      	adds	r7, #24
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}

0800394c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b082      	sub	sp, #8
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d002      	beq.n	8003962 <HAL_TIM_Encoder_Start+0x16>
 800395c:	2b04      	cmp	r3, #4
 800395e:	d008      	beq.n	8003972 <HAL_TIM_Encoder_Start+0x26>
 8003960:	e00f      	b.n	8003982 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	2201      	movs	r2, #1
 8003968:	2100      	movs	r1, #0
 800396a:	4618      	mov	r0, r3
 800396c:	f000 fdbe 	bl	80044ec <TIM_CCxChannelCmd>
      break;
 8003970:	e016      	b.n	80039a0 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	2201      	movs	r2, #1
 8003978:	2104      	movs	r1, #4
 800397a:	4618      	mov	r0, r3
 800397c:	f000 fdb6 	bl	80044ec <TIM_CCxChannelCmd>
      break;
 8003980:	e00e      	b.n	80039a0 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	2201      	movs	r2, #1
 8003988:	2100      	movs	r1, #0
 800398a:	4618      	mov	r0, r3
 800398c:	f000 fdae 	bl	80044ec <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	2201      	movs	r2, #1
 8003996:	2104      	movs	r1, #4
 8003998:	4618      	mov	r0, r3
 800399a:	f000 fda7 	bl	80044ec <TIM_CCxChannelCmd>
      break;
 800399e:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f042 0201 	orr.w	r2, r2, #1
 80039ae:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80039b0:	2300      	movs	r3, #0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3708      	adds	r7, #8
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}

080039ba <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80039ba:	b580      	push	{r7, lr}
 80039bc:	b082      	sub	sp, #8
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	691b      	ldr	r3, [r3, #16]
 80039c8:	f003 0302 	and.w	r3, r3, #2
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d122      	bne.n	8003a16 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	f003 0302 	and.w	r3, r3, #2
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d11b      	bne.n	8003a16 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f06f 0202 	mvn.w	r2, #2
 80039e6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2201      	movs	r2, #1
 80039ec:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	699b      	ldr	r3, [r3, #24]
 80039f4:	f003 0303 	and.w	r3, r3, #3
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d003      	beq.n	8003a04 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	f000 fa6c 	bl	8003eda <HAL_TIM_IC_CaptureCallback>
 8003a02:	e005      	b.n	8003a10 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f000 fa5e 	bl	8003ec6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f000 fa6f 	bl	8003eee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2200      	movs	r2, #0
 8003a14:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	691b      	ldr	r3, [r3, #16]
 8003a1c:	f003 0304 	and.w	r3, r3, #4
 8003a20:	2b04      	cmp	r3, #4
 8003a22:	d122      	bne.n	8003a6a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	f003 0304 	and.w	r3, r3, #4
 8003a2e:	2b04      	cmp	r3, #4
 8003a30:	d11b      	bne.n	8003a6a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f06f 0204 	mvn.w	r2, #4
 8003a3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2202      	movs	r2, #2
 8003a40:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	699b      	ldr	r3, [r3, #24]
 8003a48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d003      	beq.n	8003a58 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f000 fa42 	bl	8003eda <HAL_TIM_IC_CaptureCallback>
 8003a56:	e005      	b.n	8003a64 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f000 fa34 	bl	8003ec6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f000 fa45 	bl	8003eee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2200      	movs	r2, #0
 8003a68:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	691b      	ldr	r3, [r3, #16]
 8003a70:	f003 0308 	and.w	r3, r3, #8
 8003a74:	2b08      	cmp	r3, #8
 8003a76:	d122      	bne.n	8003abe <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	68db      	ldr	r3, [r3, #12]
 8003a7e:	f003 0308 	and.w	r3, r3, #8
 8003a82:	2b08      	cmp	r3, #8
 8003a84:	d11b      	bne.n	8003abe <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f06f 0208 	mvn.w	r2, #8
 8003a8e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2204      	movs	r2, #4
 8003a94:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	69db      	ldr	r3, [r3, #28]
 8003a9c:	f003 0303 	and.w	r3, r3, #3
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d003      	beq.n	8003aac <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f000 fa18 	bl	8003eda <HAL_TIM_IC_CaptureCallback>
 8003aaa:	e005      	b.n	8003ab8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f000 fa0a 	bl	8003ec6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f000 fa1b 	bl	8003eee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2200      	movs	r2, #0
 8003abc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	691b      	ldr	r3, [r3, #16]
 8003ac4:	f003 0310 	and.w	r3, r3, #16
 8003ac8:	2b10      	cmp	r3, #16
 8003aca:	d122      	bne.n	8003b12 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	f003 0310 	and.w	r3, r3, #16
 8003ad6:	2b10      	cmp	r3, #16
 8003ad8:	d11b      	bne.n	8003b12 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f06f 0210 	mvn.w	r2, #16
 8003ae2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2208      	movs	r2, #8
 8003ae8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	69db      	ldr	r3, [r3, #28]
 8003af0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d003      	beq.n	8003b00 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	f000 f9ee 	bl	8003eda <HAL_TIM_IC_CaptureCallback>
 8003afe:	e005      	b.n	8003b0c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	f000 f9e0 	bl	8003ec6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f9f1 	bl	8003eee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	691b      	ldr	r3, [r3, #16]
 8003b18:	f003 0301 	and.w	r3, r3, #1
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d10e      	bne.n	8003b3e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	f003 0301 	and.w	r3, r3, #1
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d107      	bne.n	8003b3e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f06f 0201 	mvn.w	r2, #1
 8003b36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f007 fcf1 	bl	800b520 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	691b      	ldr	r3, [r3, #16]
 8003b44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b48:	2b80      	cmp	r3, #128	; 0x80
 8003b4a:	d10e      	bne.n	8003b6a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b56:	2b80      	cmp	r3, #128	; 0x80
 8003b58:	d107      	bne.n	8003b6a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003b62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	f000 fd35 	bl	80045d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	691b      	ldr	r3, [r3, #16]
 8003b70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b74:	2b40      	cmp	r3, #64	; 0x40
 8003b76:	d10e      	bne.n	8003b96 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	68db      	ldr	r3, [r3, #12]
 8003b7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b82:	2b40      	cmp	r3, #64	; 0x40
 8003b84:	d107      	bne.n	8003b96 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003b8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	f000 f9b6 	bl	8003f02 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	691b      	ldr	r3, [r3, #16]
 8003b9c:	f003 0320 	and.w	r3, r3, #32
 8003ba0:	2b20      	cmp	r3, #32
 8003ba2:	d10e      	bne.n	8003bc2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	68db      	ldr	r3, [r3, #12]
 8003baa:	f003 0320 	and.w	r3, r3, #32
 8003bae:	2b20      	cmp	r3, #32
 8003bb0:	d107      	bne.n	8003bc2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f06f 0220 	mvn.w	r2, #32
 8003bba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f000 fcff 	bl	80045c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003bc2:	bf00      	nop
 8003bc4:	3708      	adds	r7, #8
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
	...

08003bcc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b084      	sub	sp, #16
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	60f8      	str	r0, [r7, #12]
 8003bd4:	60b9      	str	r1, [r7, #8]
 8003bd6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	d101      	bne.n	8003be6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003be2:	2302      	movs	r3, #2
 8003be4:	e0b4      	b.n	8003d50 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2201      	movs	r2, #1
 8003bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2202      	movs	r2, #2
 8003bf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2b0c      	cmp	r3, #12
 8003bfa:	f200 809f 	bhi.w	8003d3c <HAL_TIM_PWM_ConfigChannel+0x170>
 8003bfe:	a201      	add	r2, pc, #4	; (adr r2, 8003c04 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c04:	08003c39 	.word	0x08003c39
 8003c08:	08003d3d 	.word	0x08003d3d
 8003c0c:	08003d3d 	.word	0x08003d3d
 8003c10:	08003d3d 	.word	0x08003d3d
 8003c14:	08003c79 	.word	0x08003c79
 8003c18:	08003d3d 	.word	0x08003d3d
 8003c1c:	08003d3d 	.word	0x08003d3d
 8003c20:	08003d3d 	.word	0x08003d3d
 8003c24:	08003cbb 	.word	0x08003cbb
 8003c28:	08003d3d 	.word	0x08003d3d
 8003c2c:	08003d3d 	.word	0x08003d3d
 8003c30:	08003d3d 	.word	0x08003d3d
 8003c34:	08003cfb 	.word	0x08003cfb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	68b9      	ldr	r1, [r7, #8]
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f000 fa0a 	bl	8004058 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	699a      	ldr	r2, [r3, #24]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f042 0208 	orr.w	r2, r2, #8
 8003c52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	699a      	ldr	r2, [r3, #24]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f022 0204 	bic.w	r2, r2, #4
 8003c62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	6999      	ldr	r1, [r3, #24]
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	691a      	ldr	r2, [r3, #16]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	430a      	orrs	r2, r1
 8003c74:	619a      	str	r2, [r3, #24]
      break;
 8003c76:	e062      	b.n	8003d3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	68b9      	ldr	r1, [r7, #8]
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f000 fa5a 	bl	8004138 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	699a      	ldr	r2, [r3, #24]
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	699a      	ldr	r2, [r3, #24]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ca2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	6999      	ldr	r1, [r3, #24]
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	021a      	lsls	r2, r3, #8
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	430a      	orrs	r2, r1
 8003cb6:	619a      	str	r2, [r3, #24]
      break;
 8003cb8:	e041      	b.n	8003d3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	68b9      	ldr	r1, [r7, #8]
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f000 faaf 	bl	8004224 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	69da      	ldr	r2, [r3, #28]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f042 0208 	orr.w	r2, r2, #8
 8003cd4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	69da      	ldr	r2, [r3, #28]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f022 0204 	bic.w	r2, r2, #4
 8003ce4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	69d9      	ldr	r1, [r3, #28]
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	691a      	ldr	r2, [r3, #16]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	430a      	orrs	r2, r1
 8003cf6:	61da      	str	r2, [r3, #28]
      break;
 8003cf8:	e021      	b.n	8003d3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	68b9      	ldr	r1, [r7, #8]
 8003d00:	4618      	mov	r0, r3
 8003d02:	f000 fb03 	bl	800430c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	69da      	ldr	r2, [r3, #28]
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	69da      	ldr	r2, [r3, #28]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	69d9      	ldr	r1, [r3, #28]
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	691b      	ldr	r3, [r3, #16]
 8003d30:	021a      	lsls	r2, r3, #8
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	430a      	orrs	r2, r1
 8003d38:	61da      	str	r2, [r3, #28]
      break;
 8003d3a:	e000      	b.n	8003d3e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003d3c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2201      	movs	r2, #1
 8003d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d4e:	2300      	movs	r3, #0
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	3710      	adds	r7, #16
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}

08003d58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b084      	sub	sp, #16
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d101      	bne.n	8003d70 <HAL_TIM_ConfigClockSource+0x18>
 8003d6c:	2302      	movs	r3, #2
 8003d6e:	e0a6      	b.n	8003ebe <HAL_TIM_ConfigClockSource+0x166>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2202      	movs	r2, #2
 8003d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003d8e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d96:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	68fa      	ldr	r2, [r7, #12]
 8003d9e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	2b40      	cmp	r3, #64	; 0x40
 8003da6:	d067      	beq.n	8003e78 <HAL_TIM_ConfigClockSource+0x120>
 8003da8:	2b40      	cmp	r3, #64	; 0x40
 8003daa:	d80b      	bhi.n	8003dc4 <HAL_TIM_ConfigClockSource+0x6c>
 8003dac:	2b10      	cmp	r3, #16
 8003dae:	d073      	beq.n	8003e98 <HAL_TIM_ConfigClockSource+0x140>
 8003db0:	2b10      	cmp	r3, #16
 8003db2:	d802      	bhi.n	8003dba <HAL_TIM_ConfigClockSource+0x62>
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d06f      	beq.n	8003e98 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003db8:	e078      	b.n	8003eac <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003dba:	2b20      	cmp	r3, #32
 8003dbc:	d06c      	beq.n	8003e98 <HAL_TIM_ConfigClockSource+0x140>
 8003dbe:	2b30      	cmp	r3, #48	; 0x30
 8003dc0:	d06a      	beq.n	8003e98 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003dc2:	e073      	b.n	8003eac <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003dc4:	2b70      	cmp	r3, #112	; 0x70
 8003dc6:	d00d      	beq.n	8003de4 <HAL_TIM_ConfigClockSource+0x8c>
 8003dc8:	2b70      	cmp	r3, #112	; 0x70
 8003dca:	d804      	bhi.n	8003dd6 <HAL_TIM_ConfigClockSource+0x7e>
 8003dcc:	2b50      	cmp	r3, #80	; 0x50
 8003dce:	d033      	beq.n	8003e38 <HAL_TIM_ConfigClockSource+0xe0>
 8003dd0:	2b60      	cmp	r3, #96	; 0x60
 8003dd2:	d041      	beq.n	8003e58 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003dd4:	e06a      	b.n	8003eac <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003dd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dda:	d066      	beq.n	8003eaa <HAL_TIM_ConfigClockSource+0x152>
 8003ddc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003de0:	d017      	beq.n	8003e12 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003de2:	e063      	b.n	8003eac <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6818      	ldr	r0, [r3, #0]
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	6899      	ldr	r1, [r3, #8]
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	685a      	ldr	r2, [r3, #4]
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	f000 fb5a 	bl	80044ac <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003e06:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	68fa      	ldr	r2, [r7, #12]
 8003e0e:	609a      	str	r2, [r3, #8]
      break;
 8003e10:	e04c      	b.n	8003eac <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6818      	ldr	r0, [r3, #0]
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	6899      	ldr	r1, [r3, #8]
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	685a      	ldr	r2, [r3, #4]
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	68db      	ldr	r3, [r3, #12]
 8003e22:	f000 fb43 	bl	80044ac <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	689a      	ldr	r2, [r3, #8]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e34:	609a      	str	r2, [r3, #8]
      break;
 8003e36:	e039      	b.n	8003eac <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6818      	ldr	r0, [r3, #0]
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	6859      	ldr	r1, [r3, #4]
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	461a      	mov	r2, r3
 8003e46:	f000 fab7 	bl	80043b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	2150      	movs	r1, #80	; 0x50
 8003e50:	4618      	mov	r0, r3
 8003e52:	f000 fb10 	bl	8004476 <TIM_ITRx_SetConfig>
      break;
 8003e56:	e029      	b.n	8003eac <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6818      	ldr	r0, [r3, #0]
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	6859      	ldr	r1, [r3, #4]
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	461a      	mov	r2, r3
 8003e66:	f000 fad6 	bl	8004416 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2160      	movs	r1, #96	; 0x60
 8003e70:	4618      	mov	r0, r3
 8003e72:	f000 fb00 	bl	8004476 <TIM_ITRx_SetConfig>
      break;
 8003e76:	e019      	b.n	8003eac <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6818      	ldr	r0, [r3, #0]
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	6859      	ldr	r1, [r3, #4]
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	461a      	mov	r2, r3
 8003e86:	f000 fa97 	bl	80043b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	2140      	movs	r1, #64	; 0x40
 8003e90:	4618      	mov	r0, r3
 8003e92:	f000 faf0 	bl	8004476 <TIM_ITRx_SetConfig>
      break;
 8003e96:	e009      	b.n	8003eac <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4619      	mov	r1, r3
 8003ea2:	4610      	mov	r0, r2
 8003ea4:	f000 fae7 	bl	8004476 <TIM_ITRx_SetConfig>
      break;
 8003ea8:	e000      	b.n	8003eac <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003eaa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ebc:	2300      	movs	r3, #0
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3710      	adds	r7, #16
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}

08003ec6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ec6:	b480      	push	{r7}
 8003ec8:	b083      	sub	sp, #12
 8003eca:	af00      	add	r7, sp, #0
 8003ecc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ece:	bf00      	nop
 8003ed0:	370c      	adds	r7, #12
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed8:	4770      	bx	lr

08003eda <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003eda:	b480      	push	{r7}
 8003edc:	b083      	sub	sp, #12
 8003ede:	af00      	add	r7, sp, #0
 8003ee0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ee2:	bf00      	nop
 8003ee4:	370c      	adds	r7, #12
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr

08003eee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003eee:	b480      	push	{r7}
 8003ef0:	b083      	sub	sp, #12
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ef6:	bf00      	nop
 8003ef8:	370c      	adds	r7, #12
 8003efa:	46bd      	mov	sp, r7
 8003efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f00:	4770      	bx	lr

08003f02 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f02:	b480      	push	{r7}
 8003f04:	b083      	sub	sp, #12
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f0a:	bf00      	nop
 8003f0c:	370c      	adds	r7, #12
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr
	...

08003f18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b085      	sub	sp, #20
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	4a40      	ldr	r2, [pc, #256]	; (800402c <TIM_Base_SetConfig+0x114>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d013      	beq.n	8003f58 <TIM_Base_SetConfig+0x40>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f36:	d00f      	beq.n	8003f58 <TIM_Base_SetConfig+0x40>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a3d      	ldr	r2, [pc, #244]	; (8004030 <TIM_Base_SetConfig+0x118>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d00b      	beq.n	8003f58 <TIM_Base_SetConfig+0x40>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	4a3c      	ldr	r2, [pc, #240]	; (8004034 <TIM_Base_SetConfig+0x11c>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d007      	beq.n	8003f58 <TIM_Base_SetConfig+0x40>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a3b      	ldr	r2, [pc, #236]	; (8004038 <TIM_Base_SetConfig+0x120>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d003      	beq.n	8003f58 <TIM_Base_SetConfig+0x40>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a3a      	ldr	r2, [pc, #232]	; (800403c <TIM_Base_SetConfig+0x124>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d108      	bne.n	8003f6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	68fa      	ldr	r2, [r7, #12]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a2f      	ldr	r2, [pc, #188]	; (800402c <TIM_Base_SetConfig+0x114>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d02b      	beq.n	8003fca <TIM_Base_SetConfig+0xb2>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f78:	d027      	beq.n	8003fca <TIM_Base_SetConfig+0xb2>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a2c      	ldr	r2, [pc, #176]	; (8004030 <TIM_Base_SetConfig+0x118>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d023      	beq.n	8003fca <TIM_Base_SetConfig+0xb2>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a2b      	ldr	r2, [pc, #172]	; (8004034 <TIM_Base_SetConfig+0x11c>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d01f      	beq.n	8003fca <TIM_Base_SetConfig+0xb2>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a2a      	ldr	r2, [pc, #168]	; (8004038 <TIM_Base_SetConfig+0x120>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d01b      	beq.n	8003fca <TIM_Base_SetConfig+0xb2>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a29      	ldr	r2, [pc, #164]	; (800403c <TIM_Base_SetConfig+0x124>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d017      	beq.n	8003fca <TIM_Base_SetConfig+0xb2>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a28      	ldr	r2, [pc, #160]	; (8004040 <TIM_Base_SetConfig+0x128>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d013      	beq.n	8003fca <TIM_Base_SetConfig+0xb2>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4a27      	ldr	r2, [pc, #156]	; (8004044 <TIM_Base_SetConfig+0x12c>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d00f      	beq.n	8003fca <TIM_Base_SetConfig+0xb2>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4a26      	ldr	r2, [pc, #152]	; (8004048 <TIM_Base_SetConfig+0x130>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d00b      	beq.n	8003fca <TIM_Base_SetConfig+0xb2>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	4a25      	ldr	r2, [pc, #148]	; (800404c <TIM_Base_SetConfig+0x134>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d007      	beq.n	8003fca <TIM_Base_SetConfig+0xb2>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a24      	ldr	r2, [pc, #144]	; (8004050 <TIM_Base_SetConfig+0x138>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d003      	beq.n	8003fca <TIM_Base_SetConfig+0xb2>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	4a23      	ldr	r2, [pc, #140]	; (8004054 <TIM_Base_SetConfig+0x13c>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d108      	bne.n	8003fdc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fd0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	68db      	ldr	r3, [r3, #12]
 8003fd6:	68fa      	ldr	r2, [r7, #12]
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	695b      	ldr	r3, [r3, #20]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	68fa      	ldr	r2, [r7, #12]
 8003fee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	689a      	ldr	r2, [r3, #8]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	4a0a      	ldr	r2, [pc, #40]	; (800402c <TIM_Base_SetConfig+0x114>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d003      	beq.n	8004010 <TIM_Base_SetConfig+0xf8>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	4a0c      	ldr	r2, [pc, #48]	; (800403c <TIM_Base_SetConfig+0x124>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d103      	bne.n	8004018 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	691a      	ldr	r2, [r3, #16]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2201      	movs	r2, #1
 800401c:	615a      	str	r2, [r3, #20]
}
 800401e:	bf00      	nop
 8004020:	3714      	adds	r7, #20
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr
 800402a:	bf00      	nop
 800402c:	40010000 	.word	0x40010000
 8004030:	40000400 	.word	0x40000400
 8004034:	40000800 	.word	0x40000800
 8004038:	40000c00 	.word	0x40000c00
 800403c:	40010400 	.word	0x40010400
 8004040:	40014000 	.word	0x40014000
 8004044:	40014400 	.word	0x40014400
 8004048:	40014800 	.word	0x40014800
 800404c:	40001800 	.word	0x40001800
 8004050:	40001c00 	.word	0x40001c00
 8004054:	40002000 	.word	0x40002000

08004058 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004058:	b480      	push	{r7}
 800405a:	b087      	sub	sp, #28
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6a1b      	ldr	r3, [r3, #32]
 8004066:	f023 0201 	bic.w	r2, r3, #1
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a1b      	ldr	r3, [r3, #32]
 8004072:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	699b      	ldr	r3, [r3, #24]
 800407e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004086:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f023 0303 	bic.w	r3, r3, #3
 800408e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	68fa      	ldr	r2, [r7, #12]
 8004096:	4313      	orrs	r3, r2
 8004098:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	f023 0302 	bic.w	r3, r3, #2
 80040a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	697a      	ldr	r2, [r7, #20]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	4a20      	ldr	r2, [pc, #128]	; (8004130 <TIM_OC1_SetConfig+0xd8>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d003      	beq.n	80040bc <TIM_OC1_SetConfig+0x64>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	4a1f      	ldr	r2, [pc, #124]	; (8004134 <TIM_OC1_SetConfig+0xdc>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d10c      	bne.n	80040d6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	f023 0308 	bic.w	r3, r3, #8
 80040c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	68db      	ldr	r3, [r3, #12]
 80040c8:	697a      	ldr	r2, [r7, #20]
 80040ca:	4313      	orrs	r3, r2
 80040cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	f023 0304 	bic.w	r3, r3, #4
 80040d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	4a15      	ldr	r2, [pc, #84]	; (8004130 <TIM_OC1_SetConfig+0xd8>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d003      	beq.n	80040e6 <TIM_OC1_SetConfig+0x8e>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	4a14      	ldr	r2, [pc, #80]	; (8004134 <TIM_OC1_SetConfig+0xdc>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d111      	bne.n	800410a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80040ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80040f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	695b      	ldr	r3, [r3, #20]
 80040fa:	693a      	ldr	r2, [r7, #16]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	699b      	ldr	r3, [r3, #24]
 8004104:	693a      	ldr	r2, [r7, #16]
 8004106:	4313      	orrs	r3, r2
 8004108:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	693a      	ldr	r2, [r7, #16]
 800410e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	68fa      	ldr	r2, [r7, #12]
 8004114:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	685a      	ldr	r2, [r3, #4]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	697a      	ldr	r2, [r7, #20]
 8004122:	621a      	str	r2, [r3, #32]
}
 8004124:	bf00      	nop
 8004126:	371c      	adds	r7, #28
 8004128:	46bd      	mov	sp, r7
 800412a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412e:	4770      	bx	lr
 8004130:	40010000 	.word	0x40010000
 8004134:	40010400 	.word	0x40010400

08004138 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004138:	b480      	push	{r7}
 800413a:	b087      	sub	sp, #28
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6a1b      	ldr	r3, [r3, #32]
 8004146:	f023 0210 	bic.w	r2, r3, #16
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6a1b      	ldr	r3, [r3, #32]
 8004152:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	699b      	ldr	r3, [r3, #24]
 800415e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004166:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800416e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	021b      	lsls	r3, r3, #8
 8004176:	68fa      	ldr	r2, [r7, #12]
 8004178:	4313      	orrs	r3, r2
 800417a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	f023 0320 	bic.w	r3, r3, #32
 8004182:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	689b      	ldr	r3, [r3, #8]
 8004188:	011b      	lsls	r3, r3, #4
 800418a:	697a      	ldr	r2, [r7, #20]
 800418c:	4313      	orrs	r3, r2
 800418e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	4a22      	ldr	r2, [pc, #136]	; (800421c <TIM_OC2_SetConfig+0xe4>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d003      	beq.n	80041a0 <TIM_OC2_SetConfig+0x68>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	4a21      	ldr	r2, [pc, #132]	; (8004220 <TIM_OC2_SetConfig+0xe8>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d10d      	bne.n	80041bc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	68db      	ldr	r3, [r3, #12]
 80041ac:	011b      	lsls	r3, r3, #4
 80041ae:	697a      	ldr	r2, [r7, #20]
 80041b0:	4313      	orrs	r3, r2
 80041b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80041ba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	4a17      	ldr	r2, [pc, #92]	; (800421c <TIM_OC2_SetConfig+0xe4>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d003      	beq.n	80041cc <TIM_OC2_SetConfig+0x94>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	4a16      	ldr	r2, [pc, #88]	; (8004220 <TIM_OC2_SetConfig+0xe8>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d113      	bne.n	80041f4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80041d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	695b      	ldr	r3, [r3, #20]
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	693a      	ldr	r2, [r7, #16]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	699b      	ldr	r3, [r3, #24]
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	693a      	ldr	r2, [r7, #16]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	693a      	ldr	r2, [r7, #16]
 80041f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	68fa      	ldr	r2, [r7, #12]
 80041fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	685a      	ldr	r2, [r3, #4]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	697a      	ldr	r2, [r7, #20]
 800420c:	621a      	str	r2, [r3, #32]
}
 800420e:	bf00      	nop
 8004210:	371c      	adds	r7, #28
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr
 800421a:	bf00      	nop
 800421c:	40010000 	.word	0x40010000
 8004220:	40010400 	.word	0x40010400

08004224 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004224:	b480      	push	{r7}
 8004226:	b087      	sub	sp, #28
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
 800422c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6a1b      	ldr	r3, [r3, #32]
 8004232:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6a1b      	ldr	r3, [r3, #32]
 800423e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	69db      	ldr	r3, [r3, #28]
 800424a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004252:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f023 0303 	bic.w	r3, r3, #3
 800425a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	68fa      	ldr	r2, [r7, #12]
 8004262:	4313      	orrs	r3, r2
 8004264:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800426c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	021b      	lsls	r3, r3, #8
 8004274:	697a      	ldr	r2, [r7, #20]
 8004276:	4313      	orrs	r3, r2
 8004278:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	4a21      	ldr	r2, [pc, #132]	; (8004304 <TIM_OC3_SetConfig+0xe0>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d003      	beq.n	800428a <TIM_OC3_SetConfig+0x66>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	4a20      	ldr	r2, [pc, #128]	; (8004308 <TIM_OC3_SetConfig+0xe4>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d10d      	bne.n	80042a6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004290:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	021b      	lsls	r3, r3, #8
 8004298:	697a      	ldr	r2, [r7, #20]
 800429a:	4313      	orrs	r3, r2
 800429c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80042a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a16      	ldr	r2, [pc, #88]	; (8004304 <TIM_OC3_SetConfig+0xe0>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d003      	beq.n	80042b6 <TIM_OC3_SetConfig+0x92>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a15      	ldr	r2, [pc, #84]	; (8004308 <TIM_OC3_SetConfig+0xe4>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d113      	bne.n	80042de <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80042bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80042c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	695b      	ldr	r3, [r3, #20]
 80042ca:	011b      	lsls	r3, r3, #4
 80042cc:	693a      	ldr	r2, [r7, #16]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	699b      	ldr	r3, [r3, #24]
 80042d6:	011b      	lsls	r3, r3, #4
 80042d8:	693a      	ldr	r2, [r7, #16]
 80042da:	4313      	orrs	r3, r2
 80042dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	693a      	ldr	r2, [r7, #16]
 80042e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	68fa      	ldr	r2, [r7, #12]
 80042e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	685a      	ldr	r2, [r3, #4]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	697a      	ldr	r2, [r7, #20]
 80042f6:	621a      	str	r2, [r3, #32]
}
 80042f8:	bf00      	nop
 80042fa:	371c      	adds	r7, #28
 80042fc:	46bd      	mov	sp, r7
 80042fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004302:	4770      	bx	lr
 8004304:	40010000 	.word	0x40010000
 8004308:	40010400 	.word	0x40010400

0800430c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800430c:	b480      	push	{r7}
 800430e:	b087      	sub	sp, #28
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
 8004314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a1b      	ldr	r3, [r3, #32]
 800431a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6a1b      	ldr	r3, [r3, #32]
 8004326:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	69db      	ldr	r3, [r3, #28]
 8004332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800433a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004342:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	021b      	lsls	r3, r3, #8
 800434a:	68fa      	ldr	r2, [r7, #12]
 800434c:	4313      	orrs	r3, r2
 800434e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004356:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	031b      	lsls	r3, r3, #12
 800435e:	693a      	ldr	r2, [r7, #16]
 8004360:	4313      	orrs	r3, r2
 8004362:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	4a12      	ldr	r2, [pc, #72]	; (80043b0 <TIM_OC4_SetConfig+0xa4>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d003      	beq.n	8004374 <TIM_OC4_SetConfig+0x68>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	4a11      	ldr	r2, [pc, #68]	; (80043b4 <TIM_OC4_SetConfig+0xa8>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d109      	bne.n	8004388 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800437a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	695b      	ldr	r3, [r3, #20]
 8004380:	019b      	lsls	r3, r3, #6
 8004382:	697a      	ldr	r2, [r7, #20]
 8004384:	4313      	orrs	r3, r2
 8004386:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	697a      	ldr	r2, [r7, #20]
 800438c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	68fa      	ldr	r2, [r7, #12]
 8004392:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	685a      	ldr	r2, [r3, #4]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	693a      	ldr	r2, [r7, #16]
 80043a0:	621a      	str	r2, [r3, #32]
}
 80043a2:	bf00      	nop
 80043a4:	371c      	adds	r7, #28
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr
 80043ae:	bf00      	nop
 80043b0:	40010000 	.word	0x40010000
 80043b4:	40010400 	.word	0x40010400

080043b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043b8:	b480      	push	{r7}
 80043ba:	b087      	sub	sp, #28
 80043bc:	af00      	add	r7, sp, #0
 80043be:	60f8      	str	r0, [r7, #12]
 80043c0:	60b9      	str	r1, [r7, #8]
 80043c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	6a1b      	ldr	r3, [r3, #32]
 80043c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	6a1b      	ldr	r3, [r3, #32]
 80043ce:	f023 0201 	bic.w	r2, r3, #1
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	699b      	ldr	r3, [r3, #24]
 80043da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80043e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	011b      	lsls	r3, r3, #4
 80043e8:	693a      	ldr	r2, [r7, #16]
 80043ea:	4313      	orrs	r3, r2
 80043ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	f023 030a 	bic.w	r3, r3, #10
 80043f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80043f6:	697a      	ldr	r2, [r7, #20]
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	4313      	orrs	r3, r2
 80043fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	693a      	ldr	r2, [r7, #16]
 8004402:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	697a      	ldr	r2, [r7, #20]
 8004408:	621a      	str	r2, [r3, #32]
}
 800440a:	bf00      	nop
 800440c:	371c      	adds	r7, #28
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr

08004416 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004416:	b480      	push	{r7}
 8004418:	b087      	sub	sp, #28
 800441a:	af00      	add	r7, sp, #0
 800441c:	60f8      	str	r0, [r7, #12]
 800441e:	60b9      	str	r1, [r7, #8]
 8004420:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6a1b      	ldr	r3, [r3, #32]
 8004426:	f023 0210 	bic.w	r2, r3, #16
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	699b      	ldr	r3, [r3, #24]
 8004432:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	6a1b      	ldr	r3, [r3, #32]
 8004438:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004440:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	031b      	lsls	r3, r3, #12
 8004446:	697a      	ldr	r2, [r7, #20]
 8004448:	4313      	orrs	r3, r2
 800444a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004452:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	011b      	lsls	r3, r3, #4
 8004458:	693a      	ldr	r2, [r7, #16]
 800445a:	4313      	orrs	r3, r2
 800445c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	697a      	ldr	r2, [r7, #20]
 8004462:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	693a      	ldr	r2, [r7, #16]
 8004468:	621a      	str	r2, [r3, #32]
}
 800446a:	bf00      	nop
 800446c:	371c      	adds	r7, #28
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr

08004476 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004476:	b480      	push	{r7}
 8004478:	b085      	sub	sp, #20
 800447a:	af00      	add	r7, sp, #0
 800447c:	6078      	str	r0, [r7, #4]
 800447e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800448c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800448e:	683a      	ldr	r2, [r7, #0]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	4313      	orrs	r3, r2
 8004494:	f043 0307 	orr.w	r3, r3, #7
 8004498:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	68fa      	ldr	r2, [r7, #12]
 800449e:	609a      	str	r2, [r3, #8]
}
 80044a0:	bf00      	nop
 80044a2:	3714      	adds	r7, #20
 80044a4:	46bd      	mov	sp, r7
 80044a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044aa:	4770      	bx	lr

080044ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b087      	sub	sp, #28
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	60f8      	str	r0, [r7, #12]
 80044b4:	60b9      	str	r1, [r7, #8]
 80044b6:	607a      	str	r2, [r7, #4]
 80044b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	689b      	ldr	r3, [r3, #8]
 80044be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80044c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	021a      	lsls	r2, r3, #8
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	431a      	orrs	r2, r3
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	4313      	orrs	r3, r2
 80044d4:	697a      	ldr	r2, [r7, #20]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	697a      	ldr	r2, [r7, #20]
 80044de:	609a      	str	r2, [r3, #8]
}
 80044e0:	bf00      	nop
 80044e2:	371c      	adds	r7, #28
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr

080044ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b087      	sub	sp, #28
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	60f8      	str	r0, [r7, #12]
 80044f4:	60b9      	str	r1, [r7, #8]
 80044f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	f003 031f 	and.w	r3, r3, #31
 80044fe:	2201      	movs	r2, #1
 8004500:	fa02 f303 	lsl.w	r3, r2, r3
 8004504:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	6a1a      	ldr	r2, [r3, #32]
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	43db      	mvns	r3, r3
 800450e:	401a      	ands	r2, r3
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	6a1a      	ldr	r2, [r3, #32]
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	f003 031f 	and.w	r3, r3, #31
 800451e:	6879      	ldr	r1, [r7, #4]
 8004520:	fa01 f303 	lsl.w	r3, r1, r3
 8004524:	431a      	orrs	r2, r3
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	621a      	str	r2, [r3, #32]
}
 800452a:	bf00      	nop
 800452c:	371c      	adds	r7, #28
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr

08004536 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004536:	b480      	push	{r7}
 8004538:	b085      	sub	sp, #20
 800453a:	af00      	add	r7, sp, #0
 800453c:	6078      	str	r0, [r7, #4]
 800453e:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004546:	2b01      	cmp	r3, #1
 8004548:	d101      	bne.n	800454e <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800454a:	2302      	movs	r3, #2
 800454c:	e032      	b.n	80045b4 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2201      	movs	r2, #1
 8004552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2202      	movs	r2, #2
 800455a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004574:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	68fa      	ldr	r2, [r7, #12]
 800457c:	4313      	orrs	r3, r2
 800457e:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004586:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	68ba      	ldr	r2, [r7, #8]
 800458e:	4313      	orrs	r3, r2
 8004590:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	68fa      	ldr	r2, [r7, #12]
 8004598:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	68ba      	ldr	r2, [r7, #8]
 80045a0:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2201      	movs	r2, #1
 80045a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2200      	movs	r2, #0
 80045ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045b2:	2300      	movs	r3, #0
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3714      	adds	r7, #20
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr

080045c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b083      	sub	sp, #12
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80045c8:	bf00      	nop
 80045ca:	370c      	adds	r7, #12
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr

080045d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80045dc:	bf00      	nop
 80045de:	370c      	adds	r7, #12
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr

080045e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b082      	sub	sp, #8
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d101      	bne.n	80045fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	e03f      	b.n	800467a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004600:	b2db      	uxtb	r3, r3
 8004602:	2b00      	cmp	r3, #0
 8004604:	d106      	bne.n	8004614 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f00c fbfc 	bl	8010e0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2224      	movs	r2, #36	; 0x24
 8004618:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	68da      	ldr	r2, [r3, #12]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800462a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f000 f90b 	bl	8004848 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	691a      	ldr	r2, [r3, #16]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004640:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	695a      	ldr	r2, [r3, #20]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004650:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	68da      	ldr	r2, [r3, #12]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004660:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2200      	movs	r2, #0
 8004666:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2220      	movs	r2, #32
 800466c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2220      	movs	r2, #32
 8004674:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004678:	2300      	movs	r3, #0
}
 800467a:	4618      	mov	r0, r3
 800467c:	3708      	adds	r7, #8
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}

08004682 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004682:	b580      	push	{r7, lr}
 8004684:	b088      	sub	sp, #32
 8004686:	af02      	add	r7, sp, #8
 8004688:	60f8      	str	r0, [r7, #12]
 800468a:	60b9      	str	r1, [r7, #8]
 800468c:	603b      	str	r3, [r7, #0]
 800468e:	4613      	mov	r3, r2
 8004690:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8004692:	2300      	movs	r3, #0
 8004694:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800469c:	b2db      	uxtb	r3, r3
 800469e:	2b20      	cmp	r3, #32
 80046a0:	f040 8083 	bne.w	80047aa <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d002      	beq.n	80046b0 <HAL_UART_Transmit+0x2e>
 80046aa:	88fb      	ldrh	r3, [r7, #6]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d101      	bne.n	80046b4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80046b0:	2301      	movs	r3, #1
 80046b2:	e07b      	b.n	80047ac <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d101      	bne.n	80046c2 <HAL_UART_Transmit+0x40>
 80046be:	2302      	movs	r3, #2
 80046c0:	e074      	b.n	80047ac <HAL_UART_Transmit+0x12a>
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2201      	movs	r2, #1
 80046c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2200      	movs	r2, #0
 80046ce:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2221      	movs	r2, #33	; 0x21
 80046d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80046d8:	f7fc fc94 	bl	8001004 <HAL_GetTick>
 80046dc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	88fa      	ldrh	r2, [r7, #6]
 80046e2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	88fa      	ldrh	r2, [r7, #6]
 80046e8:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80046ea:	e042      	b.n	8004772 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80046f0:	b29b      	uxth	r3, r3
 80046f2:	3b01      	subs	r3, #1
 80046f4:	b29a      	uxth	r2, r3
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004702:	d122      	bne.n	800474a <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	9300      	str	r3, [sp, #0]
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	2200      	movs	r2, #0
 800470c:	2180      	movs	r1, #128	; 0x80
 800470e:	68f8      	ldr	r0, [r7, #12]
 8004710:	f000 f850 	bl	80047b4 <UART_WaitOnFlagUntilTimeout>
 8004714:	4603      	mov	r3, r0
 8004716:	2b00      	cmp	r3, #0
 8004718:	d001      	beq.n	800471e <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800471a:	2303      	movs	r3, #3
 800471c:	e046      	b.n	80047ac <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	881b      	ldrh	r3, [r3, #0]
 8004726:	461a      	mov	r2, r3
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004730:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	691b      	ldr	r3, [r3, #16]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d103      	bne.n	8004742 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	3302      	adds	r3, #2
 800473e:	60bb      	str	r3, [r7, #8]
 8004740:	e017      	b.n	8004772 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	3301      	adds	r3, #1
 8004746:	60bb      	str	r3, [r7, #8]
 8004748:	e013      	b.n	8004772 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	9300      	str	r3, [sp, #0]
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	2200      	movs	r2, #0
 8004752:	2180      	movs	r1, #128	; 0x80
 8004754:	68f8      	ldr	r0, [r7, #12]
 8004756:	f000 f82d 	bl	80047b4 <UART_WaitOnFlagUntilTimeout>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d001      	beq.n	8004764 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8004760:	2303      	movs	r3, #3
 8004762:	e023      	b.n	80047ac <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	1c5a      	adds	r2, r3, #1
 8004768:	60ba      	str	r2, [r7, #8]
 800476a:	781a      	ldrb	r2, [r3, #0]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004776:	b29b      	uxth	r3, r3
 8004778:	2b00      	cmp	r3, #0
 800477a:	d1b7      	bne.n	80046ec <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	9300      	str	r3, [sp, #0]
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	2200      	movs	r2, #0
 8004784:	2140      	movs	r1, #64	; 0x40
 8004786:	68f8      	ldr	r0, [r7, #12]
 8004788:	f000 f814 	bl	80047b4 <UART_WaitOnFlagUntilTimeout>
 800478c:	4603      	mov	r3, r0
 800478e:	2b00      	cmp	r3, #0
 8004790:	d001      	beq.n	8004796 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e00a      	b.n	80047ac <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2220      	movs	r2, #32
 800479a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2200      	movs	r2, #0
 80047a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80047a6:	2300      	movs	r3, #0
 80047a8:	e000      	b.n	80047ac <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80047aa:	2302      	movs	r3, #2
  }
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3718      	adds	r7, #24
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}

080047b4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b084      	sub	sp, #16
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	60f8      	str	r0, [r7, #12]
 80047bc:	60b9      	str	r1, [r7, #8]
 80047be:	603b      	str	r3, [r7, #0]
 80047c0:	4613      	mov	r3, r2
 80047c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047c4:	e02c      	b.n	8004820 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047c6:	69bb      	ldr	r3, [r7, #24]
 80047c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047cc:	d028      	beq.n	8004820 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80047ce:	69bb      	ldr	r3, [r7, #24]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d007      	beq.n	80047e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80047d4:	f7fc fc16 	bl	8001004 <HAL_GetTick>
 80047d8:	4602      	mov	r2, r0
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	1ad3      	subs	r3, r2, r3
 80047de:	69ba      	ldr	r2, [r7, #24]
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d21d      	bcs.n	8004820 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	68da      	ldr	r2, [r3, #12]
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80047f2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	695a      	ldr	r2, [r3, #20]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f022 0201 	bic.w	r2, r2, #1
 8004802:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2220      	movs	r2, #32
 8004808:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2220      	movs	r2, #32
 8004810:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2200      	movs	r2, #0
 8004818:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800481c:	2303      	movs	r3, #3
 800481e:	e00f      	b.n	8004840 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	4013      	ands	r3, r2
 800482a:	68ba      	ldr	r2, [r7, #8]
 800482c:	429a      	cmp	r2, r3
 800482e:	bf0c      	ite	eq
 8004830:	2301      	moveq	r3, #1
 8004832:	2300      	movne	r3, #0
 8004834:	b2db      	uxtb	r3, r3
 8004836:	461a      	mov	r2, r3
 8004838:	79fb      	ldrb	r3, [r7, #7]
 800483a:	429a      	cmp	r2, r3
 800483c:	d0c3      	beq.n	80047c6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800483e:	2300      	movs	r3, #0
}
 8004840:	4618      	mov	r0, r3
 8004842:	3710      	adds	r7, #16
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}

08004848 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004848:	b5b0      	push	{r4, r5, r7, lr}
 800484a:	b084      	sub	sp, #16
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	691b      	ldr	r3, [r3, #16]
 8004856:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	68da      	ldr	r2, [r3, #12]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	430a      	orrs	r2, r1
 8004864:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	689a      	ldr	r2, [r3, #8]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	691b      	ldr	r3, [r3, #16]
 800486e:	431a      	orrs	r2, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	695b      	ldr	r3, [r3, #20]
 8004874:	431a      	orrs	r2, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	69db      	ldr	r3, [r3, #28]
 800487a:	4313      	orrs	r3, r2
 800487c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	68db      	ldr	r3, [r3, #12]
 8004884:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004888:	f023 030c 	bic.w	r3, r3, #12
 800488c:	687a      	ldr	r2, [r7, #4]
 800488e:	6812      	ldr	r2, [r2, #0]
 8004890:	68f9      	ldr	r1, [r7, #12]
 8004892:	430b      	orrs	r3, r1
 8004894:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	695b      	ldr	r3, [r3, #20]
 800489c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	699a      	ldr	r2, [r3, #24]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	430a      	orrs	r2, r1
 80048aa:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	69db      	ldr	r3, [r3, #28]
 80048b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048b4:	f040 80e4 	bne.w	8004a80 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4aab      	ldr	r2, [pc, #684]	; (8004b6c <UART_SetConfig+0x324>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d004      	beq.n	80048cc <UART_SetConfig+0x84>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4aaa      	ldr	r2, [pc, #680]	; (8004b70 <UART_SetConfig+0x328>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d16c      	bne.n	80049a6 <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80048cc:	f7fe f92a 	bl	8002b24 <HAL_RCC_GetPCLK2Freq>
 80048d0:	4602      	mov	r2, r0
 80048d2:	4613      	mov	r3, r2
 80048d4:	009b      	lsls	r3, r3, #2
 80048d6:	4413      	add	r3, r2
 80048d8:	009a      	lsls	r2, r3, #2
 80048da:	441a      	add	r2, r3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	005b      	lsls	r3, r3, #1
 80048e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80048e6:	4aa3      	ldr	r2, [pc, #652]	; (8004b74 <UART_SetConfig+0x32c>)
 80048e8:	fba2 2303 	umull	r2, r3, r2, r3
 80048ec:	095b      	lsrs	r3, r3, #5
 80048ee:	011c      	lsls	r4, r3, #4
 80048f0:	f7fe f918 	bl	8002b24 <HAL_RCC_GetPCLK2Freq>
 80048f4:	4602      	mov	r2, r0
 80048f6:	4613      	mov	r3, r2
 80048f8:	009b      	lsls	r3, r3, #2
 80048fa:	4413      	add	r3, r2
 80048fc:	009a      	lsls	r2, r3, #2
 80048fe:	441a      	add	r2, r3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	005b      	lsls	r3, r3, #1
 8004906:	fbb2 f5f3 	udiv	r5, r2, r3
 800490a:	f7fe f90b 	bl	8002b24 <HAL_RCC_GetPCLK2Freq>
 800490e:	4602      	mov	r2, r0
 8004910:	4613      	mov	r3, r2
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	4413      	add	r3, r2
 8004916:	009a      	lsls	r2, r3, #2
 8004918:	441a      	add	r2, r3
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	005b      	lsls	r3, r3, #1
 8004920:	fbb2 f3f3 	udiv	r3, r2, r3
 8004924:	4a93      	ldr	r2, [pc, #588]	; (8004b74 <UART_SetConfig+0x32c>)
 8004926:	fba2 2303 	umull	r2, r3, r2, r3
 800492a:	095b      	lsrs	r3, r3, #5
 800492c:	2264      	movs	r2, #100	; 0x64
 800492e:	fb02 f303 	mul.w	r3, r2, r3
 8004932:	1aeb      	subs	r3, r5, r3
 8004934:	00db      	lsls	r3, r3, #3
 8004936:	3332      	adds	r3, #50	; 0x32
 8004938:	4a8e      	ldr	r2, [pc, #568]	; (8004b74 <UART_SetConfig+0x32c>)
 800493a:	fba2 2303 	umull	r2, r3, r2, r3
 800493e:	095b      	lsrs	r3, r3, #5
 8004940:	005b      	lsls	r3, r3, #1
 8004942:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004946:	441c      	add	r4, r3
 8004948:	f7fe f8ec 	bl	8002b24 <HAL_RCC_GetPCLK2Freq>
 800494c:	4602      	mov	r2, r0
 800494e:	4613      	mov	r3, r2
 8004950:	009b      	lsls	r3, r3, #2
 8004952:	4413      	add	r3, r2
 8004954:	009a      	lsls	r2, r3, #2
 8004956:	441a      	add	r2, r3
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	005b      	lsls	r3, r3, #1
 800495e:	fbb2 f5f3 	udiv	r5, r2, r3
 8004962:	f7fe f8df 	bl	8002b24 <HAL_RCC_GetPCLK2Freq>
 8004966:	4602      	mov	r2, r0
 8004968:	4613      	mov	r3, r2
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	4413      	add	r3, r2
 800496e:	009a      	lsls	r2, r3, #2
 8004970:	441a      	add	r2, r3
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	005b      	lsls	r3, r3, #1
 8004978:	fbb2 f3f3 	udiv	r3, r2, r3
 800497c:	4a7d      	ldr	r2, [pc, #500]	; (8004b74 <UART_SetConfig+0x32c>)
 800497e:	fba2 2303 	umull	r2, r3, r2, r3
 8004982:	095b      	lsrs	r3, r3, #5
 8004984:	2264      	movs	r2, #100	; 0x64
 8004986:	fb02 f303 	mul.w	r3, r2, r3
 800498a:	1aeb      	subs	r3, r5, r3
 800498c:	00db      	lsls	r3, r3, #3
 800498e:	3332      	adds	r3, #50	; 0x32
 8004990:	4a78      	ldr	r2, [pc, #480]	; (8004b74 <UART_SetConfig+0x32c>)
 8004992:	fba2 2303 	umull	r2, r3, r2, r3
 8004996:	095b      	lsrs	r3, r3, #5
 8004998:	f003 0207 	and.w	r2, r3, #7
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4422      	add	r2, r4
 80049a2:	609a      	str	r2, [r3, #8]
 80049a4:	e154      	b.n	8004c50 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80049a6:	f7fe f8a9 	bl	8002afc <HAL_RCC_GetPCLK1Freq>
 80049aa:	4602      	mov	r2, r0
 80049ac:	4613      	mov	r3, r2
 80049ae:	009b      	lsls	r3, r3, #2
 80049b0:	4413      	add	r3, r2
 80049b2:	009a      	lsls	r2, r3, #2
 80049b4:	441a      	add	r2, r3
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	005b      	lsls	r3, r3, #1
 80049bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80049c0:	4a6c      	ldr	r2, [pc, #432]	; (8004b74 <UART_SetConfig+0x32c>)
 80049c2:	fba2 2303 	umull	r2, r3, r2, r3
 80049c6:	095b      	lsrs	r3, r3, #5
 80049c8:	011c      	lsls	r4, r3, #4
 80049ca:	f7fe f897 	bl	8002afc <HAL_RCC_GetPCLK1Freq>
 80049ce:	4602      	mov	r2, r0
 80049d0:	4613      	mov	r3, r2
 80049d2:	009b      	lsls	r3, r3, #2
 80049d4:	4413      	add	r3, r2
 80049d6:	009a      	lsls	r2, r3, #2
 80049d8:	441a      	add	r2, r3
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	005b      	lsls	r3, r3, #1
 80049e0:	fbb2 f5f3 	udiv	r5, r2, r3
 80049e4:	f7fe f88a 	bl	8002afc <HAL_RCC_GetPCLK1Freq>
 80049e8:	4602      	mov	r2, r0
 80049ea:	4613      	mov	r3, r2
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	4413      	add	r3, r2
 80049f0:	009a      	lsls	r2, r3, #2
 80049f2:	441a      	add	r2, r3
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	005b      	lsls	r3, r3, #1
 80049fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80049fe:	4a5d      	ldr	r2, [pc, #372]	; (8004b74 <UART_SetConfig+0x32c>)
 8004a00:	fba2 2303 	umull	r2, r3, r2, r3
 8004a04:	095b      	lsrs	r3, r3, #5
 8004a06:	2264      	movs	r2, #100	; 0x64
 8004a08:	fb02 f303 	mul.w	r3, r2, r3
 8004a0c:	1aeb      	subs	r3, r5, r3
 8004a0e:	00db      	lsls	r3, r3, #3
 8004a10:	3332      	adds	r3, #50	; 0x32
 8004a12:	4a58      	ldr	r2, [pc, #352]	; (8004b74 <UART_SetConfig+0x32c>)
 8004a14:	fba2 2303 	umull	r2, r3, r2, r3
 8004a18:	095b      	lsrs	r3, r3, #5
 8004a1a:	005b      	lsls	r3, r3, #1
 8004a1c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004a20:	441c      	add	r4, r3
 8004a22:	f7fe f86b 	bl	8002afc <HAL_RCC_GetPCLK1Freq>
 8004a26:	4602      	mov	r2, r0
 8004a28:	4613      	mov	r3, r2
 8004a2a:	009b      	lsls	r3, r3, #2
 8004a2c:	4413      	add	r3, r2
 8004a2e:	009a      	lsls	r2, r3, #2
 8004a30:	441a      	add	r2, r3
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	005b      	lsls	r3, r3, #1
 8004a38:	fbb2 f5f3 	udiv	r5, r2, r3
 8004a3c:	f7fe f85e 	bl	8002afc <HAL_RCC_GetPCLK1Freq>
 8004a40:	4602      	mov	r2, r0
 8004a42:	4613      	mov	r3, r2
 8004a44:	009b      	lsls	r3, r3, #2
 8004a46:	4413      	add	r3, r2
 8004a48:	009a      	lsls	r2, r3, #2
 8004a4a:	441a      	add	r2, r3
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	005b      	lsls	r3, r3, #1
 8004a52:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a56:	4a47      	ldr	r2, [pc, #284]	; (8004b74 <UART_SetConfig+0x32c>)
 8004a58:	fba2 2303 	umull	r2, r3, r2, r3
 8004a5c:	095b      	lsrs	r3, r3, #5
 8004a5e:	2264      	movs	r2, #100	; 0x64
 8004a60:	fb02 f303 	mul.w	r3, r2, r3
 8004a64:	1aeb      	subs	r3, r5, r3
 8004a66:	00db      	lsls	r3, r3, #3
 8004a68:	3332      	adds	r3, #50	; 0x32
 8004a6a:	4a42      	ldr	r2, [pc, #264]	; (8004b74 <UART_SetConfig+0x32c>)
 8004a6c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a70:	095b      	lsrs	r3, r3, #5
 8004a72:	f003 0207 	and.w	r2, r3, #7
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4422      	add	r2, r4
 8004a7c:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8004a7e:	e0e7      	b.n	8004c50 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a39      	ldr	r2, [pc, #228]	; (8004b6c <UART_SetConfig+0x324>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d004      	beq.n	8004a94 <UART_SetConfig+0x24c>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a38      	ldr	r2, [pc, #224]	; (8004b70 <UART_SetConfig+0x328>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d171      	bne.n	8004b78 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004a94:	f7fe f846 	bl	8002b24 <HAL_RCC_GetPCLK2Freq>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	4613      	mov	r3, r2
 8004a9c:	009b      	lsls	r3, r3, #2
 8004a9e:	4413      	add	r3, r2
 8004aa0:	009a      	lsls	r2, r3, #2
 8004aa2:	441a      	add	r2, r3
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aae:	4a31      	ldr	r2, [pc, #196]	; (8004b74 <UART_SetConfig+0x32c>)
 8004ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ab4:	095b      	lsrs	r3, r3, #5
 8004ab6:	011c      	lsls	r4, r3, #4
 8004ab8:	f7fe f834 	bl	8002b24 <HAL_RCC_GetPCLK2Freq>
 8004abc:	4602      	mov	r2, r0
 8004abe:	4613      	mov	r3, r2
 8004ac0:	009b      	lsls	r3, r3, #2
 8004ac2:	4413      	add	r3, r2
 8004ac4:	009a      	lsls	r2, r3, #2
 8004ac6:	441a      	add	r2, r3
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	009b      	lsls	r3, r3, #2
 8004ace:	fbb2 f5f3 	udiv	r5, r2, r3
 8004ad2:	f7fe f827 	bl	8002b24 <HAL_RCC_GetPCLK2Freq>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	4613      	mov	r3, r2
 8004ada:	009b      	lsls	r3, r3, #2
 8004adc:	4413      	add	r3, r2
 8004ade:	009a      	lsls	r2, r3, #2
 8004ae0:	441a      	add	r2, r3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	009b      	lsls	r3, r3, #2
 8004ae8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aec:	4a21      	ldr	r2, [pc, #132]	; (8004b74 <UART_SetConfig+0x32c>)
 8004aee:	fba2 2303 	umull	r2, r3, r2, r3
 8004af2:	095b      	lsrs	r3, r3, #5
 8004af4:	2264      	movs	r2, #100	; 0x64
 8004af6:	fb02 f303 	mul.w	r3, r2, r3
 8004afa:	1aeb      	subs	r3, r5, r3
 8004afc:	011b      	lsls	r3, r3, #4
 8004afe:	3332      	adds	r3, #50	; 0x32
 8004b00:	4a1c      	ldr	r2, [pc, #112]	; (8004b74 <UART_SetConfig+0x32c>)
 8004b02:	fba2 2303 	umull	r2, r3, r2, r3
 8004b06:	095b      	lsrs	r3, r3, #5
 8004b08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b0c:	441c      	add	r4, r3
 8004b0e:	f7fe f809 	bl	8002b24 <HAL_RCC_GetPCLK2Freq>
 8004b12:	4602      	mov	r2, r0
 8004b14:	4613      	mov	r3, r2
 8004b16:	009b      	lsls	r3, r3, #2
 8004b18:	4413      	add	r3, r2
 8004b1a:	009a      	lsls	r2, r3, #2
 8004b1c:	441a      	add	r2, r3
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	fbb2 f5f3 	udiv	r5, r2, r3
 8004b28:	f7fd fffc 	bl	8002b24 <HAL_RCC_GetPCLK2Freq>
 8004b2c:	4602      	mov	r2, r0
 8004b2e:	4613      	mov	r3, r2
 8004b30:	009b      	lsls	r3, r3, #2
 8004b32:	4413      	add	r3, r2
 8004b34:	009a      	lsls	r2, r3, #2
 8004b36:	441a      	add	r2, r3
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b42:	4a0c      	ldr	r2, [pc, #48]	; (8004b74 <UART_SetConfig+0x32c>)
 8004b44:	fba2 2303 	umull	r2, r3, r2, r3
 8004b48:	095b      	lsrs	r3, r3, #5
 8004b4a:	2264      	movs	r2, #100	; 0x64
 8004b4c:	fb02 f303 	mul.w	r3, r2, r3
 8004b50:	1aeb      	subs	r3, r5, r3
 8004b52:	011b      	lsls	r3, r3, #4
 8004b54:	3332      	adds	r3, #50	; 0x32
 8004b56:	4a07      	ldr	r2, [pc, #28]	; (8004b74 <UART_SetConfig+0x32c>)
 8004b58:	fba2 2303 	umull	r2, r3, r2, r3
 8004b5c:	095b      	lsrs	r3, r3, #5
 8004b5e:	f003 020f 	and.w	r2, r3, #15
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4422      	add	r2, r4
 8004b68:	609a      	str	r2, [r3, #8]
 8004b6a:	e071      	b.n	8004c50 <UART_SetConfig+0x408>
 8004b6c:	40011000 	.word	0x40011000
 8004b70:	40011400 	.word	0x40011400
 8004b74:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004b78:	f7fd ffc0 	bl	8002afc <HAL_RCC_GetPCLK1Freq>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	4613      	mov	r3, r2
 8004b80:	009b      	lsls	r3, r3, #2
 8004b82:	4413      	add	r3, r2
 8004b84:	009a      	lsls	r2, r3, #2
 8004b86:	441a      	add	r2, r3
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b92:	4a31      	ldr	r2, [pc, #196]	; (8004c58 <UART_SetConfig+0x410>)
 8004b94:	fba2 2303 	umull	r2, r3, r2, r3
 8004b98:	095b      	lsrs	r3, r3, #5
 8004b9a:	011c      	lsls	r4, r3, #4
 8004b9c:	f7fd ffae 	bl	8002afc <HAL_RCC_GetPCLK1Freq>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	4613      	mov	r3, r2
 8004ba4:	009b      	lsls	r3, r3, #2
 8004ba6:	4413      	add	r3, r2
 8004ba8:	009a      	lsls	r2, r3, #2
 8004baa:	441a      	add	r2, r3
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	009b      	lsls	r3, r3, #2
 8004bb2:	fbb2 f5f3 	udiv	r5, r2, r3
 8004bb6:	f7fd ffa1 	bl	8002afc <HAL_RCC_GetPCLK1Freq>
 8004bba:	4602      	mov	r2, r0
 8004bbc:	4613      	mov	r3, r2
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	4413      	add	r3, r2
 8004bc2:	009a      	lsls	r2, r3, #2
 8004bc4:	441a      	add	r2, r3
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	009b      	lsls	r3, r3, #2
 8004bcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bd0:	4a21      	ldr	r2, [pc, #132]	; (8004c58 <UART_SetConfig+0x410>)
 8004bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8004bd6:	095b      	lsrs	r3, r3, #5
 8004bd8:	2264      	movs	r2, #100	; 0x64
 8004bda:	fb02 f303 	mul.w	r3, r2, r3
 8004bde:	1aeb      	subs	r3, r5, r3
 8004be0:	011b      	lsls	r3, r3, #4
 8004be2:	3332      	adds	r3, #50	; 0x32
 8004be4:	4a1c      	ldr	r2, [pc, #112]	; (8004c58 <UART_SetConfig+0x410>)
 8004be6:	fba2 2303 	umull	r2, r3, r2, r3
 8004bea:	095b      	lsrs	r3, r3, #5
 8004bec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004bf0:	441c      	add	r4, r3
 8004bf2:	f7fd ff83 	bl	8002afc <HAL_RCC_GetPCLK1Freq>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	4613      	mov	r3, r2
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	4413      	add	r3, r2
 8004bfe:	009a      	lsls	r2, r3, #2
 8004c00:	441a      	add	r2, r3
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	009b      	lsls	r3, r3, #2
 8004c08:	fbb2 f5f3 	udiv	r5, r2, r3
 8004c0c:	f7fd ff76 	bl	8002afc <HAL_RCC_GetPCLK1Freq>
 8004c10:	4602      	mov	r2, r0
 8004c12:	4613      	mov	r3, r2
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	4413      	add	r3, r2
 8004c18:	009a      	lsls	r2, r3, #2
 8004c1a:	441a      	add	r2, r3
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	009b      	lsls	r3, r3, #2
 8004c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c26:	4a0c      	ldr	r2, [pc, #48]	; (8004c58 <UART_SetConfig+0x410>)
 8004c28:	fba2 2303 	umull	r2, r3, r2, r3
 8004c2c:	095b      	lsrs	r3, r3, #5
 8004c2e:	2264      	movs	r2, #100	; 0x64
 8004c30:	fb02 f303 	mul.w	r3, r2, r3
 8004c34:	1aeb      	subs	r3, r5, r3
 8004c36:	011b      	lsls	r3, r3, #4
 8004c38:	3332      	adds	r3, #50	; 0x32
 8004c3a:	4a07      	ldr	r2, [pc, #28]	; (8004c58 <UART_SetConfig+0x410>)
 8004c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004c40:	095b      	lsrs	r3, r3, #5
 8004c42:	f003 020f 	and.w	r2, r3, #15
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4422      	add	r2, r4
 8004c4c:	609a      	str	r2, [r3, #8]
}
 8004c4e:	e7ff      	b.n	8004c50 <UART_SetConfig+0x408>
 8004c50:	bf00      	nop
 8004c52:	3710      	adds	r7, #16
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bdb0      	pop	{r4, r5, r7, pc}
 8004c58:	51eb851f 	.word	0x51eb851f

08004c5c <drive_init>:
//drive_init
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void drive_init(void){
 8004c5c:	b480      	push	{r7}
 8004c5e:	af00      	add	r7, sp, #0
	MF.FLAGS = 0;
 8004c60:	4b05      	ldr	r3, [pc, #20]	; (8004c78 <drive_init+0x1c>)
 8004c62:	2200      	movs	r2, #0
 8004c64:	801a      	strh	r2, [r3, #0]
	MF2.FLAGS2 = 0;
 8004c66:	4b05      	ldr	r3, [pc, #20]	; (8004c7c <drive_init+0x20>)
 8004c68:	2200      	movs	r2, #0
 8004c6a:	801a      	strh	r2, [r3, #0]
}
 8004c6c:	bf00      	nop
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr
 8004c76:	bf00      	nop
 8004c78:	20000f68 	.word	0x20000f68
 8004c7c:	20000f64 	.word	0x20000f64

08004c80 <drive_ready>:
//drive_ready
// LED&
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void drive_ready(void){
 8004c80:	b580      	push	{r7, lr}
 8004c82:	af00      	add	r7, sp, #0
	  while(ad_fl <= WALL_BASE_FL){
 8004c84:	e00f      	b.n	8004ca6 <drive_ready+0x26>
		  led_write(1, 1, 1);
 8004c86:	2201      	movs	r2, #1
 8004c88:	2101      	movs	r1, #1
 8004c8a:	2001      	movs	r0, #1
 8004c8c:	f00b fc9c 	bl	80105c8 <led_write>
		  HAL_Delay(200);
 8004c90:	20c8      	movs	r0, #200	; 0xc8
 8004c92:	f7fc f9c3 	bl	800101c <HAL_Delay>
		  led_write(0, 0, 0);
 8004c96:	2200      	movs	r2, #0
 8004c98:	2100      	movs	r1, #0
 8004c9a:	2000      	movs	r0, #0
 8004c9c:	f00b fc94 	bl	80105c8 <led_write>
		  HAL_Delay(200);
 8004ca0:	20c8      	movs	r0, #200	; 0xc8
 8004ca2:	f7fc f9bb 	bl	800101c <HAL_Delay>
	  while(ad_fl <= WALL_BASE_FL){
 8004ca6:	4b09      	ldr	r3, [pc, #36]	; (8004ccc <drive_ready+0x4c>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	2bc8      	cmp	r3, #200	; 0xc8
 8004cac:	d9eb      	bls.n	8004c86 <drive_ready+0x6>
	  }
	  MF2.FLAG.GDRIFT = 1;
 8004cae:	4a08      	ldr	r2, [pc, #32]	; (8004cd0 <drive_ready+0x50>)
 8004cb0:	8813      	ldrh	r3, [r2, #0]
 8004cb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004cb6:	8013      	strh	r3, [r2, #0]
	  HAL_Delay(2000);
 8004cb8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004cbc:	f7fc f9ae 	bl	800101c <HAL_Delay>
	  degree_z = 0;
 8004cc0:	4b04      	ldr	r3, [pc, #16]	; (8004cd4 <drive_ready+0x54>)
 8004cc2:	f04f 0200 	mov.w	r2, #0
 8004cc6:	601a      	str	r2, [r3, #0]
}
 8004cc8:	bf00      	nop
 8004cca:	bd80      	pop	{r7, pc}
 8004ccc:	20000d54 	.word	0x20000d54
 8004cd0:	20000f64 	.word	0x20000f64
 8004cd4:	20000b5c 	.word	0x20000b5c

08004cd8 <drive_start>:
//drive_start
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void drive_start(void){
 8004cd8:	b480      	push	{r7}
 8004cda:	af00      	add	r7, sp, #0
	dist_l = dist_r = 0;		//
 8004cdc:	f04f 0300 	mov.w	r3, #0
 8004ce0:	4a0f      	ldr	r2, [pc, #60]	; (8004d20 <drive_start+0x48>)
 8004ce2:	6013      	str	r3, [r2, #0]
 8004ce4:	4a0f      	ldr	r2, [pc, #60]	; (8004d24 <drive_start+0x4c>)
 8004ce6:	6013      	str	r3, [r2, #0]
	if(!MF2.FLAG.HACCEL) target_speed_l = target_speed_r = 0;		//
 8004ce8:	4b0f      	ldr	r3, [pc, #60]	; (8004d28 <drive_start+0x50>)
 8004cea:	881b      	ldrh	r3, [r3, #0]
 8004cec:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004cf0:	b2db      	uxtb	r3, r3
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d105      	bne.n	8004d02 <drive_start+0x2a>
 8004cf6:	f04f 0300 	mov.w	r3, #0
 8004cfa:	4a0c      	ldr	r2, [pc, #48]	; (8004d2c <drive_start+0x54>)
 8004cfc:	6013      	str	r3, [r2, #0]
 8004cfe:	4a0c      	ldr	r2, [pc, #48]	; (8004d30 <drive_start+0x58>)
 8004d00:	6013      	str	r3, [r2, #0]
	MF.FLAG.DRV = 1;
 8004d02:	4a0c      	ldr	r2, [pc, #48]	; (8004d34 <drive_start+0x5c>)
 8004d04:	8813      	ldrh	r3, [r2, #0]
 8004d06:	f043 0302 	orr.w	r3, r3, #2
 8004d0a:	8013      	strh	r3, [r2, #0]
	MF.FLAG.SPD = 1;
 8004d0c:	4a09      	ldr	r2, [pc, #36]	; (8004d34 <drive_start+0x5c>)
 8004d0e:	8813      	ldrh	r3, [r2, #0]
 8004d10:	f043 0304 	orr.w	r3, r3, #4
 8004d14:	8013      	strh	r3, [r2, #0]
}
 8004d16:	bf00      	nop
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1e:	4770      	bx	lr
 8004d20:	20000aec 	.word	0x20000aec
 8004d24:	200015c4 	.word	0x200015c4
 8004d28:	20000f64 	.word	0x20000f64
 8004d2c:	200001a0 	.word	0x200001a0
 8004d30:	20000bfc 	.word	0x20000bfc
 8004d34:	20000f68 	.word	0x20000f68

08004d38 <drive_stop>:
//drive_stop
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void drive_stop(void){
 8004d38:	b480      	push	{r7}
 8004d3a:	af00      	add	r7, sp, #0
	dist_l = dist_r = 0;		//a
 8004d3c:	f04f 0300 	mov.w	r3, #0
 8004d40:	4a0c      	ldr	r2, [pc, #48]	; (8004d74 <drive_stop+0x3c>)
 8004d42:	6013      	str	r3, [r2, #0]
 8004d44:	4a0c      	ldr	r2, [pc, #48]	; (8004d78 <drive_stop+0x40>)
 8004d46:	6013      	str	r3, [r2, #0]
	pulse_l = pulse_r = 0;		//a
 8004d48:	f04f 0300 	mov.w	r3, #0
 8004d4c:	4a0b      	ldr	r2, [pc, #44]	; (8004d7c <drive_stop+0x44>)
 8004d4e:	6013      	str	r3, [r2, #0]
 8004d50:	4a0b      	ldr	r2, [pc, #44]	; (8004d80 <drive_stop+0x48>)
 8004d52:	6013      	str	r3, [r2, #0]
	MF.FLAG.DRV = 0;
 8004d54:	4a0b      	ldr	r2, [pc, #44]	; (8004d84 <drive_stop+0x4c>)
 8004d56:	8813      	ldrh	r3, [r2, #0]
 8004d58:	f36f 0341 	bfc	r3, #1, #1
 8004d5c:	8013      	strh	r3, [r2, #0]
	MF.FLAG.SPD = 0;
 8004d5e:	4a09      	ldr	r2, [pc, #36]	; (8004d84 <drive_stop+0x4c>)
 8004d60:	8813      	ldrh	r3, [r2, #0]
 8004d62:	f36f 0382 	bfc	r3, #2, #1
 8004d66:	8013      	strh	r3, [r2, #0]
}
 8004d68:	bf00      	nop
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d70:	4770      	bx	lr
 8004d72:	bf00      	nop
 8004d74:	20000aec 	.word	0x20000aec
 8004d78:	200015c4 	.word	0x200015c4
 8004d7c:	20000780 	.word	0x20000780
 8004d80:	20000ba8 	.word	0x20000ba8
 8004d84:	20000f68 	.word	0x20000f68

08004d88 <control_start>:
//control_start
// wallgyro
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void control_start(){
 8004d88:	b480      	push	{r7}
 8004d8a:	af00      	add	r7, sp, #0
	MF.FLAG.WCTRL = 1;										//wall
 8004d8c:	4a07      	ldr	r2, [pc, #28]	; (8004dac <control_start+0x24>)
 8004d8e:	8813      	ldrh	r3, [r2, #0]
 8004d90:	f043 0308 	orr.w	r3, r3, #8
 8004d94:	8013      	strh	r3, [r2, #0]
	MF.FLAG.GCTRL = 1;										//gyro
 8004d96:	4a05      	ldr	r2, [pc, #20]	; (8004dac <control_start+0x24>)
 8004d98:	8813      	ldrh	r3, [r2, #0]
 8004d9a:	f043 0310 	orr.w	r3, r3, #16
 8004d9e:	8013      	strh	r3, [r2, #0]
}
 8004da0:	bf00      	nop
 8004da2:	46bd      	mov	sp, r7
 8004da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da8:	4770      	bx	lr
 8004daa:	bf00      	nop
 8004dac:	20000f68 	.word	0x20000f68

08004db0 <control_stop>:
//control_stop
// wallgyro
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void control_stop(){
 8004db0:	b480      	push	{r7}
 8004db2:	af00      	add	r7, sp, #0
	MF.FLAG.WCTRL = 0;										//wall
 8004db4:	4a07      	ldr	r2, [pc, #28]	; (8004dd4 <control_stop+0x24>)
 8004db6:	8813      	ldrh	r3, [r2, #0]
 8004db8:	f36f 03c3 	bfc	r3, #3, #1
 8004dbc:	8013      	strh	r3, [r2, #0]
	MF.FLAG.GCTRL = 0;										//gyro
 8004dbe:	4a05      	ldr	r2, [pc, #20]	; (8004dd4 <control_stop+0x24>)
 8004dc0:	8813      	ldrh	r3, [r2, #0]
 8004dc2:	f36f 1304 	bfc	r3, #4, #1
 8004dc6:	8013      	strh	r3, [r2, #0]
}
 8004dc8:	bf00      	nop
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr
 8004dd2:	bf00      	nop
 8004dd4:	20000f68 	.word	0x20000f68

08004dd8 <drive_dir>:
//drive_dir
// wheel turn dir for each wheel
// :1(0=>L, 1=>R), 2(0=>CW, 1=>CWW, 2=>ShortBrake, 3=>free)
// : 
//+++++++++++++++++++++++++++++++++++++++++++++++
void drive_dir(uint8_t wheel, uint8_t dir){
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	4603      	mov	r3, r0
 8004de0:	460a      	mov	r2, r1
 8004de2:	71fb      	strb	r3, [r7, #7]
 8004de4:	4613      	mov	r3, r2
 8004de6:	71bb      	strb	r3, [r7, #6]
	if(wheel == 0){
 8004de8:	79fb      	ldrb	r3, [r7, #7]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d13e      	bne.n	8004e6c <drive_dir+0x94>
		if(dir == 0){
 8004dee:	79bb      	ldrb	r3, [r7, #6]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d10f      	bne.n	8004e14 <drive_dir+0x3c>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);		//L_CW
 8004df4:	2201      	movs	r2, #1
 8004df6:	2120      	movs	r1, #32
 8004df8:	483f      	ldr	r0, [pc, #252]	; (8004ef8 <drive_dir+0x120>)
 8004dfa:	f7fd fa83 	bl	8002304 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);	//L_CCW
 8004dfe:	2200      	movs	r2, #0
 8004e00:	2110      	movs	r1, #16
 8004e02:	483d      	ldr	r0, [pc, #244]	; (8004ef8 <drive_dir+0x120>)
 8004e04:	f7fd fa7e 	bl	8002304 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
 8004e08:	2201      	movs	r2, #1
 8004e0a:	2101      	movs	r1, #1
 8004e0c:	483b      	ldr	r0, [pc, #236]	; (8004efc <drive_dir+0x124>)
 8004e0e:	f7fd fa79 	bl	8002304 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
		}else{
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);	//STBY
		}
	}
}
 8004e12:	e06c      	b.n	8004eee <drive_dir+0x116>
		}else if(dir == 1){
 8004e14:	79bb      	ldrb	r3, [r7, #6]
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d10f      	bne.n	8004e3a <drive_dir+0x62>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);	//L_CW
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	2120      	movs	r1, #32
 8004e1e:	4836      	ldr	r0, [pc, #216]	; (8004ef8 <drive_dir+0x120>)
 8004e20:	f7fd fa70 	bl	8002304 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);		//L_CCW
 8004e24:	2201      	movs	r2, #1
 8004e26:	2110      	movs	r1, #16
 8004e28:	4833      	ldr	r0, [pc, #204]	; (8004ef8 <drive_dir+0x120>)
 8004e2a:	f7fd fa6b 	bl	8002304 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
 8004e2e:	2201      	movs	r2, #1
 8004e30:	2101      	movs	r1, #1
 8004e32:	4832      	ldr	r0, [pc, #200]	; (8004efc <drive_dir+0x124>)
 8004e34:	f7fd fa66 	bl	8002304 <HAL_GPIO_WritePin>
}
 8004e38:	e059      	b.n	8004eee <drive_dir+0x116>
		}else if(dir == 2){
 8004e3a:	79bb      	ldrb	r3, [r7, #6]
 8004e3c:	2b02      	cmp	r3, #2
 8004e3e:	d10f      	bne.n	8004e60 <drive_dir+0x88>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);		//L_CW
 8004e40:	2201      	movs	r2, #1
 8004e42:	2120      	movs	r1, #32
 8004e44:	482c      	ldr	r0, [pc, #176]	; (8004ef8 <drive_dir+0x120>)
 8004e46:	f7fd fa5d 	bl	8002304 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);		//L_CCW
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	2110      	movs	r1, #16
 8004e4e:	482a      	ldr	r0, [pc, #168]	; (8004ef8 <drive_dir+0x120>)
 8004e50:	f7fd fa58 	bl	8002304 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
 8004e54:	2201      	movs	r2, #1
 8004e56:	2101      	movs	r1, #1
 8004e58:	4828      	ldr	r0, [pc, #160]	; (8004efc <drive_dir+0x124>)
 8004e5a:	f7fd fa53 	bl	8002304 <HAL_GPIO_WritePin>
}
 8004e5e:	e046      	b.n	8004eee <drive_dir+0x116>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);	//STBY
 8004e60:	2200      	movs	r2, #0
 8004e62:	2101      	movs	r1, #1
 8004e64:	4825      	ldr	r0, [pc, #148]	; (8004efc <drive_dir+0x124>)
 8004e66:	f7fd fa4d 	bl	8002304 <HAL_GPIO_WritePin>
}
 8004e6a:	e040      	b.n	8004eee <drive_dir+0x116>
		if(dir == 0){
 8004e6c:	79bb      	ldrb	r3, [r7, #6]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d110      	bne.n	8004e94 <drive_dir+0xbc>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);		//R_CW
 8004e72:	2201      	movs	r2, #1
 8004e74:	2102      	movs	r1, #2
 8004e76:	4821      	ldr	r0, [pc, #132]	; (8004efc <drive_dir+0x124>)
 8004e78:	f7fd fa44 	bl	8002304 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);	//R_CCW
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004e82:	481e      	ldr	r0, [pc, #120]	; (8004efc <drive_dir+0x124>)
 8004e84:	f7fd fa3e 	bl	8002304 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
 8004e88:	2201      	movs	r2, #1
 8004e8a:	2101      	movs	r1, #1
 8004e8c:	481b      	ldr	r0, [pc, #108]	; (8004efc <drive_dir+0x124>)
 8004e8e:	f7fd fa39 	bl	8002304 <HAL_GPIO_WritePin>
}
 8004e92:	e02c      	b.n	8004eee <drive_dir+0x116>
		}else if(dir == 1){
 8004e94:	79bb      	ldrb	r3, [r7, #6]
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d110      	bne.n	8004ebc <drive_dir+0xe4>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);	//R_CW
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	2102      	movs	r1, #2
 8004e9e:	4817      	ldr	r0, [pc, #92]	; (8004efc <drive_dir+0x124>)
 8004ea0:	f7fd fa30 	bl	8002304 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);	//R_CCW
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004eaa:	4814      	ldr	r0, [pc, #80]	; (8004efc <drive_dir+0x124>)
 8004eac:	f7fd fa2a 	bl	8002304 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	2101      	movs	r1, #1
 8004eb4:	4811      	ldr	r0, [pc, #68]	; (8004efc <drive_dir+0x124>)
 8004eb6:	f7fd fa25 	bl	8002304 <HAL_GPIO_WritePin>
}
 8004eba:	e018      	b.n	8004eee <drive_dir+0x116>
		}else if(dir == 2){
 8004ebc:	79bb      	ldrb	r3, [r7, #6]
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	d110      	bne.n	8004ee4 <drive_dir+0x10c>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);		//R_CW
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	2102      	movs	r1, #2
 8004ec6:	480d      	ldr	r0, [pc, #52]	; (8004efc <drive_dir+0x124>)
 8004ec8:	f7fd fa1c 	bl	8002304 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);	//R_CCW
 8004ecc:	2201      	movs	r2, #1
 8004ece:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004ed2:	480a      	ldr	r0, [pc, #40]	; (8004efc <drive_dir+0x124>)
 8004ed4:	f7fd fa16 	bl	8002304 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
 8004ed8:	2201      	movs	r2, #1
 8004eda:	2101      	movs	r1, #1
 8004edc:	4807      	ldr	r0, [pc, #28]	; (8004efc <drive_dir+0x124>)
 8004ede:	f7fd fa11 	bl	8002304 <HAL_GPIO_WritePin>
}
 8004ee2:	e004      	b.n	8004eee <drive_dir+0x116>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);	//STBY
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	2101      	movs	r1, #1
 8004ee8:	4804      	ldr	r0, [pc, #16]	; (8004efc <drive_dir+0x124>)
 8004eea:	f7fd fa0b 	bl	8002304 <HAL_GPIO_WritePin>
}
 8004eee:	bf00      	nop
 8004ef0:	3708      	adds	r7, #8
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	bf00      	nop
 8004ef8:	40020800 	.word	0x40020800
 8004efc:	40020400 	.word	0x40020400

08004f00 <run_select>:
//run_select
// a
// a
// a
//+++++++++++++++++++++++++++++++++++++++++++++++
void run_select(){
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b082      	sub	sp, #8
 8004f04:	af00      	add	r7, sp, #0
	full_led_write(YELLOW);
 8004f06:	2006      	movs	r0, #6
 8004f08:	f00b fb98 	bl	801063c <full_led_write>
	int mode = 0;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	607b      	str	r3, [r7, #4]

	while(1){
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	f003 0301 	and.w	r3, r3, #1
 8004f18:	b2d8      	uxtb	r0, r3
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	f003 0302 	and.w	r3, r3, #2
 8004f22:	b2d9      	uxtb	r1, r3
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	b2db      	uxtb	r3, r3
 8004f28:	f003 0304 	and.w	r3, r3, #4
 8004f2c:	b2db      	uxtb	r3, r3
 8004f2e:	461a      	mov	r2, r3
 8004f30:	f00b fb4a 	bl	80105c8 <led_write>
		if(dist_r >= 20){
 8004f34:	4b21      	ldr	r3, [pc, #132]	; (8004fbc <run_select+0xbc>)
 8004f36:	edd3 7a00 	vldr	s15, [r3]
 8004f3a:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8004f3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f46:	db0f      	blt.n	8004f68 <run_select+0x68>
			  mode++;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	3301      	adds	r3, #1
 8004f4c:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 8004f4e:	4b1b      	ldr	r3, [pc, #108]	; (8004fbc <run_select+0xbc>)
 8004f50:	f04f 0200 	mov.w	r2, #0
 8004f54:	601a      	str	r2, [r3, #0]
			  if(mode > 7){
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2b07      	cmp	r3, #7
 8004f5a:	dd01      	ble.n	8004f60 <run_select+0x60>
				  mode = 0;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 8004f60:	6879      	ldr	r1, [r7, #4]
 8004f62:	4817      	ldr	r0, [pc, #92]	; (8004fc0 <run_select+0xc0>)
 8004f64:	f00c f8fe 	bl	8011164 <iprintf>
		}
		if(dist_r <= -20){
 8004f68:	4b14      	ldr	r3, [pc, #80]	; (8004fbc <run_select+0xbc>)
 8004f6a:	edd3 7a00 	vldr	s15, [r3]
 8004f6e:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8004f72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f7a:	d80f      	bhi.n	8004f9c <run_select+0x9c>
			  mode--;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	3b01      	subs	r3, #1
 8004f80:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 8004f82:	4b0e      	ldr	r3, [pc, #56]	; (8004fbc <run_select+0xbc>)
 8004f84:	f04f 0200 	mov.w	r2, #0
 8004f88:	601a      	str	r2, [r3, #0]
			  if(mode < 0){
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	da01      	bge.n	8004f94 <run_select+0x94>
				  mode = 7;
 8004f90:	2307      	movs	r3, #7
 8004f92:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 8004f94:	6879      	ldr	r1, [r7, #4]
 8004f96:	480a      	ldr	r0, [pc, #40]	; (8004fc0 <run_select+0xc0>)
 8004f98:	f00c f8e4 	bl	8011164 <iprintf>
		}
		if(ad_fl >= WALL_BASE_FL){
 8004f9c:	4b09      	ldr	r3, [pc, #36]	; (8004fc4 <run_select+0xc4>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2bc7      	cmp	r3, #199	; 0xc7
 8004fa2:	d9b5      	bls.n	8004f10 <run_select+0x10>
			  run_mode = mode;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	b2da      	uxtb	r2, r3
 8004fa8:	4b07      	ldr	r3, [pc, #28]	; (8004fc8 <run_select+0xc8>)
 8004faa:	701a      	strb	r2, [r3, #0]
			  full_led_write(BLUEGREEN);
 8004fac:	2004      	movs	r0, #4
 8004fae:	f00b fb45 	bl	801063c <full_led_write>
			  break;
 8004fb2:	bf00      	nop
		}
	}
}
 8004fb4:	bf00      	nop
 8004fb6:	3708      	adds	r7, #8
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd80      	pop	{r7, pc}
 8004fbc:	20000aec 	.word	0x20000aec
 8004fc0:	080123a0 	.word	0x080123a0
 8004fc4:	20000d54 	.word	0x20000d54
 8004fc8:	20000456 	.word	0x20000456

08004fcc <driveA>:
//driveA
// 
// 1accel_p , 2speed_min_p , 3speed_max_p , 4dist 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void driveA(uint16_t accel_p, uint16_t speed_min_p, uint16_t speed_max_p, uint16_t dist){
 8004fcc:	b590      	push	{r4, r7, lr}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	4604      	mov	r4, r0
 8004fd4:	4608      	mov	r0, r1
 8004fd6:	4611      	mov	r1, r2
 8004fd8:	461a      	mov	r2, r3
 8004fda:	4623      	mov	r3, r4
 8004fdc:	80fb      	strh	r3, [r7, #6]
 8004fde:	4603      	mov	r3, r0
 8004fe0:	80bb      	strh	r3, [r7, #4]
 8004fe2:	460b      	mov	r3, r1
 8004fe4:	807b      	strh	r3, [r7, #2]
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	803b      	strh	r3, [r7, #0]

	speed_min_l = speed_min_r = speed_min_p;
 8004fea:	88bb      	ldrh	r3, [r7, #4]
 8004fec:	ee07 3a90 	vmov	s15, r3
 8004ff0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ff4:	4b27      	ldr	r3, [pc, #156]	; (8005094 <driveA+0xc8>)
 8004ff6:	edc3 7a00 	vstr	s15, [r3]
 8004ffa:	4b27      	ldr	r3, [pc, #156]	; (8005098 <driveA+0xcc>)
 8004ffc:	edc3 7a00 	vstr	s15, [r3]
	speed_max_l = speed_max_r = speed_max_p;
 8005000:	887b      	ldrh	r3, [r7, #2]
 8005002:	ee07 3a90 	vmov	s15, r3
 8005006:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800500a:	4b24      	ldr	r3, [pc, #144]	; (800509c <driveA+0xd0>)
 800500c:	edc3 7a00 	vstr	s15, [r3]
 8005010:	4b23      	ldr	r3, [pc, #140]	; (80050a0 <driveA+0xd4>)
 8005012:	edc3 7a00 	vstr	s15, [r3]
	accel_l = accel_r = accel_p;							//
 8005016:	88fb      	ldrh	r3, [r7, #6]
 8005018:	ee07 3a90 	vmov	s15, r3
 800501c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005020:	4b20      	ldr	r3, [pc, #128]	; (80050a4 <driveA+0xd8>)
 8005022:	edc3 7a00 	vstr	s15, [r3]
 8005026:	4b20      	ldr	r3, [pc, #128]	; (80050a8 <driveA+0xdc>)
 8005028:	edc3 7a00 	vstr	s15, [r3]
	if(MF2.FLAG.HACCEL)target_speed_l = target_speed_r = speed_min_p;
 800502c:	4b1f      	ldr	r3, [pc, #124]	; (80050ac <driveA+0xe0>)
 800502e:	881b      	ldrh	r3, [r3, #0]
 8005030:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005034:	b2db      	uxtb	r3, r3
 8005036:	2b00      	cmp	r3, #0
 8005038:	d00a      	beq.n	8005050 <driveA+0x84>
 800503a:	88bb      	ldrh	r3, [r7, #4]
 800503c:	ee07 3a90 	vmov	s15, r3
 8005040:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005044:	4b1a      	ldr	r3, [pc, #104]	; (80050b0 <driveA+0xe4>)
 8005046:	edc3 7a00 	vstr	s15, [r3]
 800504a:	4b1a      	ldr	r3, [pc, #104]	; (80050b4 <driveA+0xe8>)
 800504c:	edc3 7a00 	vstr	s15, [r3]

	drive_start();											//
 8005050:	f7ff fe42 	bl	8004cd8 <drive_start>

	//--------
	while((dist_l < dist) || (dist_r < dist));				//
 8005054:	bf00      	nop
 8005056:	883b      	ldrh	r3, [r7, #0]
 8005058:	ee07 3a90 	vmov	s15, r3
 800505c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005060:	4b15      	ldr	r3, [pc, #84]	; (80050b8 <driveA+0xec>)
 8005062:	edd3 7a00 	vldr	s15, [r3]
 8005066:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800506a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800506e:	dcf2      	bgt.n	8005056 <driveA+0x8a>
 8005070:	883b      	ldrh	r3, [r7, #0]
 8005072:	ee07 3a90 	vmov	s15, r3
 8005076:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800507a:	4b10      	ldr	r3, [pc, #64]	; (80050bc <driveA+0xf0>)
 800507c:	edd3 7a00 	vldr	s15, [r3]
 8005080:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005088:	dce5      	bgt.n	8005056 <driveA+0x8a>

//	drive_stop();
}
 800508a:	bf00      	nop
 800508c:	370c      	adds	r7, #12
 800508e:	46bd      	mov	sp, r7
 8005090:	bd90      	pop	{r4, r7, pc}
 8005092:	bf00      	nop
 8005094:	20000f6c 	.word	0x20000f6c
 8005098:	20000b54 	.word	0x20000b54
 800509c:	200001a4 	.word	0x200001a4
 80050a0:	2000077c 	.word	0x2000077c
 80050a4:	20000ae4 	.word	0x20000ae4
 80050a8:	20000d58 	.word	0x20000d58
 80050ac:	20000f64 	.word	0x20000f64
 80050b0:	200001a0 	.word	0x200001a0
 80050b4:	20000bfc 	.word	0x20000bfc
 80050b8:	200015c4 	.word	0x200015c4
 80050bc:	20000aec 	.word	0x20000aec

080050c0 <driveD>:
//driveD
// 
// 1accel_p , 2speed_min_p , 3speed_max_p , 4dist 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void driveD(int16_t accel_p, uint16_t speed_min_p, uint16_t speed_max_p, uint16_t dist){
 80050c0:	b590      	push	{r4, r7, lr}
 80050c2:	b085      	sub	sp, #20
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	4604      	mov	r4, r0
 80050c8:	4608      	mov	r0, r1
 80050ca:	4611      	mov	r1, r2
 80050cc:	461a      	mov	r2, r3
 80050ce:	4623      	mov	r3, r4
 80050d0:	80fb      	strh	r3, [r7, #6]
 80050d2:	4603      	mov	r3, r0
 80050d4:	80bb      	strh	r3, [r7, #4]
 80050d6:	460b      	mov	r3, r1
 80050d8:	807b      	strh	r3, [r7, #2]
 80050da:	4613      	mov	r3, r2
 80050dc:	803b      	strh	r3, [r7, #0]

	float speed_0 = (speed_l + speed_r) / 2;								//main.c
 80050de:	4b5a      	ldr	r3, [pc, #360]	; (8005248 <driveD+0x188>)
 80050e0:	ed93 7a00 	vldr	s14, [r3]
 80050e4:	4b59      	ldr	r3, [pc, #356]	; (800524c <driveD+0x18c>)
 80050e6:	edd3 7a00 	vldr	s15, [r3]
 80050ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80050ee:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80050f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80050f6:	edc7 7a03 	vstr	s15, [r7, #12]
	speed_min_l = speed_min_r = speed_min_p;
 80050fa:	88bb      	ldrh	r3, [r7, #4]
 80050fc:	ee07 3a90 	vmov	s15, r3
 8005100:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005104:	4b52      	ldr	r3, [pc, #328]	; (8005250 <driveD+0x190>)
 8005106:	edc3 7a00 	vstr	s15, [r3]
 800510a:	4b52      	ldr	r3, [pc, #328]	; (8005254 <driveD+0x194>)
 800510c:	edc3 7a00 	vstr	s15, [r3]
	speed_max_l = speed_max_r = speed_max_p;
 8005110:	887b      	ldrh	r3, [r7, #2]
 8005112:	ee07 3a90 	vmov	s15, r3
 8005116:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800511a:	4b4f      	ldr	r3, [pc, #316]	; (8005258 <driveD+0x198>)
 800511c:	edc3 7a00 	vstr	s15, [r3]
 8005120:	4b4e      	ldr	r3, [pc, #312]	; (800525c <driveD+0x19c>)
 8005122:	edc3 7a00 	vstr	s15, [r3]
	accel_l = accel_r = accel_p;							//
 8005126:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800512a:	ee07 3a90 	vmov	s15, r3
 800512e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005132:	4b4b      	ldr	r3, [pc, #300]	; (8005260 <driveD+0x1a0>)
 8005134:	edc3 7a00 	vstr	s15, [r3]
 8005138:	4b4a      	ldr	r3, [pc, #296]	; (8005264 <driveD+0x1a4>)
 800513a:	edc3 7a00 	vstr	s15, [r3]

	int16_t c_dist = dist - (speed_min_l*speed_min_l  - speed_0*speed_0)/(2*accel_l);			// =  - 
 800513e:	883b      	ldrh	r3, [r7, #0]
 8005140:	ee07 3a90 	vmov	s15, r3
 8005144:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005148:	4b42      	ldr	r3, [pc, #264]	; (8005254 <driveD+0x194>)
 800514a:	edd3 6a00 	vldr	s13, [r3]
 800514e:	4b41      	ldr	r3, [pc, #260]	; (8005254 <driveD+0x194>)
 8005150:	edd3 7a00 	vldr	s15, [r3]
 8005154:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005158:	ed97 6a03 	vldr	s12, [r7, #12]
 800515c:	edd7 7a03 	vldr	s15, [r7, #12]
 8005160:	ee66 7a27 	vmul.f32	s15, s12, s15
 8005164:	ee36 6ae7 	vsub.f32	s12, s13, s15
 8005168:	4b3e      	ldr	r3, [pc, #248]	; (8005264 <driveD+0x1a4>)
 800516a:	edd3 7a00 	vldr	s15, [r3]
 800516e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8005172:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8005176:	ee77 7a67 	vsub.f32	s15, s14, s15
 800517a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800517e:	ee17 3a90 	vmov	r3, s15
 8005182:	817b      	strh	r3, [r7, #10]

	accel_l = accel_r = 0;
 8005184:	f04f 0300 	mov.w	r3, #0
 8005188:	4a35      	ldr	r2, [pc, #212]	; (8005260 <driveD+0x1a0>)
 800518a:	6013      	str	r3, [r2, #0]
 800518c:	4a35      	ldr	r2, [pc, #212]	; (8005264 <driveD+0x1a4>)
 800518e:	6013      	str	r3, [r2, #0]
	dist_l = dist_r = 0;
 8005190:	f04f 0300 	mov.w	r3, #0
 8005194:	4a34      	ldr	r2, [pc, #208]	; (8005268 <driveD+0x1a8>)
 8005196:	6013      	str	r3, [r2, #0]
 8005198:	4a34      	ldr	r2, [pc, #208]	; (800526c <driveD+0x1ac>)
 800519a:	6013      	str	r3, [r2, #0]
	if(c_dist > 0){
 800519c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	dd1c      	ble.n	80051de <driveD+0x11e>
		//--------
		while((dist_l < c_dist) || (dist_r < c_dist));	//a
 80051a4:	bf00      	nop
 80051a6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80051aa:	ee07 3a90 	vmov	s15, r3
 80051ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80051b2:	4b2e      	ldr	r3, [pc, #184]	; (800526c <driveD+0x1ac>)
 80051b4:	edd3 7a00 	vldr	s15, [r3]
 80051b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80051bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051c0:	dcf1      	bgt.n	80051a6 <driveD+0xe6>
 80051c2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80051c6:	ee07 3a90 	vmov	s15, r3
 80051ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80051ce:	4b26      	ldr	r3, [pc, #152]	; (8005268 <driveD+0x1a8>)
 80051d0:	edd3 7a00 	vldr	s15, [r3]
 80051d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80051d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051dc:	dce3      	bgt.n	80051a6 <driveD+0xe6>
	}
	accel_l = accel_r = accel_p;
 80051de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051e2:	ee07 3a90 	vmov	s15, r3
 80051e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80051ea:	4b1d      	ldr	r3, [pc, #116]	; (8005260 <driveD+0x1a0>)
 80051ec:	edc3 7a00 	vstr	s15, [r3]
 80051f0:	4b1c      	ldr	r3, [pc, #112]	; (8005264 <driveD+0x1a4>)
 80051f2:	edc3 7a00 	vstr	s15, [r3]
	//--------
	while((dist_l < dist) || (dist_r < dist));			//a
 80051f6:	bf00      	nop
 80051f8:	883b      	ldrh	r3, [r7, #0]
 80051fa:	ee07 3a90 	vmov	s15, r3
 80051fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005202:	4b1a      	ldr	r3, [pc, #104]	; (800526c <driveD+0x1ac>)
 8005204:	edd3 7a00 	vldr	s15, [r3]
 8005208:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800520c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005210:	dcf2      	bgt.n	80051f8 <driveD+0x138>
 8005212:	883b      	ldrh	r3, [r7, #0]
 8005214:	ee07 3a90 	vmov	s15, r3
 8005218:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800521c:	4b12      	ldr	r3, [pc, #72]	; (8005268 <driveD+0x1a8>)
 800521e:	edd3 7a00 	vldr	s15, [r3]
 8005222:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005226:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800522a:	dce5      	bgt.n	80051f8 <driveD+0x138>

	if(!MF2.FLAG.HACCEL)drive_stop();											//
 800522c:	4b10      	ldr	r3, [pc, #64]	; (8005270 <driveD+0x1b0>)
 800522e:	881b      	ldrh	r3, [r3, #0]
 8005230:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005234:	b2db      	uxtb	r3, r3
 8005236:	2b00      	cmp	r3, #0
 8005238:	d101      	bne.n	800523e <driveD+0x17e>
 800523a:	f7ff fd7d 	bl	8004d38 <drive_stop>
}
 800523e:	bf00      	nop
 8005240:	3714      	adds	r7, #20
 8005242:	46bd      	mov	sp, r7
 8005244:	bd90      	pop	{r4, r7, pc}
 8005246:	bf00      	nop
 8005248:	20000af0 	.word	0x20000af0
 800524c:	200002bc 	.word	0x200002bc
 8005250:	20000f6c 	.word	0x20000f6c
 8005254:	20000b54 	.word	0x20000b54
 8005258:	200001a4 	.word	0x200001a4
 800525c:	2000077c 	.word	0x2000077c
 8005260:	20000ae4 	.word	0x20000ae4
 8005264:	20000d58 	.word	0x20000d58
 8005268:	20000aec 	.word	0x20000aec
 800526c:	200015c4 	.word	0x200015c4
 8005270:	20000f64 	.word	0x20000f64

08005274 <driveU>:
//driveU
// 
// 1dist  
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void driveU(uint16_t dist){
 8005274:	b480      	push	{r7}
 8005276:	b083      	sub	sp, #12
 8005278:	af00      	add	r7, sp, #0
 800527a:	4603      	mov	r3, r0
 800527c:	80fb      	strh	r3, [r7, #6]

	accel_l = accel_r = 0;									//0
 800527e:	f04f 0300 	mov.w	r3, #0
 8005282:	4a28      	ldr	r2, [pc, #160]	; (8005324 <driveU+0xb0>)
 8005284:	6013      	str	r3, [r2, #0]
 8005286:	4a28      	ldr	r2, [pc, #160]	; (8005328 <driveU+0xb4>)
 8005288:	6013      	str	r3, [r2, #0]
	dist_l = dist_r = 0;
 800528a:	f04f 0300 	mov.w	r3, #0
 800528e:	4a27      	ldr	r2, [pc, #156]	; (800532c <driveU+0xb8>)
 8005290:	6013      	str	r3, [r2, #0]
 8005292:	4a27      	ldr	r2, [pc, #156]	; (8005330 <driveU+0xbc>)
 8005294:	6013      	str	r3, [r2, #0]

	//--------
	while((dist_l < dist) || (dist_r < dist)){				//
 8005296:	e024      	b.n	80052e2 <driveU+0x6e>
		if(MF.FLAG.WEDGE){
 8005298:	4b26      	ldr	r3, [pc, #152]	; (8005334 <driveU+0xc0>)
 800529a:	881b      	ldrh	r3, [r3, #0]
 800529c:	f3c3 23c0 	ubfx	r3, r3, #11, #1
 80052a0:	b2db      	uxtb	r3, r3
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d01d      	beq.n	80052e2 <driveU+0x6e>
			if(ad_l < WALL_BASE_L-30 || ad_r < WALL_BASE_R-10){
 80052a6:	4b24      	ldr	r3, [pc, #144]	; (8005338 <driveU+0xc4>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	2b6d      	cmp	r3, #109	; 0x6d
 80052ac:	d903      	bls.n	80052b6 <driveU+0x42>
 80052ae:	4b23      	ldr	r3, [pc, #140]	; (800533c <driveU+0xc8>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	2b6d      	cmp	r3, #109	; 0x6d
 80052b4:	d815      	bhi.n	80052e2 <driveU+0x6e>
				while((dist_l < W_DIST) || (dist_r < W_DIST));	//
 80052b6:	bf00      	nop
 80052b8:	4b1d      	ldr	r3, [pc, #116]	; (8005330 <driveU+0xbc>)
 80052ba:	edd3 7a00 	vldr	s15, [r3]
 80052be:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8005340 <driveU+0xcc>
 80052c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052ca:	d4f5      	bmi.n	80052b8 <driveU+0x44>
 80052cc:	4b17      	ldr	r3, [pc, #92]	; (800532c <driveU+0xb8>)
 80052ce:	edd3 7a00 	vldr	s15, [r3]
 80052d2:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8005340 <driveU+0xcc>
 80052d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052de:	d4eb      	bmi.n	80052b8 <driveU+0x44>
			break;
 80052e0:	e019      	b.n	8005316 <driveU+0xa2>
	while((dist_l < dist) || (dist_r < dist)){				//
 80052e2:	88fb      	ldrh	r3, [r7, #6]
 80052e4:	ee07 3a90 	vmov	s15, r3
 80052e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80052ec:	4b10      	ldr	r3, [pc, #64]	; (8005330 <driveU+0xbc>)
 80052ee:	edd3 7a00 	vldr	s15, [r3]
 80052f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80052f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052fa:	dccd      	bgt.n	8005298 <driveU+0x24>
 80052fc:	88fb      	ldrh	r3, [r7, #6]
 80052fe:	ee07 3a90 	vmov	s15, r3
 8005302:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005306:	4b09      	ldr	r3, [pc, #36]	; (800532c <driveU+0xb8>)
 8005308:	edd3 7a00 	vldr	s15, [r3]
 800530c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005314:	dcc0      	bgt.n	8005298 <driveU+0x24>
			}
		}
	}
}
 8005316:	bf00      	nop
 8005318:	370c      	adds	r7, #12
 800531a:	46bd      	mov	sp, r7
 800531c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005320:	4770      	bx	lr
 8005322:	bf00      	nop
 8005324:	20000ae4 	.word	0x20000ae4
 8005328:	20000d58 	.word	0x20000d58
 800532c:	20000aec 	.word	0x20000aec
 8005330:	200015c4 	.word	0x200015c4
 8005334:	20000f68 	.word	0x20000f68
 8005338:	20000afc 	.word	0x20000afc
 800533c:	20000f60 	.word	0x20000f60
 8005340:	428c0000 	.word	0x428c0000

08005344 <driveC>:
//driveC
// 
// 1dist  
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void driveC(uint16_t dist){
 8005344:	b580      	push	{r7, lr}
 8005346:	b082      	sub	sp, #8
 8005348:	af00      	add	r7, sp, #0
 800534a:	4603      	mov	r3, r0
 800534c:	80fb      	strh	r3, [r7, #6]

	speed_min_l = speed_min_r = 150;
 800534e:	4b19      	ldr	r3, [pc, #100]	; (80053b4 <driveC+0x70>)
 8005350:	4a19      	ldr	r2, [pc, #100]	; (80053b8 <driveC+0x74>)
 8005352:	6013      	str	r3, [r2, #0]
 8005354:	4a19      	ldr	r2, [pc, #100]	; (80053bc <driveC+0x78>)
 8005356:	6013      	str	r3, [r2, #0]
	speed_max_l = speed_max_r = 150;
 8005358:	4b16      	ldr	r3, [pc, #88]	; (80053b4 <driveC+0x70>)
 800535a:	4a19      	ldr	r2, [pc, #100]	; (80053c0 <driveC+0x7c>)
 800535c:	6013      	str	r3, [r2, #0]
 800535e:	4a19      	ldr	r2, [pc, #100]	; (80053c4 <driveC+0x80>)
 8005360:	6013      	str	r3, [r2, #0]
	accel_l = accel_r = 0;												//0
 8005362:	f04f 0300 	mov.w	r3, #0
 8005366:	4a18      	ldr	r2, [pc, #96]	; (80053c8 <driveC+0x84>)
 8005368:	6013      	str	r3, [r2, #0]
 800536a:	4a18      	ldr	r2, [pc, #96]	; (80053cc <driveC+0x88>)
 800536c:	6013      	str	r3, [r2, #0]

	drive_start();											//
 800536e:	f7ff fcb3 	bl	8004cd8 <drive_start>
	//========
	while((dist_l < dist) || (dist_r < dist));			//
 8005372:	bf00      	nop
 8005374:	88fb      	ldrh	r3, [r7, #6]
 8005376:	ee07 3a90 	vmov	s15, r3
 800537a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800537e:	4b14      	ldr	r3, [pc, #80]	; (80053d0 <driveC+0x8c>)
 8005380:	edd3 7a00 	vldr	s15, [r3]
 8005384:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005388:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800538c:	dcf2      	bgt.n	8005374 <driveC+0x30>
 800538e:	88fb      	ldrh	r3, [r7, #6]
 8005390:	ee07 3a90 	vmov	s15, r3
 8005394:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005398:	4b0e      	ldr	r3, [pc, #56]	; (80053d4 <driveC+0x90>)
 800539a:	edd3 7a00 	vldr	s15, [r3]
 800539e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80053a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053a6:	dce5      	bgt.n	8005374 <driveC+0x30>

	drive_stop();											//
 80053a8:	f7ff fcc6 	bl	8004d38 <drive_stop>
}
 80053ac:	bf00      	nop
 80053ae:	3708      	adds	r7, #8
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}
 80053b4:	43160000 	.word	0x43160000
 80053b8:	20000f6c 	.word	0x20000f6c
 80053bc:	20000b54 	.word	0x20000b54
 80053c0:	200001a4 	.word	0x200001a4
 80053c4:	2000077c 	.word	0x2000077c
 80053c8:	20000ae4 	.word	0x20000ae4
 80053cc:	20000d58 	.word	0x20000d58
 80053d0:	200015c4 	.word	0x200015c4
 80053d4:	20000aec 	.word	0x20000aec

080053d8 <driveC2>:
//driveC2
//a
//a1dist  
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void driveC2(uint16_t dist){
 80053d8:	b580      	push	{r7, lr}
 80053da:	b082      	sub	sp, #8
 80053dc:	af00      	add	r7, sp, #0
 80053de:	4603      	mov	r3, r0
 80053e0:	80fb      	strh	r3, [r7, #6]

	speed_min_l = speed_min_r = -250;
 80053e2:	4b1a      	ldr	r3, [pc, #104]	; (800544c <driveC2+0x74>)
 80053e4:	4a1a      	ldr	r2, [pc, #104]	; (8005450 <driveC2+0x78>)
 80053e6:	6013      	str	r3, [r2, #0]
 80053e8:	4a1a      	ldr	r2, [pc, #104]	; (8005454 <driveC2+0x7c>)
 80053ea:	6013      	str	r3, [r2, #0]
	speed_max_l = speed_max_r = -250;
 80053ec:	4b17      	ldr	r3, [pc, #92]	; (800544c <driveC2+0x74>)
 80053ee:	4a1a      	ldr	r2, [pc, #104]	; (8005458 <driveC2+0x80>)
 80053f0:	6013      	str	r3, [r2, #0]
 80053f2:	4a1a      	ldr	r2, [pc, #104]	; (800545c <driveC2+0x84>)
 80053f4:	6013      	str	r3, [r2, #0]
	accel_l = accel_r = 0;									//a0
 80053f6:	f04f 0300 	mov.w	r3, #0
 80053fa:	4a19      	ldr	r2, [pc, #100]	; (8005460 <driveC2+0x88>)
 80053fc:	6013      	str	r3, [r2, #0]
 80053fe:	4a19      	ldr	r2, [pc, #100]	; (8005464 <driveC2+0x8c>)
 8005400:	6013      	str	r3, [r2, #0]

	drive_start();											//a
 8005402:	f7ff fc69 	bl	8004cd8 <drive_start>
	//====a====
	while((dist_l > (-1*dist)) || (dist_r > (-1*dist)));	//a
 8005406:	bf00      	nop
 8005408:	88fb      	ldrh	r3, [r7, #6]
 800540a:	425b      	negs	r3, r3
 800540c:	ee07 3a90 	vmov	s15, r3
 8005410:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005414:	4b14      	ldr	r3, [pc, #80]	; (8005468 <driveC2+0x90>)
 8005416:	edd3 7a00 	vldr	s15, [r3]
 800541a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800541e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005422:	d4f1      	bmi.n	8005408 <driveC2+0x30>
 8005424:	88fb      	ldrh	r3, [r7, #6]
 8005426:	425b      	negs	r3, r3
 8005428:	ee07 3a90 	vmov	s15, r3
 800542c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005430:	4b0e      	ldr	r3, [pc, #56]	; (800546c <driveC2+0x94>)
 8005432:	edd3 7a00 	vldr	s15, [r3]
 8005436:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800543a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800543e:	d4e3      	bmi.n	8005408 <driveC2+0x30>

	drive_stop();											//a
 8005440:	f7ff fc7a 	bl	8004d38 <drive_stop>
}
 8005444:	bf00      	nop
 8005446:	3708      	adds	r7, #8
 8005448:	46bd      	mov	sp, r7
 800544a:	bd80      	pop	{r7, pc}
 800544c:	c37a0000 	.word	0xc37a0000
 8005450:	20000f6c 	.word	0x20000f6c
 8005454:	20000b54 	.word	0x20000b54
 8005458:	200001a4 	.word	0x200001a4
 800545c:	2000077c 	.word	0x2000077c
 8005460:	20000ae4 	.word	0x20000ae4
 8005464:	20000d58 	.word	0x20000d58
 8005468:	200015c4 	.word	0x200015c4
 800546c:	20000aec 	.word	0x20000aec

08005470 <slalomF>:
//slalomF
//a
//a1
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void slalomF(int16_t accel_p, int16_t speed_p, uint8_t dist_p, uint16_t wall_fl, uint16_t wall_fr){
 8005470:	b590      	push	{r4, r7, lr}
 8005472:	b083      	sub	sp, #12
 8005474:	af00      	add	r7, sp, #0
 8005476:	4604      	mov	r4, r0
 8005478:	4608      	mov	r0, r1
 800547a:	4611      	mov	r1, r2
 800547c:	461a      	mov	r2, r3
 800547e:	4623      	mov	r3, r4
 8005480:	80fb      	strh	r3, [r7, #6]
 8005482:	4603      	mov	r3, r0
 8005484:	80bb      	strh	r3, [r7, #4]
 8005486:	460b      	mov	r3, r1
 8005488:	70fb      	strb	r3, [r7, #3]
 800548a:	4613      	mov	r3, r2
 800548c:	803b      	strh	r3, [r7, #0]
	MF.FLAG.GYRO = 0;
 800548e:	4a2d      	ldr	r2, [pc, #180]	; (8005544 <slalomF+0xd4>)
 8005490:	8813      	ldrh	r3, [r2, #0]
 8005492:	f36f 2308 	bfc	r3, #8, #1
 8005496:	8013      	strh	r3, [r2, #0]
	MF.FLAG.SPD = 1;
 8005498:	4a2a      	ldr	r2, [pc, #168]	; (8005544 <slalomF+0xd4>)
 800549a:	8813      	ldrh	r3, [r2, #0]
 800549c:	f043 0304 	orr.w	r3, r3, #4
 80054a0:	8013      	strh	r3, [r2, #0]

	accel_l = accel_r = accel_p;
 80054a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80054a6:	ee07 3a90 	vmov	s15, r3
 80054aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80054ae:	4b26      	ldr	r3, [pc, #152]	; (8005548 <slalomF+0xd8>)
 80054b0:	edc3 7a00 	vstr	s15, [r3]
 80054b4:	4b25      	ldr	r3, [pc, #148]	; (800554c <slalomF+0xdc>)
 80054b6:	edc3 7a00 	vstr	s15, [r3]
	speed_max_l = speed_max_r = speed_p;
 80054ba:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80054be:	ee07 3a90 	vmov	s15, r3
 80054c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80054c6:	4b22      	ldr	r3, [pc, #136]	; (8005550 <slalomF+0xe0>)
 80054c8:	edc3 7a00 	vstr	s15, [r3]
 80054cc:	4b21      	ldr	r3, [pc, #132]	; (8005554 <slalomF+0xe4>)
 80054ce:	edc3 7a00 	vstr	s15, [r3]

	control_start();
 80054d2:	f7ff fc59 	bl	8004d88 <control_start>
	dist_l = dist_r = 0;
 80054d6:	f04f 0300 	mov.w	r3, #0
 80054da:	4a1f      	ldr	r2, [pc, #124]	; (8005558 <slalomF+0xe8>)
 80054dc:	6013      	str	r3, [r2, #0]
 80054de:	4a1f      	ldr	r2, [pc, #124]	; (800555c <slalomF+0xec>)
 80054e0:	6013      	str	r3, [r2, #0]
	while(dist_l < dist_p && dist_r < dist_p){
 80054e2:	e00d      	b.n	8005500 <slalomF+0x90>
		if(ad_fl > wall_fl && ad_fr > wall_fr){
 80054e4:	883a      	ldrh	r2, [r7, #0]
 80054e6:	4b1e      	ldr	r3, [pc, #120]	; (8005560 <slalomF+0xf0>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d208      	bcs.n	8005500 <slalomF+0x90>
 80054ee:	8b3a      	ldrh	r2, [r7, #24]
 80054f0:	4b1c      	ldr	r3, [pc, #112]	; (8005564 <slalomF+0xf4>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d203      	bcs.n	8005500 <slalomF+0x90>
			full_led_write(RED);
 80054f8:	2001      	movs	r0, #1
 80054fa:	f00b f89f 	bl	801063c <full_led_write>
			break;
 80054fe:	e019      	b.n	8005534 <slalomF+0xc4>
	while(dist_l < dist_p && dist_r < dist_p){
 8005500:	78fb      	ldrb	r3, [r7, #3]
 8005502:	ee07 3a90 	vmov	s15, r3
 8005506:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800550a:	4b14      	ldr	r3, [pc, #80]	; (800555c <slalomF+0xec>)
 800550c:	edd3 7a00 	vldr	s15, [r3]
 8005510:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005518:	dd0c      	ble.n	8005534 <slalomF+0xc4>
 800551a:	78fb      	ldrb	r3, [r7, #3]
 800551c:	ee07 3a90 	vmov	s15, r3
 8005520:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005524:	4b0c      	ldr	r3, [pc, #48]	; (8005558 <slalomF+0xe8>)
 8005526:	edd3 7a00 	vldr	s15, [r3]
 800552a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800552e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005532:	dcd7      	bgt.n	80054e4 <slalomF+0x74>
		}
	}
	drive_stop();
 8005534:	f7ff fc00 	bl	8004d38 <drive_stop>
	control_stop();
 8005538:	f7ff fc3a 	bl	8004db0 <control_stop>
}
 800553c:	bf00      	nop
 800553e:	370c      	adds	r7, #12
 8005540:	46bd      	mov	sp, r7
 8005542:	bd90      	pop	{r4, r7, pc}
 8005544:	20000f68 	.word	0x20000f68
 8005548:	20000ae4 	.word	0x20000ae4
 800554c:	20000d58 	.word	0x20000d58
 8005550:	200001a4 	.word	0x200001a4
 8005554:	2000077c 	.word	0x2000077c
 8005558:	20000aec 	.word	0x20000aec
 800555c:	200015c4 	.word	0x200015c4
 8005560:	20000d54 	.word	0x20000d54
 8005564:	20000c00 	.word	0x20000c00

08005568 <slalomR>:
//slalomR
//a
//a1
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void slalomR(int16_t degaccel_p, int16_t omega_p, int16_t degree_p, int16_t speed_p){
 8005568:	b490      	push	{r4, r7}
 800556a:	b084      	sub	sp, #16
 800556c:	af00      	add	r7, sp, #0
 800556e:	4604      	mov	r4, r0
 8005570:	4608      	mov	r0, r1
 8005572:	4611      	mov	r1, r2
 8005574:	461a      	mov	r2, r3
 8005576:	4623      	mov	r3, r4
 8005578:	80fb      	strh	r3, [r7, #6]
 800557a:	4603      	mov	r3, r0
 800557c:	80bb      	strh	r3, [r7, #4]
 800557e:	460b      	mov	r3, r1
 8005580:	807b      	strh	r3, [r7, #2]
 8005582:	4613      	mov	r3, r2
 8005584:	803b      	strh	r3, [r7, #0]
	MF.FLAG.GYRO = 1;
 8005586:	4a82      	ldr	r2, [pc, #520]	; (8005790 <slalomR+0x228>)
 8005588:	8813      	ldrh	r3, [r2, #0]
 800558a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800558e:	8013      	strh	r3, [r2, #0]
	target_degaccel_z = degaccel_p;
 8005590:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005594:	ee07 3a90 	vmov	s15, r3
 8005598:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800559c:	4b7d      	ldr	r3, [pc, #500]	; (8005794 <slalomR+0x22c>)
 800559e:	edc3 7a00 	vstr	s15, [r3]
	target_omega_z = 0;
 80055a2:	4b7d      	ldr	r3, [pc, #500]	; (8005798 <slalomR+0x230>)
 80055a4:	f04f 0200 	mov.w	r2, #0
 80055a8:	601a      	str	r2, [r3, #0]
	speed_G = speed_p;
 80055aa:	f9b7 3000 	ldrsh.w	r3, [r7]
 80055ae:	ee07 3a90 	vmov	s15, r3
 80055b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80055b6:	4b79      	ldr	r3, [pc, #484]	; (800579c <slalomR+0x234>)
 80055b8:	edc3 7a00 	vstr	s15, [r3]

	int16_t c_degree;

	if(omega_p < 0){
 80055bc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	da1f      	bge.n	8005604 <slalomR+0x9c>
		omega_min = omega_p;
 80055c4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80055c8:	ee07 3a90 	vmov	s15, r3
 80055cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80055d0:	4b73      	ldr	r3, [pc, #460]	; (80057a0 <slalomR+0x238>)
 80055d2:	edc3 7a00 	vstr	s15, [r3]
		c_degree =  omega_min * omega_min / target_degaccel_z / 2;
 80055d6:	4b72      	ldr	r3, [pc, #456]	; (80057a0 <slalomR+0x238>)
 80055d8:	ed93 7a00 	vldr	s14, [r3]
 80055dc:	4b70      	ldr	r3, [pc, #448]	; (80057a0 <slalomR+0x238>)
 80055de:	edd3 7a00 	vldr	s15, [r3]
 80055e2:	ee67 6a27 	vmul.f32	s13, s14, s15
 80055e6:	4b6b      	ldr	r3, [pc, #428]	; (8005794 <slalomR+0x22c>)
 80055e8:	edd3 7a00 	vldr	s15, [r3]
 80055ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055f0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80055f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80055f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80055fc:	ee17 3a90 	vmov	r3, s15
 8005600:	81fb      	strh	r3, [r7, #14]
 8005602:	e01e      	b.n	8005642 <slalomR+0xda>
	}else{
		omega_max = omega_p;
 8005604:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005608:	ee07 3a90 	vmov	s15, r3
 800560c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005610:	4b64      	ldr	r3, [pc, #400]	; (80057a4 <slalomR+0x23c>)
 8005612:	edc3 7a00 	vstr	s15, [r3]
		c_degree =  omega_max * omega_max / target_degaccel_z / 2;
 8005616:	4b63      	ldr	r3, [pc, #396]	; (80057a4 <slalomR+0x23c>)
 8005618:	ed93 7a00 	vldr	s14, [r3]
 800561c:	4b61      	ldr	r3, [pc, #388]	; (80057a4 <slalomR+0x23c>)
 800561e:	edd3 7a00 	vldr	s15, [r3]
 8005622:	ee67 6a27 	vmul.f32	s13, s14, s15
 8005626:	4b5b      	ldr	r3, [pc, #364]	; (8005794 <slalomR+0x22c>)
 8005628:	edd3 7a00 	vldr	s15, [r3]
 800562c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005630:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005634:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005638:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800563c:	ee17 3a90 	vmov	r3, s15
 8005640:	81fb      	strh	r3, [r7, #14]
	}

	MF.FLAG.DRV = 1;
 8005642:	4a53      	ldr	r2, [pc, #332]	; (8005790 <slalomR+0x228>)
 8005644:	8813      	ldrh	r3, [r2, #0]
 8005646:	f043 0302 	orr.w	r3, r3, #2
 800564a:	8013      	strh	r3, [r2, #0]
	if(omega_p < 0){
 800564c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005650:	2b00      	cmp	r3, #0
 8005652:	da14      	bge.n	800567e <slalomR+0x116>
		while(degree_z > target_degree_z+c_degree);
 8005654:	bf00      	nop
 8005656:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800565a:	ee07 3a90 	vmov	s15, r3
 800565e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005662:	4b51      	ldr	r3, [pc, #324]	; (80057a8 <slalomR+0x240>)
 8005664:	edd3 7a00 	vldr	s15, [r3]
 8005668:	ee37 7a27 	vadd.f32	s14, s14, s15
 800566c:	4b4f      	ldr	r3, [pc, #316]	; (80057ac <slalomR+0x244>)
 800566e:	edd3 7a00 	vldr	s15, [r3]
 8005672:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800567a:	d4ec      	bmi.n	8005656 <slalomR+0xee>
 800567c:	e013      	b.n	80056a6 <slalomR+0x13e>
	}else{
		while(degree_z < target_degree_z+c_degree);
 800567e:	bf00      	nop
 8005680:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005684:	ee07 3a90 	vmov	s15, r3
 8005688:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800568c:	4b46      	ldr	r3, [pc, #280]	; (80057a8 <slalomR+0x240>)
 800568e:	edd3 7a00 	vldr	s15, [r3]
 8005692:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005696:	4b45      	ldr	r3, [pc, #276]	; (80057ac <slalomR+0x244>)
 8005698:	edd3 7a00 	vldr	s15, [r3]
 800569c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80056a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056a4:	dcec      	bgt.n	8005680 <slalomR+0x118>
	}

	target_degaccel_z = 0;
 80056a6:	4b3b      	ldr	r3, [pc, #236]	; (8005794 <slalomR+0x22c>)
 80056a8:	f04f 0200 	mov.w	r2, #0
 80056ac:	601a      	str	r2, [r3, #0]

	if(omega_p < 0){
 80056ae:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	da18      	bge.n	80056e8 <slalomR+0x180>
		while(degree_z > target_degree_z+(degree_p-c_degree-4));
 80056b6:	bf00      	nop
 80056b8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80056bc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80056c0:	1ad3      	subs	r3, r2, r3
 80056c2:	3b04      	subs	r3, #4
 80056c4:	ee07 3a90 	vmov	s15, r3
 80056c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80056cc:	4b36      	ldr	r3, [pc, #216]	; (80057a8 <slalomR+0x240>)
 80056ce:	edd3 7a00 	vldr	s15, [r3]
 80056d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80056d6:	4b35      	ldr	r3, [pc, #212]	; (80057ac <slalomR+0x244>)
 80056d8:	edd3 7a00 	vldr	s15, [r3]
 80056dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80056e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056e4:	d4e8      	bmi.n	80056b8 <slalomR+0x150>
 80056e6:	e017      	b.n	8005718 <slalomR+0x1b0>
	}else{
		while(degree_z < target_degree_z+(degree_p-c_degree+4));
 80056e8:	bf00      	nop
 80056ea:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80056ee:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80056f2:	1ad3      	subs	r3, r2, r3
 80056f4:	3304      	adds	r3, #4
 80056f6:	ee07 3a90 	vmov	s15, r3
 80056fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80056fe:	4b2a      	ldr	r3, [pc, #168]	; (80057a8 <slalomR+0x240>)
 8005700:	edd3 7a00 	vldr	s15, [r3]
 8005704:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005708:	4b28      	ldr	r3, [pc, #160]	; (80057ac <slalomR+0x244>)
 800570a:	edd3 7a00 	vldr	s15, [r3]
 800570e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005716:	dce8      	bgt.n	80056ea <slalomR+0x182>
	}

	target_degaccel_z = -degaccel_p;
 8005718:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800571c:	425b      	negs	r3, r3
 800571e:	ee07 3a90 	vmov	s15, r3
 8005722:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005726:	4b1b      	ldr	r3, [pc, #108]	; (8005794 <slalomR+0x22c>)
 8005728:	edc3 7a00 	vstr	s15, [r3]

	if(omega_p < 0){
 800572c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005730:	2b00      	cmp	r3, #0
 8005732:	da14      	bge.n	800575e <slalomR+0x1f6>
		while(degree_z > target_degree_z+degree_p);
 8005734:	bf00      	nop
 8005736:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800573a:	ee07 3a90 	vmov	s15, r3
 800573e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005742:	4b19      	ldr	r3, [pc, #100]	; (80057a8 <slalomR+0x240>)
 8005744:	edd3 7a00 	vldr	s15, [r3]
 8005748:	ee37 7a27 	vadd.f32	s14, s14, s15
 800574c:	4b17      	ldr	r3, [pc, #92]	; (80057ac <slalomR+0x244>)
 800574e:	edd3 7a00 	vldr	s15, [r3]
 8005752:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800575a:	d4ec      	bmi.n	8005736 <slalomR+0x1ce>
	}else{
		while(degree_z < target_degree_z+degree_p);
	}
}
 800575c:	e013      	b.n	8005786 <slalomR+0x21e>
		while(degree_z < target_degree_z+degree_p);
 800575e:	bf00      	nop
 8005760:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005764:	ee07 3a90 	vmov	s15, r3
 8005768:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800576c:	4b0e      	ldr	r3, [pc, #56]	; (80057a8 <slalomR+0x240>)
 800576e:	edd3 7a00 	vldr	s15, [r3]
 8005772:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005776:	4b0d      	ldr	r3, [pc, #52]	; (80057ac <slalomR+0x244>)
 8005778:	edd3 7a00 	vldr	s15, [r3]
 800577c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005784:	dcec      	bgt.n	8005760 <slalomR+0x1f8>
}
 8005786:	bf00      	nop
 8005788:	3710      	adds	r7, #16
 800578a:	46bd      	mov	sp, r7
 800578c:	bc90      	pop	{r4, r7}
 800578e:	4770      	bx	lr
 8005790:	20000f68 	.word	0x20000f68
 8005794:	20000b58 	.word	0x20000b58
 8005798:	200001a8 	.word	0x200001a8
 800579c:	20000af4 	.word	0x20000af4
 80057a0:	200002b8 	.word	0x200002b8
 80057a4:	20000ae8 	.word	0x20000ae8
 80057a8:	20000bf8 	.word	0x20000bf8
 80057ac:	20000b5c 	.word	0x20000b5c

080057b0 <slalomB>:
//slalomB
//a
//a1
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void slalomB(int16_t accel_p, int16_t speed_p, uint8_t dist_p){
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b082      	sub	sp, #8
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	4603      	mov	r3, r0
 80057b8:	80fb      	strh	r3, [r7, #6]
 80057ba:	460b      	mov	r3, r1
 80057bc:	80bb      	strh	r3, [r7, #4]
 80057be:	4613      	mov	r3, r2
 80057c0:	70fb      	strb	r3, [r7, #3]
	MF.FLAG.GYRO = 0;
 80057c2:	4a25      	ldr	r2, [pc, #148]	; (8005858 <slalomB+0xa8>)
 80057c4:	8813      	ldrh	r3, [r2, #0]
 80057c6:	f36f 2308 	bfc	r3, #8, #1
 80057ca:	8013      	strh	r3, [r2, #0]
	MF.FLAG.SPD = 1;
 80057cc:	4a22      	ldr	r2, [pc, #136]	; (8005858 <slalomB+0xa8>)
 80057ce:	8813      	ldrh	r3, [r2, #0]
 80057d0:	f043 0304 	orr.w	r3, r3, #4
 80057d4:	8013      	strh	r3, [r2, #0]

	accel_l = accel_r = accel_p;
 80057d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80057da:	ee07 3a90 	vmov	s15, r3
 80057de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80057e2:	4b1e      	ldr	r3, [pc, #120]	; (800585c <slalomB+0xac>)
 80057e4:	edc3 7a00 	vstr	s15, [r3]
 80057e8:	4b1d      	ldr	r3, [pc, #116]	; (8005860 <slalomB+0xb0>)
 80057ea:	edc3 7a00 	vstr	s15, [r3]
	speed_max_l = speed_max_r = speed_p;
 80057ee:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80057f2:	ee07 3a90 	vmov	s15, r3
 80057f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80057fa:	4b1a      	ldr	r3, [pc, #104]	; (8005864 <slalomB+0xb4>)
 80057fc:	edc3 7a00 	vstr	s15, [r3]
 8005800:	4b19      	ldr	r3, [pc, #100]	; (8005868 <slalomB+0xb8>)
 8005802:	edc3 7a00 	vstr	s15, [r3]

	control_start();
 8005806:	f7ff fabf 	bl	8004d88 <control_start>
	dist_l = dist_r = 0;
 800580a:	f04f 0300 	mov.w	r3, #0
 800580e:	4a17      	ldr	r2, [pc, #92]	; (800586c <slalomB+0xbc>)
 8005810:	6013      	str	r3, [r2, #0]
 8005812:	4a17      	ldr	r2, [pc, #92]	; (8005870 <slalomB+0xc0>)
 8005814:	6013      	str	r3, [r2, #0]
	while(dist_l < dist_p && dist_r < dist_p);
 8005816:	bf00      	nop
 8005818:	78fb      	ldrb	r3, [r7, #3]
 800581a:	ee07 3a90 	vmov	s15, r3
 800581e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005822:	4b13      	ldr	r3, [pc, #76]	; (8005870 <slalomB+0xc0>)
 8005824:	edd3 7a00 	vldr	s15, [r3]
 8005828:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800582c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005830:	dc00      	bgt.n	8005834 <slalomB+0x84>
}
 8005832:	e00c      	b.n	800584e <slalomB+0x9e>
	while(dist_l < dist_p && dist_r < dist_p);
 8005834:	78fb      	ldrb	r3, [r7, #3]
 8005836:	ee07 3a90 	vmov	s15, r3
 800583a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800583e:	4b0b      	ldr	r3, [pc, #44]	; (800586c <slalomB+0xbc>)
 8005840:	edd3 7a00 	vldr	s15, [r3]
 8005844:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800584c:	dce4      	bgt.n	8005818 <slalomB+0x68>
}
 800584e:	bf00      	nop
 8005850:	3708      	adds	r7, #8
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}
 8005856:	bf00      	nop
 8005858:	20000f68 	.word	0x20000f68
 800585c:	20000ae4 	.word	0x20000ae4
 8005860:	20000d58 	.word	0x20000d58
 8005864:	200001a4 	.word	0x200001a4
 8005868:	2000077c 	.word	0x2000077c
 800586c:	20000aec 	.word	0x20000aec
 8005870:	200015c4 	.word	0x200015c4

08005874 <set_position>:
//set_position
//a
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void set_position(){
 8005874:	b580      	push	{r7, lr}
 8005876:	af00      	add	r7, sp, #0

  driveC2(SETPOS_BACK);         //a
 8005878:	2064      	movs	r0, #100	; 0x64
 800587a:	f7ff fdad 	bl	80053d8 <driveC2>
  degree_z = target_degree_z;
 800587e:	4b05      	ldr	r3, [pc, #20]	; (8005894 <set_position+0x20>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a05      	ldr	r2, [pc, #20]	; (8005898 <set_position+0x24>)
 8005884:	6013      	str	r3, [r2, #0]
  start_mode = 0;
 8005886:	4b05      	ldr	r3, [pc, #20]	; (800589c <set_position+0x28>)
 8005888:	2200      	movs	r2, #0
 800588a:	701a      	strb	r2, [r3, #0]
  start_sectionA();
 800588c:	f000 f826 	bl	80058dc <start_sectionA>
}
 8005890:	bf00      	nop
 8005892:	bd80      	pop	{r7, pc}
 8005894:	20000bf8 	.word	0x20000bf8
 8005898:	20000b5c 	.word	0x20000b5c
 800589c:	200015c8 	.word	0x200015c8

080058a0 <set_positionF>:
//set_positionF
//a
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void set_positionF(){
 80058a0:	b580      	push	{r7, lr}
 80058a2:	af00      	add	r7, sp, #0

	full_led_write(RED);
 80058a4:	2001      	movs	r0, #1
 80058a6:	f00a fec9 	bl	801063c <full_led_write>
	HAL_Delay(100);
 80058aa:	2064      	movs	r0, #100	; 0x64
 80058ac:	f7fb fbb6 	bl	800101c <HAL_Delay>

	MF.FLAG.DRV = 1;
 80058b0:	4a09      	ldr	r2, [pc, #36]	; (80058d8 <set_positionF+0x38>)
 80058b2:	8813      	ldrh	r3, [r2, #0]
 80058b4:	f043 0302 	orr.w	r3, r3, #2
 80058b8:	8013      	strh	r3, [r2, #0]
//	MF.FLAG.FWALL = 1;
	MF.FLAG.GCTRL = 1;
 80058ba:	4a07      	ldr	r2, [pc, #28]	; (80058d8 <set_positionF+0x38>)
 80058bc:	8813      	ldrh	r3, [r2, #0]
 80058be:	f043 0310 	orr.w	r3, r3, #16
 80058c2:	8013      	strh	r3, [r2, #0]
//	while(MF.FLAG.FWALL);

	MF.FLAG.GCTRL = 0;
 80058c4:	4a04      	ldr	r2, [pc, #16]	; (80058d8 <set_positionF+0x38>)
 80058c6:	8813      	ldrh	r3, [r2, #0]
 80058c8:	f36f 1304 	bfc	r3, #4, #1
 80058cc:	8013      	strh	r3, [r2, #0]
	drive_stop();
 80058ce:	f7ff fa33 	bl	8004d38 <drive_stop>
}
 80058d2:	bf00      	nop
 80058d4:	bd80      	pop	{r7, pc}
 80058d6:	bf00      	nop
 80058d8:	20000f68 	.word	0x20000f68

080058dc <start_sectionA>:
//start_sectionA
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void start_sectionA(void){
 80058dc:	b580      	push	{r7, lr}
 80058de:	af00      	add	r7, sp, #0

	control_start();
 80058e0:	f7ff fa52 	bl	8004d88 <control_start>
	if(run_mode == LOW){
 80058e4:	4b64      	ldr	r3, [pc, #400]	; (8005a78 <start_sectionA+0x19c>)
 80058e6:	781b      	ldrb	r3, [r3, #0]
 80058e8:	b2db      	uxtb	r3, r3
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	d12a      	bne.n	8005944 <start_sectionA+0x68>
		if(start_mode == 0){
 80058ee:	4b63      	ldr	r3, [pc, #396]	; (8005a7c <start_sectionA+0x1a0>)
 80058f0:	781b      	ldrb	r3, [r3, #0]
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d108      	bne.n	800590a <start_sectionA+0x2e>
			driveA(4000, SPEED_MIN, SPEED_LOW, SEC_START);					//a
 80058f8:	237d      	movs	r3, #125	; 0x7d
 80058fa:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80058fe:	2114      	movs	r1, #20
 8005900:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8005904:	f7ff fb62 	bl	8004fcc <driveA>
 8005908:	e0a8      	b.n	8005a5c <start_sectionA+0x180>
		}else if(start_mode == 1){
 800590a:	4b5c      	ldr	r3, [pc, #368]	; (8005a7c <start_sectionA+0x1a0>)
 800590c:	781b      	ldrb	r3, [r3, #0]
 800590e:	b2db      	uxtb	r3, r3
 8005910:	2b01      	cmp	r3, #1
 8005912:	d108      	bne.n	8005926 <start_sectionA+0x4a>
			driveA(4000, SPEED_MIN, SPEED_LOW, SEC_HALF);					//a
 8005914:	235b      	movs	r3, #91	; 0x5b
 8005916:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800591a:	2114      	movs	r1, #20
 800591c:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8005920:	f7ff fb54 	bl	8004fcc <driveA>
 8005924:	e09a      	b.n	8005a5c <start_sectionA+0x180>
		}else if(start_mode == 2){
 8005926:	4b55      	ldr	r3, [pc, #340]	; (8005a7c <start_sectionA+0x1a0>)
 8005928:	781b      	ldrb	r3, [r3, #0]
 800592a:	b2db      	uxtb	r3, r3
 800592c:	2b02      	cmp	r3, #2
 800592e:	f040 8095 	bne.w	8005a5c <start_sectionA+0x180>
			driveA(4000, SPEED_MIN, SPEED_LOW, SEC_START_HALF);				//a
 8005932:	2323      	movs	r3, #35	; 0x23
 8005934:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8005938:	2114      	movs	r1, #20
 800593a:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 800593e:	f7ff fb45 	bl	8004fcc <driveA>
 8005942:	e08b      	b.n	8005a5c <start_sectionA+0x180>
		}
	}else if(run_mode == MIDDLE){
 8005944:	4b4c      	ldr	r3, [pc, #304]	; (8005a78 <start_sectionA+0x19c>)
 8005946:	781b      	ldrb	r3, [r3, #0]
 8005948:	b2db      	uxtb	r3, r3
 800594a:	2b02      	cmp	r3, #2
 800594c:	d129      	bne.n	80059a2 <start_sectionA+0xc6>
		if(start_mode == 0){
 800594e:	4b4b      	ldr	r3, [pc, #300]	; (8005a7c <start_sectionA+0x1a0>)
 8005950:	781b      	ldrb	r3, [r3, #0]
 8005952:	b2db      	uxtb	r3, r3
 8005954:	2b00      	cmp	r3, #0
 8005956:	d108      	bne.n	800596a <start_sectionA+0x8e>
			driveA(6000, SPEED_MIN, SPEED_MIDDLE, SEC_START);				//a
 8005958:	237d      	movs	r3, #125	; 0x7d
 800595a:	f44f 7216 	mov.w	r2, #600	; 0x258
 800595e:	2114      	movs	r1, #20
 8005960:	f241 7070 	movw	r0, #6000	; 0x1770
 8005964:	f7ff fb32 	bl	8004fcc <driveA>
 8005968:	e078      	b.n	8005a5c <start_sectionA+0x180>
		}else if(start_mode == 1){
 800596a:	4b44      	ldr	r3, [pc, #272]	; (8005a7c <start_sectionA+0x1a0>)
 800596c:	781b      	ldrb	r3, [r3, #0]
 800596e:	b2db      	uxtb	r3, r3
 8005970:	2b01      	cmp	r3, #1
 8005972:	d108      	bne.n	8005986 <start_sectionA+0xaa>
			driveA(6000, SPEED_MIN, SPEED_MIDDLE, SEC_HALF);				//a
 8005974:	235b      	movs	r3, #91	; 0x5b
 8005976:	f44f 7216 	mov.w	r2, #600	; 0x258
 800597a:	2114      	movs	r1, #20
 800597c:	f241 7070 	movw	r0, #6000	; 0x1770
 8005980:	f7ff fb24 	bl	8004fcc <driveA>
 8005984:	e06a      	b.n	8005a5c <start_sectionA+0x180>
		}else if(start_mode == 2){
 8005986:	4b3d      	ldr	r3, [pc, #244]	; (8005a7c <start_sectionA+0x1a0>)
 8005988:	781b      	ldrb	r3, [r3, #0]
 800598a:	b2db      	uxtb	r3, r3
 800598c:	2b02      	cmp	r3, #2
 800598e:	d165      	bne.n	8005a5c <start_sectionA+0x180>
			driveA(6000, SPEED_MIN, SPEED_MIDDLE, SEC_START_HALF);			//a
 8005990:	2323      	movs	r3, #35	; 0x23
 8005992:	f44f 7216 	mov.w	r2, #600	; 0x258
 8005996:	2114      	movs	r1, #20
 8005998:	f241 7070 	movw	r0, #6000	; 0x1770
 800599c:	f7ff fb16 	bl	8004fcc <driveA>
 80059a0:	e05c      	b.n	8005a5c <start_sectionA+0x180>
		}
	}else if(run_mode == HIGH){
 80059a2:	4b35      	ldr	r3, [pc, #212]	; (8005a78 <start_sectionA+0x19c>)
 80059a4:	781b      	ldrb	r3, [r3, #0]
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	2b03      	cmp	r3, #3
 80059aa:	d129      	bne.n	8005a00 <start_sectionA+0x124>
		if(start_mode == 0){
 80059ac:	4b33      	ldr	r3, [pc, #204]	; (8005a7c <start_sectionA+0x1a0>)
 80059ae:	781b      	ldrb	r3, [r3, #0]
 80059b0:	b2db      	uxtb	r3, r3
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d108      	bne.n	80059c8 <start_sectionA+0xec>
			driveA(8000, SPEED_MIN, SPEED_HIGH, SEC_START);					//a
 80059b6:	237d      	movs	r3, #125	; 0x7d
 80059b8:	f44f 7248 	mov.w	r2, #800	; 0x320
 80059bc:	2114      	movs	r1, #20
 80059be:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 80059c2:	f7ff fb03 	bl	8004fcc <driveA>
 80059c6:	e049      	b.n	8005a5c <start_sectionA+0x180>
		}else if(start_mode == 1){
 80059c8:	4b2c      	ldr	r3, [pc, #176]	; (8005a7c <start_sectionA+0x1a0>)
 80059ca:	781b      	ldrb	r3, [r3, #0]
 80059cc:	b2db      	uxtb	r3, r3
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d108      	bne.n	80059e4 <start_sectionA+0x108>
			driveA(8000, SPEED_MIN, SPEED_HIGH, SEC_HALF);					//a
 80059d2:	235b      	movs	r3, #91	; 0x5b
 80059d4:	f44f 7248 	mov.w	r2, #800	; 0x320
 80059d8:	2114      	movs	r1, #20
 80059da:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 80059de:	f7ff faf5 	bl	8004fcc <driveA>
 80059e2:	e03b      	b.n	8005a5c <start_sectionA+0x180>
		}else if(start_mode == 2){
 80059e4:	4b25      	ldr	r3, [pc, #148]	; (8005a7c <start_sectionA+0x1a0>)
 80059e6:	781b      	ldrb	r3, [r3, #0]
 80059e8:	b2db      	uxtb	r3, r3
 80059ea:	2b02      	cmp	r3, #2
 80059ec:	d136      	bne.n	8005a5c <start_sectionA+0x180>
			driveA(10000, SPEED_MIN, SPEED_HIGH, SEC_START_HALF);			//a
 80059ee:	2323      	movs	r3, #35	; 0x23
 80059f0:	f44f 7248 	mov.w	r2, #800	; 0x320
 80059f4:	2114      	movs	r1, #20
 80059f6:	f242 7010 	movw	r0, #10000	; 0x2710
 80059fa:	f7ff fae7 	bl	8004fcc <driveA>
 80059fe:	e02d      	b.n	8005a5c <start_sectionA+0x180>
		}
	}else if(run_mode == HIGH_HIGH){
 8005a00:	4b1d      	ldr	r3, [pc, #116]	; (8005a78 <start_sectionA+0x19c>)
 8005a02:	781b      	ldrb	r3, [r3, #0]
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	2b04      	cmp	r3, #4
 8005a08:	d128      	bne.n	8005a5c <start_sectionA+0x180>
		if(start_mode == 0){
 8005a0a:	4b1c      	ldr	r3, [pc, #112]	; (8005a7c <start_sectionA+0x1a0>)
 8005a0c:	781b      	ldrb	r3, [r3, #0]
 8005a0e:	b2db      	uxtb	r3, r3
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d108      	bne.n	8005a26 <start_sectionA+0x14a>
			driveA(10000, SPEED_MIN, SPEED_HIGH_HIGH, SEC_START);					//a
 8005a14:	237d      	movs	r3, #125	; 0x7d
 8005a16:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005a1a:	2114      	movs	r1, #20
 8005a1c:	f242 7010 	movw	r0, #10000	; 0x2710
 8005a20:	f7ff fad4 	bl	8004fcc <driveA>
 8005a24:	e01a      	b.n	8005a5c <start_sectionA+0x180>
		}else if(start_mode == 1){
 8005a26:	4b15      	ldr	r3, [pc, #84]	; (8005a7c <start_sectionA+0x1a0>)
 8005a28:	781b      	ldrb	r3, [r3, #0]
 8005a2a:	b2db      	uxtb	r3, r3
 8005a2c:	2b01      	cmp	r3, #1
 8005a2e:	d108      	bne.n	8005a42 <start_sectionA+0x166>
			driveA(10000, SPEED_MIN, SPEED_HIGH_HIGH, SEC_HALF);					//a
 8005a30:	235b      	movs	r3, #91	; 0x5b
 8005a32:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005a36:	2114      	movs	r1, #20
 8005a38:	f242 7010 	movw	r0, #10000	; 0x2710
 8005a3c:	f7ff fac6 	bl	8004fcc <driveA>
 8005a40:	e00c      	b.n	8005a5c <start_sectionA+0x180>
		}else if(start_mode == 2){
 8005a42:	4b0e      	ldr	r3, [pc, #56]	; (8005a7c <start_sectionA+0x1a0>)
 8005a44:	781b      	ldrb	r3, [r3, #0]
 8005a46:	b2db      	uxtb	r3, r3
 8005a48:	2b02      	cmp	r3, #2
 8005a4a:	d107      	bne.n	8005a5c <start_sectionA+0x180>
			driveA(15000, SPEED_MIN, SPEED_HIGH_HIGH, SEC_START_HALF);			//a
 8005a4c:	2323      	movs	r3, #35	; 0x23
 8005a4e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005a52:	2114      	movs	r1, #20
 8005a54:	f643 2098 	movw	r0, #15000	; 0x3a98
 8005a58:	f7ff fab8 	bl	8004fcc <driveA>
		}
	}
	start_mode = 1;
 8005a5c:	4b07      	ldr	r3, [pc, #28]	; (8005a7c <start_sectionA+0x1a0>)
 8005a5e:	2201      	movs	r2, #1
 8005a60:	701a      	strb	r2, [r3, #0]
	if(!MF.FLAG.SCND)get_wall_info();								//
 8005a62:	4b07      	ldr	r3, [pc, #28]	; (8005a80 <start_sectionA+0x1a4>)
 8005a64:	881b      	ldrh	r3, [r3, #0]
 8005a66:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d101      	bne.n	8005a74 <start_sectionA+0x198>
 8005a70:	f00a fd70 	bl	8010554 <get_wall_info>
}
 8005a74:	bf00      	nop
 8005a76:	bd80      	pop	{r7, pc}
 8005a78:	20000456 	.word	0x20000456
 8005a7c:	200015c8 	.word	0x200015c8
 8005a80:	20000f68 	.word	0x20000f68

08005a84 <half_sectionA>:
//half_sectionA
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void half_sectionA(void){
 8005a84:	b580      	push	{r7, lr}
 8005a86:	af00      	add	r7, sp, #0

	control_start();
 8005a88:	f7ff f97e 	bl	8004d88 <control_start>
	if(run_mode == LOW){
 8005a8c:	4b20      	ldr	r3, [pc, #128]	; (8005b10 <half_sectionA+0x8c>)
 8005a8e:	781b      	ldrb	r3, [r3, #0]
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d108      	bne.n	8005aa8 <half_sectionA+0x24>
		driveA(4000, SPEED_MIN, SPEED_LOW, SEC_HALF);						//
 8005a96:	235b      	movs	r3, #91	; 0x5b
 8005a98:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8005a9c:	2114      	movs	r1, #20
 8005a9e:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8005aa2:	f7ff fa93 	bl	8004fcc <driveA>
 8005aa6:	e028      	b.n	8005afa <half_sectionA+0x76>
	}else if(run_mode == MIDDLE){
 8005aa8:	4b19      	ldr	r3, [pc, #100]	; (8005b10 <half_sectionA+0x8c>)
 8005aaa:	781b      	ldrb	r3, [r3, #0]
 8005aac:	b2db      	uxtb	r3, r3
 8005aae:	2b02      	cmp	r3, #2
 8005ab0:	d108      	bne.n	8005ac4 <half_sectionA+0x40>
		driveA(6000, SPEED_MIN, SPEED_MIDDLE, SEC_HALF);					//
 8005ab2:	235b      	movs	r3, #91	; 0x5b
 8005ab4:	f44f 7216 	mov.w	r2, #600	; 0x258
 8005ab8:	2114      	movs	r1, #20
 8005aba:	f241 7070 	movw	r0, #6000	; 0x1770
 8005abe:	f7ff fa85 	bl	8004fcc <driveA>
 8005ac2:	e01a      	b.n	8005afa <half_sectionA+0x76>
	}else if(run_mode == HIGH){
 8005ac4:	4b12      	ldr	r3, [pc, #72]	; (8005b10 <half_sectionA+0x8c>)
 8005ac6:	781b      	ldrb	r3, [r3, #0]
 8005ac8:	b2db      	uxtb	r3, r3
 8005aca:	2b03      	cmp	r3, #3
 8005acc:	d108      	bne.n	8005ae0 <half_sectionA+0x5c>
		driveA(8000, SPEED_MIN, SPEED_HIGH, SEC_HALF);						//
 8005ace:	235b      	movs	r3, #91	; 0x5b
 8005ad0:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005ad4:	2114      	movs	r1, #20
 8005ad6:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8005ada:	f7ff fa77 	bl	8004fcc <driveA>
 8005ade:	e00c      	b.n	8005afa <half_sectionA+0x76>
	}else if(run_mode == HIGH_HIGH){
 8005ae0:	4b0b      	ldr	r3, [pc, #44]	; (8005b10 <half_sectionA+0x8c>)
 8005ae2:	781b      	ldrb	r3, [r3, #0]
 8005ae4:	b2db      	uxtb	r3, r3
 8005ae6:	2b04      	cmp	r3, #4
 8005ae8:	d107      	bne.n	8005afa <half_sectionA+0x76>
		driveA(10000, SPEED_MIN, SPEED_HIGH_HIGH, SEC_HALF);						//
 8005aea:	235b      	movs	r3, #91	; 0x5b
 8005aec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005af0:	2114      	movs	r1, #20
 8005af2:	f242 7010 	movw	r0, #10000	; 0x2710
 8005af6:	f7ff fa69 	bl	8004fcc <driveA>
	}
	if(!MF.FLAG.SCND)get_wall_info();										//
 8005afa:	4b06      	ldr	r3, [pc, #24]	; (8005b14 <half_sectionA+0x90>)
 8005afc:	881b      	ldrh	r3, [r3, #0]
 8005afe:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d101      	bne.n	8005b0c <half_sectionA+0x88>
 8005b08:	f00a fd24 	bl	8010554 <get_wall_info>
}
 8005b0c:	bf00      	nop
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	20000456 	.word	0x20000456
 8005b14:	20000f68 	.word	0x20000f68

08005b18 <half_sectionD>:
//half_sectionD
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void half_sectionD(void){
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	af00      	add	r7, sp, #0
	full_led_write(BLUE);
 8005b1c:	2003      	movs	r0, #3
 8005b1e:	f00a fd8d 	bl	801063c <full_led_write>

	control_start();
 8005b22:	f7ff f931 	bl	8004d88 <control_start>
	if(run_mode == LOW){
 8005b26:	4b1a      	ldr	r3, [pc, #104]	; (8005b90 <half_sectionD+0x78>)
 8005b28:	781b      	ldrb	r3, [r3, #0]
 8005b2a:	b2db      	uxtb	r3, r3
 8005b2c:	2b01      	cmp	r3, #1
 8005b2e:	d107      	bne.n	8005b40 <half_sectionD+0x28>
		driveD(-4000, SPEED_MIN, SPEED_LOW, SEC_HALF);						//
 8005b30:	235b      	movs	r3, #91	; 0x5b
 8005b32:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8005b36:	2114      	movs	r1, #20
 8005b38:	4816      	ldr	r0, [pc, #88]	; (8005b94 <half_sectionD+0x7c>)
 8005b3a:	f7ff fac1 	bl	80050c0 <driveD>
	}else if(run_mode == HIGH){
		driveD(-8000, SPEED_MIN, SPEED_HIGH, SEC_HALF);						//
	}else if(run_mode == HIGH_HIGH){
		driveD(-10000, SPEED_MIN, SPEED_HIGH_HIGH, SEC_HALF);						//
	}
}
 8005b3e:	e025      	b.n	8005b8c <half_sectionD+0x74>
	}else if(run_mode == MIDDLE){
 8005b40:	4b13      	ldr	r3, [pc, #76]	; (8005b90 <half_sectionD+0x78>)
 8005b42:	781b      	ldrb	r3, [r3, #0]
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	2b02      	cmp	r3, #2
 8005b48:	d107      	bne.n	8005b5a <half_sectionD+0x42>
		driveD(-6000, SPEED_MIN, SPEED_MIDDLE, SEC_HALF);					//
 8005b4a:	235b      	movs	r3, #91	; 0x5b
 8005b4c:	f44f 7216 	mov.w	r2, #600	; 0x258
 8005b50:	2114      	movs	r1, #20
 8005b52:	4811      	ldr	r0, [pc, #68]	; (8005b98 <half_sectionD+0x80>)
 8005b54:	f7ff fab4 	bl	80050c0 <driveD>
}
 8005b58:	e018      	b.n	8005b8c <half_sectionD+0x74>
	}else if(run_mode == HIGH){
 8005b5a:	4b0d      	ldr	r3, [pc, #52]	; (8005b90 <half_sectionD+0x78>)
 8005b5c:	781b      	ldrb	r3, [r3, #0]
 8005b5e:	b2db      	uxtb	r3, r3
 8005b60:	2b03      	cmp	r3, #3
 8005b62:	d107      	bne.n	8005b74 <half_sectionD+0x5c>
		driveD(-8000, SPEED_MIN, SPEED_HIGH, SEC_HALF);						//
 8005b64:	235b      	movs	r3, #91	; 0x5b
 8005b66:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005b6a:	2114      	movs	r1, #20
 8005b6c:	480b      	ldr	r0, [pc, #44]	; (8005b9c <half_sectionD+0x84>)
 8005b6e:	f7ff faa7 	bl	80050c0 <driveD>
}
 8005b72:	e00b      	b.n	8005b8c <half_sectionD+0x74>
	}else if(run_mode == HIGH_HIGH){
 8005b74:	4b06      	ldr	r3, [pc, #24]	; (8005b90 <half_sectionD+0x78>)
 8005b76:	781b      	ldrb	r3, [r3, #0]
 8005b78:	b2db      	uxtb	r3, r3
 8005b7a:	2b04      	cmp	r3, #4
 8005b7c:	d106      	bne.n	8005b8c <half_sectionD+0x74>
		driveD(-10000, SPEED_MIN, SPEED_HIGH_HIGH, SEC_HALF);						//
 8005b7e:	235b      	movs	r3, #91	; 0x5b
 8005b80:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005b84:	2114      	movs	r1, #20
 8005b86:	4806      	ldr	r0, [pc, #24]	; (8005ba0 <half_sectionD+0x88>)
 8005b88:	f7ff fa9a 	bl	80050c0 <driveD>
}
 8005b8c:	bf00      	nop
 8005b8e:	bd80      	pop	{r7, pc}
 8005b90:	20000456 	.word	0x20000456
 8005b94:	fffff060 	.word	0xfffff060
 8005b98:	ffffe890 	.word	0xffffe890
 8005b9c:	ffffe0c0 	.word	0xffffe0c0
 8005ba0:	ffffd8f0 	.word	0xffffd8f0

08005ba4 <half_sectionVA>:
//half_sectionVA
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void half_sectionVA(void){
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	af00      	add	r7, sp, #0

	control_start();
 8005ba8:	f7ff f8ee 	bl	8004d88 <control_start>
	if(run_mode == LOW){
 8005bac:	4b20      	ldr	r3, [pc, #128]	; (8005c30 <half_sectionVA+0x8c>)
 8005bae:	781b      	ldrb	r3, [r3, #0]
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d108      	bne.n	8005bc8 <half_sectionVA+0x24>
		driveA(4000, SPEED_MIN, SPEED_LOW, SEC_HALF_V);						//
 8005bb6:	2382      	movs	r3, #130	; 0x82
 8005bb8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8005bbc:	2114      	movs	r1, #20
 8005bbe:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8005bc2:	f7ff fa03 	bl	8004fcc <driveA>
 8005bc6:	e028      	b.n	8005c1a <half_sectionVA+0x76>
	}else if(run_mode == MIDDLE){
 8005bc8:	4b19      	ldr	r3, [pc, #100]	; (8005c30 <half_sectionVA+0x8c>)
 8005bca:	781b      	ldrb	r3, [r3, #0]
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	2b02      	cmp	r3, #2
 8005bd0:	d108      	bne.n	8005be4 <half_sectionVA+0x40>
		driveA(6000, SPEED_MIN, SPEED_MIDDLE, SEC_HALF_V);					//
 8005bd2:	2382      	movs	r3, #130	; 0x82
 8005bd4:	f44f 7216 	mov.w	r2, #600	; 0x258
 8005bd8:	2114      	movs	r1, #20
 8005bda:	f241 7070 	movw	r0, #6000	; 0x1770
 8005bde:	f7ff f9f5 	bl	8004fcc <driveA>
 8005be2:	e01a      	b.n	8005c1a <half_sectionVA+0x76>
	}else if(run_mode == HIGH){
 8005be4:	4b12      	ldr	r3, [pc, #72]	; (8005c30 <half_sectionVA+0x8c>)
 8005be6:	781b      	ldrb	r3, [r3, #0]
 8005be8:	b2db      	uxtb	r3, r3
 8005bea:	2b03      	cmp	r3, #3
 8005bec:	d108      	bne.n	8005c00 <half_sectionVA+0x5c>
		driveA(8000, SPEED_MIN, SPEED_HIGH, SEC_HALF_V);						//
 8005bee:	2382      	movs	r3, #130	; 0x82
 8005bf0:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005bf4:	2114      	movs	r1, #20
 8005bf6:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8005bfa:	f7ff f9e7 	bl	8004fcc <driveA>
 8005bfe:	e00c      	b.n	8005c1a <half_sectionVA+0x76>
	}else if(run_mode == HIGH_HIGH){
 8005c00:	4b0b      	ldr	r3, [pc, #44]	; (8005c30 <half_sectionVA+0x8c>)
 8005c02:	781b      	ldrb	r3, [r3, #0]
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	2b04      	cmp	r3, #4
 8005c08:	d107      	bne.n	8005c1a <half_sectionVA+0x76>
		driveA(10000, SPEED_MIN, SPEED_HIGH_HIGH, SEC_HALF_V);						//
 8005c0a:	2382      	movs	r3, #130	; 0x82
 8005c0c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005c10:	2114      	movs	r1, #20
 8005c12:	f242 7010 	movw	r0, #10000	; 0x2710
 8005c16:	f7ff f9d9 	bl	8004fcc <driveA>
	}
	if(!MF.FLAG.SCND)get_wall_info();										//
 8005c1a:	4b06      	ldr	r3, [pc, #24]	; (8005c34 <half_sectionVA+0x90>)
 8005c1c:	881b      	ldrh	r3, [r3, #0]
 8005c1e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005c22:	b2db      	uxtb	r3, r3
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d101      	bne.n	8005c2c <half_sectionVA+0x88>
 8005c28:	f00a fc94 	bl	8010554 <get_wall_info>
}
 8005c2c:	bf00      	nop
 8005c2e:	bd80      	pop	{r7, pc}
 8005c30:	20000456 	.word	0x20000456
 8005c34:	20000f68 	.word	0x20000f68

08005c38 <half_sectionVD>:
//half_sectionVD
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void half_sectionVD(void){
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	af00      	add	r7, sp, #0
	full_led_write(BLUE);
 8005c3c:	2003      	movs	r0, #3
 8005c3e:	f00a fcfd 	bl	801063c <full_led_write>

	control_start();
 8005c42:	f7ff f8a1 	bl	8004d88 <control_start>
	if(run_mode == LOW){
 8005c46:	4b1a      	ldr	r3, [pc, #104]	; (8005cb0 <half_sectionVD+0x78>)
 8005c48:	781b      	ldrb	r3, [r3, #0]
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d107      	bne.n	8005c60 <half_sectionVD+0x28>
		driveD(-4000, SPEED_MIN, SPEED_LOW, SEC_HALF_V);						//
 8005c50:	2382      	movs	r3, #130	; 0x82
 8005c52:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8005c56:	2114      	movs	r1, #20
 8005c58:	4816      	ldr	r0, [pc, #88]	; (8005cb4 <half_sectionVD+0x7c>)
 8005c5a:	f7ff fa31 	bl	80050c0 <driveD>
	}else if(run_mode == HIGH){
		driveD(-8000, SPEED_MIN, SPEED_HIGH, SEC_HALF_V);						//
	}else if(run_mode == HIGH_HIGH){
		driveD(-10000, SPEED_MIN, SPEED_HIGH_HIGH, SEC_HALF_V);						//
	}
}
 8005c5e:	e025      	b.n	8005cac <half_sectionVD+0x74>
	}else if(run_mode == MIDDLE){
 8005c60:	4b13      	ldr	r3, [pc, #76]	; (8005cb0 <half_sectionVD+0x78>)
 8005c62:	781b      	ldrb	r3, [r3, #0]
 8005c64:	b2db      	uxtb	r3, r3
 8005c66:	2b02      	cmp	r3, #2
 8005c68:	d107      	bne.n	8005c7a <half_sectionVD+0x42>
		driveD(-6000, SPEED_MIN, SPEED_MIDDLE, SEC_HALF_V);					//
 8005c6a:	2382      	movs	r3, #130	; 0x82
 8005c6c:	f44f 7216 	mov.w	r2, #600	; 0x258
 8005c70:	2114      	movs	r1, #20
 8005c72:	4811      	ldr	r0, [pc, #68]	; (8005cb8 <half_sectionVD+0x80>)
 8005c74:	f7ff fa24 	bl	80050c0 <driveD>
}
 8005c78:	e018      	b.n	8005cac <half_sectionVD+0x74>
	}else if(run_mode == HIGH){
 8005c7a:	4b0d      	ldr	r3, [pc, #52]	; (8005cb0 <half_sectionVD+0x78>)
 8005c7c:	781b      	ldrb	r3, [r3, #0]
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	2b03      	cmp	r3, #3
 8005c82:	d107      	bne.n	8005c94 <half_sectionVD+0x5c>
		driveD(-8000, SPEED_MIN, SPEED_HIGH, SEC_HALF_V);						//
 8005c84:	2382      	movs	r3, #130	; 0x82
 8005c86:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005c8a:	2114      	movs	r1, #20
 8005c8c:	480b      	ldr	r0, [pc, #44]	; (8005cbc <half_sectionVD+0x84>)
 8005c8e:	f7ff fa17 	bl	80050c0 <driveD>
}
 8005c92:	e00b      	b.n	8005cac <half_sectionVD+0x74>
	}else if(run_mode == HIGH_HIGH){
 8005c94:	4b06      	ldr	r3, [pc, #24]	; (8005cb0 <half_sectionVD+0x78>)
 8005c96:	781b      	ldrb	r3, [r3, #0]
 8005c98:	b2db      	uxtb	r3, r3
 8005c9a:	2b04      	cmp	r3, #4
 8005c9c:	d106      	bne.n	8005cac <half_sectionVD+0x74>
		driveD(-10000, SPEED_MIN, SPEED_HIGH_HIGH, SEC_HALF_V);						//
 8005c9e:	2382      	movs	r3, #130	; 0x82
 8005ca0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005ca4:	2114      	movs	r1, #20
 8005ca6:	4806      	ldr	r0, [pc, #24]	; (8005cc0 <half_sectionVD+0x88>)
 8005ca8:	f7ff fa0a 	bl	80050c0 <driveD>
}
 8005cac:	bf00      	nop
 8005cae:	bd80      	pop	{r7, pc}
 8005cb0:	20000456 	.word	0x20000456
 8005cb4:	fffff060 	.word	0xfffff060
 8005cb8:	ffffe890 	.word	0xffffe890
 8005cbc:	ffffe0c0 	.word	0xffffe0c0
 8005cc0:	ffffd8f0 	.word	0xffffd8f0

08005cc4 <half_sectionU>:
//half_sectionU
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void half_sectionU(void){
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	af00      	add	r7, sp, #0
	full_led_write(WHITE);
 8005cc8:	2007      	movs	r0, #7
 8005cca:	f00a fcb7 	bl	801063c <full_led_write>
	control_start();
 8005cce:	f7ff f85b 	bl	8004d88 <control_start>
	driveU(SEC_HALF);													//
 8005cd2:	205b      	movs	r0, #91	; 0x5b
 8005cd4:	f7ff face 	bl	8005274 <driveU>
}
 8005cd8:	bf00      	nop
 8005cda:	bd80      	pop	{r7, pc}

08005cdc <half_sectionV>:
//half_sectionV
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void half_sectionV(void){
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	af00      	add	r7, sp, #0
	full_led_write(WHITE);
 8005ce0:	2007      	movs	r0, #7
 8005ce2:	f00a fcab 	bl	801063c <full_led_write>
	control_start();
 8005ce6:	f7ff f84f 	bl	8004d88 <control_start>
	driveU(SEC_HALF_V);													//
 8005cea:	2082      	movs	r0, #130	; 0x82
 8005cec:	f7ff fac2 	bl	8005274 <driveU>
}
 8005cf0:	bf00      	nop
 8005cf2:	bd80      	pop	{r7, pc}

08005cf4 <one_section>:
//one_section
// 1
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void one_section(void){
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	af00      	add	r7, sp, #0

	half_sectionA();													//
 8005cf8:	f7ff fec4 	bl	8005a84 <half_sectionA>
	half_sectionD();													//
 8005cfc:	f7ff ff0c 	bl	8005b18 <half_sectionD>
}
 8005d00:	bf00      	nop
 8005d02:	bd80      	pop	{r7, pc}

08005d04 <one_sectionA>:
//one_sectionA
// 1
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void one_sectionA(void){
 8005d04:	b580      	push	{r7, lr}
 8005d06:	af00      	add	r7, sp, #0
	full_led_write(BLUEGREEN);
 8005d08:	2004      	movs	r0, #4
 8005d0a:	f00a fc97 	bl	801063c <full_led_write>
	control_start();
 8005d0e:	f7ff f83b 	bl	8004d88 <control_start>
	if(run_mode == LOW){
 8005d12:	4b2b      	ldr	r3, [pc, #172]	; (8005dc0 <one_sectionA+0xbc>)
 8005d14:	781b      	ldrb	r3, [r3, #0]
 8005d16:	b2db      	uxtb	r3, r3
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d10d      	bne.n	8005d38 <one_sectionA+0x34>
		driveA(accel_hs, SPEED_LOW, speed_max_hs, SEC_HALF*2);				//1
 8005d1c:	4b29      	ldr	r3, [pc, #164]	; (8005dc4 <one_sectionA+0xc0>)
 8005d1e:	881b      	ldrh	r3, [r3, #0]
 8005d20:	b21b      	sxth	r3, r3
 8005d22:	b298      	uxth	r0, r3
 8005d24:	4b28      	ldr	r3, [pc, #160]	; (8005dc8 <one_sectionA+0xc4>)
 8005d26:	881b      	ldrh	r3, [r3, #0]
 8005d28:	b21b      	sxth	r3, r3
 8005d2a:	b29a      	uxth	r2, r3
 8005d2c:	23b6      	movs	r3, #182	; 0xb6
 8005d2e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8005d32:	f7ff f94b 	bl	8004fcc <driveA>
 8005d36:	e037      	b.n	8005da8 <one_sectionA+0xa4>
	}else if(run_mode == MIDDLE){
 8005d38:	4b21      	ldr	r3, [pc, #132]	; (8005dc0 <one_sectionA+0xbc>)
 8005d3a:	781b      	ldrb	r3, [r3, #0]
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	2b02      	cmp	r3, #2
 8005d40:	d10d      	bne.n	8005d5e <one_sectionA+0x5a>
		driveA(accel_hs, SPEED_MIDDLE, speed_max_hs, SEC_HALF*2);			//1
 8005d42:	4b20      	ldr	r3, [pc, #128]	; (8005dc4 <one_sectionA+0xc0>)
 8005d44:	881b      	ldrh	r3, [r3, #0]
 8005d46:	b21b      	sxth	r3, r3
 8005d48:	b298      	uxth	r0, r3
 8005d4a:	4b1f      	ldr	r3, [pc, #124]	; (8005dc8 <one_sectionA+0xc4>)
 8005d4c:	881b      	ldrh	r3, [r3, #0]
 8005d4e:	b21b      	sxth	r3, r3
 8005d50:	b29a      	uxth	r2, r3
 8005d52:	23b6      	movs	r3, #182	; 0xb6
 8005d54:	f44f 7116 	mov.w	r1, #600	; 0x258
 8005d58:	f7ff f938 	bl	8004fcc <driveA>
 8005d5c:	e024      	b.n	8005da8 <one_sectionA+0xa4>
	}else if(run_mode == HIGH){
 8005d5e:	4b18      	ldr	r3, [pc, #96]	; (8005dc0 <one_sectionA+0xbc>)
 8005d60:	781b      	ldrb	r3, [r3, #0]
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	2b03      	cmp	r3, #3
 8005d66:	d10d      	bne.n	8005d84 <one_sectionA+0x80>
		driveA(accel_hs, SPEED_HIGH, speed_max_hs, SEC_HALF*2);				//1
 8005d68:	4b16      	ldr	r3, [pc, #88]	; (8005dc4 <one_sectionA+0xc0>)
 8005d6a:	881b      	ldrh	r3, [r3, #0]
 8005d6c:	b21b      	sxth	r3, r3
 8005d6e:	b298      	uxth	r0, r3
 8005d70:	4b15      	ldr	r3, [pc, #84]	; (8005dc8 <one_sectionA+0xc4>)
 8005d72:	881b      	ldrh	r3, [r3, #0]
 8005d74:	b21b      	sxth	r3, r3
 8005d76:	b29a      	uxth	r2, r3
 8005d78:	23b6      	movs	r3, #182	; 0xb6
 8005d7a:	f44f 7148 	mov.w	r1, #800	; 0x320
 8005d7e:	f7ff f925 	bl	8004fcc <driveA>
 8005d82:	e011      	b.n	8005da8 <one_sectionA+0xa4>
	}else if(run_mode == HIGH_HIGH){
 8005d84:	4b0e      	ldr	r3, [pc, #56]	; (8005dc0 <one_sectionA+0xbc>)
 8005d86:	781b      	ldrb	r3, [r3, #0]
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	2b04      	cmp	r3, #4
 8005d8c:	d10c      	bne.n	8005da8 <one_sectionA+0xa4>
		driveA(accel_hs, SPEED_HIGH_HIGH, speed_max_hs, SEC_HALF*2);				//1
 8005d8e:	4b0d      	ldr	r3, [pc, #52]	; (8005dc4 <one_sectionA+0xc0>)
 8005d90:	881b      	ldrh	r3, [r3, #0]
 8005d92:	b21b      	sxth	r3, r3
 8005d94:	b298      	uxth	r0, r3
 8005d96:	4b0c      	ldr	r3, [pc, #48]	; (8005dc8 <one_sectionA+0xc4>)
 8005d98:	881b      	ldrh	r3, [r3, #0]
 8005d9a:	b21b      	sxth	r3, r3
 8005d9c:	b29a      	uxth	r2, r3
 8005d9e:	23b6      	movs	r3, #182	; 0xb6
 8005da0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005da4:	f7ff f912 	bl	8004fcc <driveA>
	}
	if(!MF.FLAG.SCND)get_wall_info();								//
 8005da8:	4b08      	ldr	r3, [pc, #32]	; (8005dcc <one_sectionA+0xc8>)
 8005daa:	881b      	ldrh	r3, [r3, #0]
 8005dac:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005db0:	b2db      	uxtb	r3, r3
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d101      	bne.n	8005dba <one_sectionA+0xb6>
 8005db6:	f00a fbcd 	bl	8010554 <get_wall_info>
}
 8005dba:	bf00      	nop
 8005dbc:	bd80      	pop	{r7, pc}
 8005dbe:	bf00      	nop
 8005dc0:	20000456 	.word	0x20000456
 8005dc4:	20000454 	.word	0x20000454
 8005dc8:	20000f7c 	.word	0x20000f7c
 8005dcc:	20000f68 	.word	0x20000f68

08005dd0 <one_sectionD>:
//one_sectionD
// 1
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void one_sectionD(void){
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	af00      	add	r7, sp, #0
	full_led_write(BLUE);
 8005dd4:	2003      	movs	r0, #3
 8005dd6:	f00a fc31 	bl	801063c <full_led_write>
	control_start();
 8005dda:	f7fe ffd5 	bl	8004d88 <control_start>
	if(run_mode == LOW){
 8005dde:	4b31      	ldr	r3, [pc, #196]	; (8005ea4 <one_sectionD+0xd4>)
 8005de0:	781b      	ldrb	r3, [r3, #0]
 8005de2:	b2db      	uxtb	r3, r3
 8005de4:	2b01      	cmp	r3, #1
 8005de6:	d110      	bne.n	8005e0a <one_sectionD+0x3a>
		driveD(-accel_hs, SPEED_LOW, speed_max_hs, SEC_HALF*2);				//1
 8005de8:	4b2f      	ldr	r3, [pc, #188]	; (8005ea8 <one_sectionD+0xd8>)
 8005dea:	881b      	ldrh	r3, [r3, #0]
 8005dec:	b21b      	sxth	r3, r3
 8005dee:	b29b      	uxth	r3, r3
 8005df0:	425b      	negs	r3, r3
 8005df2:	b29b      	uxth	r3, r3
 8005df4:	b218      	sxth	r0, r3
 8005df6:	4b2d      	ldr	r3, [pc, #180]	; (8005eac <one_sectionD+0xdc>)
 8005df8:	881b      	ldrh	r3, [r3, #0]
 8005dfa:	b21b      	sxth	r3, r3
 8005dfc:	b29a      	uxth	r2, r3
 8005dfe:	23b6      	movs	r3, #182	; 0xb6
 8005e00:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8005e04:	f7ff f95c 	bl	80050c0 <driveD>
 8005e08:	e040      	b.n	8005e8c <one_sectionD+0xbc>
	}else if(run_mode == MIDDLE){
 8005e0a:	4b26      	ldr	r3, [pc, #152]	; (8005ea4 <one_sectionD+0xd4>)
 8005e0c:	781b      	ldrb	r3, [r3, #0]
 8005e0e:	b2db      	uxtb	r3, r3
 8005e10:	2b02      	cmp	r3, #2
 8005e12:	d110      	bne.n	8005e36 <one_sectionD+0x66>
		driveD(-accel_hs, SPEED_MIDDLE, speed_max_hs, SEC_HALF*2);			//1
 8005e14:	4b24      	ldr	r3, [pc, #144]	; (8005ea8 <one_sectionD+0xd8>)
 8005e16:	881b      	ldrh	r3, [r3, #0]
 8005e18:	b21b      	sxth	r3, r3
 8005e1a:	b29b      	uxth	r3, r3
 8005e1c:	425b      	negs	r3, r3
 8005e1e:	b29b      	uxth	r3, r3
 8005e20:	b218      	sxth	r0, r3
 8005e22:	4b22      	ldr	r3, [pc, #136]	; (8005eac <one_sectionD+0xdc>)
 8005e24:	881b      	ldrh	r3, [r3, #0]
 8005e26:	b21b      	sxth	r3, r3
 8005e28:	b29a      	uxth	r2, r3
 8005e2a:	23b6      	movs	r3, #182	; 0xb6
 8005e2c:	f44f 7116 	mov.w	r1, #600	; 0x258
 8005e30:	f7ff f946 	bl	80050c0 <driveD>
 8005e34:	e02a      	b.n	8005e8c <one_sectionD+0xbc>
	}else if(run_mode == HIGH){
 8005e36:	4b1b      	ldr	r3, [pc, #108]	; (8005ea4 <one_sectionD+0xd4>)
 8005e38:	781b      	ldrb	r3, [r3, #0]
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	2b03      	cmp	r3, #3
 8005e3e:	d110      	bne.n	8005e62 <one_sectionD+0x92>
		driveD(-accel_hs, SPEED_HIGH, speed_max_hs, SEC_HALF*2);			//1
 8005e40:	4b19      	ldr	r3, [pc, #100]	; (8005ea8 <one_sectionD+0xd8>)
 8005e42:	881b      	ldrh	r3, [r3, #0]
 8005e44:	b21b      	sxth	r3, r3
 8005e46:	b29b      	uxth	r3, r3
 8005e48:	425b      	negs	r3, r3
 8005e4a:	b29b      	uxth	r3, r3
 8005e4c:	b218      	sxth	r0, r3
 8005e4e:	4b17      	ldr	r3, [pc, #92]	; (8005eac <one_sectionD+0xdc>)
 8005e50:	881b      	ldrh	r3, [r3, #0]
 8005e52:	b21b      	sxth	r3, r3
 8005e54:	b29a      	uxth	r2, r3
 8005e56:	23b6      	movs	r3, #182	; 0xb6
 8005e58:	f44f 7148 	mov.w	r1, #800	; 0x320
 8005e5c:	f7ff f930 	bl	80050c0 <driveD>
 8005e60:	e014      	b.n	8005e8c <one_sectionD+0xbc>
	}else if(run_mode == HIGH_HIGH){
 8005e62:	4b10      	ldr	r3, [pc, #64]	; (8005ea4 <one_sectionD+0xd4>)
 8005e64:	781b      	ldrb	r3, [r3, #0]
 8005e66:	b2db      	uxtb	r3, r3
 8005e68:	2b04      	cmp	r3, #4
 8005e6a:	d10f      	bne.n	8005e8c <one_sectionD+0xbc>
		driveD(-accel_hs, SPEED_HIGH_HIGH, speed_max_hs, SEC_HALF*2);			//1
 8005e6c:	4b0e      	ldr	r3, [pc, #56]	; (8005ea8 <one_sectionD+0xd8>)
 8005e6e:	881b      	ldrh	r3, [r3, #0]
 8005e70:	b21b      	sxth	r3, r3
 8005e72:	b29b      	uxth	r3, r3
 8005e74:	425b      	negs	r3, r3
 8005e76:	b29b      	uxth	r3, r3
 8005e78:	b218      	sxth	r0, r3
 8005e7a:	4b0c      	ldr	r3, [pc, #48]	; (8005eac <one_sectionD+0xdc>)
 8005e7c:	881b      	ldrh	r3, [r3, #0]
 8005e7e:	b21b      	sxth	r3, r3
 8005e80:	b29a      	uxth	r2, r3
 8005e82:	23b6      	movs	r3, #182	; 0xb6
 8005e84:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005e88:	f7ff f91a 	bl	80050c0 <driveD>
	}
	if(!MF.FLAG.SCND)get_wall_info();								//
 8005e8c:	4b08      	ldr	r3, [pc, #32]	; (8005eb0 <one_sectionD+0xe0>)
 8005e8e:	881b      	ldrh	r3, [r3, #0]
 8005e90:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005e94:	b2db      	uxtb	r3, r3
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d101      	bne.n	8005e9e <one_sectionD+0xce>
 8005e9a:	f00a fb5b 	bl	8010554 <get_wall_info>
}
 8005e9e:	bf00      	nop
 8005ea0:	bd80      	pop	{r7, pc}
 8005ea2:	bf00      	nop
 8005ea4:	20000456 	.word	0x20000456
 8005ea8:	20000454 	.word	0x20000454
 8005eac:	20000f7c 	.word	0x20000f7c
 8005eb0:	20000f68 	.word	0x20000f68

08005eb4 <one_sectionVA>:
//one_sectionVA
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void one_sectionVA(void){
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	af00      	add	r7, sp, #0
	full_led_write(BLUEGREEN);
 8005eb8:	2004      	movs	r0, #4
 8005eba:	f00a fbbf 	bl	801063c <full_led_write>
	control_start();
 8005ebe:	f7fe ff63 	bl	8004d88 <control_start>
	if(run_mode == LOW){
 8005ec2:	4b28      	ldr	r3, [pc, #160]	; (8005f64 <one_sectionVA+0xb0>)
 8005ec4:	781b      	ldrb	r3, [r3, #0]
 8005ec6:	b2db      	uxtb	r3, r3
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d10e      	bne.n	8005eea <one_sectionVA+0x36>
		driveA(accel_hs, SPEED_LOW, speed_max_hs, SEC_HALF_V*2);				//1
 8005ecc:	4b26      	ldr	r3, [pc, #152]	; (8005f68 <one_sectionVA+0xb4>)
 8005ece:	881b      	ldrh	r3, [r3, #0]
 8005ed0:	b21b      	sxth	r3, r3
 8005ed2:	b298      	uxth	r0, r3
 8005ed4:	4b25      	ldr	r3, [pc, #148]	; (8005f6c <one_sectionVA+0xb8>)
 8005ed6:	881b      	ldrh	r3, [r3, #0]
 8005ed8:	b21b      	sxth	r3, r3
 8005eda:	b29a      	uxth	r2, r3
 8005edc:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005ee0:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8005ee4:	f7ff f872 	bl	8004fcc <driveA>
	}else if(run_mode == HIGH){
		driveA(accel_hs, SPEED_HIGH, speed_max_hs, SEC_HALF_V*2);				//1
	}else if(run_mode == HIGH_HIGH){
		driveA(accel_hs, SPEED_HIGH_HIGH, speed_max_hs, SEC_HALF_V*2);				//1
	}
}
 8005ee8:	e03a      	b.n	8005f60 <one_sectionVA+0xac>
	}else if(run_mode == MIDDLE){
 8005eea:	4b1e      	ldr	r3, [pc, #120]	; (8005f64 <one_sectionVA+0xb0>)
 8005eec:	781b      	ldrb	r3, [r3, #0]
 8005eee:	b2db      	uxtb	r3, r3
 8005ef0:	2b02      	cmp	r3, #2
 8005ef2:	d10e      	bne.n	8005f12 <one_sectionVA+0x5e>
		driveA(accel_hs, SPEED_MIDDLE, speed_max_hs, SEC_HALF_V*2);				//1
 8005ef4:	4b1c      	ldr	r3, [pc, #112]	; (8005f68 <one_sectionVA+0xb4>)
 8005ef6:	881b      	ldrh	r3, [r3, #0]
 8005ef8:	b21b      	sxth	r3, r3
 8005efa:	b298      	uxth	r0, r3
 8005efc:	4b1b      	ldr	r3, [pc, #108]	; (8005f6c <one_sectionVA+0xb8>)
 8005efe:	881b      	ldrh	r3, [r3, #0]
 8005f00:	b21b      	sxth	r3, r3
 8005f02:	b29a      	uxth	r2, r3
 8005f04:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005f08:	f44f 7116 	mov.w	r1, #600	; 0x258
 8005f0c:	f7ff f85e 	bl	8004fcc <driveA>
}
 8005f10:	e026      	b.n	8005f60 <one_sectionVA+0xac>
	}else if(run_mode == HIGH){
 8005f12:	4b14      	ldr	r3, [pc, #80]	; (8005f64 <one_sectionVA+0xb0>)
 8005f14:	781b      	ldrb	r3, [r3, #0]
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	2b03      	cmp	r3, #3
 8005f1a:	d10e      	bne.n	8005f3a <one_sectionVA+0x86>
		driveA(accel_hs, SPEED_HIGH, speed_max_hs, SEC_HALF_V*2);				//1
 8005f1c:	4b12      	ldr	r3, [pc, #72]	; (8005f68 <one_sectionVA+0xb4>)
 8005f1e:	881b      	ldrh	r3, [r3, #0]
 8005f20:	b21b      	sxth	r3, r3
 8005f22:	b298      	uxth	r0, r3
 8005f24:	4b11      	ldr	r3, [pc, #68]	; (8005f6c <one_sectionVA+0xb8>)
 8005f26:	881b      	ldrh	r3, [r3, #0]
 8005f28:	b21b      	sxth	r3, r3
 8005f2a:	b29a      	uxth	r2, r3
 8005f2c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005f30:	f44f 7148 	mov.w	r1, #800	; 0x320
 8005f34:	f7ff f84a 	bl	8004fcc <driveA>
}
 8005f38:	e012      	b.n	8005f60 <one_sectionVA+0xac>
	}else if(run_mode == HIGH_HIGH){
 8005f3a:	4b0a      	ldr	r3, [pc, #40]	; (8005f64 <one_sectionVA+0xb0>)
 8005f3c:	781b      	ldrb	r3, [r3, #0]
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	2b04      	cmp	r3, #4
 8005f42:	d10d      	bne.n	8005f60 <one_sectionVA+0xac>
		driveA(accel_hs, SPEED_HIGH_HIGH, speed_max_hs, SEC_HALF_V*2);				//1
 8005f44:	4b08      	ldr	r3, [pc, #32]	; (8005f68 <one_sectionVA+0xb4>)
 8005f46:	881b      	ldrh	r3, [r3, #0]
 8005f48:	b21b      	sxth	r3, r3
 8005f4a:	b298      	uxth	r0, r3
 8005f4c:	4b07      	ldr	r3, [pc, #28]	; (8005f6c <one_sectionVA+0xb8>)
 8005f4e:	881b      	ldrh	r3, [r3, #0]
 8005f50:	b21b      	sxth	r3, r3
 8005f52:	b29a      	uxth	r2, r3
 8005f54:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005f58:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005f5c:	f7ff f836 	bl	8004fcc <driveA>
}
 8005f60:	bf00      	nop
 8005f62:	bd80      	pop	{r7, pc}
 8005f64:	20000456 	.word	0x20000456
 8005f68:	20000454 	.word	0x20000454
 8005f6c:	20000f7c 	.word	0x20000f7c

08005f70 <one_sectionVD>:
//one_sectionVD
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void one_sectionVD(void){
 8005f70:	b580      	push	{r7, lr}
 8005f72:	af00      	add	r7, sp, #0
	full_led_write(BLUE);
 8005f74:	2003      	movs	r0, #3
 8005f76:	f00a fb61 	bl	801063c <full_led_write>
	control_start();
 8005f7a:	f7fe ff05 	bl	8004d88 <control_start>
	if(run_mode == LOW){
 8005f7e:	4b2e      	ldr	r3, [pc, #184]	; (8006038 <one_sectionVD+0xc8>)
 8005f80:	781b      	ldrb	r3, [r3, #0]
 8005f82:	b2db      	uxtb	r3, r3
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d111      	bne.n	8005fac <one_sectionVD+0x3c>
		driveD(-accel_hs, SPEED_LOW, speed_max_hs, SEC_HALF_V*2);				//1
 8005f88:	4b2c      	ldr	r3, [pc, #176]	; (800603c <one_sectionVD+0xcc>)
 8005f8a:	881b      	ldrh	r3, [r3, #0]
 8005f8c:	b21b      	sxth	r3, r3
 8005f8e:	b29b      	uxth	r3, r3
 8005f90:	425b      	negs	r3, r3
 8005f92:	b29b      	uxth	r3, r3
 8005f94:	b218      	sxth	r0, r3
 8005f96:	4b2a      	ldr	r3, [pc, #168]	; (8006040 <one_sectionVD+0xd0>)
 8005f98:	881b      	ldrh	r3, [r3, #0]
 8005f9a:	b21b      	sxth	r3, r3
 8005f9c:	b29a      	uxth	r2, r3
 8005f9e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005fa2:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8005fa6:	f7ff f88b 	bl	80050c0 <driveD>
	}else if(run_mode == HIGH){
		driveD(-accel_hs, SPEED_HIGH, speed_max_hs, SEC_HALF_V*2);				//1
	}else if(run_mode == HIGH_HIGH){
		driveD(-accel_hs, SPEED_HIGH_HIGH, speed_max_hs, SEC_HALF_V*2);				//1
	}
}
 8005faa:	e043      	b.n	8006034 <one_sectionVD+0xc4>
	}else if(run_mode == MIDDLE){
 8005fac:	4b22      	ldr	r3, [pc, #136]	; (8006038 <one_sectionVD+0xc8>)
 8005fae:	781b      	ldrb	r3, [r3, #0]
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	2b02      	cmp	r3, #2
 8005fb4:	d111      	bne.n	8005fda <one_sectionVD+0x6a>
		driveD(-accel_hs, SPEED_MIDDLE, speed_max_hs, SEC_HALF_V*2);			//1
 8005fb6:	4b21      	ldr	r3, [pc, #132]	; (800603c <one_sectionVD+0xcc>)
 8005fb8:	881b      	ldrh	r3, [r3, #0]
 8005fba:	b21b      	sxth	r3, r3
 8005fbc:	b29b      	uxth	r3, r3
 8005fbe:	425b      	negs	r3, r3
 8005fc0:	b29b      	uxth	r3, r3
 8005fc2:	b218      	sxth	r0, r3
 8005fc4:	4b1e      	ldr	r3, [pc, #120]	; (8006040 <one_sectionVD+0xd0>)
 8005fc6:	881b      	ldrh	r3, [r3, #0]
 8005fc8:	b21b      	sxth	r3, r3
 8005fca:	b29a      	uxth	r2, r3
 8005fcc:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005fd0:	f44f 7116 	mov.w	r1, #600	; 0x258
 8005fd4:	f7ff f874 	bl	80050c0 <driveD>
}
 8005fd8:	e02c      	b.n	8006034 <one_sectionVD+0xc4>
	}else if(run_mode == HIGH){
 8005fda:	4b17      	ldr	r3, [pc, #92]	; (8006038 <one_sectionVD+0xc8>)
 8005fdc:	781b      	ldrb	r3, [r3, #0]
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	2b03      	cmp	r3, #3
 8005fe2:	d111      	bne.n	8006008 <one_sectionVD+0x98>
		driveD(-accel_hs, SPEED_HIGH, speed_max_hs, SEC_HALF_V*2);				//1
 8005fe4:	4b15      	ldr	r3, [pc, #84]	; (800603c <one_sectionVD+0xcc>)
 8005fe6:	881b      	ldrh	r3, [r3, #0]
 8005fe8:	b21b      	sxth	r3, r3
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	425b      	negs	r3, r3
 8005fee:	b29b      	uxth	r3, r3
 8005ff0:	b218      	sxth	r0, r3
 8005ff2:	4b13      	ldr	r3, [pc, #76]	; (8006040 <one_sectionVD+0xd0>)
 8005ff4:	881b      	ldrh	r3, [r3, #0]
 8005ff6:	b21b      	sxth	r3, r3
 8005ff8:	b29a      	uxth	r2, r3
 8005ffa:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005ffe:	f44f 7148 	mov.w	r1, #800	; 0x320
 8006002:	f7ff f85d 	bl	80050c0 <driveD>
}
 8006006:	e015      	b.n	8006034 <one_sectionVD+0xc4>
	}else if(run_mode == HIGH_HIGH){
 8006008:	4b0b      	ldr	r3, [pc, #44]	; (8006038 <one_sectionVD+0xc8>)
 800600a:	781b      	ldrb	r3, [r3, #0]
 800600c:	b2db      	uxtb	r3, r3
 800600e:	2b04      	cmp	r3, #4
 8006010:	d110      	bne.n	8006034 <one_sectionVD+0xc4>
		driveD(-accel_hs, SPEED_HIGH_HIGH, speed_max_hs, SEC_HALF_V*2);				//1
 8006012:	4b0a      	ldr	r3, [pc, #40]	; (800603c <one_sectionVD+0xcc>)
 8006014:	881b      	ldrh	r3, [r3, #0]
 8006016:	b21b      	sxth	r3, r3
 8006018:	b29b      	uxth	r3, r3
 800601a:	425b      	negs	r3, r3
 800601c:	b29b      	uxth	r3, r3
 800601e:	b218      	sxth	r0, r3
 8006020:	4b07      	ldr	r3, [pc, #28]	; (8006040 <one_sectionVD+0xd0>)
 8006022:	881b      	ldrh	r3, [r3, #0]
 8006024:	b21b      	sxth	r3, r3
 8006026:	b29a      	uxth	r2, r3
 8006028:	f44f 7382 	mov.w	r3, #260	; 0x104
 800602c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006030:	f7ff f846 	bl	80050c0 <driveD>
}
 8006034:	bf00      	nop
 8006036:	bd80      	pop	{r7, pc}
 8006038:	20000456 	.word	0x20000456
 800603c:	20000454 	.word	0x20000454
 8006040:	20000f7c 	.word	0x20000f7c

08006044 <one_sectionU>:
//one_sectionU
// 1
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void one_sectionU(void){
 8006044:	b580      	push	{r7, lr}
 8006046:	af00      	add	r7, sp, #0
	full_led_write(WHITE);
 8006048:	2007      	movs	r0, #7
 800604a:	f00a faf7 	bl	801063c <full_led_write>
	control_start();
 800604e:	f7fe fe9b 	bl	8004d88 <control_start>
	driveU(SEC_HALF*2);													//1
 8006052:	20b6      	movs	r0, #182	; 0xb6
 8006054:	f7ff f90e 	bl	8005274 <driveU>
	if(!MF.FLAG.SCND)get_wall_info();								//
 8006058:	4b05      	ldr	r3, [pc, #20]	; (8006070 <one_sectionU+0x2c>)
 800605a:	881b      	ldrh	r3, [r3, #0]
 800605c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8006060:	b2db      	uxtb	r3, r3
 8006062:	2b00      	cmp	r3, #0
 8006064:	d101      	bne.n	800606a <one_sectionU+0x26>
 8006066:	f00a fa75 	bl	8010554 <get_wall_info>
}
 800606a:	bf00      	nop
 800606c:	bd80      	pop	{r7, pc}
 800606e:	bf00      	nop
 8006070:	20000f68 	.word	0x20000f68
 8006074:	00000000 	.word	0x00000000

08006078 <rotate_R90>:
//rotate_R90
// 90
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void rotate_R90(void){
 8006078:	b598      	push	{r3, r4, r7, lr}
 800607a:	af00      	add	r7, sp, #0
	target_omega_z = 800;
 800607c:	4b56      	ldr	r3, [pc, #344]	; (80061d8 <rotate_R90+0x160>)
 800607e:	4a57      	ldr	r2, [pc, #348]	; (80061dc <rotate_R90+0x164>)
 8006080:	601a      	str	r2, [r3, #0]
	accel_l = 3000;
 8006082:	4b57      	ldr	r3, [pc, #348]	; (80061e0 <rotate_R90+0x168>)
 8006084:	4a57      	ldr	r2, [pc, #348]	; (80061e4 <rotate_R90+0x16c>)
 8006086:	601a      	str	r2, [r3, #0]
	accel_r = -3000;
 8006088:	4b57      	ldr	r3, [pc, #348]	; (80061e8 <rotate_R90+0x170>)
 800608a:	4a58      	ldr	r2, [pc, #352]	; (80061ec <rotate_R90+0x174>)
 800608c:	601a      	str	r2, [r3, #0]
	speed_max_l = target_omega_z/180*M_PI * TREAD/2;
 800608e:	4b52      	ldr	r3, [pc, #328]	; (80061d8 <rotate_R90+0x160>)
 8006090:	edd3 7a00 	vldr	s15, [r3]
 8006094:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80061f0 <rotate_R90+0x178>
 8006098:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800609c:	ee16 0a90 	vmov	r0, s13
 80060a0:	f7fa fa4a 	bl	8000538 <__aeabi_f2d>
 80060a4:	a34a      	add	r3, pc, #296	; (adr r3, 80061d0 <rotate_R90+0x158>)
 80060a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060aa:	f7fa fa9d 	bl	80005e8 <__aeabi_dmul>
 80060ae:	4603      	mov	r3, r0
 80060b0:	460c      	mov	r4, r1
 80060b2:	4618      	mov	r0, r3
 80060b4:	4621      	mov	r1, r4
 80060b6:	f04f 0200 	mov.w	r2, #0
 80060ba:	4b4e      	ldr	r3, [pc, #312]	; (80061f4 <rotate_R90+0x17c>)
 80060bc:	f7fa fa94 	bl	80005e8 <__aeabi_dmul>
 80060c0:	4603      	mov	r3, r0
 80060c2:	460c      	mov	r4, r1
 80060c4:	4618      	mov	r0, r3
 80060c6:	4621      	mov	r1, r4
 80060c8:	f04f 0200 	mov.w	r2, #0
 80060cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80060d0:	f7fa fbb4 	bl	800083c <__aeabi_ddiv>
 80060d4:	4603      	mov	r3, r0
 80060d6:	460c      	mov	r4, r1
 80060d8:	4618      	mov	r0, r3
 80060da:	4621      	mov	r1, r4
 80060dc:	f7fa fd5c 	bl	8000b98 <__aeabi_d2f>
 80060e0:	4602      	mov	r2, r0
 80060e2:	4b45      	ldr	r3, [pc, #276]	; (80061f8 <rotate_R90+0x180>)
 80060e4:	601a      	str	r2, [r3, #0]
	speed_min_r = -1*target_omega_z/180*M_PI * TREAD/2;
 80060e6:	4b3c      	ldr	r3, [pc, #240]	; (80061d8 <rotate_R90+0x160>)
 80060e8:	edd3 7a00 	vldr	s15, [r3]
 80060ec:	eef1 7a67 	vneg.f32	s15, s15
 80060f0:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 80061f0 <rotate_R90+0x178>
 80060f4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80060f8:	ee16 0a90 	vmov	r0, s13
 80060fc:	f7fa fa1c 	bl	8000538 <__aeabi_f2d>
 8006100:	a333      	add	r3, pc, #204	; (adr r3, 80061d0 <rotate_R90+0x158>)
 8006102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006106:	f7fa fa6f 	bl	80005e8 <__aeabi_dmul>
 800610a:	4603      	mov	r3, r0
 800610c:	460c      	mov	r4, r1
 800610e:	4618      	mov	r0, r3
 8006110:	4621      	mov	r1, r4
 8006112:	f04f 0200 	mov.w	r2, #0
 8006116:	4b37      	ldr	r3, [pc, #220]	; (80061f4 <rotate_R90+0x17c>)
 8006118:	f7fa fa66 	bl	80005e8 <__aeabi_dmul>
 800611c:	4603      	mov	r3, r0
 800611e:	460c      	mov	r4, r1
 8006120:	4618      	mov	r0, r3
 8006122:	4621      	mov	r1, r4
 8006124:	f04f 0200 	mov.w	r2, #0
 8006128:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800612c:	f7fa fb86 	bl	800083c <__aeabi_ddiv>
 8006130:	4603      	mov	r3, r0
 8006132:	460c      	mov	r4, r1
 8006134:	4618      	mov	r0, r3
 8006136:	4621      	mov	r1, r4
 8006138:	f7fa fd2e 	bl	8000b98 <__aeabi_d2f>
 800613c:	4602      	mov	r2, r0
 800613e:	4b2f      	ldr	r3, [pc, #188]	; (80061fc <rotate_R90+0x184>)
 8006140:	601a      	str	r2, [r3, #0]

	drive_start();											//
 8006142:	f7fe fdc9 	bl	8004cd8 <drive_start>
	control_stop();
 8006146:	f7fe fe33 	bl	8004db0 <control_stop>
	while(degree_z > target_degree_z-80);
 800614a:	bf00      	nop
 800614c:	4b2c      	ldr	r3, [pc, #176]	; (8006200 <rotate_R90+0x188>)
 800614e:	edd3 7a00 	vldr	s15, [r3]
 8006152:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8006204 <rotate_R90+0x18c>
 8006156:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800615a:	4b2b      	ldr	r3, [pc, #172]	; (8006208 <rotate_R90+0x190>)
 800615c:	edd3 7a00 	vldr	s15, [r3]
 8006160:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006168:	d4f0      	bmi.n	800614c <rotate_R90+0xd4>

	accel_l = -10000;
 800616a:	4b1d      	ldr	r3, [pc, #116]	; (80061e0 <rotate_R90+0x168>)
 800616c:	4a27      	ldr	r2, [pc, #156]	; (800620c <rotate_R90+0x194>)
 800616e:	601a      	str	r2, [r3, #0]
	accel_r = 10000;
 8006170:	4b1d      	ldr	r3, [pc, #116]	; (80061e8 <rotate_R90+0x170>)
 8006172:	4a27      	ldr	r2, [pc, #156]	; (8006210 <rotate_R90+0x198>)
 8006174:	601a      	str	r2, [r3, #0]
	speed_min_l = 100;
 8006176:	4b27      	ldr	r3, [pc, #156]	; (8006214 <rotate_R90+0x19c>)
 8006178:	4a27      	ldr	r2, [pc, #156]	; (8006218 <rotate_R90+0x1a0>)
 800617a:	601a      	str	r2, [r3, #0]
	speed_max_r = -100;
 800617c:	4b27      	ldr	r3, [pc, #156]	; (800621c <rotate_R90+0x1a4>)
 800617e:	4a28      	ldr	r2, [pc, #160]	; (8006220 <rotate_R90+0x1a8>)
 8006180:	601a      	str	r2, [r3, #0]

	while(degree_z > target_degree_z-90);
 8006182:	bf00      	nop
 8006184:	4b1e      	ldr	r3, [pc, #120]	; (8006200 <rotate_R90+0x188>)
 8006186:	edd3 7a00 	vldr	s15, [r3]
 800618a:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8006224 <rotate_R90+0x1ac>
 800618e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8006192:	4b1d      	ldr	r3, [pc, #116]	; (8006208 <rotate_R90+0x190>)
 8006194:	edd3 7a00 	vldr	s15, [r3]
 8006198:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800619c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061a0:	d4f0      	bmi.n	8006184 <rotate_R90+0x10c>

	if(!MF.FLAG.XDIR){
 80061a2:	4b21      	ldr	r3, [pc, #132]	; (8006228 <rotate_R90+0x1b0>)
 80061a4:	881b      	ldrh	r3, [r3, #0]
 80061a6:	f3c3 3300 	ubfx	r3, r3, #12, #1
 80061aa:	b2db      	uxtb	r3, r3
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d104      	bne.n	80061ba <rotate_R90+0x142>
		turn_dir(DIR_TURN_R90, 1);										//&90
 80061b0:	2101      	movs	r1, #1
 80061b2:	2001      	movs	r0, #1
 80061b4:	f008 fbc2 	bl	800e93c <turn_dir>
 80061b8:	e003      	b.n	80061c2 <rotate_R90+0x14a>
	}else{
		turn_dir(DIR_TURN_R90_8, 3);									//&90
 80061ba:	2103      	movs	r1, #3
 80061bc:	2002      	movs	r0, #2
 80061be:	f008 fbbd 	bl	800e93c <turn_dir>
	}
	drive_stop();
 80061c2:	f7fe fdb9 	bl	8004d38 <drive_stop>
}
 80061c6:	bf00      	nop
 80061c8:	bd98      	pop	{r3, r4, r7, pc}
 80061ca:	bf00      	nop
 80061cc:	f3af 8000 	nop.w
 80061d0:	54442d18 	.word	0x54442d18
 80061d4:	400921fb 	.word	0x400921fb
 80061d8:	200001a8 	.word	0x200001a8
 80061dc:	44480000 	.word	0x44480000
 80061e0:	20000d58 	.word	0x20000d58
 80061e4:	453b8000 	.word	0x453b8000
 80061e8:	20000ae4 	.word	0x20000ae4
 80061ec:	c53b8000 	.word	0xc53b8000
 80061f0:	43340000 	.word	0x43340000
 80061f4:	40508000 	.word	0x40508000
 80061f8:	2000077c 	.word	0x2000077c
 80061fc:	20000f6c 	.word	0x20000f6c
 8006200:	20000bf8 	.word	0x20000bf8
 8006204:	42a00000 	.word	0x42a00000
 8006208:	20000b5c 	.word	0x20000b5c
 800620c:	c61c4000 	.word	0xc61c4000
 8006210:	461c4000 	.word	0x461c4000
 8006214:	20000b54 	.word	0x20000b54
 8006218:	42c80000 	.word	0x42c80000
 800621c:	200001a4 	.word	0x200001a4
 8006220:	c2c80000 	.word	0xc2c80000
 8006224:	42b40000 	.word	0x42b40000
 8006228:	20000f68 	.word	0x20000f68
 800622c:	00000000 	.word	0x00000000

08006230 <rotate_L90>:
//rotate_L90
// 90
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void rotate_L90(void){
 8006230:	b598      	push	{r3, r4, r7, lr}
 8006232:	af00      	add	r7, sp, #0
	target_omega_z = 800;
 8006234:	4b56      	ldr	r3, [pc, #344]	; (8006390 <rotate_L90+0x160>)
 8006236:	4a57      	ldr	r2, [pc, #348]	; (8006394 <rotate_L90+0x164>)
 8006238:	601a      	str	r2, [r3, #0]
	accel_l = -3000;
 800623a:	4b57      	ldr	r3, [pc, #348]	; (8006398 <rotate_L90+0x168>)
 800623c:	4a57      	ldr	r2, [pc, #348]	; (800639c <rotate_L90+0x16c>)
 800623e:	601a      	str	r2, [r3, #0]
	accel_r = 3000;
 8006240:	4b57      	ldr	r3, [pc, #348]	; (80063a0 <rotate_L90+0x170>)
 8006242:	4a58      	ldr	r2, [pc, #352]	; (80063a4 <rotate_L90+0x174>)
 8006244:	601a      	str	r2, [r3, #0]
	speed_min_l = -1*target_omega_z/180*M_PI * TREAD/2;
 8006246:	4b52      	ldr	r3, [pc, #328]	; (8006390 <rotate_L90+0x160>)
 8006248:	edd3 7a00 	vldr	s15, [r3]
 800624c:	eef1 7a67 	vneg.f32	s15, s15
 8006250:	ed9f 7a55 	vldr	s14, [pc, #340]	; 80063a8 <rotate_L90+0x178>
 8006254:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006258:	ee16 0a90 	vmov	r0, s13
 800625c:	f7fa f96c 	bl	8000538 <__aeabi_f2d>
 8006260:	a349      	add	r3, pc, #292	; (adr r3, 8006388 <rotate_L90+0x158>)
 8006262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006266:	f7fa f9bf 	bl	80005e8 <__aeabi_dmul>
 800626a:	4603      	mov	r3, r0
 800626c:	460c      	mov	r4, r1
 800626e:	4618      	mov	r0, r3
 8006270:	4621      	mov	r1, r4
 8006272:	f04f 0200 	mov.w	r2, #0
 8006276:	4b4d      	ldr	r3, [pc, #308]	; (80063ac <rotate_L90+0x17c>)
 8006278:	f7fa f9b6 	bl	80005e8 <__aeabi_dmul>
 800627c:	4603      	mov	r3, r0
 800627e:	460c      	mov	r4, r1
 8006280:	4618      	mov	r0, r3
 8006282:	4621      	mov	r1, r4
 8006284:	f04f 0200 	mov.w	r2, #0
 8006288:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800628c:	f7fa fad6 	bl	800083c <__aeabi_ddiv>
 8006290:	4603      	mov	r3, r0
 8006292:	460c      	mov	r4, r1
 8006294:	4618      	mov	r0, r3
 8006296:	4621      	mov	r1, r4
 8006298:	f7fa fc7e 	bl	8000b98 <__aeabi_d2f>
 800629c:	4602      	mov	r2, r0
 800629e:	4b44      	ldr	r3, [pc, #272]	; (80063b0 <rotate_L90+0x180>)
 80062a0:	601a      	str	r2, [r3, #0]
	speed_max_r = target_omega_z/180*M_PI * TREAD/2;
 80062a2:	4b3b      	ldr	r3, [pc, #236]	; (8006390 <rotate_L90+0x160>)
 80062a4:	edd3 7a00 	vldr	s15, [r3]
 80062a8:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 80063a8 <rotate_L90+0x178>
 80062ac:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80062b0:	ee16 0a90 	vmov	r0, s13
 80062b4:	f7fa f940 	bl	8000538 <__aeabi_f2d>
 80062b8:	a333      	add	r3, pc, #204	; (adr r3, 8006388 <rotate_L90+0x158>)
 80062ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062be:	f7fa f993 	bl	80005e8 <__aeabi_dmul>
 80062c2:	4603      	mov	r3, r0
 80062c4:	460c      	mov	r4, r1
 80062c6:	4618      	mov	r0, r3
 80062c8:	4621      	mov	r1, r4
 80062ca:	f04f 0200 	mov.w	r2, #0
 80062ce:	4b37      	ldr	r3, [pc, #220]	; (80063ac <rotate_L90+0x17c>)
 80062d0:	f7fa f98a 	bl	80005e8 <__aeabi_dmul>
 80062d4:	4603      	mov	r3, r0
 80062d6:	460c      	mov	r4, r1
 80062d8:	4618      	mov	r0, r3
 80062da:	4621      	mov	r1, r4
 80062dc:	f04f 0200 	mov.w	r2, #0
 80062e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80062e4:	f7fa faaa 	bl	800083c <__aeabi_ddiv>
 80062e8:	4603      	mov	r3, r0
 80062ea:	460c      	mov	r4, r1
 80062ec:	4618      	mov	r0, r3
 80062ee:	4621      	mov	r1, r4
 80062f0:	f7fa fc52 	bl	8000b98 <__aeabi_d2f>
 80062f4:	4602      	mov	r2, r0
 80062f6:	4b2f      	ldr	r3, [pc, #188]	; (80063b4 <rotate_L90+0x184>)
 80062f8:	601a      	str	r2, [r3, #0]

	drive_start();											//
 80062fa:	f7fe fced 	bl	8004cd8 <drive_start>
	control_stop();
 80062fe:	f7fe fd57 	bl	8004db0 <control_stop>
	while(degree_z < target_degree_z+80);
 8006302:	bf00      	nop
 8006304:	4b2c      	ldr	r3, [pc, #176]	; (80063b8 <rotate_L90+0x188>)
 8006306:	edd3 7a00 	vldr	s15, [r3]
 800630a:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 80063bc <rotate_L90+0x18c>
 800630e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006312:	4b2b      	ldr	r3, [pc, #172]	; (80063c0 <rotate_L90+0x190>)
 8006314:	edd3 7a00 	vldr	s15, [r3]
 8006318:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800631c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006320:	dcf0      	bgt.n	8006304 <rotate_L90+0xd4>

	accel_l = 10000;
 8006322:	4b1d      	ldr	r3, [pc, #116]	; (8006398 <rotate_L90+0x168>)
 8006324:	4a27      	ldr	r2, [pc, #156]	; (80063c4 <rotate_L90+0x194>)
 8006326:	601a      	str	r2, [r3, #0]
	accel_r = -10000;
 8006328:	4b1d      	ldr	r3, [pc, #116]	; (80063a0 <rotate_L90+0x170>)
 800632a:	4a27      	ldr	r2, [pc, #156]	; (80063c8 <rotate_L90+0x198>)
 800632c:	601a      	str	r2, [r3, #0]
	speed_max_l = -100;
 800632e:	4b27      	ldr	r3, [pc, #156]	; (80063cc <rotate_L90+0x19c>)
 8006330:	4a27      	ldr	r2, [pc, #156]	; (80063d0 <rotate_L90+0x1a0>)
 8006332:	601a      	str	r2, [r3, #0]
	speed_min_r = 100;
 8006334:	4b27      	ldr	r3, [pc, #156]	; (80063d4 <rotate_L90+0x1a4>)
 8006336:	4a28      	ldr	r2, [pc, #160]	; (80063d8 <rotate_L90+0x1a8>)
 8006338:	601a      	str	r2, [r3, #0]

	while(degree_z < target_degree_z+90);
 800633a:	bf00      	nop
 800633c:	4b1e      	ldr	r3, [pc, #120]	; (80063b8 <rotate_L90+0x188>)
 800633e:	edd3 7a00 	vldr	s15, [r3]
 8006342:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80063dc <rotate_L90+0x1ac>
 8006346:	ee37 7a87 	vadd.f32	s14, s15, s14
 800634a:	4b1d      	ldr	r3, [pc, #116]	; (80063c0 <rotate_L90+0x190>)
 800634c:	edd3 7a00 	vldr	s15, [r3]
 8006350:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006358:	dcf0      	bgt.n	800633c <rotate_L90+0x10c>

	if(!MF.FLAG.XDIR){
 800635a:	4b21      	ldr	r3, [pc, #132]	; (80063e0 <rotate_L90+0x1b0>)
 800635c:	881b      	ldrh	r3, [r3, #0]
 800635e:	f3c3 3300 	ubfx	r3, r3, #12, #1
 8006362:	b2db      	uxtb	r3, r3
 8006364:	2b00      	cmp	r3, #0
 8006366:	d104      	bne.n	8006372 <rotate_L90+0x142>
		turn_dir(DIR_TURN_L90, 1);										//&90
 8006368:	2101      	movs	r1, #1
 800636a:	20ff      	movs	r0, #255	; 0xff
 800636c:	f008 fae6 	bl	800e93c <turn_dir>
 8006370:	e003      	b.n	800637a <rotate_L90+0x14a>
	}else{
		turn_dir(DIR_TURN_L90_8, 3);									//&90
 8006372:	2103      	movs	r1, #3
 8006374:	20fe      	movs	r0, #254	; 0xfe
 8006376:	f008 fae1 	bl	800e93c <turn_dir>
	}
	drive_stop();
 800637a:	f7fe fcdd 	bl	8004d38 <drive_stop>
}
 800637e:	bf00      	nop
 8006380:	bd98      	pop	{r3, r4, r7, pc}
 8006382:	bf00      	nop
 8006384:	f3af 8000 	nop.w
 8006388:	54442d18 	.word	0x54442d18
 800638c:	400921fb 	.word	0x400921fb
 8006390:	200001a8 	.word	0x200001a8
 8006394:	44480000 	.word	0x44480000
 8006398:	20000d58 	.word	0x20000d58
 800639c:	c53b8000 	.word	0xc53b8000
 80063a0:	20000ae4 	.word	0x20000ae4
 80063a4:	453b8000 	.word	0x453b8000
 80063a8:	43340000 	.word	0x43340000
 80063ac:	40508000 	.word	0x40508000
 80063b0:	20000b54 	.word	0x20000b54
 80063b4:	200001a4 	.word	0x200001a4
 80063b8:	20000bf8 	.word	0x20000bf8
 80063bc:	42a00000 	.word	0x42a00000
 80063c0:	20000b5c 	.word	0x20000b5c
 80063c4:	461c4000 	.word	0x461c4000
 80063c8:	c61c4000 	.word	0xc61c4000
 80063cc:	2000077c 	.word	0x2000077c
 80063d0:	c2c80000 	.word	0xc2c80000
 80063d4:	20000f6c 	.word	0x20000f6c
 80063d8:	42c80000 	.word	0x42c80000
 80063dc:	42b40000 	.word	0x42b40000
 80063e0:	20000f68 	.word	0x20000f68
 80063e4:	00000000 	.word	0x00000000

080063e8 <rotate_180>:
//rotate_180
// 180
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void rotate_180(void){
 80063e8:	b598      	push	{r3, r4, r7, lr}
 80063ea:	af00      	add	r7, sp, #0

	full_led_write(GREEN);
 80063ec:	2002      	movs	r0, #2
 80063ee:	f00a f925 	bl	801063c <full_led_write>
	target_omega_z = 800;
 80063f2:	4b55      	ldr	r3, [pc, #340]	; (8006548 <rotate_180+0x160>)
 80063f4:	4a55      	ldr	r2, [pc, #340]	; (800654c <rotate_180+0x164>)
 80063f6:	601a      	str	r2, [r3, #0]
	accel_l = 3000;
 80063f8:	4b55      	ldr	r3, [pc, #340]	; (8006550 <rotate_180+0x168>)
 80063fa:	4a56      	ldr	r2, [pc, #344]	; (8006554 <rotate_180+0x16c>)
 80063fc:	601a      	str	r2, [r3, #0]
	accel_r = -3000;
 80063fe:	4b56      	ldr	r3, [pc, #344]	; (8006558 <rotate_180+0x170>)
 8006400:	4a56      	ldr	r2, [pc, #344]	; (800655c <rotate_180+0x174>)
 8006402:	601a      	str	r2, [r3, #0]
	speed_max_l = target_omega_z/180*M_PI * TREAD/2;
 8006404:	4b50      	ldr	r3, [pc, #320]	; (8006548 <rotate_180+0x160>)
 8006406:	edd3 7a00 	vldr	s15, [r3]
 800640a:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8006560 <rotate_180+0x178>
 800640e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006412:	ee16 0a90 	vmov	r0, s13
 8006416:	f7fa f88f 	bl	8000538 <__aeabi_f2d>
 800641a:	a349      	add	r3, pc, #292	; (adr r3, 8006540 <rotate_180+0x158>)
 800641c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006420:	f7fa f8e2 	bl	80005e8 <__aeabi_dmul>
 8006424:	4603      	mov	r3, r0
 8006426:	460c      	mov	r4, r1
 8006428:	4618      	mov	r0, r3
 800642a:	4621      	mov	r1, r4
 800642c:	f04f 0200 	mov.w	r2, #0
 8006430:	4b4c      	ldr	r3, [pc, #304]	; (8006564 <rotate_180+0x17c>)
 8006432:	f7fa f8d9 	bl	80005e8 <__aeabi_dmul>
 8006436:	4603      	mov	r3, r0
 8006438:	460c      	mov	r4, r1
 800643a:	4618      	mov	r0, r3
 800643c:	4621      	mov	r1, r4
 800643e:	f04f 0200 	mov.w	r2, #0
 8006442:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006446:	f7fa f9f9 	bl	800083c <__aeabi_ddiv>
 800644a:	4603      	mov	r3, r0
 800644c:	460c      	mov	r4, r1
 800644e:	4618      	mov	r0, r3
 8006450:	4621      	mov	r1, r4
 8006452:	f7fa fba1 	bl	8000b98 <__aeabi_d2f>
 8006456:	4602      	mov	r2, r0
 8006458:	4b43      	ldr	r3, [pc, #268]	; (8006568 <rotate_180+0x180>)
 800645a:	601a      	str	r2, [r3, #0]
	speed_min_r = -1*target_omega_z/180*M_PI * TREAD/2;
 800645c:	4b3a      	ldr	r3, [pc, #232]	; (8006548 <rotate_180+0x160>)
 800645e:	edd3 7a00 	vldr	s15, [r3]
 8006462:	eef1 7a67 	vneg.f32	s15, s15
 8006466:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8006560 <rotate_180+0x178>
 800646a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800646e:	ee16 0a90 	vmov	r0, s13
 8006472:	f7fa f861 	bl	8000538 <__aeabi_f2d>
 8006476:	a332      	add	r3, pc, #200	; (adr r3, 8006540 <rotate_180+0x158>)
 8006478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800647c:	f7fa f8b4 	bl	80005e8 <__aeabi_dmul>
 8006480:	4603      	mov	r3, r0
 8006482:	460c      	mov	r4, r1
 8006484:	4618      	mov	r0, r3
 8006486:	4621      	mov	r1, r4
 8006488:	f04f 0200 	mov.w	r2, #0
 800648c:	4b35      	ldr	r3, [pc, #212]	; (8006564 <rotate_180+0x17c>)
 800648e:	f7fa f8ab 	bl	80005e8 <__aeabi_dmul>
 8006492:	4603      	mov	r3, r0
 8006494:	460c      	mov	r4, r1
 8006496:	4618      	mov	r0, r3
 8006498:	4621      	mov	r1, r4
 800649a:	f04f 0200 	mov.w	r2, #0
 800649e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80064a2:	f7fa f9cb 	bl	800083c <__aeabi_ddiv>
 80064a6:	4603      	mov	r3, r0
 80064a8:	460c      	mov	r4, r1
 80064aa:	4618      	mov	r0, r3
 80064ac:	4621      	mov	r1, r4
 80064ae:	f7fa fb73 	bl	8000b98 <__aeabi_d2f>
 80064b2:	4602      	mov	r2, r0
 80064b4:	4b2d      	ldr	r3, [pc, #180]	; (800656c <rotate_180+0x184>)
 80064b6:	601a      	str	r2, [r3, #0]

	drive_start();											//
 80064b8:	f7fe fc0e 	bl	8004cd8 <drive_start>
	control_stop();
 80064bc:	f7fe fc78 	bl	8004db0 <control_stop>
	while(degree_z > target_degree_z-160);
 80064c0:	bf00      	nop
 80064c2:	4b2b      	ldr	r3, [pc, #172]	; (8006570 <rotate_180+0x188>)
 80064c4:	edd3 7a00 	vldr	s15, [r3]
 80064c8:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8006574 <rotate_180+0x18c>
 80064cc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80064d0:	4b29      	ldr	r3, [pc, #164]	; (8006578 <rotate_180+0x190>)
 80064d2:	edd3 7a00 	vldr	s15, [r3]
 80064d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80064da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064de:	d4f0      	bmi.n	80064c2 <rotate_180+0xda>

	accel_l = -10000;
 80064e0:	4b1b      	ldr	r3, [pc, #108]	; (8006550 <rotate_180+0x168>)
 80064e2:	4a26      	ldr	r2, [pc, #152]	; (800657c <rotate_180+0x194>)
 80064e4:	601a      	str	r2, [r3, #0]
	accel_r = 10000;
 80064e6:	4b1c      	ldr	r3, [pc, #112]	; (8006558 <rotate_180+0x170>)
 80064e8:	4a25      	ldr	r2, [pc, #148]	; (8006580 <rotate_180+0x198>)
 80064ea:	601a      	str	r2, [r3, #0]
	speed_min_l = 100;
 80064ec:	4b25      	ldr	r3, [pc, #148]	; (8006584 <rotate_180+0x19c>)
 80064ee:	4a26      	ldr	r2, [pc, #152]	; (8006588 <rotate_180+0x1a0>)
 80064f0:	601a      	str	r2, [r3, #0]
	speed_max_r = -100;
 80064f2:	4b26      	ldr	r3, [pc, #152]	; (800658c <rotate_180+0x1a4>)
 80064f4:	4a26      	ldr	r2, [pc, #152]	; (8006590 <rotate_180+0x1a8>)
 80064f6:	601a      	str	r2, [r3, #0]

	while(degree_z > target_degree_z-180);
 80064f8:	bf00      	nop
 80064fa:	4b1d      	ldr	r3, [pc, #116]	; (8006570 <rotate_180+0x188>)
 80064fc:	edd3 7a00 	vldr	s15, [r3]
 8006500:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8006560 <rotate_180+0x178>
 8006504:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8006508:	4b1b      	ldr	r3, [pc, #108]	; (8006578 <rotate_180+0x190>)
 800650a:	edd3 7a00 	vldr	s15, [r3]
 800650e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006516:	d4f0      	bmi.n	80064fa <rotate_180+0x112>

	if(!MF.FLAG.XDIR){
 8006518:	4b1e      	ldr	r3, [pc, #120]	; (8006594 <rotate_180+0x1ac>)
 800651a:	881b      	ldrh	r3, [r3, #0]
 800651c:	f3c3 3300 	ubfx	r3, r3, #12, #1
 8006520:	b2db      	uxtb	r3, r3
 8006522:	2b00      	cmp	r3, #0
 8006524:	d104      	bne.n	8006530 <rotate_180+0x148>
		turn_dir(DIR_TURN_180, 1);										//180&180
 8006526:	2101      	movs	r1, #1
 8006528:	2002      	movs	r0, #2
 800652a:	f008 fa07 	bl	800e93c <turn_dir>
 800652e:	e003      	b.n	8006538 <rotate_180+0x150>
	}else{
		turn_dir(DIR_TURN_R180_8, 3);									//180&180
 8006530:	2103      	movs	r1, #3
 8006532:	2004      	movs	r0, #4
 8006534:	f008 fa02 	bl	800e93c <turn_dir>
	}
	drive_stop();
 8006538:	f7fe fbfe 	bl	8004d38 <drive_stop>

}
 800653c:	bf00      	nop
 800653e:	bd98      	pop	{r3, r4, r7, pc}
 8006540:	54442d18 	.word	0x54442d18
 8006544:	400921fb 	.word	0x400921fb
 8006548:	200001a8 	.word	0x200001a8
 800654c:	44480000 	.word	0x44480000
 8006550:	20000d58 	.word	0x20000d58
 8006554:	453b8000 	.word	0x453b8000
 8006558:	20000ae4 	.word	0x20000ae4
 800655c:	c53b8000 	.word	0xc53b8000
 8006560:	43340000 	.word	0x43340000
 8006564:	40508000 	.word	0x40508000
 8006568:	2000077c 	.word	0x2000077c
 800656c:	20000f6c 	.word	0x20000f6c
 8006570:	20000bf8 	.word	0x20000bf8
 8006574:	43200000 	.word	0x43200000
 8006578:	20000b5c 	.word	0x20000b5c
 800657c:	c61c4000 	.word	0xc61c4000
 8006580:	461c4000 	.word	0x461c4000
 8006584:	20000b54 	.word	0x20000b54
 8006588:	42c80000 	.word	0x42c80000
 800658c:	200001a4 	.word	0x200001a4
 8006590:	c2c80000 	.word	0xc2c80000
 8006594:	20000f68 	.word	0x20000f68

08006598 <slalom_R90>:
//slalom_R90
// 90
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void slalom_R90(void){
 8006598:	b580      	push	{r7, lr}
 800659a:	b082      	sub	sp, #8
 800659c:	af02      	add	r7, sp, #8
	full_led_write(PURPLE);
 800659e:	2005      	movs	r0, #5
 80065a0:	f00a f84c 	bl	801063c <full_led_write>
	if(run_mode == LOW){
 80065a4:	4b65      	ldr	r3, [pc, #404]	; (800673c <slalom_R90+0x1a4>)
 80065a6:	781b      	ldrb	r3, [r3, #0]
 80065a8:	b2db      	uxtb	r3, r3
 80065aa:	2b01      	cmp	r3, #1
 80065ac:	d12a      	bne.n	8006604 <slalom_R90+0x6c>
		slalomF(10000, SPEED_LOW, SLALOM_OFFSET_F, SLALOM_WALL_FL, SLALOM_WALL_FR);
 80065ae:	23fa      	movs	r3, #250	; 0xfa
 80065b0:	9300      	str	r3, [sp, #0]
 80065b2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80065b6:	2212      	movs	r2, #18
 80065b8:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80065bc:	f242 7010 	movw	r0, #10000	; 0x2710
 80065c0:	f7fe ff56 	bl	8005470 <slalomF>
		slalomR(-SLALOM_DEGACCEL, -SLALOM_OMEGA, -90, SPEED_LOW);
 80065c4:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80065c8:	f06f 0259 	mvn.w	r2, #89	; 0x59
 80065cc:	495c      	ldr	r1, [pc, #368]	; (8006740 <slalom_R90+0x1a8>)
 80065ce:	485d      	ldr	r0, [pc, #372]	; (8006744 <slalom_R90+0x1ac>)
 80065d0:	f7fe ffca 	bl	8005568 <slalomR>

		if(!MF.FLAG.XDIR){
 80065d4:	4b5c      	ldr	r3, [pc, #368]	; (8006748 <slalom_R90+0x1b0>)
 80065d6:	881b      	ldrh	r3, [r3, #0]
 80065d8:	f3c3 3300 	ubfx	r3, r3, #12, #1
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d104      	bne.n	80065ec <slalom_R90+0x54>
			turn_dir(DIR_TURN_R90, 1);									//&90
 80065e2:	2101      	movs	r1, #1
 80065e4:	2001      	movs	r0, #1
 80065e6:	f008 f9a9 	bl	800e93c <turn_dir>
 80065ea:	e003      	b.n	80065f4 <slalom_R90+0x5c>
		}else{
			turn_dir(DIR_TURN_R90_8, 3);								//&90
 80065ec:	2103      	movs	r1, #3
 80065ee:	2002      	movs	r0, #2
 80065f0:	f008 f9a4 	bl	800e93c <turn_dir>
		}
		slalomB(10000, SPEED_LOW, SLALOM_OFFSET_B);
 80065f4:	2219      	movs	r2, #25
 80065f6:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80065fa:	f242 7010 	movw	r0, #10000	; 0x2710
 80065fe:	f7ff f8d7 	bl	80057b0 <slalomB>
 8006602:	e08e      	b.n	8006722 <slalom_R90+0x18a>
	}else if(run_mode == MIDDLE){
 8006604:	4b4d      	ldr	r3, [pc, #308]	; (800673c <slalom_R90+0x1a4>)
 8006606:	781b      	ldrb	r3, [r3, #0]
 8006608:	b2db      	uxtb	r3, r3
 800660a:	2b02      	cmp	r3, #2
 800660c:	d12a      	bne.n	8006664 <slalom_R90+0xcc>
		slalomF(10000, SPEED_MIDDLE, SLALOM_M_OFFSET_F, SLALOM_M_WALL_FL, SLALOM_M_WALL_FR);
 800660e:	23f0      	movs	r3, #240	; 0xf0
 8006610:	9300      	str	r3, [sp, #0]
 8006612:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8006616:	2219      	movs	r2, #25
 8006618:	f44f 7116 	mov.w	r1, #600	; 0x258
 800661c:	f242 7010 	movw	r0, #10000	; 0x2710
 8006620:	f7fe ff26 	bl	8005470 <slalomF>
		slalomR(-SLALOM_M_DEGACCEL, -SLALOM_M_OMEGA, -85, SPEED_MIDDLE);
 8006624:	f44f 7316 	mov.w	r3, #600	; 0x258
 8006628:	f06f 0254 	mvn.w	r2, #84	; 0x54
 800662c:	4947      	ldr	r1, [pc, #284]	; (800674c <slalom_R90+0x1b4>)
 800662e:	4848      	ldr	r0, [pc, #288]	; (8006750 <slalom_R90+0x1b8>)
 8006630:	f7fe ff9a 	bl	8005568 <slalomR>

		if(!MF.FLAG.XDIR){
 8006634:	4b44      	ldr	r3, [pc, #272]	; (8006748 <slalom_R90+0x1b0>)
 8006636:	881b      	ldrh	r3, [r3, #0]
 8006638:	f3c3 3300 	ubfx	r3, r3, #12, #1
 800663c:	b2db      	uxtb	r3, r3
 800663e:	2b00      	cmp	r3, #0
 8006640:	d104      	bne.n	800664c <slalom_R90+0xb4>
			turn_dir(DIR_TURN_R90, 1);									//&90
 8006642:	2101      	movs	r1, #1
 8006644:	2001      	movs	r0, #1
 8006646:	f008 f979 	bl	800e93c <turn_dir>
 800664a:	e003      	b.n	8006654 <slalom_R90+0xbc>
		}else{
			turn_dir(DIR_TURN_R90_8, 3);								//&90
 800664c:	2103      	movs	r1, #3
 800664e:	2002      	movs	r0, #2
 8006650:	f008 f974 	bl	800e93c <turn_dir>
		}
		slalomB(10000, SPEED_MIDDLE, SLALOM_M_OFFSET_B);
 8006654:	223c      	movs	r2, #60	; 0x3c
 8006656:	f44f 7116 	mov.w	r1, #600	; 0x258
 800665a:	f242 7010 	movw	r0, #10000	; 0x2710
 800665e:	f7ff f8a7 	bl	80057b0 <slalomB>
 8006662:	e05e      	b.n	8006722 <slalom_R90+0x18a>
	}else if(run_mode == HIGH){
 8006664:	4b35      	ldr	r3, [pc, #212]	; (800673c <slalom_R90+0x1a4>)
 8006666:	781b      	ldrb	r3, [r3, #0]
 8006668:	b2db      	uxtb	r3, r3
 800666a:	2b03      	cmp	r3, #3
 800666c:	d12a      	bne.n	80066c4 <slalom_R90+0x12c>
		slalomF(10000, SPEED_HIGH, SLALOM_H_OFFSET_F, SLALOM_H_WALL_FL, SLALOM_H_WALL_FR);
 800666e:	23b4      	movs	r3, #180	; 0xb4
 8006670:	9300      	str	r3, [sp, #0]
 8006672:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8006676:	2216      	movs	r2, #22
 8006678:	f44f 7148 	mov.w	r1, #800	; 0x320
 800667c:	f242 7010 	movw	r0, #10000	; 0x2710
 8006680:	f7fe fef6 	bl	8005470 <slalomF>
		slalomR(-SLALOM_H_DEGACCEL, -SLALOM_H_OMEGA, -70, SPEED_HIGH);
 8006684:	f44f 7348 	mov.w	r3, #800	; 0x320
 8006688:	f06f 0245 	mvn.w	r2, #69	; 0x45
 800668c:	4931      	ldr	r1, [pc, #196]	; (8006754 <slalom_R90+0x1bc>)
 800668e:	4832      	ldr	r0, [pc, #200]	; (8006758 <slalom_R90+0x1c0>)
 8006690:	f7fe ff6a 	bl	8005568 <slalomR>

		if(!MF.FLAG.XDIR){
 8006694:	4b2c      	ldr	r3, [pc, #176]	; (8006748 <slalom_R90+0x1b0>)
 8006696:	881b      	ldrh	r3, [r3, #0]
 8006698:	f3c3 3300 	ubfx	r3, r3, #12, #1
 800669c:	b2db      	uxtb	r3, r3
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d104      	bne.n	80066ac <slalom_R90+0x114>
			turn_dir(DIR_TURN_R90, 1);									//&90
 80066a2:	2101      	movs	r1, #1
 80066a4:	2001      	movs	r0, #1
 80066a6:	f008 f949 	bl	800e93c <turn_dir>
 80066aa:	e003      	b.n	80066b4 <slalom_R90+0x11c>
		}else{
			turn_dir(DIR_TURN_R90_8, 3);								//&90
 80066ac:	2103      	movs	r1, #3
 80066ae:	2002      	movs	r0, #2
 80066b0:	f008 f944 	bl	800e93c <turn_dir>
		}
		slalomB(10000, SPEED_HIGH, SLALOM_H_OFFSET_B);
 80066b4:	225a      	movs	r2, #90	; 0x5a
 80066b6:	f44f 7148 	mov.w	r1, #800	; 0x320
 80066ba:	f242 7010 	movw	r0, #10000	; 0x2710
 80066be:	f7ff f877 	bl	80057b0 <slalomB>
 80066c2:	e02e      	b.n	8006722 <slalom_R90+0x18a>
	}else if(run_mode == HIGH_HIGH){
 80066c4:	4b1d      	ldr	r3, [pc, #116]	; (800673c <slalom_R90+0x1a4>)
 80066c6:	781b      	ldrb	r3, [r3, #0]
 80066c8:	b2db      	uxtb	r3, r3
 80066ca:	2b04      	cmp	r3, #4
 80066cc:	d129      	bne.n	8006722 <slalom_R90+0x18a>
		slalomF(10000, SPEED_HIGH_HIGH, SLALOM_H_H_OFFSET_F, SLALOM_H_H_WALL_FL, SLALOM_H_H_WALL_FR);
 80066ce:	23b4      	movs	r3, #180	; 0xb4
 80066d0:	9300      	str	r3, [sp, #0]
 80066d2:	f44f 73b4 	mov.w	r3, #360	; 0x168
 80066d6:	220d      	movs	r2, #13
 80066d8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80066dc:	f242 7010 	movw	r0, #10000	; 0x2710
 80066e0:	f7fe fec6 	bl	8005470 <slalomF>
		slalomR(-SLALOM_H_H_DEGACCEL, -SLALOM_H_H_OMEGA, -70, SPEED_HIGH_HIGH);
 80066e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80066e8:	f06f 0245 	mvn.w	r2, #69	; 0x45
 80066ec:	4919      	ldr	r1, [pc, #100]	; (8006754 <slalom_R90+0x1bc>)
 80066ee:	481b      	ldr	r0, [pc, #108]	; (800675c <slalom_R90+0x1c4>)
 80066f0:	f7fe ff3a 	bl	8005568 <slalomR>

		if(!MF.FLAG.XDIR){
 80066f4:	4b14      	ldr	r3, [pc, #80]	; (8006748 <slalom_R90+0x1b0>)
 80066f6:	881b      	ldrh	r3, [r3, #0]
 80066f8:	f3c3 3300 	ubfx	r3, r3, #12, #1
 80066fc:	b2db      	uxtb	r3, r3
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d104      	bne.n	800670c <slalom_R90+0x174>
			turn_dir(DIR_TURN_R90, 1);									//&90
 8006702:	2101      	movs	r1, #1
 8006704:	2001      	movs	r0, #1
 8006706:	f008 f919 	bl	800e93c <turn_dir>
 800670a:	e003      	b.n	8006714 <slalom_R90+0x17c>
		}else{
			turn_dir(DIR_TURN_R90_8, 3);								//&90
 800670c:	2103      	movs	r1, #3
 800670e:	2002      	movs	r0, #2
 8006710:	f008 f914 	bl	800e93c <turn_dir>
		}
		slalomB(10000, SPEED_HIGH_HIGH, SLALOM_H_H_OFFSET_B);
 8006714:	2217      	movs	r2, #23
 8006716:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800671a:	f242 7010 	movw	r0, #10000	; 0x2710
 800671e:	f7ff f847 	bl	80057b0 <slalomB>
	}
	if(!MF.FLAG.SCND)get_wall_info();					//
 8006722:	4b09      	ldr	r3, [pc, #36]	; (8006748 <slalom_R90+0x1b0>)
 8006724:	881b      	ldrh	r3, [r3, #0]
 8006726:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800672a:	b2db      	uxtb	r3, r3
 800672c:	2b00      	cmp	r3, #0
 800672e:	d101      	bne.n	8006734 <slalom_R90+0x19c>
 8006730:	f009 ff10 	bl	8010554 <get_wall_info>
}
 8006734:	bf00      	nop
 8006736:	46bd      	mov	sp, r7
 8006738:	bd80      	pop	{r7, pc}
 800673a:	bf00      	nop
 800673c:	20000456 	.word	0x20000456
 8006740:	fffffdda 	.word	0xfffffdda
 8006744:	fffff060 	.word	0xfffff060
 8006748:	20000f68 	.word	0x20000f68
 800674c:	fffffc7c 	.word	0xfffffc7c
 8006750:	ffffd120 	.word	0xffffd120
 8006754:	fffffb50 	.word	0xfffffb50
 8006758:	ffffa240 	.word	0xffffa240
 800675c:	ffff8300 	.word	0xffff8300

08006760 <slalom_L90>:
//slalom_L90
// 90
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void slalom_L90(void){
 8006760:	b580      	push	{r7, lr}
 8006762:	b082      	sub	sp, #8
 8006764:	af02      	add	r7, sp, #8
	full_led_write(YELLOW);
 8006766:	2006      	movs	r0, #6
 8006768:	f009 ff68 	bl	801063c <full_led_write>
	if(run_mode == LOW){
 800676c:	4b67      	ldr	r3, [pc, #412]	; (800690c <slalom_L90+0x1ac>)
 800676e:	781b      	ldrb	r3, [r3, #0]
 8006770:	b2db      	uxtb	r3, r3
 8006772:	2b01      	cmp	r3, #1
 8006774:	d12b      	bne.n	80067ce <slalom_L90+0x6e>
		slalomF(10000, SPEED_LOW, SLALOM_OFFSET_F, SLALOM_WALL_FL, SLALOM_WALL_FR);
 8006776:	23fa      	movs	r3, #250	; 0xfa
 8006778:	9300      	str	r3, [sp, #0]
 800677a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800677e:	2212      	movs	r2, #18
 8006780:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8006784:	f242 7010 	movw	r0, #10000	; 0x2710
 8006788:	f7fe fe72 	bl	8005470 <slalomF>
		slalomR(SLALOM_DEGACCEL, SLALOM_OMEGA, 90, SPEED_LOW);
 800678c:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8006790:	225a      	movs	r2, #90	; 0x5a
 8006792:	f240 2126 	movw	r1, #550	; 0x226
 8006796:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 800679a:	f7fe fee5 	bl	8005568 <slalomR>

		if(!MF.FLAG.XDIR){
 800679e:	4b5c      	ldr	r3, [pc, #368]	; (8006910 <slalom_L90+0x1b0>)
 80067a0:	881b      	ldrh	r3, [r3, #0]
 80067a2:	f3c3 3300 	ubfx	r3, r3, #12, #1
 80067a6:	b2db      	uxtb	r3, r3
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d104      	bne.n	80067b6 <slalom_L90+0x56>
			turn_dir(DIR_TURN_L90, 1);									//&90
 80067ac:	2101      	movs	r1, #1
 80067ae:	20ff      	movs	r0, #255	; 0xff
 80067b0:	f008 f8c4 	bl	800e93c <turn_dir>
 80067b4:	e003      	b.n	80067be <slalom_L90+0x5e>
		}else{
			turn_dir(DIR_TURN_L90_8, 3);								//&90
 80067b6:	2103      	movs	r1, #3
 80067b8:	20fe      	movs	r0, #254	; 0xfe
 80067ba:	f008 f8bf 	bl	800e93c <turn_dir>
		}
		slalomB(10000, SPEED_LOW, SLALOM_OFFSET_B);
 80067be:	2219      	movs	r2, #25
 80067c0:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80067c4:	f242 7010 	movw	r0, #10000	; 0x2710
 80067c8:	f7fe fff2 	bl	80057b0 <slalomB>
 80067cc:	e091      	b.n	80068f2 <slalom_L90+0x192>
	}else if(run_mode == MIDDLE){
 80067ce:	4b4f      	ldr	r3, [pc, #316]	; (800690c <slalom_L90+0x1ac>)
 80067d0:	781b      	ldrb	r3, [r3, #0]
 80067d2:	b2db      	uxtb	r3, r3
 80067d4:	2b02      	cmp	r3, #2
 80067d6:	d12b      	bne.n	8006830 <slalom_L90+0xd0>
		slalomF(10000, SPEED_MIDDLE, SLALOM_M_OFFSET_F, SLALOM_M_WALL_FL, SLALOM_M_WALL_FR);
 80067d8:	23f0      	movs	r3, #240	; 0xf0
 80067da:	9300      	str	r3, [sp, #0]
 80067dc:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80067e0:	2219      	movs	r2, #25
 80067e2:	f44f 7116 	mov.w	r1, #600	; 0x258
 80067e6:	f242 7010 	movw	r0, #10000	; 0x2710
 80067ea:	f7fe fe41 	bl	8005470 <slalomF>
		slalomR(SLALOM_M_DEGACCEL, SLALOM_M_OMEGA, 85, SPEED_MIDDLE);
 80067ee:	f44f 7316 	mov.w	r3, #600	; 0x258
 80067f2:	2255      	movs	r2, #85	; 0x55
 80067f4:	f44f 7161 	mov.w	r1, #900	; 0x384
 80067f8:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 80067fc:	f7fe feb4 	bl	8005568 <slalomR>

		if(!MF.FLAG.XDIR){
 8006800:	4b43      	ldr	r3, [pc, #268]	; (8006910 <slalom_L90+0x1b0>)
 8006802:	881b      	ldrh	r3, [r3, #0]
 8006804:	f3c3 3300 	ubfx	r3, r3, #12, #1
 8006808:	b2db      	uxtb	r3, r3
 800680a:	2b00      	cmp	r3, #0
 800680c:	d104      	bne.n	8006818 <slalom_L90+0xb8>
			turn_dir(DIR_TURN_L90, 1);									//&90
 800680e:	2101      	movs	r1, #1
 8006810:	20ff      	movs	r0, #255	; 0xff
 8006812:	f008 f893 	bl	800e93c <turn_dir>
 8006816:	e003      	b.n	8006820 <slalom_L90+0xc0>
		}else{
			turn_dir(DIR_TURN_L90_8, 3);								//&90
 8006818:	2103      	movs	r1, #3
 800681a:	20fe      	movs	r0, #254	; 0xfe
 800681c:	f008 f88e 	bl	800e93c <turn_dir>
		}
		slalomB(10000, SPEED_MIDDLE, SLALOM_M_OFFSET_B);
 8006820:	223c      	movs	r2, #60	; 0x3c
 8006822:	f44f 7116 	mov.w	r1, #600	; 0x258
 8006826:	f242 7010 	movw	r0, #10000	; 0x2710
 800682a:	f7fe ffc1 	bl	80057b0 <slalomB>
 800682e:	e060      	b.n	80068f2 <slalom_L90+0x192>
	}else if(run_mode == HIGH){
 8006830:	4b36      	ldr	r3, [pc, #216]	; (800690c <slalom_L90+0x1ac>)
 8006832:	781b      	ldrb	r3, [r3, #0]
 8006834:	b2db      	uxtb	r3, r3
 8006836:	2b03      	cmp	r3, #3
 8006838:	d12b      	bne.n	8006892 <slalom_L90+0x132>
		slalomF(10000, SPEED_HIGH, SLALOM_H_OFFSET_F, SLALOM_H_WALL_FL, SLALOM_H_WALL_FR);
 800683a:	23b4      	movs	r3, #180	; 0xb4
 800683c:	9300      	str	r3, [sp, #0]
 800683e:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8006842:	2216      	movs	r2, #22
 8006844:	f44f 7148 	mov.w	r1, #800	; 0x320
 8006848:	f242 7010 	movw	r0, #10000	; 0x2710
 800684c:	f7fe fe10 	bl	8005470 <slalomF>
		slalomR(SLALOM_H_DEGACCEL, SLALOM_H_OMEGA, 70, SPEED_HIGH);
 8006850:	f44f 7348 	mov.w	r3, #800	; 0x320
 8006854:	2246      	movs	r2, #70	; 0x46
 8006856:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 800685a:	f645 50c0 	movw	r0, #24000	; 0x5dc0
 800685e:	f7fe fe83 	bl	8005568 <slalomR>

		if(!MF.FLAG.XDIR){
 8006862:	4b2b      	ldr	r3, [pc, #172]	; (8006910 <slalom_L90+0x1b0>)
 8006864:	881b      	ldrh	r3, [r3, #0]
 8006866:	f3c3 3300 	ubfx	r3, r3, #12, #1
 800686a:	b2db      	uxtb	r3, r3
 800686c:	2b00      	cmp	r3, #0
 800686e:	d104      	bne.n	800687a <slalom_L90+0x11a>
			turn_dir(DIR_TURN_L90, 1);									//&90
 8006870:	2101      	movs	r1, #1
 8006872:	20ff      	movs	r0, #255	; 0xff
 8006874:	f008 f862 	bl	800e93c <turn_dir>
 8006878:	e003      	b.n	8006882 <slalom_L90+0x122>
		}else{
			turn_dir(DIR_TURN_L90_8, 3);								//&90
 800687a:	2103      	movs	r1, #3
 800687c:	20fe      	movs	r0, #254	; 0xfe
 800687e:	f008 f85d 	bl	800e93c <turn_dir>
		}
		slalomB(10000, SPEED_HIGH, SLALOM_H_OFFSET_B);
 8006882:	225a      	movs	r2, #90	; 0x5a
 8006884:	f44f 7148 	mov.w	r1, #800	; 0x320
 8006888:	f242 7010 	movw	r0, #10000	; 0x2710
 800688c:	f7fe ff90 	bl	80057b0 <slalomB>
 8006890:	e02f      	b.n	80068f2 <slalom_L90+0x192>
	}else if(run_mode == HIGH_HIGH){
 8006892:	4b1e      	ldr	r3, [pc, #120]	; (800690c <slalom_L90+0x1ac>)
 8006894:	781b      	ldrb	r3, [r3, #0]
 8006896:	b2db      	uxtb	r3, r3
 8006898:	2b04      	cmp	r3, #4
 800689a:	d12a      	bne.n	80068f2 <slalom_L90+0x192>
		slalomF(10000, SPEED_HIGH_HIGH, SLALOM_H_H_OFFSET_F, SLALOM_H_H_WALL_FL, SLALOM_H_H_WALL_FR);
 800689c:	23b4      	movs	r3, #180	; 0xb4
 800689e:	9300      	str	r3, [sp, #0]
 80068a0:	f44f 73b4 	mov.w	r3, #360	; 0x168
 80068a4:	220d      	movs	r2, #13
 80068a6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80068aa:	f242 7010 	movw	r0, #10000	; 0x2710
 80068ae:	f7fe fddf 	bl	8005470 <slalomF>
		slalomR(SLALOM_H_H_DEGACCEL, SLALOM_H_H_OMEGA, 70, SPEED_HIGH_HIGH);
 80068b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80068b6:	2246      	movs	r2, #70	; 0x46
 80068b8:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 80068bc:	f44f 40fa 	mov.w	r0, #32000	; 0x7d00
 80068c0:	f7fe fe52 	bl	8005568 <slalomR>

		if(!MF.FLAG.XDIR){
 80068c4:	4b12      	ldr	r3, [pc, #72]	; (8006910 <slalom_L90+0x1b0>)
 80068c6:	881b      	ldrh	r3, [r3, #0]
 80068c8:	f3c3 3300 	ubfx	r3, r3, #12, #1
 80068cc:	b2db      	uxtb	r3, r3
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d104      	bne.n	80068dc <slalom_L90+0x17c>
			turn_dir(DIR_TURN_L90, 1);									//&90
 80068d2:	2101      	movs	r1, #1
 80068d4:	20ff      	movs	r0, #255	; 0xff
 80068d6:	f008 f831 	bl	800e93c <turn_dir>
 80068da:	e003      	b.n	80068e4 <slalom_L90+0x184>
		}else{
			turn_dir(DIR_TURN_L90_8, 3);								//&90
 80068dc:	2103      	movs	r1, #3
 80068de:	20fe      	movs	r0, #254	; 0xfe
 80068e0:	f008 f82c 	bl	800e93c <turn_dir>
		}
		slalomB(10000, SPEED_HIGH_HIGH, SLALOM_H_H_OFFSET_B);
 80068e4:	2217      	movs	r2, #23
 80068e6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80068ea:	f242 7010 	movw	r0, #10000	; 0x2710
 80068ee:	f7fe ff5f 	bl	80057b0 <slalomB>
	}
	if(!MF.FLAG.SCND)get_wall_info();					//
 80068f2:	4b07      	ldr	r3, [pc, #28]	; (8006910 <slalom_L90+0x1b0>)
 80068f4:	881b      	ldrh	r3, [r3, #0]
 80068f6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80068fa:	b2db      	uxtb	r3, r3
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d101      	bne.n	8006904 <slalom_L90+0x1a4>
 8006900:	f009 fe28 	bl	8010554 <get_wall_info>
}
 8006904:	bf00      	nop
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}
 800690a:	bf00      	nop
 800690c:	20000456 	.word	0x20000456
 8006910:	20000f68 	.word	0x20000f68

08006914 <Lslalom_R90>:
//Lslalom_R90
// 90
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void Lslalom_R90(void){
 8006914:	b580      	push	{r7, lr}
 8006916:	b082      	sub	sp, #8
 8006918:	af02      	add	r7, sp, #8
	full_led_write(PURPLE);
 800691a:	2005      	movs	r0, #5
 800691c:	f009 fe8e 	bl	801063c <full_led_write>
	if(run_mode == LOW){
 8006920:	4b5f      	ldr	r3, [pc, #380]	; (8006aa0 <Lslalom_R90+0x18c>)
 8006922:	781b      	ldrb	r3, [r3, #0]
 8006924:	b2db      	uxtb	r3, r3
 8006926:	2b01      	cmp	r3, #1
 8006928:	d12a      	bne.n	8006980 <Lslalom_R90+0x6c>
		slalomF(10000, SPEED_LOW, LSLALOM_OFFSET_F, LSLALOM_WALL_FL, LSLALOM_WALL_FR);
 800692a:	2364      	movs	r3, #100	; 0x64
 800692c:	9300      	str	r3, [sp, #0]
 800692e:	23c8      	movs	r3, #200	; 0xc8
 8006930:	222d      	movs	r2, #45	; 0x2d
 8006932:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8006936:	f242 7010 	movw	r0, #10000	; 0x2710
 800693a:	f7fe fd99 	bl	8005470 <slalomF>
		slalomR(-LSLALOM_DEGACCEL, -LSLALOM_OMEGA, -90, SPEED_LOW);
 800693e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8006942:	f06f 0259 	mvn.w	r2, #89	; 0x59
 8006946:	f06f 01c7 	mvn.w	r1, #199	; 0xc7
 800694a:	4856      	ldr	r0, [pc, #344]	; (8006aa4 <Lslalom_R90+0x190>)
 800694c:	f7fe fe0c 	bl	8005568 <slalomR>

		if(!MF.FLAG.XDIR){
 8006950:	4b55      	ldr	r3, [pc, #340]	; (8006aa8 <Lslalom_R90+0x194>)
 8006952:	881b      	ldrh	r3, [r3, #0]
 8006954:	f3c3 3300 	ubfx	r3, r3, #12, #1
 8006958:	b2db      	uxtb	r3, r3
 800695a:	2b00      	cmp	r3, #0
 800695c:	d104      	bne.n	8006968 <Lslalom_R90+0x54>
			turn_dir(DIR_TURN_R90, 1);										//&90
 800695e:	2101      	movs	r1, #1
 8006960:	2001      	movs	r0, #1
 8006962:	f007 ffeb 	bl	800e93c <turn_dir>
 8006966:	e003      	b.n	8006970 <Lslalom_R90+0x5c>
		}else{
			turn_dir(DIR_TURN_R90_8, 3);									//&90
 8006968:	2103      	movs	r1, #3
 800696a:	2002      	movs	r0, #2
 800696c:	f007 ffe6 	bl	800e93c <turn_dir>
		}
		slalomB(10000, SPEED_LOW, LSLALOM_OFFSET_B);
 8006970:	2235      	movs	r2, #53	; 0x35
 8006972:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8006976:	f242 7010 	movw	r0, #10000	; 0x2710
 800697a:	f7fe ff19 	bl	80057b0 <slalomB>
		}else{
			turn_dir(DIR_TURN_R90_8, 3);									//&90
		}
		slalomB(10000, SPEED_HIGH_HIGH, LSLALOM_H_H_OFFSET_B);
	}
}
 800697e:	e08b      	b.n	8006a98 <Lslalom_R90+0x184>
	}else if(run_mode == MIDDLE){
 8006980:	4b47      	ldr	r3, [pc, #284]	; (8006aa0 <Lslalom_R90+0x18c>)
 8006982:	781b      	ldrb	r3, [r3, #0]
 8006984:	b2db      	uxtb	r3, r3
 8006986:	2b02      	cmp	r3, #2
 8006988:	d129      	bne.n	80069de <Lslalom_R90+0xca>
		slalomF(10000, SPEED_MIDDLE, LSLALOM_M_OFFSET_F, LSLALOM_M_WALL_FL, LSLALOM_M_WALL_FR);
 800698a:	2378      	movs	r3, #120	; 0x78
 800698c:	9300      	str	r3, [sp, #0]
 800698e:	23f0      	movs	r3, #240	; 0xf0
 8006990:	223c      	movs	r2, #60	; 0x3c
 8006992:	f44f 7116 	mov.w	r1, #600	; 0x258
 8006996:	f242 7010 	movw	r0, #10000	; 0x2710
 800699a:	f7fe fd69 	bl	8005470 <slalomF>
		slalomR(-LSLALOM_M_DEGACCEL, -LSLALOM_M_OMEGA, -90, SPEED_MIDDLE);
 800699e:	f44f 7316 	mov.w	r3, #600	; 0x258
 80069a2:	f06f 0259 	mvn.w	r2, #89	; 0x59
 80069a6:	4941      	ldr	r1, [pc, #260]	; (8006aac <Lslalom_R90+0x198>)
 80069a8:	4841      	ldr	r0, [pc, #260]	; (8006ab0 <Lslalom_R90+0x19c>)
 80069aa:	f7fe fddd 	bl	8005568 <slalomR>
		if(!MF.FLAG.XDIR){
 80069ae:	4b3e      	ldr	r3, [pc, #248]	; (8006aa8 <Lslalom_R90+0x194>)
 80069b0:	881b      	ldrh	r3, [r3, #0]
 80069b2:	f3c3 3300 	ubfx	r3, r3, #12, #1
 80069b6:	b2db      	uxtb	r3, r3
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d104      	bne.n	80069c6 <Lslalom_R90+0xb2>
			turn_dir(DIR_TURN_R90, 1);										//&90
 80069bc:	2101      	movs	r1, #1
 80069be:	2001      	movs	r0, #1
 80069c0:	f007 ffbc 	bl	800e93c <turn_dir>
 80069c4:	e003      	b.n	80069ce <Lslalom_R90+0xba>
			turn_dir(DIR_TURN_R90_8, 3);									//&90
 80069c6:	2103      	movs	r1, #3
 80069c8:	2002      	movs	r0, #2
 80069ca:	f007 ffb7 	bl	800e93c <turn_dir>
		slalomB(10000, SPEED_MIDDLE, LSLALOM_M_OFFSET_B);
 80069ce:	2258      	movs	r2, #88	; 0x58
 80069d0:	f44f 7116 	mov.w	r1, #600	; 0x258
 80069d4:	f242 7010 	movw	r0, #10000	; 0x2710
 80069d8:	f7fe feea 	bl	80057b0 <slalomB>
}
 80069dc:	e05c      	b.n	8006a98 <Lslalom_R90+0x184>
	}else if(run_mode == HIGH){
 80069de:	4b30      	ldr	r3, [pc, #192]	; (8006aa0 <Lslalom_R90+0x18c>)
 80069e0:	781b      	ldrb	r3, [r3, #0]
 80069e2:	b2db      	uxtb	r3, r3
 80069e4:	2b03      	cmp	r3, #3
 80069e6:	d129      	bne.n	8006a3c <Lslalom_R90+0x128>
		slalomF(10000, SPEED_HIGH, LSLALOM_H_OFFSET_F, LSLALOM_H_WALL_FL, LSLALOM_H_WALL_FR);
 80069e8:	2364      	movs	r3, #100	; 0x64
 80069ea:	9300      	str	r3, [sp, #0]
 80069ec:	23c8      	movs	r3, #200	; 0xc8
 80069ee:	222d      	movs	r2, #45	; 0x2d
 80069f0:	f44f 7148 	mov.w	r1, #800	; 0x320
 80069f4:	f242 7010 	movw	r0, #10000	; 0x2710
 80069f8:	f7fe fd3a 	bl	8005470 <slalomF>
		slalomR(-LSLALOM_H_DEGACCEL, -LSLALOM_H_OMEGA, -90, SPEED_HIGH);
 80069fc:	f44f 7348 	mov.w	r3, #800	; 0x320
 8006a00:	f06f 0259 	mvn.w	r2, #89	; 0x59
 8006a04:	492b      	ldr	r1, [pc, #172]	; (8006ab4 <Lslalom_R90+0x1a0>)
 8006a06:	482c      	ldr	r0, [pc, #176]	; (8006ab8 <Lslalom_R90+0x1a4>)
 8006a08:	f7fe fdae 	bl	8005568 <slalomR>
		if(!MF.FLAG.XDIR){
 8006a0c:	4b26      	ldr	r3, [pc, #152]	; (8006aa8 <Lslalom_R90+0x194>)
 8006a0e:	881b      	ldrh	r3, [r3, #0]
 8006a10:	f3c3 3300 	ubfx	r3, r3, #12, #1
 8006a14:	b2db      	uxtb	r3, r3
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d104      	bne.n	8006a24 <Lslalom_R90+0x110>
			turn_dir(DIR_TURN_R90, 1);										//&90
 8006a1a:	2101      	movs	r1, #1
 8006a1c:	2001      	movs	r0, #1
 8006a1e:	f007 ff8d 	bl	800e93c <turn_dir>
 8006a22:	e003      	b.n	8006a2c <Lslalom_R90+0x118>
			turn_dir(DIR_TURN_R90_8, 3);									//&90
 8006a24:	2103      	movs	r1, #3
 8006a26:	2002      	movs	r0, #2
 8006a28:	f007 ff88 	bl	800e93c <turn_dir>
		slalomB(10000, SPEED_HIGH, LSLALOM_H_OFFSET_B);
 8006a2c:	2258      	movs	r2, #88	; 0x58
 8006a2e:	f44f 7148 	mov.w	r1, #800	; 0x320
 8006a32:	f242 7010 	movw	r0, #10000	; 0x2710
 8006a36:	f7fe febb 	bl	80057b0 <slalomB>
}
 8006a3a:	e02d      	b.n	8006a98 <Lslalom_R90+0x184>
	}else if(run_mode == HIGH_HIGH){
 8006a3c:	4b18      	ldr	r3, [pc, #96]	; (8006aa0 <Lslalom_R90+0x18c>)
 8006a3e:	781b      	ldrb	r3, [r3, #0]
 8006a40:	b2db      	uxtb	r3, r3
 8006a42:	2b04      	cmp	r3, #4
 8006a44:	d128      	bne.n	8006a98 <Lslalom_R90+0x184>
		slalomF(10000, SPEED_HIGH_HIGH, LSLALOM_H_H_OFFSET_F, LSLALOM_H_H_WALL_FL, LSLALOM_H_H_WALL_FR);
 8006a46:	2364      	movs	r3, #100	; 0x64
 8006a48:	9300      	str	r3, [sp, #0]
 8006a4a:	23c8      	movs	r3, #200	; 0xc8
 8006a4c:	2236      	movs	r2, #54	; 0x36
 8006a4e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006a52:	f242 7010 	movw	r0, #10000	; 0x2710
 8006a56:	f7fe fd0b 	bl	8005470 <slalomF>
		slalomR(-LSLALOM_H_H_DEGACCEL, -LSLALOM_H_H_OMEGA, -90, SPEED_HIGH_HIGH);
 8006a5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006a5e:	f06f 0259 	mvn.w	r2, #89	; 0x59
 8006a62:	4916      	ldr	r1, [pc, #88]	; (8006abc <Lslalom_R90+0x1a8>)
 8006a64:	4816      	ldr	r0, [pc, #88]	; (8006ac0 <Lslalom_R90+0x1ac>)
 8006a66:	f7fe fd7f 	bl	8005568 <slalomR>
		if(!MF.FLAG.XDIR){
 8006a6a:	4b0f      	ldr	r3, [pc, #60]	; (8006aa8 <Lslalom_R90+0x194>)
 8006a6c:	881b      	ldrh	r3, [r3, #0]
 8006a6e:	f3c3 3300 	ubfx	r3, r3, #12, #1
 8006a72:	b2db      	uxtb	r3, r3
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d104      	bne.n	8006a82 <Lslalom_R90+0x16e>
			turn_dir(DIR_TURN_R90, 1);										//&90
 8006a78:	2101      	movs	r1, #1
 8006a7a:	2001      	movs	r0, #1
 8006a7c:	f007 ff5e 	bl	800e93c <turn_dir>
 8006a80:	e003      	b.n	8006a8a <Lslalom_R90+0x176>
			turn_dir(DIR_TURN_R90_8, 3);									//&90
 8006a82:	2103      	movs	r1, #3
 8006a84:	2002      	movs	r0, #2
 8006a86:	f007 ff59 	bl	800e93c <turn_dir>
		slalomB(10000, SPEED_HIGH_HIGH, LSLALOM_H_H_OFFSET_B);
 8006a8a:	2236      	movs	r2, #54	; 0x36
 8006a8c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006a90:	f242 7010 	movw	r0, #10000	; 0x2710
 8006a94:	f7fe fe8c 	bl	80057b0 <slalomB>
}
 8006a98:	bf00      	nop
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}
 8006a9e:	bf00      	nop
 8006aa0:	20000456 	.word	0x20000456
 8006aa4:	fffff830 	.word	0xfffff830
 8006aa8:	20000f68 	.word	0x20000f68
 8006aac:	fffffe70 	.word	0xfffffe70
 8006ab0:	fffff060 	.word	0xfffff060
 8006ab4:	fffffda8 	.word	0xfffffda8
 8006ab8:	ffffee6c 	.word	0xffffee6c
 8006abc:	fffffce0 	.word	0xfffffce0
 8006ac0:	ffffe0c0 	.word	0xffffe0c0

08006ac4 <Lslalom_L90>:
//Lslalom_L90
// 90
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void Lslalom_L90(void){
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b082      	sub	sp, #8
 8006ac8:	af02      	add	r7, sp, #8
	full_led_write(YELLOW);
 8006aca:	2006      	movs	r0, #6
 8006acc:	f009 fdb6 	bl	801063c <full_led_write>
	if(run_mode == LOW){
 8006ad0:	4b60      	ldr	r3, [pc, #384]	; (8006c54 <Lslalom_L90+0x190>)
 8006ad2:	781b      	ldrb	r3, [r3, #0]
 8006ad4:	b2db      	uxtb	r3, r3
 8006ad6:	2b01      	cmp	r3, #1
 8006ad8:	d129      	bne.n	8006b2e <Lslalom_L90+0x6a>
		slalomF(10000, SPEED_LOW, LSLALOM_OFFSET_F, LSLALOM_WALL_FL, LSLALOM_WALL_FR);
 8006ada:	2364      	movs	r3, #100	; 0x64
 8006adc:	9300      	str	r3, [sp, #0]
 8006ade:	23c8      	movs	r3, #200	; 0xc8
 8006ae0:	222d      	movs	r2, #45	; 0x2d
 8006ae2:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8006ae6:	f242 7010 	movw	r0, #10000	; 0x2710
 8006aea:	f7fe fcc1 	bl	8005470 <slalomF>
		slalomR(LSLALOM_DEGACCEL, LSLALOM_OMEGA, 90, SPEED_LOW);
 8006aee:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8006af2:	225a      	movs	r2, #90	; 0x5a
 8006af4:	21c8      	movs	r1, #200	; 0xc8
 8006af6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8006afa:	f7fe fd35 	bl	8005568 <slalomR>

		if(!MF.FLAG.XDIR){
 8006afe:	4b56      	ldr	r3, [pc, #344]	; (8006c58 <Lslalom_L90+0x194>)
 8006b00:	881b      	ldrh	r3, [r3, #0]
 8006b02:	f3c3 3300 	ubfx	r3, r3, #12, #1
 8006b06:	b2db      	uxtb	r3, r3
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d104      	bne.n	8006b16 <Lslalom_L90+0x52>
			turn_dir(DIR_TURN_L90, 1);										//&90
 8006b0c:	2101      	movs	r1, #1
 8006b0e:	20ff      	movs	r0, #255	; 0xff
 8006b10:	f007 ff14 	bl	800e93c <turn_dir>
 8006b14:	e003      	b.n	8006b1e <Lslalom_L90+0x5a>
		}else{
			turn_dir(DIR_TURN_L90_8, 3);									//&90
 8006b16:	2103      	movs	r1, #3
 8006b18:	20fe      	movs	r0, #254	; 0xfe
 8006b1a:	f007 ff0f 	bl	800e93c <turn_dir>
		}
		slalomB(10000, SPEED_LOW, LSLALOM_OFFSET_B);
 8006b1e:	2235      	movs	r2, #53	; 0x35
 8006b20:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8006b24:	f242 7010 	movw	r0, #10000	; 0x2710
 8006b28:	f7fe fe42 	bl	80057b0 <slalomB>
		}else{
			turn_dir(DIR_TURN_L90_8, 3);									//&90
		}
		slalomB(10000, SPEED_HIGH_HIGH, LSLALOM_H_H_OFFSET_B);
	}
}
 8006b2c:	e08e      	b.n	8006c4c <Lslalom_L90+0x188>
	}else if(run_mode == MIDDLE){
 8006b2e:	4b49      	ldr	r3, [pc, #292]	; (8006c54 <Lslalom_L90+0x190>)
 8006b30:	781b      	ldrb	r3, [r3, #0]
 8006b32:	b2db      	uxtb	r3, r3
 8006b34:	2b02      	cmp	r3, #2
 8006b36:	d12a      	bne.n	8006b8e <Lslalom_L90+0xca>
		slalomF(10000, SPEED_MIDDLE, LSLALOM_M_OFFSET_F, LSLALOM_M_WALL_FL, LSLALOM_M_WALL_FR);
 8006b38:	2378      	movs	r3, #120	; 0x78
 8006b3a:	9300      	str	r3, [sp, #0]
 8006b3c:	23f0      	movs	r3, #240	; 0xf0
 8006b3e:	223c      	movs	r2, #60	; 0x3c
 8006b40:	f44f 7116 	mov.w	r1, #600	; 0x258
 8006b44:	f242 7010 	movw	r0, #10000	; 0x2710
 8006b48:	f7fe fc92 	bl	8005470 <slalomF>
		slalomR(LSLALOM_M_DEGACCEL, LSLALOM_M_OMEGA, 90, SPEED_MIDDLE);
 8006b4c:	f44f 7316 	mov.w	r3, #600	; 0x258
 8006b50:	225a      	movs	r2, #90	; 0x5a
 8006b52:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8006b56:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8006b5a:	f7fe fd05 	bl	8005568 <slalomR>
		if(!MF.FLAG.XDIR){
 8006b5e:	4b3e      	ldr	r3, [pc, #248]	; (8006c58 <Lslalom_L90+0x194>)
 8006b60:	881b      	ldrh	r3, [r3, #0]
 8006b62:	f3c3 3300 	ubfx	r3, r3, #12, #1
 8006b66:	b2db      	uxtb	r3, r3
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d104      	bne.n	8006b76 <Lslalom_L90+0xb2>
			turn_dir(DIR_TURN_L90, 1);										//&90
 8006b6c:	2101      	movs	r1, #1
 8006b6e:	20ff      	movs	r0, #255	; 0xff
 8006b70:	f007 fee4 	bl	800e93c <turn_dir>
 8006b74:	e003      	b.n	8006b7e <Lslalom_L90+0xba>
			turn_dir(DIR_TURN_L90_8, 3);									//&90
 8006b76:	2103      	movs	r1, #3
 8006b78:	20fe      	movs	r0, #254	; 0xfe
 8006b7a:	f007 fedf 	bl	800e93c <turn_dir>
		slalomB(10000, SPEED_MIDDLE, LSLALOM_M_OFFSET_B);
 8006b7e:	2258      	movs	r2, #88	; 0x58
 8006b80:	f44f 7116 	mov.w	r1, #600	; 0x258
 8006b84:	f242 7010 	movw	r0, #10000	; 0x2710
 8006b88:	f7fe fe12 	bl	80057b0 <slalomB>
}
 8006b8c:	e05e      	b.n	8006c4c <Lslalom_L90+0x188>
	}else if(run_mode == HIGH){
 8006b8e:	4b31      	ldr	r3, [pc, #196]	; (8006c54 <Lslalom_L90+0x190>)
 8006b90:	781b      	ldrb	r3, [r3, #0]
 8006b92:	b2db      	uxtb	r3, r3
 8006b94:	2b03      	cmp	r3, #3
 8006b96:	d12a      	bne.n	8006bee <Lslalom_L90+0x12a>
		slalomF(10000, SPEED_HIGH, LSLALOM_H_OFFSET_F, LSLALOM_H_WALL_FL, LSLALOM_H_WALL_FR);
 8006b98:	2364      	movs	r3, #100	; 0x64
 8006b9a:	9300      	str	r3, [sp, #0]
 8006b9c:	23c8      	movs	r3, #200	; 0xc8
 8006b9e:	222d      	movs	r2, #45	; 0x2d
 8006ba0:	f44f 7148 	mov.w	r1, #800	; 0x320
 8006ba4:	f242 7010 	movw	r0, #10000	; 0x2710
 8006ba8:	f7fe fc62 	bl	8005470 <slalomF>
		slalomR(LSLALOM_H_DEGACCEL, LSLALOM_H_OMEGA, 90, SPEED_HIGH);
 8006bac:	f44f 7348 	mov.w	r3, #800	; 0x320
 8006bb0:	225a      	movs	r2, #90	; 0x5a
 8006bb2:	f44f 7116 	mov.w	r1, #600	; 0x258
 8006bb6:	f241 1094 	movw	r0, #4500	; 0x1194
 8006bba:	f7fe fcd5 	bl	8005568 <slalomR>
		if(!MF.FLAG.XDIR){
 8006bbe:	4b26      	ldr	r3, [pc, #152]	; (8006c58 <Lslalom_L90+0x194>)
 8006bc0:	881b      	ldrh	r3, [r3, #0]
 8006bc2:	f3c3 3300 	ubfx	r3, r3, #12, #1
 8006bc6:	b2db      	uxtb	r3, r3
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d104      	bne.n	8006bd6 <Lslalom_L90+0x112>
			turn_dir(DIR_TURN_L90, 1);										//&90
 8006bcc:	2101      	movs	r1, #1
 8006bce:	20ff      	movs	r0, #255	; 0xff
 8006bd0:	f007 feb4 	bl	800e93c <turn_dir>
 8006bd4:	e003      	b.n	8006bde <Lslalom_L90+0x11a>
			turn_dir(DIR_TURN_L90_8, 3);									//&90
 8006bd6:	2103      	movs	r1, #3
 8006bd8:	20fe      	movs	r0, #254	; 0xfe
 8006bda:	f007 feaf 	bl	800e93c <turn_dir>
		slalomB(10000, SPEED_HIGH, LSLALOM_H_OFFSET_B);
 8006bde:	2258      	movs	r2, #88	; 0x58
 8006be0:	f44f 7148 	mov.w	r1, #800	; 0x320
 8006be4:	f242 7010 	movw	r0, #10000	; 0x2710
 8006be8:	f7fe fde2 	bl	80057b0 <slalomB>
}
 8006bec:	e02e      	b.n	8006c4c <Lslalom_L90+0x188>
	}else if(run_mode == HIGH_HIGH){
 8006bee:	4b19      	ldr	r3, [pc, #100]	; (8006c54 <Lslalom_L90+0x190>)
 8006bf0:	781b      	ldrb	r3, [r3, #0]
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	2b04      	cmp	r3, #4
 8006bf6:	d129      	bne.n	8006c4c <Lslalom_L90+0x188>
		slalomF(10000, SPEED_HIGH_HIGH, LSLALOM_H_H_OFFSET_F, LSLALOM_H_H_WALL_FL, LSLALOM_H_H_WALL_FR);
 8006bf8:	2364      	movs	r3, #100	; 0x64
 8006bfa:	9300      	str	r3, [sp, #0]
 8006bfc:	23c8      	movs	r3, #200	; 0xc8
 8006bfe:	2236      	movs	r2, #54	; 0x36
 8006c00:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006c04:	f242 7010 	movw	r0, #10000	; 0x2710
 8006c08:	f7fe fc32 	bl	8005470 <slalomF>
		slalomR(LSLALOM_H_H_DEGACCEL, LSLALOM_H_H_OMEGA, 90, SPEED_HIGH_HIGH);
 8006c0c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006c10:	225a      	movs	r2, #90	; 0x5a
 8006c12:	f44f 7148 	mov.w	r1, #800	; 0x320
 8006c16:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8006c1a:	f7fe fca5 	bl	8005568 <slalomR>
		if(!MF.FLAG.XDIR){
 8006c1e:	4b0e      	ldr	r3, [pc, #56]	; (8006c58 <Lslalom_L90+0x194>)
 8006c20:	881b      	ldrh	r3, [r3, #0]
 8006c22:	f3c3 3300 	ubfx	r3, r3, #12, #1
 8006c26:	b2db      	uxtb	r3, r3
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d104      	bne.n	8006c36 <Lslalom_L90+0x172>
			turn_dir(DIR_TURN_L90, 1);										//&90
 8006c2c:	2101      	movs	r1, #1
 8006c2e:	20ff      	movs	r0, #255	; 0xff
 8006c30:	f007 fe84 	bl	800e93c <turn_dir>
 8006c34:	e003      	b.n	8006c3e <Lslalom_L90+0x17a>
			turn_dir(DIR_TURN_L90_8, 3);									//&90
 8006c36:	2103      	movs	r1, #3
 8006c38:	20fe      	movs	r0, #254	; 0xfe
 8006c3a:	f007 fe7f 	bl	800e93c <turn_dir>
		slalomB(10000, SPEED_HIGH_HIGH, LSLALOM_H_H_OFFSET_B);
 8006c3e:	2236      	movs	r2, #54	; 0x36
 8006c40:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006c44:	f242 7010 	movw	r0, #10000	; 0x2710
 8006c48:	f7fe fdb2 	bl	80057b0 <slalomB>
}
 8006c4c:	bf00      	nop
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}
 8006c52:	bf00      	nop
 8006c54:	20000456 	.word	0x20000456
 8006c58:	20000f68 	.word	0x20000f68

08006c5c <Lslalom_R180>:
//Lslalom_R180
// 180
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void Lslalom_R180(void){
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b082      	sub	sp, #8
 8006c60:	af02      	add	r7, sp, #8
	full_led_write(GREEN);
 8006c62:	2002      	movs	r0, #2
 8006c64:	f009 fcea 	bl	801063c <full_led_write>
	if(run_mode == LOW){
 8006c68:	4b66      	ldr	r3, [pc, #408]	; (8006e04 <Lslalom_R180+0x1a8>)
 8006c6a:	781b      	ldrb	r3, [r3, #0]
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	2b01      	cmp	r3, #1
 8006c70:	d12d      	bne.n	8006cce <Lslalom_R180+0x72>
		slalomF(10000, SPEED_LOW, LROTATE_OFFSET_F, LROTATE_WALL_FL, LROTATE_WALL_FR);
 8006c72:	2364      	movs	r3, #100	; 0x64
 8006c74:	9300      	str	r3, [sp, #0]
 8006c76:	23c8      	movs	r3, #200	; 0xc8
 8006c78:	223c      	movs	r2, #60	; 0x3c
 8006c7a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8006c7e:	f242 7010 	movw	r0, #10000	; 0x2710
 8006c82:	f7fe fbf5 	bl	8005470 <slalomF>
		slalomR(-LROTATE_DEGACCEL, -LROTATE_OMEGA, -180, SPEED_LOW);
 8006c86:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8006c8a:	f06f 02b3 	mvn.w	r2, #179	; 0xb3
 8006c8e:	495e      	ldr	r1, [pc, #376]	; (8006e08 <Lslalom_R180+0x1ac>)
 8006c90:	485e      	ldr	r0, [pc, #376]	; (8006e0c <Lslalom_R180+0x1b0>)
 8006c92:	f7fe fc69 	bl	8005568 <slalomR>

		if(!MF.FLAG.XDIR){
 8006c96:	4b5e      	ldr	r3, [pc, #376]	; (8006e10 <Lslalom_R180+0x1b4>)
 8006c98:	881b      	ldrh	r3, [r3, #0]
 8006c9a:	f3c3 3300 	ubfx	r3, r3, #12, #1
 8006c9e:	b2db      	uxtb	r3, r3
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d108      	bne.n	8006cb6 <Lslalom_R180+0x5a>
			turn_dir(DIR_TURN_R90, 1);									//&90
 8006ca4:	2101      	movs	r1, #1
 8006ca6:	2001      	movs	r0, #1
 8006ca8:	f007 fe48 	bl	800e93c <turn_dir>
			turn_dir(DIR_TURN_R90, 1);									//&90
 8006cac:	2101      	movs	r1, #1
 8006cae:	2001      	movs	r0, #1
 8006cb0:	f007 fe44 	bl	800e93c <turn_dir>
 8006cb4:	e003      	b.n	8006cbe <Lslalom_R180+0x62>
		}else{
			turn_dir(DIR_TURN_R180_8, 3);									//&90
 8006cb6:	2103      	movs	r1, #3
 8006cb8:	2004      	movs	r0, #4
 8006cba:	f007 fe3f 	bl	800e93c <turn_dir>
		}
		slalomB(10000, SPEED_LOW, LROTATE_OFFSET_B);
 8006cbe:	2250      	movs	r2, #80	; 0x50
 8006cc0:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8006cc4:	f242 7010 	movw	r0, #10000	; 0x2710
 8006cc8:	f7fe fd72 	bl	80057b0 <slalomB>
		}else{
			turn_dir(DIR_TURN_R180_8, 3);									//&90
		}
		slalomB(10000, SPEED_HIGH_HIGH, LROTATE_H_H_OFFSET_B);
	}
}
 8006ccc:	e097      	b.n	8006dfe <Lslalom_R180+0x1a2>
	}else if(run_mode == MIDDLE){
 8006cce:	4b4d      	ldr	r3, [pc, #308]	; (8006e04 <Lslalom_R180+0x1a8>)
 8006cd0:	781b      	ldrb	r3, [r3, #0]
 8006cd2:	b2db      	uxtb	r3, r3
 8006cd4:	2b02      	cmp	r3, #2
 8006cd6:	d12d      	bne.n	8006d34 <Lslalom_R180+0xd8>
		slalomF(10000, SPEED_MIDDLE, LROTATE_M_OFFSET_F, LROTATE_M_WALL_FL, LROTATE_M_WALL_FR);
 8006cd8:	2364      	movs	r3, #100	; 0x64
 8006cda:	9300      	str	r3, [sp, #0]
 8006cdc:	23c8      	movs	r3, #200	; 0xc8
 8006cde:	2232      	movs	r2, #50	; 0x32
 8006ce0:	f44f 7116 	mov.w	r1, #600	; 0x258
 8006ce4:	f242 7010 	movw	r0, #10000	; 0x2710
 8006ce8:	f7fe fbc2 	bl	8005470 <slalomF>
		slalomR(-LROTATE_M_DEGACCEL, -LROTATE_M_OMEGA, -180, SPEED_MIDDLE);
 8006cec:	f44f 7316 	mov.w	r3, #600	; 0x258
 8006cf0:	f06f 02b3 	mvn.w	r2, #179	; 0xb3
 8006cf4:	4947      	ldr	r1, [pc, #284]	; (8006e14 <Lslalom_R180+0x1b8>)
 8006cf6:	4848      	ldr	r0, [pc, #288]	; (8006e18 <Lslalom_R180+0x1bc>)
 8006cf8:	f7fe fc36 	bl	8005568 <slalomR>
		if(!MF.FLAG.XDIR){
 8006cfc:	4b44      	ldr	r3, [pc, #272]	; (8006e10 <Lslalom_R180+0x1b4>)
 8006cfe:	881b      	ldrh	r3, [r3, #0]
 8006d00:	f3c3 3300 	ubfx	r3, r3, #12, #1
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d108      	bne.n	8006d1c <Lslalom_R180+0xc0>
			turn_dir(DIR_TURN_R90, 1);									//&90
 8006d0a:	2101      	movs	r1, #1
 8006d0c:	2001      	movs	r0, #1
 8006d0e:	f007 fe15 	bl	800e93c <turn_dir>
			turn_dir(DIR_TURN_R90, 1);									//&90
 8006d12:	2101      	movs	r1, #1
 8006d14:	2001      	movs	r0, #1
 8006d16:	f007 fe11 	bl	800e93c <turn_dir>
 8006d1a:	e003      	b.n	8006d24 <Lslalom_R180+0xc8>
			turn_dir(DIR_TURN_R180_8, 3);									//&90
 8006d1c:	2103      	movs	r1, #3
 8006d1e:	2004      	movs	r0, #4
 8006d20:	f007 fe0c 	bl	800e93c <turn_dir>
		slalomB(10000, SPEED_MIDDLE, LROTATE_M_OFFSET_B);
 8006d24:	224e      	movs	r2, #78	; 0x4e
 8006d26:	f44f 7116 	mov.w	r1, #600	; 0x258
 8006d2a:	f242 7010 	movw	r0, #10000	; 0x2710
 8006d2e:	f7fe fd3f 	bl	80057b0 <slalomB>
}
 8006d32:	e064      	b.n	8006dfe <Lslalom_R180+0x1a2>
	}else if(run_mode == HIGH){
 8006d34:	4b33      	ldr	r3, [pc, #204]	; (8006e04 <Lslalom_R180+0x1a8>)
 8006d36:	781b      	ldrb	r3, [r3, #0]
 8006d38:	b2db      	uxtb	r3, r3
 8006d3a:	2b03      	cmp	r3, #3
 8006d3c:	d12d      	bne.n	8006d9a <Lslalom_R180+0x13e>
		slalomF(10000, SPEED_HIGH, LROTATE_H_OFFSET_F, LROTATE_H_WALL_FL, LROTATE_H_WALL_FR);
 8006d3e:	235a      	movs	r3, #90	; 0x5a
 8006d40:	9300      	str	r3, [sp, #0]
 8006d42:	23b4      	movs	r3, #180	; 0xb4
 8006d44:	221c      	movs	r2, #28
 8006d46:	f44f 7148 	mov.w	r1, #800	; 0x320
 8006d4a:	f242 7010 	movw	r0, #10000	; 0x2710
 8006d4e:	f7fe fb8f 	bl	8005470 <slalomF>
		slalomR(-LROTATE_H_DEGACCEL, -LROTATE_H_OMEGA, -180, SPEED_HIGH);
 8006d52:	f44f 7348 	mov.w	r3, #800	; 0x320
 8006d56:	f06f 02b3 	mvn.w	r2, #179	; 0xb3
 8006d5a:	4930      	ldr	r1, [pc, #192]	; (8006e1c <Lslalom_R180+0x1c0>)
 8006d5c:	482e      	ldr	r0, [pc, #184]	; (8006e18 <Lslalom_R180+0x1bc>)
 8006d5e:	f7fe fc03 	bl	8005568 <slalomR>
		if(!MF.FLAG.XDIR){
 8006d62:	4b2b      	ldr	r3, [pc, #172]	; (8006e10 <Lslalom_R180+0x1b4>)
 8006d64:	881b      	ldrh	r3, [r3, #0]
 8006d66:	f3c3 3300 	ubfx	r3, r3, #12, #1
 8006d6a:	b2db      	uxtb	r3, r3
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d108      	bne.n	8006d82 <Lslalom_R180+0x126>
			turn_dir(DIR_TURN_R90, 1);									//&90
 8006d70:	2101      	movs	r1, #1
 8006d72:	2001      	movs	r0, #1
 8006d74:	f007 fde2 	bl	800e93c <turn_dir>
			turn_dir(DIR_TURN_R90, 1);									//&90
 8006d78:	2101      	movs	r1, #1
 8006d7a:	2001      	movs	r0, #1
 8006d7c:	f007 fdde 	bl	800e93c <turn_dir>
 8006d80:	e003      	b.n	8006d8a <Lslalom_R180+0x12e>
			turn_dir(DIR_TURN_R180_8, 3);									//&90
 8006d82:	2103      	movs	r1, #3
 8006d84:	2004      	movs	r0, #4
 8006d86:	f007 fdd9 	bl	800e93c <turn_dir>
		slalomB(10000, SPEED_HIGH, LROTATE_H_OFFSET_B);
 8006d8a:	224e      	movs	r2, #78	; 0x4e
 8006d8c:	f44f 7148 	mov.w	r1, #800	; 0x320
 8006d90:	f242 7010 	movw	r0, #10000	; 0x2710
 8006d94:	f7fe fd0c 	bl	80057b0 <slalomB>
}
 8006d98:	e031      	b.n	8006dfe <Lslalom_R180+0x1a2>
	}else if(run_mode == HIGH_HIGH){
 8006d9a:	4b1a      	ldr	r3, [pc, #104]	; (8006e04 <Lslalom_R180+0x1a8>)
 8006d9c:	781b      	ldrb	r3, [r3, #0]
 8006d9e:	b2db      	uxtb	r3, r3
 8006da0:	2b04      	cmp	r3, #4
 8006da2:	d12c      	bne.n	8006dfe <Lslalom_R180+0x1a2>
		slalomF(10000, SPEED_HIGH_HIGH, LROTATE_H_H_OFFSET_F, LROTATE_H_H_WALL_FL, LROTATE_H_H_WALL_FR);
 8006da4:	235a      	movs	r3, #90	; 0x5a
 8006da6:	9300      	str	r3, [sp, #0]
 8006da8:	23b4      	movs	r3, #180	; 0xb4
 8006daa:	2235      	movs	r2, #53	; 0x35
 8006dac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006db0:	f242 7010 	movw	r0, #10000	; 0x2710
 8006db4:	f7fe fb5c 	bl	8005470 <slalomF>
		slalomR(-LROTATE_H_H_DEGACCEL, -LROTATE_H_H_OMEGA, -180, SPEED_HIGH_HIGH);
 8006db8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006dbc:	f06f 02b3 	mvn.w	r2, #179	; 0xb3
 8006dc0:	4917      	ldr	r1, [pc, #92]	; (8006e20 <Lslalom_R180+0x1c4>)
 8006dc2:	4818      	ldr	r0, [pc, #96]	; (8006e24 <Lslalom_R180+0x1c8>)
 8006dc4:	f7fe fbd0 	bl	8005568 <slalomR>
		if(!MF.FLAG.XDIR){
 8006dc8:	4b11      	ldr	r3, [pc, #68]	; (8006e10 <Lslalom_R180+0x1b4>)
 8006dca:	881b      	ldrh	r3, [r3, #0]
 8006dcc:	f3c3 3300 	ubfx	r3, r3, #12, #1
 8006dd0:	b2db      	uxtb	r3, r3
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d108      	bne.n	8006de8 <Lslalom_R180+0x18c>
			turn_dir(DIR_TURN_R90, 1);									//&90
 8006dd6:	2101      	movs	r1, #1
 8006dd8:	2001      	movs	r0, #1
 8006dda:	f007 fdaf 	bl	800e93c <turn_dir>
			turn_dir(DIR_TURN_R90, 1);									//&90
 8006dde:	2101      	movs	r1, #1
 8006de0:	2001      	movs	r0, #1
 8006de2:	f007 fdab 	bl	800e93c <turn_dir>
 8006de6:	e003      	b.n	8006df0 <Lslalom_R180+0x194>
			turn_dir(DIR_TURN_R180_8, 3);									//&90
 8006de8:	2103      	movs	r1, #3
 8006dea:	2004      	movs	r0, #4
 8006dec:	f007 fda6 	bl	800e93c <turn_dir>
		slalomB(10000, SPEED_HIGH_HIGH, LROTATE_H_H_OFFSET_B);
 8006df0:	2235      	movs	r2, #53	; 0x35
 8006df2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006df6:	f242 7010 	movw	r0, #10000	; 0x2710
 8006dfa:	f7fe fcd9 	bl	80057b0 <slalomB>
}
 8006dfe:	bf00      	nop
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bd80      	pop	{r7, pc}
 8006e04:	20000456 	.word	0x20000456
 8006e08:	fffffefc 	.word	0xfffffefc
 8006e0c:	fffff830 	.word	0xfffff830
 8006e10:	20000f68 	.word	0x20000f68
 8006e14:	fffffe74 	.word	0xfffffe74
 8006e18:	fffff448 	.word	0xfffff448
 8006e1c:	fffffdd0 	.word	0xfffffdd0
 8006e20:	fffffd6c 	.word	0xfffffd6c
 8006e24:	ffffe0c0 	.word	0xffffe0c0

08006e28 <Lslalom_L180>:
//Lslalom_L180
// 180
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void Lslalom_L180(void){
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b082      	sub	sp, #8
 8006e2c:	af02      	add	r7, sp, #8
	full_led_write(GREEN);
 8006e2e:	2002      	movs	r0, #2
 8006e30:	f009 fc04 	bl	801063c <full_led_write>
	if(run_mode == LOW){
 8006e34:	4b68      	ldr	r3, [pc, #416]	; (8006fd8 <Lslalom_L180+0x1b0>)
 8006e36:	781b      	ldrb	r3, [r3, #0]
 8006e38:	b2db      	uxtb	r3, r3
 8006e3a:	2b01      	cmp	r3, #1
 8006e3c:	d12e      	bne.n	8006e9c <Lslalom_L180+0x74>
		slalomF(10000, SPEED_LOW, LROTATE_OFFSET_F, LROTATE_WALL_FL, LROTATE_WALL_FR);
 8006e3e:	2364      	movs	r3, #100	; 0x64
 8006e40:	9300      	str	r3, [sp, #0]
 8006e42:	23c8      	movs	r3, #200	; 0xc8
 8006e44:	223c      	movs	r2, #60	; 0x3c
 8006e46:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8006e4a:	f242 7010 	movw	r0, #10000	; 0x2710
 8006e4e:	f7fe fb0f 	bl	8005470 <slalomF>
		slalomR(LROTATE_DEGACCEL, LROTATE_OMEGA, 180, SPEED_LOW);
 8006e52:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8006e56:	22b4      	movs	r2, #180	; 0xb4
 8006e58:	f44f 7182 	mov.w	r1, #260	; 0x104
 8006e5c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8006e60:	f7fe fb82 	bl	8005568 <slalomR>

		if(!MF.FLAG.XDIR){
 8006e64:	4b5d      	ldr	r3, [pc, #372]	; (8006fdc <Lslalom_L180+0x1b4>)
 8006e66:	881b      	ldrh	r3, [r3, #0]
 8006e68:	f3c3 3300 	ubfx	r3, r3, #12, #1
 8006e6c:	b2db      	uxtb	r3, r3
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d108      	bne.n	8006e84 <Lslalom_L180+0x5c>
			turn_dir(DIR_TURN_L90, 1);									//&90
 8006e72:	2101      	movs	r1, #1
 8006e74:	20ff      	movs	r0, #255	; 0xff
 8006e76:	f007 fd61 	bl	800e93c <turn_dir>
			turn_dir(DIR_TURN_L90, 1);									//&90
 8006e7a:	2101      	movs	r1, #1
 8006e7c:	20ff      	movs	r0, #255	; 0xff
 8006e7e:	f007 fd5d 	bl	800e93c <turn_dir>
 8006e82:	e003      	b.n	8006e8c <Lslalom_L180+0x64>
		}else{
			turn_dir(DIR_TURN_L180_8, 3);									//&90
 8006e84:	2103      	movs	r1, #3
 8006e86:	20fc      	movs	r0, #252	; 0xfc
 8006e88:	f007 fd58 	bl	800e93c <turn_dir>
		}
		slalomB(10000, SPEED_LOW, LROTATE_OFFSET_B);
 8006e8c:	2250      	movs	r2, #80	; 0x50
 8006e8e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8006e92:	f242 7010 	movw	r0, #10000	; 0x2710
 8006e96:	f7fe fc8b 	bl	80057b0 <slalomB>
		}else{
			turn_dir(DIR_TURN_L180_8, 3);									//&90
		}
		slalomB(10000, SPEED_HIGH_HIGH, LROTATE_H_H_OFFSET_B);
	}
}
 8006e9a:	e09a      	b.n	8006fd2 <Lslalom_L180+0x1aa>
	}else if(run_mode == MIDDLE){
 8006e9c:	4b4e      	ldr	r3, [pc, #312]	; (8006fd8 <Lslalom_L180+0x1b0>)
 8006e9e:	781b      	ldrb	r3, [r3, #0]
 8006ea0:	b2db      	uxtb	r3, r3
 8006ea2:	2b02      	cmp	r3, #2
 8006ea4:	d12e      	bne.n	8006f04 <Lslalom_L180+0xdc>
		slalomF(10000, SPEED_MIDDLE, LROTATE_M_OFFSET_F, LROTATE_M_WALL_FL, LROTATE_M_WALL_FR);
 8006ea6:	2364      	movs	r3, #100	; 0x64
 8006ea8:	9300      	str	r3, [sp, #0]
 8006eaa:	23c8      	movs	r3, #200	; 0xc8
 8006eac:	2232      	movs	r2, #50	; 0x32
 8006eae:	f44f 7116 	mov.w	r1, #600	; 0x258
 8006eb2:	f242 7010 	movw	r0, #10000	; 0x2710
 8006eb6:	f7fe fadb 	bl	8005470 <slalomF>
		slalomR(LROTATE_M_DEGACCEL, LROTATE_M_OMEGA, 180, SPEED_MIDDLE);
 8006eba:	f44f 7316 	mov.w	r3, #600	; 0x258
 8006ebe:	22b4      	movs	r2, #180	; 0xb4
 8006ec0:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 8006ec4:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8006ec8:	f7fe fb4e 	bl	8005568 <slalomR>
		if(!MF.FLAG.XDIR){
 8006ecc:	4b43      	ldr	r3, [pc, #268]	; (8006fdc <Lslalom_L180+0x1b4>)
 8006ece:	881b      	ldrh	r3, [r3, #0]
 8006ed0:	f3c3 3300 	ubfx	r3, r3, #12, #1
 8006ed4:	b2db      	uxtb	r3, r3
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d108      	bne.n	8006eec <Lslalom_L180+0xc4>
			turn_dir(DIR_TURN_L90, 1);									//&90
 8006eda:	2101      	movs	r1, #1
 8006edc:	20ff      	movs	r0, #255	; 0xff
 8006ede:	f007 fd2d 	bl	800e93c <turn_dir>
			turn_dir(DIR_TURN_L90, 1);									//&90
 8006ee2:	2101      	movs	r1, #1
 8006ee4:	20ff      	movs	r0, #255	; 0xff
 8006ee6:	f007 fd29 	bl	800e93c <turn_dir>
 8006eea:	e003      	b.n	8006ef4 <Lslalom_L180+0xcc>
			turn_dir(DIR_TURN_L180_8, 3);									//&90
 8006eec:	2103      	movs	r1, #3
 8006eee:	20fc      	movs	r0, #252	; 0xfc
 8006ef0:	f007 fd24 	bl	800e93c <turn_dir>
		slalomB(10000, SPEED_MIDDLE, LROTATE_M_OFFSET_B);
 8006ef4:	224e      	movs	r2, #78	; 0x4e
 8006ef6:	f44f 7116 	mov.w	r1, #600	; 0x258
 8006efa:	f242 7010 	movw	r0, #10000	; 0x2710
 8006efe:	f7fe fc57 	bl	80057b0 <slalomB>
}
 8006f02:	e066      	b.n	8006fd2 <Lslalom_L180+0x1aa>
	}else if(run_mode == HIGH){
 8006f04:	4b34      	ldr	r3, [pc, #208]	; (8006fd8 <Lslalom_L180+0x1b0>)
 8006f06:	781b      	ldrb	r3, [r3, #0]
 8006f08:	b2db      	uxtb	r3, r3
 8006f0a:	2b03      	cmp	r3, #3
 8006f0c:	d12e      	bne.n	8006f6c <Lslalom_L180+0x144>
		slalomF(10000, SPEED_HIGH, LROTATE_H_OFFSET_F, LROTATE_H_WALL_FL, LROTATE_H_WALL_FR);
 8006f0e:	235a      	movs	r3, #90	; 0x5a
 8006f10:	9300      	str	r3, [sp, #0]
 8006f12:	23b4      	movs	r3, #180	; 0xb4
 8006f14:	221c      	movs	r2, #28
 8006f16:	f44f 7148 	mov.w	r1, #800	; 0x320
 8006f1a:	f242 7010 	movw	r0, #10000	; 0x2710
 8006f1e:	f7fe faa7 	bl	8005470 <slalomF>
		slalomR(LROTATE_H_DEGACCEL, LROTATE_H_OMEGA, 180, SPEED_HIGH);
 8006f22:	f44f 7348 	mov.w	r3, #800	; 0x320
 8006f26:	22b4      	movs	r2, #180	; 0xb4
 8006f28:	f44f 710c 	mov.w	r1, #560	; 0x230
 8006f2c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8006f30:	f7fe fb1a 	bl	8005568 <slalomR>
		if(!MF.FLAG.XDIR){
 8006f34:	4b29      	ldr	r3, [pc, #164]	; (8006fdc <Lslalom_L180+0x1b4>)
 8006f36:	881b      	ldrh	r3, [r3, #0]
 8006f38:	f3c3 3300 	ubfx	r3, r3, #12, #1
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d108      	bne.n	8006f54 <Lslalom_L180+0x12c>
			turn_dir(DIR_TURN_L90, 1);									//&90
 8006f42:	2101      	movs	r1, #1
 8006f44:	20ff      	movs	r0, #255	; 0xff
 8006f46:	f007 fcf9 	bl	800e93c <turn_dir>
			turn_dir(DIR_TURN_L90, 1);									//&90
 8006f4a:	2101      	movs	r1, #1
 8006f4c:	20ff      	movs	r0, #255	; 0xff
 8006f4e:	f007 fcf5 	bl	800e93c <turn_dir>
 8006f52:	e003      	b.n	8006f5c <Lslalom_L180+0x134>
			turn_dir(DIR_TURN_L180_8, 3);									//&90
 8006f54:	2103      	movs	r1, #3
 8006f56:	20fc      	movs	r0, #252	; 0xfc
 8006f58:	f007 fcf0 	bl	800e93c <turn_dir>
		slalomB(10000, SPEED_HIGH, LROTATE_H_OFFSET_B);
 8006f5c:	224e      	movs	r2, #78	; 0x4e
 8006f5e:	f44f 7148 	mov.w	r1, #800	; 0x320
 8006f62:	f242 7010 	movw	r0, #10000	; 0x2710
 8006f66:	f7fe fc23 	bl	80057b0 <slalomB>
}
 8006f6a:	e032      	b.n	8006fd2 <Lslalom_L180+0x1aa>
	}else if(run_mode == HIGH_HIGH){
 8006f6c:	4b1a      	ldr	r3, [pc, #104]	; (8006fd8 <Lslalom_L180+0x1b0>)
 8006f6e:	781b      	ldrb	r3, [r3, #0]
 8006f70:	b2db      	uxtb	r3, r3
 8006f72:	2b04      	cmp	r3, #4
 8006f74:	d12d      	bne.n	8006fd2 <Lslalom_L180+0x1aa>
		slalomF(10000, SPEED_HIGH_HIGH, LROTATE_H_H_OFFSET_F, LROTATE_H_H_WALL_FL, LROTATE_H_H_WALL_FR);
 8006f76:	235a      	movs	r3, #90	; 0x5a
 8006f78:	9300      	str	r3, [sp, #0]
 8006f7a:	23b4      	movs	r3, #180	; 0xb4
 8006f7c:	2235      	movs	r2, #53	; 0x35
 8006f7e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006f82:	f242 7010 	movw	r0, #10000	; 0x2710
 8006f86:	f7fe fa73 	bl	8005470 <slalomF>
		slalomR(LROTATE_H_H_DEGACCEL, LROTATE_H_H_OMEGA, 180, SPEED_HIGH_HIGH);
 8006f8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006f8e:	22b4      	movs	r2, #180	; 0xb4
 8006f90:	f44f 7125 	mov.w	r1, #660	; 0x294
 8006f94:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8006f98:	f7fe fae6 	bl	8005568 <slalomR>
		if(!MF.FLAG.XDIR){
 8006f9c:	4b0f      	ldr	r3, [pc, #60]	; (8006fdc <Lslalom_L180+0x1b4>)
 8006f9e:	881b      	ldrh	r3, [r3, #0]
 8006fa0:	f3c3 3300 	ubfx	r3, r3, #12, #1
 8006fa4:	b2db      	uxtb	r3, r3
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d108      	bne.n	8006fbc <Lslalom_L180+0x194>
			turn_dir(DIR_TURN_L90, 1);									//&90
 8006faa:	2101      	movs	r1, #1
 8006fac:	20ff      	movs	r0, #255	; 0xff
 8006fae:	f007 fcc5 	bl	800e93c <turn_dir>
			turn_dir(DIR_TURN_L90, 1);									//&90
 8006fb2:	2101      	movs	r1, #1
 8006fb4:	20ff      	movs	r0, #255	; 0xff
 8006fb6:	f007 fcc1 	bl	800e93c <turn_dir>
 8006fba:	e003      	b.n	8006fc4 <Lslalom_L180+0x19c>
			turn_dir(DIR_TURN_L180_8, 3);									//&90
 8006fbc:	2103      	movs	r1, #3
 8006fbe:	20fc      	movs	r0, #252	; 0xfc
 8006fc0:	f007 fcbc 	bl	800e93c <turn_dir>
		slalomB(10000, SPEED_HIGH_HIGH, LROTATE_H_H_OFFSET_B);
 8006fc4:	2235      	movs	r2, #53	; 0x35
 8006fc6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006fca:	f242 7010 	movw	r0, #10000	; 0x2710
 8006fce:	f7fe fbef 	bl	80057b0 <slalomB>
}
 8006fd2:	bf00      	nop
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd80      	pop	{r7, pc}
 8006fd8:	20000456 	.word	0x20000456
 8006fdc:	20000f68 	.word	0x20000f68

08006fe0 <v_R45>:
//v_R45
// 45
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void v_R45(void){
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b082      	sub	sp, #8
 8006fe4:	af02      	add	r7, sp, #8
	full_led_write(PURPLE);
 8006fe6:	2005      	movs	r0, #5
 8006fe8:	f009 fb28 	bl	801063c <full_led_write>
	if(run_mode == LOW){
 8006fec:	4bb6      	ldr	r3, [pc, #728]	; (80072c8 <v_R45+0x2e8>)
 8006fee:	781b      	ldrb	r3, [r3, #0]
 8006ff0:	b2db      	uxtb	r3, r3
 8006ff2:	2b01      	cmp	r3, #1
 8006ff4:	d155      	bne.n	80070a2 <v_R45+0xc2>
		if(!MF2.FLAG.V){
 8006ff6:	4bb5      	ldr	r3, [pc, #724]	; (80072cc <v_R45+0x2ec>)
 8006ff8:	881b      	ldrh	r3, [r3, #0]
 8006ffa:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006ffe:	b2db      	uxtb	r3, r3
 8007000:	2b00      	cmp	r3, #0
 8007002:	d10c      	bne.n	800701e <v_R45+0x3e>
			slalomF(10000, SPEED_LOW, V_OFFSET_F, NO_WALL, NO_WALL);
 8007004:	f241 3388 	movw	r3, #5000	; 0x1388
 8007008:	9300      	str	r3, [sp, #0]
 800700a:	f241 3388 	movw	r3, #5000	; 0x1388
 800700e:	2228      	movs	r2, #40	; 0x28
 8007010:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007014:	f242 7010 	movw	r0, #10000	; 0x2710
 8007018:	f7fe fa2a 	bl	8005470 <slalomF>
 800701c:	e00b      	b.n	8007036 <v_R45+0x56>
		}else{
			slalomF(10000, SPEED_LOW, V_OFFSET_B, NO_WALL, NO_WALL);
 800701e:	f241 3388 	movw	r3, #5000	; 0x1388
 8007022:	9300      	str	r3, [sp, #0]
 8007024:	f241 3388 	movw	r3, #5000	; 0x1388
 8007028:	2255      	movs	r2, #85	; 0x55
 800702a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800702e:	f242 7010 	movw	r0, #10000	; 0x2710
 8007032:	f7fe fa1d 	bl	8005470 <slalomF>
		}
		slalomR(-V_DEGACCEL, -V_OMEGA, -45, SPEED_LOW);
 8007036:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800703a:	f06f 022c 	mvn.w	r2, #44	; 0x2c
 800703e:	49a4      	ldr	r1, [pc, #656]	; (80072d0 <v_R45+0x2f0>)
 8007040:	48a4      	ldr	r0, [pc, #656]	; (80072d4 <v_R45+0x2f4>)
 8007042:	f7fe fa91 	bl	8005568 <slalomR>

		turn_dir(DIR_TURN_R45_8, 3);									//a
 8007046:	2103      	movs	r1, #3
 8007048:	2001      	movs	r0, #1
 800704a:	f007 fc77 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 800704e:	4b9f      	ldr	r3, [pc, #636]	; (80072cc <v_R45+0x2ec>)
 8007050:	881b      	ldrh	r3, [r3, #0]
 8007052:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007056:	b2db      	uxtb	r3, r3
 8007058:	3301      	adds	r3, #1
 800705a:	2b00      	cmp	r3, #0
 800705c:	f003 0301 	and.w	r3, r3, #1
 8007060:	bfb8      	it	lt
 8007062:	425b      	neglt	r3, r3
 8007064:	f003 0301 	and.w	r3, r3, #1
 8007068:	b2d9      	uxtb	r1, r3
 800706a:	4a98      	ldr	r2, [pc, #608]	; (80072cc <v_R45+0x2ec>)
 800706c:	8813      	ldrh	r3, [r2, #0]
 800706e:	f361 03c3 	bfi	r3, r1, #3, #1
 8007072:	8013      	strh	r3, [r2, #0]

		if(!MF2.FLAG.V){
 8007074:	4b95      	ldr	r3, [pc, #596]	; (80072cc <v_R45+0x2ec>)
 8007076:	881b      	ldrh	r3, [r3, #0]
 8007078:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800707c:	b2db      	uxtb	r3, r3
 800707e:	2b00      	cmp	r3, #0
 8007080:	d107      	bne.n	8007092 <v_R45+0xb2>
			slalomB(10000, SPEED_LOW, V_OFFSET_F);
 8007082:	2228      	movs	r2, #40	; 0x28
 8007084:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007088:	f242 7010 	movw	r0, #10000	; 0x2710
 800708c:	f7fe fb90 	bl	80057b0 <slalomB>
			slalomB(10000, SPEED_HIGH_HIGH, V_H_H_OFFSET_F);
		}else{
			slalomB(10000, SPEED_HIGH_HIGH, V_H_H_OFFSET_B);
		}
	}
}
 8007090:	e117      	b.n	80072c2 <v_R45+0x2e2>
			slalomB(10000, SPEED_LOW, V_OFFSET_B);
 8007092:	2255      	movs	r2, #85	; 0x55
 8007094:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007098:	f242 7010 	movw	r0, #10000	; 0x2710
 800709c:	f7fe fb88 	bl	80057b0 <slalomB>
}
 80070a0:	e10f      	b.n	80072c2 <v_R45+0x2e2>
	}else if(run_mode == MIDDLE){
 80070a2:	4b89      	ldr	r3, [pc, #548]	; (80072c8 <v_R45+0x2e8>)
 80070a4:	781b      	ldrb	r3, [r3, #0]
 80070a6:	b2db      	uxtb	r3, r3
 80070a8:	2b02      	cmp	r3, #2
 80070aa:	d155      	bne.n	8007158 <v_R45+0x178>
		if(!MF2.FLAG.V){
 80070ac:	4b87      	ldr	r3, [pc, #540]	; (80072cc <v_R45+0x2ec>)
 80070ae:	881b      	ldrh	r3, [r3, #0]
 80070b0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80070b4:	b2db      	uxtb	r3, r3
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d10c      	bne.n	80070d4 <v_R45+0xf4>
			slalomF(10000, SPEED_MIDDLE, V_M_OFFSET_F, NO_WALL, NO_WALL);
 80070ba:	f241 3388 	movw	r3, #5000	; 0x1388
 80070be:	9300      	str	r3, [sp, #0]
 80070c0:	f241 3388 	movw	r3, #5000	; 0x1388
 80070c4:	2228      	movs	r2, #40	; 0x28
 80070c6:	f44f 7116 	mov.w	r1, #600	; 0x258
 80070ca:	f242 7010 	movw	r0, #10000	; 0x2710
 80070ce:	f7fe f9cf 	bl	8005470 <slalomF>
 80070d2:	e00b      	b.n	80070ec <v_R45+0x10c>
			slalomF(10000, SPEED_MIDDLE, V_M_OFFSET_B-22, NO_WALL, NO_WALL);
 80070d4:	f241 3388 	movw	r3, #5000	; 0x1388
 80070d8:	9300      	str	r3, [sp, #0]
 80070da:	f241 3388 	movw	r3, #5000	; 0x1388
 80070de:	224a      	movs	r2, #74	; 0x4a
 80070e0:	f44f 7116 	mov.w	r1, #600	; 0x258
 80070e4:	f242 7010 	movw	r0, #10000	; 0x2710
 80070e8:	f7fe f9c2 	bl	8005470 <slalomF>
		slalomR(-V_M_DEGACCEL, -V_M_OMEGA, -45, SPEED_MIDDLE);
 80070ec:	f44f 7316 	mov.w	r3, #600	; 0x258
 80070f0:	f06f 022c 	mvn.w	r2, #44	; 0x2c
 80070f4:	4978      	ldr	r1, [pc, #480]	; (80072d8 <v_R45+0x2f8>)
 80070f6:	4879      	ldr	r0, [pc, #484]	; (80072dc <v_R45+0x2fc>)
 80070f8:	f7fe fa36 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_R45_8, 3);									//a
 80070fc:	2103      	movs	r1, #3
 80070fe:	2001      	movs	r0, #1
 8007100:	f007 fc1c 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 8007104:	4b71      	ldr	r3, [pc, #452]	; (80072cc <v_R45+0x2ec>)
 8007106:	881b      	ldrh	r3, [r3, #0]
 8007108:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800710c:	b2db      	uxtb	r3, r3
 800710e:	3301      	adds	r3, #1
 8007110:	2b00      	cmp	r3, #0
 8007112:	f003 0301 	and.w	r3, r3, #1
 8007116:	bfb8      	it	lt
 8007118:	425b      	neglt	r3, r3
 800711a:	f003 0301 	and.w	r3, r3, #1
 800711e:	b2d9      	uxtb	r1, r3
 8007120:	4a6a      	ldr	r2, [pc, #424]	; (80072cc <v_R45+0x2ec>)
 8007122:	8813      	ldrh	r3, [r2, #0]
 8007124:	f361 03c3 	bfi	r3, r1, #3, #1
 8007128:	8013      	strh	r3, [r2, #0]
		if(!MF2.FLAG.V){
 800712a:	4b68      	ldr	r3, [pc, #416]	; (80072cc <v_R45+0x2ec>)
 800712c:	881b      	ldrh	r3, [r3, #0]
 800712e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007132:	b2db      	uxtb	r3, r3
 8007134:	2b00      	cmp	r3, #0
 8007136:	d107      	bne.n	8007148 <v_R45+0x168>
			slalomB(10000, SPEED_MIDDLE, V_M_OFFSET_F+35);
 8007138:	224b      	movs	r2, #75	; 0x4b
 800713a:	f44f 7116 	mov.w	r1, #600	; 0x258
 800713e:	f242 7010 	movw	r0, #10000	; 0x2710
 8007142:	f7fe fb35 	bl	80057b0 <slalomB>
}
 8007146:	e0bc      	b.n	80072c2 <v_R45+0x2e2>
			slalomB(10000, SPEED_MIDDLE, V_M_OFFSET_B);
 8007148:	2260      	movs	r2, #96	; 0x60
 800714a:	f44f 7116 	mov.w	r1, #600	; 0x258
 800714e:	f242 7010 	movw	r0, #10000	; 0x2710
 8007152:	f7fe fb2d 	bl	80057b0 <slalomB>
}
 8007156:	e0b4      	b.n	80072c2 <v_R45+0x2e2>
	}else if(run_mode == HIGH){
 8007158:	4b5b      	ldr	r3, [pc, #364]	; (80072c8 <v_R45+0x2e8>)
 800715a:	781b      	ldrb	r3, [r3, #0]
 800715c:	b2db      	uxtb	r3, r3
 800715e:	2b03      	cmp	r3, #3
 8007160:	d155      	bne.n	800720e <v_R45+0x22e>
		if(!MF2.FLAG.V){
 8007162:	4b5a      	ldr	r3, [pc, #360]	; (80072cc <v_R45+0x2ec>)
 8007164:	881b      	ldrh	r3, [r3, #0]
 8007166:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800716a:	b2db      	uxtb	r3, r3
 800716c:	2b00      	cmp	r3, #0
 800716e:	d10c      	bne.n	800718a <v_R45+0x1aa>
			slalomF(10000, SPEED_HIGH, V_H_OFFSET_F, NO_WALL, NO_WALL);
 8007170:	f241 3388 	movw	r3, #5000	; 0x1388
 8007174:	9300      	str	r3, [sp, #0]
 8007176:	f241 3388 	movw	r3, #5000	; 0x1388
 800717a:	2217      	movs	r2, #23
 800717c:	f44f 7148 	mov.w	r1, #800	; 0x320
 8007180:	f242 7010 	movw	r0, #10000	; 0x2710
 8007184:	f7fe f974 	bl	8005470 <slalomF>
 8007188:	e00b      	b.n	80071a2 <v_R45+0x1c2>
			slalomF(10000, SPEED_HIGH, V_H_OFFSET_B, NO_WALL, NO_WALL);
 800718a:	f241 3388 	movw	r3, #5000	; 0x1388
 800718e:	9300      	str	r3, [sp, #0]
 8007190:	f241 3388 	movw	r3, #5000	; 0x1388
 8007194:	224b      	movs	r2, #75	; 0x4b
 8007196:	f44f 7148 	mov.w	r1, #800	; 0x320
 800719a:	f242 7010 	movw	r0, #10000	; 0x2710
 800719e:	f7fe f967 	bl	8005470 <slalomF>
		slalomR(-V_H_DEGACCEL, -V_H_OMEGA, -45, SPEED_HIGH);
 80071a2:	f44f 7348 	mov.w	r3, #800	; 0x320
 80071a6:	f06f 022c 	mvn.w	r2, #44	; 0x2c
 80071aa:	494b      	ldr	r1, [pc, #300]	; (80072d8 <v_R45+0x2f8>)
 80071ac:	484b      	ldr	r0, [pc, #300]	; (80072dc <v_R45+0x2fc>)
 80071ae:	f7fe f9db 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_R45_8, 3);									//a
 80071b2:	2103      	movs	r1, #3
 80071b4:	2001      	movs	r0, #1
 80071b6:	f007 fbc1 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 80071ba:	4b44      	ldr	r3, [pc, #272]	; (80072cc <v_R45+0x2ec>)
 80071bc:	881b      	ldrh	r3, [r3, #0]
 80071be:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80071c2:	b2db      	uxtb	r3, r3
 80071c4:	3301      	adds	r3, #1
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	f003 0301 	and.w	r3, r3, #1
 80071cc:	bfb8      	it	lt
 80071ce:	425b      	neglt	r3, r3
 80071d0:	f003 0301 	and.w	r3, r3, #1
 80071d4:	b2d9      	uxtb	r1, r3
 80071d6:	4a3d      	ldr	r2, [pc, #244]	; (80072cc <v_R45+0x2ec>)
 80071d8:	8813      	ldrh	r3, [r2, #0]
 80071da:	f361 03c3 	bfi	r3, r1, #3, #1
 80071de:	8013      	strh	r3, [r2, #0]
		if(!MF2.FLAG.V){
 80071e0:	4b3a      	ldr	r3, [pc, #232]	; (80072cc <v_R45+0x2ec>)
 80071e2:	881b      	ldrh	r3, [r3, #0]
 80071e4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80071e8:	b2db      	uxtb	r3, r3
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d107      	bne.n	80071fe <v_R45+0x21e>
			slalomB(10000, SPEED_HIGH, V_H_OFFSET_F);
 80071ee:	2217      	movs	r2, #23
 80071f0:	f44f 7148 	mov.w	r1, #800	; 0x320
 80071f4:	f242 7010 	movw	r0, #10000	; 0x2710
 80071f8:	f7fe fada 	bl	80057b0 <slalomB>
}
 80071fc:	e061      	b.n	80072c2 <v_R45+0x2e2>
			slalomB(10000, SPEED_HIGH, V_H_OFFSET_B);
 80071fe:	224b      	movs	r2, #75	; 0x4b
 8007200:	f44f 7148 	mov.w	r1, #800	; 0x320
 8007204:	f242 7010 	movw	r0, #10000	; 0x2710
 8007208:	f7fe fad2 	bl	80057b0 <slalomB>
}
 800720c:	e059      	b.n	80072c2 <v_R45+0x2e2>
	}else if(run_mode == HIGH_HIGH){
 800720e:	4b2e      	ldr	r3, [pc, #184]	; (80072c8 <v_R45+0x2e8>)
 8007210:	781b      	ldrb	r3, [r3, #0]
 8007212:	b2db      	uxtb	r3, r3
 8007214:	2b04      	cmp	r3, #4
 8007216:	d154      	bne.n	80072c2 <v_R45+0x2e2>
		if(!MF2.FLAG.V){
 8007218:	4b2c      	ldr	r3, [pc, #176]	; (80072cc <v_R45+0x2ec>)
 800721a:	881b      	ldrh	r3, [r3, #0]
 800721c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007220:	b2db      	uxtb	r3, r3
 8007222:	2b00      	cmp	r3, #0
 8007224:	d10c      	bne.n	8007240 <v_R45+0x260>
			slalomF(10000, SPEED_HIGH_HIGH, V_H_H_OFFSET_F, NO_WALL, NO_WALL);
 8007226:	f241 3388 	movw	r3, #5000	; 0x1388
 800722a:	9300      	str	r3, [sp, #0]
 800722c:	f241 3388 	movw	r3, #5000	; 0x1388
 8007230:	2214      	movs	r2, #20
 8007232:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007236:	f242 7010 	movw	r0, #10000	; 0x2710
 800723a:	f7fe f919 	bl	8005470 <slalomF>
 800723e:	e00b      	b.n	8007258 <v_R45+0x278>
			slalomF(10000, SPEED_HIGH_HIGH, V_H_H_OFFSET_B, NO_WALL, NO_WALL);
 8007240:	f241 3388 	movw	r3, #5000	; 0x1388
 8007244:	9300      	str	r3, [sp, #0]
 8007246:	f241 3388 	movw	r3, #5000	; 0x1388
 800724a:	223a      	movs	r2, #58	; 0x3a
 800724c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007250:	f242 7010 	movw	r0, #10000	; 0x2710
 8007254:	f7fe f90c 	bl	8005470 <slalomF>
		slalomR(-V_H_H_DEGACCEL, -V_H_H_OMEGA, -45, SPEED_HIGH_HIGH);
 8007258:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800725c:	f06f 022c 	mvn.w	r2, #44	; 0x2c
 8007260:	491f      	ldr	r1, [pc, #124]	; (80072e0 <v_R45+0x300>)
 8007262:	4820      	ldr	r0, [pc, #128]	; (80072e4 <v_R45+0x304>)
 8007264:	f7fe f980 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_R45_8, 3);									//a
 8007268:	2103      	movs	r1, #3
 800726a:	2001      	movs	r0, #1
 800726c:	f007 fb66 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 8007270:	4b16      	ldr	r3, [pc, #88]	; (80072cc <v_R45+0x2ec>)
 8007272:	881b      	ldrh	r3, [r3, #0]
 8007274:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007278:	b2db      	uxtb	r3, r3
 800727a:	3301      	adds	r3, #1
 800727c:	2b00      	cmp	r3, #0
 800727e:	f003 0301 	and.w	r3, r3, #1
 8007282:	bfb8      	it	lt
 8007284:	425b      	neglt	r3, r3
 8007286:	f003 0301 	and.w	r3, r3, #1
 800728a:	b2d9      	uxtb	r1, r3
 800728c:	4a0f      	ldr	r2, [pc, #60]	; (80072cc <v_R45+0x2ec>)
 800728e:	8813      	ldrh	r3, [r2, #0]
 8007290:	f361 03c3 	bfi	r3, r1, #3, #1
 8007294:	8013      	strh	r3, [r2, #0]
		if(!MF2.FLAG.V){
 8007296:	4b0d      	ldr	r3, [pc, #52]	; (80072cc <v_R45+0x2ec>)
 8007298:	881b      	ldrh	r3, [r3, #0]
 800729a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800729e:	b2db      	uxtb	r3, r3
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d107      	bne.n	80072b4 <v_R45+0x2d4>
			slalomB(10000, SPEED_HIGH_HIGH, V_H_H_OFFSET_F);
 80072a4:	2214      	movs	r2, #20
 80072a6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80072aa:	f242 7010 	movw	r0, #10000	; 0x2710
 80072ae:	f7fe fa7f 	bl	80057b0 <slalomB>
}
 80072b2:	e006      	b.n	80072c2 <v_R45+0x2e2>
			slalomB(10000, SPEED_HIGH_HIGH, V_H_H_OFFSET_B);
 80072b4:	223a      	movs	r2, #58	; 0x3a
 80072b6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80072ba:	f242 7010 	movw	r0, #10000	; 0x2710
 80072be:	f7fe fa77 	bl	80057b0 <slalomB>
}
 80072c2:	bf00      	nop
 80072c4:	46bd      	mov	sp, r7
 80072c6:	bd80      	pop	{r7, pc}
 80072c8:	20000456 	.word	0x20000456
 80072cc:	20000f64 	.word	0x20000f64
 80072d0:	fffffed4 	.word	0xfffffed4
 80072d4:	fffff448 	.word	0xfffff448
 80072d8:	fffffe70 	.word	0xfffffe70
 80072dc:	ffffe0c0 	.word	0xffffe0c0
 80072e0:	fffffda8 	.word	0xfffffda8
 80072e4:	ffffd8f0 	.word	0xffffd8f0

080072e8 <v_L45>:
//v_L45
// 45
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void v_L45(void){
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b082      	sub	sp, #8
 80072ec:	af02      	add	r7, sp, #8
	full_led_write(YELLOW);
 80072ee:	2006      	movs	r0, #6
 80072f0:	f009 f9a4 	bl	801063c <full_led_write>
	if(run_mode == LOW){
 80072f4:	4bb8      	ldr	r3, [pc, #736]	; (80075d8 <v_L45+0x2f0>)
 80072f6:	781b      	ldrb	r3, [r3, #0]
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d156      	bne.n	80073ac <v_L45+0xc4>
		if(!MF2.FLAG.V){
 80072fe:	4bb7      	ldr	r3, [pc, #732]	; (80075dc <v_L45+0x2f4>)
 8007300:	881b      	ldrh	r3, [r3, #0]
 8007302:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007306:	b2db      	uxtb	r3, r3
 8007308:	2b00      	cmp	r3, #0
 800730a:	d10c      	bne.n	8007326 <v_L45+0x3e>
			slalomF(10000, SPEED_LOW, V_OFFSET_F, NO_WALL, NO_WALL);
 800730c:	f241 3388 	movw	r3, #5000	; 0x1388
 8007310:	9300      	str	r3, [sp, #0]
 8007312:	f241 3388 	movw	r3, #5000	; 0x1388
 8007316:	2228      	movs	r2, #40	; 0x28
 8007318:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800731c:	f242 7010 	movw	r0, #10000	; 0x2710
 8007320:	f7fe f8a6 	bl	8005470 <slalomF>
 8007324:	e00b      	b.n	800733e <v_L45+0x56>
		}else{
			slalomF(10000, SPEED_LOW, V_OFFSET_B, NO_WALL, NO_WALL);
 8007326:	f241 3388 	movw	r3, #5000	; 0x1388
 800732a:	9300      	str	r3, [sp, #0]
 800732c:	f241 3388 	movw	r3, #5000	; 0x1388
 8007330:	2255      	movs	r2, #85	; 0x55
 8007332:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007336:	f242 7010 	movw	r0, #10000	; 0x2710
 800733a:	f7fe f899 	bl	8005470 <slalomF>
		}
		slalomR(V_DEGACCEL, V_OMEGA, 45, SPEED_LOW);
 800733e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8007342:	222d      	movs	r2, #45	; 0x2d
 8007344:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8007348:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800734c:	f7fe f90c 	bl	8005568 <slalomR>

		turn_dir(DIR_TURN_L45_8, 3);									//a
 8007350:	2103      	movs	r1, #3
 8007352:	20ff      	movs	r0, #255	; 0xff
 8007354:	f007 faf2 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 8007358:	4ba0      	ldr	r3, [pc, #640]	; (80075dc <v_L45+0x2f4>)
 800735a:	881b      	ldrh	r3, [r3, #0]
 800735c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007360:	b2db      	uxtb	r3, r3
 8007362:	3301      	adds	r3, #1
 8007364:	2b00      	cmp	r3, #0
 8007366:	f003 0301 	and.w	r3, r3, #1
 800736a:	bfb8      	it	lt
 800736c:	425b      	neglt	r3, r3
 800736e:	f003 0301 	and.w	r3, r3, #1
 8007372:	b2d9      	uxtb	r1, r3
 8007374:	4a99      	ldr	r2, [pc, #612]	; (80075dc <v_L45+0x2f4>)
 8007376:	8813      	ldrh	r3, [r2, #0]
 8007378:	f361 03c3 	bfi	r3, r1, #3, #1
 800737c:	8013      	strh	r3, [r2, #0]

		if(!MF2.FLAG.V){
 800737e:	4b97      	ldr	r3, [pc, #604]	; (80075dc <v_L45+0x2f4>)
 8007380:	881b      	ldrh	r3, [r3, #0]
 8007382:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007386:	b2db      	uxtb	r3, r3
 8007388:	2b00      	cmp	r3, #0
 800738a:	d107      	bne.n	800739c <v_L45+0xb4>
			slalomB(10000, SPEED_LOW, V_OFFSET_F);
 800738c:	2228      	movs	r2, #40	; 0x28
 800738e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007392:	f242 7010 	movw	r0, #10000	; 0x2710
 8007396:	f7fe fa0b 	bl	80057b0 <slalomB>
			slalomB(10000, SPEED_HIGH_HIGH, V_H_H_OFFSET_F);
		}else{
			slalomB(10000, SPEED_HIGH_HIGH, V_H_H_OFFSET_B);
		}
	}
}
 800739a:	e11a      	b.n	80075d2 <v_L45+0x2ea>
			slalomB(10000, SPEED_LOW, V_OFFSET_B);
 800739c:	2255      	movs	r2, #85	; 0x55
 800739e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80073a2:	f242 7010 	movw	r0, #10000	; 0x2710
 80073a6:	f7fe fa03 	bl	80057b0 <slalomB>
}
 80073aa:	e112      	b.n	80075d2 <v_L45+0x2ea>
	}else if(run_mode == MIDDLE){
 80073ac:	4b8a      	ldr	r3, [pc, #552]	; (80075d8 <v_L45+0x2f0>)
 80073ae:	781b      	ldrb	r3, [r3, #0]
 80073b0:	b2db      	uxtb	r3, r3
 80073b2:	2b02      	cmp	r3, #2
 80073b4:	d156      	bne.n	8007464 <v_L45+0x17c>
		if(!MF2.FLAG.V){
 80073b6:	4b89      	ldr	r3, [pc, #548]	; (80075dc <v_L45+0x2f4>)
 80073b8:	881b      	ldrh	r3, [r3, #0]
 80073ba:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80073be:	b2db      	uxtb	r3, r3
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d10c      	bne.n	80073de <v_L45+0xf6>
			slalomF(10000, SPEED_MIDDLE, V_M_OFFSET_F, NO_WALL, NO_WALL);
 80073c4:	f241 3388 	movw	r3, #5000	; 0x1388
 80073c8:	9300      	str	r3, [sp, #0]
 80073ca:	f241 3388 	movw	r3, #5000	; 0x1388
 80073ce:	2228      	movs	r2, #40	; 0x28
 80073d0:	f44f 7116 	mov.w	r1, #600	; 0x258
 80073d4:	f242 7010 	movw	r0, #10000	; 0x2710
 80073d8:	f7fe f84a 	bl	8005470 <slalomF>
 80073dc:	e00b      	b.n	80073f6 <v_L45+0x10e>
			slalomF(10000, SPEED_MIDDLE, V_M_OFFSET_B-20, NO_WALL, NO_WALL);
 80073de:	f241 3388 	movw	r3, #5000	; 0x1388
 80073e2:	9300      	str	r3, [sp, #0]
 80073e4:	f241 3388 	movw	r3, #5000	; 0x1388
 80073e8:	224c      	movs	r2, #76	; 0x4c
 80073ea:	f44f 7116 	mov.w	r1, #600	; 0x258
 80073ee:	f242 7010 	movw	r0, #10000	; 0x2710
 80073f2:	f7fe f83d 	bl	8005470 <slalomF>
		slalomR(V_M_DEGACCEL, V_M_OMEGA, 45, SPEED_MIDDLE);
 80073f6:	f44f 7316 	mov.w	r3, #600	; 0x258
 80073fa:	222d      	movs	r2, #45	; 0x2d
 80073fc:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007400:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8007404:	f7fe f8b0 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_L45_8, 3);									//a
 8007408:	2103      	movs	r1, #3
 800740a:	20ff      	movs	r0, #255	; 0xff
 800740c:	f007 fa96 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 8007410:	4b72      	ldr	r3, [pc, #456]	; (80075dc <v_L45+0x2f4>)
 8007412:	881b      	ldrh	r3, [r3, #0]
 8007414:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007418:	b2db      	uxtb	r3, r3
 800741a:	3301      	adds	r3, #1
 800741c:	2b00      	cmp	r3, #0
 800741e:	f003 0301 	and.w	r3, r3, #1
 8007422:	bfb8      	it	lt
 8007424:	425b      	neglt	r3, r3
 8007426:	f003 0301 	and.w	r3, r3, #1
 800742a:	b2d9      	uxtb	r1, r3
 800742c:	4a6b      	ldr	r2, [pc, #428]	; (80075dc <v_L45+0x2f4>)
 800742e:	8813      	ldrh	r3, [r2, #0]
 8007430:	f361 03c3 	bfi	r3, r1, #3, #1
 8007434:	8013      	strh	r3, [r2, #0]
		if(!MF2.FLAG.V){
 8007436:	4b69      	ldr	r3, [pc, #420]	; (80075dc <v_L45+0x2f4>)
 8007438:	881b      	ldrh	r3, [r3, #0]
 800743a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800743e:	b2db      	uxtb	r3, r3
 8007440:	2b00      	cmp	r3, #0
 8007442:	d107      	bne.n	8007454 <v_L45+0x16c>
			slalomB(10000, SPEED_MIDDLE, V_M_OFFSET_F+35);
 8007444:	224b      	movs	r2, #75	; 0x4b
 8007446:	f44f 7116 	mov.w	r1, #600	; 0x258
 800744a:	f242 7010 	movw	r0, #10000	; 0x2710
 800744e:	f7fe f9af 	bl	80057b0 <slalomB>
}
 8007452:	e0be      	b.n	80075d2 <v_L45+0x2ea>
			slalomB(10000, SPEED_MIDDLE, V_M_OFFSET_B);
 8007454:	2260      	movs	r2, #96	; 0x60
 8007456:	f44f 7116 	mov.w	r1, #600	; 0x258
 800745a:	f242 7010 	movw	r0, #10000	; 0x2710
 800745e:	f7fe f9a7 	bl	80057b0 <slalomB>
}
 8007462:	e0b6      	b.n	80075d2 <v_L45+0x2ea>
	}else if(run_mode == HIGH){
 8007464:	4b5c      	ldr	r3, [pc, #368]	; (80075d8 <v_L45+0x2f0>)
 8007466:	781b      	ldrb	r3, [r3, #0]
 8007468:	b2db      	uxtb	r3, r3
 800746a:	2b03      	cmp	r3, #3
 800746c:	d156      	bne.n	800751c <v_L45+0x234>
		if(!MF2.FLAG.V){
 800746e:	4b5b      	ldr	r3, [pc, #364]	; (80075dc <v_L45+0x2f4>)
 8007470:	881b      	ldrh	r3, [r3, #0]
 8007472:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007476:	b2db      	uxtb	r3, r3
 8007478:	2b00      	cmp	r3, #0
 800747a:	d10c      	bne.n	8007496 <v_L45+0x1ae>
			slalomF(10000, SPEED_HIGH, V_H_OFFSET_F+5, NO_WALL, NO_WALL);
 800747c:	f241 3388 	movw	r3, #5000	; 0x1388
 8007480:	9300      	str	r3, [sp, #0]
 8007482:	f241 3388 	movw	r3, #5000	; 0x1388
 8007486:	221c      	movs	r2, #28
 8007488:	f44f 7148 	mov.w	r1, #800	; 0x320
 800748c:	f242 7010 	movw	r0, #10000	; 0x2710
 8007490:	f7fd ffee 	bl	8005470 <slalomF>
 8007494:	e00b      	b.n	80074ae <v_L45+0x1c6>
			slalomF(10000, SPEED_HIGH, V_H_OFFSET_B, NO_WALL, NO_WALL);
 8007496:	f241 3388 	movw	r3, #5000	; 0x1388
 800749a:	9300      	str	r3, [sp, #0]
 800749c:	f241 3388 	movw	r3, #5000	; 0x1388
 80074a0:	224b      	movs	r2, #75	; 0x4b
 80074a2:	f44f 7148 	mov.w	r1, #800	; 0x320
 80074a6:	f242 7010 	movw	r0, #10000	; 0x2710
 80074aa:	f7fd ffe1 	bl	8005470 <slalomF>
		slalomR(V_H_DEGACCEL, V_H_OMEGA, 45, SPEED_HIGH);
 80074ae:	f44f 7348 	mov.w	r3, #800	; 0x320
 80074b2:	222d      	movs	r2, #45	; 0x2d
 80074b4:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80074b8:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 80074bc:	f7fe f854 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_L45_8, 3);									//a
 80074c0:	2103      	movs	r1, #3
 80074c2:	20ff      	movs	r0, #255	; 0xff
 80074c4:	f007 fa3a 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 80074c8:	4b44      	ldr	r3, [pc, #272]	; (80075dc <v_L45+0x2f4>)
 80074ca:	881b      	ldrh	r3, [r3, #0]
 80074cc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80074d0:	b2db      	uxtb	r3, r3
 80074d2:	3301      	adds	r3, #1
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	f003 0301 	and.w	r3, r3, #1
 80074da:	bfb8      	it	lt
 80074dc:	425b      	neglt	r3, r3
 80074de:	f003 0301 	and.w	r3, r3, #1
 80074e2:	b2d9      	uxtb	r1, r3
 80074e4:	4a3d      	ldr	r2, [pc, #244]	; (80075dc <v_L45+0x2f4>)
 80074e6:	8813      	ldrh	r3, [r2, #0]
 80074e8:	f361 03c3 	bfi	r3, r1, #3, #1
 80074ec:	8013      	strh	r3, [r2, #0]
		if(!MF2.FLAG.V){
 80074ee:	4b3b      	ldr	r3, [pc, #236]	; (80075dc <v_L45+0x2f4>)
 80074f0:	881b      	ldrh	r3, [r3, #0]
 80074f2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d107      	bne.n	800750c <v_L45+0x224>
			slalomB(10000, SPEED_HIGH, V_H_OFFSET_F);
 80074fc:	2217      	movs	r2, #23
 80074fe:	f44f 7148 	mov.w	r1, #800	; 0x320
 8007502:	f242 7010 	movw	r0, #10000	; 0x2710
 8007506:	f7fe f953 	bl	80057b0 <slalomB>
}
 800750a:	e062      	b.n	80075d2 <v_L45+0x2ea>
			slalomB(10000, SPEED_HIGH, V_H_OFFSET_B);
 800750c:	224b      	movs	r2, #75	; 0x4b
 800750e:	f44f 7148 	mov.w	r1, #800	; 0x320
 8007512:	f242 7010 	movw	r0, #10000	; 0x2710
 8007516:	f7fe f94b 	bl	80057b0 <slalomB>
}
 800751a:	e05a      	b.n	80075d2 <v_L45+0x2ea>
	}else if(run_mode == HIGH_HIGH){
 800751c:	4b2e      	ldr	r3, [pc, #184]	; (80075d8 <v_L45+0x2f0>)
 800751e:	781b      	ldrb	r3, [r3, #0]
 8007520:	b2db      	uxtb	r3, r3
 8007522:	2b04      	cmp	r3, #4
 8007524:	d155      	bne.n	80075d2 <v_L45+0x2ea>
		if(!MF2.FLAG.V){
 8007526:	4b2d      	ldr	r3, [pc, #180]	; (80075dc <v_L45+0x2f4>)
 8007528:	881b      	ldrh	r3, [r3, #0]
 800752a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800752e:	b2db      	uxtb	r3, r3
 8007530:	2b00      	cmp	r3, #0
 8007532:	d10c      	bne.n	800754e <v_L45+0x266>
			slalomF(10000, SPEED_HIGH_HIGH, V_H_H_OFFSET_F, NO_WALL, NO_WALL);
 8007534:	f241 3388 	movw	r3, #5000	; 0x1388
 8007538:	9300      	str	r3, [sp, #0]
 800753a:	f241 3388 	movw	r3, #5000	; 0x1388
 800753e:	2214      	movs	r2, #20
 8007540:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007544:	f242 7010 	movw	r0, #10000	; 0x2710
 8007548:	f7fd ff92 	bl	8005470 <slalomF>
 800754c:	e00b      	b.n	8007566 <v_L45+0x27e>
			slalomF(10000, SPEED_HIGH_HIGH, V_H_H_OFFSET_B, NO_WALL, NO_WALL);
 800754e:	f241 3388 	movw	r3, #5000	; 0x1388
 8007552:	9300      	str	r3, [sp, #0]
 8007554:	f241 3388 	movw	r3, #5000	; 0x1388
 8007558:	223a      	movs	r2, #58	; 0x3a
 800755a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800755e:	f242 7010 	movw	r0, #10000	; 0x2710
 8007562:	f7fd ff85 	bl	8005470 <slalomF>
		slalomR(V_H_H_DEGACCEL, V_H_H_OMEGA, 45, SPEED_HIGH_HIGH);
 8007566:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800756a:	222d      	movs	r2, #45	; 0x2d
 800756c:	f44f 7116 	mov.w	r1, #600	; 0x258
 8007570:	f242 7010 	movw	r0, #10000	; 0x2710
 8007574:	f7fd fff8 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_L45_8, 3);									//a
 8007578:	2103      	movs	r1, #3
 800757a:	20ff      	movs	r0, #255	; 0xff
 800757c:	f007 f9de 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 8007580:	4b16      	ldr	r3, [pc, #88]	; (80075dc <v_L45+0x2f4>)
 8007582:	881b      	ldrh	r3, [r3, #0]
 8007584:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007588:	b2db      	uxtb	r3, r3
 800758a:	3301      	adds	r3, #1
 800758c:	2b00      	cmp	r3, #0
 800758e:	f003 0301 	and.w	r3, r3, #1
 8007592:	bfb8      	it	lt
 8007594:	425b      	neglt	r3, r3
 8007596:	f003 0301 	and.w	r3, r3, #1
 800759a:	b2d9      	uxtb	r1, r3
 800759c:	4a0f      	ldr	r2, [pc, #60]	; (80075dc <v_L45+0x2f4>)
 800759e:	8813      	ldrh	r3, [r2, #0]
 80075a0:	f361 03c3 	bfi	r3, r1, #3, #1
 80075a4:	8013      	strh	r3, [r2, #0]
		if(!MF2.FLAG.V){
 80075a6:	4b0d      	ldr	r3, [pc, #52]	; (80075dc <v_L45+0x2f4>)
 80075a8:	881b      	ldrh	r3, [r3, #0]
 80075aa:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80075ae:	b2db      	uxtb	r3, r3
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d107      	bne.n	80075c4 <v_L45+0x2dc>
			slalomB(10000, SPEED_HIGH_HIGH, V_H_H_OFFSET_F);
 80075b4:	2214      	movs	r2, #20
 80075b6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80075ba:	f242 7010 	movw	r0, #10000	; 0x2710
 80075be:	f7fe f8f7 	bl	80057b0 <slalomB>
}
 80075c2:	e006      	b.n	80075d2 <v_L45+0x2ea>
			slalomB(10000, SPEED_HIGH_HIGH, V_H_H_OFFSET_B);
 80075c4:	223a      	movs	r2, #58	; 0x3a
 80075c6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80075ca:	f242 7010 	movw	r0, #10000	; 0x2710
 80075ce:	f7fe f8ef 	bl	80057b0 <slalomB>
}
 80075d2:	bf00      	nop
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bd80      	pop	{r7, pc}
 80075d8:	20000456 	.word	0x20000456
 80075dc:	20000f64 	.word	0x20000f64

080075e0 <v_R45D>:
//v_R45D
//a45
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void v_R45D(void){
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b082      	sub	sp, #8
 80075e4:	af02      	add	r7, sp, #8
	full_led_write(PURPLE);
 80075e6:	2005      	movs	r0, #5
 80075e8:	f009 f828 	bl	801063c <full_led_write>
	if(run_mode == LOW){
 80075ec:	4b93      	ldr	r3, [pc, #588]	; (800783c <v_R45D+0x25c>)
 80075ee:	781b      	ldrb	r3, [r3, #0]
 80075f0:	b2db      	uxtb	r3, r3
 80075f2:	2b01      	cmp	r3, #1
 80075f4:	d15c      	bne.n	80076b0 <v_R45D+0xd0>
		if(!MF2.FLAG.V){
 80075f6:	4b92      	ldr	r3, [pc, #584]	; (8007840 <v_R45D+0x260>)
 80075f8:	881b      	ldrh	r3, [r3, #0]
 80075fa:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80075fe:	b2db      	uxtb	r3, r3
 8007600:	2b00      	cmp	r3, #0
 8007602:	d10c      	bne.n	800761e <v_R45D+0x3e>
			slalomF(10000, SPEED_LOW, V_OFFSET_F, NO_WALL, NO_WALL);
 8007604:	f241 3388 	movw	r3, #5000	; 0x1388
 8007608:	9300      	str	r3, [sp, #0]
 800760a:	f241 3388 	movw	r3, #5000	; 0x1388
 800760e:	2228      	movs	r2, #40	; 0x28
 8007610:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007614:	f242 7010 	movw	r0, #10000	; 0x2710
 8007618:	f7fd ff2a 	bl	8005470 <slalomF>
 800761c:	e00b      	b.n	8007636 <v_R45D+0x56>
		}else{
			slalomF(10000, SPEED_LOW, V_OFFSET_B, NO_WALL, NO_WALL);
 800761e:	f241 3388 	movw	r3, #5000	; 0x1388
 8007622:	9300      	str	r3, [sp, #0]
 8007624:	f241 3388 	movw	r3, #5000	; 0x1388
 8007628:	2255      	movs	r2, #85	; 0x55
 800762a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800762e:	f242 7010 	movw	r0, #10000	; 0x2710
 8007632:	f7fd ff1d 	bl	8005470 <slalomF>
		}
		slalomR(-V_DEGACCEL, -V_OMEGA, -45, SPEED_LOW);
 8007636:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800763a:	f06f 022c 	mvn.w	r2, #44	; 0x2c
 800763e:	4981      	ldr	r1, [pc, #516]	; (8007844 <v_R45D+0x264>)
 8007640:	4881      	ldr	r0, [pc, #516]	; (8007848 <v_R45D+0x268>)
 8007642:	f7fd ff91 	bl	8005568 <slalomR>

		turn_dir(DIR_TURN_R45_8, 3);									//a
 8007646:	2103      	movs	r1, #3
 8007648:	2001      	movs	r0, #1
 800764a:	f007 f977 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 800764e:	4b7c      	ldr	r3, [pc, #496]	; (8007840 <v_R45D+0x260>)
 8007650:	881b      	ldrh	r3, [r3, #0]
 8007652:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007656:	b2db      	uxtb	r3, r3
 8007658:	3301      	adds	r3, #1
 800765a:	2b00      	cmp	r3, #0
 800765c:	f003 0301 	and.w	r3, r3, #1
 8007660:	bfb8      	it	lt
 8007662:	425b      	neglt	r3, r3
 8007664:	f003 0301 	and.w	r3, r3, #1
 8007668:	b2d9      	uxtb	r1, r3
 800766a:	4a75      	ldr	r2, [pc, #468]	; (8007840 <v_R45D+0x260>)
 800766c:	8813      	ldrh	r3, [r2, #0]
 800766e:	f361 03c3 	bfi	r3, r1, #3, #1
 8007672:	8013      	strh	r3, [r2, #0]

		if(!MF2.FLAG.V){
 8007674:	4b72      	ldr	r3, [pc, #456]	; (8007840 <v_R45D+0x260>)
 8007676:	881b      	ldrh	r3, [r3, #0]
 8007678:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800767c:	b2db      	uxtb	r3, r3
 800767e:	2b00      	cmp	r3, #0
 8007680:	d107      	bne.n	8007692 <v_R45D+0xb2>
			slalomB(10000, SPEED_LOW, V_OFFSET_F-10);
 8007682:	221e      	movs	r2, #30
 8007684:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007688:	f242 7010 	movw	r0, #10000	; 0x2710
 800768c:	f7fe f890 	bl	80057b0 <slalomB>
 8007690:	e006      	b.n	80076a0 <v_R45D+0xc0>
		}else{
			slalomB(10000, SPEED_LOW, V_OFFSET_B-10);
 8007692:	224b      	movs	r2, #75	; 0x4b
 8007694:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007698:	f242 7010 	movw	r0, #10000	; 0x2710
 800769c:	f7fe f888 	bl	80057b0 <slalomB>
		}
		driveD(-10000, SPEED_MIN, SPEED_LOW, 10);
 80076a0:	230a      	movs	r3, #10
 80076a2:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80076a6:	2114      	movs	r1, #20
 80076a8:	4868      	ldr	r0, [pc, #416]	; (800784c <v_R45D+0x26c>)
 80076aa:	f7fd fd09 	bl	80050c0 <driveD>
		}else{
			slalomB(10000, SPEED_HIGH, V_H_OFFSET_B-10);
		}
		driveD(-10000, SPEED_MIN, SPEED_HIGH, 10);
	}
}
 80076ae:	e0c2      	b.n	8007836 <v_R45D+0x256>
	}else if(run_mode == MIDDLE){
 80076b0:	4b62      	ldr	r3, [pc, #392]	; (800783c <v_R45D+0x25c>)
 80076b2:	781b      	ldrb	r3, [r3, #0]
 80076b4:	b2db      	uxtb	r3, r3
 80076b6:	2b02      	cmp	r3, #2
 80076b8:	d15c      	bne.n	8007774 <v_R45D+0x194>
		if(!MF2.FLAG.V){
 80076ba:	4b61      	ldr	r3, [pc, #388]	; (8007840 <v_R45D+0x260>)
 80076bc:	881b      	ldrh	r3, [r3, #0]
 80076be:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80076c2:	b2db      	uxtb	r3, r3
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d10c      	bne.n	80076e2 <v_R45D+0x102>
			slalomF(10000, SPEED_MIDDLE, V_M_OFFSET_F, NO_WALL, NO_WALL);
 80076c8:	f241 3388 	movw	r3, #5000	; 0x1388
 80076cc:	9300      	str	r3, [sp, #0]
 80076ce:	f241 3388 	movw	r3, #5000	; 0x1388
 80076d2:	2228      	movs	r2, #40	; 0x28
 80076d4:	f44f 7116 	mov.w	r1, #600	; 0x258
 80076d8:	f242 7010 	movw	r0, #10000	; 0x2710
 80076dc:	f7fd fec8 	bl	8005470 <slalomF>
 80076e0:	e00b      	b.n	80076fa <v_R45D+0x11a>
			slalomF(10000, SPEED_MIDDLE, V_M_OFFSET_B-20, NO_WALL, NO_WALL);
 80076e2:	f241 3388 	movw	r3, #5000	; 0x1388
 80076e6:	9300      	str	r3, [sp, #0]
 80076e8:	f241 3388 	movw	r3, #5000	; 0x1388
 80076ec:	224c      	movs	r2, #76	; 0x4c
 80076ee:	f44f 7116 	mov.w	r1, #600	; 0x258
 80076f2:	f242 7010 	movw	r0, #10000	; 0x2710
 80076f6:	f7fd febb 	bl	8005470 <slalomF>
		slalomR(-V_M_DEGACCEL, -V_M_OMEGA, -45, SPEED_MIDDLE);
 80076fa:	f44f 7316 	mov.w	r3, #600	; 0x258
 80076fe:	f06f 022c 	mvn.w	r2, #44	; 0x2c
 8007702:	4953      	ldr	r1, [pc, #332]	; (8007850 <v_R45D+0x270>)
 8007704:	4853      	ldr	r0, [pc, #332]	; (8007854 <v_R45D+0x274>)
 8007706:	f7fd ff2f 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_R45_8, 3);									//a
 800770a:	2103      	movs	r1, #3
 800770c:	2001      	movs	r0, #1
 800770e:	f007 f915 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 8007712:	4b4b      	ldr	r3, [pc, #300]	; (8007840 <v_R45D+0x260>)
 8007714:	881b      	ldrh	r3, [r3, #0]
 8007716:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800771a:	b2db      	uxtb	r3, r3
 800771c:	3301      	adds	r3, #1
 800771e:	2b00      	cmp	r3, #0
 8007720:	f003 0301 	and.w	r3, r3, #1
 8007724:	bfb8      	it	lt
 8007726:	425b      	neglt	r3, r3
 8007728:	f003 0301 	and.w	r3, r3, #1
 800772c:	b2d9      	uxtb	r1, r3
 800772e:	4a44      	ldr	r2, [pc, #272]	; (8007840 <v_R45D+0x260>)
 8007730:	8813      	ldrh	r3, [r2, #0]
 8007732:	f361 03c3 	bfi	r3, r1, #3, #1
 8007736:	8013      	strh	r3, [r2, #0]
		if(!MF2.FLAG.V){
 8007738:	4b41      	ldr	r3, [pc, #260]	; (8007840 <v_R45D+0x260>)
 800773a:	881b      	ldrh	r3, [r3, #0]
 800773c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007740:	b2db      	uxtb	r3, r3
 8007742:	2b00      	cmp	r3, #0
 8007744:	d107      	bne.n	8007756 <v_R45D+0x176>
			slalomB(10000, SPEED_MIDDLE, V_M_OFFSET_F-10);
 8007746:	221e      	movs	r2, #30
 8007748:	f44f 7116 	mov.w	r1, #600	; 0x258
 800774c:	f242 7010 	movw	r0, #10000	; 0x2710
 8007750:	f7fe f82e 	bl	80057b0 <slalomB>
 8007754:	e006      	b.n	8007764 <v_R45D+0x184>
			slalomB(10000, SPEED_MIDDLE, V_M_OFFSET_B-10);
 8007756:	2256      	movs	r2, #86	; 0x56
 8007758:	f44f 7116 	mov.w	r1, #600	; 0x258
 800775c:	f242 7010 	movw	r0, #10000	; 0x2710
 8007760:	f7fe f826 	bl	80057b0 <slalomB>
		driveD(-10000, SPEED_MIN, SPEED_MIDDLE, 10);
 8007764:	230a      	movs	r3, #10
 8007766:	f44f 7216 	mov.w	r2, #600	; 0x258
 800776a:	2114      	movs	r1, #20
 800776c:	4837      	ldr	r0, [pc, #220]	; (800784c <v_R45D+0x26c>)
 800776e:	f7fd fca7 	bl	80050c0 <driveD>
}
 8007772:	e060      	b.n	8007836 <v_R45D+0x256>
	}else if(run_mode == HIGH){
 8007774:	4b31      	ldr	r3, [pc, #196]	; (800783c <v_R45D+0x25c>)
 8007776:	781b      	ldrb	r3, [r3, #0]
 8007778:	b2db      	uxtb	r3, r3
 800777a:	2b03      	cmp	r3, #3
 800777c:	d15b      	bne.n	8007836 <v_R45D+0x256>
		if(!MF2.FLAG.V){
 800777e:	4b30      	ldr	r3, [pc, #192]	; (8007840 <v_R45D+0x260>)
 8007780:	881b      	ldrh	r3, [r3, #0]
 8007782:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007786:	b2db      	uxtb	r3, r3
 8007788:	2b00      	cmp	r3, #0
 800778a:	d10c      	bne.n	80077a6 <v_R45D+0x1c6>
			slalomF(10000, SPEED_HIGH, V_H_OFFSET_F, NO_WALL, NO_WALL);
 800778c:	f241 3388 	movw	r3, #5000	; 0x1388
 8007790:	9300      	str	r3, [sp, #0]
 8007792:	f241 3388 	movw	r3, #5000	; 0x1388
 8007796:	2217      	movs	r2, #23
 8007798:	f44f 7148 	mov.w	r1, #800	; 0x320
 800779c:	f242 7010 	movw	r0, #10000	; 0x2710
 80077a0:	f7fd fe66 	bl	8005470 <slalomF>
 80077a4:	e00b      	b.n	80077be <v_R45D+0x1de>
			slalomF(10000, SPEED_HIGH, V_H_OFFSET_B, NO_WALL, NO_WALL);
 80077a6:	f241 3388 	movw	r3, #5000	; 0x1388
 80077aa:	9300      	str	r3, [sp, #0]
 80077ac:	f241 3388 	movw	r3, #5000	; 0x1388
 80077b0:	224b      	movs	r2, #75	; 0x4b
 80077b2:	f44f 7148 	mov.w	r1, #800	; 0x320
 80077b6:	f242 7010 	movw	r0, #10000	; 0x2710
 80077ba:	f7fd fe59 	bl	8005470 <slalomF>
		slalomR(-V_H_DEGACCEL, -V_H_OMEGA, -45, SPEED_HIGH);
 80077be:	f44f 7348 	mov.w	r3, #800	; 0x320
 80077c2:	f06f 022c 	mvn.w	r2, #44	; 0x2c
 80077c6:	4922      	ldr	r1, [pc, #136]	; (8007850 <v_R45D+0x270>)
 80077c8:	4822      	ldr	r0, [pc, #136]	; (8007854 <v_R45D+0x274>)
 80077ca:	f7fd fecd 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_R45_8, 3);									//a
 80077ce:	2103      	movs	r1, #3
 80077d0:	2001      	movs	r0, #1
 80077d2:	f007 f8b3 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 80077d6:	4b1a      	ldr	r3, [pc, #104]	; (8007840 <v_R45D+0x260>)
 80077d8:	881b      	ldrh	r3, [r3, #0]
 80077da:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80077de:	b2db      	uxtb	r3, r3
 80077e0:	3301      	adds	r3, #1
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	f003 0301 	and.w	r3, r3, #1
 80077e8:	bfb8      	it	lt
 80077ea:	425b      	neglt	r3, r3
 80077ec:	f003 0301 	and.w	r3, r3, #1
 80077f0:	b2d9      	uxtb	r1, r3
 80077f2:	4a13      	ldr	r2, [pc, #76]	; (8007840 <v_R45D+0x260>)
 80077f4:	8813      	ldrh	r3, [r2, #0]
 80077f6:	f361 03c3 	bfi	r3, r1, #3, #1
 80077fa:	8013      	strh	r3, [r2, #0]
		if(!MF2.FLAG.V){
 80077fc:	4b10      	ldr	r3, [pc, #64]	; (8007840 <v_R45D+0x260>)
 80077fe:	881b      	ldrh	r3, [r3, #0]
 8007800:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007804:	b2db      	uxtb	r3, r3
 8007806:	2b00      	cmp	r3, #0
 8007808:	d107      	bne.n	800781a <v_R45D+0x23a>
			slalomB(10000, SPEED_HIGH, V_H_OFFSET_F-10);
 800780a:	220d      	movs	r2, #13
 800780c:	f44f 7148 	mov.w	r1, #800	; 0x320
 8007810:	f242 7010 	movw	r0, #10000	; 0x2710
 8007814:	f7fd ffcc 	bl	80057b0 <slalomB>
 8007818:	e006      	b.n	8007828 <v_R45D+0x248>
			slalomB(10000, SPEED_HIGH, V_H_OFFSET_B-10);
 800781a:	2241      	movs	r2, #65	; 0x41
 800781c:	f44f 7148 	mov.w	r1, #800	; 0x320
 8007820:	f242 7010 	movw	r0, #10000	; 0x2710
 8007824:	f7fd ffc4 	bl	80057b0 <slalomB>
		driveD(-10000, SPEED_MIN, SPEED_HIGH, 10);
 8007828:	230a      	movs	r3, #10
 800782a:	f44f 7248 	mov.w	r2, #800	; 0x320
 800782e:	2114      	movs	r1, #20
 8007830:	4806      	ldr	r0, [pc, #24]	; (800784c <v_R45D+0x26c>)
 8007832:	f7fd fc45 	bl	80050c0 <driveD>
}
 8007836:	bf00      	nop
 8007838:	46bd      	mov	sp, r7
 800783a:	bd80      	pop	{r7, pc}
 800783c:	20000456 	.word	0x20000456
 8007840:	20000f64 	.word	0x20000f64
 8007844:	fffffed4 	.word	0xfffffed4
 8007848:	fffff448 	.word	0xfffff448
 800784c:	ffffd8f0 	.word	0xffffd8f0
 8007850:	fffffe70 	.word	0xfffffe70
 8007854:	ffffe0c0 	.word	0xffffe0c0

08007858 <v_L45D>:
//v_L45D
//a45
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void v_L45D(void){
 8007858:	b580      	push	{r7, lr}
 800785a:	b082      	sub	sp, #8
 800785c:	af02      	add	r7, sp, #8
	full_led_write(YELLOW);
 800785e:	2006      	movs	r0, #6
 8007860:	f008 feec 	bl	801063c <full_led_write>
	if(run_mode == LOW){
 8007864:	4b95      	ldr	r3, [pc, #596]	; (8007abc <v_L45D+0x264>)
 8007866:	781b      	ldrb	r3, [r3, #0]
 8007868:	b2db      	uxtb	r3, r3
 800786a:	2b01      	cmp	r3, #1
 800786c:	d15d      	bne.n	800792a <v_L45D+0xd2>
		if(!MF2.FLAG.V){
 800786e:	4b94      	ldr	r3, [pc, #592]	; (8007ac0 <v_L45D+0x268>)
 8007870:	881b      	ldrh	r3, [r3, #0]
 8007872:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007876:	b2db      	uxtb	r3, r3
 8007878:	2b00      	cmp	r3, #0
 800787a:	d10c      	bne.n	8007896 <v_L45D+0x3e>
			slalomF(10000, SPEED_LOW, V_OFFSET_F, NO_WALL, NO_WALL);
 800787c:	f241 3388 	movw	r3, #5000	; 0x1388
 8007880:	9300      	str	r3, [sp, #0]
 8007882:	f241 3388 	movw	r3, #5000	; 0x1388
 8007886:	2228      	movs	r2, #40	; 0x28
 8007888:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800788c:	f242 7010 	movw	r0, #10000	; 0x2710
 8007890:	f7fd fdee 	bl	8005470 <slalomF>
 8007894:	e00b      	b.n	80078ae <v_L45D+0x56>
		}else{
			slalomF(10000, SPEED_LOW, V_OFFSET_B, NO_WALL, NO_WALL);
 8007896:	f241 3388 	movw	r3, #5000	; 0x1388
 800789a:	9300      	str	r3, [sp, #0]
 800789c:	f241 3388 	movw	r3, #5000	; 0x1388
 80078a0:	2255      	movs	r2, #85	; 0x55
 80078a2:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80078a6:	f242 7010 	movw	r0, #10000	; 0x2710
 80078aa:	f7fd fde1 	bl	8005470 <slalomF>
		}
		slalomR(V_DEGACCEL, V_OMEGA, 55, SPEED_LOW);
 80078ae:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80078b2:	2237      	movs	r2, #55	; 0x37
 80078b4:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80078b8:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80078bc:	f7fd fe54 	bl	8005568 <slalomR>

		turn_dir(DIR_TURN_L45_8, 3);									//a
 80078c0:	2103      	movs	r1, #3
 80078c2:	20ff      	movs	r0, #255	; 0xff
 80078c4:	f007 f83a 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 80078c8:	4b7d      	ldr	r3, [pc, #500]	; (8007ac0 <v_L45D+0x268>)
 80078ca:	881b      	ldrh	r3, [r3, #0]
 80078cc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80078d0:	b2db      	uxtb	r3, r3
 80078d2:	3301      	adds	r3, #1
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	f003 0301 	and.w	r3, r3, #1
 80078da:	bfb8      	it	lt
 80078dc:	425b      	neglt	r3, r3
 80078de:	f003 0301 	and.w	r3, r3, #1
 80078e2:	b2d9      	uxtb	r1, r3
 80078e4:	4a76      	ldr	r2, [pc, #472]	; (8007ac0 <v_L45D+0x268>)
 80078e6:	8813      	ldrh	r3, [r2, #0]
 80078e8:	f361 03c3 	bfi	r3, r1, #3, #1
 80078ec:	8013      	strh	r3, [r2, #0]

		if(!MF2.FLAG.V){
 80078ee:	4b74      	ldr	r3, [pc, #464]	; (8007ac0 <v_L45D+0x268>)
 80078f0:	881b      	ldrh	r3, [r3, #0]
 80078f2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80078f6:	b2db      	uxtb	r3, r3
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d107      	bne.n	800790c <v_L45D+0xb4>
			slalomB(10000, SPEED_LOW, V_OFFSET_F-10);
 80078fc:	221e      	movs	r2, #30
 80078fe:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007902:	f242 7010 	movw	r0, #10000	; 0x2710
 8007906:	f7fd ff53 	bl	80057b0 <slalomB>
 800790a:	e006      	b.n	800791a <v_L45D+0xc2>
		}else{
			slalomB(10000, SPEED_LOW, V_OFFSET_B-10);
 800790c:	224b      	movs	r2, #75	; 0x4b
 800790e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007912:	f242 7010 	movw	r0, #10000	; 0x2710
 8007916:	f7fd ff4b 	bl	80057b0 <slalomB>
		}
		driveD(-10000, SPEED_MIN, SPEED_LOW, 10);
 800791a:	230a      	movs	r3, #10
 800791c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8007920:	2114      	movs	r1, #20
 8007922:	4868      	ldr	r0, [pc, #416]	; (8007ac4 <v_L45D+0x26c>)
 8007924:	f7fd fbcc 	bl	80050c0 <driveD>
		}else{
			slalomB(10000, SPEED_HIGH, V_H_OFFSET_B-10);
		}
		driveD(-10000, SPEED_MIN, SPEED_HIGH, 10);
	}
}
 8007928:	e0c4      	b.n	8007ab4 <v_L45D+0x25c>
	}else if(run_mode == MIDDLE){
 800792a:	4b64      	ldr	r3, [pc, #400]	; (8007abc <v_L45D+0x264>)
 800792c:	781b      	ldrb	r3, [r3, #0]
 800792e:	b2db      	uxtb	r3, r3
 8007930:	2b02      	cmp	r3, #2
 8007932:	d15d      	bne.n	80079f0 <v_L45D+0x198>
		if(!MF2.FLAG.V){
 8007934:	4b62      	ldr	r3, [pc, #392]	; (8007ac0 <v_L45D+0x268>)
 8007936:	881b      	ldrh	r3, [r3, #0]
 8007938:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800793c:	b2db      	uxtb	r3, r3
 800793e:	2b00      	cmp	r3, #0
 8007940:	d10c      	bne.n	800795c <v_L45D+0x104>
			slalomF(10000, SPEED_MIDDLE, V_M_OFFSET_F, NO_WALL, NO_WALL);
 8007942:	f241 3388 	movw	r3, #5000	; 0x1388
 8007946:	9300      	str	r3, [sp, #0]
 8007948:	f241 3388 	movw	r3, #5000	; 0x1388
 800794c:	2228      	movs	r2, #40	; 0x28
 800794e:	f44f 7116 	mov.w	r1, #600	; 0x258
 8007952:	f242 7010 	movw	r0, #10000	; 0x2710
 8007956:	f7fd fd8b 	bl	8005470 <slalomF>
 800795a:	e00b      	b.n	8007974 <v_L45D+0x11c>
			slalomF(10000, SPEED_MIDDLE, V_M_OFFSET_B-20, NO_WALL, NO_WALL);
 800795c:	f241 3388 	movw	r3, #5000	; 0x1388
 8007960:	9300      	str	r3, [sp, #0]
 8007962:	f241 3388 	movw	r3, #5000	; 0x1388
 8007966:	224c      	movs	r2, #76	; 0x4c
 8007968:	f44f 7116 	mov.w	r1, #600	; 0x258
 800796c:	f242 7010 	movw	r0, #10000	; 0x2710
 8007970:	f7fd fd7e 	bl	8005470 <slalomF>
		slalomR(V_M_DEGACCEL, V_M_OMEGA, 45, SPEED_MIDDLE);
 8007974:	f44f 7316 	mov.w	r3, #600	; 0x258
 8007978:	222d      	movs	r2, #45	; 0x2d
 800797a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800797e:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8007982:	f7fd fdf1 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_L45_8, 3);									//a
 8007986:	2103      	movs	r1, #3
 8007988:	20ff      	movs	r0, #255	; 0xff
 800798a:	f006 ffd7 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 800798e:	4b4c      	ldr	r3, [pc, #304]	; (8007ac0 <v_L45D+0x268>)
 8007990:	881b      	ldrh	r3, [r3, #0]
 8007992:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007996:	b2db      	uxtb	r3, r3
 8007998:	3301      	adds	r3, #1
 800799a:	2b00      	cmp	r3, #0
 800799c:	f003 0301 	and.w	r3, r3, #1
 80079a0:	bfb8      	it	lt
 80079a2:	425b      	neglt	r3, r3
 80079a4:	f003 0301 	and.w	r3, r3, #1
 80079a8:	b2d9      	uxtb	r1, r3
 80079aa:	4a45      	ldr	r2, [pc, #276]	; (8007ac0 <v_L45D+0x268>)
 80079ac:	8813      	ldrh	r3, [r2, #0]
 80079ae:	f361 03c3 	bfi	r3, r1, #3, #1
 80079b2:	8013      	strh	r3, [r2, #0]
		if(!MF2.FLAG.V){
 80079b4:	4b42      	ldr	r3, [pc, #264]	; (8007ac0 <v_L45D+0x268>)
 80079b6:	881b      	ldrh	r3, [r3, #0]
 80079b8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80079bc:	b2db      	uxtb	r3, r3
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d107      	bne.n	80079d2 <v_L45D+0x17a>
			slalomB(10000, SPEED_MIDDLE, V_M_OFFSET_F+25);
 80079c2:	2241      	movs	r2, #65	; 0x41
 80079c4:	f44f 7116 	mov.w	r1, #600	; 0x258
 80079c8:	f242 7010 	movw	r0, #10000	; 0x2710
 80079cc:	f7fd fef0 	bl	80057b0 <slalomB>
 80079d0:	e006      	b.n	80079e0 <v_L45D+0x188>
			slalomB(10000, SPEED_MIDDLE, V_M_OFFSET_B-10);
 80079d2:	2256      	movs	r2, #86	; 0x56
 80079d4:	f44f 7116 	mov.w	r1, #600	; 0x258
 80079d8:	f242 7010 	movw	r0, #10000	; 0x2710
 80079dc:	f7fd fee8 	bl	80057b0 <slalomB>
		driveD(-10000, SPEED_MIN, SPEED_MIDDLE, 10);
 80079e0:	230a      	movs	r3, #10
 80079e2:	f44f 7216 	mov.w	r2, #600	; 0x258
 80079e6:	2114      	movs	r1, #20
 80079e8:	4836      	ldr	r0, [pc, #216]	; (8007ac4 <v_L45D+0x26c>)
 80079ea:	f7fd fb69 	bl	80050c0 <driveD>
}
 80079ee:	e061      	b.n	8007ab4 <v_L45D+0x25c>
	}else if(run_mode == HIGH){
 80079f0:	4b32      	ldr	r3, [pc, #200]	; (8007abc <v_L45D+0x264>)
 80079f2:	781b      	ldrb	r3, [r3, #0]
 80079f4:	b2db      	uxtb	r3, r3
 80079f6:	2b03      	cmp	r3, #3
 80079f8:	d15c      	bne.n	8007ab4 <v_L45D+0x25c>
		if(!MF2.FLAG.V){
 80079fa:	4b31      	ldr	r3, [pc, #196]	; (8007ac0 <v_L45D+0x268>)
 80079fc:	881b      	ldrh	r3, [r3, #0]
 80079fe:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d10c      	bne.n	8007a22 <v_L45D+0x1ca>
			slalomF(10000, SPEED_HIGH, V_H_OFFSET_F, NO_WALL, NO_WALL);
 8007a08:	f241 3388 	movw	r3, #5000	; 0x1388
 8007a0c:	9300      	str	r3, [sp, #0]
 8007a0e:	f241 3388 	movw	r3, #5000	; 0x1388
 8007a12:	2217      	movs	r2, #23
 8007a14:	f44f 7148 	mov.w	r1, #800	; 0x320
 8007a18:	f242 7010 	movw	r0, #10000	; 0x2710
 8007a1c:	f7fd fd28 	bl	8005470 <slalomF>
 8007a20:	e00b      	b.n	8007a3a <v_L45D+0x1e2>
			slalomF(10000, SPEED_HIGH, V_H_OFFSET_B, NO_WALL, NO_WALL);
 8007a22:	f241 3388 	movw	r3, #5000	; 0x1388
 8007a26:	9300      	str	r3, [sp, #0]
 8007a28:	f241 3388 	movw	r3, #5000	; 0x1388
 8007a2c:	224b      	movs	r2, #75	; 0x4b
 8007a2e:	f44f 7148 	mov.w	r1, #800	; 0x320
 8007a32:	f242 7010 	movw	r0, #10000	; 0x2710
 8007a36:	f7fd fd1b 	bl	8005470 <slalomF>
		slalomR(V_H_DEGACCEL, V_H_OMEGA, 45, SPEED_HIGH);
 8007a3a:	f44f 7348 	mov.w	r3, #800	; 0x320
 8007a3e:	222d      	movs	r2, #45	; 0x2d
 8007a40:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007a44:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8007a48:	f7fd fd8e 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_L45_8, 3);									//a
 8007a4c:	2103      	movs	r1, #3
 8007a4e:	20ff      	movs	r0, #255	; 0xff
 8007a50:	f006 ff74 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 8007a54:	4b1a      	ldr	r3, [pc, #104]	; (8007ac0 <v_L45D+0x268>)
 8007a56:	881b      	ldrh	r3, [r3, #0]
 8007a58:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007a5c:	b2db      	uxtb	r3, r3
 8007a5e:	3301      	adds	r3, #1
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	f003 0301 	and.w	r3, r3, #1
 8007a66:	bfb8      	it	lt
 8007a68:	425b      	neglt	r3, r3
 8007a6a:	f003 0301 	and.w	r3, r3, #1
 8007a6e:	b2d9      	uxtb	r1, r3
 8007a70:	4a13      	ldr	r2, [pc, #76]	; (8007ac0 <v_L45D+0x268>)
 8007a72:	8813      	ldrh	r3, [r2, #0]
 8007a74:	f361 03c3 	bfi	r3, r1, #3, #1
 8007a78:	8013      	strh	r3, [r2, #0]
		if(!MF2.FLAG.V){
 8007a7a:	4b11      	ldr	r3, [pc, #68]	; (8007ac0 <v_L45D+0x268>)
 8007a7c:	881b      	ldrh	r3, [r3, #0]
 8007a7e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007a82:	b2db      	uxtb	r3, r3
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d107      	bne.n	8007a98 <v_L45D+0x240>
			slalomB(10000, SPEED_HIGH, V_H_OFFSET_F-10);
 8007a88:	220d      	movs	r2, #13
 8007a8a:	f44f 7148 	mov.w	r1, #800	; 0x320
 8007a8e:	f242 7010 	movw	r0, #10000	; 0x2710
 8007a92:	f7fd fe8d 	bl	80057b0 <slalomB>
 8007a96:	e006      	b.n	8007aa6 <v_L45D+0x24e>
			slalomB(10000, SPEED_HIGH, V_H_OFFSET_B-10);
 8007a98:	2241      	movs	r2, #65	; 0x41
 8007a9a:	f44f 7148 	mov.w	r1, #800	; 0x320
 8007a9e:	f242 7010 	movw	r0, #10000	; 0x2710
 8007aa2:	f7fd fe85 	bl	80057b0 <slalomB>
		driveD(-10000, SPEED_MIN, SPEED_HIGH, 10);
 8007aa6:	230a      	movs	r3, #10
 8007aa8:	f44f 7248 	mov.w	r2, #800	; 0x320
 8007aac:	2114      	movs	r1, #20
 8007aae:	4805      	ldr	r0, [pc, #20]	; (8007ac4 <v_L45D+0x26c>)
 8007ab0:	f7fd fb06 	bl	80050c0 <driveD>
}
 8007ab4:	bf00      	nop
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}
 8007aba:	bf00      	nop
 8007abc:	20000456 	.word	0x20000456
 8007ac0:	20000f64 	.word	0x20000f64
 8007ac4:	ffffd8f0 	.word	0xffffd8f0

08007ac8 <v_R90>:
//v_R90
// 90
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void v_R90(void){
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b082      	sub	sp, #8
 8007acc:	af02      	add	r7, sp, #8
	full_led_write(YELLOW);
 8007ace:	2006      	movs	r0, #6
 8007ad0:	f008 fdb4 	bl	801063c <full_led_write>
	if(run_mode == LOW){
 8007ad4:	4b4a      	ldr	r3, [pc, #296]	; (8007c00 <v_R90+0x138>)
 8007ad6:	781b      	ldrb	r3, [r3, #0]
 8007ad8:	b2db      	uxtb	r3, r3
 8007ada:	2b01      	cmp	r3, #1
 8007adc:	d11f      	bne.n	8007b1e <v_R90+0x56>
		slalomF(10000, SPEED_LOW, VV_OFFSET_F, NO_WALL, NO_WALL);
 8007ade:	f241 3388 	movw	r3, #5000	; 0x1388
 8007ae2:	9300      	str	r3, [sp, #0]
 8007ae4:	f241 3388 	movw	r3, #5000	; 0x1388
 8007ae8:	222d      	movs	r2, #45	; 0x2d
 8007aea:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007aee:	f242 7010 	movw	r0, #10000	; 0x2710
 8007af2:	f7fd fcbd 	bl	8005470 <slalomF>
		slalomR(-VV_DEGACCEL, -VV_OMEGA, -90, SPEED_LOW);
 8007af6:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8007afa:	f06f 0259 	mvn.w	r2, #89	; 0x59
 8007afe:	4941      	ldr	r1, [pc, #260]	; (8007c04 <v_R90+0x13c>)
 8007b00:	4841      	ldr	r0, [pc, #260]	; (8007c08 <v_R90+0x140>)
 8007b02:	f7fd fd31 	bl	8005568 <slalomR>

		turn_dir(DIR_TURN_R90_8, 3);									//a
 8007b06:	2103      	movs	r1, #3
 8007b08:	2002      	movs	r0, #2
 8007b0a:	f006 ff17 	bl	800e93c <turn_dir>

		slalomB(10000, SPEED_LOW, VV_OFFSET_B);
 8007b0e:	222d      	movs	r2, #45	; 0x2d
 8007b10:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007b14:	f242 7010 	movw	r0, #10000	; 0x2710
 8007b18:	f7fd fe4a 	bl	80057b0 <slalomB>

		turn_dir(DIR_TURN_R90_8, 3);									//

		slalomB(10000, SPEED_HIGH_HIGH, VV_H_H_OFFSET_B);
	}
}
 8007b1c:	e06d      	b.n	8007bfa <v_R90+0x132>
	}else if(run_mode == MIDDLE){
 8007b1e:	4b38      	ldr	r3, [pc, #224]	; (8007c00 <v_R90+0x138>)
 8007b20:	781b      	ldrb	r3, [r3, #0]
 8007b22:	b2db      	uxtb	r3, r3
 8007b24:	2b02      	cmp	r3, #2
 8007b26:	d11f      	bne.n	8007b68 <v_R90+0xa0>
		slalomF(10000, SPEED_MIDDLE, VV_M_OFFSET_F, NO_WALL, NO_WALL);
 8007b28:	f241 3388 	movw	r3, #5000	; 0x1388
 8007b2c:	9300      	str	r3, [sp, #0]
 8007b2e:	f241 3388 	movw	r3, #5000	; 0x1388
 8007b32:	223a      	movs	r2, #58	; 0x3a
 8007b34:	f44f 7116 	mov.w	r1, #600	; 0x258
 8007b38:	f242 7010 	movw	r0, #10000	; 0x2710
 8007b3c:	f7fd fc98 	bl	8005470 <slalomF>
		slalomR(-VV_M_DEGACCEL, -VV_M_OMEGA, -90, SPEED_MIDDLE);
 8007b40:	f44f 7316 	mov.w	r3, #600	; 0x258
 8007b44:	f06f 0259 	mvn.w	r2, #89	; 0x59
 8007b48:	4930      	ldr	r1, [pc, #192]	; (8007c0c <v_R90+0x144>)
 8007b4a:	4831      	ldr	r0, [pc, #196]	; (8007c10 <v_R90+0x148>)
 8007b4c:	f7fd fd0c 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_R90_8, 3);									//
 8007b50:	2103      	movs	r1, #3
 8007b52:	2002      	movs	r0, #2
 8007b54:	f006 fef2 	bl	800e93c <turn_dir>
		slalomB(10000, SPEED_MIDDLE, VV_M_OFFSET_B);
 8007b58:	2246      	movs	r2, #70	; 0x46
 8007b5a:	f44f 7116 	mov.w	r1, #600	; 0x258
 8007b5e:	f242 7010 	movw	r0, #10000	; 0x2710
 8007b62:	f7fd fe25 	bl	80057b0 <slalomB>
}
 8007b66:	e048      	b.n	8007bfa <v_R90+0x132>
	}else if(run_mode == HIGH){
 8007b68:	4b25      	ldr	r3, [pc, #148]	; (8007c00 <v_R90+0x138>)
 8007b6a:	781b      	ldrb	r3, [r3, #0]
 8007b6c:	b2db      	uxtb	r3, r3
 8007b6e:	2b03      	cmp	r3, #3
 8007b70:	d11f      	bne.n	8007bb2 <v_R90+0xea>
		slalomF(10000, SPEED_HIGH, VV_H_OFFSET_F, NO_WALL, NO_WALL);
 8007b72:	f241 3388 	movw	r3, #5000	; 0x1388
 8007b76:	9300      	str	r3, [sp, #0]
 8007b78:	f241 3388 	movw	r3, #5000	; 0x1388
 8007b7c:	2223      	movs	r2, #35	; 0x23
 8007b7e:	f44f 7148 	mov.w	r1, #800	; 0x320
 8007b82:	f242 7010 	movw	r0, #10000	; 0x2710
 8007b86:	f7fd fc73 	bl	8005470 <slalomF>
		slalomR(-VV_H_DEGACCEL, -VV_H_OMEGA, -90, SPEED_HIGH);
 8007b8a:	f44f 7348 	mov.w	r3, #800	; 0x320
 8007b8e:	f06f 0259 	mvn.w	r2, #89	; 0x59
 8007b92:	491e      	ldr	r1, [pc, #120]	; (8007c0c <v_R90+0x144>)
 8007b94:	481e      	ldr	r0, [pc, #120]	; (8007c10 <v_R90+0x148>)
 8007b96:	f7fd fce7 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_R90_8, 3);									//
 8007b9a:	2103      	movs	r1, #3
 8007b9c:	2002      	movs	r0, #2
 8007b9e:	f006 fecd 	bl	800e93c <turn_dir>
		slalomB(10000, SPEED_HIGH, VV_H_OFFSET_B);
 8007ba2:	2241      	movs	r2, #65	; 0x41
 8007ba4:	f44f 7148 	mov.w	r1, #800	; 0x320
 8007ba8:	f242 7010 	movw	r0, #10000	; 0x2710
 8007bac:	f7fd fe00 	bl	80057b0 <slalomB>
}
 8007bb0:	e023      	b.n	8007bfa <v_R90+0x132>
	}else if(run_mode == HIGH_HIGH){
 8007bb2:	4b13      	ldr	r3, [pc, #76]	; (8007c00 <v_R90+0x138>)
 8007bb4:	781b      	ldrb	r3, [r3, #0]
 8007bb6:	b2db      	uxtb	r3, r3
 8007bb8:	2b04      	cmp	r3, #4
 8007bba:	d11e      	bne.n	8007bfa <v_R90+0x132>
		slalomF(10000, SPEED_HIGH_HIGH, VV_H_H_OFFSET_F, NO_WALL, NO_WALL);
 8007bbc:	f241 3388 	movw	r3, #5000	; 0x1388
 8007bc0:	9300      	str	r3, [sp, #0]
 8007bc2:	f241 3388 	movw	r3, #5000	; 0x1388
 8007bc6:	221e      	movs	r2, #30
 8007bc8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007bcc:	f242 7010 	movw	r0, #10000	; 0x2710
 8007bd0:	f7fd fc4e 	bl	8005470 <slalomF>
		slalomR(-VV_H_H_DEGACCEL, -VV_H_H_OMEGA, -90, SPEED_HIGH_HIGH);
 8007bd4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007bd8:	f06f 0259 	mvn.w	r2, #89	; 0x59
 8007bdc:	490b      	ldr	r1, [pc, #44]	; (8007c0c <v_R90+0x144>)
 8007bde:	480d      	ldr	r0, [pc, #52]	; (8007c14 <v_R90+0x14c>)
 8007be0:	f7fd fcc2 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_R90_8, 3);									//
 8007be4:	2103      	movs	r1, #3
 8007be6:	2002      	movs	r0, #2
 8007be8:	f006 fea8 	bl	800e93c <turn_dir>
		slalomB(10000, SPEED_HIGH_HIGH, VV_H_H_OFFSET_B);
 8007bec:	221e      	movs	r2, #30
 8007bee:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007bf2:	f242 7010 	movw	r0, #10000	; 0x2710
 8007bf6:	f7fd fddb 	bl	80057b0 <slalomB>
}
 8007bfa:	bf00      	nop
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	bd80      	pop	{r7, pc}
 8007c00:	20000456 	.word	0x20000456
 8007c04:	fffffea2 	.word	0xfffffea2
 8007c08:	fffff254 	.word	0xfffff254
 8007c0c:	fffffce0 	.word	0xfffffce0
 8007c10:	ffffd8f0 	.word	0xffffd8f0
 8007c14:	ffffc180 	.word	0xffffc180

08007c18 <v_L90>:
//v_L90
// 90
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void v_L90(void){
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b082      	sub	sp, #8
 8007c1c:	af02      	add	r7, sp, #8
	full_led_write(PURPLE);
 8007c1e:	2005      	movs	r0, #5
 8007c20:	f008 fd0c 	bl	801063c <full_led_write>
	if(run_mode == LOW){
 8007c24:	4b4c      	ldr	r3, [pc, #304]	; (8007d58 <v_L90+0x140>)
 8007c26:	781b      	ldrb	r3, [r3, #0]
 8007c28:	b2db      	uxtb	r3, r3
 8007c2a:	2b01      	cmp	r3, #1
 8007c2c:	d120      	bne.n	8007c70 <v_L90+0x58>
		slalomF(10000, SPEED_LOW, VV_OFFSET_F, NO_WALL, NO_WALL);
 8007c2e:	f241 3388 	movw	r3, #5000	; 0x1388
 8007c32:	9300      	str	r3, [sp, #0]
 8007c34:	f241 3388 	movw	r3, #5000	; 0x1388
 8007c38:	222d      	movs	r2, #45	; 0x2d
 8007c3a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007c3e:	f242 7010 	movw	r0, #10000	; 0x2710
 8007c42:	f7fd fc15 	bl	8005470 <slalomF>
		slalomR(VV_DEGACCEL, VV_OMEGA, 90, SPEED_LOW);
 8007c46:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8007c4a:	225a      	movs	r2, #90	; 0x5a
 8007c4c:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8007c50:	f640 50ac 	movw	r0, #3500	; 0xdac
 8007c54:	f7fd fc88 	bl	8005568 <slalomR>

		turn_dir(DIR_TURN_L90_8, 3);									//a
 8007c58:	2103      	movs	r1, #3
 8007c5a:	20fe      	movs	r0, #254	; 0xfe
 8007c5c:	f006 fe6e 	bl	800e93c <turn_dir>

		slalomB(10000, SPEED_LOW, VV_OFFSET_B);
 8007c60:	222d      	movs	r2, #45	; 0x2d
 8007c62:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007c66:	f242 7010 	movw	r0, #10000	; 0x2710
 8007c6a:	f7fd fda1 	bl	80057b0 <slalomB>

		turn_dir(DIR_TURN_L90_8, 3);									//a

		slalomB(10000, SPEED_HIGH_HIGH, VV_H_H_OFFSET_B);
	}
}
 8007c6e:	e070      	b.n	8007d52 <v_L90+0x13a>
	}else if(run_mode == MIDDLE){
 8007c70:	4b39      	ldr	r3, [pc, #228]	; (8007d58 <v_L90+0x140>)
 8007c72:	781b      	ldrb	r3, [r3, #0]
 8007c74:	b2db      	uxtb	r3, r3
 8007c76:	2b02      	cmp	r3, #2
 8007c78:	d120      	bne.n	8007cbc <v_L90+0xa4>
		slalomF(10000, SPEED_MIDDLE, VV_M_OFFSET_F, NO_WALL, NO_WALL);
 8007c7a:	f241 3388 	movw	r3, #5000	; 0x1388
 8007c7e:	9300      	str	r3, [sp, #0]
 8007c80:	f241 3388 	movw	r3, #5000	; 0x1388
 8007c84:	223a      	movs	r2, #58	; 0x3a
 8007c86:	f44f 7116 	mov.w	r1, #600	; 0x258
 8007c8a:	f242 7010 	movw	r0, #10000	; 0x2710
 8007c8e:	f7fd fbef 	bl	8005470 <slalomF>
		slalomR(VV_M_DEGACCEL, VV_M_OMEGA, 90, SPEED_MIDDLE);
 8007c92:	f44f 7316 	mov.w	r3, #600	; 0x258
 8007c96:	225a      	movs	r2, #90	; 0x5a
 8007c98:	f44f 7148 	mov.w	r1, #800	; 0x320
 8007c9c:	f242 7010 	movw	r0, #10000	; 0x2710
 8007ca0:	f7fd fc62 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_L90_8, 3);									//a
 8007ca4:	2103      	movs	r1, #3
 8007ca6:	20fe      	movs	r0, #254	; 0xfe
 8007ca8:	f006 fe48 	bl	800e93c <turn_dir>
		slalomB(10000, SPEED_MIDDLE, VV_M_OFFSET_B);
 8007cac:	2246      	movs	r2, #70	; 0x46
 8007cae:	f44f 7116 	mov.w	r1, #600	; 0x258
 8007cb2:	f242 7010 	movw	r0, #10000	; 0x2710
 8007cb6:	f7fd fd7b 	bl	80057b0 <slalomB>
}
 8007cba:	e04a      	b.n	8007d52 <v_L90+0x13a>
	}else if(run_mode == HIGH){
 8007cbc:	4b26      	ldr	r3, [pc, #152]	; (8007d58 <v_L90+0x140>)
 8007cbe:	781b      	ldrb	r3, [r3, #0]
 8007cc0:	b2db      	uxtb	r3, r3
 8007cc2:	2b03      	cmp	r3, #3
 8007cc4:	d120      	bne.n	8007d08 <v_L90+0xf0>
		slalomF(10000, SPEED_HIGH, VV_H_OFFSET_F, NO_WALL, NO_WALL);
 8007cc6:	f241 3388 	movw	r3, #5000	; 0x1388
 8007cca:	9300      	str	r3, [sp, #0]
 8007ccc:	f241 3388 	movw	r3, #5000	; 0x1388
 8007cd0:	2223      	movs	r2, #35	; 0x23
 8007cd2:	f44f 7148 	mov.w	r1, #800	; 0x320
 8007cd6:	f242 7010 	movw	r0, #10000	; 0x2710
 8007cda:	f7fd fbc9 	bl	8005470 <slalomF>
		slalomR(VV_H_DEGACCEL, VV_H_OMEGA, 90, SPEED_HIGH);
 8007cde:	f44f 7348 	mov.w	r3, #800	; 0x320
 8007ce2:	225a      	movs	r2, #90	; 0x5a
 8007ce4:	f44f 7148 	mov.w	r1, #800	; 0x320
 8007ce8:	f242 7010 	movw	r0, #10000	; 0x2710
 8007cec:	f7fd fc3c 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_L90_8, 3);									//a
 8007cf0:	2103      	movs	r1, #3
 8007cf2:	20fe      	movs	r0, #254	; 0xfe
 8007cf4:	f006 fe22 	bl	800e93c <turn_dir>
		slalomB(10000, SPEED_HIGH, VV_H_OFFSET_B);
 8007cf8:	2241      	movs	r2, #65	; 0x41
 8007cfa:	f44f 7148 	mov.w	r1, #800	; 0x320
 8007cfe:	f242 7010 	movw	r0, #10000	; 0x2710
 8007d02:	f7fd fd55 	bl	80057b0 <slalomB>
}
 8007d06:	e024      	b.n	8007d52 <v_L90+0x13a>
	}else if(run_mode == HIGH_HIGH){
 8007d08:	4b13      	ldr	r3, [pc, #76]	; (8007d58 <v_L90+0x140>)
 8007d0a:	781b      	ldrb	r3, [r3, #0]
 8007d0c:	b2db      	uxtb	r3, r3
 8007d0e:	2b04      	cmp	r3, #4
 8007d10:	d11f      	bne.n	8007d52 <v_L90+0x13a>
		slalomF(10000, SPEED_HIGH_HIGH, VV_H_H_OFFSET_F, NO_WALL, NO_WALL);
 8007d12:	f241 3388 	movw	r3, #5000	; 0x1388
 8007d16:	9300      	str	r3, [sp, #0]
 8007d18:	f241 3388 	movw	r3, #5000	; 0x1388
 8007d1c:	221e      	movs	r2, #30
 8007d1e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007d22:	f242 7010 	movw	r0, #10000	; 0x2710
 8007d26:	f7fd fba3 	bl	8005470 <slalomF>
		slalomR(VV_H_H_DEGACCEL, VV_H_H_OMEGA, 90, SPEED_HIGH_HIGH);
 8007d2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007d2e:	225a      	movs	r2, #90	; 0x5a
 8007d30:	f44f 7148 	mov.w	r1, #800	; 0x320
 8007d34:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 8007d38:	f7fd fc16 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_L90_8, 3);									//a
 8007d3c:	2103      	movs	r1, #3
 8007d3e:	20fe      	movs	r0, #254	; 0xfe
 8007d40:	f006 fdfc 	bl	800e93c <turn_dir>
		slalomB(10000, SPEED_HIGH_HIGH, VV_H_H_OFFSET_B);
 8007d44:	221e      	movs	r2, #30
 8007d46:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007d4a:	f242 7010 	movw	r0, #10000	; 0x2710
 8007d4e:	f7fd fd2f 	bl	80057b0 <slalomB>
}
 8007d52:	bf00      	nop
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bd80      	pop	{r7, pc}
 8007d58:	20000456 	.word	0x20000456

08007d5c <v_R135>:
//v_R135
// 135
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void v_R135(void){
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b082      	sub	sp, #8
 8007d60:	af02      	add	r7, sp, #8
	full_led_write(YELLOW);
 8007d62:	2006      	movs	r0, #6
 8007d64:	f008 fc6a 	bl	801063c <full_led_write>
	if(run_mode == LOW){
 8007d68:	4bb6      	ldr	r3, [pc, #728]	; (8008044 <v_R135+0x2e8>)
 8007d6a:	781b      	ldrb	r3, [r3, #0]
 8007d6c:	b2db      	uxtb	r3, r3
 8007d6e:	2b01      	cmp	r3, #1
 8007d70:	d155      	bne.n	8007e1e <v_R135+0xc2>
		if(!MF2.FLAG.V){
 8007d72:	4bb5      	ldr	r3, [pc, #724]	; (8008048 <v_R135+0x2ec>)
 8007d74:	881b      	ldrh	r3, [r3, #0]
 8007d76:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007d7a:	b2db      	uxtb	r3, r3
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d10c      	bne.n	8007d9a <v_R135+0x3e>
			slalomF(10000, SPEED_LOW, VVV_OFFSET_F, NO_WALL, NO_WALL);
 8007d80:	f241 3388 	movw	r3, #5000	; 0x1388
 8007d84:	9300      	str	r3, [sp, #0]
 8007d86:	f241 3388 	movw	r3, #5000	; 0x1388
 8007d8a:	2244      	movs	r2, #68	; 0x44
 8007d8c:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007d90:	f242 7010 	movw	r0, #10000	; 0x2710
 8007d94:	f7fd fb6c 	bl	8005470 <slalomF>
 8007d98:	e00b      	b.n	8007db2 <v_R135+0x56>
		}else{
			slalomF(10000, SPEED_LOW, VVV_OFFSET_B, NO_WALL, NO_WALL);
 8007d9a:	f241 3388 	movw	r3, #5000	; 0x1388
 8007d9e:	9300      	str	r3, [sp, #0]
 8007da0:	f241 3388 	movw	r3, #5000	; 0x1388
 8007da4:	223a      	movs	r2, #58	; 0x3a
 8007da6:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007daa:	f242 7010 	movw	r0, #10000	; 0x2710
 8007dae:	f7fd fb5f 	bl	8005470 <slalomF>
		}
		slalomR(-VVV_DEGACCEL, -VVV_OMEGA, -135, SPEED_LOW);
 8007db2:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8007db6:	f06f 0286 	mvn.w	r2, #134	; 0x86
 8007dba:	49a4      	ldr	r1, [pc, #656]	; (800804c <v_R135+0x2f0>)
 8007dbc:	48a4      	ldr	r0, [pc, #656]	; (8008050 <v_R135+0x2f4>)
 8007dbe:	f7fd fbd3 	bl	8005568 <slalomR>

		turn_dir(DIR_TURN_R135_8, 3);									//a
 8007dc2:	2103      	movs	r1, #3
 8007dc4:	2003      	movs	r0, #3
 8007dc6:	f006 fdb9 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 8007dca:	4b9f      	ldr	r3, [pc, #636]	; (8008048 <v_R135+0x2ec>)
 8007dcc:	881b      	ldrh	r3, [r3, #0]
 8007dce:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007dd2:	b2db      	uxtb	r3, r3
 8007dd4:	3301      	adds	r3, #1
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	f003 0301 	and.w	r3, r3, #1
 8007ddc:	bfb8      	it	lt
 8007dde:	425b      	neglt	r3, r3
 8007de0:	f003 0301 	and.w	r3, r3, #1
 8007de4:	b2d9      	uxtb	r1, r3
 8007de6:	4a98      	ldr	r2, [pc, #608]	; (8008048 <v_R135+0x2ec>)
 8007de8:	8813      	ldrh	r3, [r2, #0]
 8007dea:	f361 03c3 	bfi	r3, r1, #3, #1
 8007dee:	8013      	strh	r3, [r2, #0]

		if(!MF2.FLAG.V){
 8007df0:	4b95      	ldr	r3, [pc, #596]	; (8008048 <v_R135+0x2ec>)
 8007df2:	881b      	ldrh	r3, [r3, #0]
 8007df4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007df8:	b2db      	uxtb	r3, r3
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d107      	bne.n	8007e0e <v_R135+0xb2>
			slalomB(10000, SPEED_LOW, VVV_OFFSET_F);
 8007dfe:	2244      	movs	r2, #68	; 0x44
 8007e00:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007e04:	f242 7010 	movw	r0, #10000	; 0x2710
 8007e08:	f7fd fcd2 	bl	80057b0 <slalomB>
			slalomB(10000, SPEED_HIGH_HIGH, VVV_H_H_OFFSET_F);
		}else{
			slalomB(10000, SPEED_HIGH_HIGH, VVV_H_H_OFFSET_B);
		}
	}
}
 8007e0c:	e117      	b.n	800803e <v_R135+0x2e2>
			slalomB(10000, SPEED_LOW, VVV_OFFSET_B);
 8007e0e:	223a      	movs	r2, #58	; 0x3a
 8007e10:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007e14:	f242 7010 	movw	r0, #10000	; 0x2710
 8007e18:	f7fd fcca 	bl	80057b0 <slalomB>
}
 8007e1c:	e10f      	b.n	800803e <v_R135+0x2e2>
	}else if(run_mode == MIDDLE){
 8007e1e:	4b89      	ldr	r3, [pc, #548]	; (8008044 <v_R135+0x2e8>)
 8007e20:	781b      	ldrb	r3, [r3, #0]
 8007e22:	b2db      	uxtb	r3, r3
 8007e24:	2b02      	cmp	r3, #2
 8007e26:	d155      	bne.n	8007ed4 <v_R135+0x178>
		if(!MF2.FLAG.V){
 8007e28:	4b87      	ldr	r3, [pc, #540]	; (8008048 <v_R135+0x2ec>)
 8007e2a:	881b      	ldrh	r3, [r3, #0]
 8007e2c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007e30:	b2db      	uxtb	r3, r3
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d10c      	bne.n	8007e50 <v_R135+0xf4>
			slalomF(10000, SPEED_MIDDLE, VVV_M_OFFSET_F, NO_WALL, NO_WALL);
 8007e36:	f241 3388 	movw	r3, #5000	; 0x1388
 8007e3a:	9300      	str	r3, [sp, #0]
 8007e3c:	f241 3388 	movw	r3, #5000	; 0x1388
 8007e40:	2246      	movs	r2, #70	; 0x46
 8007e42:	f44f 7116 	mov.w	r1, #600	; 0x258
 8007e46:	f242 7010 	movw	r0, #10000	; 0x2710
 8007e4a:	f7fd fb11 	bl	8005470 <slalomF>
 8007e4e:	e00b      	b.n	8007e68 <v_R135+0x10c>
			slalomF(10000, SPEED_MIDDLE, VVV_M_OFFSET_B, NO_WALL, NO_WALL);
 8007e50:	f241 3388 	movw	r3, #5000	; 0x1388
 8007e54:	9300      	str	r3, [sp, #0]
 8007e56:	f241 3388 	movw	r3, #5000	; 0x1388
 8007e5a:	2250      	movs	r2, #80	; 0x50
 8007e5c:	f44f 7116 	mov.w	r1, #600	; 0x258
 8007e60:	f242 7010 	movw	r0, #10000	; 0x2710
 8007e64:	f7fd fb04 	bl	8005470 <slalomF>
		slalomR(-VVV_M_DEGACCEL, -VVV_M_OMEGA, -135, SPEED_MIDDLE);
 8007e68:	f44f 7316 	mov.w	r3, #600	; 0x258
 8007e6c:	f06f 0286 	mvn.w	r2, #134	; 0x86
 8007e70:	4978      	ldr	r1, [pc, #480]	; (8008054 <v_R135+0x2f8>)
 8007e72:	4879      	ldr	r0, [pc, #484]	; (8008058 <v_R135+0x2fc>)
 8007e74:	f7fd fb78 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_R135_8, 3);									//a
 8007e78:	2103      	movs	r1, #3
 8007e7a:	2003      	movs	r0, #3
 8007e7c:	f006 fd5e 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 8007e80:	4b71      	ldr	r3, [pc, #452]	; (8008048 <v_R135+0x2ec>)
 8007e82:	881b      	ldrh	r3, [r3, #0]
 8007e84:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007e88:	b2db      	uxtb	r3, r3
 8007e8a:	3301      	adds	r3, #1
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	f003 0301 	and.w	r3, r3, #1
 8007e92:	bfb8      	it	lt
 8007e94:	425b      	neglt	r3, r3
 8007e96:	f003 0301 	and.w	r3, r3, #1
 8007e9a:	b2d9      	uxtb	r1, r3
 8007e9c:	4a6a      	ldr	r2, [pc, #424]	; (8008048 <v_R135+0x2ec>)
 8007e9e:	8813      	ldrh	r3, [r2, #0]
 8007ea0:	f361 03c3 	bfi	r3, r1, #3, #1
 8007ea4:	8013      	strh	r3, [r2, #0]
		if(!MF2.FLAG.V){
 8007ea6:	4b68      	ldr	r3, [pc, #416]	; (8008048 <v_R135+0x2ec>)
 8007ea8:	881b      	ldrh	r3, [r3, #0]
 8007eaa:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007eae:	b2db      	uxtb	r3, r3
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d107      	bne.n	8007ec4 <v_R135+0x168>
			slalomB(10000, SPEED_MIDDLE, VVV_M_OFFSET_F);
 8007eb4:	2246      	movs	r2, #70	; 0x46
 8007eb6:	f44f 7116 	mov.w	r1, #600	; 0x258
 8007eba:	f242 7010 	movw	r0, #10000	; 0x2710
 8007ebe:	f7fd fc77 	bl	80057b0 <slalomB>
}
 8007ec2:	e0bc      	b.n	800803e <v_R135+0x2e2>
			slalomB(10000, SPEED_MIDDLE, VVV_M_OFFSET_B);
 8007ec4:	2250      	movs	r2, #80	; 0x50
 8007ec6:	f44f 7116 	mov.w	r1, #600	; 0x258
 8007eca:	f242 7010 	movw	r0, #10000	; 0x2710
 8007ece:	f7fd fc6f 	bl	80057b0 <slalomB>
}
 8007ed2:	e0b4      	b.n	800803e <v_R135+0x2e2>
	}else if(run_mode == HIGH){
 8007ed4:	4b5b      	ldr	r3, [pc, #364]	; (8008044 <v_R135+0x2e8>)
 8007ed6:	781b      	ldrb	r3, [r3, #0]
 8007ed8:	b2db      	uxtb	r3, r3
 8007eda:	2b03      	cmp	r3, #3
 8007edc:	d155      	bne.n	8007f8a <v_R135+0x22e>
		if(!MF2.FLAG.V){
 8007ede:	4b5a      	ldr	r3, [pc, #360]	; (8008048 <v_R135+0x2ec>)
 8007ee0:	881b      	ldrh	r3, [r3, #0]
 8007ee2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007ee6:	b2db      	uxtb	r3, r3
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d10c      	bne.n	8007f06 <v_R135+0x1aa>
			slalomF(10000, SPEED_HIGH, VVV_H_OFFSET_F, NO_WALL, NO_WALL);
 8007eec:	f241 3388 	movw	r3, #5000	; 0x1388
 8007ef0:	9300      	str	r3, [sp, #0]
 8007ef2:	f241 3388 	movw	r3, #5000	; 0x1388
 8007ef6:	2255      	movs	r2, #85	; 0x55
 8007ef8:	f44f 7148 	mov.w	r1, #800	; 0x320
 8007efc:	f242 7010 	movw	r0, #10000	; 0x2710
 8007f00:	f7fd fab6 	bl	8005470 <slalomF>
 8007f04:	e00b      	b.n	8007f1e <v_R135+0x1c2>
			slalomF(10000, SPEED_HIGH, VVV_H_OFFSET_B, NO_WALL, NO_WALL);
 8007f06:	f241 3388 	movw	r3, #5000	; 0x1388
 8007f0a:	9300      	str	r3, [sp, #0]
 8007f0c:	f241 3388 	movw	r3, #5000	; 0x1388
 8007f10:	225a      	movs	r2, #90	; 0x5a
 8007f12:	f44f 7148 	mov.w	r1, #800	; 0x320
 8007f16:	f242 7010 	movw	r0, #10000	; 0x2710
 8007f1a:	f7fd faa9 	bl	8005470 <slalomF>
		slalomR(-VVV_H_DEGACCEL, -VVV_H_OMEGA, -135, SPEED_HIGH);
 8007f1e:	f44f 7348 	mov.w	r3, #800	; 0x320
 8007f22:	f06f 0286 	mvn.w	r2, #134	; 0x86
 8007f26:	494d      	ldr	r1, [pc, #308]	; (800805c <v_R135+0x300>)
 8007f28:	484d      	ldr	r0, [pc, #308]	; (8008060 <v_R135+0x304>)
 8007f2a:	f7fd fb1d 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_R135_8, 3);									//a
 8007f2e:	2103      	movs	r1, #3
 8007f30:	2003      	movs	r0, #3
 8007f32:	f006 fd03 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 8007f36:	4b44      	ldr	r3, [pc, #272]	; (8008048 <v_R135+0x2ec>)
 8007f38:	881b      	ldrh	r3, [r3, #0]
 8007f3a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007f3e:	b2db      	uxtb	r3, r3
 8007f40:	3301      	adds	r3, #1
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	f003 0301 	and.w	r3, r3, #1
 8007f48:	bfb8      	it	lt
 8007f4a:	425b      	neglt	r3, r3
 8007f4c:	f003 0301 	and.w	r3, r3, #1
 8007f50:	b2d9      	uxtb	r1, r3
 8007f52:	4a3d      	ldr	r2, [pc, #244]	; (8008048 <v_R135+0x2ec>)
 8007f54:	8813      	ldrh	r3, [r2, #0]
 8007f56:	f361 03c3 	bfi	r3, r1, #3, #1
 8007f5a:	8013      	strh	r3, [r2, #0]
		if(!MF2.FLAG.V){
 8007f5c:	4b3a      	ldr	r3, [pc, #232]	; (8008048 <v_R135+0x2ec>)
 8007f5e:	881b      	ldrh	r3, [r3, #0]
 8007f60:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007f64:	b2db      	uxtb	r3, r3
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d107      	bne.n	8007f7a <v_R135+0x21e>
			slalomB(10000, SPEED_HIGH, VVV_H_OFFSET_F);
 8007f6a:	2255      	movs	r2, #85	; 0x55
 8007f6c:	f44f 7148 	mov.w	r1, #800	; 0x320
 8007f70:	f242 7010 	movw	r0, #10000	; 0x2710
 8007f74:	f7fd fc1c 	bl	80057b0 <slalomB>
}
 8007f78:	e061      	b.n	800803e <v_R135+0x2e2>
			slalomB(10000, SPEED_HIGH, VVV_H_OFFSET_B);
 8007f7a:	225a      	movs	r2, #90	; 0x5a
 8007f7c:	f44f 7148 	mov.w	r1, #800	; 0x320
 8007f80:	f242 7010 	movw	r0, #10000	; 0x2710
 8007f84:	f7fd fc14 	bl	80057b0 <slalomB>
}
 8007f88:	e059      	b.n	800803e <v_R135+0x2e2>
	}else if(run_mode == HIGH_HIGH){
 8007f8a:	4b2e      	ldr	r3, [pc, #184]	; (8008044 <v_R135+0x2e8>)
 8007f8c:	781b      	ldrb	r3, [r3, #0]
 8007f8e:	b2db      	uxtb	r3, r3
 8007f90:	2b04      	cmp	r3, #4
 8007f92:	d154      	bne.n	800803e <v_R135+0x2e2>
		if(!MF2.FLAG.V){
 8007f94:	4b2c      	ldr	r3, [pc, #176]	; (8008048 <v_R135+0x2ec>)
 8007f96:	881b      	ldrh	r3, [r3, #0]
 8007f98:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007f9c:	b2db      	uxtb	r3, r3
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d10c      	bne.n	8007fbc <v_R135+0x260>
			slalomF(10000, SPEED_HIGH_HIGH, VVV_H_H_OFFSET_F, NO_WALL, NO_WALL);
 8007fa2:	f241 3388 	movw	r3, #5000	; 0x1388
 8007fa6:	9300      	str	r3, [sp, #0]
 8007fa8:	f241 3388 	movw	r3, #5000	; 0x1388
 8007fac:	2243      	movs	r2, #67	; 0x43
 8007fae:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007fb2:	f242 7010 	movw	r0, #10000	; 0x2710
 8007fb6:	f7fd fa5b 	bl	8005470 <slalomF>
 8007fba:	e00b      	b.n	8007fd4 <v_R135+0x278>
			slalomF(10000, SPEED_HIGH_HIGH, VVV_H_H_OFFSET_B, NO_WALL, NO_WALL);
 8007fbc:	f241 3388 	movw	r3, #5000	; 0x1388
 8007fc0:	9300      	str	r3, [sp, #0]
 8007fc2:	f241 3388 	movw	r3, #5000	; 0x1388
 8007fc6:	2232      	movs	r2, #50	; 0x32
 8007fc8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007fcc:	f242 7010 	movw	r0, #10000	; 0x2710
 8007fd0:	f7fd fa4e 	bl	8005470 <slalomF>
		slalomR(-VVV_H_H_DEGACCEL, -VVV_H_H_OMEGA, -135, SPEED_HIGH_HIGH);
 8007fd4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007fd8:	f06f 0286 	mvn.w	r2, #134	; 0x86
 8007fdc:	4921      	ldr	r1, [pc, #132]	; (8008064 <v_R135+0x308>)
 8007fde:	4822      	ldr	r0, [pc, #136]	; (8008068 <v_R135+0x30c>)
 8007fe0:	f7fd fac2 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_R135_8, 3);									//a
 8007fe4:	2103      	movs	r1, #3
 8007fe6:	2003      	movs	r0, #3
 8007fe8:	f006 fca8 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 8007fec:	4b16      	ldr	r3, [pc, #88]	; (8008048 <v_R135+0x2ec>)
 8007fee:	881b      	ldrh	r3, [r3, #0]
 8007ff0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007ff4:	b2db      	uxtb	r3, r3
 8007ff6:	3301      	adds	r3, #1
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	f003 0301 	and.w	r3, r3, #1
 8007ffe:	bfb8      	it	lt
 8008000:	425b      	neglt	r3, r3
 8008002:	f003 0301 	and.w	r3, r3, #1
 8008006:	b2d9      	uxtb	r1, r3
 8008008:	4a0f      	ldr	r2, [pc, #60]	; (8008048 <v_R135+0x2ec>)
 800800a:	8813      	ldrh	r3, [r2, #0]
 800800c:	f361 03c3 	bfi	r3, r1, #3, #1
 8008010:	8013      	strh	r3, [r2, #0]
		if(!MF2.FLAG.V){
 8008012:	4b0d      	ldr	r3, [pc, #52]	; (8008048 <v_R135+0x2ec>)
 8008014:	881b      	ldrh	r3, [r3, #0]
 8008016:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800801a:	b2db      	uxtb	r3, r3
 800801c:	2b00      	cmp	r3, #0
 800801e:	d107      	bne.n	8008030 <v_R135+0x2d4>
			slalomB(10000, SPEED_HIGH_HIGH, VVV_H_H_OFFSET_F);
 8008020:	2243      	movs	r2, #67	; 0x43
 8008022:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8008026:	f242 7010 	movw	r0, #10000	; 0x2710
 800802a:	f7fd fbc1 	bl	80057b0 <slalomB>
}
 800802e:	e006      	b.n	800803e <v_R135+0x2e2>
			slalomB(10000, SPEED_HIGH_HIGH, VVV_H_H_OFFSET_B);
 8008030:	2232      	movs	r2, #50	; 0x32
 8008032:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8008036:	f242 7010 	movw	r0, #10000	; 0x2710
 800803a:	f7fd fbb9 	bl	80057b0 <slalomB>
}
 800803e:	bf00      	nop
 8008040:	46bd      	mov	sp, r7
 8008042:	bd80      	pop	{r7, pc}
 8008044:	20000456 	.word	0x20000456
 8008048:	20000f64 	.word	0x20000f64
 800804c:	fffffed4 	.word	0xfffffed4
 8008050:	fffff448 	.word	0xfffff448
 8008054:	fffffe0c 	.word	0xfffffe0c
 8008058:	ffffec78 	.word	0xffffec78
 800805c:	fffffce0 	.word	0xfffffce0
 8008060:	ffffe0c0 	.word	0xffffe0c0
 8008064:	fffffc18 	.word	0xfffffc18
 8008068:	ffffd8f0 	.word	0xffffd8f0

0800806c <v_L135>:
//v_L135
// 135
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void v_L135(void){
 800806c:	b580      	push	{r7, lr}
 800806e:	b082      	sub	sp, #8
 8008070:	af02      	add	r7, sp, #8
	full_led_write(PURPLE);
 8008072:	2005      	movs	r0, #5
 8008074:	f008 fae2 	bl	801063c <full_led_write>
	if(run_mode == LOW){
 8008078:	4bb8      	ldr	r3, [pc, #736]	; (800835c <v_L135+0x2f0>)
 800807a:	781b      	ldrb	r3, [r3, #0]
 800807c:	b2db      	uxtb	r3, r3
 800807e:	2b01      	cmp	r3, #1
 8008080:	d156      	bne.n	8008130 <v_L135+0xc4>
		if(!MF2.FLAG.V){
 8008082:	4bb7      	ldr	r3, [pc, #732]	; (8008360 <v_L135+0x2f4>)
 8008084:	881b      	ldrh	r3, [r3, #0]
 8008086:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800808a:	b2db      	uxtb	r3, r3
 800808c:	2b00      	cmp	r3, #0
 800808e:	d10c      	bne.n	80080aa <v_L135+0x3e>
			slalomF(10000, SPEED_LOW, VVV_OFFSET_F, NO_WALL, NO_WALL);
 8008090:	f241 3388 	movw	r3, #5000	; 0x1388
 8008094:	9300      	str	r3, [sp, #0]
 8008096:	f241 3388 	movw	r3, #5000	; 0x1388
 800809a:	2244      	movs	r2, #68	; 0x44
 800809c:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80080a0:	f242 7010 	movw	r0, #10000	; 0x2710
 80080a4:	f7fd f9e4 	bl	8005470 <slalomF>
 80080a8:	e00b      	b.n	80080c2 <v_L135+0x56>
		}else{
			slalomF(10000, SPEED_LOW, VVV_OFFSET_B, NO_WALL, NO_WALL);
 80080aa:	f241 3388 	movw	r3, #5000	; 0x1388
 80080ae:	9300      	str	r3, [sp, #0]
 80080b0:	f241 3388 	movw	r3, #5000	; 0x1388
 80080b4:	223a      	movs	r2, #58	; 0x3a
 80080b6:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80080ba:	f242 7010 	movw	r0, #10000	; 0x2710
 80080be:	f7fd f9d7 	bl	8005470 <slalomF>
		}
		slalomR(VVV_DEGACCEL, VVV_OMEGA, 135, SPEED_LOW);
 80080c2:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80080c6:	2287      	movs	r2, #135	; 0x87
 80080c8:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80080cc:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80080d0:	f7fd fa4a 	bl	8005568 <slalomR>

		turn_dir(DIR_TURN_L135_8, 3);									//a
 80080d4:	2103      	movs	r1, #3
 80080d6:	20fd      	movs	r0, #253	; 0xfd
 80080d8:	f006 fc30 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 80080dc:	4ba0      	ldr	r3, [pc, #640]	; (8008360 <v_L135+0x2f4>)
 80080de:	881b      	ldrh	r3, [r3, #0]
 80080e0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80080e4:	b2db      	uxtb	r3, r3
 80080e6:	3301      	adds	r3, #1
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	f003 0301 	and.w	r3, r3, #1
 80080ee:	bfb8      	it	lt
 80080f0:	425b      	neglt	r3, r3
 80080f2:	f003 0301 	and.w	r3, r3, #1
 80080f6:	b2d9      	uxtb	r1, r3
 80080f8:	4a99      	ldr	r2, [pc, #612]	; (8008360 <v_L135+0x2f4>)
 80080fa:	8813      	ldrh	r3, [r2, #0]
 80080fc:	f361 03c3 	bfi	r3, r1, #3, #1
 8008100:	8013      	strh	r3, [r2, #0]

		if(!MF2.FLAG.V){
 8008102:	4b97      	ldr	r3, [pc, #604]	; (8008360 <v_L135+0x2f4>)
 8008104:	881b      	ldrh	r3, [r3, #0]
 8008106:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800810a:	b2db      	uxtb	r3, r3
 800810c:	2b00      	cmp	r3, #0
 800810e:	d107      	bne.n	8008120 <v_L135+0xb4>
			slalomB(10000, SPEED_LOW, VVV_OFFSET_F);
 8008110:	2244      	movs	r2, #68	; 0x44
 8008112:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8008116:	f242 7010 	movw	r0, #10000	; 0x2710
 800811a:	f7fd fb49 	bl	80057b0 <slalomB>
			slalomB(10000, SPEED_HIGH_HIGH, VVV_H_H_OFFSET_F);
		}else{
			slalomB(10000, SPEED_HIGH_HIGH, VVV_H_H_OFFSET_B);
		}
	}
}
 800811e:	e11a      	b.n	8008356 <v_L135+0x2ea>
			slalomB(10000, SPEED_LOW, VVV_OFFSET_B);
 8008120:	223a      	movs	r2, #58	; 0x3a
 8008122:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8008126:	f242 7010 	movw	r0, #10000	; 0x2710
 800812a:	f7fd fb41 	bl	80057b0 <slalomB>
}
 800812e:	e112      	b.n	8008356 <v_L135+0x2ea>
	}else if(run_mode == MIDDLE){
 8008130:	4b8a      	ldr	r3, [pc, #552]	; (800835c <v_L135+0x2f0>)
 8008132:	781b      	ldrb	r3, [r3, #0]
 8008134:	b2db      	uxtb	r3, r3
 8008136:	2b02      	cmp	r3, #2
 8008138:	d156      	bne.n	80081e8 <v_L135+0x17c>
		if(!MF2.FLAG.V){
 800813a:	4b89      	ldr	r3, [pc, #548]	; (8008360 <v_L135+0x2f4>)
 800813c:	881b      	ldrh	r3, [r3, #0]
 800813e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008142:	b2db      	uxtb	r3, r3
 8008144:	2b00      	cmp	r3, #0
 8008146:	d10c      	bne.n	8008162 <v_L135+0xf6>
			slalomF(10000, SPEED_MIDDLE, VVV_M_OFFSET_F, NO_WALL, NO_WALL);
 8008148:	f241 3388 	movw	r3, #5000	; 0x1388
 800814c:	9300      	str	r3, [sp, #0]
 800814e:	f241 3388 	movw	r3, #5000	; 0x1388
 8008152:	2246      	movs	r2, #70	; 0x46
 8008154:	f44f 7116 	mov.w	r1, #600	; 0x258
 8008158:	f242 7010 	movw	r0, #10000	; 0x2710
 800815c:	f7fd f988 	bl	8005470 <slalomF>
 8008160:	e00b      	b.n	800817a <v_L135+0x10e>
			slalomF(10000, SPEED_MIDDLE, VVV_M_OFFSET_B, NO_WALL, NO_WALL);
 8008162:	f241 3388 	movw	r3, #5000	; 0x1388
 8008166:	9300      	str	r3, [sp, #0]
 8008168:	f241 3388 	movw	r3, #5000	; 0x1388
 800816c:	2250      	movs	r2, #80	; 0x50
 800816e:	f44f 7116 	mov.w	r1, #600	; 0x258
 8008172:	f242 7010 	movw	r0, #10000	; 0x2710
 8008176:	f7fd f97b 	bl	8005470 <slalomF>
		slalomR(VVV_M_DEGACCEL, VVV_M_OMEGA, 135, SPEED_MIDDLE);
 800817a:	f44f 7316 	mov.w	r3, #600	; 0x258
 800817e:	2287      	movs	r2, #135	; 0x87
 8008180:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8008184:	f241 3088 	movw	r0, #5000	; 0x1388
 8008188:	f7fd f9ee 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_L135_8, 3);									//a
 800818c:	2103      	movs	r1, #3
 800818e:	20fd      	movs	r0, #253	; 0xfd
 8008190:	f006 fbd4 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 8008194:	4b72      	ldr	r3, [pc, #456]	; (8008360 <v_L135+0x2f4>)
 8008196:	881b      	ldrh	r3, [r3, #0]
 8008198:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800819c:	b2db      	uxtb	r3, r3
 800819e:	3301      	adds	r3, #1
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	f003 0301 	and.w	r3, r3, #1
 80081a6:	bfb8      	it	lt
 80081a8:	425b      	neglt	r3, r3
 80081aa:	f003 0301 	and.w	r3, r3, #1
 80081ae:	b2d9      	uxtb	r1, r3
 80081b0:	4a6b      	ldr	r2, [pc, #428]	; (8008360 <v_L135+0x2f4>)
 80081b2:	8813      	ldrh	r3, [r2, #0]
 80081b4:	f361 03c3 	bfi	r3, r1, #3, #1
 80081b8:	8013      	strh	r3, [r2, #0]
		if(!MF2.FLAG.V){
 80081ba:	4b69      	ldr	r3, [pc, #420]	; (8008360 <v_L135+0x2f4>)
 80081bc:	881b      	ldrh	r3, [r3, #0]
 80081be:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80081c2:	b2db      	uxtb	r3, r3
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d107      	bne.n	80081d8 <v_L135+0x16c>
			slalomB(10000, SPEED_MIDDLE, VVV_M_OFFSET_F);
 80081c8:	2246      	movs	r2, #70	; 0x46
 80081ca:	f44f 7116 	mov.w	r1, #600	; 0x258
 80081ce:	f242 7010 	movw	r0, #10000	; 0x2710
 80081d2:	f7fd faed 	bl	80057b0 <slalomB>
}
 80081d6:	e0be      	b.n	8008356 <v_L135+0x2ea>
			slalomB(10000, SPEED_MIDDLE, VVV_M_OFFSET_B);
 80081d8:	2250      	movs	r2, #80	; 0x50
 80081da:	f44f 7116 	mov.w	r1, #600	; 0x258
 80081de:	f242 7010 	movw	r0, #10000	; 0x2710
 80081e2:	f7fd fae5 	bl	80057b0 <slalomB>
}
 80081e6:	e0b6      	b.n	8008356 <v_L135+0x2ea>
	}else if(run_mode == HIGH){
 80081e8:	4b5c      	ldr	r3, [pc, #368]	; (800835c <v_L135+0x2f0>)
 80081ea:	781b      	ldrb	r3, [r3, #0]
 80081ec:	b2db      	uxtb	r3, r3
 80081ee:	2b03      	cmp	r3, #3
 80081f0:	d156      	bne.n	80082a0 <v_L135+0x234>
		if(!MF2.FLAG.V){
 80081f2:	4b5b      	ldr	r3, [pc, #364]	; (8008360 <v_L135+0x2f4>)
 80081f4:	881b      	ldrh	r3, [r3, #0]
 80081f6:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80081fa:	b2db      	uxtb	r3, r3
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d10c      	bne.n	800821a <v_L135+0x1ae>
			slalomF(10000, SPEED_HIGH, VVV_H_OFFSET_F, NO_WALL, NO_WALL);
 8008200:	f241 3388 	movw	r3, #5000	; 0x1388
 8008204:	9300      	str	r3, [sp, #0]
 8008206:	f241 3388 	movw	r3, #5000	; 0x1388
 800820a:	2255      	movs	r2, #85	; 0x55
 800820c:	f44f 7148 	mov.w	r1, #800	; 0x320
 8008210:	f242 7010 	movw	r0, #10000	; 0x2710
 8008214:	f7fd f92c 	bl	8005470 <slalomF>
 8008218:	e00b      	b.n	8008232 <v_L135+0x1c6>
			slalomF(10000, SPEED_HIGH, VVV_H_OFFSET_B, NO_WALL, NO_WALL);
 800821a:	f241 3388 	movw	r3, #5000	; 0x1388
 800821e:	9300      	str	r3, [sp, #0]
 8008220:	f241 3388 	movw	r3, #5000	; 0x1388
 8008224:	225a      	movs	r2, #90	; 0x5a
 8008226:	f44f 7148 	mov.w	r1, #800	; 0x320
 800822a:	f242 7010 	movw	r0, #10000	; 0x2710
 800822e:	f7fd f91f 	bl	8005470 <slalomF>
		slalomR(VVV_H_DEGACCEL, VVV_H_OMEGA, 135, SPEED_HIGH);
 8008232:	f44f 7348 	mov.w	r3, #800	; 0x320
 8008236:	2287      	movs	r2, #135	; 0x87
 8008238:	f44f 7148 	mov.w	r1, #800	; 0x320
 800823c:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8008240:	f7fd f992 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_L135_8, 3);									//a
 8008244:	2103      	movs	r1, #3
 8008246:	20fd      	movs	r0, #253	; 0xfd
 8008248:	f006 fb78 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 800824c:	4b44      	ldr	r3, [pc, #272]	; (8008360 <v_L135+0x2f4>)
 800824e:	881b      	ldrh	r3, [r3, #0]
 8008250:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008254:	b2db      	uxtb	r3, r3
 8008256:	3301      	adds	r3, #1
 8008258:	2b00      	cmp	r3, #0
 800825a:	f003 0301 	and.w	r3, r3, #1
 800825e:	bfb8      	it	lt
 8008260:	425b      	neglt	r3, r3
 8008262:	f003 0301 	and.w	r3, r3, #1
 8008266:	b2d9      	uxtb	r1, r3
 8008268:	4a3d      	ldr	r2, [pc, #244]	; (8008360 <v_L135+0x2f4>)
 800826a:	8813      	ldrh	r3, [r2, #0]
 800826c:	f361 03c3 	bfi	r3, r1, #3, #1
 8008270:	8013      	strh	r3, [r2, #0]
		if(!MF2.FLAG.V){
 8008272:	4b3b      	ldr	r3, [pc, #236]	; (8008360 <v_L135+0x2f4>)
 8008274:	881b      	ldrh	r3, [r3, #0]
 8008276:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800827a:	b2db      	uxtb	r3, r3
 800827c:	2b00      	cmp	r3, #0
 800827e:	d107      	bne.n	8008290 <v_L135+0x224>
			slalomB(10000, SPEED_HIGH, VVV_H_OFFSET_F);
 8008280:	2255      	movs	r2, #85	; 0x55
 8008282:	f44f 7148 	mov.w	r1, #800	; 0x320
 8008286:	f242 7010 	movw	r0, #10000	; 0x2710
 800828a:	f7fd fa91 	bl	80057b0 <slalomB>
}
 800828e:	e062      	b.n	8008356 <v_L135+0x2ea>
			slalomB(10000, SPEED_HIGH, VVV_H_OFFSET_B);
 8008290:	225a      	movs	r2, #90	; 0x5a
 8008292:	f44f 7148 	mov.w	r1, #800	; 0x320
 8008296:	f242 7010 	movw	r0, #10000	; 0x2710
 800829a:	f7fd fa89 	bl	80057b0 <slalomB>
}
 800829e:	e05a      	b.n	8008356 <v_L135+0x2ea>
	}else if(run_mode == HIGH_HIGH){
 80082a0:	4b2e      	ldr	r3, [pc, #184]	; (800835c <v_L135+0x2f0>)
 80082a2:	781b      	ldrb	r3, [r3, #0]
 80082a4:	b2db      	uxtb	r3, r3
 80082a6:	2b04      	cmp	r3, #4
 80082a8:	d155      	bne.n	8008356 <v_L135+0x2ea>
		if(!MF2.FLAG.V){
 80082aa:	4b2d      	ldr	r3, [pc, #180]	; (8008360 <v_L135+0x2f4>)
 80082ac:	881b      	ldrh	r3, [r3, #0]
 80082ae:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80082b2:	b2db      	uxtb	r3, r3
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d10c      	bne.n	80082d2 <v_L135+0x266>
			slalomF(10000, SPEED_HIGH_HIGH, VVV_H_H_OFFSET_F, NO_WALL, NO_WALL);
 80082b8:	f241 3388 	movw	r3, #5000	; 0x1388
 80082bc:	9300      	str	r3, [sp, #0]
 80082be:	f241 3388 	movw	r3, #5000	; 0x1388
 80082c2:	2243      	movs	r2, #67	; 0x43
 80082c4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80082c8:	f242 7010 	movw	r0, #10000	; 0x2710
 80082cc:	f7fd f8d0 	bl	8005470 <slalomF>
 80082d0:	e00b      	b.n	80082ea <v_L135+0x27e>
			slalomF(10000, SPEED_HIGH_HIGH, VVV_H_H_OFFSET_B, NO_WALL, NO_WALL);
 80082d2:	f241 3388 	movw	r3, #5000	; 0x1388
 80082d6:	9300      	str	r3, [sp, #0]
 80082d8:	f241 3388 	movw	r3, #5000	; 0x1388
 80082dc:	2232      	movs	r2, #50	; 0x32
 80082de:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80082e2:	f242 7010 	movw	r0, #10000	; 0x2710
 80082e6:	f7fd f8c3 	bl	8005470 <slalomF>
		slalomR(VVV_H_H_DEGACCEL, VVV_H_H_OMEGA, 135, SPEED_HIGH_HIGH);
 80082ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80082ee:	2287      	movs	r2, #135	; 0x87
 80082f0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80082f4:	f242 7010 	movw	r0, #10000	; 0x2710
 80082f8:	f7fd f936 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_L135_8, 3);									//a
 80082fc:	2103      	movs	r1, #3
 80082fe:	20fd      	movs	r0, #253	; 0xfd
 8008300:	f006 fb1c 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 8008304:	4b16      	ldr	r3, [pc, #88]	; (8008360 <v_L135+0x2f4>)
 8008306:	881b      	ldrh	r3, [r3, #0]
 8008308:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800830c:	b2db      	uxtb	r3, r3
 800830e:	3301      	adds	r3, #1
 8008310:	2b00      	cmp	r3, #0
 8008312:	f003 0301 	and.w	r3, r3, #1
 8008316:	bfb8      	it	lt
 8008318:	425b      	neglt	r3, r3
 800831a:	f003 0301 	and.w	r3, r3, #1
 800831e:	b2d9      	uxtb	r1, r3
 8008320:	4a0f      	ldr	r2, [pc, #60]	; (8008360 <v_L135+0x2f4>)
 8008322:	8813      	ldrh	r3, [r2, #0]
 8008324:	f361 03c3 	bfi	r3, r1, #3, #1
 8008328:	8013      	strh	r3, [r2, #0]
		if(!MF2.FLAG.V){
 800832a:	4b0d      	ldr	r3, [pc, #52]	; (8008360 <v_L135+0x2f4>)
 800832c:	881b      	ldrh	r3, [r3, #0]
 800832e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008332:	b2db      	uxtb	r3, r3
 8008334:	2b00      	cmp	r3, #0
 8008336:	d107      	bne.n	8008348 <v_L135+0x2dc>
			slalomB(10000, SPEED_HIGH_HIGH, VVV_H_H_OFFSET_F);
 8008338:	2243      	movs	r2, #67	; 0x43
 800833a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800833e:	f242 7010 	movw	r0, #10000	; 0x2710
 8008342:	f7fd fa35 	bl	80057b0 <slalomB>
}
 8008346:	e006      	b.n	8008356 <v_L135+0x2ea>
			slalomB(10000, SPEED_HIGH_HIGH, VVV_H_H_OFFSET_B);
 8008348:	2232      	movs	r2, #50	; 0x32
 800834a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800834e:	f242 7010 	movw	r0, #10000	; 0x2710
 8008352:	f7fd fa2d 	bl	80057b0 <slalomB>
}
 8008356:	bf00      	nop
 8008358:	46bd      	mov	sp, r7
 800835a:	bd80      	pop	{r7, pc}
 800835c:	20000456 	.word	0x20000456
 8008360:	20000f64 	.word	0x20000f64

08008364 <v_R135D>:
//v_R135D
// 135
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void v_R135D(void){
 8008364:	b580      	push	{r7, lr}
 8008366:	b082      	sub	sp, #8
 8008368:	af02      	add	r7, sp, #8
	full_led_write(YELLOW);
 800836a:	2006      	movs	r0, #6
 800836c:	f008 f966 	bl	801063c <full_led_write>
	if(run_mode == LOW){
 8008370:	4b93      	ldr	r3, [pc, #588]	; (80085c0 <v_R135D+0x25c>)
 8008372:	781b      	ldrb	r3, [r3, #0]
 8008374:	b2db      	uxtb	r3, r3
 8008376:	2b01      	cmp	r3, #1
 8008378:	d15c      	bne.n	8008434 <v_R135D+0xd0>
		if(!MF2.FLAG.V){
 800837a:	4b92      	ldr	r3, [pc, #584]	; (80085c4 <v_R135D+0x260>)
 800837c:	881b      	ldrh	r3, [r3, #0]
 800837e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008382:	b2db      	uxtb	r3, r3
 8008384:	2b00      	cmp	r3, #0
 8008386:	d10c      	bne.n	80083a2 <v_R135D+0x3e>
			slalomF(10000, SPEED_LOW, VVV_OFFSET_F, NO_WALL, NO_WALL);
 8008388:	f241 3388 	movw	r3, #5000	; 0x1388
 800838c:	9300      	str	r3, [sp, #0]
 800838e:	f241 3388 	movw	r3, #5000	; 0x1388
 8008392:	2244      	movs	r2, #68	; 0x44
 8008394:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8008398:	f242 7010 	movw	r0, #10000	; 0x2710
 800839c:	f7fd f868 	bl	8005470 <slalomF>
 80083a0:	e00b      	b.n	80083ba <v_R135D+0x56>
		}else{
			slalomF(10000, SPEED_LOW, VVV_OFFSET_B, NO_WALL, NO_WALL);
 80083a2:	f241 3388 	movw	r3, #5000	; 0x1388
 80083a6:	9300      	str	r3, [sp, #0]
 80083a8:	f241 3388 	movw	r3, #5000	; 0x1388
 80083ac:	223a      	movs	r2, #58	; 0x3a
 80083ae:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80083b2:	f242 7010 	movw	r0, #10000	; 0x2710
 80083b6:	f7fd f85b 	bl	8005470 <slalomF>
		}
		slalomR(-VVV_DEGACCEL, -VVV_OMEGA, -135, SPEED_LOW);
 80083ba:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80083be:	f06f 0286 	mvn.w	r2, #134	; 0x86
 80083c2:	4981      	ldr	r1, [pc, #516]	; (80085c8 <v_R135D+0x264>)
 80083c4:	4881      	ldr	r0, [pc, #516]	; (80085cc <v_R135D+0x268>)
 80083c6:	f7fd f8cf 	bl	8005568 <slalomR>

		turn_dir(DIR_TURN_R135_8, 3);									//a
 80083ca:	2103      	movs	r1, #3
 80083cc:	2003      	movs	r0, #3
 80083ce:	f006 fab5 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 80083d2:	4b7c      	ldr	r3, [pc, #496]	; (80085c4 <v_R135D+0x260>)
 80083d4:	881b      	ldrh	r3, [r3, #0]
 80083d6:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80083da:	b2db      	uxtb	r3, r3
 80083dc:	3301      	adds	r3, #1
 80083de:	2b00      	cmp	r3, #0
 80083e0:	f003 0301 	and.w	r3, r3, #1
 80083e4:	bfb8      	it	lt
 80083e6:	425b      	neglt	r3, r3
 80083e8:	f003 0301 	and.w	r3, r3, #1
 80083ec:	b2d9      	uxtb	r1, r3
 80083ee:	4a75      	ldr	r2, [pc, #468]	; (80085c4 <v_R135D+0x260>)
 80083f0:	8813      	ldrh	r3, [r2, #0]
 80083f2:	f361 03c3 	bfi	r3, r1, #3, #1
 80083f6:	8013      	strh	r3, [r2, #0]

		if(!MF2.FLAG.V){
 80083f8:	4b72      	ldr	r3, [pc, #456]	; (80085c4 <v_R135D+0x260>)
 80083fa:	881b      	ldrh	r3, [r3, #0]
 80083fc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008400:	b2db      	uxtb	r3, r3
 8008402:	2b00      	cmp	r3, #0
 8008404:	d107      	bne.n	8008416 <v_R135D+0xb2>
			slalomB(10000, SPEED_LOW, VVV_OFFSET_F-10);
 8008406:	223a      	movs	r2, #58	; 0x3a
 8008408:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800840c:	f242 7010 	movw	r0, #10000	; 0x2710
 8008410:	f7fd f9ce 	bl	80057b0 <slalomB>
 8008414:	e006      	b.n	8008424 <v_R135D+0xc0>
		}else{
			slalomB(10000, SPEED_LOW, VVV_OFFSET_B-10);
 8008416:	2230      	movs	r2, #48	; 0x30
 8008418:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800841c:	f242 7010 	movw	r0, #10000	; 0x2710
 8008420:	f7fd f9c6 	bl	80057b0 <slalomB>
		}
		driveD(-10000, SPEED_MIN, SPEED_LOW, 10);
 8008424:	230a      	movs	r3, #10
 8008426:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800842a:	2114      	movs	r1, #20
 800842c:	4868      	ldr	r0, [pc, #416]	; (80085d0 <v_R135D+0x26c>)
 800842e:	f7fc fe47 	bl	80050c0 <driveD>
		}else{
			slalomB(10000, SPEED_HIGH, VVV_H_OFFSET_B-10);
		}
		driveD(-10000, SPEED_MIN, SPEED_HIGH, 10);
	}
}
 8008432:	e0c2      	b.n	80085ba <v_R135D+0x256>
	}else if(run_mode == MIDDLE){
 8008434:	4b62      	ldr	r3, [pc, #392]	; (80085c0 <v_R135D+0x25c>)
 8008436:	781b      	ldrb	r3, [r3, #0]
 8008438:	b2db      	uxtb	r3, r3
 800843a:	2b02      	cmp	r3, #2
 800843c:	d15c      	bne.n	80084f8 <v_R135D+0x194>
		if(!MF2.FLAG.V){
 800843e:	4b61      	ldr	r3, [pc, #388]	; (80085c4 <v_R135D+0x260>)
 8008440:	881b      	ldrh	r3, [r3, #0]
 8008442:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008446:	b2db      	uxtb	r3, r3
 8008448:	2b00      	cmp	r3, #0
 800844a:	d10c      	bne.n	8008466 <v_R135D+0x102>
			slalomF(10000, SPEED_MIDDLE, VVV_M_OFFSET_F, NO_WALL, NO_WALL);
 800844c:	f241 3388 	movw	r3, #5000	; 0x1388
 8008450:	9300      	str	r3, [sp, #0]
 8008452:	f241 3388 	movw	r3, #5000	; 0x1388
 8008456:	2246      	movs	r2, #70	; 0x46
 8008458:	f44f 7116 	mov.w	r1, #600	; 0x258
 800845c:	f242 7010 	movw	r0, #10000	; 0x2710
 8008460:	f7fd f806 	bl	8005470 <slalomF>
 8008464:	e00b      	b.n	800847e <v_R135D+0x11a>
			slalomF(10000, SPEED_MIDDLE, VVV_M_OFFSET_B, NO_WALL, NO_WALL);
 8008466:	f241 3388 	movw	r3, #5000	; 0x1388
 800846a:	9300      	str	r3, [sp, #0]
 800846c:	f241 3388 	movw	r3, #5000	; 0x1388
 8008470:	2250      	movs	r2, #80	; 0x50
 8008472:	f44f 7116 	mov.w	r1, #600	; 0x258
 8008476:	f242 7010 	movw	r0, #10000	; 0x2710
 800847a:	f7fc fff9 	bl	8005470 <slalomF>
		slalomR(-VVV_M_DEGACCEL, -VVV_M_OMEGA, -135, SPEED_MIDDLE);
 800847e:	f44f 7316 	mov.w	r3, #600	; 0x258
 8008482:	f06f 0286 	mvn.w	r2, #134	; 0x86
 8008486:	4953      	ldr	r1, [pc, #332]	; (80085d4 <v_R135D+0x270>)
 8008488:	4853      	ldr	r0, [pc, #332]	; (80085d8 <v_R135D+0x274>)
 800848a:	f7fd f86d 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_R135_8, 3);									//a
 800848e:	2103      	movs	r1, #3
 8008490:	2003      	movs	r0, #3
 8008492:	f006 fa53 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 8008496:	4b4b      	ldr	r3, [pc, #300]	; (80085c4 <v_R135D+0x260>)
 8008498:	881b      	ldrh	r3, [r3, #0]
 800849a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800849e:	b2db      	uxtb	r3, r3
 80084a0:	3301      	adds	r3, #1
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	f003 0301 	and.w	r3, r3, #1
 80084a8:	bfb8      	it	lt
 80084aa:	425b      	neglt	r3, r3
 80084ac:	f003 0301 	and.w	r3, r3, #1
 80084b0:	b2d9      	uxtb	r1, r3
 80084b2:	4a44      	ldr	r2, [pc, #272]	; (80085c4 <v_R135D+0x260>)
 80084b4:	8813      	ldrh	r3, [r2, #0]
 80084b6:	f361 03c3 	bfi	r3, r1, #3, #1
 80084ba:	8013      	strh	r3, [r2, #0]
		if(!MF2.FLAG.V){
 80084bc:	4b41      	ldr	r3, [pc, #260]	; (80085c4 <v_R135D+0x260>)
 80084be:	881b      	ldrh	r3, [r3, #0]
 80084c0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80084c4:	b2db      	uxtb	r3, r3
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d107      	bne.n	80084da <v_R135D+0x176>
			slalomB(10000, SPEED_MIDDLE, VVV_M_OFFSET_F-10);
 80084ca:	223c      	movs	r2, #60	; 0x3c
 80084cc:	f44f 7116 	mov.w	r1, #600	; 0x258
 80084d0:	f242 7010 	movw	r0, #10000	; 0x2710
 80084d4:	f7fd f96c 	bl	80057b0 <slalomB>
 80084d8:	e006      	b.n	80084e8 <v_R135D+0x184>
			slalomB(10000, SPEED_MIDDLE, VVV_M_OFFSET_B-10);
 80084da:	2246      	movs	r2, #70	; 0x46
 80084dc:	f44f 7116 	mov.w	r1, #600	; 0x258
 80084e0:	f242 7010 	movw	r0, #10000	; 0x2710
 80084e4:	f7fd f964 	bl	80057b0 <slalomB>
		driveD(-10000, SPEED_MIN, SPEED_MIDDLE, 10);
 80084e8:	230a      	movs	r3, #10
 80084ea:	f44f 7216 	mov.w	r2, #600	; 0x258
 80084ee:	2114      	movs	r1, #20
 80084f0:	4837      	ldr	r0, [pc, #220]	; (80085d0 <v_R135D+0x26c>)
 80084f2:	f7fc fde5 	bl	80050c0 <driveD>
}
 80084f6:	e060      	b.n	80085ba <v_R135D+0x256>
	}else if(run_mode == HIGH){
 80084f8:	4b31      	ldr	r3, [pc, #196]	; (80085c0 <v_R135D+0x25c>)
 80084fa:	781b      	ldrb	r3, [r3, #0]
 80084fc:	b2db      	uxtb	r3, r3
 80084fe:	2b03      	cmp	r3, #3
 8008500:	d15b      	bne.n	80085ba <v_R135D+0x256>
		if(!MF2.FLAG.V){
 8008502:	4b30      	ldr	r3, [pc, #192]	; (80085c4 <v_R135D+0x260>)
 8008504:	881b      	ldrh	r3, [r3, #0]
 8008506:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800850a:	b2db      	uxtb	r3, r3
 800850c:	2b00      	cmp	r3, #0
 800850e:	d10c      	bne.n	800852a <v_R135D+0x1c6>
			slalomF(10000, SPEED_HIGH, VVV_H_OFFSET_F, NO_WALL, NO_WALL);
 8008510:	f241 3388 	movw	r3, #5000	; 0x1388
 8008514:	9300      	str	r3, [sp, #0]
 8008516:	f241 3388 	movw	r3, #5000	; 0x1388
 800851a:	2255      	movs	r2, #85	; 0x55
 800851c:	f44f 7148 	mov.w	r1, #800	; 0x320
 8008520:	f242 7010 	movw	r0, #10000	; 0x2710
 8008524:	f7fc ffa4 	bl	8005470 <slalomF>
 8008528:	e00b      	b.n	8008542 <v_R135D+0x1de>
			slalomF(10000, SPEED_HIGH, VVV_H_OFFSET_B, NO_WALL, NO_WALL);
 800852a:	f241 3388 	movw	r3, #5000	; 0x1388
 800852e:	9300      	str	r3, [sp, #0]
 8008530:	f241 3388 	movw	r3, #5000	; 0x1388
 8008534:	225a      	movs	r2, #90	; 0x5a
 8008536:	f44f 7148 	mov.w	r1, #800	; 0x320
 800853a:	f242 7010 	movw	r0, #10000	; 0x2710
 800853e:	f7fc ff97 	bl	8005470 <slalomF>
		slalomR(-VVV_H_DEGACCEL, -VVV_H_OMEGA, -135, SPEED_HIGH);
 8008542:	f44f 7348 	mov.w	r3, #800	; 0x320
 8008546:	f06f 0286 	mvn.w	r2, #134	; 0x86
 800854a:	4924      	ldr	r1, [pc, #144]	; (80085dc <v_R135D+0x278>)
 800854c:	4824      	ldr	r0, [pc, #144]	; (80085e0 <v_R135D+0x27c>)
 800854e:	f7fd f80b 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_R135_8, 3);									//a
 8008552:	2103      	movs	r1, #3
 8008554:	2003      	movs	r0, #3
 8008556:	f006 f9f1 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 800855a:	4b1a      	ldr	r3, [pc, #104]	; (80085c4 <v_R135D+0x260>)
 800855c:	881b      	ldrh	r3, [r3, #0]
 800855e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008562:	b2db      	uxtb	r3, r3
 8008564:	3301      	adds	r3, #1
 8008566:	2b00      	cmp	r3, #0
 8008568:	f003 0301 	and.w	r3, r3, #1
 800856c:	bfb8      	it	lt
 800856e:	425b      	neglt	r3, r3
 8008570:	f003 0301 	and.w	r3, r3, #1
 8008574:	b2d9      	uxtb	r1, r3
 8008576:	4a13      	ldr	r2, [pc, #76]	; (80085c4 <v_R135D+0x260>)
 8008578:	8813      	ldrh	r3, [r2, #0]
 800857a:	f361 03c3 	bfi	r3, r1, #3, #1
 800857e:	8013      	strh	r3, [r2, #0]
		if(!MF2.FLAG.V){
 8008580:	4b10      	ldr	r3, [pc, #64]	; (80085c4 <v_R135D+0x260>)
 8008582:	881b      	ldrh	r3, [r3, #0]
 8008584:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008588:	b2db      	uxtb	r3, r3
 800858a:	2b00      	cmp	r3, #0
 800858c:	d107      	bne.n	800859e <v_R135D+0x23a>
			slalomB(10000, SPEED_HIGH, VVV_H_OFFSET_F-10);
 800858e:	224b      	movs	r2, #75	; 0x4b
 8008590:	f44f 7148 	mov.w	r1, #800	; 0x320
 8008594:	f242 7010 	movw	r0, #10000	; 0x2710
 8008598:	f7fd f90a 	bl	80057b0 <slalomB>
 800859c:	e006      	b.n	80085ac <v_R135D+0x248>
			slalomB(10000, SPEED_HIGH, VVV_H_OFFSET_B-10);
 800859e:	2250      	movs	r2, #80	; 0x50
 80085a0:	f44f 7148 	mov.w	r1, #800	; 0x320
 80085a4:	f242 7010 	movw	r0, #10000	; 0x2710
 80085a8:	f7fd f902 	bl	80057b0 <slalomB>
		driveD(-10000, SPEED_MIN, SPEED_HIGH, 10);
 80085ac:	230a      	movs	r3, #10
 80085ae:	f44f 7248 	mov.w	r2, #800	; 0x320
 80085b2:	2114      	movs	r1, #20
 80085b4:	4806      	ldr	r0, [pc, #24]	; (80085d0 <v_R135D+0x26c>)
 80085b6:	f7fc fd83 	bl	80050c0 <driveD>
}
 80085ba:	bf00      	nop
 80085bc:	46bd      	mov	sp, r7
 80085be:	bd80      	pop	{r7, pc}
 80085c0:	20000456 	.word	0x20000456
 80085c4:	20000f64 	.word	0x20000f64
 80085c8:	fffffed4 	.word	0xfffffed4
 80085cc:	fffff448 	.word	0xfffff448
 80085d0:	ffffd8f0 	.word	0xffffd8f0
 80085d4:	fffffe0c 	.word	0xfffffe0c
 80085d8:	ffffec78 	.word	0xffffec78
 80085dc:	fffffce0 	.word	0xfffffce0
 80085e0:	ffffe0c0 	.word	0xffffe0c0

080085e4 <v_L135D>:
//v_L135D
// 135
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void v_L135D(void){
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b082      	sub	sp, #8
 80085e8:	af02      	add	r7, sp, #8
	full_led_write(PURPLE);
 80085ea:	2005      	movs	r0, #5
 80085ec:	f008 f826 	bl	801063c <full_led_write>
	if(run_mode == LOW){
 80085f0:	4b95      	ldr	r3, [pc, #596]	; (8008848 <v_L135D+0x264>)
 80085f2:	781b      	ldrb	r3, [r3, #0]
 80085f4:	b2db      	uxtb	r3, r3
 80085f6:	2b01      	cmp	r3, #1
 80085f8:	d15d      	bne.n	80086b6 <v_L135D+0xd2>
		if(!MF2.FLAG.V){
 80085fa:	4b94      	ldr	r3, [pc, #592]	; (800884c <v_L135D+0x268>)
 80085fc:	881b      	ldrh	r3, [r3, #0]
 80085fe:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008602:	b2db      	uxtb	r3, r3
 8008604:	2b00      	cmp	r3, #0
 8008606:	d10c      	bne.n	8008622 <v_L135D+0x3e>
			slalomF(10000, SPEED_LOW, VVV_OFFSET_F, NO_WALL, NO_WALL);
 8008608:	f241 3388 	movw	r3, #5000	; 0x1388
 800860c:	9300      	str	r3, [sp, #0]
 800860e:	f241 3388 	movw	r3, #5000	; 0x1388
 8008612:	2244      	movs	r2, #68	; 0x44
 8008614:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8008618:	f242 7010 	movw	r0, #10000	; 0x2710
 800861c:	f7fc ff28 	bl	8005470 <slalomF>
 8008620:	e00b      	b.n	800863a <v_L135D+0x56>
		}else{
			slalomF(10000, SPEED_LOW, VVV_OFFSET_B, NO_WALL, NO_WALL);
 8008622:	f241 3388 	movw	r3, #5000	; 0x1388
 8008626:	9300      	str	r3, [sp, #0]
 8008628:	f241 3388 	movw	r3, #5000	; 0x1388
 800862c:	223a      	movs	r2, #58	; 0x3a
 800862e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8008632:	f242 7010 	movw	r0, #10000	; 0x2710
 8008636:	f7fc ff1b 	bl	8005470 <slalomF>
		}
		slalomR(VVV_DEGACCEL, VVV_OMEGA, 135, SPEED_LOW);
 800863a:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800863e:	2287      	movs	r2, #135	; 0x87
 8008640:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8008644:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8008648:	f7fc ff8e 	bl	8005568 <slalomR>

		turn_dir(DIR_TURN_L135_8, 3);									//a
 800864c:	2103      	movs	r1, #3
 800864e:	20fd      	movs	r0, #253	; 0xfd
 8008650:	f006 f974 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 8008654:	4b7d      	ldr	r3, [pc, #500]	; (800884c <v_L135D+0x268>)
 8008656:	881b      	ldrh	r3, [r3, #0]
 8008658:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800865c:	b2db      	uxtb	r3, r3
 800865e:	3301      	adds	r3, #1
 8008660:	2b00      	cmp	r3, #0
 8008662:	f003 0301 	and.w	r3, r3, #1
 8008666:	bfb8      	it	lt
 8008668:	425b      	neglt	r3, r3
 800866a:	f003 0301 	and.w	r3, r3, #1
 800866e:	b2d9      	uxtb	r1, r3
 8008670:	4a76      	ldr	r2, [pc, #472]	; (800884c <v_L135D+0x268>)
 8008672:	8813      	ldrh	r3, [r2, #0]
 8008674:	f361 03c3 	bfi	r3, r1, #3, #1
 8008678:	8013      	strh	r3, [r2, #0]

		if(!MF2.FLAG.V){
 800867a:	4b74      	ldr	r3, [pc, #464]	; (800884c <v_L135D+0x268>)
 800867c:	881b      	ldrh	r3, [r3, #0]
 800867e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008682:	b2db      	uxtb	r3, r3
 8008684:	2b00      	cmp	r3, #0
 8008686:	d107      	bne.n	8008698 <v_L135D+0xb4>
			slalomB(10000, SPEED_LOW, VVV_OFFSET_F-10);
 8008688:	223a      	movs	r2, #58	; 0x3a
 800868a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800868e:	f242 7010 	movw	r0, #10000	; 0x2710
 8008692:	f7fd f88d 	bl	80057b0 <slalomB>
 8008696:	e006      	b.n	80086a6 <v_L135D+0xc2>
		}else{
			slalomB(10000, SPEED_LOW, VVV_OFFSET_B-10);
 8008698:	2230      	movs	r2, #48	; 0x30
 800869a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800869e:	f242 7010 	movw	r0, #10000	; 0x2710
 80086a2:	f7fd f885 	bl	80057b0 <slalomB>
		}
		driveD(-10000, SPEED_MIN, SPEED_LOW, 10);
 80086a6:	230a      	movs	r3, #10
 80086a8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80086ac:	2114      	movs	r1, #20
 80086ae:	4868      	ldr	r0, [pc, #416]	; (8008850 <v_L135D+0x26c>)
 80086b0:	f7fc fd06 	bl	80050c0 <driveD>
		}else{
			slalomB(10000, SPEED_HIGH, VVV_H_OFFSET_B-10);
		}
		driveD(-10000, SPEED_MIN, SPEED_HIGH, 10);
	}
}
 80086b4:	e0c4      	b.n	8008840 <v_L135D+0x25c>
	}else if(run_mode == MIDDLE){
 80086b6:	4b64      	ldr	r3, [pc, #400]	; (8008848 <v_L135D+0x264>)
 80086b8:	781b      	ldrb	r3, [r3, #0]
 80086ba:	b2db      	uxtb	r3, r3
 80086bc:	2b02      	cmp	r3, #2
 80086be:	d15d      	bne.n	800877c <v_L135D+0x198>
		if(!MF2.FLAG.V){
 80086c0:	4b62      	ldr	r3, [pc, #392]	; (800884c <v_L135D+0x268>)
 80086c2:	881b      	ldrh	r3, [r3, #0]
 80086c4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80086c8:	b2db      	uxtb	r3, r3
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d10c      	bne.n	80086e8 <v_L135D+0x104>
			slalomF(10000, SPEED_MIDDLE, VVV_M_OFFSET_F, NO_WALL, NO_WALL);
 80086ce:	f241 3388 	movw	r3, #5000	; 0x1388
 80086d2:	9300      	str	r3, [sp, #0]
 80086d4:	f241 3388 	movw	r3, #5000	; 0x1388
 80086d8:	2246      	movs	r2, #70	; 0x46
 80086da:	f44f 7116 	mov.w	r1, #600	; 0x258
 80086de:	f242 7010 	movw	r0, #10000	; 0x2710
 80086e2:	f7fc fec5 	bl	8005470 <slalomF>
 80086e6:	e00b      	b.n	8008700 <v_L135D+0x11c>
			slalomF(10000, SPEED_MIDDLE, VVV_M_OFFSET_B, NO_WALL, NO_WALL);
 80086e8:	f241 3388 	movw	r3, #5000	; 0x1388
 80086ec:	9300      	str	r3, [sp, #0]
 80086ee:	f241 3388 	movw	r3, #5000	; 0x1388
 80086f2:	2250      	movs	r2, #80	; 0x50
 80086f4:	f44f 7116 	mov.w	r1, #600	; 0x258
 80086f8:	f242 7010 	movw	r0, #10000	; 0x2710
 80086fc:	f7fc feb8 	bl	8005470 <slalomF>
		slalomR(VVV_M_DEGACCEL, VVV_M_OMEGA, 135, SPEED_MIDDLE);
 8008700:	f44f 7316 	mov.w	r3, #600	; 0x258
 8008704:	2287      	movs	r2, #135	; 0x87
 8008706:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800870a:	f241 3088 	movw	r0, #5000	; 0x1388
 800870e:	f7fc ff2b 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_L135_8, 3);									//a
 8008712:	2103      	movs	r1, #3
 8008714:	20fd      	movs	r0, #253	; 0xfd
 8008716:	f006 f911 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 800871a:	4b4c      	ldr	r3, [pc, #304]	; (800884c <v_L135D+0x268>)
 800871c:	881b      	ldrh	r3, [r3, #0]
 800871e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008722:	b2db      	uxtb	r3, r3
 8008724:	3301      	adds	r3, #1
 8008726:	2b00      	cmp	r3, #0
 8008728:	f003 0301 	and.w	r3, r3, #1
 800872c:	bfb8      	it	lt
 800872e:	425b      	neglt	r3, r3
 8008730:	f003 0301 	and.w	r3, r3, #1
 8008734:	b2d9      	uxtb	r1, r3
 8008736:	4a45      	ldr	r2, [pc, #276]	; (800884c <v_L135D+0x268>)
 8008738:	8813      	ldrh	r3, [r2, #0]
 800873a:	f361 03c3 	bfi	r3, r1, #3, #1
 800873e:	8013      	strh	r3, [r2, #0]
		if(!MF2.FLAG.V){
 8008740:	4b42      	ldr	r3, [pc, #264]	; (800884c <v_L135D+0x268>)
 8008742:	881b      	ldrh	r3, [r3, #0]
 8008744:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008748:	b2db      	uxtb	r3, r3
 800874a:	2b00      	cmp	r3, #0
 800874c:	d107      	bne.n	800875e <v_L135D+0x17a>
			slalomB(10000, SPEED_MIDDLE, VVV_M_OFFSET_F-10);
 800874e:	223c      	movs	r2, #60	; 0x3c
 8008750:	f44f 7116 	mov.w	r1, #600	; 0x258
 8008754:	f242 7010 	movw	r0, #10000	; 0x2710
 8008758:	f7fd f82a 	bl	80057b0 <slalomB>
 800875c:	e006      	b.n	800876c <v_L135D+0x188>
			slalomB(10000, SPEED_MIDDLE, VVV_M_OFFSET_B-10);
 800875e:	2246      	movs	r2, #70	; 0x46
 8008760:	f44f 7116 	mov.w	r1, #600	; 0x258
 8008764:	f242 7010 	movw	r0, #10000	; 0x2710
 8008768:	f7fd f822 	bl	80057b0 <slalomB>
		driveD(-10000, SPEED_MIN, SPEED_MIDDLE, 10);
 800876c:	230a      	movs	r3, #10
 800876e:	f44f 7216 	mov.w	r2, #600	; 0x258
 8008772:	2114      	movs	r1, #20
 8008774:	4836      	ldr	r0, [pc, #216]	; (8008850 <v_L135D+0x26c>)
 8008776:	f7fc fca3 	bl	80050c0 <driveD>
}
 800877a:	e061      	b.n	8008840 <v_L135D+0x25c>
	}else if(run_mode == HIGH){
 800877c:	4b32      	ldr	r3, [pc, #200]	; (8008848 <v_L135D+0x264>)
 800877e:	781b      	ldrb	r3, [r3, #0]
 8008780:	b2db      	uxtb	r3, r3
 8008782:	2b03      	cmp	r3, #3
 8008784:	d15c      	bne.n	8008840 <v_L135D+0x25c>
		if(!MF2.FLAG.V){
 8008786:	4b31      	ldr	r3, [pc, #196]	; (800884c <v_L135D+0x268>)
 8008788:	881b      	ldrh	r3, [r3, #0]
 800878a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800878e:	b2db      	uxtb	r3, r3
 8008790:	2b00      	cmp	r3, #0
 8008792:	d10c      	bne.n	80087ae <v_L135D+0x1ca>
			slalomF(10000, SPEED_HIGH, VVV_H_OFFSET_F, NO_WALL, NO_WALL);
 8008794:	f241 3388 	movw	r3, #5000	; 0x1388
 8008798:	9300      	str	r3, [sp, #0]
 800879a:	f241 3388 	movw	r3, #5000	; 0x1388
 800879e:	2255      	movs	r2, #85	; 0x55
 80087a0:	f44f 7148 	mov.w	r1, #800	; 0x320
 80087a4:	f242 7010 	movw	r0, #10000	; 0x2710
 80087a8:	f7fc fe62 	bl	8005470 <slalomF>
 80087ac:	e00b      	b.n	80087c6 <v_L135D+0x1e2>
			slalomF(10000, SPEED_HIGH, VVV_H_OFFSET_B, NO_WALL, NO_WALL);
 80087ae:	f241 3388 	movw	r3, #5000	; 0x1388
 80087b2:	9300      	str	r3, [sp, #0]
 80087b4:	f241 3388 	movw	r3, #5000	; 0x1388
 80087b8:	225a      	movs	r2, #90	; 0x5a
 80087ba:	f44f 7148 	mov.w	r1, #800	; 0x320
 80087be:	f242 7010 	movw	r0, #10000	; 0x2710
 80087c2:	f7fc fe55 	bl	8005470 <slalomF>
		slalomR(VVV_H_DEGACCEL, VVV_H_OMEGA, 135, SPEED_HIGH);
 80087c6:	f44f 7348 	mov.w	r3, #800	; 0x320
 80087ca:	2287      	movs	r2, #135	; 0x87
 80087cc:	f44f 7148 	mov.w	r1, #800	; 0x320
 80087d0:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 80087d4:	f7fc fec8 	bl	8005568 <slalomR>
		turn_dir(DIR_TURN_L135_8, 3);									//a
 80087d8:	2103      	movs	r1, #3
 80087da:	20fd      	movs	r0, #253	; 0xfd
 80087dc:	f006 f8ae 	bl	800e93c <turn_dir>
		MF2.FLAG.V = (MF2.FLAG.V+1)%2;
 80087e0:	4b1a      	ldr	r3, [pc, #104]	; (800884c <v_L135D+0x268>)
 80087e2:	881b      	ldrh	r3, [r3, #0]
 80087e4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80087e8:	b2db      	uxtb	r3, r3
 80087ea:	3301      	adds	r3, #1
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	f003 0301 	and.w	r3, r3, #1
 80087f2:	bfb8      	it	lt
 80087f4:	425b      	neglt	r3, r3
 80087f6:	f003 0301 	and.w	r3, r3, #1
 80087fa:	b2d9      	uxtb	r1, r3
 80087fc:	4a13      	ldr	r2, [pc, #76]	; (800884c <v_L135D+0x268>)
 80087fe:	8813      	ldrh	r3, [r2, #0]
 8008800:	f361 03c3 	bfi	r3, r1, #3, #1
 8008804:	8013      	strh	r3, [r2, #0]
		if(!MF2.FLAG.V){
 8008806:	4b11      	ldr	r3, [pc, #68]	; (800884c <v_L135D+0x268>)
 8008808:	881b      	ldrh	r3, [r3, #0]
 800880a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800880e:	b2db      	uxtb	r3, r3
 8008810:	2b00      	cmp	r3, #0
 8008812:	d107      	bne.n	8008824 <v_L135D+0x240>
			slalomB(10000, SPEED_HIGH, VVV_H_OFFSET_F-10);
 8008814:	224b      	movs	r2, #75	; 0x4b
 8008816:	f44f 7148 	mov.w	r1, #800	; 0x320
 800881a:	f242 7010 	movw	r0, #10000	; 0x2710
 800881e:	f7fc ffc7 	bl	80057b0 <slalomB>
 8008822:	e006      	b.n	8008832 <v_L135D+0x24e>
			slalomB(10000, SPEED_HIGH, VVV_H_OFFSET_B-10);
 8008824:	2250      	movs	r2, #80	; 0x50
 8008826:	f44f 7148 	mov.w	r1, #800	; 0x320
 800882a:	f242 7010 	movw	r0, #10000	; 0x2710
 800882e:	f7fc ffbf 	bl	80057b0 <slalomB>
		driveD(-10000, SPEED_MIN, SPEED_HIGH, 10);
 8008832:	230a      	movs	r3, #10
 8008834:	f44f 7248 	mov.w	r2, #800	; 0x320
 8008838:	2114      	movs	r1, #20
 800883a:	4805      	ldr	r0, [pc, #20]	; (8008850 <v_L135D+0x26c>)
 800883c:	f7fc fc40 	bl	80050c0 <driveD>
}
 8008840:	bf00      	nop
 8008842:	46bd      	mov	sp, r7
 8008844:	bd80      	pop	{r7, pc}
 8008846:	bf00      	nop
 8008848:	20000456 	.word	0x20000456
 800884c:	20000f64 	.word	0x20000f64
 8008850:	ffffd8f0 	.word	0xffffd8f0

08008854 <test_select>:
//test_select
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void test_select(void){
 8008854:	b580      	push	{r7, lr}
 8008856:	b082      	sub	sp, #8
 8008858:	af00      	add	r7, sp, #0
	int mode = 0;
 800885a:	2300      	movs	r3, #0
 800885c:	607b      	str	r3, [r7, #4]
	printf("Test Select, Mode : %d\n", mode);
 800885e:	6879      	ldr	r1, [r7, #4]
 8008860:	483b      	ldr	r0, [pc, #236]	; (8008950 <test_select+0xfc>)
 8008862:	f008 fc7f 	bl	8011164 <iprintf>

	while(1){
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	b2db      	uxtb	r3, r3
 800886a:	f003 0301 	and.w	r3, r3, #1
 800886e:	b2d8      	uxtb	r0, r3
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	b2db      	uxtb	r3, r3
 8008874:	f003 0302 	and.w	r3, r3, #2
 8008878:	b2d9      	uxtb	r1, r3
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	b2db      	uxtb	r3, r3
 800887e:	f003 0304 	and.w	r3, r3, #4
 8008882:	b2db      	uxtb	r3, r3
 8008884:	461a      	mov	r2, r3
 8008886:	f007 fe9f 	bl	80105c8 <led_write>
		  if(dist_r >= 20){
 800888a:	4b32      	ldr	r3, [pc, #200]	; (8008954 <test_select+0x100>)
 800888c:	edd3 7a00 	vldr	s15, [r3]
 8008890:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8008894:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800889c:	db0f      	blt.n	80088be <test_select+0x6a>
			  mode++;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	3301      	adds	r3, #1
 80088a2:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 80088a4:	4b2b      	ldr	r3, [pc, #172]	; (8008954 <test_select+0x100>)
 80088a6:	f04f 0200 	mov.w	r2, #0
 80088aa:	601a      	str	r2, [r3, #0]
			  if(mode > 7){
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2b07      	cmp	r3, #7
 80088b0:	dd01      	ble.n	80088b6 <test_select+0x62>
				  mode = 0;
 80088b2:	2300      	movs	r3, #0
 80088b4:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 80088b6:	6879      	ldr	r1, [r7, #4]
 80088b8:	4827      	ldr	r0, [pc, #156]	; (8008958 <test_select+0x104>)
 80088ba:	f008 fc53 	bl	8011164 <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(dist_r <= -20){
 80088be:	4b25      	ldr	r3, [pc, #148]	; (8008954 <test_select+0x100>)
 80088c0:	edd3 7a00 	vldr	s15, [r3]
 80088c4:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 80088c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80088cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088d0:	d80f      	bhi.n	80088f2 <test_select+0x9e>
			  mode--;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	3b01      	subs	r3, #1
 80088d6:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 80088d8:	4b1e      	ldr	r3, [pc, #120]	; (8008954 <test_select+0x100>)
 80088da:	f04f 0200 	mov.w	r2, #0
 80088de:	601a      	str	r2, [r3, #0]
			  if(mode < 0){
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	da01      	bge.n	80088ea <test_select+0x96>
				  mode = 7;
 80088e6:	2307      	movs	r3, #7
 80088e8:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 80088ea:	6879      	ldr	r1, [r7, #4]
 80088ec:	481a      	ldr	r0, [pc, #104]	; (8008958 <test_select+0x104>)
 80088ee:	f008 fc39 	bl	8011164 <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 80088f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80088f6:	4819      	ldr	r0, [pc, #100]	; (800895c <test_select+0x108>)
 80088f8:	f7f9 fcec 	bl	80022d4 <HAL_GPIO_ReadPin>
 80088fc:	4603      	mov	r3, r0
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d1b1      	bne.n	8008866 <test_select+0x12>
			  HAL_Delay(50);
 8008902:	2032      	movs	r0, #50	; 0x32
 8008904:	f7f8 fb8a 	bl	800101c <HAL_Delay>
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 8008908:	bf00      	nop
 800890a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800890e:	4813      	ldr	r0, [pc, #76]	; (800895c <test_select+0x108>)
 8008910:	f7f9 fce0 	bl	80022d4 <HAL_GPIO_ReadPin>
 8008914:	4603      	mov	r3, r0
 8008916:	2b00      	cmp	r3, #0
 8008918:	d0f7      	beq.n	800890a <test_select+0xb6>
			  switch(mode){
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	3b01      	subs	r3, #1
 800891e:	2b03      	cmp	r3, #3
 8008920:	d8a1      	bhi.n	8008866 <test_select+0x12>
 8008922:	a201      	add	r2, pc, #4	; (adr r2, 8008928 <test_select+0xd4>)
 8008924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008928:	08008939 	.word	0x08008939
 800892c:	0800893f 	.word	0x0800893f
 8008930:	08008945 	.word	0x08008945
 8008934:	0800894b 	.word	0x0800894b
				case 1:
					init_test();
 8008938:	f000 f812 	bl	8008960 <init_test>
					break;
 800893c:	e007      	b.n	800894e <test_select+0xfa>

				case 2:
					slalom_test();
 800893e:	f000 f919 	bl	8008b74 <slalom_test>
					break;
 8008942:	e004      	b.n	800894e <test_select+0xfa>

				case 3:
					sample_course_run();
 8008944:	f001 fb2c 	bl	8009fa0 <sample_course_run>
					break;
 8008948:	e001      	b.n	800894e <test_select+0xfa>
				case 4:
					v_test();
 800894a:	f000 fadb 	bl	8008f04 <v_test>
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 800894e:	e78a      	b.n	8008866 <test_select+0x12>
 8008950:	080123ac 	.word	0x080123ac
 8008954:	20000aec 	.word	0x20000aec
 8008958:	080123a0 	.word	0x080123a0
 800895c:	40020000 	.word	0x40020000

08008960 <init_test>:
//init_test
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void init_test(void){
 8008960:	b580      	push	{r7, lr}
 8008962:	b086      	sub	sp, #24
 8008964:	af00      	add	r7, sp, #0

	int mode = 0;
 8008966:	2300      	movs	r3, #0
 8008968:	617b      	str	r3, [r7, #20]
	printf("Test Init Run, Mode : %d\n", mode);
 800896a:	6979      	ldr	r1, [r7, #20]
 800896c:	4872      	ldr	r0, [pc, #456]	; (8008b38 <init_test+0x1d8>)
 800896e:	f008 fbf9 	bl	8011164 <iprintf>

	while(1){
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 8008972:	697b      	ldr	r3, [r7, #20]
 8008974:	b2db      	uxtb	r3, r3
 8008976:	f003 0301 	and.w	r3, r3, #1
 800897a:	b2d8      	uxtb	r0, r3
 800897c:	697b      	ldr	r3, [r7, #20]
 800897e:	b2db      	uxtb	r3, r3
 8008980:	f003 0302 	and.w	r3, r3, #2
 8008984:	b2d9      	uxtb	r1, r3
 8008986:	697b      	ldr	r3, [r7, #20]
 8008988:	b2db      	uxtb	r3, r3
 800898a:	f003 0304 	and.w	r3, r3, #4
 800898e:	b2db      	uxtb	r3, r3
 8008990:	461a      	mov	r2, r3
 8008992:	f007 fe19 	bl	80105c8 <led_write>
		  if(dist_r >= 20){
 8008996:	4b69      	ldr	r3, [pc, #420]	; (8008b3c <init_test+0x1dc>)
 8008998:	edd3 7a00 	vldr	s15, [r3]
 800899c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80089a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80089a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089a8:	db0f      	blt.n	80089ca <init_test+0x6a>
			  mode++;
 80089aa:	697b      	ldr	r3, [r7, #20]
 80089ac:	3301      	adds	r3, #1
 80089ae:	617b      	str	r3, [r7, #20]
			  dist_r = 0;
 80089b0:	4b62      	ldr	r3, [pc, #392]	; (8008b3c <init_test+0x1dc>)
 80089b2:	f04f 0200 	mov.w	r2, #0
 80089b6:	601a      	str	r2, [r3, #0]
			  if(mode > 7){
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	2b07      	cmp	r3, #7
 80089bc:	dd01      	ble.n	80089c2 <init_test+0x62>
				  mode = 0;
 80089be:	2300      	movs	r3, #0
 80089c0:	617b      	str	r3, [r7, #20]
			  }
			  printf("Mode : %d\n", mode);
 80089c2:	6979      	ldr	r1, [r7, #20]
 80089c4:	485e      	ldr	r0, [pc, #376]	; (8008b40 <init_test+0x1e0>)
 80089c6:	f008 fbcd 	bl	8011164 <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(dist_r <= -20){
 80089ca:	4b5c      	ldr	r3, [pc, #368]	; (8008b3c <init_test+0x1dc>)
 80089cc:	edd3 7a00 	vldr	s15, [r3]
 80089d0:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 80089d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80089d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089dc:	d80f      	bhi.n	80089fe <init_test+0x9e>
			  mode--;
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	3b01      	subs	r3, #1
 80089e2:	617b      	str	r3, [r7, #20]
			  dist_r = 0;
 80089e4:	4b55      	ldr	r3, [pc, #340]	; (8008b3c <init_test+0x1dc>)
 80089e6:	f04f 0200 	mov.w	r2, #0
 80089ea:	601a      	str	r2, [r3, #0]
			  if(mode < 0){
 80089ec:	697b      	ldr	r3, [r7, #20]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	da01      	bge.n	80089f6 <init_test+0x96>
				  mode = 7;
 80089f2:	2307      	movs	r3, #7
 80089f4:	617b      	str	r3, [r7, #20]
			  }
			  printf("Mode : %d\n", mode);
 80089f6:	6979      	ldr	r1, [r7, #20]
 80089f8:	4851      	ldr	r0, [pc, #324]	; (8008b40 <init_test+0x1e0>)
 80089fa:	f008 fbb3 	bl	8011164 <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 80089fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008a02:	4850      	ldr	r0, [pc, #320]	; (8008b44 <init_test+0x1e4>)
 8008a04:	f7f9 fc66 	bl	80022d4 <HAL_GPIO_ReadPin>
 8008a08:	4603      	mov	r3, r0
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d1b1      	bne.n	8008972 <init_test+0x12>
			  HAL_Delay(50);
 8008a0e:	2032      	movs	r0, #50	; 0x32
 8008a10:	f7f8 fb04 	bl	800101c <HAL_Delay>
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 8008a14:	bf00      	nop
 8008a16:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008a1a:	484a      	ldr	r0, [pc, #296]	; (8008b44 <init_test+0x1e4>)
 8008a1c:	f7f9 fc5a 	bl	80022d4 <HAL_GPIO_ReadPin>
 8008a20:	4603      	mov	r3, r0
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d0f7      	beq.n	8008a16 <init_test+0xb6>
			  drive_ready();
 8008a26:	f7fc f92b 	bl	8004c80 <drive_ready>
			  get_base();
 8008a2a:	f007 fd75 	bl	8010518 <get_base>

			  switch(mode){
 8008a2e:	697b      	ldr	r3, [r7, #20]
 8008a30:	2b07      	cmp	r3, #7
 8008a32:	d89e      	bhi.n	8008972 <init_test+0x12>
 8008a34:	a201      	add	r2, pc, #4	; (adr r2, 8008a3c <init_test+0xdc>)
 8008a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a3a:	bf00      	nop
 8008a3c:	08008a5d 	.word	0x08008a5d
 8008a40:	08008a63 	.word	0x08008a63
 8008a44:	08008a83 	.word	0x08008a83
 8008a48:	08008aa1 	.word	0x08008aa1
 8008a4c:	08008abf 	.word	0x08008abf
 8008a50:	08008add 	.word	0x08008add
 8008a54:	08008b07 	.word	0x08008b07
 8008a58:	08008b21 	.word	0x08008b21
				case 0:
					get_base();
 8008a5c:	f007 fd5c 	bl	8010518 <get_base>
					break;
 8008a60:	e069      	b.n	8008b36 <init_test+0x1d6>
				case 1:
					//----4----
					printf("4 Section, Forward, Constant Speed.\n");
 8008a62:	4839      	ldr	r0, [pc, #228]	; (8008b48 <init_test+0x1e8>)
 8008a64:	f008 fbf2 	bl	801124c <puts>
					for(int i = 0; i < 1; i++){
 8008a68:	2300      	movs	r3, #0
 8008a6a:	613b      	str	r3, [r7, #16]
 8008a6c:	e005      	b.n	8008a7a <init_test+0x11a>
						driveC(SEC_HALF*2);	//
 8008a6e:	20b6      	movs	r0, #182	; 0xb6
 8008a70:	f7fc fc68 	bl	8005344 <driveC>
					for(int i = 0; i < 1; i++){
 8008a74:	693b      	ldr	r3, [r7, #16]
 8008a76:	3301      	adds	r3, #1
 8008a78:	613b      	str	r3, [r7, #16]
 8008a7a:	693b      	ldr	r3, [r7, #16]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	ddf6      	ble.n	8008a6e <init_test+0x10e>
					}
					break;
 8008a80:	e059      	b.n	8008b36 <init_test+0x1d6>
				case 2:
					//----right90----
					printf("Rotate R90.\n");
 8008a82:	4832      	ldr	r0, [pc, #200]	; (8008b4c <init_test+0x1ec>)
 8008a84:	f008 fbe2 	bl	801124c <puts>
					for(int i = 0; i < 32; i++){
 8008a88:	2300      	movs	r3, #0
 8008a8a:	60fb      	str	r3, [r7, #12]
 8008a8c:	e004      	b.n	8008a98 <init_test+0x138>
						rotate_R90();				//16904
 8008a8e:	f7fd faf3 	bl	8006078 <rotate_R90>
					for(int i = 0; i < 32; i++){
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	3301      	adds	r3, #1
 8008a96:	60fb      	str	r3, [r7, #12]
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	2b1f      	cmp	r3, #31
 8008a9c:	ddf7      	ble.n	8008a8e <init_test+0x12e>
					}
					break;
 8008a9e:	e04a      	b.n	8008b36 <init_test+0x1d6>
				case 3:
					//----left90----
					printf("Rotate L90.\n");
 8008aa0:	482b      	ldr	r0, [pc, #172]	; (8008b50 <init_test+0x1f0>)
 8008aa2:	f008 fbd3 	bl	801124c <puts>
					for(int i = 0; i < 32; i++){
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	60bb      	str	r3, [r7, #8]
 8008aaa:	e004      	b.n	8008ab6 <init_test+0x156>
						rotate_L90();				//16904
 8008aac:	f7fd fbc0 	bl	8006230 <rotate_L90>
					for(int i = 0; i < 32; i++){
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	3301      	adds	r3, #1
 8008ab4:	60bb      	str	r3, [r7, #8]
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	2b1f      	cmp	r3, #31
 8008aba:	ddf7      	ble.n	8008aac <init_test+0x14c>
					}
					break;
 8008abc:	e03b      	b.n	8008b36 <init_test+0x1d6>
				case 4:
					//----180----
					printf("Rotate 180.\n");
 8008abe:	4825      	ldr	r0, [pc, #148]	; (8008b54 <init_test+0x1f4>)
 8008ac0:	f008 fbc4 	bl	801124c <puts>
					for(int i = 0; i < 16; i++){
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	607b      	str	r3, [r7, #4]
 8008ac8:	e004      	b.n	8008ad4 <init_test+0x174>
						rotate_180();				//81804
 8008aca:	f7fd fc8d 	bl	80063e8 <rotate_180>
					for(int i = 0; i < 16; i++){
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	3301      	adds	r3, #1
 8008ad2:	607b      	str	r3, [r7, #4]
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2b0f      	cmp	r3, #15
 8008ad8:	ddf7      	ble.n	8008aca <init_test+0x16a>
					}
					break;
 8008ada:	e02c      	b.n	8008b36 <init_test+0x1d6>
				case 5:
					//----4----
					printf("4 Section, Forward, Continuous.\n");
 8008adc:	481e      	ldr	r0, [pc, #120]	; (8008b58 <init_test+0x1f8>)
 8008ade:	f008 fbb5 	bl	801124c <puts>
					get_base();
 8008ae2:	f007 fd19 	bl	8010518 <get_base>
					half_sectionA();				//
 8008ae6:	f7fc ffcd 	bl	8005a84 <half_sectionA>
					for(int i = 0; i < 6-1; i++){
 8008aea:	2300      	movs	r3, #0
 8008aec:	603b      	str	r3, [r7, #0]
 8008aee:	e004      	b.n	8008afa <init_test+0x19a>
						one_sectionU();			//
 8008af0:	f7fd faa8 	bl	8006044 <one_sectionU>
					for(int i = 0; i < 6-1; i++){
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	3301      	adds	r3, #1
 8008af8:	603b      	str	r3, [r7, #0]
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	2b04      	cmp	r3, #4
 8008afe:	ddf7      	ble.n	8008af0 <init_test+0x190>
					}
					half_sectionD();				//
 8008b00:	f7fd f80a 	bl	8005b18 <half_sectionD>
					break;
 8008b04:	e017      	b.n	8008b36 <init_test+0x1d6>
				case 6:
					//----a----
					target_degree_z = degree_z;
 8008b06:	4b15      	ldr	r3, [pc, #84]	; (8008b5c <init_test+0x1fc>)
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	4a15      	ldr	r2, [pc, #84]	; (8008b60 <init_test+0x200>)
 8008b0c:	6013      	str	r3, [r2, #0]
					accel_l = 5000;
 8008b0e:	4b15      	ldr	r3, [pc, #84]	; (8008b64 <init_test+0x204>)
 8008b10:	4a15      	ldr	r2, [pc, #84]	; (8008b68 <init_test+0x208>)
 8008b12:	601a      	str	r2, [r3, #0]

					MF2.FLAG.ENKAI = 1;
 8008b14:	4a15      	ldr	r2, [pc, #84]	; (8008b6c <init_test+0x20c>)
 8008b16:	8813      	ldrh	r3, [r2, #0]
 8008b18:	f043 0320 	orr.w	r3, r3, #32
 8008b1c:	8013      	strh	r3, [r2, #0]

					while(1);
 8008b1e:	e7fe      	b.n	8008b1e <init_test+0x1be>
					break;
				case 7:
					//----a----
					MF.FLAG.FWALL = 1;
 8008b20:	4a13      	ldr	r2, [pc, #76]	; (8008b70 <init_test+0x210>)
 8008b22:	8813      	ldrh	r3, [r2, #0]
 8008b24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b28:	8013      	strh	r3, [r2, #0]
					MF.FLAG.DRV = 1;
 8008b2a:	4a11      	ldr	r2, [pc, #68]	; (8008b70 <init_test+0x210>)
 8008b2c:	8813      	ldrh	r3, [r2, #0]
 8008b2e:	f043 0302 	orr.w	r3, r3, #2
 8008b32:	8013      	strh	r3, [r2, #0]
					while(1);
 8008b34:	e7fe      	b.n	8008b34 <init_test+0x1d4>
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 8008b36:	e71c      	b.n	8008972 <init_test+0x12>
 8008b38:	080123c4 	.word	0x080123c4
 8008b3c:	20000aec 	.word	0x20000aec
 8008b40:	080123a0 	.word	0x080123a0
 8008b44:	40020000 	.word	0x40020000
 8008b48:	080123e0 	.word	0x080123e0
 8008b4c:	08012404 	.word	0x08012404
 8008b50:	08012410 	.word	0x08012410
 8008b54:	0801241c 	.word	0x0801241c
 8008b58:	08012428 	.word	0x08012428
 8008b5c:	20000b5c 	.word	0x20000b5c
 8008b60:	20000bf8 	.word	0x20000bf8
 8008b64:	20000d58 	.word	0x20000d58
 8008b68:	459c4000 	.word	0x459c4000
 8008b6c:	20000f64 	.word	0x20000f64
 8008b70:	20000f68 	.word	0x20000f68

08008b74 <slalom_test>:
//slalom_test
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void slalom_test(void){
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b08e      	sub	sp, #56	; 0x38
 8008b78:	af00      	add	r7, sp, #0

	int mode = 0;
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	637b      	str	r3, [r7, #52]	; 0x34
	printf("Test Slalom Run, Mode : %d\n", mode);
 8008b7e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008b80:	48b8      	ldr	r0, [pc, #736]	; (8008e64 <slalom_test+0x2f0>)
 8008b82:	f008 faef 	bl	8011164 <iprintf>

	run_select();
 8008b86:	f7fc f9bb 	bl	8004f00 <run_select>

	while(1){
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 8008b8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b8c:	b2db      	uxtb	r3, r3
 8008b8e:	f003 0301 	and.w	r3, r3, #1
 8008b92:	b2d8      	uxtb	r0, r3
 8008b94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b96:	b2db      	uxtb	r3, r3
 8008b98:	f003 0302 	and.w	r3, r3, #2
 8008b9c:	b2d9      	uxtb	r1, r3
 8008b9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ba0:	b2db      	uxtb	r3, r3
 8008ba2:	f003 0304 	and.w	r3, r3, #4
 8008ba6:	b2db      	uxtb	r3, r3
 8008ba8:	461a      	mov	r2, r3
 8008baa:	f007 fd0d 	bl	80105c8 <led_write>
		  if(dist_r >= 20){
 8008bae:	4bae      	ldr	r3, [pc, #696]	; (8008e68 <slalom_test+0x2f4>)
 8008bb0:	edd3 7a00 	vldr	s15, [r3]
 8008bb4:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8008bb8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008bbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bc0:	db20      	blt.n	8008c04 <slalom_test+0x90>
			  mode++;
 8008bc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bc4:	3301      	adds	r3, #1
 8008bc6:	637b      	str	r3, [r7, #52]	; 0x34
			  dist_r = 0;
 8008bc8:	4ba7      	ldr	r3, [pc, #668]	; (8008e68 <slalom_test+0x2f4>)
 8008bca:	f04f 0200 	mov.w	r2, #0
 8008bce:	601a      	str	r2, [r3, #0]
			  if(mode < 8){
 8008bd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bd2:	2b07      	cmp	r3, #7
 8008bd4:	dc03      	bgt.n	8008bde <slalom_test+0x6a>
				  full_led_write(WHITE);
 8008bd6:	2007      	movs	r0, #7
 8008bd8:	f007 fd30 	bl	801063c <full_led_write>
 8008bdc:	e009      	b.n	8008bf2 <slalom_test+0x7e>
			  }else if(mode < 16){
 8008bde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008be0:	2b0f      	cmp	r3, #15
 8008be2:	dc03      	bgt.n	8008bec <slalom_test+0x78>
				  full_led_write(BLUEGREEN);
 8008be4:	2004      	movs	r0, #4
 8008be6:	f007 fd29 	bl	801063c <full_led_write>
 8008bea:	e002      	b.n	8008bf2 <slalom_test+0x7e>
			  }else{
				  full_led_write(PURPLE);
 8008bec:	2005      	movs	r0, #5
 8008bee:	f007 fd25 	bl	801063c <full_led_write>
			  }
			  if(mode > 23){
 8008bf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bf4:	2b17      	cmp	r3, #23
 8008bf6:	dd01      	ble.n	8008bfc <slalom_test+0x88>
				  mode = 0;
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	637b      	str	r3, [r7, #52]	; 0x34
			  }
			  printf("Mode : %d\n", mode);
 8008bfc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008bfe:	489b      	ldr	r0, [pc, #620]	; (8008e6c <slalom_test+0x2f8>)
 8008c00:	f008 fab0 	bl	8011164 <iprintf>
		  }
		  if(dist_r <= -20){
 8008c04:	4b98      	ldr	r3, [pc, #608]	; (8008e68 <slalom_test+0x2f4>)
 8008c06:	edd3 7a00 	vldr	s15, [r3]
 8008c0a:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8008c0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c16:	d820      	bhi.n	8008c5a <slalom_test+0xe6>
			  mode--;
 8008c18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c1a:	3b01      	subs	r3, #1
 8008c1c:	637b      	str	r3, [r7, #52]	; 0x34
			  dist_r = 0;
 8008c1e:	4b92      	ldr	r3, [pc, #584]	; (8008e68 <slalom_test+0x2f4>)
 8008c20:	f04f 0200 	mov.w	r2, #0
 8008c24:	601a      	str	r2, [r3, #0]
			  if(mode < 8){
 8008c26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c28:	2b07      	cmp	r3, #7
 8008c2a:	dc03      	bgt.n	8008c34 <slalom_test+0xc0>
				  full_led_write(WHITE);
 8008c2c:	2007      	movs	r0, #7
 8008c2e:	f007 fd05 	bl	801063c <full_led_write>
 8008c32:	e009      	b.n	8008c48 <slalom_test+0xd4>
			  }else if(mode < 16){
 8008c34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c36:	2b0f      	cmp	r3, #15
 8008c38:	dc03      	bgt.n	8008c42 <slalom_test+0xce>
				  full_led_write(BLUEGREEN);
 8008c3a:	2004      	movs	r0, #4
 8008c3c:	f007 fcfe 	bl	801063c <full_led_write>
 8008c40:	e002      	b.n	8008c48 <slalom_test+0xd4>
			  }else{
				  full_led_write(PURPLE);
 8008c42:	2005      	movs	r0, #5
 8008c44:	f007 fcfa 	bl	801063c <full_led_write>
			  }
			  if(mode < 0){
 8008c48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	da01      	bge.n	8008c52 <slalom_test+0xde>
				  mode = 23;
 8008c4e:	2317      	movs	r3, #23
 8008c50:	637b      	str	r3, [r7, #52]	; 0x34
			  }
			  printf("Mode : %d\n", mode);
 8008c52:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008c54:	4885      	ldr	r0, [pc, #532]	; (8008e6c <slalom_test+0x2f8>)
 8008c56:	f008 fa85 	bl	8011164 <iprintf>
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 8008c5a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008c5e:	4884      	ldr	r0, [pc, #528]	; (8008e70 <slalom_test+0x2fc>)
 8008c60:	f7f9 fb38 	bl	80022d4 <HAL_GPIO_ReadPin>
 8008c64:	4603      	mov	r3, r0
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d18f      	bne.n	8008b8a <slalom_test+0x16>
			  HAL_Delay(50);
 8008c6a:	2032      	movs	r0, #50	; 0x32
 8008c6c:	f7f8 f9d6 	bl	800101c <HAL_Delay>
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 8008c70:	bf00      	nop
 8008c72:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008c76:	487e      	ldr	r0, [pc, #504]	; (8008e70 <slalom_test+0x2fc>)
 8008c78:	f7f9 fb2c 	bl	80022d4 <HAL_GPIO_ReadPin>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d0f7      	beq.n	8008c72 <slalom_test+0xfe>
			  drive_ready();
 8008c82:	f7fb fffd 	bl	8004c80 <drive_ready>
			  get_base();
 8008c86:	f007 fc47 	bl	8010518 <get_base>

			  switch(mode){
 8008c8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c8c:	2b10      	cmp	r3, #16
 8008c8e:	f200 8130 	bhi.w	8008ef2 <slalom_test+0x37e>
 8008c92:	a201      	add	r2, pc, #4	; (adr r2, 8008c98 <slalom_test+0x124>)
 8008c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c98:	08008cdd 	.word	0x08008cdd
 8008c9c:	08008ce3 	.word	0x08008ce3
 8008ca0:	08008d09 	.word	0x08008d09
 8008ca4:	08008d2f 	.word	0x08008d2f
 8008ca8:	08008d55 	.word	0x08008d55
 8008cac:	08008d7b 	.word	0x08008d7b
 8008cb0:	08008da1 	.word	0x08008da1
 8008cb4:	08008ef3 	.word	0x08008ef3
 8008cb8:	08008ef3 	.word	0x08008ef3
 8008cbc:	08008dc7 	.word	0x08008dc7
 8008cc0:	08008df1 	.word	0x08008df1
 8008cc4:	08008e2f 	.word	0x08008e2f
 8008cc8:	08008e55 	.word	0x08008e55
 8008ccc:	08008ea7 	.word	0x08008ea7
 8008cd0:	08008ecd 	.word	0x08008ecd
 8008cd4:	08008ef3 	.word	0x08008ef3
 8008cd8:	08008ef3 	.word	0x08008ef3
				case 0:
					get_base();
 8008cdc:	f007 fc1c 	bl	8010518 <get_base>
					break;
 8008ce0:	e107      	b.n	8008ef2 <slalom_test+0x37e>
				case 1:
					//----slalom----
					printf("slalom turn right .\n");
 8008ce2:	4864      	ldr	r0, [pc, #400]	; (8008e74 <slalom_test+0x300>)
 8008ce4:	f008 fab2 	bl	801124c <puts>
					half_sectionA();
 8008ce8:	f7fc fecc 	bl	8005a84 <half_sectionA>
					for(int i = 0; i < 1; i++){
 8008cec:	2300      	movs	r3, #0
 8008cee:	633b      	str	r3, [r7, #48]	; 0x30
 8008cf0:	e004      	b.n	8008cfc <slalom_test+0x188>
						slalom_R90();	//
 8008cf2:	f7fd fc51 	bl	8006598 <slalom_R90>
					for(int i = 0; i < 1; i++){
 8008cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cf8:	3301      	adds	r3, #1
 8008cfa:	633b      	str	r3, [r7, #48]	; 0x30
 8008cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	ddf7      	ble.n	8008cf2 <slalom_test+0x17e>
					}
					half_sectionD();
 8008d02:	f7fc ff09 	bl	8005b18 <half_sectionD>
					break;
 8008d06:	e0f4      	b.n	8008ef2 <slalom_test+0x37e>
				case 2:
					//----slalom----
					printf("slalom turn left .\n");
 8008d08:	485b      	ldr	r0, [pc, #364]	; (8008e78 <slalom_test+0x304>)
 8008d0a:	f008 fa9f 	bl	801124c <puts>
					half_sectionA();
 8008d0e:	f7fc feb9 	bl	8005a84 <half_sectionA>
					for(int i = 0; i < 1; i++){
 8008d12:	2300      	movs	r3, #0
 8008d14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008d16:	e004      	b.n	8008d22 <slalom_test+0x1ae>
						slalom_L90();				//16904
 8008d18:	f7fd fd22 	bl	8006760 <slalom_L90>
					for(int i = 0; i < 1; i++){
 8008d1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d1e:	3301      	adds	r3, #1
 8008d20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	ddf7      	ble.n	8008d18 <slalom_test+0x1a4>
					}
					half_sectionD();
 8008d28:	f7fc fef6 	bl	8005b18 <half_sectionD>
					break;
 8008d2c:	e0e1      	b.n	8008ef2 <slalom_test+0x37e>
				case 3:
					//----Lslalom----
					printf("Lslalom turn right .\n");
 8008d2e:	4853      	ldr	r0, [pc, #332]	; (8008e7c <slalom_test+0x308>)
 8008d30:	f008 fa8c 	bl	801124c <puts>
					half_sectionA();
 8008d34:	f7fc fea6 	bl	8005a84 <half_sectionA>
					for(int i = 0; i < 1; i++){
 8008d38:	2300      	movs	r3, #0
 8008d3a:	62bb      	str	r3, [r7, #40]	; 0x28
 8008d3c:	e004      	b.n	8008d48 <slalom_test+0x1d4>
						Lslalom_R90();				//16904
 8008d3e:	f7fd fde9 	bl	8006914 <Lslalom_R90>
					for(int i = 0; i < 1; i++){
 8008d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d44:	3301      	adds	r3, #1
 8008d46:	62bb      	str	r3, [r7, #40]	; 0x28
 8008d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	ddf7      	ble.n	8008d3e <slalom_test+0x1ca>
					}
					half_sectionD();
 8008d4e:	f7fc fee3 	bl	8005b18 <half_sectionD>
					break;
 8008d52:	e0ce      	b.n	8008ef2 <slalom_test+0x37e>
				case 4:
					//----Lslalom----
					printf("Lslalom turn left .\n");
 8008d54:	484a      	ldr	r0, [pc, #296]	; (8008e80 <slalom_test+0x30c>)
 8008d56:	f008 fa79 	bl	801124c <puts>
					half_sectionA();
 8008d5a:	f7fc fe93 	bl	8005a84 <half_sectionA>
					for(int i = 0; i < 1; i++){
 8008d5e:	2300      	movs	r3, #0
 8008d60:	627b      	str	r3, [r7, #36]	; 0x24
 8008d62:	e004      	b.n	8008d6e <slalom_test+0x1fa>
						Lslalom_L90();				//16904
 8008d64:	f7fd feae 	bl	8006ac4 <Lslalom_L90>
					for(int i = 0; i < 1; i++){
 8008d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d6a:	3301      	adds	r3, #1
 8008d6c:	627b      	str	r3, [r7, #36]	; 0x24
 8008d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	ddf7      	ble.n	8008d64 <slalom_test+0x1f0>
					}
					half_sectionD();
 8008d74:	f7fc fed0 	bl	8005b18 <half_sectionD>
					break;
 8008d78:	e0bb      	b.n	8008ef2 <slalom_test+0x37e>
				case 5:
					//----Lslalom180----
					printf("Lslalom turn right & right .\n");
 8008d7a:	4842      	ldr	r0, [pc, #264]	; (8008e84 <slalom_test+0x310>)
 8008d7c:	f008 fa66 	bl	801124c <puts>
					half_sectionA();
 8008d80:	f7fc fe80 	bl	8005a84 <half_sectionA>
					for(int i = 0; i < 1; i++){
 8008d84:	2300      	movs	r3, #0
 8008d86:	623b      	str	r3, [r7, #32]
 8008d88:	e004      	b.n	8008d94 <slalom_test+0x220>
						Lslalom_R180();				//161804
 8008d8a:	f7fd ff67 	bl	8006c5c <Lslalom_R180>
					for(int i = 0; i < 1; i++){
 8008d8e:	6a3b      	ldr	r3, [r7, #32]
 8008d90:	3301      	adds	r3, #1
 8008d92:	623b      	str	r3, [r7, #32]
 8008d94:	6a3b      	ldr	r3, [r7, #32]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	ddf7      	ble.n	8008d8a <slalom_test+0x216>
					}
					half_sectionD();
 8008d9a:	f7fc febd 	bl	8005b18 <half_sectionD>
					break;
 8008d9e:	e0a8      	b.n	8008ef2 <slalom_test+0x37e>
				case 6:
					//----Lslalom180----
					printf("Lslalom turn left & left .\n");
 8008da0:	4839      	ldr	r0, [pc, #228]	; (8008e88 <slalom_test+0x314>)
 8008da2:	f008 fa53 	bl	801124c <puts>
					half_sectionA();
 8008da6:	f7fc fe6d 	bl	8005a84 <half_sectionA>
					for(int i = 0; i < 1; i++){
 8008daa:	2300      	movs	r3, #0
 8008dac:	61fb      	str	r3, [r7, #28]
 8008dae:	e004      	b.n	8008dba <slalom_test+0x246>
						Lslalom_L180();				//161804
 8008db0:	f7fe f83a 	bl	8006e28 <Lslalom_L180>
					for(int i = 0; i < 1; i++){
 8008db4:	69fb      	ldr	r3, [r7, #28]
 8008db6:	3301      	adds	r3, #1
 8008db8:	61fb      	str	r3, [r7, #28]
 8008dba:	69fb      	ldr	r3, [r7, #28]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	ddf7      	ble.n	8008db0 <slalom_test+0x23c>
					}
					half_sectionD();
 8008dc0:	f7fc feaa 	bl	8005b18 <half_sectionD>
					break;
 8008dc4:	e095      	b.n	8008ef2 <slalom_test+0x37e>
					break;
				case 8:
					break;
				case 9:
					//----slalom----
					printf("slalom turn right .\n");
 8008dc6:	482b      	ldr	r0, [pc, #172]	; (8008e74 <slalom_test+0x300>)
 8008dc8:	f008 fa40 	bl	801124c <puts>
					half_sectionA();
 8008dcc:	f7fc fe5a 	bl	8005a84 <half_sectionA>
					for(int i = 0; i < 8; i++){
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	61bb      	str	r3, [r7, #24]
 8008dd4:	e006      	b.n	8008de4 <slalom_test+0x270>
						slalom_R90();	//
 8008dd6:	f7fd fbdf 	bl	8006598 <slalom_R90>
						one_sectionU();
 8008dda:	f7fd f933 	bl	8006044 <one_sectionU>
					for(int i = 0; i < 8; i++){
 8008dde:	69bb      	ldr	r3, [r7, #24]
 8008de0:	3301      	adds	r3, #1
 8008de2:	61bb      	str	r3, [r7, #24]
 8008de4:	69bb      	ldr	r3, [r7, #24]
 8008de6:	2b07      	cmp	r3, #7
 8008de8:	ddf5      	ble.n	8008dd6 <slalom_test+0x262>
					}
					half_sectionD();
 8008dea:	f7fc fe95 	bl	8005b18 <half_sectionD>
					break;
 8008dee:	e080      	b.n	8008ef2 <slalom_test+0x37e>
				case 10:
					//----slalom----
					printf("slalom turn left .\n");
 8008df0:	4821      	ldr	r0, [pc, #132]	; (8008e78 <slalom_test+0x304>)
 8008df2:	f008 fa2b 	bl	801124c <puts>
					half_sectionA();
 8008df6:	f7fc fe45 	bl	8005a84 <half_sectionA>
					MF2.FLAG.LOG = 1;
 8008dfa:	4a24      	ldr	r2, [pc, #144]	; (8008e8c <slalom_test+0x318>)
 8008dfc:	8813      	ldrh	r3, [r2, #0]
 8008dfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e02:	8013      	strh	r3, [r2, #0]
					for(int i = 0; i < 8; i++){
 8008e04:	2300      	movs	r3, #0
 8008e06:	617b      	str	r3, [r7, #20]
 8008e08:	e006      	b.n	8008e18 <slalom_test+0x2a4>
						slalom_L90();				//16904
 8008e0a:	f7fd fca9 	bl	8006760 <slalom_L90>
						one_sectionU();
 8008e0e:	f7fd f919 	bl	8006044 <one_sectionU>
					for(int i = 0; i < 8; i++){
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	3301      	adds	r3, #1
 8008e16:	617b      	str	r3, [r7, #20]
 8008e18:	697b      	ldr	r3, [r7, #20]
 8008e1a:	2b07      	cmp	r3, #7
 8008e1c:	ddf5      	ble.n	8008e0a <slalom_test+0x296>
					}
					MF2.FLAG.LOG = 0;
 8008e1e:	4a1b      	ldr	r2, [pc, #108]	; (8008e8c <slalom_test+0x318>)
 8008e20:	8813      	ldrh	r3, [r2, #0]
 8008e22:	f36f 1386 	bfc	r3, #6, #1
 8008e26:	8013      	strh	r3, [r2, #0]
					half_sectionD();
 8008e28:	f7fc fe76 	bl	8005b18 <half_sectionD>
					printf("r start\n");
					for(int j = 0; j < log_allay; j++){
						printf("%d\n", get_speed_r[j]);
					}
					printf("r end\n");
*/					break;
 8008e2c:	e061      	b.n	8008ef2 <slalom_test+0x37e>
				case 11:
					//----Lslalom----
					printf("Lslalom turn right .\n");
 8008e2e:	4813      	ldr	r0, [pc, #76]	; (8008e7c <slalom_test+0x308>)
 8008e30:	f008 fa0c 	bl	801124c <puts>
					half_sectionA();
 8008e34:	f7fc fe26 	bl	8005a84 <half_sectionA>
					for(int i = 0; i < 8; i++){
 8008e38:	2300      	movs	r3, #0
 8008e3a:	613b      	str	r3, [r7, #16]
 8008e3c:	e004      	b.n	8008e48 <slalom_test+0x2d4>
						Lslalom_R90();				//16904
 8008e3e:	f7fd fd69 	bl	8006914 <Lslalom_R90>
					for(int i = 0; i < 8; i++){
 8008e42:	693b      	ldr	r3, [r7, #16]
 8008e44:	3301      	adds	r3, #1
 8008e46:	613b      	str	r3, [r7, #16]
 8008e48:	693b      	ldr	r3, [r7, #16]
 8008e4a:	2b07      	cmp	r3, #7
 8008e4c:	ddf7      	ble.n	8008e3e <slalom_test+0x2ca>
					}
					half_sectionD();
 8008e4e:	f7fc fe63 	bl	8005b18 <half_sectionD>
					break;
 8008e52:	e04e      	b.n	8008ef2 <slalom_test+0x37e>
				case 12:
					//----Lslalom----
					printf("Lslalom turn left .\n");
 8008e54:	480a      	ldr	r0, [pc, #40]	; (8008e80 <slalom_test+0x30c>)
 8008e56:	f008 f9f9 	bl	801124c <puts>
					half_sectionA();
 8008e5a:	f7fc fe13 	bl	8005a84 <half_sectionA>
					for(int i = 0; i < 8; i++){
 8008e5e:	2300      	movs	r3, #0
 8008e60:	60fb      	str	r3, [r7, #12]
 8008e62:	e01a      	b.n	8008e9a <slalom_test+0x326>
 8008e64:	08012448 	.word	0x08012448
 8008e68:	20000aec 	.word	0x20000aec
 8008e6c:	080123a0 	.word	0x080123a0
 8008e70:	40020000 	.word	0x40020000
 8008e74:	08012464 	.word	0x08012464
 8008e78:	08012478 	.word	0x08012478
 8008e7c:	0801248c 	.word	0x0801248c
 8008e80:	080124a4 	.word	0x080124a4
 8008e84:	080124b8 	.word	0x080124b8
 8008e88:	080124d8 	.word	0x080124d8
 8008e8c:	20000f64 	.word	0x20000f64
						Lslalom_L90();				//16904
 8008e90:	f7fd fe18 	bl	8006ac4 <Lslalom_L90>
					for(int i = 0; i < 8; i++){
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	3301      	adds	r3, #1
 8008e98:	60fb      	str	r3, [r7, #12]
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	2b07      	cmp	r3, #7
 8008e9e:	ddf7      	ble.n	8008e90 <slalom_test+0x31c>
					}
					half_sectionD();
 8008ea0:	f7fc fe3a 	bl	8005b18 <half_sectionD>
					break;
 8008ea4:	e025      	b.n	8008ef2 <slalom_test+0x37e>
				case 13:
					//----Lslalom180----
					printf("Lslalom turn right & right .\n");
 8008ea6:	4815      	ldr	r0, [pc, #84]	; (8008efc <slalom_test+0x388>)
 8008ea8:	f008 f9d0 	bl	801124c <puts>
					half_sectionA();
 8008eac:	f7fc fdea 	bl	8005a84 <half_sectionA>
					for(int i = 0; i < 8; i++){
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	60bb      	str	r3, [r7, #8]
 8008eb4:	e004      	b.n	8008ec0 <slalom_test+0x34c>
						Lslalom_R180();				//161804
 8008eb6:	f7fd fed1 	bl	8006c5c <Lslalom_R180>
					for(int i = 0; i < 8; i++){
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	3301      	adds	r3, #1
 8008ebe:	60bb      	str	r3, [r7, #8]
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	2b07      	cmp	r3, #7
 8008ec4:	ddf7      	ble.n	8008eb6 <slalom_test+0x342>
					}
					half_sectionD();
 8008ec6:	f7fc fe27 	bl	8005b18 <half_sectionD>
					break;
 8008eca:	e012      	b.n	8008ef2 <slalom_test+0x37e>
				case 14:
					//----Lslalom180----
					printf("Lslalom turn left & left .\n");
 8008ecc:	480c      	ldr	r0, [pc, #48]	; (8008f00 <slalom_test+0x38c>)
 8008ece:	f008 f9bd 	bl	801124c <puts>
					half_sectionA();
 8008ed2:	f7fc fdd7 	bl	8005a84 <half_sectionA>
					for(int i = 0; i < 8; i++){
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	607b      	str	r3, [r7, #4]
 8008eda:	e004      	b.n	8008ee6 <slalom_test+0x372>
						Lslalom_L180();				//161804
 8008edc:	f7fd ffa4 	bl	8006e28 <Lslalom_L180>
					for(int i = 0; i < 8; i++){
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	3301      	adds	r3, #1
 8008ee4:	607b      	str	r3, [r7, #4]
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2b07      	cmp	r3, #7
 8008eea:	ddf7      	ble.n	8008edc <slalom_test+0x368>
					}
					half_sectionD();
 8008eec:	f7fc fe14 	bl	8005b18 <half_sectionD>
					break;
 8008ef0:	bf00      	nop
					break;
				case 16:
					break;

			  }
			  full_led_write(RED);
 8008ef2:	2001      	movs	r0, #1
 8008ef4:	f007 fba2 	bl	801063c <full_led_write>
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 8008ef8:	e647      	b.n	8008b8a <slalom_test+0x16>
 8008efa:	bf00      	nop
 8008efc:	080124b8 	.word	0x080124b8
 8008f00:	080124d8 	.word	0x080124d8

08008f04 <v_test>:
//v_test
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void v_test(void){
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b092      	sub	sp, #72	; 0x48
 8008f08:	af00      	add	r7, sp, #0

	int mode = 0;
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	647b      	str	r3, [r7, #68]	; 0x44
	printf("Test V Run, Mode : %d\n", mode);
 8008f0e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008f10:	48ba      	ldr	r0, [pc, #744]	; (80091fc <v_test+0x2f8>)
 8008f12:	f008 f927 	bl	8011164 <iprintf>

	run_select();
 8008f16:	f7fb fff3 	bl	8004f00 <run_select>

	while(1){
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 8008f1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f1c:	b2db      	uxtb	r3, r3
 8008f1e:	f003 0301 	and.w	r3, r3, #1
 8008f22:	b2d8      	uxtb	r0, r3
 8008f24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f26:	b2db      	uxtb	r3, r3
 8008f28:	f003 0302 	and.w	r3, r3, #2
 8008f2c:	b2d9      	uxtb	r1, r3
 8008f2e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f30:	b2db      	uxtb	r3, r3
 8008f32:	f003 0304 	and.w	r3, r3, #4
 8008f36:	b2db      	uxtb	r3, r3
 8008f38:	461a      	mov	r2, r3
 8008f3a:	f007 fb45 	bl	80105c8 <led_write>
		  if(dist_r >= 20){
 8008f3e:	4bb0      	ldr	r3, [pc, #704]	; (8009200 <v_test+0x2fc>)
 8008f40:	edd3 7a00 	vldr	s15, [r3]
 8008f44:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8008f48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f50:	db20      	blt.n	8008f94 <v_test+0x90>
			  mode++;
 8008f52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f54:	3301      	adds	r3, #1
 8008f56:	647b      	str	r3, [r7, #68]	; 0x44
			  dist_r = 0;
 8008f58:	4ba9      	ldr	r3, [pc, #676]	; (8009200 <v_test+0x2fc>)
 8008f5a:	f04f 0200 	mov.w	r2, #0
 8008f5e:	601a      	str	r2, [r3, #0]
			  if(mode > 23){
 8008f60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f62:	2b17      	cmp	r3, #23
 8008f64:	dd01      	ble.n	8008f6a <v_test+0x66>
				  mode = 0;
 8008f66:	2300      	movs	r3, #0
 8008f68:	647b      	str	r3, [r7, #68]	; 0x44
			  }
			  if(mode < 8){
 8008f6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f6c:	2b07      	cmp	r3, #7
 8008f6e:	dc03      	bgt.n	8008f78 <v_test+0x74>
				  full_led_write(WHITE);
 8008f70:	2007      	movs	r0, #7
 8008f72:	f007 fb63 	bl	801063c <full_led_write>
 8008f76:	e009      	b.n	8008f8c <v_test+0x88>
			  }else if(mode < 16){
 8008f78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f7a:	2b0f      	cmp	r3, #15
 8008f7c:	dc03      	bgt.n	8008f86 <v_test+0x82>
				  full_led_write(BLUEGREEN);
 8008f7e:	2004      	movs	r0, #4
 8008f80:	f007 fb5c 	bl	801063c <full_led_write>
 8008f84:	e002      	b.n	8008f8c <v_test+0x88>
			  }else{
				  full_led_write(PURPLE);
 8008f86:	2005      	movs	r0, #5
 8008f88:	f007 fb58 	bl	801063c <full_led_write>
			  }
			  printf("Mode : %d\n", mode);
 8008f8c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008f8e:	489d      	ldr	r0, [pc, #628]	; (8009204 <v_test+0x300>)
 8008f90:	f008 f8e8 	bl	8011164 <iprintf>
		  }
		  if(dist_r <= -20){
 8008f94:	4b9a      	ldr	r3, [pc, #616]	; (8009200 <v_test+0x2fc>)
 8008f96:	edd3 7a00 	vldr	s15, [r3]
 8008f9a:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8008f9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fa6:	d820      	bhi.n	8008fea <v_test+0xe6>
			  mode--;
 8008fa8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008faa:	3b01      	subs	r3, #1
 8008fac:	647b      	str	r3, [r7, #68]	; 0x44
			  dist_r = 0;
 8008fae:	4b94      	ldr	r3, [pc, #592]	; (8009200 <v_test+0x2fc>)
 8008fb0:	f04f 0200 	mov.w	r2, #0
 8008fb4:	601a      	str	r2, [r3, #0]
			  if(mode < 0){
 8008fb6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	da01      	bge.n	8008fc0 <v_test+0xbc>
				  mode = 23;
 8008fbc:	2317      	movs	r3, #23
 8008fbe:	647b      	str	r3, [r7, #68]	; 0x44
			  }
			  if(mode < 8){
 8008fc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008fc2:	2b07      	cmp	r3, #7
 8008fc4:	dc03      	bgt.n	8008fce <v_test+0xca>
				  full_led_write(WHITE);
 8008fc6:	2007      	movs	r0, #7
 8008fc8:	f007 fb38 	bl	801063c <full_led_write>
 8008fcc:	e009      	b.n	8008fe2 <v_test+0xde>
			  }else if(mode < 16){
 8008fce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008fd0:	2b0f      	cmp	r3, #15
 8008fd2:	dc03      	bgt.n	8008fdc <v_test+0xd8>
				  full_led_write(BLUEGREEN);
 8008fd4:	2004      	movs	r0, #4
 8008fd6:	f007 fb31 	bl	801063c <full_led_write>
 8008fda:	e002      	b.n	8008fe2 <v_test+0xde>
			  }else{
				  full_led_write(PURPLE);
 8008fdc:	2005      	movs	r0, #5
 8008fde:	f007 fb2d 	bl	801063c <full_led_write>
			  }
			  printf("Mode : %d\n", mode);
 8008fe2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008fe4:	4887      	ldr	r0, [pc, #540]	; (8009204 <v_test+0x300>)
 8008fe6:	f008 f8bd 	bl	8011164 <iprintf>
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 8008fea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008fee:	4886      	ldr	r0, [pc, #536]	; (8009208 <v_test+0x304>)
 8008ff0:	f7f9 f970 	bl	80022d4 <HAL_GPIO_ReadPin>
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d18f      	bne.n	8008f1a <v_test+0x16>
			  HAL_Delay(50);
 8008ffa:	2032      	movs	r0, #50	; 0x32
 8008ffc:	f7f8 f80e 	bl	800101c <HAL_Delay>
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 8009000:	bf00      	nop
 8009002:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009006:	4880      	ldr	r0, [pc, #512]	; (8009208 <v_test+0x304>)
 8009008:	f7f9 f964 	bl	80022d4 <HAL_GPIO_ReadPin>
 800900c:	4603      	mov	r3, r0
 800900e:	2b00      	cmp	r3, #0
 8009010:	d0f7      	beq.n	8009002 <v_test+0xfe>
			  drive_ready();
 8009012:	f7fb fe35 	bl	8004c80 <drive_ready>

			  MF.FLAG.XDIR = 1;
 8009016:	4a7d      	ldr	r2, [pc, #500]	; (800920c <v_test+0x308>)
 8009018:	8813      	ldrh	r3, [r2, #0]
 800901a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800901e:	8013      	strh	r3, [r2, #0]
			  MF2.FLAG.V = 0;
 8009020:	4a7b      	ldr	r2, [pc, #492]	; (8009210 <v_test+0x30c>)
 8009022:	8813      	ldrh	r3, [r2, #0]
 8009024:	f36f 03c3 	bfc	r3, #3, #1
 8009028:	8013      	strh	r3, [r2, #0]
			  get_base();
 800902a:	f007 fa75 	bl	8010518 <get_base>

			  switch(mode){
 800902e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009030:	2b14      	cmp	r3, #20
 8009032:	f200 818c 	bhi.w	800934e <v_test+0x44a>
 8009036:	a201      	add	r2, pc, #4	; (adr r2, 800903c <v_test+0x138>)
 8009038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800903c:	08009091 	.word	0x08009091
 8009040:	08009097 	.word	0x08009097
 8009044:	080090bd 	.word	0x080090bd
 8009048:	080090e3 	.word	0x080090e3
 800904c:	08009109 	.word	0x08009109
 8009050:	0800912f 	.word	0x0800912f
 8009054:	08009155 	.word	0x08009155
 8009058:	0800934f 	.word	0x0800934f
 800905c:	0800934f 	.word	0x0800934f
 8009060:	0800917b 	.word	0x0800917b
 8009064:	080091a1 	.word	0x080091a1
 8009068:	080091c7 	.word	0x080091c7
 800906c:	080091ed 	.word	0x080091ed
 8009070:	08009243 	.word	0x08009243
 8009074:	08009269 	.word	0x08009269
 8009078:	0800934f 	.word	0x0800934f
 800907c:	0800934f 	.word	0x0800934f
 8009080:	0800928f 	.word	0x0800928f
 8009084:	080092bf 	.word	0x080092bf
 8009088:	080092ef 	.word	0x080092ef
 800908c:	0800931f 	.word	0x0800931f
				case 0:
					get_base();
 8009090:	f007 fa42 	bl	8010518 <get_base>
					break;
 8009094:	e15b      	b.n	800934e <v_test+0x44a>
				case 1:
					//----V45----
					printf("V 45 right .\n");
 8009096:	485f      	ldr	r0, [pc, #380]	; (8009214 <v_test+0x310>)
 8009098:	f008 f8d8 	bl	801124c <puts>
					half_sectionA();
 800909c:	f7fc fcf2 	bl	8005a84 <half_sectionA>
					for(int i = 0; i < 1; i++){
 80090a0:	2300      	movs	r3, #0
 80090a2:	643b      	str	r3, [r7, #64]	; 0x40
 80090a4:	e004      	b.n	80090b0 <v_test+0x1ac>
						v_R45();
 80090a6:	f7fd ff9b 	bl	8006fe0 <v_R45>
					for(int i = 0; i < 1; i++){
 80090aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80090ac:	3301      	adds	r3, #1
 80090ae:	643b      	str	r3, [r7, #64]	; 0x40
 80090b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	ddf7      	ble.n	80090a6 <v_test+0x1a2>
					}
					half_sectionVD();
 80090b6:	f7fc fdbf 	bl	8005c38 <half_sectionVD>
					break;
 80090ba:	e148      	b.n	800934e <v_test+0x44a>
				case 2:
					//----V45----
					printf("V 45 left .\n");
 80090bc:	4856      	ldr	r0, [pc, #344]	; (8009218 <v_test+0x314>)
 80090be:	f008 f8c5 	bl	801124c <puts>
					half_sectionA();
 80090c2:	f7fc fcdf 	bl	8005a84 <half_sectionA>
					for(int i = 0; i < 1; i++){
 80090c6:	2300      	movs	r3, #0
 80090c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80090ca:	e004      	b.n	80090d6 <v_test+0x1d2>
						v_L45();
 80090cc:	f7fe f90c 	bl	80072e8 <v_L45>
					for(int i = 0; i < 1; i++){
 80090d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090d2:	3301      	adds	r3, #1
 80090d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80090d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090d8:	2b00      	cmp	r3, #0
 80090da:	ddf7      	ble.n	80090cc <v_test+0x1c8>
					}
					half_sectionVD();
 80090dc:	f7fc fdac 	bl	8005c38 <half_sectionVD>
					break;
 80090e0:	e135      	b.n	800934e <v_test+0x44a>
				case 3:
					//----V90----
					printf("V 90 right .\n");
 80090e2:	484e      	ldr	r0, [pc, #312]	; (800921c <v_test+0x318>)
 80090e4:	f008 f8b2 	bl	801124c <puts>
					half_sectionVA();
 80090e8:	f7fc fd5c 	bl	8005ba4 <half_sectionVA>
//					v_R45();
					for(int i = 0; i < 1; i++){
 80090ec:	2300      	movs	r3, #0
 80090ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80090f0:	e004      	b.n	80090fc <v_test+0x1f8>
						v_R90();
 80090f2:	f7fe fce9 	bl	8007ac8 <v_R90>
					for(int i = 0; i < 1; i++){
 80090f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090f8:	3301      	adds	r3, #1
 80090fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80090fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090fe:	2b00      	cmp	r3, #0
 8009100:	ddf7      	ble.n	80090f2 <v_test+0x1ee>
					}
//					v_R45();
					half_sectionVD();
 8009102:	f7fc fd99 	bl	8005c38 <half_sectionVD>
					break;
 8009106:	e122      	b.n	800934e <v_test+0x44a>
				case 4:
					//----V90----
					printf("V 90 left .\n");
 8009108:	4845      	ldr	r0, [pc, #276]	; (8009220 <v_test+0x31c>)
 800910a:	f008 f89f 	bl	801124c <puts>
					half_sectionVA();
 800910e:	f7fc fd49 	bl	8005ba4 <half_sectionVA>
//					v_L45();
					for(int i = 0; i < 1; i++){
 8009112:	2300      	movs	r3, #0
 8009114:	637b      	str	r3, [r7, #52]	; 0x34
 8009116:	e004      	b.n	8009122 <v_test+0x21e>
						v_L90();
 8009118:	f7fe fd7e 	bl	8007c18 <v_L90>
					for(int i = 0; i < 1; i++){
 800911c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800911e:	3301      	adds	r3, #1
 8009120:	637b      	str	r3, [r7, #52]	; 0x34
 8009122:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009124:	2b00      	cmp	r3, #0
 8009126:	ddf7      	ble.n	8009118 <v_test+0x214>
					}
//					v_L45();
					half_sectionVD();
 8009128:	f7fc fd86 	bl	8005c38 <half_sectionVD>
					break;
 800912c:	e10f      	b.n	800934e <v_test+0x44a>
				case 5:
					//----V135----
					printf("V 135 right .\n");
 800912e:	483d      	ldr	r0, [pc, #244]	; (8009224 <v_test+0x320>)
 8009130:	f008 f88c 	bl	801124c <puts>
					half_sectionA();
 8009134:	f7fc fca6 	bl	8005a84 <half_sectionA>
//					v_R45();
					for(int i = 0; i < 1; i++){
 8009138:	2300      	movs	r3, #0
 800913a:	633b      	str	r3, [r7, #48]	; 0x30
 800913c:	e004      	b.n	8009148 <v_test+0x244>
						v_R135();
 800913e:	f7fe fe0d 	bl	8007d5c <v_R135>
					for(int i = 0; i < 1; i++){
 8009142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009144:	3301      	adds	r3, #1
 8009146:	633b      	str	r3, [r7, #48]	; 0x30
 8009148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800914a:	2b00      	cmp	r3, #0
 800914c:	ddf7      	ble.n	800913e <v_test+0x23a>
					}
//					v_R45();
					half_sectionVD();
 800914e:	f7fc fd73 	bl	8005c38 <half_sectionVD>
					break;
 8009152:	e0fc      	b.n	800934e <v_test+0x44a>
				case 6:
					//----V135----
					printf("V 135 left .\n");
 8009154:	4834      	ldr	r0, [pc, #208]	; (8009228 <v_test+0x324>)
 8009156:	f008 f879 	bl	801124c <puts>
					half_sectionA();
 800915a:	f7fc fc93 	bl	8005a84 <half_sectionA>
//					v_L45();
					for(int i = 0; i < 1; i++){
 800915e:	2300      	movs	r3, #0
 8009160:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009162:	e004      	b.n	800916e <v_test+0x26a>
						v_L135();
 8009164:	f7fe ff82 	bl	800806c <v_L135>
					for(int i = 0; i < 1; i++){
 8009168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800916a:	3301      	adds	r3, #1
 800916c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800916e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009170:	2b00      	cmp	r3, #0
 8009172:	ddf7      	ble.n	8009164 <v_test+0x260>
					}
//					v_L45();
					half_sectionVD();
 8009174:	f7fc fd60 	bl	8005c38 <half_sectionVD>
					break;
 8009178:	e0e9      	b.n	800934e <v_test+0x44a>
					break;
				case 8:
					break;
				case 9:
					//----V45----
					printf("V 45 right .\n");
 800917a:	4826      	ldr	r0, [pc, #152]	; (8009214 <v_test+0x310>)
 800917c:	f008 f866 	bl	801124c <puts>
					half_sectionA();
 8009180:	f7fc fc80 	bl	8005a84 <half_sectionA>
					for(int i = 0; i < 8; i++){
 8009184:	2300      	movs	r3, #0
 8009186:	62bb      	str	r3, [r7, #40]	; 0x28
 8009188:	e004      	b.n	8009194 <v_test+0x290>
						v_R45();
 800918a:	f7fd ff29 	bl	8006fe0 <v_R45>
					for(int i = 0; i < 8; i++){
 800918e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009190:	3301      	adds	r3, #1
 8009192:	62bb      	str	r3, [r7, #40]	; 0x28
 8009194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009196:	2b07      	cmp	r3, #7
 8009198:	ddf7      	ble.n	800918a <v_test+0x286>
					}
					half_sectionD();
 800919a:	f7fc fcbd 	bl	8005b18 <half_sectionD>
					break;
 800919e:	e0d6      	b.n	800934e <v_test+0x44a>
				case 10:
					//----V45----
					printf("V 45 left .\n");
 80091a0:	481d      	ldr	r0, [pc, #116]	; (8009218 <v_test+0x314>)
 80091a2:	f008 f853 	bl	801124c <puts>
					half_sectionA();
 80091a6:	f7fc fc6d 	bl	8005a84 <half_sectionA>
					for(int i = 0; i < 8; i++){
 80091aa:	2300      	movs	r3, #0
 80091ac:	627b      	str	r3, [r7, #36]	; 0x24
 80091ae:	e004      	b.n	80091ba <v_test+0x2b6>
						v_L45();
 80091b0:	f7fe f89a 	bl	80072e8 <v_L45>
					for(int i = 0; i < 8; i++){
 80091b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091b6:	3301      	adds	r3, #1
 80091b8:	627b      	str	r3, [r7, #36]	; 0x24
 80091ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091bc:	2b07      	cmp	r3, #7
 80091be:	ddf7      	ble.n	80091b0 <v_test+0x2ac>
					}
					half_sectionD();
 80091c0:	f7fc fcaa 	bl	8005b18 <half_sectionD>
					break;
 80091c4:	e0c3      	b.n	800934e <v_test+0x44a>
				case 11:
					//----V90----
					printf("V 90 right .\n");
 80091c6:	4815      	ldr	r0, [pc, #84]	; (800921c <v_test+0x318>)
 80091c8:	f008 f840 	bl	801124c <puts>
					half_sectionVA();
 80091cc:	f7fc fcea 	bl	8005ba4 <half_sectionVA>
//					v_R45();
					for(int i = 0; i < 8; i++){
 80091d0:	2300      	movs	r3, #0
 80091d2:	623b      	str	r3, [r7, #32]
 80091d4:	e004      	b.n	80091e0 <v_test+0x2dc>
						v_R90();
 80091d6:	f7fe fc77 	bl	8007ac8 <v_R90>
					for(int i = 0; i < 8; i++){
 80091da:	6a3b      	ldr	r3, [r7, #32]
 80091dc:	3301      	adds	r3, #1
 80091de:	623b      	str	r3, [r7, #32]
 80091e0:	6a3b      	ldr	r3, [r7, #32]
 80091e2:	2b07      	cmp	r3, #7
 80091e4:	ddf7      	ble.n	80091d6 <v_test+0x2d2>
					}
//					v_R45();
					half_sectionVD();
 80091e6:	f7fc fd27 	bl	8005c38 <half_sectionVD>
					break;
 80091ea:	e0b0      	b.n	800934e <v_test+0x44a>
				case 12:
					//----V90----
					printf("V 90 left .\n");
 80091ec:	480c      	ldr	r0, [pc, #48]	; (8009220 <v_test+0x31c>)
 80091ee:	f008 f82d 	bl	801124c <puts>
					half_sectionVA();
 80091f2:	f7fc fcd7 	bl	8005ba4 <half_sectionVA>
//					v_L45();
					for(int i = 0; i < 8; i++){
 80091f6:	2300      	movs	r3, #0
 80091f8:	61fb      	str	r3, [r7, #28]
 80091fa:	e01c      	b.n	8009236 <v_test+0x332>
 80091fc:	080124f4 	.word	0x080124f4
 8009200:	20000aec 	.word	0x20000aec
 8009204:	080123a0 	.word	0x080123a0
 8009208:	40020000 	.word	0x40020000
 800920c:	20000f68 	.word	0x20000f68
 8009210:	20000f64 	.word	0x20000f64
 8009214:	0801250c 	.word	0x0801250c
 8009218:	0801251c 	.word	0x0801251c
 800921c:	08012528 	.word	0x08012528
 8009220:	08012538 	.word	0x08012538
 8009224:	08012544 	.word	0x08012544
 8009228:	08012554 	.word	0x08012554
						v_L90();
 800922c:	f7fe fcf4 	bl	8007c18 <v_L90>
					for(int i = 0; i < 8; i++){
 8009230:	69fb      	ldr	r3, [r7, #28]
 8009232:	3301      	adds	r3, #1
 8009234:	61fb      	str	r3, [r7, #28]
 8009236:	69fb      	ldr	r3, [r7, #28]
 8009238:	2b07      	cmp	r3, #7
 800923a:	ddf7      	ble.n	800922c <v_test+0x328>
					}
//					v_L45();
					half_sectionVD();
 800923c:	f7fc fcfc 	bl	8005c38 <half_sectionVD>
					break;
 8009240:	e085      	b.n	800934e <v_test+0x44a>
				case 13:
					//----V135----
					printf("V 135 right .\n");
 8009242:	4845      	ldr	r0, [pc, #276]	; (8009358 <v_test+0x454>)
 8009244:	f008 f802 	bl	801124c <puts>
					half_sectionA();
 8009248:	f7fc fc1c 	bl	8005a84 <half_sectionA>
//					v_R45();
					for(int i = 0; i < 4; i++){
 800924c:	2300      	movs	r3, #0
 800924e:	61bb      	str	r3, [r7, #24]
 8009250:	e004      	b.n	800925c <v_test+0x358>
						v_R135();
 8009252:	f7fe fd83 	bl	8007d5c <v_R135>
					for(int i = 0; i < 4; i++){
 8009256:	69bb      	ldr	r3, [r7, #24]
 8009258:	3301      	adds	r3, #1
 800925a:	61bb      	str	r3, [r7, #24]
 800925c:	69bb      	ldr	r3, [r7, #24]
 800925e:	2b03      	cmp	r3, #3
 8009260:	ddf7      	ble.n	8009252 <v_test+0x34e>
					}
//					v_R45();
					half_sectionD();
 8009262:	f7fc fc59 	bl	8005b18 <half_sectionD>
					break;
 8009266:	e072      	b.n	800934e <v_test+0x44a>
				case 14:
					//----V135----
					printf("V 135 left .\n");
 8009268:	483c      	ldr	r0, [pc, #240]	; (800935c <v_test+0x458>)
 800926a:	f007 ffef 	bl	801124c <puts>
					half_sectionA();
 800926e:	f7fc fc09 	bl	8005a84 <half_sectionA>
//					v_L45();
					for(int i = 0; i < 4; i++){
 8009272:	2300      	movs	r3, #0
 8009274:	617b      	str	r3, [r7, #20]
 8009276:	e004      	b.n	8009282 <v_test+0x37e>
						v_L135();
 8009278:	f7fe fef8 	bl	800806c <v_L135>
					for(int i = 0; i < 4; i++){
 800927c:	697b      	ldr	r3, [r7, #20]
 800927e:	3301      	adds	r3, #1
 8009280:	617b      	str	r3, [r7, #20]
 8009282:	697b      	ldr	r3, [r7, #20]
 8009284:	2b03      	cmp	r3, #3
 8009286:	ddf7      	ble.n	8009278 <v_test+0x374>
					}
//					v_L45();
					half_sectionD();
 8009288:	f7fc fc46 	bl	8005b18 <half_sectionD>
					break;
 800928c:	e05f      	b.n	800934e <v_test+0x44a>
					break;
				case 16:
					break;
				case 17:
					//----V45D----
					printf("V 45 right .\n");
 800928e:	4834      	ldr	r0, [pc, #208]	; (8009360 <v_test+0x45c>)
 8009290:	f007 ffdc 	bl	801124c <puts>
					MF2.FLAG.V = 1;
 8009294:	4a33      	ldr	r2, [pc, #204]	; (8009364 <v_test+0x460>)
 8009296:	8813      	ldrh	r3, [r2, #0]
 8009298:	f043 0308 	orr.w	r3, r3, #8
 800929c:	8013      	strh	r3, [r2, #0]
					half_sectionVA();
 800929e:	f7fc fc81 	bl	8005ba4 <half_sectionVA>
					for(int i = 0; i < 1; i++){
 80092a2:	2300      	movs	r3, #0
 80092a4:	613b      	str	r3, [r7, #16]
 80092a6:	e004      	b.n	80092b2 <v_test+0x3ae>
//						v_R45D();
						v_R45();
 80092a8:	f7fd fe9a 	bl	8006fe0 <v_R45>
					for(int i = 0; i < 1; i++){
 80092ac:	693b      	ldr	r3, [r7, #16]
 80092ae:	3301      	adds	r3, #1
 80092b0:	613b      	str	r3, [r7, #16]
 80092b2:	693b      	ldr	r3, [r7, #16]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	ddf7      	ble.n	80092a8 <v_test+0x3a4>
					}
					half_sectionD();
 80092b8:	f7fc fc2e 	bl	8005b18 <half_sectionD>
					break;
 80092bc:	e047      	b.n	800934e <v_test+0x44a>
				case 18:
					//----V45D----
					printf("V 45 left .\n");
 80092be:	482a      	ldr	r0, [pc, #168]	; (8009368 <v_test+0x464>)
 80092c0:	f007 ffc4 	bl	801124c <puts>
					MF2.FLAG.V = 1;
 80092c4:	4a27      	ldr	r2, [pc, #156]	; (8009364 <v_test+0x460>)
 80092c6:	8813      	ldrh	r3, [r2, #0]
 80092c8:	f043 0308 	orr.w	r3, r3, #8
 80092cc:	8013      	strh	r3, [r2, #0]
					half_sectionVA();
 80092ce:	f7fc fc69 	bl	8005ba4 <half_sectionVA>
					for(int i = 0; i < 1; i++){
 80092d2:	2300      	movs	r3, #0
 80092d4:	60fb      	str	r3, [r7, #12]
 80092d6:	e004      	b.n	80092e2 <v_test+0x3de>
//						v_L45D();
						v_L45();
 80092d8:	f7fe f806 	bl	80072e8 <v_L45>
					for(int i = 0; i < 1; i++){
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	3301      	adds	r3, #1
 80092e0:	60fb      	str	r3, [r7, #12]
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	ddf7      	ble.n	80092d8 <v_test+0x3d4>
					}
					half_sectionD();
 80092e8:	f7fc fc16 	bl	8005b18 <half_sectionD>
					break;
 80092ec:	e02f      	b.n	800934e <v_test+0x44a>
				case 19:
					//----V135D----
					printf("V 135 right .\n");
 80092ee:	481a      	ldr	r0, [pc, #104]	; (8009358 <v_test+0x454>)
 80092f0:	f007 ffac 	bl	801124c <puts>
					MF2.FLAG.V = 1;
 80092f4:	4a1b      	ldr	r2, [pc, #108]	; (8009364 <v_test+0x460>)
 80092f6:	8813      	ldrh	r3, [r2, #0]
 80092f8:	f043 0308 	orr.w	r3, r3, #8
 80092fc:	8013      	strh	r3, [r2, #0]
					half_sectionVA();
 80092fe:	f7fc fc51 	bl	8005ba4 <half_sectionVA>
					for(int i = 0; i < 1; i++){
 8009302:	2300      	movs	r3, #0
 8009304:	60bb      	str	r3, [r7, #8]
 8009306:	e004      	b.n	8009312 <v_test+0x40e>
//						v_R135D();
						v_R135();
 8009308:	f7fe fd28 	bl	8007d5c <v_R135>
					for(int i = 0; i < 1; i++){
 800930c:	68bb      	ldr	r3, [r7, #8]
 800930e:	3301      	adds	r3, #1
 8009310:	60bb      	str	r3, [r7, #8]
 8009312:	68bb      	ldr	r3, [r7, #8]
 8009314:	2b00      	cmp	r3, #0
 8009316:	ddf7      	ble.n	8009308 <v_test+0x404>
					}
					half_sectionD();
 8009318:	f7fc fbfe 	bl	8005b18 <half_sectionD>
					break;
 800931c:	e017      	b.n	800934e <v_test+0x44a>
				case 20:
					//----V135D----
					printf("V 135 left .\n");
 800931e:	480f      	ldr	r0, [pc, #60]	; (800935c <v_test+0x458>)
 8009320:	f007 ff94 	bl	801124c <puts>
					MF2.FLAG.V = 1;
 8009324:	4a0f      	ldr	r2, [pc, #60]	; (8009364 <v_test+0x460>)
 8009326:	8813      	ldrh	r3, [r2, #0]
 8009328:	f043 0308 	orr.w	r3, r3, #8
 800932c:	8013      	strh	r3, [r2, #0]
					half_sectionVA();
 800932e:	f7fc fc39 	bl	8005ba4 <half_sectionVA>
					for(int i = 0; i < 1; i++){
 8009332:	2300      	movs	r3, #0
 8009334:	607b      	str	r3, [r7, #4]
 8009336:	e004      	b.n	8009342 <v_test+0x43e>
//						v_L135D();
						v_L135();
 8009338:	f7fe fe98 	bl	800806c <v_L135>
					for(int i = 0; i < 1; i++){
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	3301      	adds	r3, #1
 8009340:	607b      	str	r3, [r7, #4]
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	2b00      	cmp	r3, #0
 8009346:	ddf7      	ble.n	8009338 <v_test+0x434>
					}
					half_sectionD();
 8009348:	f7fc fbe6 	bl	8005b18 <half_sectionD>
					break;
 800934c:	bf00      	nop
			}
		full_led_write(RED);
 800934e:	2001      	movs	r0, #1
 8009350:	f007 f974 	bl	801063c <full_led_write>
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 8009354:	e5e1      	b.n	8008f1a <v_test+0x16>
 8009356:	bf00      	nop
 8009358:	08012544 	.word	0x08012544
 800935c:	08012554 	.word	0x08012554
 8009360:	0801250c 	.word	0x0801250c
 8009364:	20000f64 	.word	0x20000f64
 8009368:	0801251c 	.word	0x0801251c

0800936c <pass_test>:
//pass_test
// pass
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void pass_test(void){
 800936c:	b580      	push	{r7, lr}
 800936e:	b082      	sub	sp, #8
 8009370:	af00      	add	r7, sp, #0

	int mode = 0;
 8009372:	2300      	movs	r3, #0
 8009374:	607b      	str	r3, [r7, #4]
	printf("Test pass Run, Mode : %d\n", mode);
 8009376:	6879      	ldr	r1, [r7, #4]
 8009378:	48a2      	ldr	r0, [pc, #648]	; (8009604 <pass_test+0x298>)
 800937a:	f007 fef3 	bl	8011164 <iprintf>

	while(1){
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	b2db      	uxtb	r3, r3
 8009382:	f003 0301 	and.w	r3, r3, #1
 8009386:	b2d8      	uxtb	r0, r3
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	b2db      	uxtb	r3, r3
 800938c:	f003 0302 	and.w	r3, r3, #2
 8009390:	b2d9      	uxtb	r1, r3
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	b2db      	uxtb	r3, r3
 8009396:	f003 0304 	and.w	r3, r3, #4
 800939a:	b2db      	uxtb	r3, r3
 800939c:	461a      	mov	r2, r3
 800939e:	f007 f913 	bl	80105c8 <led_write>
		  if(dist_r >= 20){
 80093a2:	4b99      	ldr	r3, [pc, #612]	; (8009608 <pass_test+0x29c>)
 80093a4:	edd3 7a00 	vldr	s15, [r3]
 80093a8:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80093ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80093b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093b4:	db0f      	blt.n	80093d6 <pass_test+0x6a>
			  mode++;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	3301      	adds	r3, #1
 80093ba:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 80093bc:	4b92      	ldr	r3, [pc, #584]	; (8009608 <pass_test+0x29c>)
 80093be:	f04f 0200 	mov.w	r2, #0
 80093c2:	601a      	str	r2, [r3, #0]
			  if(mode > 7){
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	2b07      	cmp	r3, #7
 80093c8:	dd01      	ble.n	80093ce <pass_test+0x62>
				  mode = 0;
 80093ca:	2300      	movs	r3, #0
 80093cc:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 80093ce:	6879      	ldr	r1, [r7, #4]
 80093d0:	488e      	ldr	r0, [pc, #568]	; (800960c <pass_test+0x2a0>)
 80093d2:	f007 fec7 	bl	8011164 <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(dist_r <= -20){
 80093d6:	4b8c      	ldr	r3, [pc, #560]	; (8009608 <pass_test+0x29c>)
 80093d8:	edd3 7a00 	vldr	s15, [r3]
 80093dc:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 80093e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80093e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093e8:	d80f      	bhi.n	800940a <pass_test+0x9e>
			  mode--;
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	3b01      	subs	r3, #1
 80093ee:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 80093f0:	4b85      	ldr	r3, [pc, #532]	; (8009608 <pass_test+0x29c>)
 80093f2:	f04f 0200 	mov.w	r2, #0
 80093f6:	601a      	str	r2, [r3, #0]
			  if(mode < 0){
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	da01      	bge.n	8009402 <pass_test+0x96>
				  mode = 7;
 80093fe:	2307      	movs	r3, #7
 8009400:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 8009402:	6879      	ldr	r1, [r7, #4]
 8009404:	4881      	ldr	r0, [pc, #516]	; (800960c <pass_test+0x2a0>)
 8009406:	f007 fead 	bl	8011164 <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 800940a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800940e:	4880      	ldr	r0, [pc, #512]	; (8009610 <pass_test+0x2a4>)
 8009410:	f7f8 ff60 	bl	80022d4 <HAL_GPIO_ReadPin>
 8009414:	4603      	mov	r3, r0
 8009416:	2b00      	cmp	r3, #0
 8009418:	d1b1      	bne.n	800937e <pass_test+0x12>
			  HAL_Delay(50);
 800941a:	2032      	movs	r0, #50	; 0x32
 800941c:	f7f7 fdfe 	bl	800101c <HAL_Delay>
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 8009420:	bf00      	nop
 8009422:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009426:	487a      	ldr	r0, [pc, #488]	; (8009610 <pass_test+0x2a4>)
 8009428:	f7f8 ff54 	bl	80022d4 <HAL_GPIO_ReadPin>
 800942c:	4603      	mov	r3, r0
 800942e:	2b00      	cmp	r3, #0
 8009430:	d0f7      	beq.n	8009422 <pass_test+0xb6>
			  drive_ready();
 8009432:	f7fb fc25 	bl	8004c80 <drive_ready>
			  MF2.FLAG.V = 0;
 8009436:	4a77      	ldr	r2, [pc, #476]	; (8009614 <pass_test+0x2a8>)
 8009438:	8813      	ldrh	r3, [r2, #0]
 800943a:	f36f 03c3 	bfc	r3, #3, #1
 800943e:	8013      	strh	r3, [r2, #0]

			  switch(mode){
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	2b07      	cmp	r3, #7
 8009444:	d89b      	bhi.n	800937e <pass_test+0x12>
 8009446:	a201      	add	r2, pc, #4	; (adr r2, 800944c <pass_test+0xe0>)
 8009448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800944c:	0800946d 	.word	0x0800946d
 8009450:	080094f5 	.word	0x080094f5
 8009454:	0800957d 	.word	0x0800957d
 8009458:	08009649 	.word	0x08009649
 800945c:	080096d1 	.word	0x080096d1
 8009460:	08009759 	.word	0x08009759
 8009464:	080097e1 	.word	0x080097e1
 8009468:	0800937f 	.word	0x0800937f
				case 0:
					//----a----
					printf("First Run. (Slalom)\n");
 800946c:	486a      	ldr	r0, [pc, #424]	; (8009618 <pass_test+0x2ac>)
 800946e:	f007 feed 	bl	801124c <puts>

					MF.FLAG.SCND = 0;
 8009472:	4a6a      	ldr	r2, [pc, #424]	; (800961c <pass_test+0x2b0>)
 8009474:	8813      	ldrh	r3, [r2, #0]
 8009476:	f36f 1345 	bfc	r3, #5, #1
 800947a:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800947c:	4a67      	ldr	r2, [pc, #412]	; (800961c <pass_test+0x2b0>)
 800947e:	8813      	ldrh	r3, [r2, #0]
 8009480:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009484:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 0;
 8009486:	4a65      	ldr	r2, [pc, #404]	; (800961c <pass_test+0x2b0>)
 8009488:	8813      	ldrh	r3, [r2, #0]
 800948a:	f36f 238a 	bfc	r3, #10, #1
 800948e:	8013      	strh	r3, [r2, #0]
					run_mode = MIDDLE;
 8009490:	4b63      	ldr	r3, [pc, #396]	; (8009620 <pass_test+0x2b4>)
 8009492:	2202      	movs	r2, #2
 8009494:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 8009496:	4b63      	ldr	r3, [pc, #396]	; (8009624 <pass_test+0x2b8>)
 8009498:	2200      	movs	r2, #0
 800949a:	701a      	strb	r2, [r3, #0]
					goal_mode = 1;
 800949c:	4b62      	ldr	r3, [pc, #392]	; (8009628 <pass_test+0x2bc>)
 800949e:	2201      	movs	r2, #1
 80094a0:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 80094a2:	4b62      	ldr	r3, [pc, #392]	; (800962c <pass_test+0x2c0>)
 80094a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80094a8:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 800;
 80094aa:	4b61      	ldr	r3, [pc, #388]	; (8009630 <pass_test+0x2c4>)
 80094ac:	f44f 7248 	mov.w	r2, #800	; 0x320
 80094b0:	801a      	strh	r2, [r3, #0]
					start_mode = 0;
 80094b2:	4b5c      	ldr	r3, [pc, #368]	; (8009624 <pass_test+0x2b8>)
 80094b4:	2200      	movs	r2, #0
 80094b6:	701a      	strb	r2, [r3, #0]
					goal_x = GOAL_X;
 80094b8:	4b5e      	ldr	r3, [pc, #376]	; (8009634 <pass_test+0x2c8>)
 80094ba:	2209      	movs	r2, #9
 80094bc:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 80094be:	4b5e      	ldr	r3, [pc, #376]	; (8009638 <pass_test+0x2cc>)
 80094c0:	2207      	movs	r2, #7
 80094c2:	701a      	strb	r2, [r3, #0]

					get_base();
 80094c4:	f007 f828 	bl	8010518 <get_base>

					searchC();
 80094c8:	f004 f996 	bl	800d7f8 <searchC>
					HAL_Delay(2000);
 80094cc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80094d0:	f7f7 fda4 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 80094d4:	4b58      	ldr	r3, [pc, #352]	; (8009638 <pass_test+0x2cc>)
 80094d6:	2200      	movs	r2, #0
 80094d8:	701a      	strb	r2, [r3, #0]
 80094da:	4b57      	ldr	r3, [pc, #348]	; (8009638 <pass_test+0x2cc>)
 80094dc:	781a      	ldrb	r2, [r3, #0]
 80094de:	4b55      	ldr	r3, [pc, #340]	; (8009634 <pass_test+0x2c8>)
 80094e0:	701a      	strb	r2, [r3, #0]
					searchC();
 80094e2:	f004 f989 	bl	800d7f8 <searchC>

					goal_x = GOAL_X;
 80094e6:	4b53      	ldr	r3, [pc, #332]	; (8009634 <pass_test+0x2c8>)
 80094e8:	2209      	movs	r2, #9
 80094ea:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 80094ec:	4b52      	ldr	r3, [pc, #328]	; (8009638 <pass_test+0x2cc>)
 80094ee:	2207      	movs	r2, #7
 80094f0:	701a      	strb	r2, [r3, #0]
					break;
 80094f2:	e1b9      	b.n	8009868 <pass_test+0x4fc>
				case 1:
					//----a(adv_pos)+----
					printf("pass press 3.\n");
 80094f4:	4851      	ldr	r0, [pc, #324]	; (800963c <pass_test+0x2d0>)
 80094f6:	f007 fea9 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 80094fa:	4a48      	ldr	r2, [pc, #288]	; (800961c <pass_test+0x2b0>)
 80094fc:	8813      	ldrh	r3, [r2, #0]
 80094fe:	f043 0320 	orr.w	r3, r3, #32
 8009502:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 8009504:	4a45      	ldr	r2, [pc, #276]	; (800961c <pass_test+0x2b0>)
 8009506:	8813      	ldrh	r3, [r2, #0]
 8009508:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800950c:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 800950e:	4a43      	ldr	r2, [pc, #268]	; (800961c <pass_test+0x2b0>)
 8009510:	8813      	ldrh	r3, [r2, #0]
 8009512:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009516:	8013      	strh	r3, [r2, #0]
					run_mode = LOW;
 8009518:	4b41      	ldr	r3, [pc, #260]	; (8009620 <pass_test+0x2b4>)
 800951a:	2201      	movs	r2, #1
 800951c:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800951e:	4b41      	ldr	r3, [pc, #260]	; (8009624 <pass_test+0x2b8>)
 8009520:	2200      	movs	r2, #0
 8009522:	701a      	strb	r2, [r3, #0]
					goal_mode = 1;
 8009524:	4b40      	ldr	r3, [pc, #256]	; (8009628 <pass_test+0x2bc>)
 8009526:	2201      	movs	r2, #1
 8009528:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 800952a:	4b40      	ldr	r3, [pc, #256]	; (800962c <pass_test+0x2c0>)
 800952c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009530:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 800;
 8009532:	4b3f      	ldr	r3, [pc, #252]	; (8009630 <pass_test+0x2c4>)
 8009534:	f44f 7248 	mov.w	r2, #800	; 0x320
 8009538:	801a      	strh	r2, [r3, #0]

					pass_mode = 3;						//aroute
 800953a:	4b41      	ldr	r3, [pc, #260]	; (8009640 <pass_test+0x2d4>)
 800953c:	2203      	movs	r2, #3
 800953e:	701a      	strb	r2, [r3, #0]

					goal_x = GOAL_X;
 8009540:	4b3c      	ldr	r3, [pc, #240]	; (8009634 <pass_test+0x2c8>)
 8009542:	2209      	movs	r2, #9
 8009544:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009546:	4b3c      	ldr	r3, [pc, #240]	; (8009638 <pass_test+0x2cc>)
 8009548:	2207      	movs	r2, #7
 800954a:	701a      	strb	r2, [r3, #0]

					get_base();
 800954c:	f006 ffe4 	bl	8010518 <get_base>

					searchF3();
 8009550:	f004 fc9a 	bl	800de88 <searchF3>
					HAL_Delay(2000);
 8009554:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009558:	f7f7 fd60 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800955c:	4b36      	ldr	r3, [pc, #216]	; (8009638 <pass_test+0x2cc>)
 800955e:	2200      	movs	r2, #0
 8009560:	701a      	strb	r2, [r3, #0]
 8009562:	4b35      	ldr	r3, [pc, #212]	; (8009638 <pass_test+0x2cc>)
 8009564:	781a      	ldrb	r2, [r3, #0]
 8009566:	4b33      	ldr	r3, [pc, #204]	; (8009634 <pass_test+0x2c8>)
 8009568:	701a      	strb	r2, [r3, #0]
					searchF3();
 800956a:	f004 fc8d 	bl	800de88 <searchF3>

					goal_x = GOAL_X;
 800956e:	4b31      	ldr	r3, [pc, #196]	; (8009634 <pass_test+0x2c8>)
 8009570:	2209      	movs	r2, #9
 8009572:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009574:	4b30      	ldr	r3, [pc, #192]	; (8009638 <pass_test+0x2cc>)
 8009576:	2207      	movs	r2, #7
 8009578:	701a      	strb	r2, [r3, #0]
					break;
 800957a:	e175      	b.n	8009868 <pass_test+0x4fc>
				case 2:
					//----a(adv_pos)+ High Speed----
					printf("pass press 3-2.\n");
 800957c:	4831      	ldr	r0, [pc, #196]	; (8009644 <pass_test+0x2d8>)
 800957e:	f007 fe65 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 8009582:	4a26      	ldr	r2, [pc, #152]	; (800961c <pass_test+0x2b0>)
 8009584:	8813      	ldrh	r3, [r2, #0]
 8009586:	f043 0320 	orr.w	r3, r3, #32
 800958a:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800958c:	4a23      	ldr	r2, [pc, #140]	; (800961c <pass_test+0x2b0>)
 800958e:	8813      	ldrh	r3, [r2, #0]
 8009590:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009594:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 8009596:	4a21      	ldr	r2, [pc, #132]	; (800961c <pass_test+0x2b0>)
 8009598:	8813      	ldrh	r3, [r2, #0]
 800959a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800959e:	8013      	strh	r3, [r2, #0]
					run_mode = MIDDLE;
 80095a0:	4b1f      	ldr	r3, [pc, #124]	; (8009620 <pass_test+0x2b4>)
 80095a2:	2202      	movs	r2, #2
 80095a4:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 80095a6:	4b1f      	ldr	r3, [pc, #124]	; (8009624 <pass_test+0x2b8>)
 80095a8:	2200      	movs	r2, #0
 80095aa:	701a      	strb	r2, [r3, #0]
					goal_mode = 1;
 80095ac:	4b1e      	ldr	r3, [pc, #120]	; (8009628 <pass_test+0x2bc>)
 80095ae:	2201      	movs	r2, #1
 80095b0:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 80095b2:	4b1e      	ldr	r3, [pc, #120]	; (800962c <pass_test+0x2c0>)
 80095b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80095b8:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1200;
 80095ba:	4b1d      	ldr	r3, [pc, #116]	; (8009630 <pass_test+0x2c4>)
 80095bc:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 80095c0:	801a      	strh	r2, [r3, #0]

					pass_mode = 3;						//aroute
 80095c2:	4b1f      	ldr	r3, [pc, #124]	; (8009640 <pass_test+0x2d4>)
 80095c4:	2203      	movs	r2, #3
 80095c6:	701a      	strb	r2, [r3, #0]

					goal_x = GOAL_X;
 80095c8:	4b1a      	ldr	r3, [pc, #104]	; (8009634 <pass_test+0x2c8>)
 80095ca:	2209      	movs	r2, #9
 80095cc:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 80095ce:	4b1a      	ldr	r3, [pc, #104]	; (8009638 <pass_test+0x2cc>)
 80095d0:	2207      	movs	r2, #7
 80095d2:	701a      	strb	r2, [r3, #0]

					get_base();
 80095d4:	f006 ffa0 	bl	8010518 <get_base>

					searchF3();
 80095d8:	f004 fc56 	bl	800de88 <searchF3>
					HAL_Delay(2000);
 80095dc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80095e0:	f7f7 fd1c 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 80095e4:	4b14      	ldr	r3, [pc, #80]	; (8009638 <pass_test+0x2cc>)
 80095e6:	2200      	movs	r2, #0
 80095e8:	701a      	strb	r2, [r3, #0]
 80095ea:	4b13      	ldr	r3, [pc, #76]	; (8009638 <pass_test+0x2cc>)
 80095ec:	781a      	ldrb	r2, [r3, #0]
 80095ee:	4b11      	ldr	r3, [pc, #68]	; (8009634 <pass_test+0x2c8>)
 80095f0:	701a      	strb	r2, [r3, #0]
					searchF3();
 80095f2:	f004 fc49 	bl	800de88 <searchF3>

					goal_x = GOAL_X;
 80095f6:	4b0f      	ldr	r3, [pc, #60]	; (8009634 <pass_test+0x2c8>)
 80095f8:	2209      	movs	r2, #9
 80095fa:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 80095fc:	4b0e      	ldr	r3, [pc, #56]	; (8009638 <pass_test+0x2cc>)
 80095fe:	2207      	movs	r2, #7
 8009600:	701a      	strb	r2, [r3, #0]
					break;
 8009602:	e131      	b.n	8009868 <pass_test+0x4fc>
 8009604:	08012564 	.word	0x08012564
 8009608:	20000aec 	.word	0x20000aec
 800960c:	080123a0 	.word	0x080123a0
 8009610:	40020000 	.word	0x40020000
 8009614:	20000f64 	.word	0x20000f64
 8009618:	08012580 	.word	0x08012580
 800961c:	20000f68 	.word	0x20000f68
 8009620:	20000456 	.word	0x20000456
 8009624:	200015c8 	.word	0x200015c8
 8009628:	20000bb1 	.word	0x20000bb1
 800962c:	20000454 	.word	0x20000454
 8009630:	20000f7c 	.word	0x20000f7c
 8009634:	20000bb0 	.word	0x20000bb0
 8009638:	20000b4c 	.word	0x20000b4c
 800963c:	08012594 	.word	0x08012594
 8009640:	20000457 	.word	0x20000457
 8009644:	080125a4 	.word	0x080125a4
				case 3:
					//----a(adv_pos)+ High Speed----
					printf("pass press 3-2.\n");
 8009648:	4888      	ldr	r0, [pc, #544]	; (800986c <pass_test+0x500>)
 800964a:	f007 fdff 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 800964e:	4a88      	ldr	r2, [pc, #544]	; (8009870 <pass_test+0x504>)
 8009650:	8813      	ldrh	r3, [r2, #0]
 8009652:	f043 0320 	orr.w	r3, r3, #32
 8009656:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 8009658:	4a85      	ldr	r2, [pc, #532]	; (8009870 <pass_test+0x504>)
 800965a:	8813      	ldrh	r3, [r2, #0]
 800965c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009660:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 8009662:	4a83      	ldr	r2, [pc, #524]	; (8009870 <pass_test+0x504>)
 8009664:	8813      	ldrh	r3, [r2, #0]
 8009666:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800966a:	8013      	strh	r3, [r2, #0]
					run_mode = HIGH;
 800966c:	4b81      	ldr	r3, [pc, #516]	; (8009874 <pass_test+0x508>)
 800966e:	2203      	movs	r2, #3
 8009670:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 8009672:	4b81      	ldr	r3, [pc, #516]	; (8009878 <pass_test+0x50c>)
 8009674:	2200      	movs	r2, #0
 8009676:	701a      	strb	r2, [r3, #0]
					goal_mode = 1;
 8009678:	4b80      	ldr	r3, [pc, #512]	; (800987c <pass_test+0x510>)
 800967a:	2201      	movs	r2, #1
 800967c:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 800967e:	4b80      	ldr	r3, [pc, #512]	; (8009880 <pass_test+0x514>)
 8009680:	f241 3288 	movw	r2, #5000	; 0x1388
 8009684:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1200;
 8009686:	4b7f      	ldr	r3, [pc, #508]	; (8009884 <pass_test+0x518>)
 8009688:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800968c:	801a      	strh	r2, [r3, #0]

					pass_mode = 3;						//aroute
 800968e:	4b7e      	ldr	r3, [pc, #504]	; (8009888 <pass_test+0x51c>)
 8009690:	2203      	movs	r2, #3
 8009692:	701a      	strb	r2, [r3, #0]

					goal_x = GOAL_X;
 8009694:	4b7d      	ldr	r3, [pc, #500]	; (800988c <pass_test+0x520>)
 8009696:	2209      	movs	r2, #9
 8009698:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 800969a:	4b7d      	ldr	r3, [pc, #500]	; (8009890 <pass_test+0x524>)
 800969c:	2207      	movs	r2, #7
 800969e:	701a      	strb	r2, [r3, #0]

					get_base();
 80096a0:	f006 ff3a 	bl	8010518 <get_base>

					searchF3();
 80096a4:	f004 fbf0 	bl	800de88 <searchF3>
					HAL_Delay(2000);
 80096a8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80096ac:	f7f7 fcb6 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 80096b0:	4b77      	ldr	r3, [pc, #476]	; (8009890 <pass_test+0x524>)
 80096b2:	2200      	movs	r2, #0
 80096b4:	701a      	strb	r2, [r3, #0]
 80096b6:	4b76      	ldr	r3, [pc, #472]	; (8009890 <pass_test+0x524>)
 80096b8:	781a      	ldrb	r2, [r3, #0]
 80096ba:	4b74      	ldr	r3, [pc, #464]	; (800988c <pass_test+0x520>)
 80096bc:	701a      	strb	r2, [r3, #0]
					searchF3();
 80096be:	f004 fbe3 	bl	800de88 <searchF3>

					goal_x = GOAL_X;
 80096c2:	4b72      	ldr	r3, [pc, #456]	; (800988c <pass_test+0x520>)
 80096c4:	2209      	movs	r2, #9
 80096c6:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 80096c8:	4b71      	ldr	r3, [pc, #452]	; (8009890 <pass_test+0x524>)
 80096ca:	2207      	movs	r2, #7
 80096cc:	701a      	strb	r2, [r3, #0]
					break;
 80096ce:	e0cb      	b.n	8009868 <pass_test+0x4fc>
				case 4:
					//----a
					printf("pass press 4.\n");
 80096d0:	4870      	ldr	r0, [pc, #448]	; (8009894 <pass_test+0x528>)
 80096d2:	f007 fdbb 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 80096d6:	4a66      	ldr	r2, [pc, #408]	; (8009870 <pass_test+0x504>)
 80096d8:	8813      	ldrh	r3, [r2, #0]
 80096da:	f043 0320 	orr.w	r3, r3, #32
 80096de:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 80096e0:	4a63      	ldr	r2, [pc, #396]	; (8009870 <pass_test+0x504>)
 80096e2:	8813      	ldrh	r3, [r2, #0]
 80096e4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80096e8:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 80096ea:	4a61      	ldr	r2, [pc, #388]	; (8009870 <pass_test+0x504>)
 80096ec:	8813      	ldrh	r3, [r2, #0]
 80096ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80096f2:	8013      	strh	r3, [r2, #0]
					run_mode = LOW;
 80096f4:	4b5f      	ldr	r3, [pc, #380]	; (8009874 <pass_test+0x508>)
 80096f6:	2201      	movs	r2, #1
 80096f8:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 80096fa:	4b5f      	ldr	r3, [pc, #380]	; (8009878 <pass_test+0x50c>)
 80096fc:	2200      	movs	r2, #0
 80096fe:	701a      	strb	r2, [r3, #0]
					goal_mode = 1;
 8009700:	4b5e      	ldr	r3, [pc, #376]	; (800987c <pass_test+0x510>)
 8009702:	2201      	movs	r2, #1
 8009704:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 8009706:	4b5e      	ldr	r3, [pc, #376]	; (8009880 <pass_test+0x514>)
 8009708:	f241 3288 	movw	r2, #5000	; 0x1388
 800970c:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 800;
 800970e:	4b5d      	ldr	r3, [pc, #372]	; (8009884 <pass_test+0x518>)
 8009710:	f44f 7248 	mov.w	r2, #800	; 0x320
 8009714:	801a      	strh	r2, [r3, #0]

					pass_mode = 4;
 8009716:	4b5c      	ldr	r3, [pc, #368]	; (8009888 <pass_test+0x51c>)
 8009718:	2204      	movs	r2, #4
 800971a:	701a      	strb	r2, [r3, #0]

					goal_x = GOAL_X;
 800971c:	4b5b      	ldr	r3, [pc, #364]	; (800988c <pass_test+0x520>)
 800971e:	2209      	movs	r2, #9
 8009720:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009722:	4b5b      	ldr	r3, [pc, #364]	; (8009890 <pass_test+0x524>)
 8009724:	2207      	movs	r2, #7
 8009726:	701a      	strb	r2, [r3, #0]

					get_base();
 8009728:	f006 fef6 	bl	8010518 <get_base>

					searchF4();
 800972c:	f004 fc8e 	bl	800e04c <searchF4>
					HAL_Delay(2000);
 8009730:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009734:	f7f7 fc72 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 8009738:	4b55      	ldr	r3, [pc, #340]	; (8009890 <pass_test+0x524>)
 800973a:	2200      	movs	r2, #0
 800973c:	701a      	strb	r2, [r3, #0]
 800973e:	4b54      	ldr	r3, [pc, #336]	; (8009890 <pass_test+0x524>)
 8009740:	781a      	ldrb	r2, [r3, #0]
 8009742:	4b52      	ldr	r3, [pc, #328]	; (800988c <pass_test+0x520>)
 8009744:	701a      	strb	r2, [r3, #0]
					searchF4();
 8009746:	f004 fc81 	bl	800e04c <searchF4>

					goal_x = GOAL_X;
 800974a:	4b50      	ldr	r3, [pc, #320]	; (800988c <pass_test+0x520>)
 800974c:	2209      	movs	r2, #9
 800974e:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009750:	4b4f      	ldr	r3, [pc, #316]	; (8009890 <pass_test+0x524>)
 8009752:	2207      	movs	r2, #7
 8009754:	701a      	strb	r2, [r3, #0]
					break;
 8009756:	e087      	b.n	8009868 <pass_test+0x4fc>
				case 5:
					//----a High Speed
					printf("pass press 4.\n");
 8009758:	484e      	ldr	r0, [pc, #312]	; (8009894 <pass_test+0x528>)
 800975a:	f007 fd77 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 800975e:	4a44      	ldr	r2, [pc, #272]	; (8009870 <pass_test+0x504>)
 8009760:	8813      	ldrh	r3, [r2, #0]
 8009762:	f043 0320 	orr.w	r3, r3, #32
 8009766:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 8009768:	4a41      	ldr	r2, [pc, #260]	; (8009870 <pass_test+0x504>)
 800976a:	8813      	ldrh	r3, [r2, #0]
 800976c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009770:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 8009772:	4a3f      	ldr	r2, [pc, #252]	; (8009870 <pass_test+0x504>)
 8009774:	8813      	ldrh	r3, [r2, #0]
 8009776:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800977a:	8013      	strh	r3, [r2, #0]
					run_mode = MIDDLE;
 800977c:	4b3d      	ldr	r3, [pc, #244]	; (8009874 <pass_test+0x508>)
 800977e:	2202      	movs	r2, #2
 8009780:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 8009782:	4b3d      	ldr	r3, [pc, #244]	; (8009878 <pass_test+0x50c>)
 8009784:	2200      	movs	r2, #0
 8009786:	701a      	strb	r2, [r3, #0]
					goal_mode = 1;
 8009788:	4b3c      	ldr	r3, [pc, #240]	; (800987c <pass_test+0x510>)
 800978a:	2201      	movs	r2, #1
 800978c:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 800978e:	4b3c      	ldr	r3, [pc, #240]	; (8009880 <pass_test+0x514>)
 8009790:	f241 3288 	movw	r2, #5000	; 0x1388
 8009794:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1200;
 8009796:	4b3b      	ldr	r3, [pc, #236]	; (8009884 <pass_test+0x518>)
 8009798:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800979c:	801a      	strh	r2, [r3, #0]

					pass_mode = 4;
 800979e:	4b3a      	ldr	r3, [pc, #232]	; (8009888 <pass_test+0x51c>)
 80097a0:	2204      	movs	r2, #4
 80097a2:	701a      	strb	r2, [r3, #0]

					goal_x = GOAL_X;
 80097a4:	4b39      	ldr	r3, [pc, #228]	; (800988c <pass_test+0x520>)
 80097a6:	2209      	movs	r2, #9
 80097a8:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 80097aa:	4b39      	ldr	r3, [pc, #228]	; (8009890 <pass_test+0x524>)
 80097ac:	2207      	movs	r2, #7
 80097ae:	701a      	strb	r2, [r3, #0]

					get_base();
 80097b0:	f006 feb2 	bl	8010518 <get_base>

					searchF4();
 80097b4:	f004 fc4a 	bl	800e04c <searchF4>
					HAL_Delay(2000);
 80097b8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80097bc:	f7f7 fc2e 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 80097c0:	4b33      	ldr	r3, [pc, #204]	; (8009890 <pass_test+0x524>)
 80097c2:	2200      	movs	r2, #0
 80097c4:	701a      	strb	r2, [r3, #0]
 80097c6:	4b32      	ldr	r3, [pc, #200]	; (8009890 <pass_test+0x524>)
 80097c8:	781a      	ldrb	r2, [r3, #0]
 80097ca:	4b30      	ldr	r3, [pc, #192]	; (800988c <pass_test+0x520>)
 80097cc:	701a      	strb	r2, [r3, #0]
					searchF4();
 80097ce:	f004 fc3d 	bl	800e04c <searchF4>

					goal_x = GOAL_X;
 80097d2:	4b2e      	ldr	r3, [pc, #184]	; (800988c <pass_test+0x520>)
 80097d4:	2209      	movs	r2, #9
 80097d6:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 80097d8:	4b2d      	ldr	r3, [pc, #180]	; (8009890 <pass_test+0x524>)
 80097da:	2207      	movs	r2, #7
 80097dc:	701a      	strb	r2, [r3, #0]
					break;
 80097de:	e043      	b.n	8009868 <pass_test+0x4fc>
				case 6:
					//----a High Speed
					printf("pass press 4.\n");
 80097e0:	482c      	ldr	r0, [pc, #176]	; (8009894 <pass_test+0x528>)
 80097e2:	f007 fd33 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 80097e6:	4a22      	ldr	r2, [pc, #136]	; (8009870 <pass_test+0x504>)
 80097e8:	8813      	ldrh	r3, [r2, #0]
 80097ea:	f043 0320 	orr.w	r3, r3, #32
 80097ee:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 80097f0:	4a1f      	ldr	r2, [pc, #124]	; (8009870 <pass_test+0x504>)
 80097f2:	8813      	ldrh	r3, [r2, #0]
 80097f4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80097f8:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 80097fa:	4a1d      	ldr	r2, [pc, #116]	; (8009870 <pass_test+0x504>)
 80097fc:	8813      	ldrh	r3, [r2, #0]
 80097fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009802:	8013      	strh	r3, [r2, #0]
					run_mode = HIGH;
 8009804:	4b1b      	ldr	r3, [pc, #108]	; (8009874 <pass_test+0x508>)
 8009806:	2203      	movs	r2, #3
 8009808:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800980a:	4b1b      	ldr	r3, [pc, #108]	; (8009878 <pass_test+0x50c>)
 800980c:	2200      	movs	r2, #0
 800980e:	701a      	strb	r2, [r3, #0]
					goal_mode = 1;
 8009810:	4b1a      	ldr	r3, [pc, #104]	; (800987c <pass_test+0x510>)
 8009812:	2201      	movs	r2, #1
 8009814:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 8009816:	4b1a      	ldr	r3, [pc, #104]	; (8009880 <pass_test+0x514>)
 8009818:	f241 3288 	movw	r2, #5000	; 0x1388
 800981c:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1200;
 800981e:	4b19      	ldr	r3, [pc, #100]	; (8009884 <pass_test+0x518>)
 8009820:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8009824:	801a      	strh	r2, [r3, #0]

					pass_mode = 4;
 8009826:	4b18      	ldr	r3, [pc, #96]	; (8009888 <pass_test+0x51c>)
 8009828:	2204      	movs	r2, #4
 800982a:	701a      	strb	r2, [r3, #0]

					goal_x = GOAL_X;
 800982c:	4b17      	ldr	r3, [pc, #92]	; (800988c <pass_test+0x520>)
 800982e:	2209      	movs	r2, #9
 8009830:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009832:	4b17      	ldr	r3, [pc, #92]	; (8009890 <pass_test+0x524>)
 8009834:	2207      	movs	r2, #7
 8009836:	701a      	strb	r2, [r3, #0]

					get_base();
 8009838:	f006 fe6e 	bl	8010518 <get_base>

					searchF4();
 800983c:	f004 fc06 	bl	800e04c <searchF4>
					HAL_Delay(2000);
 8009840:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009844:	f7f7 fbea 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 8009848:	4b11      	ldr	r3, [pc, #68]	; (8009890 <pass_test+0x524>)
 800984a:	2200      	movs	r2, #0
 800984c:	701a      	strb	r2, [r3, #0]
 800984e:	4b10      	ldr	r3, [pc, #64]	; (8009890 <pass_test+0x524>)
 8009850:	781a      	ldrb	r2, [r3, #0]
 8009852:	4b0e      	ldr	r3, [pc, #56]	; (800988c <pass_test+0x520>)
 8009854:	701a      	strb	r2, [r3, #0]
					searchF4();
 8009856:	f004 fbf9 	bl	800e04c <searchF4>

					goal_x = GOAL_X;
 800985a:	4b0c      	ldr	r3, [pc, #48]	; (800988c <pass_test+0x520>)
 800985c:	2209      	movs	r2, #9
 800985e:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009860:	4b0b      	ldr	r3, [pc, #44]	; (8009890 <pass_test+0x524>)
 8009862:	2207      	movs	r2, #7
 8009864:	701a      	strb	r2, [r3, #0]
					break;
 8009866:	bf00      	nop
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 8009868:	e589      	b.n	800937e <pass_test+0x12>
 800986a:	bf00      	nop
 800986c:	080125a4 	.word	0x080125a4
 8009870:	20000f68 	.word	0x20000f68
 8009874:	20000456 	.word	0x20000456
 8009878:	200015c8 	.word	0x200015c8
 800987c:	20000bb1 	.word	0x20000bb1
 8009880:	20000454 	.word	0x20000454
 8009884:	20000f7c 	.word	0x20000f7c
 8009888:	20000457 	.word	0x20000457
 800988c:	20000bb0 	.word	0x20000bb0
 8009890:	20000b4c 	.word	0x20000b4c
 8009894:	080125b4 	.word	0x080125b4

08009898 <simple_run>:
//simple_run
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void simple_run(void){
 8009898:	b580      	push	{r7, lr}
 800989a:	b082      	sub	sp, #8
 800989c:	af00      	add	r7, sp, #0

	int mode = 0;
 800989e:	2300      	movs	r3, #0
 80098a0:	607b      	str	r3, [r7, #4]
	printf("Simple Run, Mode : %d\n", mode);
 80098a2:	6879      	ldr	r1, [r7, #4]
 80098a4:	4878      	ldr	r0, [pc, #480]	; (8009a88 <simple_run+0x1f0>)
 80098a6:	f007 fc5d 	bl	8011164 <iprintf>

	while(1){

		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	b2db      	uxtb	r3, r3
 80098ae:	f003 0301 	and.w	r3, r3, #1
 80098b2:	b2d8      	uxtb	r0, r3
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	b2db      	uxtb	r3, r3
 80098b8:	f003 0302 	and.w	r3, r3, #2
 80098bc:	b2d9      	uxtb	r1, r3
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	b2db      	uxtb	r3, r3
 80098c2:	f003 0304 	and.w	r3, r3, #4
 80098c6:	b2db      	uxtb	r3, r3
 80098c8:	461a      	mov	r2, r3
 80098ca:	f006 fe7d 	bl	80105c8 <led_write>
		  if(dist_r >= 20){
 80098ce:	4b6f      	ldr	r3, [pc, #444]	; (8009a8c <simple_run+0x1f4>)
 80098d0:	edd3 7a00 	vldr	s15, [r3]
 80098d4:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80098d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80098dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098e0:	db0f      	blt.n	8009902 <simple_run+0x6a>
			  mode++;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	3301      	adds	r3, #1
 80098e6:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 80098e8:	4b68      	ldr	r3, [pc, #416]	; (8009a8c <simple_run+0x1f4>)
 80098ea:	f04f 0200 	mov.w	r2, #0
 80098ee:	601a      	str	r2, [r3, #0]
			  if(mode > 7){
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2b07      	cmp	r3, #7
 80098f4:	dd01      	ble.n	80098fa <simple_run+0x62>
				  mode = 0;
 80098f6:	2300      	movs	r3, #0
 80098f8:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 80098fa:	6879      	ldr	r1, [r7, #4]
 80098fc:	4864      	ldr	r0, [pc, #400]	; (8009a90 <simple_run+0x1f8>)
 80098fe:	f007 fc31 	bl	8011164 <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(dist_r <= -20){
 8009902:	4b62      	ldr	r3, [pc, #392]	; (8009a8c <simple_run+0x1f4>)
 8009904:	edd3 7a00 	vldr	s15, [r3]
 8009908:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 800990c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009914:	d80f      	bhi.n	8009936 <simple_run+0x9e>
			  mode--;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	3b01      	subs	r3, #1
 800991a:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 800991c:	4b5b      	ldr	r3, [pc, #364]	; (8009a8c <simple_run+0x1f4>)
 800991e:	f04f 0200 	mov.w	r2, #0
 8009922:	601a      	str	r2, [r3, #0]
			  if(mode < 0){
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2b00      	cmp	r3, #0
 8009928:	da01      	bge.n	800992e <simple_run+0x96>
				  mode = 7;
 800992a:	2307      	movs	r3, #7
 800992c:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 800992e:	6879      	ldr	r1, [r7, #4]
 8009930:	4857      	ldr	r0, [pc, #348]	; (8009a90 <simple_run+0x1f8>)
 8009932:	f007 fc17 	bl	8011164 <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 8009936:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800993a:	4856      	ldr	r0, [pc, #344]	; (8009a94 <simple_run+0x1fc>)
 800993c:	f7f8 fcca 	bl	80022d4 <HAL_GPIO_ReadPin>
 8009940:	4603      	mov	r3, r0
 8009942:	2b00      	cmp	r3, #0
 8009944:	d1b1      	bne.n	80098aa <simple_run+0x12>
			  HAL_Delay(50);
 8009946:	2032      	movs	r0, #50	; 0x32
 8009948:	f7f7 fb68 	bl	800101c <HAL_Delay>
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 800994c:	bf00      	nop
 800994e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009952:	4850      	ldr	r0, [pc, #320]	; (8009a94 <simple_run+0x1fc>)
 8009954:	f7f8 fcbe 	bl	80022d4 <HAL_GPIO_ReadPin>
 8009958:	4603      	mov	r3, r0
 800995a:	2b00      	cmp	r3, #0
 800995c:	d0f7      	beq.n	800994e <simple_run+0xb6>
			  drive_ready();
 800995e:	f7fb f98f 	bl	8004c80 <drive_ready>

			  switch(mode){
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2b07      	cmp	r3, #7
 8009966:	d8a0      	bhi.n	80098aa <simple_run+0x12>
 8009968:	a201      	add	r2, pc, #4	; (adr r2, 8009970 <simple_run+0xd8>)
 800996a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800996e:	bf00      	nop
 8009970:	080098ab 	.word	0x080098ab
 8009974:	08009991 	.word	0x08009991
 8009978:	080099e3 	.word	0x080099e3
 800997c:	08009a35 	.word	0x08009a35
 8009980:	080098ab 	.word	0x080098ab
 8009984:	080098ab 	.word	0x080098ab
 8009988:	080098ab 	.word	0x080098ab
 800998c:	080098ab 	.word	0x080098ab

				case 0:
					break;
				case 1:
					//--------
					printf("First Run.\n");
 8009990:	4841      	ldr	r0, [pc, #260]	; (8009a98 <simple_run+0x200>)
 8009992:	f007 fc5b 	bl	801124c <puts>

					MF.FLAG.SCND = 0;
 8009996:	4a41      	ldr	r2, [pc, #260]	; (8009a9c <simple_run+0x204>)
 8009998:	8813      	ldrh	r3, [r2, #0]
 800999a:	f36f 1345 	bfc	r3, #5, #1
 800999e:	8013      	strh	r3, [r2, #0]
					run_mode = LOW;
 80099a0:	4b3f      	ldr	r3, [pc, #252]	; (8009aa0 <simple_run+0x208>)
 80099a2:	2201      	movs	r2, #1
 80099a4:	701a      	strb	r2, [r3, #0]
					goal_x = GOAL_X;
 80099a6:	4b3f      	ldr	r3, [pc, #252]	; (8009aa4 <simple_run+0x20c>)
 80099a8:	2209      	movs	r2, #9
 80099aa:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 80099ac:	4b3e      	ldr	r3, [pc, #248]	; (8009aa8 <simple_run+0x210>)
 80099ae:	2207      	movs	r2, #7
 80099b0:	701a      	strb	r2, [r3, #0]

					get_base();
 80099b2:	f006 fdb1 	bl	8010518 <get_base>

					searchA();
 80099b6:	f003 fe13 	bl	800d5e0 <searchA>
					HAL_Delay(2000);
 80099ba:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80099be:	f7f7 fb2d 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 80099c2:	4b39      	ldr	r3, [pc, #228]	; (8009aa8 <simple_run+0x210>)
 80099c4:	2200      	movs	r2, #0
 80099c6:	701a      	strb	r2, [r3, #0]
 80099c8:	4b37      	ldr	r3, [pc, #220]	; (8009aa8 <simple_run+0x210>)
 80099ca:	781a      	ldrb	r2, [r3, #0]
 80099cc:	4b35      	ldr	r3, [pc, #212]	; (8009aa4 <simple_run+0x20c>)
 80099ce:	701a      	strb	r2, [r3, #0]
					searchA();
 80099d0:	f003 fe06 	bl	800d5e0 <searchA>

					goal_x = GOAL_X;
 80099d4:	4b33      	ldr	r3, [pc, #204]	; (8009aa4 <simple_run+0x20c>)
 80099d6:	2209      	movs	r2, #9
 80099d8:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 80099da:	4b33      	ldr	r3, [pc, #204]	; (8009aa8 <simple_run+0x210>)
 80099dc:	2207      	movs	r2, #7
 80099de:	701a      	strb	r2, [r3, #0]

					break;
 80099e0:	e051      	b.n	8009a86 <simple_run+0x1ee>

				case 2:
					//--------
					printf("First Run. (Continuous)\n");
 80099e2:	4832      	ldr	r0, [pc, #200]	; (8009aac <simple_run+0x214>)
 80099e4:	f007 fc32 	bl	801124c <puts>

					MF.FLAG.SCND = 0;
 80099e8:	4a2c      	ldr	r2, [pc, #176]	; (8009a9c <simple_run+0x204>)
 80099ea:	8813      	ldrh	r3, [r2, #0]
 80099ec:	f36f 1345 	bfc	r3, #5, #1
 80099f0:	8013      	strh	r3, [r2, #0]
					run_mode = LOW;
 80099f2:	4b2b      	ldr	r3, [pc, #172]	; (8009aa0 <simple_run+0x208>)
 80099f4:	2201      	movs	r2, #1
 80099f6:	701a      	strb	r2, [r3, #0]
					goal_x = GOAL_X;
 80099f8:	4b2a      	ldr	r3, [pc, #168]	; (8009aa4 <simple_run+0x20c>)
 80099fa:	2209      	movs	r2, #9
 80099fc:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 80099fe:	4b2a      	ldr	r3, [pc, #168]	; (8009aa8 <simple_run+0x210>)
 8009a00:	2207      	movs	r2, #7
 8009a02:	701a      	strb	r2, [r3, #0]

					get_base();
 8009a04:	f006 fd88 	bl	8010518 <get_base>

					searchB();
 8009a08:	f003 fe6c 	bl	800d6e4 <searchB>
					HAL_Delay(2000);
 8009a0c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009a10:	f7f7 fb04 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 8009a14:	4b24      	ldr	r3, [pc, #144]	; (8009aa8 <simple_run+0x210>)
 8009a16:	2200      	movs	r2, #0
 8009a18:	701a      	strb	r2, [r3, #0]
 8009a1a:	4b23      	ldr	r3, [pc, #140]	; (8009aa8 <simple_run+0x210>)
 8009a1c:	781a      	ldrb	r2, [r3, #0]
 8009a1e:	4b21      	ldr	r3, [pc, #132]	; (8009aa4 <simple_run+0x20c>)
 8009a20:	701a      	strb	r2, [r3, #0]
					searchB();
 8009a22:	f003 fe5f 	bl	800d6e4 <searchB>

					goal_x = GOAL_X;
 8009a26:	4b1f      	ldr	r3, [pc, #124]	; (8009aa4 <simple_run+0x20c>)
 8009a28:	2209      	movs	r2, #9
 8009a2a:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009a2c:	4b1e      	ldr	r3, [pc, #120]	; (8009aa8 <simple_run+0x210>)
 8009a2e:	2207      	movs	r2, #7
 8009a30:	701a      	strb	r2, [r3, #0]

					break;
 8009a32:	e028      	b.n	8009a86 <simple_run+0x1ee>

				case 3:
					//--------
					printf("Second Run. (Continuous)\n");
 8009a34:	481e      	ldr	r0, [pc, #120]	; (8009ab0 <simple_run+0x218>)
 8009a36:	f007 fc09 	bl	801124c <puts>

					MF.FLAG.SCND = 1;
 8009a3a:	4a18      	ldr	r2, [pc, #96]	; (8009a9c <simple_run+0x204>)
 8009a3c:	8813      	ldrh	r3, [r2, #0]
 8009a3e:	f043 0320 	orr.w	r3, r3, #32
 8009a42:	8013      	strh	r3, [r2, #0]
					run_mode = LOW;
 8009a44:	4b16      	ldr	r3, [pc, #88]	; (8009aa0 <simple_run+0x208>)
 8009a46:	2201      	movs	r2, #1
 8009a48:	701a      	strb	r2, [r3, #0]
					goal_x = GOAL_X;
 8009a4a:	4b16      	ldr	r3, [pc, #88]	; (8009aa4 <simple_run+0x20c>)
 8009a4c:	2209      	movs	r2, #9
 8009a4e:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009a50:	4b15      	ldr	r3, [pc, #84]	; (8009aa8 <simple_run+0x210>)
 8009a52:	2207      	movs	r2, #7
 8009a54:	701a      	strb	r2, [r3, #0]

					get_base();
 8009a56:	f006 fd5f 	bl	8010518 <get_base>

					searchB();
 8009a5a:	f003 fe43 	bl	800d6e4 <searchB>
					HAL_Delay(2000);
 8009a5e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009a62:	f7f7 fadb 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 8009a66:	4b10      	ldr	r3, [pc, #64]	; (8009aa8 <simple_run+0x210>)
 8009a68:	2200      	movs	r2, #0
 8009a6a:	701a      	strb	r2, [r3, #0]
 8009a6c:	4b0e      	ldr	r3, [pc, #56]	; (8009aa8 <simple_run+0x210>)
 8009a6e:	781a      	ldrb	r2, [r3, #0]
 8009a70:	4b0c      	ldr	r3, [pc, #48]	; (8009aa4 <simple_run+0x20c>)
 8009a72:	701a      	strb	r2, [r3, #0]
					searchB();
 8009a74:	f003 fe36 	bl	800d6e4 <searchB>

					goal_x = GOAL_X;
 8009a78:	4b0a      	ldr	r3, [pc, #40]	; (8009aa4 <simple_run+0x20c>)
 8009a7a:	2209      	movs	r2, #9
 8009a7c:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009a7e:	4b0a      	ldr	r3, [pc, #40]	; (8009aa8 <simple_run+0x210>)
 8009a80:	2207      	movs	r2, #7
 8009a82:	701a      	strb	r2, [r3, #0]

					break;
 8009a84:	bf00      	nop
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 8009a86:	e710      	b.n	80098aa <simple_run+0x12>
 8009a88:	080125c4 	.word	0x080125c4
 8009a8c:	20000aec 	.word	0x20000aec
 8009a90:	080123a0 	.word	0x080123a0
 8009a94:	40020000 	.word	0x40020000
 8009a98:	080125dc 	.word	0x080125dc
 8009a9c:	20000f68 	.word	0x20000f68
 8009aa0:	20000456 	.word	0x20000456
 8009aa4:	20000bb0 	.word	0x20000bb0
 8009aa8:	20000b4c 	.word	0x20000b4c
 8009aac:	080125e8 	.word	0x080125e8
 8009ab0:	08012600 	.word	0x08012600

08009ab4 <slalom_run>:
//slalom_run
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void slalom_run(void){
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b082      	sub	sp, #8
 8009ab8:	af00      	add	r7, sp, #0

	int mode = 0;
 8009aba:	2300      	movs	r3, #0
 8009abc:	607b      	str	r3, [r7, #4]
	printf("Slalom Run, Mode : %d\n", mode);
 8009abe:	6879      	ldr	r1, [r7, #4]
 8009ac0:	48a6      	ldr	r0, [pc, #664]	; (8009d5c <slalom_run+0x2a8>)
 8009ac2:	f007 fb4f 	bl	8011164 <iprintf>

	while(1){
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	b2db      	uxtb	r3, r3
 8009aca:	f003 0301 	and.w	r3, r3, #1
 8009ace:	b2d8      	uxtb	r0, r3
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	b2db      	uxtb	r3, r3
 8009ad4:	f003 0302 	and.w	r3, r3, #2
 8009ad8:	b2d9      	uxtb	r1, r3
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	b2db      	uxtb	r3, r3
 8009ade:	f003 0304 	and.w	r3, r3, #4
 8009ae2:	b2db      	uxtb	r3, r3
 8009ae4:	461a      	mov	r2, r3
 8009ae6:	f006 fd6f 	bl	80105c8 <led_write>
		  if(dist_r >= 20){
 8009aea:	4b9d      	ldr	r3, [pc, #628]	; (8009d60 <slalom_run+0x2ac>)
 8009aec:	edd3 7a00 	vldr	s15, [r3]
 8009af0:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8009af4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009af8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009afc:	db0f      	blt.n	8009b1e <slalom_run+0x6a>
			  mode++;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	3301      	adds	r3, #1
 8009b02:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 8009b04:	4b96      	ldr	r3, [pc, #600]	; (8009d60 <slalom_run+0x2ac>)
 8009b06:	f04f 0200 	mov.w	r2, #0
 8009b0a:	601a      	str	r2, [r3, #0]
			  if(mode > 7){
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2b07      	cmp	r3, #7
 8009b10:	dd01      	ble.n	8009b16 <slalom_run+0x62>
				  mode = 0;
 8009b12:	2300      	movs	r3, #0
 8009b14:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 8009b16:	6879      	ldr	r1, [r7, #4]
 8009b18:	4892      	ldr	r0, [pc, #584]	; (8009d64 <slalom_run+0x2b0>)
 8009b1a:	f007 fb23 	bl	8011164 <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(dist_r <= -20){
 8009b1e:	4b90      	ldr	r3, [pc, #576]	; (8009d60 <slalom_run+0x2ac>)
 8009b20:	edd3 7a00 	vldr	s15, [r3]
 8009b24:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8009b28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009b2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b30:	d80f      	bhi.n	8009b52 <slalom_run+0x9e>
			  mode--;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	3b01      	subs	r3, #1
 8009b36:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 8009b38:	4b89      	ldr	r3, [pc, #548]	; (8009d60 <slalom_run+0x2ac>)
 8009b3a:	f04f 0200 	mov.w	r2, #0
 8009b3e:	601a      	str	r2, [r3, #0]
			  if(mode < 0){
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	da01      	bge.n	8009b4a <slalom_run+0x96>
				  mode = 7;
 8009b46:	2307      	movs	r3, #7
 8009b48:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 8009b4a:	6879      	ldr	r1, [r7, #4]
 8009b4c:	4885      	ldr	r0, [pc, #532]	; (8009d64 <slalom_run+0x2b0>)
 8009b4e:	f007 fb09 	bl	8011164 <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 8009b52:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009b56:	4884      	ldr	r0, [pc, #528]	; (8009d68 <slalom_run+0x2b4>)
 8009b58:	f7f8 fbbc 	bl	80022d4 <HAL_GPIO_ReadPin>
 8009b5c:	4603      	mov	r3, r0
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d1b1      	bne.n	8009ac6 <slalom_run+0x12>
			  HAL_Delay(50);
 8009b62:	2032      	movs	r0, #50	; 0x32
 8009b64:	f7f7 fa5a 	bl	800101c <HAL_Delay>
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 8009b68:	bf00      	nop
 8009b6a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009b6e:	487e      	ldr	r0, [pc, #504]	; (8009d68 <slalom_run+0x2b4>)
 8009b70:	f7f8 fbb0 	bl	80022d4 <HAL_GPIO_ReadPin>
 8009b74:	4603      	mov	r3, r0
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d0f7      	beq.n	8009b6a <slalom_run+0xb6>
			  drive_ready();
 8009b7a:	f7fb f881 	bl	8004c80 <drive_ready>

			  switch(mode){
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	2b07      	cmp	r3, #7
 8009b82:	d8a0      	bhi.n	8009ac6 <slalom_run+0x12>
 8009b84:	a201      	add	r2, pc, #4	; (adr r2, 8009b8c <slalom_run+0xd8>)
 8009b86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b8a:	bf00      	nop
 8009b8c:	08009bad 	.word	0x08009bad
 8009b90:	08009c1f 	.word	0x08009c1f
 8009b94:	08009c77 	.word	0x08009c77
 8009b98:	08009ce9 	.word	0x08009ce9
 8009b9c:	08009d95 	.word	0x08009d95
 8009ba0:	08009e07 	.word	0x08009e07
 8009ba4:	08009e71 	.word	0x08009e71
 8009ba8:	08009ef5 	.word	0x08009ef5

			  case 0:
					//--------
					printf("First Run. (Slalom)\n");
 8009bac:	486f      	ldr	r0, [pc, #444]	; (8009d6c <slalom_run+0x2b8>)
 8009bae:	f007 fb4d 	bl	801124c <puts>

					MF.FLAG.SCND = 0;
 8009bb2:	4a6f      	ldr	r2, [pc, #444]	; (8009d70 <slalom_run+0x2bc>)
 8009bb4:	8813      	ldrh	r3, [r2, #0]
 8009bb6:	f36f 1345 	bfc	r3, #5, #1
 8009bba:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 0;
 8009bbc:	4a6c      	ldr	r2, [pc, #432]	; (8009d70 <slalom_run+0x2bc>)
 8009bbe:	8813      	ldrh	r3, [r2, #0]
 8009bc0:	f36f 2349 	bfc	r3, #9, #1
 8009bc4:	8013      	strh	r3, [r2, #0]
					run_mode = LOW;
 8009bc6:	4b6b      	ldr	r3, [pc, #428]	; (8009d74 <slalom_run+0x2c0>)
 8009bc8:	2201      	movs	r2, #1
 8009bca:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 8009bcc:	4b6a      	ldr	r3, [pc, #424]	; (8009d78 <slalom_run+0x2c4>)
 8009bce:	2200      	movs	r2, #0
 8009bd0:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 8009bd2:	4b6a      	ldr	r3, [pc, #424]	; (8009d7c <slalom_run+0x2c8>)
 8009bd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8009bd8:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 800;
 8009bda:	4b69      	ldr	r3, [pc, #420]	; (8009d80 <slalom_run+0x2cc>)
 8009bdc:	f44f 7248 	mov.w	r2, #800	; 0x320
 8009be0:	801a      	strh	r2, [r3, #0]


					goal_x = GOAL_X;
 8009be2:	4b68      	ldr	r3, [pc, #416]	; (8009d84 <slalom_run+0x2d0>)
 8009be4:	2209      	movs	r2, #9
 8009be6:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009be8:	4b67      	ldr	r3, [pc, #412]	; (8009d88 <slalom_run+0x2d4>)
 8009bea:	2207      	movs	r2, #7
 8009bec:	701a      	strb	r2, [r3, #0]

					get_base();
 8009bee:	f006 fc93 	bl	8010518 <get_base>

					searchC();
 8009bf2:	f003 fe01 	bl	800d7f8 <searchC>
					HAL_Delay(2000);
 8009bf6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009bfa:	f7f7 fa0f 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 8009bfe:	4b62      	ldr	r3, [pc, #392]	; (8009d88 <slalom_run+0x2d4>)
 8009c00:	2200      	movs	r2, #0
 8009c02:	701a      	strb	r2, [r3, #0]
 8009c04:	4b60      	ldr	r3, [pc, #384]	; (8009d88 <slalom_run+0x2d4>)
 8009c06:	781a      	ldrb	r2, [r3, #0]
 8009c08:	4b5e      	ldr	r3, [pc, #376]	; (8009d84 <slalom_run+0x2d0>)
 8009c0a:	701a      	strb	r2, [r3, #0]
					searchC();
 8009c0c:	f003 fdf4 	bl	800d7f8 <searchC>

					goal_x = GOAL_X;
 8009c10:	4b5c      	ldr	r3, [pc, #368]	; (8009d84 <slalom_run+0x2d0>)
 8009c12:	2209      	movs	r2, #9
 8009c14:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009c16:	4b5c      	ldr	r3, [pc, #368]	; (8009d88 <slalom_run+0x2d4>)
 8009c18:	2207      	movs	r2, #7
 8009c1a:	701a      	strb	r2, [r3, #0]
					break;
 8009c1c:	e1ac      	b.n	8009f78 <slalom_run+0x4c4>

				case 1:
					//--------
					printf("Second Run. (Slalom)\n");
 8009c1e:	485b      	ldr	r0, [pc, #364]	; (8009d8c <slalom_run+0x2d8>)
 8009c20:	f007 fb14 	bl	801124c <puts>

					MF.FLAG.SCND = 1;
 8009c24:	4a52      	ldr	r2, [pc, #328]	; (8009d70 <slalom_run+0x2bc>)
 8009c26:	8813      	ldrh	r3, [r2, #0]
 8009c28:	f043 0320 	orr.w	r3, r3, #32
 8009c2c:	8013      	strh	r3, [r2, #0]
					run_mode = LOW;
 8009c2e:	4b51      	ldr	r3, [pc, #324]	; (8009d74 <slalom_run+0x2c0>)
 8009c30:	2201      	movs	r2, #1
 8009c32:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 8009c34:	4b50      	ldr	r3, [pc, #320]	; (8009d78 <slalom_run+0x2c4>)
 8009c36:	2200      	movs	r2, #0
 8009c38:	701a      	strb	r2, [r3, #0]
					goal_x = GOAL_X;
 8009c3a:	4b52      	ldr	r3, [pc, #328]	; (8009d84 <slalom_run+0x2d0>)
 8009c3c:	2209      	movs	r2, #9
 8009c3e:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009c40:	4b51      	ldr	r3, [pc, #324]	; (8009d88 <slalom_run+0x2d4>)
 8009c42:	2207      	movs	r2, #7
 8009c44:	701a      	strb	r2, [r3, #0]

					get_base();
 8009c46:	f006 fc67 	bl	8010518 <get_base>

					searchC();
 8009c4a:	f003 fdd5 	bl	800d7f8 <searchC>
					HAL_Delay(2000);
 8009c4e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009c52:	f7f7 f9e3 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 8009c56:	4b4c      	ldr	r3, [pc, #304]	; (8009d88 <slalom_run+0x2d4>)
 8009c58:	2200      	movs	r2, #0
 8009c5a:	701a      	strb	r2, [r3, #0]
 8009c5c:	4b4a      	ldr	r3, [pc, #296]	; (8009d88 <slalom_run+0x2d4>)
 8009c5e:	781a      	ldrb	r2, [r3, #0]
 8009c60:	4b48      	ldr	r3, [pc, #288]	; (8009d84 <slalom_run+0x2d0>)
 8009c62:	701a      	strb	r2, [r3, #0]
					searchC();
 8009c64:	f003 fdc8 	bl	800d7f8 <searchC>

					goal_x = GOAL_X;
 8009c68:	4b46      	ldr	r3, [pc, #280]	; (8009d84 <slalom_run+0x2d0>)
 8009c6a:	2209      	movs	r2, #9
 8009c6c:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009c6e:	4b46      	ldr	r3, [pc, #280]	; (8009d88 <slalom_run+0x2d4>)
 8009c70:	2207      	movs	r2, #7
 8009c72:	701a      	strb	r2, [r3, #0]
					break;
 8009c74:	e180      	b.n	8009f78 <slalom_run+0x4c4>

				case 2:
					//----+----
					printf("Second Run. (Slalom+accel)\n");
 8009c76:	4846      	ldr	r0, [pc, #280]	; (8009d90 <slalom_run+0x2dc>)
 8009c78:	f007 fae8 	bl	801124c <puts>

					MF.FLAG.SCND = 1;
 8009c7c:	4a3c      	ldr	r2, [pc, #240]	; (8009d70 <slalom_run+0x2bc>)
 8009c7e:	8813      	ldrh	r3, [r2, #0]
 8009c80:	f043 0320 	orr.w	r3, r3, #32
 8009c84:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 8009c86:	4a3a      	ldr	r2, [pc, #232]	; (8009d70 <slalom_run+0x2bc>)
 8009c88:	8813      	ldrh	r3, [r2, #0]
 8009c8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009c8e:	8013      	strh	r3, [r2, #0]
					run_mode = LOW;
 8009c90:	4b38      	ldr	r3, [pc, #224]	; (8009d74 <slalom_run+0x2c0>)
 8009c92:	2201      	movs	r2, #1
 8009c94:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 8009c96:	4b38      	ldr	r3, [pc, #224]	; (8009d78 <slalom_run+0x2c4>)
 8009c98:	2200      	movs	r2, #0
 8009c9a:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 8009c9c:	4b37      	ldr	r3, [pc, #220]	; (8009d7c <slalom_run+0x2c8>)
 8009c9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ca2:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 600;
 8009ca4:	4b36      	ldr	r3, [pc, #216]	; (8009d80 <slalom_run+0x2cc>)
 8009ca6:	f44f 7216 	mov.w	r2, #600	; 0x258
 8009caa:	801a      	strh	r2, [r3, #0]
					goal_x = GOAL_X;
 8009cac:	4b35      	ldr	r3, [pc, #212]	; (8009d84 <slalom_run+0x2d0>)
 8009cae:	2209      	movs	r2, #9
 8009cb0:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009cb2:	4b35      	ldr	r3, [pc, #212]	; (8009d88 <slalom_run+0x2d4>)
 8009cb4:	2207      	movs	r2, #7
 8009cb6:	701a      	strb	r2, [r3, #0]

					get_base();
 8009cb8:	f006 fc2e 	bl	8010518 <get_base>

					searchD();
 8009cbc:	f003 ff12 	bl	800dae4 <searchD>
					HAL_Delay(2000);
 8009cc0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009cc4:	f7f7 f9aa 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 8009cc8:	4b2f      	ldr	r3, [pc, #188]	; (8009d88 <slalom_run+0x2d4>)
 8009cca:	2200      	movs	r2, #0
 8009ccc:	701a      	strb	r2, [r3, #0]
 8009cce:	4b2e      	ldr	r3, [pc, #184]	; (8009d88 <slalom_run+0x2d4>)
 8009cd0:	781a      	ldrb	r2, [r3, #0]
 8009cd2:	4b2c      	ldr	r3, [pc, #176]	; (8009d84 <slalom_run+0x2d0>)
 8009cd4:	701a      	strb	r2, [r3, #0]
					searchD();
 8009cd6:	f003 ff05 	bl	800dae4 <searchD>

					goal_x = GOAL_X;
 8009cda:	4b2a      	ldr	r3, [pc, #168]	; (8009d84 <slalom_run+0x2d0>)
 8009cdc:	2209      	movs	r2, #9
 8009cde:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009ce0:	4b29      	ldr	r3, [pc, #164]	; (8009d88 <slalom_run+0x2d4>)
 8009ce2:	2207      	movs	r2, #7
 8009ce4:	701a      	strb	r2, [r3, #0]
					break;
 8009ce6:	e147      	b.n	8009f78 <slalom_run+0x4c4>

				case 3:
					//----+----
					printf("Second Run. (Slalom+accel)\n");
 8009ce8:	4829      	ldr	r0, [pc, #164]	; (8009d90 <slalom_run+0x2dc>)
 8009cea:	f007 faaf 	bl	801124c <puts>

					MF.FLAG.SCND = 1;
 8009cee:	4a20      	ldr	r2, [pc, #128]	; (8009d70 <slalom_run+0x2bc>)
 8009cf0:	8813      	ldrh	r3, [r2, #0]
 8009cf2:	f043 0320 	orr.w	r3, r3, #32
 8009cf6:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 8009cf8:	4a1d      	ldr	r2, [pc, #116]	; (8009d70 <slalom_run+0x2bc>)
 8009cfa:	8813      	ldrh	r3, [r2, #0]
 8009cfc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009d00:	8013      	strh	r3, [r2, #0]
					run_mode = LOW;
 8009d02:	4b1c      	ldr	r3, [pc, #112]	; (8009d74 <slalom_run+0x2c0>)
 8009d04:	2201      	movs	r2, #1
 8009d06:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 8009d08:	4b1b      	ldr	r3, [pc, #108]	; (8009d78 <slalom_run+0x2c4>)
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 8009d0e:	4b1b      	ldr	r3, [pc, #108]	; (8009d7c <slalom_run+0x2c8>)
 8009d10:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d14:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1000;
 8009d16:	4b1a      	ldr	r3, [pc, #104]	; (8009d80 <slalom_run+0x2cc>)
 8009d18:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009d1c:	801a      	strh	r2, [r3, #0]
					goal_x = GOAL_X;
 8009d1e:	4b19      	ldr	r3, [pc, #100]	; (8009d84 <slalom_run+0x2d0>)
 8009d20:	2209      	movs	r2, #9
 8009d22:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009d24:	4b18      	ldr	r3, [pc, #96]	; (8009d88 <slalom_run+0x2d4>)
 8009d26:	2207      	movs	r2, #7
 8009d28:	701a      	strb	r2, [r3, #0]

					get_base();
 8009d2a:	f006 fbf5 	bl	8010518 <get_base>

					searchD();
 8009d2e:	f003 fed9 	bl	800dae4 <searchD>
					HAL_Delay(2000);
 8009d32:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009d36:	f7f7 f971 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 8009d3a:	4b13      	ldr	r3, [pc, #76]	; (8009d88 <slalom_run+0x2d4>)
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	701a      	strb	r2, [r3, #0]
 8009d40:	4b11      	ldr	r3, [pc, #68]	; (8009d88 <slalom_run+0x2d4>)
 8009d42:	781a      	ldrb	r2, [r3, #0]
 8009d44:	4b0f      	ldr	r3, [pc, #60]	; (8009d84 <slalom_run+0x2d0>)
 8009d46:	701a      	strb	r2, [r3, #0]
					searchD();
 8009d48:	f003 fecc 	bl	800dae4 <searchD>

					goal_x = GOAL_X;
 8009d4c:	4b0d      	ldr	r3, [pc, #52]	; (8009d84 <slalom_run+0x2d0>)
 8009d4e:	2209      	movs	r2, #9
 8009d50:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009d52:	4b0d      	ldr	r3, [pc, #52]	; (8009d88 <slalom_run+0x2d4>)
 8009d54:	2207      	movs	r2, #7
 8009d56:	701a      	strb	r2, [r3, #0]
					break;
 8009d58:	e10e      	b.n	8009f78 <slalom_run+0x4c4>
 8009d5a:	bf00      	nop
 8009d5c:	0801261c 	.word	0x0801261c
 8009d60:	20000aec 	.word	0x20000aec
 8009d64:	080123a0 	.word	0x080123a0
 8009d68:	40020000 	.word	0x40020000
 8009d6c:	08012580 	.word	0x08012580
 8009d70:	20000f68 	.word	0x20000f68
 8009d74:	20000456 	.word	0x20000456
 8009d78:	200015c8 	.word	0x200015c8
 8009d7c:	20000454 	.word	0x20000454
 8009d80:	20000f7c 	.word	0x20000f7c
 8009d84:	20000bb0 	.word	0x20000bb0
 8009d88:	20000b4c 	.word	0x20000b4c
 8009d8c:	08012634 	.word	0x08012634
 8009d90:	0801264c 	.word	0x0801264c

				case 4:
					//----+----
					printf("Second Run. (Slalom+accel)\n");
 8009d94:	4879      	ldr	r0, [pc, #484]	; (8009f7c <slalom_run+0x4c8>)
 8009d96:	f007 fa59 	bl	801124c <puts>

					MF.FLAG.SCND = 1;
 8009d9a:	4a79      	ldr	r2, [pc, #484]	; (8009f80 <slalom_run+0x4cc>)
 8009d9c:	8813      	ldrh	r3, [r2, #0]
 8009d9e:	f043 0320 	orr.w	r3, r3, #32
 8009da2:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 8009da4:	4a76      	ldr	r2, [pc, #472]	; (8009f80 <slalom_run+0x4cc>)
 8009da6:	8813      	ldrh	r3, [r2, #0]
 8009da8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009dac:	8013      	strh	r3, [r2, #0]
					run_mode = LOW;
 8009dae:	4b75      	ldr	r3, [pc, #468]	; (8009f84 <slalom_run+0x4d0>)
 8009db0:	2201      	movs	r2, #1
 8009db2:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 8009db4:	4b74      	ldr	r3, [pc, #464]	; (8009f88 <slalom_run+0x4d4>)
 8009db6:	2200      	movs	r2, #0
 8009db8:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 8009dba:	4b74      	ldr	r3, [pc, #464]	; (8009f8c <slalom_run+0x4d8>)
 8009dbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8009dc0:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1500;
 8009dc2:	4b73      	ldr	r3, [pc, #460]	; (8009f90 <slalom_run+0x4dc>)
 8009dc4:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8009dc8:	801a      	strh	r2, [r3, #0]
					goal_x = GOAL_X;
 8009dca:	4b72      	ldr	r3, [pc, #456]	; (8009f94 <slalom_run+0x4e0>)
 8009dcc:	2209      	movs	r2, #9
 8009dce:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009dd0:	4b71      	ldr	r3, [pc, #452]	; (8009f98 <slalom_run+0x4e4>)
 8009dd2:	2207      	movs	r2, #7
 8009dd4:	701a      	strb	r2, [r3, #0]

					get_base();
 8009dd6:	f006 fb9f 	bl	8010518 <get_base>

					searchD();
 8009dda:	f003 fe83 	bl	800dae4 <searchD>
					HAL_Delay(2000);
 8009dde:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009de2:	f7f7 f91b 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 8009de6:	4b6c      	ldr	r3, [pc, #432]	; (8009f98 <slalom_run+0x4e4>)
 8009de8:	2200      	movs	r2, #0
 8009dea:	701a      	strb	r2, [r3, #0]
 8009dec:	4b6a      	ldr	r3, [pc, #424]	; (8009f98 <slalom_run+0x4e4>)
 8009dee:	781a      	ldrb	r2, [r3, #0]
 8009df0:	4b68      	ldr	r3, [pc, #416]	; (8009f94 <slalom_run+0x4e0>)
 8009df2:	701a      	strb	r2, [r3, #0]
					searchD();
 8009df4:	f003 fe76 	bl	800dae4 <searchD>

					goal_x = GOAL_X;
 8009df8:	4b66      	ldr	r3, [pc, #408]	; (8009f94 <slalom_run+0x4e0>)
 8009dfa:	2209      	movs	r2, #9
 8009dfc:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009dfe:	4b66      	ldr	r3, [pc, #408]	; (8009f98 <slalom_run+0x4e4>)
 8009e00:	2207      	movs	r2, #7
 8009e02:	701a      	strb	r2, [r3, #0]
					break;
 8009e04:	e0b8      	b.n	8009f78 <slalom_run+0x4c4>

				case 5:
					//----+----
					printf("High Speed Run. (Slalom)\n");
 8009e06:	4865      	ldr	r0, [pc, #404]	; (8009f9c <slalom_run+0x4e8>)
 8009e08:	f007 fa20 	bl	801124c <puts>

					MF.FLAG.SCND = 1;
 8009e0c:	4a5c      	ldr	r2, [pc, #368]	; (8009f80 <slalom_run+0x4cc>)
 8009e0e:	8813      	ldrh	r3, [r2, #0]
 8009e10:	f043 0320 	orr.w	r3, r3, #32
 8009e14:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 8009e16:	4a5a      	ldr	r2, [pc, #360]	; (8009f80 <slalom_run+0x4cc>)
 8009e18:	8813      	ldrh	r3, [r2, #0]
 8009e1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009e1e:	8013      	strh	r3, [r2, #0]
					run_mode = LOW;
 8009e20:	4b58      	ldr	r3, [pc, #352]	; (8009f84 <slalom_run+0x4d0>)
 8009e22:	2201      	movs	r2, #1
 8009e24:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 8009e26:	4b58      	ldr	r3, [pc, #352]	; (8009f88 <slalom_run+0x4d4>)
 8009e28:	2200      	movs	r2, #0
 8009e2a:	701a      	strb	r2, [r3, #0]
					goal_x = GOAL_X;
 8009e2c:	4b59      	ldr	r3, [pc, #356]	; (8009f94 <slalom_run+0x4e0>)
 8009e2e:	2209      	movs	r2, #9
 8009e30:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009e32:	4b59      	ldr	r3, [pc, #356]	; (8009f98 <slalom_run+0x4e4>)
 8009e34:	2207      	movs	r2, #7
 8009e36:	701a      	strb	r2, [r3, #0]

					get_base();
 8009e38:	f006 fb6e 	bl	8010518 <get_base>

					HAL_Delay(5000);
 8009e3c:	f241 3088 	movw	r0, #5000	; 0x1388
 8009e40:	f7f7 f8ec 	bl	800101c <HAL_Delay>
					searchC();
 8009e44:	f003 fcd8 	bl	800d7f8 <searchC>
					HAL_Delay(2000);
 8009e48:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009e4c:	f7f7 f8e6 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 8009e50:	4b51      	ldr	r3, [pc, #324]	; (8009f98 <slalom_run+0x4e4>)
 8009e52:	2200      	movs	r2, #0
 8009e54:	701a      	strb	r2, [r3, #0]
 8009e56:	4b50      	ldr	r3, [pc, #320]	; (8009f98 <slalom_run+0x4e4>)
 8009e58:	781a      	ldrb	r2, [r3, #0]
 8009e5a:	4b4e      	ldr	r3, [pc, #312]	; (8009f94 <slalom_run+0x4e0>)
 8009e5c:	701a      	strb	r2, [r3, #0]
					searchC();
 8009e5e:	f003 fccb 	bl	800d7f8 <searchC>

					goal_x = GOAL_X;
 8009e62:	4b4c      	ldr	r3, [pc, #304]	; (8009f94 <slalom_run+0x4e0>)
 8009e64:	2209      	movs	r2, #9
 8009e66:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009e68:	4b4b      	ldr	r3, [pc, #300]	; (8009f98 <slalom_run+0x4e4>)
 8009e6a:	2207      	movs	r2, #7
 8009e6c:	701a      	strb	r2, [r3, #0]
					break;
 8009e6e:	e083      	b.n	8009f78 <slalom_run+0x4c4>

				case 6:
					//----High Speed++----
					printf("High Speed Run. (Slalom)\n");
 8009e70:	484a      	ldr	r0, [pc, #296]	; (8009f9c <slalom_run+0x4e8>)
 8009e72:	f007 f9eb 	bl	801124c <puts>

					MF.FLAG.SCND = 1;
 8009e76:	4a42      	ldr	r2, [pc, #264]	; (8009f80 <slalom_run+0x4cc>)
 8009e78:	8813      	ldrh	r3, [r2, #0]
 8009e7a:	f043 0320 	orr.w	r3, r3, #32
 8009e7e:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 8009e80:	4a3f      	ldr	r2, [pc, #252]	; (8009f80 <slalom_run+0x4cc>)
 8009e82:	8813      	ldrh	r3, [r2, #0]
 8009e84:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009e88:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 8009e8a:	4a3d      	ldr	r2, [pc, #244]	; (8009f80 <slalom_run+0x4cc>)
 8009e8c:	8813      	ldrh	r3, [r2, #0]
 8009e8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009e92:	8013      	strh	r3, [r2, #0]
					run_mode = HIGH;
 8009e94:	4b3b      	ldr	r3, [pc, #236]	; (8009f84 <slalom_run+0x4d0>)
 8009e96:	2203      	movs	r2, #3
 8009e98:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 8009e9a:	4b3b      	ldr	r3, [pc, #236]	; (8009f88 <slalom_run+0x4d4>)
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 8009ea0:	4b3a      	ldr	r3, [pc, #232]	; (8009f8c <slalom_run+0x4d8>)
 8009ea2:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ea6:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1200;
 8009ea8:	4b39      	ldr	r3, [pc, #228]	; (8009f90 <slalom_run+0x4dc>)
 8009eaa:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8009eae:	801a      	strh	r2, [r3, #0]
					goal_x = GOAL_X;
 8009eb0:	4b38      	ldr	r3, [pc, #224]	; (8009f94 <slalom_run+0x4e0>)
 8009eb2:	2209      	movs	r2, #9
 8009eb4:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009eb6:	4b38      	ldr	r3, [pc, #224]	; (8009f98 <slalom_run+0x4e4>)
 8009eb8:	2207      	movs	r2, #7
 8009eba:	701a      	strb	r2, [r3, #0]

					get_base();
 8009ebc:	f006 fb2c 	bl	8010518 <get_base>

					HAL_Delay(5000);
 8009ec0:	f241 3088 	movw	r0, #5000	; 0x1388
 8009ec4:	f7f7 f8aa 	bl	800101c <HAL_Delay>
//					searchD2();
					searchD();
 8009ec8:	f003 fe0c 	bl	800dae4 <searchD>
					HAL_Delay(2000);
 8009ecc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009ed0:	f7f7 f8a4 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 8009ed4:	4b30      	ldr	r3, [pc, #192]	; (8009f98 <slalom_run+0x4e4>)
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	701a      	strb	r2, [r3, #0]
 8009eda:	4b2f      	ldr	r3, [pc, #188]	; (8009f98 <slalom_run+0x4e4>)
 8009edc:	781a      	ldrb	r2, [r3, #0]
 8009ede:	4b2d      	ldr	r3, [pc, #180]	; (8009f94 <slalom_run+0x4e0>)
 8009ee0:	701a      	strb	r2, [r3, #0]
//					searchD2();
					searchD();
 8009ee2:	f003 fdff 	bl	800dae4 <searchD>

					goal_x = GOAL_X;
 8009ee6:	4b2b      	ldr	r3, [pc, #172]	; (8009f94 <slalom_run+0x4e0>)
 8009ee8:	2209      	movs	r2, #9
 8009eea:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009eec:	4b2a      	ldr	r3, [pc, #168]	; (8009f98 <slalom_run+0x4e4>)
 8009eee:	2207      	movs	r2, #7
 8009ef0:	701a      	strb	r2, [r3, #0]
					break;
 8009ef2:	e041      	b.n	8009f78 <slalom_run+0x4c4>

				case 7:
					//----High Speed++----
					printf("High Speed Run. (Slalom)\n");
 8009ef4:	4829      	ldr	r0, [pc, #164]	; (8009f9c <slalom_run+0x4e8>)
 8009ef6:	f007 f9a9 	bl	801124c <puts>

					MF.FLAG.SCND = 1;
 8009efa:	4a21      	ldr	r2, [pc, #132]	; (8009f80 <slalom_run+0x4cc>)
 8009efc:	8813      	ldrh	r3, [r2, #0]
 8009efe:	f043 0320 	orr.w	r3, r3, #32
 8009f02:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 8009f04:	4a1e      	ldr	r2, [pc, #120]	; (8009f80 <slalom_run+0x4cc>)
 8009f06:	8813      	ldrh	r3, [r2, #0]
 8009f08:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009f0c:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 8009f0e:	4a1c      	ldr	r2, [pc, #112]	; (8009f80 <slalom_run+0x4cc>)
 8009f10:	8813      	ldrh	r3, [r2, #0]
 8009f12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009f16:	8013      	strh	r3, [r2, #0]
					run_mode = HIGH;
 8009f18:	4b1a      	ldr	r3, [pc, #104]	; (8009f84 <slalom_run+0x4d0>)
 8009f1a:	2203      	movs	r2, #3
 8009f1c:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 8009f1e:	4b1a      	ldr	r3, [pc, #104]	; (8009f88 <slalom_run+0x4d4>)
 8009f20:	2200      	movs	r2, #0
 8009f22:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 8009f24:	4b19      	ldr	r3, [pc, #100]	; (8009f8c <slalom_run+0x4d8>)
 8009f26:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f2a:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1600;
 8009f2c:	4b18      	ldr	r3, [pc, #96]	; (8009f90 <slalom_run+0x4dc>)
 8009f2e:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8009f32:	801a      	strh	r2, [r3, #0]
					goal_x = GOAL_X;
 8009f34:	4b17      	ldr	r3, [pc, #92]	; (8009f94 <slalom_run+0x4e0>)
 8009f36:	2209      	movs	r2, #9
 8009f38:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009f3a:	4b17      	ldr	r3, [pc, #92]	; (8009f98 <slalom_run+0x4e4>)
 8009f3c:	2207      	movs	r2, #7
 8009f3e:	701a      	strb	r2, [r3, #0]

					get_base();
 8009f40:	f006 faea 	bl	8010518 <get_base>

					HAL_Delay(5000);
 8009f44:	f241 3088 	movw	r0, #5000	; 0x1388
 8009f48:	f7f7 f868 	bl	800101c <HAL_Delay>
//					searchD2();
					searchD();
 8009f4c:	f003 fdca 	bl	800dae4 <searchD>
					HAL_Delay(2000);
 8009f50:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009f54:	f7f7 f862 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 8009f58:	4b0f      	ldr	r3, [pc, #60]	; (8009f98 <slalom_run+0x4e4>)
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	701a      	strb	r2, [r3, #0]
 8009f5e:	4b0e      	ldr	r3, [pc, #56]	; (8009f98 <slalom_run+0x4e4>)
 8009f60:	781a      	ldrb	r2, [r3, #0]
 8009f62:	4b0c      	ldr	r3, [pc, #48]	; (8009f94 <slalom_run+0x4e0>)
 8009f64:	701a      	strb	r2, [r3, #0]
//					searchD2();
					searchD();
 8009f66:	f003 fdbd 	bl	800dae4 <searchD>

					goal_x = GOAL_X;
 8009f6a:	4b0a      	ldr	r3, [pc, #40]	; (8009f94 <slalom_run+0x4e0>)
 8009f6c:	2209      	movs	r2, #9
 8009f6e:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8009f70:	4b09      	ldr	r3, [pc, #36]	; (8009f98 <slalom_run+0x4e4>)
 8009f72:	2207      	movs	r2, #7
 8009f74:	701a      	strb	r2, [r3, #0]
					break;
 8009f76:	bf00      	nop
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 8009f78:	e5a5      	b.n	8009ac6 <slalom_run+0x12>
 8009f7a:	bf00      	nop
 8009f7c:	0801264c 	.word	0x0801264c
 8009f80:	20000f68 	.word	0x20000f68
 8009f84:	20000456 	.word	0x20000456
 8009f88:	200015c8 	.word	0x200015c8
 8009f8c:	20000454 	.word	0x20000454
 8009f90:	20000f7c 	.word	0x20000f7c
 8009f94:	20000bb0 	.word	0x20000bb0
 8009f98:	20000b4c 	.word	0x20000b4c
 8009f9c:	08012668 	.word	0x08012668

08009fa0 <sample_course_run>:
//sample_course_run
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void sample_course_run(void){
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	b082      	sub	sp, #8
 8009fa4:	af00      	add	r7, sp, #0

	int mode = 0;
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	607b      	str	r3, [r7, #4]
	printf("Sample Course Run, Mode : %d\n", mode);
 8009faa:	6879      	ldr	r1, [r7, #4]
 8009fac:	488f      	ldr	r0, [pc, #572]	; (800a1ec <sample_course_run+0x24c>)
 8009fae:	f007 f8d9 	bl	8011164 <iprintf>

	while(1){
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	b2db      	uxtb	r3, r3
 8009fb6:	f003 0301 	and.w	r3, r3, #1
 8009fba:	b2d8      	uxtb	r0, r3
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	b2db      	uxtb	r3, r3
 8009fc0:	f003 0302 	and.w	r3, r3, #2
 8009fc4:	b2d9      	uxtb	r1, r3
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	b2db      	uxtb	r3, r3
 8009fca:	f003 0304 	and.w	r3, r3, #4
 8009fce:	b2db      	uxtb	r3, r3
 8009fd0:	461a      	mov	r2, r3
 8009fd2:	f006 faf9 	bl	80105c8 <led_write>
		  if(dist_r >= 20){
 8009fd6:	4b86      	ldr	r3, [pc, #536]	; (800a1f0 <sample_course_run+0x250>)
 8009fd8:	edd3 7a00 	vldr	s15, [r3]
 8009fdc:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8009fe0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009fe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fe8:	db0f      	blt.n	800a00a <sample_course_run+0x6a>
			  mode++;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	3301      	adds	r3, #1
 8009fee:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 8009ff0:	4b7f      	ldr	r3, [pc, #508]	; (800a1f0 <sample_course_run+0x250>)
 8009ff2:	f04f 0200 	mov.w	r2, #0
 8009ff6:	601a      	str	r2, [r3, #0]
			  if(mode > 7){
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2b07      	cmp	r3, #7
 8009ffc:	dd01      	ble.n	800a002 <sample_course_run+0x62>
				  mode = 0;
 8009ffe:	2300      	movs	r3, #0
 800a000:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 800a002:	6879      	ldr	r1, [r7, #4]
 800a004:	487b      	ldr	r0, [pc, #492]	; (800a1f4 <sample_course_run+0x254>)
 800a006:	f007 f8ad 	bl	8011164 <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(dist_r <= -20){
 800a00a:	4b79      	ldr	r3, [pc, #484]	; (800a1f0 <sample_course_run+0x250>)
 800a00c:	edd3 7a00 	vldr	s15, [r3]
 800a010:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 800a014:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a01c:	d80f      	bhi.n	800a03e <sample_course_run+0x9e>
			  mode--;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	3b01      	subs	r3, #1
 800a022:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 800a024:	4b72      	ldr	r3, [pc, #456]	; (800a1f0 <sample_course_run+0x250>)
 800a026:	f04f 0200 	mov.w	r2, #0
 800a02a:	601a      	str	r2, [r3, #0]
			  if(mode < 0){
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	da01      	bge.n	800a036 <sample_course_run+0x96>
				  mode = 7;
 800a032:	2307      	movs	r3, #7
 800a034:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 800a036:	6879      	ldr	r1, [r7, #4]
 800a038:	486e      	ldr	r0, [pc, #440]	; (800a1f4 <sample_course_run+0x254>)
 800a03a:	f007 f893 	bl	8011164 <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 800a03e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a042:	486d      	ldr	r0, [pc, #436]	; (800a1f8 <sample_course_run+0x258>)
 800a044:	f7f8 f946 	bl	80022d4 <HAL_GPIO_ReadPin>
 800a048:	4603      	mov	r3, r0
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d1b1      	bne.n	8009fb2 <sample_course_run+0x12>
			  HAL_Delay(50);
 800a04e:	2032      	movs	r0, #50	; 0x32
 800a050:	f7f6 ffe4 	bl	800101c <HAL_Delay>
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 800a054:	bf00      	nop
 800a056:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a05a:	4867      	ldr	r0, [pc, #412]	; (800a1f8 <sample_course_run+0x258>)
 800a05c:	f7f8 f93a 	bl	80022d4 <HAL_GPIO_ReadPin>
 800a060:	4603      	mov	r3, r0
 800a062:	2b00      	cmp	r3, #0
 800a064:	d0f7      	beq.n	800a056 <sample_course_run+0xb6>
			  drive_ready();
 800a066:	f7fa fe0b 	bl	8004c80 <drive_ready>

			  switch(mode){
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2b07      	cmp	r3, #7
 800a06e:	d8a0      	bhi.n	8009fb2 <sample_course_run+0x12>
 800a070:	a201      	add	r2, pc, #4	; (adr r2, 800a078 <sample_course_run+0xd8>)
 800a072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a076:	bf00      	nop
 800a078:	0800a099 	.word	0x0800a099
 800a07c:	0800a09f 	.word	0x0800a09f
 800a080:	0800a0c1 	.word	0x0800a0c1
 800a084:	0800a0e3 	.word	0x0800a0e3
 800a088:	08009fb3 	.word	0x08009fb3
 800a08c:	0800a0f5 	.word	0x0800a0f5
 800a090:	0800a16f 	.word	0x0800a16f
 800a094:	08009fb3 	.word	0x08009fb3
				case 0:
					get_base();
 800a098:	f006 fa3e 	bl	8010518 <get_base>
					break;
 800a09c:	e0a4      	b.n	800a1e8 <sample_course_run+0x248>

				case 1:
					//----1----
					half_sectionA();
 800a09e:	f7fb fcf1 	bl	8005a84 <half_sectionA>
					half_sectionD();
 800a0a2:	f7fb fd39 	bl	8005b18 <half_sectionD>
					rotate_R90();
 800a0a6:	f7fb ffe7 	bl	8006078 <rotate_R90>
					half_sectionA();
 800a0aa:	f7fb fceb 	bl	8005a84 <half_sectionA>
					half_sectionD();
 800a0ae:	f7fb fd33 	bl	8005b18 <half_sectionD>
					rotate_R90();
 800a0b2:	f7fb ffe1 	bl	8006078 <rotate_R90>
					half_sectionA();
 800a0b6:	f7fb fce5 	bl	8005a84 <half_sectionA>
					half_sectionD();
 800a0ba:	f7fb fd2d 	bl	8005b18 <half_sectionD>
					break;
 800a0be:	e093      	b.n	800a1e8 <sample_course_run+0x248>

				case 2:
					//----1----
					half_sectionA();
 800a0c0:	f7fb fce0 	bl	8005a84 <half_sectionA>
					half_sectionD();
 800a0c4:	f7fb fd28 	bl	8005b18 <half_sectionD>
					rotate_L90();
 800a0c8:	f7fc f8b2 	bl	8006230 <rotate_L90>
					half_sectionA();
 800a0cc:	f7fb fcda 	bl	8005a84 <half_sectionA>
					half_sectionD();
 800a0d0:	f7fb fd22 	bl	8005b18 <half_sectionD>
					rotate_L90();
 800a0d4:	f7fc f8ac 	bl	8006230 <rotate_L90>
					half_sectionA();
 800a0d8:	f7fb fcd4 	bl	8005a84 <half_sectionA>
					half_sectionD();
 800a0dc:	f7fb fd1c 	bl	8005b18 <half_sectionD>
					break;
 800a0e0:	e082      	b.n	800a1e8 <sample_course_run+0x248>

				case 3:
					//---2----
					half_sectionA();
 800a0e2:	f7fb fccf 	bl	8005a84 <half_sectionA>
					slalom_R90();
 800a0e6:	f7fc fa57 	bl	8006598 <slalom_R90>
					slalom_R90();
 800a0ea:	f7fc fa55 	bl	8006598 <slalom_R90>
					half_sectionD();
 800a0ee:	f7fb fd13 	bl	8005b18 <half_sectionD>
					break;
 800a0f2:	e079      	b.n	800a1e8 <sample_course_run+0x248>
				case 4:
					break;

				case 5:
					//----&----
					printf("Slalom Run & All Map Run.\n");
 800a0f4:	4841      	ldr	r0, [pc, #260]	; (800a1fc <sample_course_run+0x25c>)
 800a0f6:	f007 f8a9 	bl	801124c <puts>

					MF.FLAG.SCND = 0;
 800a0fa:	4a41      	ldr	r2, [pc, #260]	; (800a200 <sample_course_run+0x260>)
 800a0fc:	8813      	ldrh	r3, [r2, #0]
 800a0fe:	f36f 1345 	bfc	r3, #5, #1
 800a102:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800a104:	4a3e      	ldr	r2, [pc, #248]	; (800a200 <sample_course_run+0x260>)
 800a106:	8813      	ldrh	r3, [r2, #0]
 800a108:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a10c:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 800a10e:	4a3c      	ldr	r2, [pc, #240]	; (800a200 <sample_course_run+0x260>)
 800a110:	8813      	ldrh	r3, [r2, #0]
 800a112:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a116:	8013      	strh	r3, [r2, #0]
					start_mode = 0;
 800a118:	4b3a      	ldr	r3, [pc, #232]	; (800a204 <sample_course_run+0x264>)
 800a11a:	2200      	movs	r2, #0
 800a11c:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 800a11e:	4b3a      	ldr	r3, [pc, #232]	; (800a208 <sample_course_run+0x268>)
 800a120:	f241 3288 	movw	r2, #5000	; 0x1388
 800a124:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 800;
 800a126:	4b39      	ldr	r3, [pc, #228]	; (800a20c <sample_course_run+0x26c>)
 800a128:	f44f 7248 	mov.w	r2, #800	; 0x320
 800a12c:	801a      	strh	r2, [r3, #0]

					goal_x = GOAL_X;
 800a12e:	4b38      	ldr	r3, [pc, #224]	; (800a210 <sample_course_run+0x270>)
 800a130:	2209      	movs	r2, #9
 800a132:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 800a134:	4b37      	ldr	r3, [pc, #220]	; (800a214 <sample_course_run+0x274>)
 800a136:	2207      	movs	r2, #7
 800a138:	701a      	strb	r2, [r3, #0]

					get_base();
 800a13a:	f006 f9ed 	bl	8010518 <get_base>

					searchC();
 800a13e:	f003 fb5b 	bl	800d7f8 <searchC>
					HAL_Delay(2000);
 800a142:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800a146:	f7f6 ff69 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800a14a:	4b32      	ldr	r3, [pc, #200]	; (800a214 <sample_course_run+0x274>)
 800a14c:	2200      	movs	r2, #0
 800a14e:	701a      	strb	r2, [r3, #0]
 800a150:	4b30      	ldr	r3, [pc, #192]	; (800a214 <sample_course_run+0x274>)
 800a152:	781a      	ldrb	r2, [r3, #0]
 800a154:	4b2e      	ldr	r3, [pc, #184]	; (800a210 <sample_course_run+0x270>)
 800a156:	701a      	strb	r2, [r3, #0]
					searchE();
 800a158:	f003 fdea 	bl	800dd30 <searchE>

					searchC();
 800a15c:	f003 fb4c 	bl	800d7f8 <searchC>
					goal_x = GOAL_X;
 800a160:	4b2b      	ldr	r3, [pc, #172]	; (800a210 <sample_course_run+0x270>)
 800a162:	2209      	movs	r2, #9
 800a164:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 800a166:	4b2b      	ldr	r3, [pc, #172]	; (800a214 <sample_course_run+0x274>)
 800a168:	2207      	movs	r2, #7
 800a16a:	701a      	strb	r2, [r3, #0]

					break;
 800a16c:	e03c      	b.n	800a1e8 <sample_course_run+0x248>

				case 6:
					//----&----
					printf("Slalom Run & All Map Run.\n");
 800a16e:	4823      	ldr	r0, [pc, #140]	; (800a1fc <sample_course_run+0x25c>)
 800a170:	f007 f86c 	bl	801124c <puts>

					MF.FLAG.SCND = 0;
 800a174:	4a22      	ldr	r2, [pc, #136]	; (800a200 <sample_course_run+0x260>)
 800a176:	8813      	ldrh	r3, [r2, #0]
 800a178:	f36f 1345 	bfc	r3, #5, #1
 800a17c:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800a17e:	4a20      	ldr	r2, [pc, #128]	; (800a200 <sample_course_run+0x260>)
 800a180:	8813      	ldrh	r3, [r2, #0]
 800a182:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a186:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 800a188:	4a1d      	ldr	r2, [pc, #116]	; (800a200 <sample_course_run+0x260>)
 800a18a:	8813      	ldrh	r3, [r2, #0]
 800a18c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a190:	8013      	strh	r3, [r2, #0]
					start_mode = 0;
 800a192:	4b1c      	ldr	r3, [pc, #112]	; (800a204 <sample_course_run+0x264>)
 800a194:	2200      	movs	r2, #0
 800a196:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 800a198:	4b1b      	ldr	r3, [pc, #108]	; (800a208 <sample_course_run+0x268>)
 800a19a:	f241 3288 	movw	r2, #5000	; 0x1388
 800a19e:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 800;
 800a1a0:	4b1a      	ldr	r3, [pc, #104]	; (800a20c <sample_course_run+0x26c>)
 800a1a2:	f44f 7248 	mov.w	r2, #800	; 0x320
 800a1a6:	801a      	strh	r2, [r3, #0]
					goal_x = 7;
 800a1a8:	4b19      	ldr	r3, [pc, #100]	; (800a210 <sample_course_run+0x270>)
 800a1aa:	2207      	movs	r2, #7
 800a1ac:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800a1ae:	4b19      	ldr	r3, [pc, #100]	; (800a214 <sample_course_run+0x274>)
 800a1b0:	2207      	movs	r2, #7
 800a1b2:	701a      	strb	r2, [r3, #0]

					get_base();
 800a1b4:	f006 f9b0 	bl	8010518 <get_base>

					searchC();
 800a1b8:	f003 fb1e 	bl	800d7f8 <searchC>
					HAL_Delay(2000);
 800a1bc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800a1c0:	f7f6 ff2c 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800a1c4:	4b13      	ldr	r3, [pc, #76]	; (800a214 <sample_course_run+0x274>)
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	701a      	strb	r2, [r3, #0]
 800a1ca:	4b12      	ldr	r3, [pc, #72]	; (800a214 <sample_course_run+0x274>)
 800a1cc:	781a      	ldrb	r2, [r3, #0]
 800a1ce:	4b10      	ldr	r3, [pc, #64]	; (800a210 <sample_course_run+0x270>)
 800a1d0:	701a      	strb	r2, [r3, #0]
					searchE();
 800a1d2:	f003 fdad 	bl	800dd30 <searchE>

					searchC();
 800a1d6:	f003 fb0f 	bl	800d7f8 <searchC>
					goal_x = 7;
 800a1da:	4b0d      	ldr	r3, [pc, #52]	; (800a210 <sample_course_run+0x270>)
 800a1dc:	2207      	movs	r2, #7
 800a1de:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800a1e0:	4b0c      	ldr	r3, [pc, #48]	; (800a214 <sample_course_run+0x274>)
 800a1e2:	2207      	movs	r2, #7
 800a1e4:	701a      	strb	r2, [r3, #0]

					break;
 800a1e6:	bf00      	nop
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 800a1e8:	e6e3      	b.n	8009fb2 <sample_course_run+0x12>
 800a1ea:	bf00      	nop
 800a1ec:	08012684 	.word	0x08012684
 800a1f0:	20000aec 	.word	0x20000aec
 800a1f4:	080123a0 	.word	0x080123a0
 800a1f8:	40020000 	.word	0x40020000
 800a1fc:	080126a4 	.word	0x080126a4
 800a200:	20000f68 	.word	0x20000f68
 800a204:	200015c8 	.word	0x200015c8
 800a208:	20000454 	.word	0x20000454
 800a20c:	20000f7c 	.word	0x20000f7c
 800a210:	20000bb0 	.word	0x20000bb0
 800a214:	20000b4c 	.word	0x20000b4c

0800a218 <perfect_slalom>:
//perfect_slalom
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void perfect_slalom(void){
 800a218:	b580      	push	{r7, lr}
 800a21a:	b082      	sub	sp, #8
 800a21c:	af00      	add	r7, sp, #0

	int mode = 0;
 800a21e:	2300      	movs	r3, #0
 800a220:	607b      	str	r3, [r7, #4]
	printf("Perfect Slalom, Mode : %d\n", mode);
 800a222:	6879      	ldr	r1, [r7, #4]
 800a224:	4898      	ldr	r0, [pc, #608]	; (800a488 <perfect_slalom+0x270>)
 800a226:	f006 ff9d 	bl	8011164 <iprintf>

	while(1){
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	b2db      	uxtb	r3, r3
 800a22e:	f003 0301 	and.w	r3, r3, #1
 800a232:	b2d8      	uxtb	r0, r3
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	b2db      	uxtb	r3, r3
 800a238:	f003 0302 	and.w	r3, r3, #2
 800a23c:	b2d9      	uxtb	r1, r3
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	b2db      	uxtb	r3, r3
 800a242:	f003 0304 	and.w	r3, r3, #4
 800a246:	b2db      	uxtb	r3, r3
 800a248:	461a      	mov	r2, r3
 800a24a:	f006 f9bd 	bl	80105c8 <led_write>
		  if(dist_r >= 20){
 800a24e:	4b8f      	ldr	r3, [pc, #572]	; (800a48c <perfect_slalom+0x274>)
 800a250:	edd3 7a00 	vldr	s15, [r3]
 800a254:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800a258:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a25c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a260:	db0f      	blt.n	800a282 <perfect_slalom+0x6a>
			  mode++;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	3301      	adds	r3, #1
 800a266:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 800a268:	4b88      	ldr	r3, [pc, #544]	; (800a48c <perfect_slalom+0x274>)
 800a26a:	f04f 0200 	mov.w	r2, #0
 800a26e:	601a      	str	r2, [r3, #0]
			  if(mode > 7){
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2b07      	cmp	r3, #7
 800a274:	dd01      	ble.n	800a27a <perfect_slalom+0x62>
				  mode = 0;
 800a276:	2300      	movs	r3, #0
 800a278:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 800a27a:	6879      	ldr	r1, [r7, #4]
 800a27c:	4884      	ldr	r0, [pc, #528]	; (800a490 <perfect_slalom+0x278>)
 800a27e:	f006 ff71 	bl	8011164 <iprintf>
/*	  		  for(int i=0; i<m_select; i++){
	  			  buzzer(mario_select[i][0], mario_select[i][1]);
	  		  }
*/		  }
		  if(dist_r <= -20){
 800a282:	4b82      	ldr	r3, [pc, #520]	; (800a48c <perfect_slalom+0x274>)
 800a284:	edd3 7a00 	vldr	s15, [r3]
 800a288:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 800a28c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a290:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a294:	d80f      	bhi.n	800a2b6 <perfect_slalom+0x9e>
			  mode--;
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	3b01      	subs	r3, #1
 800a29a:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 800a29c:	4b7b      	ldr	r3, [pc, #492]	; (800a48c <perfect_slalom+0x274>)
 800a29e:	f04f 0200 	mov.w	r2, #0
 800a2a2:	601a      	str	r2, [r3, #0]
			  if(mode < 0){
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	da01      	bge.n	800a2ae <perfect_slalom+0x96>
				  mode = 7;
 800a2aa:	2307      	movs	r3, #7
 800a2ac:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 800a2ae:	6879      	ldr	r1, [r7, #4]
 800a2b0:	4877      	ldr	r0, [pc, #476]	; (800a490 <perfect_slalom+0x278>)
 800a2b2:	f006 ff57 	bl	8011164 <iprintf>
/*	  		  for(int i=0; i<m_select; i++){
	  			  buzzer(mario_select[i][0], mario_select[i][1]);
	  		  }
*/		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 800a2b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a2ba:	4876      	ldr	r0, [pc, #472]	; (800a494 <perfect_slalom+0x27c>)
 800a2bc:	f7f8 f80a 	bl	80022d4 <HAL_GPIO_ReadPin>
 800a2c0:	4603      	mov	r3, r0
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d1b1      	bne.n	800a22a <perfect_slalom+0x12>
			  HAL_Delay(50);
 800a2c6:	2032      	movs	r0, #50	; 0x32
 800a2c8:	f7f6 fea8 	bl	800101c <HAL_Delay>
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 800a2cc:	bf00      	nop
 800a2ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a2d2:	4870      	ldr	r0, [pc, #448]	; (800a494 <perfect_slalom+0x27c>)
 800a2d4:	f7f7 fffe 	bl	80022d4 <HAL_GPIO_ReadPin>
 800a2d8:	4603      	mov	r3, r0
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d0f7      	beq.n	800a2ce <perfect_slalom+0xb6>
/*			  for(int i=0; i<m_ok; i++){
	  			  buzzer(mario_ok[i][0], mario_ok[i][1]);
	  		  }
*/
			  drive_ready();
 800a2de:	f7fa fccf 	bl	8004c80 <drive_ready>
/*	  		  for(int i=0; i<m_start; i++){
	  			  buzzer(mario_start[i][0], mario_start[i][1]);
	  			  full_led_write(RED);
	  		  }
*/
			  switch(mode){
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	2b07      	cmp	r3, #7
 800a2e6:	d8a0      	bhi.n	800a22a <perfect_slalom+0x12>
 800a2e8:	a201      	add	r2, pc, #4	; (adr r2, 800a2f0 <perfect_slalom+0xd8>)
 800a2ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2ee:	bf00      	nop
 800a2f0:	0800a22b 	.word	0x0800a22b
 800a2f4:	0800a311 	.word	0x0800a311
 800a2f8:	0800a393 	.word	0x0800a393
 800a2fc:	0800a415 	.word	0x0800a415
 800a300:	0800a4c5 	.word	0x0800a4c5
 800a304:	0800a547 	.word	0x0800a547
 800a308:	0800a5c9 	.word	0x0800a5c9
 800a30c:	0800a64b 	.word	0x0800a64b
				case 0:
					break;

				case 1:
					//----a----
					printf("First Run.\n");
 800a310:	4861      	ldr	r0, [pc, #388]	; (800a498 <perfect_slalom+0x280>)
 800a312:	f006 ff9b 	bl	801124c <puts>
					MF.FLAG.SCND = 0;
 800a316:	4a61      	ldr	r2, [pc, #388]	; (800a49c <perfect_slalom+0x284>)
 800a318:	8813      	ldrh	r3, [r2, #0]
 800a31a:	f36f 1345 	bfc	r3, #5, #1
 800a31e:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800a320:	4a5e      	ldr	r2, [pc, #376]	; (800a49c <perfect_slalom+0x284>)
 800a322:	8813      	ldrh	r3, [r2, #0]
 800a324:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a328:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 0;
 800a32a:	4a5c      	ldr	r2, [pc, #368]	; (800a49c <perfect_slalom+0x284>)
 800a32c:	8813      	ldrh	r3, [r2, #0]
 800a32e:	f36f 238a 	bfc	r3, #10, #1
 800a332:	8013      	strh	r3, [r2, #0]
					run_mode = LOW;
 800a334:	4b5a      	ldr	r3, [pc, #360]	; (800a4a0 <perfect_slalom+0x288>)
 800a336:	2201      	movs	r2, #1
 800a338:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800a33a:	4b5a      	ldr	r3, [pc, #360]	; (800a4a4 <perfect_slalom+0x28c>)
 800a33c:	2200      	movs	r2, #0
 800a33e:	701a      	strb	r2, [r3, #0]
					goal_mode = 2;
 800a340:	4b59      	ldr	r3, [pc, #356]	; (800a4a8 <perfect_slalom+0x290>)
 800a342:	2202      	movs	r2, #2
 800a344:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 800a346:	4b59      	ldr	r3, [pc, #356]	; (800a4ac <perfect_slalom+0x294>)
 800a348:	f241 3288 	movw	r2, #5000	; 0x1388
 800a34c:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1200;
 800a34e:	4b58      	ldr	r3, [pc, #352]	; (800a4b0 <perfect_slalom+0x298>)
 800a350:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800a354:	801a      	strh	r2, [r3, #0]

					goal_x = 7;
 800a356:	4b57      	ldr	r3, [pc, #348]	; (800a4b4 <perfect_slalom+0x29c>)
 800a358:	2207      	movs	r2, #7
 800a35a:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800a35c:	4b56      	ldr	r3, [pc, #344]	; (800a4b8 <perfect_slalom+0x2a0>)
 800a35e:	2207      	movs	r2, #7
 800a360:	701a      	strb	r2, [r3, #0]

					get_base();
 800a362:	f006 f8d9 	bl	8010518 <get_base>

					searchC();
 800a366:	f003 fa47 	bl	800d7f8 <searchC>
					HAL_Delay(2000);
 800a36a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800a36e:	f7f6 fe55 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800a372:	4b51      	ldr	r3, [pc, #324]	; (800a4b8 <perfect_slalom+0x2a0>)
 800a374:	2200      	movs	r2, #0
 800a376:	701a      	strb	r2, [r3, #0]
 800a378:	4b4f      	ldr	r3, [pc, #316]	; (800a4b8 <perfect_slalom+0x2a0>)
 800a37a:	781a      	ldrb	r2, [r3, #0]
 800a37c:	4b4d      	ldr	r3, [pc, #308]	; (800a4b4 <perfect_slalom+0x29c>)
 800a37e:	701a      	strb	r2, [r3, #0]
					searchC();
 800a380:	f003 fa3a 	bl	800d7f8 <searchC>

					goal_x = 7;
 800a384:	4b4b      	ldr	r3, [pc, #300]	; (800a4b4 <perfect_slalom+0x29c>)
 800a386:	2207      	movs	r2, #7
 800a388:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800a38a:	4b4b      	ldr	r3, [pc, #300]	; (800a4b8 <perfect_slalom+0x2a0>)
 800a38c:	2207      	movs	r2, #7
 800a38e:	701a      	strb	r2, [r3, #0]
					break;
 800a390:	e15e      	b.n	800a650 <perfect_slalom+0x438>

				case 2:
					//----a+ speed1----
					printf("First Run. (Continuous)\n");
 800a392:	484a      	ldr	r0, [pc, #296]	; (800a4bc <perfect_slalom+0x2a4>)
 800a394:	f006 ff5a 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 800a398:	4a40      	ldr	r2, [pc, #256]	; (800a49c <perfect_slalom+0x284>)
 800a39a:	8813      	ldrh	r3, [r2, #0]
 800a39c:	f043 0320 	orr.w	r3, r3, #32
 800a3a0:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800a3a2:	4a3e      	ldr	r2, [pc, #248]	; (800a49c <perfect_slalom+0x284>)
 800a3a4:	8813      	ldrh	r3, [r2, #0]
 800a3a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a3aa:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 800a3ac:	4a3b      	ldr	r2, [pc, #236]	; (800a49c <perfect_slalom+0x284>)
 800a3ae:	8813      	ldrh	r3, [r2, #0]
 800a3b0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a3b4:	8013      	strh	r3, [r2, #0]
					run_mode = LOW;
 800a3b6:	4b3a      	ldr	r3, [pc, #232]	; (800a4a0 <perfect_slalom+0x288>)
 800a3b8:	2201      	movs	r2, #1
 800a3ba:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800a3bc:	4b39      	ldr	r3, [pc, #228]	; (800a4a4 <perfect_slalom+0x28c>)
 800a3be:	2200      	movs	r2, #0
 800a3c0:	701a      	strb	r2, [r3, #0]
					goal_mode = 2;
 800a3c2:	4b39      	ldr	r3, [pc, #228]	; (800a4a8 <perfect_slalom+0x290>)
 800a3c4:	2202      	movs	r2, #2
 800a3c6:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 800a3c8:	4b38      	ldr	r3, [pc, #224]	; (800a4ac <perfect_slalom+0x294>)
 800a3ca:	f241 3288 	movw	r2, #5000	; 0x1388
 800a3ce:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1200;
 800a3d0:	4b37      	ldr	r3, [pc, #220]	; (800a4b0 <perfect_slalom+0x298>)
 800a3d2:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800a3d6:	801a      	strh	r2, [r3, #0]
					goal_x = 7;
 800a3d8:	4b36      	ldr	r3, [pc, #216]	; (800a4b4 <perfect_slalom+0x29c>)
 800a3da:	2207      	movs	r2, #7
 800a3dc:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800a3de:	4b36      	ldr	r3, [pc, #216]	; (800a4b8 <perfect_slalom+0x2a0>)
 800a3e0:	2207      	movs	r2, #7
 800a3e2:	701a      	strb	r2, [r3, #0]

					get_base();
 800a3e4:	f006 f898 	bl	8010518 <get_base>

					searchD();
 800a3e8:	f003 fb7c 	bl	800dae4 <searchD>
					HAL_Delay(2000);
 800a3ec:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800a3f0:	f7f6 fe14 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800a3f4:	4b30      	ldr	r3, [pc, #192]	; (800a4b8 <perfect_slalom+0x2a0>)
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	701a      	strb	r2, [r3, #0]
 800a3fa:	4b2f      	ldr	r3, [pc, #188]	; (800a4b8 <perfect_slalom+0x2a0>)
 800a3fc:	781a      	ldrb	r2, [r3, #0]
 800a3fe:	4b2d      	ldr	r3, [pc, #180]	; (800a4b4 <perfect_slalom+0x29c>)
 800a400:	701a      	strb	r2, [r3, #0]
					searchD();
 800a402:	f003 fb6f 	bl	800dae4 <searchD>

					goal_x = 7;
 800a406:	4b2b      	ldr	r3, [pc, #172]	; (800a4b4 <perfect_slalom+0x29c>)
 800a408:	2207      	movs	r2, #7
 800a40a:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800a40c:	4b2a      	ldr	r3, [pc, #168]	; (800a4b8 <perfect_slalom+0x2a0>)
 800a40e:	2207      	movs	r2, #7
 800a410:	701a      	strb	r2, [r3, #0]
					break;
 800a412:	e11d      	b.n	800a650 <perfect_slalom+0x438>

				case 3:
					//----aHigh Speed----
					printf("Second Run. (Slalom)\n");
 800a414:	482a      	ldr	r0, [pc, #168]	; (800a4c0 <perfect_slalom+0x2a8>)
 800a416:	f006 ff19 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 800a41a:	4a20      	ldr	r2, [pc, #128]	; (800a49c <perfect_slalom+0x284>)
 800a41c:	8813      	ldrh	r3, [r2, #0]
 800a41e:	f043 0320 	orr.w	r3, r3, #32
 800a422:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 0;
 800a424:	4a1d      	ldr	r2, [pc, #116]	; (800a49c <perfect_slalom+0x284>)
 800a426:	8813      	ldrh	r3, [r2, #0]
 800a428:	f36f 2349 	bfc	r3, #9, #1
 800a42c:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 800a42e:	4a1b      	ldr	r2, [pc, #108]	; (800a49c <perfect_slalom+0x284>)
 800a430:	8813      	ldrh	r3, [r2, #0]
 800a432:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a436:	8013      	strh	r3, [r2, #0]
					run_mode = HIGH;
 800a438:	4b19      	ldr	r3, [pc, #100]	; (800a4a0 <perfect_slalom+0x288>)
 800a43a:	2203      	movs	r2, #3
 800a43c:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800a43e:	4b19      	ldr	r3, [pc, #100]	; (800a4a4 <perfect_slalom+0x28c>)
 800a440:	2200      	movs	r2, #0
 800a442:	701a      	strb	r2, [r3, #0]
					goal_mode = 2;
 800a444:	4b18      	ldr	r3, [pc, #96]	; (800a4a8 <perfect_slalom+0x290>)
 800a446:	2202      	movs	r2, #2
 800a448:	701a      	strb	r2, [r3, #0]
					goal_x = 7;
 800a44a:	4b1a      	ldr	r3, [pc, #104]	; (800a4b4 <perfect_slalom+0x29c>)
 800a44c:	2207      	movs	r2, #7
 800a44e:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800a450:	4b19      	ldr	r3, [pc, #100]	; (800a4b8 <perfect_slalom+0x2a0>)
 800a452:	2207      	movs	r2, #7
 800a454:	701a      	strb	r2, [r3, #0]

					get_base();
 800a456:	f006 f85f 	bl	8010518 <get_base>

					searchC();
 800a45a:	f003 f9cd 	bl	800d7f8 <searchC>
					HAL_Delay(2000);
 800a45e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800a462:	f7f6 fddb 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800a466:	4b14      	ldr	r3, [pc, #80]	; (800a4b8 <perfect_slalom+0x2a0>)
 800a468:	2200      	movs	r2, #0
 800a46a:	701a      	strb	r2, [r3, #0]
 800a46c:	4b12      	ldr	r3, [pc, #72]	; (800a4b8 <perfect_slalom+0x2a0>)
 800a46e:	781a      	ldrb	r2, [r3, #0]
 800a470:	4b10      	ldr	r3, [pc, #64]	; (800a4b4 <perfect_slalom+0x29c>)
 800a472:	701a      	strb	r2, [r3, #0]
					searchC();
 800a474:	f003 f9c0 	bl	800d7f8 <searchC>
					goal_x = 7;
 800a478:	4b0e      	ldr	r3, [pc, #56]	; (800a4b4 <perfect_slalom+0x29c>)
 800a47a:	2207      	movs	r2, #7
 800a47c:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800a47e:	4b0e      	ldr	r3, [pc, #56]	; (800a4b8 <perfect_slalom+0x2a0>)
 800a480:	2207      	movs	r2, #7
 800a482:	701a      	strb	r2, [r3, #0]
					break;
 800a484:	e0e4      	b.n	800a650 <perfect_slalom+0x438>
 800a486:	bf00      	nop
 800a488:	080126d8 	.word	0x080126d8
 800a48c:	20000aec 	.word	0x20000aec
 800a490:	080123a0 	.word	0x080123a0
 800a494:	40020000 	.word	0x40020000
 800a498:	080125dc 	.word	0x080125dc
 800a49c:	20000f68 	.word	0x20000f68
 800a4a0:	20000456 	.word	0x20000456
 800a4a4:	200015c8 	.word	0x200015c8
 800a4a8:	20000bb1 	.word	0x20000bb1
 800a4ac:	20000454 	.word	0x20000454
 800a4b0:	20000f7c 	.word	0x20000f7c
 800a4b4:	20000bb0 	.word	0x20000bb0
 800a4b8:	20000b4c 	.word	0x20000b4c
 800a4bc:	080125e8 	.word	0x080125e8
 800a4c0:	08012634 	.word	0x08012634

				case 4:
					//----aHigh Speed + ----
					printf("Second Run. (Slalom)\n");
 800a4c4:	4863      	ldr	r0, [pc, #396]	; (800a654 <perfect_slalom+0x43c>)
 800a4c6:	f006 fec1 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 800a4ca:	4a63      	ldr	r2, [pc, #396]	; (800a658 <perfect_slalom+0x440>)
 800a4cc:	8813      	ldrh	r3, [r2, #0]
 800a4ce:	f043 0320 	orr.w	r3, r3, #32
 800a4d2:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800a4d4:	4a60      	ldr	r2, [pc, #384]	; (800a658 <perfect_slalom+0x440>)
 800a4d6:	8813      	ldrh	r3, [r2, #0]
 800a4d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a4dc:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 800a4de:	4a5e      	ldr	r2, [pc, #376]	; (800a658 <perfect_slalom+0x440>)
 800a4e0:	8813      	ldrh	r3, [r2, #0]
 800a4e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a4e6:	8013      	strh	r3, [r2, #0]
					run_mode = HIGH;
 800a4e8:	4b5c      	ldr	r3, [pc, #368]	; (800a65c <perfect_slalom+0x444>)
 800a4ea:	2203      	movs	r2, #3
 800a4ec:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800a4ee:	4b5c      	ldr	r3, [pc, #368]	; (800a660 <perfect_slalom+0x448>)
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	701a      	strb	r2, [r3, #0]
					goal_mode = 2;
 800a4f4:	4b5b      	ldr	r3, [pc, #364]	; (800a664 <perfect_slalom+0x44c>)
 800a4f6:	2202      	movs	r2, #2
 800a4f8:	701a      	strb	r2, [r3, #0]
					accel_hs = 3000;
 800a4fa:	4b5b      	ldr	r3, [pc, #364]	; (800a668 <perfect_slalom+0x450>)
 800a4fc:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800a500:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1200;
 800a502:	4b5a      	ldr	r3, [pc, #360]	; (800a66c <perfect_slalom+0x454>)
 800a504:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800a508:	801a      	strh	r2, [r3, #0]
					goal_x = 7;
 800a50a:	4b59      	ldr	r3, [pc, #356]	; (800a670 <perfect_slalom+0x458>)
 800a50c:	2207      	movs	r2, #7
 800a50e:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800a510:	4b58      	ldr	r3, [pc, #352]	; (800a674 <perfect_slalom+0x45c>)
 800a512:	2207      	movs	r2, #7
 800a514:	701a      	strb	r2, [r3, #0]

					get_base();
 800a516:	f005 ffff 	bl	8010518 <get_base>

					searchD();
 800a51a:	f003 fae3 	bl	800dae4 <searchD>
					HAL_Delay(2000);
 800a51e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800a522:	f7f6 fd7b 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800a526:	4b53      	ldr	r3, [pc, #332]	; (800a674 <perfect_slalom+0x45c>)
 800a528:	2200      	movs	r2, #0
 800a52a:	701a      	strb	r2, [r3, #0]
 800a52c:	4b51      	ldr	r3, [pc, #324]	; (800a674 <perfect_slalom+0x45c>)
 800a52e:	781a      	ldrb	r2, [r3, #0]
 800a530:	4b4f      	ldr	r3, [pc, #316]	; (800a670 <perfect_slalom+0x458>)
 800a532:	701a      	strb	r2, [r3, #0]
					searchD();
 800a534:	f003 fad6 	bl	800dae4 <searchD>

					goal_x = 7;
 800a538:	4b4d      	ldr	r3, [pc, #308]	; (800a670 <perfect_slalom+0x458>)
 800a53a:	2207      	movs	r2, #7
 800a53c:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800a53e:	4b4d      	ldr	r3, [pc, #308]	; (800a674 <perfect_slalom+0x45c>)
 800a540:	2207      	movs	r2, #7
 800a542:	701a      	strb	r2, [r3, #0]
					break;
 800a544:	e084      	b.n	800a650 <perfect_slalom+0x438>

				case 5:
					//----aHigh Speed + ----
					printf("Second Run. (Slalom)\n");
 800a546:	4843      	ldr	r0, [pc, #268]	; (800a654 <perfect_slalom+0x43c>)
 800a548:	f006 fe80 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 800a54c:	4a42      	ldr	r2, [pc, #264]	; (800a658 <perfect_slalom+0x440>)
 800a54e:	8813      	ldrh	r3, [r2, #0]
 800a550:	f043 0320 	orr.w	r3, r3, #32
 800a554:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800a556:	4a40      	ldr	r2, [pc, #256]	; (800a658 <perfect_slalom+0x440>)
 800a558:	8813      	ldrh	r3, [r2, #0]
 800a55a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a55e:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 800a560:	4a3d      	ldr	r2, [pc, #244]	; (800a658 <perfect_slalom+0x440>)
 800a562:	8813      	ldrh	r3, [r2, #0]
 800a564:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a568:	8013      	strh	r3, [r2, #0]
					run_mode = HIGH;
 800a56a:	4b3c      	ldr	r3, [pc, #240]	; (800a65c <perfect_slalom+0x444>)
 800a56c:	2203      	movs	r2, #3
 800a56e:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800a570:	4b3b      	ldr	r3, [pc, #236]	; (800a660 <perfect_slalom+0x448>)
 800a572:	2200      	movs	r2, #0
 800a574:	701a      	strb	r2, [r3, #0]
					goal_mode = 2;
 800a576:	4b3b      	ldr	r3, [pc, #236]	; (800a664 <perfect_slalom+0x44c>)
 800a578:	2202      	movs	r2, #2
 800a57a:	701a      	strb	r2, [r3, #0]
					accel_hs = 10000;
 800a57c:	4b3a      	ldr	r3, [pc, #232]	; (800a668 <perfect_slalom+0x450>)
 800a57e:	f242 7210 	movw	r2, #10000	; 0x2710
 800a582:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1600;
 800a584:	4b39      	ldr	r3, [pc, #228]	; (800a66c <perfect_slalom+0x454>)
 800a586:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800a58a:	801a      	strh	r2, [r3, #0]
					goal_x = 7;
 800a58c:	4b38      	ldr	r3, [pc, #224]	; (800a670 <perfect_slalom+0x458>)
 800a58e:	2207      	movs	r2, #7
 800a590:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800a592:	4b38      	ldr	r3, [pc, #224]	; (800a674 <perfect_slalom+0x45c>)
 800a594:	2207      	movs	r2, #7
 800a596:	701a      	strb	r2, [r3, #0]

					get_base();
 800a598:	f005 ffbe 	bl	8010518 <get_base>

					searchD();
 800a59c:	f003 faa2 	bl	800dae4 <searchD>
					HAL_Delay(2000);
 800a5a0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800a5a4:	f7f6 fd3a 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800a5a8:	4b32      	ldr	r3, [pc, #200]	; (800a674 <perfect_slalom+0x45c>)
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	701a      	strb	r2, [r3, #0]
 800a5ae:	4b31      	ldr	r3, [pc, #196]	; (800a674 <perfect_slalom+0x45c>)
 800a5b0:	781a      	ldrb	r2, [r3, #0]
 800a5b2:	4b2f      	ldr	r3, [pc, #188]	; (800a670 <perfect_slalom+0x458>)
 800a5b4:	701a      	strb	r2, [r3, #0]
					searchD();
 800a5b6:	f003 fa95 	bl	800dae4 <searchD>

					goal_x = 7;
 800a5ba:	4b2d      	ldr	r3, [pc, #180]	; (800a670 <perfect_slalom+0x458>)
 800a5bc:	2207      	movs	r2, #7
 800a5be:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800a5c0:	4b2c      	ldr	r3, [pc, #176]	; (800a674 <perfect_slalom+0x45c>)
 800a5c2:	2207      	movs	r2, #7
 800a5c4:	701a      	strb	r2, [r3, #0]
					break;
 800a5c6:	e043      	b.n	800a650 <perfect_slalom+0x438>

				case 6:
					//----aHigh Speed + ----
					printf("Second Run. (Slalom)\n");
 800a5c8:	4822      	ldr	r0, [pc, #136]	; (800a654 <perfect_slalom+0x43c>)
 800a5ca:	f006 fe3f 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 800a5ce:	4a22      	ldr	r2, [pc, #136]	; (800a658 <perfect_slalom+0x440>)
 800a5d0:	8813      	ldrh	r3, [r2, #0]
 800a5d2:	f043 0320 	orr.w	r3, r3, #32
 800a5d6:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800a5d8:	4a1f      	ldr	r2, [pc, #124]	; (800a658 <perfect_slalom+0x440>)
 800a5da:	8813      	ldrh	r3, [r2, #0]
 800a5dc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a5e0:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 800a5e2:	4a1d      	ldr	r2, [pc, #116]	; (800a658 <perfect_slalom+0x440>)
 800a5e4:	8813      	ldrh	r3, [r2, #0]
 800a5e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a5ea:	8013      	strh	r3, [r2, #0]
					run_mode = HIGH;
 800a5ec:	4b1b      	ldr	r3, [pc, #108]	; (800a65c <perfect_slalom+0x444>)
 800a5ee:	2203      	movs	r2, #3
 800a5f0:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800a5f2:	4b1b      	ldr	r3, [pc, #108]	; (800a660 <perfect_slalom+0x448>)
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	701a      	strb	r2, [r3, #0]
					goal_mode = 2;
 800a5f8:	4b1a      	ldr	r3, [pc, #104]	; (800a664 <perfect_slalom+0x44c>)
 800a5fa:	2202      	movs	r2, #2
 800a5fc:	701a      	strb	r2, [r3, #0]
					accel_hs = 10000;
 800a5fe:	4b1a      	ldr	r3, [pc, #104]	; (800a668 <perfect_slalom+0x450>)
 800a600:	f242 7210 	movw	r2, #10000	; 0x2710
 800a604:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 2000;
 800a606:	4b19      	ldr	r3, [pc, #100]	; (800a66c <perfect_slalom+0x454>)
 800a608:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800a60c:	801a      	strh	r2, [r3, #0]
					goal_x = 7;
 800a60e:	4b18      	ldr	r3, [pc, #96]	; (800a670 <perfect_slalom+0x458>)
 800a610:	2207      	movs	r2, #7
 800a612:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800a614:	4b17      	ldr	r3, [pc, #92]	; (800a674 <perfect_slalom+0x45c>)
 800a616:	2207      	movs	r2, #7
 800a618:	701a      	strb	r2, [r3, #0]

					get_base();
 800a61a:	f005 ff7d 	bl	8010518 <get_base>

					searchD();
 800a61e:	f003 fa61 	bl	800dae4 <searchD>
					HAL_Delay(2000);
 800a622:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800a626:	f7f6 fcf9 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800a62a:	4b12      	ldr	r3, [pc, #72]	; (800a674 <perfect_slalom+0x45c>)
 800a62c:	2200      	movs	r2, #0
 800a62e:	701a      	strb	r2, [r3, #0]
 800a630:	4b10      	ldr	r3, [pc, #64]	; (800a674 <perfect_slalom+0x45c>)
 800a632:	781a      	ldrb	r2, [r3, #0]
 800a634:	4b0e      	ldr	r3, [pc, #56]	; (800a670 <perfect_slalom+0x458>)
 800a636:	701a      	strb	r2, [r3, #0]
					searchD();
 800a638:	f003 fa54 	bl	800dae4 <searchD>

					goal_x = 7;
 800a63c:	4b0c      	ldr	r3, [pc, #48]	; (800a670 <perfect_slalom+0x458>)
 800a63e:	2207      	movs	r2, #7
 800a640:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800a642:	4b0c      	ldr	r3, [pc, #48]	; (800a674 <perfect_slalom+0x45c>)
 800a644:	2207      	movs	r2, #7
 800a646:	701a      	strb	r2, [r3, #0]
					break;
 800a648:	e002      	b.n	800a650 <perfect_slalom+0x438>

				case 7:
					perfect_pass();
 800a64a:	f000 f815 	bl	800a678 <perfect_pass>
					break;
 800a64e:	bf00      	nop
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 800a650:	e5eb      	b.n	800a22a <perfect_slalom+0x12>
 800a652:	bf00      	nop
 800a654:	08012634 	.word	0x08012634
 800a658:	20000f68 	.word	0x20000f68
 800a65c:	20000456 	.word	0x20000456
 800a660:	200015c8 	.word	0x200015c8
 800a664:	20000bb1 	.word	0x20000bb1
 800a668:	20000454 	.word	0x20000454
 800a66c:	20000f7c 	.word	0x20000f7c
 800a670:	20000bb0 	.word	0x20000bb0
 800a674:	20000b4c 	.word	0x20000b4c

0800a678 <perfect_pass>:
//perfect_pass
// apass
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void perfect_pass(void){
 800a678:	b580      	push	{r7, lr}
 800a67a:	b082      	sub	sp, #8
 800a67c:	af00      	add	r7, sp, #0

	int mode = 0;
 800a67e:	2300      	movs	r3, #0
 800a680:	607b      	str	r3, [r7, #4]
	printf("Perfect Pass Press, Mode : %d\n", mode);
 800a682:	6879      	ldr	r1, [r7, #4]
 800a684:	48a0      	ldr	r0, [pc, #640]	; (800a908 <perfect_pass+0x290>)
 800a686:	f006 fd6d 	bl	8011164 <iprintf>

	while(1){
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	b2db      	uxtb	r3, r3
 800a68e:	f003 0301 	and.w	r3, r3, #1
 800a692:	b2d8      	uxtb	r0, r3
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	b2db      	uxtb	r3, r3
 800a698:	f003 0302 	and.w	r3, r3, #2
 800a69c:	b2d9      	uxtb	r1, r3
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	b2db      	uxtb	r3, r3
 800a6a2:	f003 0304 	and.w	r3, r3, #4
 800a6a6:	b2db      	uxtb	r3, r3
 800a6a8:	461a      	mov	r2, r3
 800a6aa:	f005 ff8d 	bl	80105c8 <led_write>
		  if(dist_r >= 20){
 800a6ae:	4b97      	ldr	r3, [pc, #604]	; (800a90c <perfect_pass+0x294>)
 800a6b0:	edd3 7a00 	vldr	s15, [r3]
 800a6b4:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800a6b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a6bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6c0:	db0f      	blt.n	800a6e2 <perfect_pass+0x6a>
			  mode++;
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	3301      	adds	r3, #1
 800a6c6:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 800a6c8:	4b90      	ldr	r3, [pc, #576]	; (800a90c <perfect_pass+0x294>)
 800a6ca:	f04f 0200 	mov.w	r2, #0
 800a6ce:	601a      	str	r2, [r3, #0]
			  if(mode > 7){
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	2b07      	cmp	r3, #7
 800a6d4:	dd01      	ble.n	800a6da <perfect_pass+0x62>
				  mode = 0;
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 800a6da:	6879      	ldr	r1, [r7, #4]
 800a6dc:	488c      	ldr	r0, [pc, #560]	; (800a910 <perfect_pass+0x298>)
 800a6de:	f006 fd41 	bl	8011164 <iprintf>
/*	  		  for(int i=0; i<m_select; i++){
	  			  buzzer(mario_select[i][0], mario_select[i][1]);
	  		  }
*/		  }
		  if(dist_r <= -20){
 800a6e2:	4b8a      	ldr	r3, [pc, #552]	; (800a90c <perfect_pass+0x294>)
 800a6e4:	edd3 7a00 	vldr	s15, [r3]
 800a6e8:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 800a6ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a6f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6f4:	d80f      	bhi.n	800a716 <perfect_pass+0x9e>
			  mode--;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	3b01      	subs	r3, #1
 800a6fa:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 800a6fc:	4b83      	ldr	r3, [pc, #524]	; (800a90c <perfect_pass+0x294>)
 800a6fe:	f04f 0200 	mov.w	r2, #0
 800a702:	601a      	str	r2, [r3, #0]
			  if(mode < 0){
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2b00      	cmp	r3, #0
 800a708:	da01      	bge.n	800a70e <perfect_pass+0x96>
				  mode = 7;
 800a70a:	2307      	movs	r3, #7
 800a70c:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 800a70e:	6879      	ldr	r1, [r7, #4]
 800a710:	487f      	ldr	r0, [pc, #508]	; (800a910 <perfect_pass+0x298>)
 800a712:	f006 fd27 	bl	8011164 <iprintf>
/*	  		  for(int i=0; i<m_select; i++){
	  			  buzzer(mario_select[i][0], mario_select[i][1]);
	  		  }
*/		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 800a716:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a71a:	487e      	ldr	r0, [pc, #504]	; (800a914 <perfect_pass+0x29c>)
 800a71c:	f7f7 fdda 	bl	80022d4 <HAL_GPIO_ReadPin>
 800a720:	4603      	mov	r3, r0
 800a722:	2b00      	cmp	r3, #0
 800a724:	d1b1      	bne.n	800a68a <perfect_pass+0x12>
			  HAL_Delay(50);
 800a726:	2032      	movs	r0, #50	; 0x32
 800a728:	f7f6 fc78 	bl	800101c <HAL_Delay>
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 800a72c:	bf00      	nop
 800a72e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a732:	4878      	ldr	r0, [pc, #480]	; (800a914 <perfect_pass+0x29c>)
 800a734:	f7f7 fdce 	bl	80022d4 <HAL_GPIO_ReadPin>
 800a738:	4603      	mov	r3, r0
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d0f7      	beq.n	800a72e <perfect_pass+0xb6>
/*			  for(int i=0; i<m_ok; i++){
	  			  buzzer(mario_ok[i][0], mario_ok[i][1]);
	  		  }
*/
			  drive_ready();
 800a73e:	f7fa fa9f 	bl	8004c80 <drive_ready>
/*	  		  for(int i=0; i<m_start; i++){
	  			  buzzer(mario_start[i][0], mario_start[i][1]);
	  			  full_led_write(RED);
	  		  }
*/
			  switch(mode){
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	2b07      	cmp	r3, #7
 800a746:	d8a0      	bhi.n	800a68a <perfect_pass+0x12>
 800a748:	a201      	add	r2, pc, #4	; (adr r2, 800a750 <perfect_pass+0xd8>)
 800a74a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a74e:	bf00      	nop
 800a750:	0800a68b 	.word	0x0800a68b
 800a754:	0800a771 	.word	0x0800a771
 800a758:	0800a7f5 	.word	0x0800a7f5
 800a75c:	0800a87f 	.word	0x0800a87f
 800a760:	0800a949 	.word	0x0800a949
 800a764:	0800a9d1 	.word	0x0800a9d1
 800a768:	0800aa81 	.word	0x0800aa81
 800a76c:	0800ad2d 	.word	0x0800ad2d
				case 0:
					break;

				case 1:
					//----a----
					printf("First Run.\n");
 800a770:	4869      	ldr	r0, [pc, #420]	; (800a918 <perfect_pass+0x2a0>)
 800a772:	f006 fd6b 	bl	801124c <puts>
					MF.FLAG.SCND = 0;
 800a776:	4a69      	ldr	r2, [pc, #420]	; (800a91c <perfect_pass+0x2a4>)
 800a778:	8813      	ldrh	r3, [r2, #0]
 800a77a:	f36f 1345 	bfc	r3, #5, #1
 800a77e:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800a780:	4a66      	ldr	r2, [pc, #408]	; (800a91c <perfect_pass+0x2a4>)
 800a782:	8813      	ldrh	r3, [r2, #0]
 800a784:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a788:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 0;
 800a78a:	4a64      	ldr	r2, [pc, #400]	; (800a91c <perfect_pass+0x2a4>)
 800a78c:	8813      	ldrh	r3, [r2, #0]
 800a78e:	f36f 238a 	bfc	r3, #10, #1
 800a792:	8013      	strh	r3, [r2, #0]
					run_mode = MIDDLE;
 800a794:	4b62      	ldr	r3, [pc, #392]	; (800a920 <perfect_pass+0x2a8>)
 800a796:	2202      	movs	r2, #2
 800a798:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800a79a:	4b62      	ldr	r3, [pc, #392]	; (800a924 <perfect_pass+0x2ac>)
 800a79c:	2200      	movs	r2, #0
 800a79e:	701a      	strb	r2, [r3, #0]
					goal_mode = 2;
 800a7a0:	4b61      	ldr	r3, [pc, #388]	; (800a928 <perfect_pass+0x2b0>)
 800a7a2:	2202      	movs	r2, #2
 800a7a4:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 800a7a6:	4b61      	ldr	r3, [pc, #388]	; (800a92c <perfect_pass+0x2b4>)
 800a7a8:	f241 3288 	movw	r2, #5000	; 0x1388
 800a7ac:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 800;
 800a7ae:	4b60      	ldr	r3, [pc, #384]	; (800a930 <perfect_pass+0x2b8>)
 800a7b0:	f44f 7248 	mov.w	r2, #800	; 0x320
 800a7b4:	801a      	strh	r2, [r3, #0]

					goal_x = 7;
 800a7b6:	4b5f      	ldr	r3, [pc, #380]	; (800a934 <perfect_pass+0x2bc>)
 800a7b8:	2207      	movs	r2, #7
 800a7ba:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800a7bc:	4b5e      	ldr	r3, [pc, #376]	; (800a938 <perfect_pass+0x2c0>)
 800a7be:	2207      	movs	r2, #7
 800a7c0:	701a      	strb	r2, [r3, #0]

					get_base();
 800a7c2:	f005 fea9 	bl	8010518 <get_base>

					searchC();
 800a7c6:	f003 f817 	bl	800d7f8 <searchC>
					HAL_Delay(2000);
 800a7ca:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800a7ce:	f7f6 fc25 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800a7d2:	4b59      	ldr	r3, [pc, #356]	; (800a938 <perfect_pass+0x2c0>)
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	701a      	strb	r2, [r3, #0]
 800a7d8:	4b57      	ldr	r3, [pc, #348]	; (800a938 <perfect_pass+0x2c0>)
 800a7da:	781a      	ldrb	r2, [r3, #0]
 800a7dc:	4b55      	ldr	r3, [pc, #340]	; (800a934 <perfect_pass+0x2bc>)
 800a7de:	701a      	strb	r2, [r3, #0]
					searchC();
 800a7e0:	f003 f80a 	bl	800d7f8 <searchC>

					goal_x = 7;
 800a7e4:	4b53      	ldr	r3, [pc, #332]	; (800a934 <perfect_pass+0x2bc>)
 800a7e6:	2207      	movs	r2, #7
 800a7e8:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800a7ea:	4b53      	ldr	r3, [pc, #332]	; (800a938 <perfect_pass+0x2c0>)
 800a7ec:	2207      	movs	r2, #7
 800a7ee:	701a      	strb	r2, [r3, #0]
					break;
 800a7f0:	f000 bc4c 	b.w	800b08c <perfect_pass+0xa14>

				case 2:
					//----a(adv_pos)+----
					printf("pass press 3.\n");
 800a7f4:	4851      	ldr	r0, [pc, #324]	; (800a93c <perfect_pass+0x2c4>)
 800a7f6:	f006 fd29 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 800a7fa:	4a48      	ldr	r2, [pc, #288]	; (800a91c <perfect_pass+0x2a4>)
 800a7fc:	8813      	ldrh	r3, [r2, #0]
 800a7fe:	f043 0320 	orr.w	r3, r3, #32
 800a802:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800a804:	4a45      	ldr	r2, [pc, #276]	; (800a91c <perfect_pass+0x2a4>)
 800a806:	8813      	ldrh	r3, [r2, #0]
 800a808:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a80c:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 800a80e:	4a43      	ldr	r2, [pc, #268]	; (800a91c <perfect_pass+0x2a4>)
 800a810:	8813      	ldrh	r3, [r2, #0]
 800a812:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a816:	8013      	strh	r3, [r2, #0]
					run_mode = MIDDLE;
 800a818:	4b41      	ldr	r3, [pc, #260]	; (800a920 <perfect_pass+0x2a8>)
 800a81a:	2202      	movs	r2, #2
 800a81c:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800a81e:	4b41      	ldr	r3, [pc, #260]	; (800a924 <perfect_pass+0x2ac>)
 800a820:	2200      	movs	r2, #0
 800a822:	701a      	strb	r2, [r3, #0]
					goal_mode = 1;
 800a824:	4b40      	ldr	r3, [pc, #256]	; (800a928 <perfect_pass+0x2b0>)
 800a826:	2201      	movs	r2, #1
 800a828:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 800a82a:	4b40      	ldr	r3, [pc, #256]	; (800a92c <perfect_pass+0x2b4>)
 800a82c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a830:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 800;
 800a832:	4b3f      	ldr	r3, [pc, #252]	; (800a930 <perfect_pass+0x2b8>)
 800a834:	f44f 7248 	mov.w	r2, #800	; 0x320
 800a838:	801a      	strh	r2, [r3, #0]

					pass_mode = 3;						//aroute
 800a83a:	4b41      	ldr	r3, [pc, #260]	; (800a940 <perfect_pass+0x2c8>)
 800a83c:	2203      	movs	r2, #3
 800a83e:	701a      	strb	r2, [r3, #0]

					goal_x = 7;
 800a840:	4b3c      	ldr	r3, [pc, #240]	; (800a934 <perfect_pass+0x2bc>)
 800a842:	2207      	movs	r2, #7
 800a844:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800a846:	4b3c      	ldr	r3, [pc, #240]	; (800a938 <perfect_pass+0x2c0>)
 800a848:	2207      	movs	r2, #7
 800a84a:	701a      	strb	r2, [r3, #0]

					get_base();
 800a84c:	f005 fe64 	bl	8010518 <get_base>

					searchF3();
 800a850:	f003 fb1a 	bl	800de88 <searchF3>
					HAL_Delay(2000);
 800a854:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800a858:	f7f6 fbe0 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800a85c:	4b36      	ldr	r3, [pc, #216]	; (800a938 <perfect_pass+0x2c0>)
 800a85e:	2200      	movs	r2, #0
 800a860:	701a      	strb	r2, [r3, #0]
 800a862:	4b35      	ldr	r3, [pc, #212]	; (800a938 <perfect_pass+0x2c0>)
 800a864:	781a      	ldrb	r2, [r3, #0]
 800a866:	4b33      	ldr	r3, [pc, #204]	; (800a934 <perfect_pass+0x2bc>)
 800a868:	701a      	strb	r2, [r3, #0]
					searchF3();
 800a86a:	f003 fb0d 	bl	800de88 <searchF3>

					goal_x = 7;
 800a86e:	4b31      	ldr	r3, [pc, #196]	; (800a934 <perfect_pass+0x2bc>)
 800a870:	2207      	movs	r2, #7
 800a872:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800a874:	4b30      	ldr	r3, [pc, #192]	; (800a938 <perfect_pass+0x2c0>)
 800a876:	2207      	movs	r2, #7
 800a878:	701a      	strb	r2, [r3, #0]
					break;
 800a87a:	f000 bc07 	b.w	800b08c <perfect_pass+0xa14>
				case 3:
					//----a(adv_pos)+ High Speed----
					printf("pass press 3-2.\n");
 800a87e:	4831      	ldr	r0, [pc, #196]	; (800a944 <perfect_pass+0x2cc>)
 800a880:	f006 fce4 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 800a884:	4a25      	ldr	r2, [pc, #148]	; (800a91c <perfect_pass+0x2a4>)
 800a886:	8813      	ldrh	r3, [r2, #0]
 800a888:	f043 0320 	orr.w	r3, r3, #32
 800a88c:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800a88e:	4a23      	ldr	r2, [pc, #140]	; (800a91c <perfect_pass+0x2a4>)
 800a890:	8813      	ldrh	r3, [r2, #0]
 800a892:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a896:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 800a898:	4a20      	ldr	r2, [pc, #128]	; (800a91c <perfect_pass+0x2a4>)
 800a89a:	8813      	ldrh	r3, [r2, #0]
 800a89c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a8a0:	8013      	strh	r3, [r2, #0]
					run_mode = HIGH;
 800a8a2:	4b1f      	ldr	r3, [pc, #124]	; (800a920 <perfect_pass+0x2a8>)
 800a8a4:	2203      	movs	r2, #3
 800a8a6:	701a      	strb	r2, [r3, #0]
					goal_mode = 1;
 800a8a8:	4b1f      	ldr	r3, [pc, #124]	; (800a928 <perfect_pass+0x2b0>)
 800a8aa:	2201      	movs	r2, #1
 800a8ac:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800a8ae:	4b1d      	ldr	r3, [pc, #116]	; (800a924 <perfect_pass+0x2ac>)
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 800a8b4:	4b1d      	ldr	r3, [pc, #116]	; (800a92c <perfect_pass+0x2b4>)
 800a8b6:	f241 3288 	movw	r2, #5000	; 0x1388
 800a8ba:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1200;
 800a8bc:	4b1c      	ldr	r3, [pc, #112]	; (800a930 <perfect_pass+0x2b8>)
 800a8be:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800a8c2:	801a      	strh	r2, [r3, #0]

					pass_mode = 3;						//aroute
 800a8c4:	4b1e      	ldr	r3, [pc, #120]	; (800a940 <perfect_pass+0x2c8>)
 800a8c6:	2203      	movs	r2, #3
 800a8c8:	701a      	strb	r2, [r3, #0]

					goal_x = 7;
 800a8ca:	4b1a      	ldr	r3, [pc, #104]	; (800a934 <perfect_pass+0x2bc>)
 800a8cc:	2207      	movs	r2, #7
 800a8ce:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800a8d0:	4b19      	ldr	r3, [pc, #100]	; (800a938 <perfect_pass+0x2c0>)
 800a8d2:	2207      	movs	r2, #7
 800a8d4:	701a      	strb	r2, [r3, #0]

					get_base();
 800a8d6:	f005 fe1f 	bl	8010518 <get_base>

					searchF3();
 800a8da:	f003 fad5 	bl	800de88 <searchF3>
					HAL_Delay(2000);
 800a8de:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800a8e2:	f7f6 fb9b 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800a8e6:	4b14      	ldr	r3, [pc, #80]	; (800a938 <perfect_pass+0x2c0>)
 800a8e8:	2200      	movs	r2, #0
 800a8ea:	701a      	strb	r2, [r3, #0]
 800a8ec:	4b12      	ldr	r3, [pc, #72]	; (800a938 <perfect_pass+0x2c0>)
 800a8ee:	781a      	ldrb	r2, [r3, #0]
 800a8f0:	4b10      	ldr	r3, [pc, #64]	; (800a934 <perfect_pass+0x2bc>)
 800a8f2:	701a      	strb	r2, [r3, #0]
					searchF3();
 800a8f4:	f003 fac8 	bl	800de88 <searchF3>

					goal_x = 7;
 800a8f8:	4b0e      	ldr	r3, [pc, #56]	; (800a934 <perfect_pass+0x2bc>)
 800a8fa:	2207      	movs	r2, #7
 800a8fc:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800a8fe:	4b0e      	ldr	r3, [pc, #56]	; (800a938 <perfect_pass+0x2c0>)
 800a900:	2207      	movs	r2, #7
 800a902:	701a      	strb	r2, [r3, #0]
					break;
 800a904:	e3c2      	b.n	800b08c <perfect_pass+0xa14>
 800a906:	bf00      	nop
 800a908:	080126f4 	.word	0x080126f4
 800a90c:	20000aec 	.word	0x20000aec
 800a910:	080123a0 	.word	0x080123a0
 800a914:	40020000 	.word	0x40020000
 800a918:	080125dc 	.word	0x080125dc
 800a91c:	20000f68 	.word	0x20000f68
 800a920:	20000456 	.word	0x20000456
 800a924:	200015c8 	.word	0x200015c8
 800a928:	20000bb1 	.word	0x20000bb1
 800a92c:	20000454 	.word	0x20000454
 800a930:	20000f7c 	.word	0x20000f7c
 800a934:	20000bb0 	.word	0x20000bb0
 800a938:	20000b4c 	.word	0x20000b4c
 800a93c:	08012594 	.word	0x08012594
 800a940:	20000457 	.word	0x20000457
 800a944:	080125a4 	.word	0x080125a4
				case 4:
					//----a
					printf("pass press 4.\n");
 800a948:	4843      	ldr	r0, [pc, #268]	; (800aa58 <perfect_pass+0x3e0>)
 800a94a:	f006 fc7f 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 800a94e:	4a43      	ldr	r2, [pc, #268]	; (800aa5c <perfect_pass+0x3e4>)
 800a950:	8813      	ldrh	r3, [r2, #0]
 800a952:	f043 0320 	orr.w	r3, r3, #32
 800a956:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800a958:	4a40      	ldr	r2, [pc, #256]	; (800aa5c <perfect_pass+0x3e4>)
 800a95a:	8813      	ldrh	r3, [r2, #0]
 800a95c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a960:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 800a962:	4a3e      	ldr	r2, [pc, #248]	; (800aa5c <perfect_pass+0x3e4>)
 800a964:	8813      	ldrh	r3, [r2, #0]
 800a966:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a96a:	8013      	strh	r3, [r2, #0]
					run_mode = MIDDLE;
 800a96c:	4b3c      	ldr	r3, [pc, #240]	; (800aa60 <perfect_pass+0x3e8>)
 800a96e:	2202      	movs	r2, #2
 800a970:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800a972:	4b3c      	ldr	r3, [pc, #240]	; (800aa64 <perfect_pass+0x3ec>)
 800a974:	2200      	movs	r2, #0
 800a976:	701a      	strb	r2, [r3, #0]
					goal_mode = 2;
 800a978:	4b3b      	ldr	r3, [pc, #236]	; (800aa68 <perfect_pass+0x3f0>)
 800a97a:	2202      	movs	r2, #2
 800a97c:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 800a97e:	4b3b      	ldr	r3, [pc, #236]	; (800aa6c <perfect_pass+0x3f4>)
 800a980:	f241 3288 	movw	r2, #5000	; 0x1388
 800a984:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 800;
 800a986:	4b3a      	ldr	r3, [pc, #232]	; (800aa70 <perfect_pass+0x3f8>)
 800a988:	f44f 7248 	mov.w	r2, #800	; 0x320
 800a98c:	801a      	strh	r2, [r3, #0]

					pass_mode = 4;
 800a98e:	4b39      	ldr	r3, [pc, #228]	; (800aa74 <perfect_pass+0x3fc>)
 800a990:	2204      	movs	r2, #4
 800a992:	701a      	strb	r2, [r3, #0]

					goal_x = 7;
 800a994:	4b38      	ldr	r3, [pc, #224]	; (800aa78 <perfect_pass+0x400>)
 800a996:	2207      	movs	r2, #7
 800a998:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800a99a:	4b38      	ldr	r3, [pc, #224]	; (800aa7c <perfect_pass+0x404>)
 800a99c:	2207      	movs	r2, #7
 800a99e:	701a      	strb	r2, [r3, #0]

					get_base();
 800a9a0:	f005 fdba 	bl	8010518 <get_base>

					searchF4();
 800a9a4:	f003 fb52 	bl	800e04c <searchF4>
					HAL_Delay(2000);
 800a9a8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800a9ac:	f7f6 fb36 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800a9b0:	4b32      	ldr	r3, [pc, #200]	; (800aa7c <perfect_pass+0x404>)
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	701a      	strb	r2, [r3, #0]
 800a9b6:	4b31      	ldr	r3, [pc, #196]	; (800aa7c <perfect_pass+0x404>)
 800a9b8:	781a      	ldrb	r2, [r3, #0]
 800a9ba:	4b2f      	ldr	r3, [pc, #188]	; (800aa78 <perfect_pass+0x400>)
 800a9bc:	701a      	strb	r2, [r3, #0]
					searchF4();
 800a9be:	f003 fb45 	bl	800e04c <searchF4>

					goal_x = 7;
 800a9c2:	4b2d      	ldr	r3, [pc, #180]	; (800aa78 <perfect_pass+0x400>)
 800a9c4:	2207      	movs	r2, #7
 800a9c6:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800a9c8:	4b2c      	ldr	r3, [pc, #176]	; (800aa7c <perfect_pass+0x404>)
 800a9ca:	2207      	movs	r2, #7
 800a9cc:	701a      	strb	r2, [r3, #0]
					break;
 800a9ce:	e35d      	b.n	800b08c <perfect_pass+0xa14>

				case 5:
					//----a
					printf("pass press 4.\n");
 800a9d0:	4821      	ldr	r0, [pc, #132]	; (800aa58 <perfect_pass+0x3e0>)
 800a9d2:	f006 fc3b 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 800a9d6:	4a21      	ldr	r2, [pc, #132]	; (800aa5c <perfect_pass+0x3e4>)
 800a9d8:	8813      	ldrh	r3, [r2, #0]
 800a9da:	f043 0320 	orr.w	r3, r3, #32
 800a9de:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800a9e0:	4a1e      	ldr	r2, [pc, #120]	; (800aa5c <perfect_pass+0x3e4>)
 800a9e2:	8813      	ldrh	r3, [r2, #0]
 800a9e4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a9e8:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 800a9ea:	4a1c      	ldr	r2, [pc, #112]	; (800aa5c <perfect_pass+0x3e4>)
 800a9ec:	8813      	ldrh	r3, [r2, #0]
 800a9ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a9f2:	8013      	strh	r3, [r2, #0]
					run_mode = HIGH;
 800a9f4:	4b1a      	ldr	r3, [pc, #104]	; (800aa60 <perfect_pass+0x3e8>)
 800a9f6:	2203      	movs	r2, #3
 800a9f8:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800a9fa:	4b1a      	ldr	r3, [pc, #104]	; (800aa64 <perfect_pass+0x3ec>)
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	701a      	strb	r2, [r3, #0]
					goal_mode = 2;
 800aa00:	4b19      	ldr	r3, [pc, #100]	; (800aa68 <perfect_pass+0x3f0>)
 800aa02:	2202      	movs	r2, #2
 800aa04:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 800aa06:	4b19      	ldr	r3, [pc, #100]	; (800aa6c <perfect_pass+0x3f4>)
 800aa08:	f241 3288 	movw	r2, #5000	; 0x1388
 800aa0c:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1200;
 800aa0e:	4b18      	ldr	r3, [pc, #96]	; (800aa70 <perfect_pass+0x3f8>)
 800aa10:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800aa14:	801a      	strh	r2, [r3, #0]

					pass_mode = 4;
 800aa16:	4b17      	ldr	r3, [pc, #92]	; (800aa74 <perfect_pass+0x3fc>)
 800aa18:	2204      	movs	r2, #4
 800aa1a:	701a      	strb	r2, [r3, #0]

					goal_x = 7;
 800aa1c:	4b16      	ldr	r3, [pc, #88]	; (800aa78 <perfect_pass+0x400>)
 800aa1e:	2207      	movs	r2, #7
 800aa20:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800aa22:	4b16      	ldr	r3, [pc, #88]	; (800aa7c <perfect_pass+0x404>)
 800aa24:	2207      	movs	r2, #7
 800aa26:	701a      	strb	r2, [r3, #0]

					get_base();
 800aa28:	f005 fd76 	bl	8010518 <get_base>

					searchF4();
 800aa2c:	f003 fb0e 	bl	800e04c <searchF4>
					HAL_Delay(2000);
 800aa30:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800aa34:	f7f6 faf2 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800aa38:	4b10      	ldr	r3, [pc, #64]	; (800aa7c <perfect_pass+0x404>)
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	701a      	strb	r2, [r3, #0]
 800aa3e:	4b0f      	ldr	r3, [pc, #60]	; (800aa7c <perfect_pass+0x404>)
 800aa40:	781a      	ldrb	r2, [r3, #0]
 800aa42:	4b0d      	ldr	r3, [pc, #52]	; (800aa78 <perfect_pass+0x400>)
 800aa44:	701a      	strb	r2, [r3, #0]
					searchF4();
 800aa46:	f003 fb01 	bl	800e04c <searchF4>

					goal_x = 7;
 800aa4a:	4b0b      	ldr	r3, [pc, #44]	; (800aa78 <perfect_pass+0x400>)
 800aa4c:	2207      	movs	r2, #7
 800aa4e:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800aa50:	4b0a      	ldr	r3, [pc, #40]	; (800aa7c <perfect_pass+0x404>)
 800aa52:	2207      	movs	r2, #7
 800aa54:	701a      	strb	r2, [r3, #0]
					break;
 800aa56:	e319      	b.n	800b08c <perfect_pass+0xa14>
 800aa58:	080125b4 	.word	0x080125b4
 800aa5c:	20000f68 	.word	0x20000f68
 800aa60:	20000456 	.word	0x20000456
 800aa64:	200015c8 	.word	0x200015c8
 800aa68:	20000bb1 	.word	0x20000bb1
 800aa6c:	20000454 	.word	0x20000454
 800aa70:	20000f7c 	.word	0x20000f7c
 800aa74:	20000457 	.word	0x20000457
 800aa78:	20000bb0 	.word	0x20000bb0
 800aa7c:	20000b4c 	.word	0x20000b4c
				case 6:
					//----a----
					printf("First Run.\n");
 800aa80:	489d      	ldr	r0, [pc, #628]	; (800acf8 <perfect_pass+0x680>)
 800aa82:	f006 fbe3 	bl	801124c <puts>
					MF.FLAG.SCND = 0;
 800aa86:	4a9d      	ldr	r2, [pc, #628]	; (800acfc <perfect_pass+0x684>)
 800aa88:	8813      	ldrh	r3, [r2, #0]
 800aa8a:	f36f 1345 	bfc	r3, #5, #1
 800aa8e:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800aa90:	4a9a      	ldr	r2, [pc, #616]	; (800acfc <perfect_pass+0x684>)
 800aa92:	8813      	ldrh	r3, [r2, #0]
 800aa94:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800aa98:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 0;
 800aa9a:	4a98      	ldr	r2, [pc, #608]	; (800acfc <perfect_pass+0x684>)
 800aa9c:	8813      	ldrh	r3, [r2, #0]
 800aa9e:	f36f 238a 	bfc	r3, #10, #1
 800aaa2:	8013      	strh	r3, [r2, #0]
					run_mode = MIDDLE;
 800aaa4:	4b96      	ldr	r3, [pc, #600]	; (800ad00 <perfect_pass+0x688>)
 800aaa6:	2202      	movs	r2, #2
 800aaa8:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800aaaa:	4b96      	ldr	r3, [pc, #600]	; (800ad04 <perfect_pass+0x68c>)
 800aaac:	2200      	movs	r2, #0
 800aaae:	701a      	strb	r2, [r3, #0]
					goal_mode = 2;
 800aab0:	4b95      	ldr	r3, [pc, #596]	; (800ad08 <perfect_pass+0x690>)
 800aab2:	2202      	movs	r2, #2
 800aab4:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 800aab6:	4b95      	ldr	r3, [pc, #596]	; (800ad0c <perfect_pass+0x694>)
 800aab8:	f241 3288 	movw	r2, #5000	; 0x1388
 800aabc:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 800;
 800aabe:	4b94      	ldr	r3, [pc, #592]	; (800ad10 <perfect_pass+0x698>)
 800aac0:	f44f 7248 	mov.w	r2, #800	; 0x320
 800aac4:	801a      	strh	r2, [r3, #0]

					goal_x = GOAL_X;
 800aac6:	4b93      	ldr	r3, [pc, #588]	; (800ad14 <perfect_pass+0x69c>)
 800aac8:	2209      	movs	r2, #9
 800aaca:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 800aacc:	4b92      	ldr	r3, [pc, #584]	; (800ad18 <perfect_pass+0x6a0>)
 800aace:	2207      	movs	r2, #7
 800aad0:	701a      	strb	r2, [r3, #0]

					get_base();
 800aad2:	f005 fd21 	bl	8010518 <get_base>

					searchC();
 800aad6:	f002 fe8f 	bl	800d7f8 <searchC>
					HAL_Delay(2000);
 800aada:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800aade:	f7f6 fa9d 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800aae2:	4b8d      	ldr	r3, [pc, #564]	; (800ad18 <perfect_pass+0x6a0>)
 800aae4:	2200      	movs	r2, #0
 800aae6:	701a      	strb	r2, [r3, #0]
 800aae8:	4b8b      	ldr	r3, [pc, #556]	; (800ad18 <perfect_pass+0x6a0>)
 800aaea:	781a      	ldrb	r2, [r3, #0]
 800aaec:	4b89      	ldr	r3, [pc, #548]	; (800ad14 <perfect_pass+0x69c>)
 800aaee:	701a      	strb	r2, [r3, #0]
					searchC();
 800aaf0:	f002 fe82 	bl	800d7f8 <searchC>

					degree_z = target_degree_z;
 800aaf4:	4b89      	ldr	r3, [pc, #548]	; (800ad1c <perfect_pass+0x6a4>)
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	4a89      	ldr	r2, [pc, #548]	; (800ad20 <perfect_pass+0x6a8>)
 800aafa:	6013      	str	r3, [r2, #0]
					HAL_Delay(2000);
 800aafc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800ab00:	f7f6 fa8c 	bl	800101c <HAL_Delay>


					//----a+ speed2----
					printf("Second Run. (Continuous)\n");
 800ab04:	4887      	ldr	r0, [pc, #540]	; (800ad24 <perfect_pass+0x6ac>)
 800ab06:	f006 fba1 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 800ab0a:	4a7c      	ldr	r2, [pc, #496]	; (800acfc <perfect_pass+0x684>)
 800ab0c:	8813      	ldrh	r3, [r2, #0]
 800ab0e:	f043 0320 	orr.w	r3, r3, #32
 800ab12:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800ab14:	4a79      	ldr	r2, [pc, #484]	; (800acfc <perfect_pass+0x684>)
 800ab16:	8813      	ldrh	r3, [r2, #0]
 800ab18:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ab1c:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 800ab1e:	4a77      	ldr	r2, [pc, #476]	; (800acfc <perfect_pass+0x684>)
 800ab20:	8813      	ldrh	r3, [r2, #0]
 800ab22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ab26:	8013      	strh	r3, [r2, #0]
					run_mode = MIDDLE;
 800ab28:	4b75      	ldr	r3, [pc, #468]	; (800ad00 <perfect_pass+0x688>)
 800ab2a:	2202      	movs	r2, #2
 800ab2c:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800ab2e:	4b75      	ldr	r3, [pc, #468]	; (800ad04 <perfect_pass+0x68c>)
 800ab30:	2200      	movs	r2, #0
 800ab32:	701a      	strb	r2, [r3, #0]
					goal_mode = 2;
 800ab34:	4b74      	ldr	r3, [pc, #464]	; (800ad08 <perfect_pass+0x690>)
 800ab36:	2202      	movs	r2, #2
 800ab38:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 800ab3a:	4b74      	ldr	r3, [pc, #464]	; (800ad0c <perfect_pass+0x694>)
 800ab3c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab40:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1200;
 800ab42:	4b73      	ldr	r3, [pc, #460]	; (800ad10 <perfect_pass+0x698>)
 800ab44:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800ab48:	801a      	strh	r2, [r3, #0]
					goal_x = GOAL_X;
 800ab4a:	4b72      	ldr	r3, [pc, #456]	; (800ad14 <perfect_pass+0x69c>)
 800ab4c:	2209      	movs	r2, #9
 800ab4e:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 800ab50:	4b71      	ldr	r3, [pc, #452]	; (800ad18 <perfect_pass+0x6a0>)
 800ab52:	2207      	movs	r2, #7
 800ab54:	701a      	strb	r2, [r3, #0]

					searchD();
 800ab56:	f002 ffc5 	bl	800dae4 <searchD>
					HAL_Delay(2000);
 800ab5a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800ab5e:	f7f6 fa5d 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800ab62:	4b6d      	ldr	r3, [pc, #436]	; (800ad18 <perfect_pass+0x6a0>)
 800ab64:	2200      	movs	r2, #0
 800ab66:	701a      	strb	r2, [r3, #0]
 800ab68:	4b6b      	ldr	r3, [pc, #428]	; (800ad18 <perfect_pass+0x6a0>)
 800ab6a:	781a      	ldrb	r2, [r3, #0]
 800ab6c:	4b69      	ldr	r3, [pc, #420]	; (800ad14 <perfect_pass+0x69c>)
 800ab6e:	701a      	strb	r2, [r3, #0]
					searchD();
 800ab70:	f002 ffb8 	bl	800dae4 <searchD>

					degree_z = target_degree_z;
 800ab74:	4b69      	ldr	r3, [pc, #420]	; (800ad1c <perfect_pass+0x6a4>)
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	4a69      	ldr	r2, [pc, #420]	; (800ad20 <perfect_pass+0x6a8>)
 800ab7a:	6013      	str	r3, [r2, #0]
					HAL_Delay(2000);
 800ab7c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800ab80:	f7f6 fa4c 	bl	800101c <HAL_Delay>
					degree_z = target_degree_z;
					HAL_Delay(2000);

*/
					//----aHigh Speed + ----
					printf("Second Run. (Slalom)\n");
 800ab84:	4868      	ldr	r0, [pc, #416]	; (800ad28 <perfect_pass+0x6b0>)
 800ab86:	f006 fb61 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 800ab8a:	4a5c      	ldr	r2, [pc, #368]	; (800acfc <perfect_pass+0x684>)
 800ab8c:	8813      	ldrh	r3, [r2, #0]
 800ab8e:	f043 0320 	orr.w	r3, r3, #32
 800ab92:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800ab94:	4a59      	ldr	r2, [pc, #356]	; (800acfc <perfect_pass+0x684>)
 800ab96:	8813      	ldrh	r3, [r2, #0]
 800ab98:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ab9c:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 800ab9e:	4a57      	ldr	r2, [pc, #348]	; (800acfc <perfect_pass+0x684>)
 800aba0:	8813      	ldrh	r3, [r2, #0]
 800aba2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800aba6:	8013      	strh	r3, [r2, #0]
					run_mode = HIGH;
 800aba8:	4b55      	ldr	r3, [pc, #340]	; (800ad00 <perfect_pass+0x688>)
 800abaa:	2203      	movs	r2, #3
 800abac:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800abae:	4b55      	ldr	r3, [pc, #340]	; (800ad04 <perfect_pass+0x68c>)
 800abb0:	2200      	movs	r2, #0
 800abb2:	701a      	strb	r2, [r3, #0]
					goal_mode = 2;
 800abb4:	4b54      	ldr	r3, [pc, #336]	; (800ad08 <perfect_pass+0x690>)
 800abb6:	2202      	movs	r2, #2
 800abb8:	701a      	strb	r2, [r3, #0]
					accel_hs = 10000;
 800abba:	4b54      	ldr	r3, [pc, #336]	; (800ad0c <perfect_pass+0x694>)
 800abbc:	f242 7210 	movw	r2, #10000	; 0x2710
 800abc0:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1200;
 800abc2:	4b53      	ldr	r3, [pc, #332]	; (800ad10 <perfect_pass+0x698>)
 800abc4:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800abc8:	801a      	strh	r2, [r3, #0]
					goal_x = GOAL_X;
 800abca:	4b52      	ldr	r3, [pc, #328]	; (800ad14 <perfect_pass+0x69c>)
 800abcc:	2209      	movs	r2, #9
 800abce:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 800abd0:	4b51      	ldr	r3, [pc, #324]	; (800ad18 <perfect_pass+0x6a0>)
 800abd2:	2207      	movs	r2, #7
 800abd4:	701a      	strb	r2, [r3, #0]

					searchD();
 800abd6:	f002 ff85 	bl	800dae4 <searchD>
					HAL_Delay(2000);
 800abda:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800abde:	f7f6 fa1d 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800abe2:	4b4d      	ldr	r3, [pc, #308]	; (800ad18 <perfect_pass+0x6a0>)
 800abe4:	2200      	movs	r2, #0
 800abe6:	701a      	strb	r2, [r3, #0]
 800abe8:	4b4b      	ldr	r3, [pc, #300]	; (800ad18 <perfect_pass+0x6a0>)
 800abea:	781a      	ldrb	r2, [r3, #0]
 800abec:	4b49      	ldr	r3, [pc, #292]	; (800ad14 <perfect_pass+0x69c>)
 800abee:	701a      	strb	r2, [r3, #0]
					searchD();
 800abf0:	f002 ff78 	bl	800dae4 <searchD>

					degree_z = target_degree_z;
 800abf4:	4b49      	ldr	r3, [pc, #292]	; (800ad1c <perfect_pass+0x6a4>)
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	4a49      	ldr	r2, [pc, #292]	; (800ad20 <perfect_pass+0x6a8>)
 800abfa:	6013      	str	r3, [r2, #0]
					HAL_Delay(2000);
 800abfc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800ac00:	f7f6 fa0c 	bl	800101c <HAL_Delay>


					//----aHigh Speed +  Speed2----
					printf("Second Run. (Slalom)\n");
 800ac04:	4848      	ldr	r0, [pc, #288]	; (800ad28 <perfect_pass+0x6b0>)
 800ac06:	f006 fb21 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 800ac0a:	4a3c      	ldr	r2, [pc, #240]	; (800acfc <perfect_pass+0x684>)
 800ac0c:	8813      	ldrh	r3, [r2, #0]
 800ac0e:	f043 0320 	orr.w	r3, r3, #32
 800ac12:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800ac14:	4a39      	ldr	r2, [pc, #228]	; (800acfc <perfect_pass+0x684>)
 800ac16:	8813      	ldrh	r3, [r2, #0]
 800ac18:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ac1c:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 800ac1e:	4a37      	ldr	r2, [pc, #220]	; (800acfc <perfect_pass+0x684>)
 800ac20:	8813      	ldrh	r3, [r2, #0]
 800ac22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ac26:	8013      	strh	r3, [r2, #0]
					run_mode = HIGH;
 800ac28:	4b35      	ldr	r3, [pc, #212]	; (800ad00 <perfect_pass+0x688>)
 800ac2a:	2203      	movs	r2, #3
 800ac2c:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800ac2e:	4b35      	ldr	r3, [pc, #212]	; (800ad04 <perfect_pass+0x68c>)
 800ac30:	2200      	movs	r2, #0
 800ac32:	701a      	strb	r2, [r3, #0]
					goal_mode = 2;
 800ac34:	4b34      	ldr	r3, [pc, #208]	; (800ad08 <perfect_pass+0x690>)
 800ac36:	2202      	movs	r2, #2
 800ac38:	701a      	strb	r2, [r3, #0]
					accel_hs = 10000;
 800ac3a:	4b34      	ldr	r3, [pc, #208]	; (800ad0c <perfect_pass+0x694>)
 800ac3c:	f242 7210 	movw	r2, #10000	; 0x2710
 800ac40:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1600;
 800ac42:	4b33      	ldr	r3, [pc, #204]	; (800ad10 <perfect_pass+0x698>)
 800ac44:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800ac48:	801a      	strh	r2, [r3, #0]
					goal_x = GOAL_X;
 800ac4a:	4b32      	ldr	r3, [pc, #200]	; (800ad14 <perfect_pass+0x69c>)
 800ac4c:	2209      	movs	r2, #9
 800ac4e:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 800ac50:	4b31      	ldr	r3, [pc, #196]	; (800ad18 <perfect_pass+0x6a0>)
 800ac52:	2207      	movs	r2, #7
 800ac54:	701a      	strb	r2, [r3, #0]

					searchD();
 800ac56:	f002 ff45 	bl	800dae4 <searchD>
					HAL_Delay(2000);
 800ac5a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800ac5e:	f7f6 f9dd 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800ac62:	4b2d      	ldr	r3, [pc, #180]	; (800ad18 <perfect_pass+0x6a0>)
 800ac64:	2200      	movs	r2, #0
 800ac66:	701a      	strb	r2, [r3, #0]
 800ac68:	4b2b      	ldr	r3, [pc, #172]	; (800ad18 <perfect_pass+0x6a0>)
 800ac6a:	781a      	ldrb	r2, [r3, #0]
 800ac6c:	4b29      	ldr	r3, [pc, #164]	; (800ad14 <perfect_pass+0x69c>)
 800ac6e:	701a      	strb	r2, [r3, #0]
					searchD();
 800ac70:	f002 ff38 	bl	800dae4 <searchD>

					degree_z = target_degree_z;
 800ac74:	4b29      	ldr	r3, [pc, #164]	; (800ad1c <perfect_pass+0x6a4>)
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	4a29      	ldr	r2, [pc, #164]	; (800ad20 <perfect_pass+0x6a8>)
 800ac7a:	6013      	str	r3, [r2, #0]
					HAL_Delay(2000);
 800ac7c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800ac80:	f7f6 f9cc 	bl	800101c <HAL_Delay>


					//----aHigh Speed +  Speed3----
					printf("Second Run. (Slalom)\n");
 800ac84:	4828      	ldr	r0, [pc, #160]	; (800ad28 <perfect_pass+0x6b0>)
 800ac86:	f006 fae1 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 800ac8a:	4a1c      	ldr	r2, [pc, #112]	; (800acfc <perfect_pass+0x684>)
 800ac8c:	8813      	ldrh	r3, [r2, #0]
 800ac8e:	f043 0320 	orr.w	r3, r3, #32
 800ac92:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800ac94:	4a19      	ldr	r2, [pc, #100]	; (800acfc <perfect_pass+0x684>)
 800ac96:	8813      	ldrh	r3, [r2, #0]
 800ac98:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ac9c:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 800ac9e:	4a17      	ldr	r2, [pc, #92]	; (800acfc <perfect_pass+0x684>)
 800aca0:	8813      	ldrh	r3, [r2, #0]
 800aca2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800aca6:	8013      	strh	r3, [r2, #0]
					run_mode = HIGH;
 800aca8:	4b15      	ldr	r3, [pc, #84]	; (800ad00 <perfect_pass+0x688>)
 800acaa:	2203      	movs	r2, #3
 800acac:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800acae:	4b15      	ldr	r3, [pc, #84]	; (800ad04 <perfect_pass+0x68c>)
 800acb0:	2200      	movs	r2, #0
 800acb2:	701a      	strb	r2, [r3, #0]
					goal_mode = 2;
 800acb4:	4b14      	ldr	r3, [pc, #80]	; (800ad08 <perfect_pass+0x690>)
 800acb6:	2202      	movs	r2, #2
 800acb8:	701a      	strb	r2, [r3, #0]
					accel_hs = 20000;
 800acba:	4b14      	ldr	r3, [pc, #80]	; (800ad0c <perfect_pass+0x694>)
 800acbc:	f644 6220 	movw	r2, #20000	; 0x4e20
 800acc0:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 2000;
 800acc2:	4b13      	ldr	r3, [pc, #76]	; (800ad10 <perfect_pass+0x698>)
 800acc4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800acc8:	801a      	strh	r2, [r3, #0]
					goal_x = GOAL_X;
 800acca:	4b12      	ldr	r3, [pc, #72]	; (800ad14 <perfect_pass+0x69c>)
 800accc:	2209      	movs	r2, #9
 800acce:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 800acd0:	4b11      	ldr	r3, [pc, #68]	; (800ad18 <perfect_pass+0x6a0>)
 800acd2:	2207      	movs	r2, #7
 800acd4:	701a      	strb	r2, [r3, #0]

					searchD();
 800acd6:	f002 ff05 	bl	800dae4 <searchD>
					HAL_Delay(2000);
 800acda:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800acde:	f7f6 f99d 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800ace2:	4b0d      	ldr	r3, [pc, #52]	; (800ad18 <perfect_pass+0x6a0>)
 800ace4:	2200      	movs	r2, #0
 800ace6:	701a      	strb	r2, [r3, #0]
 800ace8:	4b0b      	ldr	r3, [pc, #44]	; (800ad18 <perfect_pass+0x6a0>)
 800acea:	781a      	ldrb	r2, [r3, #0]
 800acec:	4b09      	ldr	r3, [pc, #36]	; (800ad14 <perfect_pass+0x69c>)
 800acee:	701a      	strb	r2, [r3, #0]
					searchD();
 800acf0:	f002 fef8 	bl	800dae4 <searchD>
					searchF4();

					goal_x = 7;
					goal_y = 7;

*/					break;
 800acf4:	e1ca      	b.n	800b08c <perfect_pass+0xa14>
 800acf6:	bf00      	nop
 800acf8:	080125dc 	.word	0x080125dc
 800acfc:	20000f68 	.word	0x20000f68
 800ad00:	20000456 	.word	0x20000456
 800ad04:	200015c8 	.word	0x200015c8
 800ad08:	20000bb1 	.word	0x20000bb1
 800ad0c:	20000454 	.word	0x20000454
 800ad10:	20000f7c 	.word	0x20000f7c
 800ad14:	20000bb0 	.word	0x20000bb0
 800ad18:	20000b4c 	.word	0x20000b4c
 800ad1c:	20000bf8 	.word	0x20000bf8
 800ad20:	20000b5c 	.word	0x20000b5c
 800ad24:	08012600 	.word	0x08012600
 800ad28:	08012634 	.word	0x08012634

					break;
				case 7:
					//----a----
					printf("First Run.\n");
 800ad2c:	48b3      	ldr	r0, [pc, #716]	; (800affc <perfect_pass+0x984>)
 800ad2e:	f006 fa8d 	bl	801124c <puts>
					MF.FLAG.SCND = 0;
 800ad32:	4ab3      	ldr	r2, [pc, #716]	; (800b000 <perfect_pass+0x988>)
 800ad34:	8813      	ldrh	r3, [r2, #0]
 800ad36:	f36f 1345 	bfc	r3, #5, #1
 800ad3a:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800ad3c:	4ab0      	ldr	r2, [pc, #704]	; (800b000 <perfect_pass+0x988>)
 800ad3e:	8813      	ldrh	r3, [r2, #0]
 800ad40:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ad44:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 0;
 800ad46:	4aae      	ldr	r2, [pc, #696]	; (800b000 <perfect_pass+0x988>)
 800ad48:	8813      	ldrh	r3, [r2, #0]
 800ad4a:	f36f 238a 	bfc	r3, #10, #1
 800ad4e:	8013      	strh	r3, [r2, #0]
					run_mode = MIDDLE;
 800ad50:	4bac      	ldr	r3, [pc, #688]	; (800b004 <perfect_pass+0x98c>)
 800ad52:	2202      	movs	r2, #2
 800ad54:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800ad56:	4bac      	ldr	r3, [pc, #688]	; (800b008 <perfect_pass+0x990>)
 800ad58:	2200      	movs	r2, #0
 800ad5a:	701a      	strb	r2, [r3, #0]
					goal_mode = 2;
 800ad5c:	4bab      	ldr	r3, [pc, #684]	; (800b00c <perfect_pass+0x994>)
 800ad5e:	2202      	movs	r2, #2
 800ad60:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 800ad62:	4bab      	ldr	r3, [pc, #684]	; (800b010 <perfect_pass+0x998>)
 800ad64:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad68:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 800;
 800ad6a:	4baa      	ldr	r3, [pc, #680]	; (800b014 <perfect_pass+0x99c>)
 800ad6c:	f44f 7248 	mov.w	r2, #800	; 0x320
 800ad70:	801a      	strh	r2, [r3, #0]

					goal_x = 7;
 800ad72:	4ba9      	ldr	r3, [pc, #676]	; (800b018 <perfect_pass+0x9a0>)
 800ad74:	2207      	movs	r2, #7
 800ad76:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800ad78:	4ba8      	ldr	r3, [pc, #672]	; (800b01c <perfect_pass+0x9a4>)
 800ad7a:	2207      	movs	r2, #7
 800ad7c:	701a      	strb	r2, [r3, #0]

					get_base();
 800ad7e:	f005 fbcb 	bl	8010518 <get_base>

					searchC();
 800ad82:	f002 fd39 	bl	800d7f8 <searchC>
					HAL_Delay(2000);
 800ad86:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800ad8a:	f7f6 f947 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800ad8e:	4ba3      	ldr	r3, [pc, #652]	; (800b01c <perfect_pass+0x9a4>)
 800ad90:	2200      	movs	r2, #0
 800ad92:	701a      	strb	r2, [r3, #0]
 800ad94:	4ba1      	ldr	r3, [pc, #644]	; (800b01c <perfect_pass+0x9a4>)
 800ad96:	781a      	ldrb	r2, [r3, #0]
 800ad98:	4b9f      	ldr	r3, [pc, #636]	; (800b018 <perfect_pass+0x9a0>)
 800ad9a:	701a      	strb	r2, [r3, #0]
					searchC();
 800ad9c:	f002 fd2c 	bl	800d7f8 <searchC>

					degree_z = target_degree_z;
 800ada0:	4b9f      	ldr	r3, [pc, #636]	; (800b020 <perfect_pass+0x9a8>)
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	4a9f      	ldr	r2, [pc, #636]	; (800b024 <perfect_pass+0x9ac>)
 800ada6:	6013      	str	r3, [r2, #0]
					HAL_Delay(2000);
 800ada8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800adac:	f7f6 f936 	bl	800101c <HAL_Delay>


					//----a+ speed2----
					printf("Second Run. (Continuous)\n");
 800adb0:	489d      	ldr	r0, [pc, #628]	; (800b028 <perfect_pass+0x9b0>)
 800adb2:	f006 fa4b 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 800adb6:	4a92      	ldr	r2, [pc, #584]	; (800b000 <perfect_pass+0x988>)
 800adb8:	8813      	ldrh	r3, [r2, #0]
 800adba:	f043 0320 	orr.w	r3, r3, #32
 800adbe:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800adc0:	4a8f      	ldr	r2, [pc, #572]	; (800b000 <perfect_pass+0x988>)
 800adc2:	8813      	ldrh	r3, [r2, #0]
 800adc4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800adc8:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 800adca:	4a8d      	ldr	r2, [pc, #564]	; (800b000 <perfect_pass+0x988>)
 800adcc:	8813      	ldrh	r3, [r2, #0]
 800adce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800add2:	8013      	strh	r3, [r2, #0]
					run_mode = MIDDLE;
 800add4:	4b8b      	ldr	r3, [pc, #556]	; (800b004 <perfect_pass+0x98c>)
 800add6:	2202      	movs	r2, #2
 800add8:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800adda:	4b8b      	ldr	r3, [pc, #556]	; (800b008 <perfect_pass+0x990>)
 800addc:	2200      	movs	r2, #0
 800adde:	701a      	strb	r2, [r3, #0]
					goal_mode = 2;
 800ade0:	4b8a      	ldr	r3, [pc, #552]	; (800b00c <perfect_pass+0x994>)
 800ade2:	2202      	movs	r2, #2
 800ade4:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 800ade6:	4b8a      	ldr	r3, [pc, #552]	; (800b010 <perfect_pass+0x998>)
 800ade8:	f241 3288 	movw	r2, #5000	; 0x1388
 800adec:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1200;
 800adee:	4b89      	ldr	r3, [pc, #548]	; (800b014 <perfect_pass+0x99c>)
 800adf0:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800adf4:	801a      	strh	r2, [r3, #0]
					goal_x = 7;
 800adf6:	4b88      	ldr	r3, [pc, #544]	; (800b018 <perfect_pass+0x9a0>)
 800adf8:	2207      	movs	r2, #7
 800adfa:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800adfc:	4b87      	ldr	r3, [pc, #540]	; (800b01c <perfect_pass+0x9a4>)
 800adfe:	2207      	movs	r2, #7
 800ae00:	701a      	strb	r2, [r3, #0]

					searchD();
 800ae02:	f002 fe6f 	bl	800dae4 <searchD>
					HAL_Delay(2000);
 800ae06:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800ae0a:	f7f6 f907 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800ae0e:	4b83      	ldr	r3, [pc, #524]	; (800b01c <perfect_pass+0x9a4>)
 800ae10:	2200      	movs	r2, #0
 800ae12:	701a      	strb	r2, [r3, #0]
 800ae14:	4b81      	ldr	r3, [pc, #516]	; (800b01c <perfect_pass+0x9a4>)
 800ae16:	781a      	ldrb	r2, [r3, #0]
 800ae18:	4b7f      	ldr	r3, [pc, #508]	; (800b018 <perfect_pass+0x9a0>)
 800ae1a:	701a      	strb	r2, [r3, #0]
					searchD();
 800ae1c:	f002 fe62 	bl	800dae4 <searchD>

					degree_z = target_degree_z;
 800ae20:	4b7f      	ldr	r3, [pc, #508]	; (800b020 <perfect_pass+0x9a8>)
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	4a7f      	ldr	r2, [pc, #508]	; (800b024 <perfect_pass+0x9ac>)
 800ae26:	6013      	str	r3, [r2, #0]
					HAL_Delay(2000);
 800ae28:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800ae2c:	f7f6 f8f6 	bl	800101c <HAL_Delay>


					//----a(adv_pos)+----
					printf("pass press 3.\n");
 800ae30:	487e      	ldr	r0, [pc, #504]	; (800b02c <perfect_pass+0x9b4>)
 800ae32:	f006 fa0b 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 800ae36:	4a72      	ldr	r2, [pc, #456]	; (800b000 <perfect_pass+0x988>)
 800ae38:	8813      	ldrh	r3, [r2, #0]
 800ae3a:	f043 0320 	orr.w	r3, r3, #32
 800ae3e:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800ae40:	4a6f      	ldr	r2, [pc, #444]	; (800b000 <perfect_pass+0x988>)
 800ae42:	8813      	ldrh	r3, [r2, #0]
 800ae44:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ae48:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 800ae4a:	4a6d      	ldr	r2, [pc, #436]	; (800b000 <perfect_pass+0x988>)
 800ae4c:	8813      	ldrh	r3, [r2, #0]
 800ae4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ae52:	8013      	strh	r3, [r2, #0]
					run_mode = MIDDLE;
 800ae54:	4b6b      	ldr	r3, [pc, #428]	; (800b004 <perfect_pass+0x98c>)
 800ae56:	2202      	movs	r2, #2
 800ae58:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800ae5a:	4b6b      	ldr	r3, [pc, #428]	; (800b008 <perfect_pass+0x990>)
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	701a      	strb	r2, [r3, #0]
					goal_mode = 1;
 800ae60:	4b6a      	ldr	r3, [pc, #424]	; (800b00c <perfect_pass+0x994>)
 800ae62:	2201      	movs	r2, #1
 800ae64:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 800ae66:	4b6a      	ldr	r3, [pc, #424]	; (800b010 <perfect_pass+0x998>)
 800ae68:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae6c:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1200;
 800ae6e:	4b69      	ldr	r3, [pc, #420]	; (800b014 <perfect_pass+0x99c>)
 800ae70:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800ae74:	801a      	strh	r2, [r3, #0]

					pass_mode = 3;						//aroute
 800ae76:	4b6e      	ldr	r3, [pc, #440]	; (800b030 <perfect_pass+0x9b8>)
 800ae78:	2203      	movs	r2, #3
 800ae7a:	701a      	strb	r2, [r3, #0]

					goal_x = 7;
 800ae7c:	4b66      	ldr	r3, [pc, #408]	; (800b018 <perfect_pass+0x9a0>)
 800ae7e:	2207      	movs	r2, #7
 800ae80:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800ae82:	4b66      	ldr	r3, [pc, #408]	; (800b01c <perfect_pass+0x9a4>)
 800ae84:	2207      	movs	r2, #7
 800ae86:	701a      	strb	r2, [r3, #0]

					searchF3();
 800ae88:	f002 fffe 	bl	800de88 <searchF3>
					HAL_Delay(2000);
 800ae8c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800ae90:	f7f6 f8c4 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800ae94:	4b61      	ldr	r3, [pc, #388]	; (800b01c <perfect_pass+0x9a4>)
 800ae96:	2200      	movs	r2, #0
 800ae98:	701a      	strb	r2, [r3, #0]
 800ae9a:	4b60      	ldr	r3, [pc, #384]	; (800b01c <perfect_pass+0x9a4>)
 800ae9c:	781a      	ldrb	r2, [r3, #0]
 800ae9e:	4b5e      	ldr	r3, [pc, #376]	; (800b018 <perfect_pass+0x9a0>)
 800aea0:	701a      	strb	r2, [r3, #0]
					searchF3();
 800aea2:	f002 fff1 	bl	800de88 <searchF3>

					driveC2(SETPOS_BACK);         //a
 800aea6:	2064      	movs	r0, #100	; 0x64
 800aea8:	f7fa fa96 	bl	80053d8 <driveC2>
					degree_z = target_degree_z;
 800aeac:	4b5c      	ldr	r3, [pc, #368]	; (800b020 <perfect_pass+0x9a8>)
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	4a5c      	ldr	r2, [pc, #368]	; (800b024 <perfect_pass+0x9ac>)
 800aeb2:	6013      	str	r3, [r2, #0]
					HAL_Delay(2000);
 800aeb4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800aeb8:	f7f6 f8b0 	bl	800101c <HAL_Delay>


					//----a
					printf("pass press 4.\n");
 800aebc:	485d      	ldr	r0, [pc, #372]	; (800b034 <perfect_pass+0x9bc>)
 800aebe:	f006 f9c5 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 800aec2:	4a4f      	ldr	r2, [pc, #316]	; (800b000 <perfect_pass+0x988>)
 800aec4:	8813      	ldrh	r3, [r2, #0]
 800aec6:	f043 0320 	orr.w	r3, r3, #32
 800aeca:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800aecc:	4a4c      	ldr	r2, [pc, #304]	; (800b000 <perfect_pass+0x988>)
 800aece:	8813      	ldrh	r3, [r2, #0]
 800aed0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800aed4:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 800aed6:	4a4a      	ldr	r2, [pc, #296]	; (800b000 <perfect_pass+0x988>)
 800aed8:	8813      	ldrh	r3, [r2, #0]
 800aeda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800aede:	8013      	strh	r3, [r2, #0]
					run_mode = HIGH;
 800aee0:	4b48      	ldr	r3, [pc, #288]	; (800b004 <perfect_pass+0x98c>)
 800aee2:	2203      	movs	r2, #3
 800aee4:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800aee6:	4b48      	ldr	r3, [pc, #288]	; (800b008 <perfect_pass+0x990>)
 800aee8:	2200      	movs	r2, #0
 800aeea:	701a      	strb	r2, [r3, #0]
					goal_mode = 1;
 800aeec:	4b47      	ldr	r3, [pc, #284]	; (800b00c <perfect_pass+0x994>)
 800aeee:	2201      	movs	r2, #1
 800aef0:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 800aef2:	4b47      	ldr	r3, [pc, #284]	; (800b010 <perfect_pass+0x998>)
 800aef4:	f241 3288 	movw	r2, #5000	; 0x1388
 800aef8:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1200;
 800aefa:	4b46      	ldr	r3, [pc, #280]	; (800b014 <perfect_pass+0x99c>)
 800aefc:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800af00:	801a      	strh	r2, [r3, #0]

					pass_mode = 4;
 800af02:	4b4b      	ldr	r3, [pc, #300]	; (800b030 <perfect_pass+0x9b8>)
 800af04:	2204      	movs	r2, #4
 800af06:	701a      	strb	r2, [r3, #0]

					goal_x = 7;
 800af08:	4b43      	ldr	r3, [pc, #268]	; (800b018 <perfect_pass+0x9a0>)
 800af0a:	2207      	movs	r2, #7
 800af0c:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800af0e:	4b43      	ldr	r3, [pc, #268]	; (800b01c <perfect_pass+0x9a4>)
 800af10:	2207      	movs	r2, #7
 800af12:	701a      	strb	r2, [r3, #0]

					searchF4();
 800af14:	f003 f89a 	bl	800e04c <searchF4>
					HAL_Delay(2000);
 800af18:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800af1c:	f7f6 f87e 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800af20:	4b3e      	ldr	r3, [pc, #248]	; (800b01c <perfect_pass+0x9a4>)
 800af22:	2200      	movs	r2, #0
 800af24:	701a      	strb	r2, [r3, #0]
 800af26:	4b3d      	ldr	r3, [pc, #244]	; (800b01c <perfect_pass+0x9a4>)
 800af28:	781a      	ldrb	r2, [r3, #0]
 800af2a:	4b3b      	ldr	r3, [pc, #236]	; (800b018 <perfect_pass+0x9a0>)
 800af2c:	701a      	strb	r2, [r3, #0]
					searchF4();
 800af2e:	f003 f88d 	bl	800e04c <searchF4>

					goal_x = 7;
 800af32:	4b39      	ldr	r3, [pc, #228]	; (800b018 <perfect_pass+0x9a0>)
 800af34:	2207      	movs	r2, #7
 800af36:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800af38:	4b38      	ldr	r3, [pc, #224]	; (800b01c <perfect_pass+0x9a4>)
 800af3a:	2207      	movs	r2, #7
 800af3c:	701a      	strb	r2, [r3, #0]
					goal_x = goal_y = 0;
					searchD();
*/

					//----a(adv_pos)+----
					printf("pass press 3.\n");
 800af3e:	483b      	ldr	r0, [pc, #236]	; (800b02c <perfect_pass+0x9b4>)
 800af40:	f006 f984 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 800af44:	4a2e      	ldr	r2, [pc, #184]	; (800b000 <perfect_pass+0x988>)
 800af46:	8813      	ldrh	r3, [r2, #0]
 800af48:	f043 0320 	orr.w	r3, r3, #32
 800af4c:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800af4e:	4a2c      	ldr	r2, [pc, #176]	; (800b000 <perfect_pass+0x988>)
 800af50:	8813      	ldrh	r3, [r2, #0]
 800af52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800af56:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 800af58:	4a29      	ldr	r2, [pc, #164]	; (800b000 <perfect_pass+0x988>)
 800af5a:	8813      	ldrh	r3, [r2, #0]
 800af5c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800af60:	8013      	strh	r3, [r2, #0]
					run_mode = HIGH;
 800af62:	4b28      	ldr	r3, [pc, #160]	; (800b004 <perfect_pass+0x98c>)
 800af64:	2203      	movs	r2, #3
 800af66:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800af68:	4b27      	ldr	r3, [pc, #156]	; (800b008 <perfect_pass+0x990>)
 800af6a:	2200      	movs	r2, #0
 800af6c:	701a      	strb	r2, [r3, #0]
					goal_mode = 1;
 800af6e:	4b27      	ldr	r3, [pc, #156]	; (800b00c <perfect_pass+0x994>)
 800af70:	2201      	movs	r2, #1
 800af72:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 800af74:	4b26      	ldr	r3, [pc, #152]	; (800b010 <perfect_pass+0x998>)
 800af76:	f241 3288 	movw	r2, #5000	; 0x1388
 800af7a:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1200;
 800af7c:	4b25      	ldr	r3, [pc, #148]	; (800b014 <perfect_pass+0x99c>)
 800af7e:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800af82:	801a      	strh	r2, [r3, #0]

					pass_mode = 3;						//aroute
 800af84:	4b2a      	ldr	r3, [pc, #168]	; (800b030 <perfect_pass+0x9b8>)
 800af86:	2203      	movs	r2, #3
 800af88:	701a      	strb	r2, [r3, #0]

					goal_x = 7;
 800af8a:	4b23      	ldr	r3, [pc, #140]	; (800b018 <perfect_pass+0x9a0>)
 800af8c:	2207      	movs	r2, #7
 800af8e:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800af90:	4b22      	ldr	r3, [pc, #136]	; (800b01c <perfect_pass+0x9a4>)
 800af92:	2207      	movs	r2, #7
 800af94:	701a      	strb	r2, [r3, #0]

					searchF3();
 800af96:	f002 ff77 	bl	800de88 <searchF3>
					HAL_Delay(2000);
 800af9a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800af9e:	f7f6 f83d 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800afa2:	4b1e      	ldr	r3, [pc, #120]	; (800b01c <perfect_pass+0x9a4>)
 800afa4:	2200      	movs	r2, #0
 800afa6:	701a      	strb	r2, [r3, #0]
 800afa8:	4b1c      	ldr	r3, [pc, #112]	; (800b01c <perfect_pass+0x9a4>)
 800afaa:	781a      	ldrb	r2, [r3, #0]
 800afac:	4b1a      	ldr	r3, [pc, #104]	; (800b018 <perfect_pass+0x9a0>)
 800afae:	701a      	strb	r2, [r3, #0]
					searchF3();
 800afb0:	f002 ff6a 	bl	800de88 <searchF3>

					driveC2(SETPOS_BACK);         //a
 800afb4:	2064      	movs	r0, #100	; 0x64
 800afb6:	f7fa fa0f 	bl	80053d8 <driveC2>
					degree_z = target_degree_z;
 800afba:	4b19      	ldr	r3, [pc, #100]	; (800b020 <perfect_pass+0x9a8>)
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	4a19      	ldr	r2, [pc, #100]	; (800b024 <perfect_pass+0x9ac>)
 800afc0:	6013      	str	r3, [r2, #0]
					HAL_Delay(2000);
 800afc2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800afc6:	f7f6 f829 	bl	800101c <HAL_Delay>


					//----a
					printf("pass press 4.\n");
 800afca:	481a      	ldr	r0, [pc, #104]	; (800b034 <perfect_pass+0x9bc>)
 800afcc:	f006 f93e 	bl	801124c <puts>
					MF.FLAG.SCND = 1;
 800afd0:	4a0b      	ldr	r2, [pc, #44]	; (800b000 <perfect_pass+0x988>)
 800afd2:	8813      	ldrh	r3, [r2, #0]
 800afd4:	f043 0320 	orr.w	r3, r3, #32
 800afd8:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800afda:	4a09      	ldr	r2, [pc, #36]	; (800b000 <perfect_pass+0x988>)
 800afdc:	8813      	ldrh	r3, [r2, #0]
 800afde:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800afe2:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 800afe4:	4a06      	ldr	r2, [pc, #24]	; (800b000 <perfect_pass+0x988>)
 800afe6:	8813      	ldrh	r3, [r2, #0]
 800afe8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800afec:	8013      	strh	r3, [r2, #0]
					run_mode = HIGH;
 800afee:	4b05      	ldr	r3, [pc, #20]	; (800b004 <perfect_pass+0x98c>)
 800aff0:	2203      	movs	r2, #3
 800aff2:	701a      	strb	r2, [r3, #0]
					start_mode = 0;
 800aff4:	4b04      	ldr	r3, [pc, #16]	; (800b008 <perfect_pass+0x990>)
 800aff6:	2200      	movs	r2, #0
 800aff8:	701a      	strb	r2, [r3, #0]
 800affa:	e01d      	b.n	800b038 <perfect_pass+0x9c0>
 800affc:	080125dc 	.word	0x080125dc
 800b000:	20000f68 	.word	0x20000f68
 800b004:	20000456 	.word	0x20000456
 800b008:	200015c8 	.word	0x200015c8
 800b00c:	20000bb1 	.word	0x20000bb1
 800b010:	20000454 	.word	0x20000454
 800b014:	20000f7c 	.word	0x20000f7c
 800b018:	20000bb0 	.word	0x20000bb0
 800b01c:	20000b4c 	.word	0x20000b4c
 800b020:	20000bf8 	.word	0x20000bf8
 800b024:	20000b5c 	.word	0x20000b5c
 800b028:	08012600 	.word	0x08012600
 800b02c:	08012594 	.word	0x08012594
 800b030:	20000457 	.word	0x20000457
 800b034:	080125b4 	.word	0x080125b4
					goal_mode = 1;
 800b038:	4b15      	ldr	r3, [pc, #84]	; (800b090 <perfect_pass+0xa18>)
 800b03a:	2201      	movs	r2, #1
 800b03c:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 800b03e:	4b15      	ldr	r3, [pc, #84]	; (800b094 <perfect_pass+0xa1c>)
 800b040:	f241 3288 	movw	r2, #5000	; 0x1388
 800b044:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1200;
 800b046:	4b14      	ldr	r3, [pc, #80]	; (800b098 <perfect_pass+0xa20>)
 800b048:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800b04c:	801a      	strh	r2, [r3, #0]

					pass_mode = 4;
 800b04e:	4b13      	ldr	r3, [pc, #76]	; (800b09c <perfect_pass+0xa24>)
 800b050:	2204      	movs	r2, #4
 800b052:	701a      	strb	r2, [r3, #0]

					goal_x = 7;
 800b054:	4b12      	ldr	r3, [pc, #72]	; (800b0a0 <perfect_pass+0xa28>)
 800b056:	2207      	movs	r2, #7
 800b058:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800b05a:	4b12      	ldr	r3, [pc, #72]	; (800b0a4 <perfect_pass+0xa2c>)
 800b05c:	2207      	movs	r2, #7
 800b05e:	701a      	strb	r2, [r3, #0]

					searchF4();
 800b060:	f002 fff4 	bl	800e04c <searchF4>
					HAL_Delay(2000);
 800b064:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800b068:	f7f5 ffd8 	bl	800101c <HAL_Delay>

					goal_x = goal_y = 0;
 800b06c:	4b0d      	ldr	r3, [pc, #52]	; (800b0a4 <perfect_pass+0xa2c>)
 800b06e:	2200      	movs	r2, #0
 800b070:	701a      	strb	r2, [r3, #0]
 800b072:	4b0c      	ldr	r3, [pc, #48]	; (800b0a4 <perfect_pass+0xa2c>)
 800b074:	781a      	ldrb	r2, [r3, #0]
 800b076:	4b0a      	ldr	r3, [pc, #40]	; (800b0a0 <perfect_pass+0xa28>)
 800b078:	701a      	strb	r2, [r3, #0]
					searchF4();
 800b07a:	f002 ffe7 	bl	800e04c <searchF4>

					goal_x = 7;
 800b07e:	4b08      	ldr	r3, [pc, #32]	; (800b0a0 <perfect_pass+0xa28>)
 800b080:	2207      	movs	r2, #7
 800b082:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800b084:	4b07      	ldr	r3, [pc, #28]	; (800b0a4 <perfect_pass+0xa2c>)
 800b086:	2207      	movs	r2, #7
 800b088:	701a      	strb	r2, [r3, #0]

					break;
 800b08a:	bf00      	nop
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 800b08c:	f7ff bafd 	b.w	800a68a <perfect_pass+0x12>
 800b090:	20000bb1 	.word	0x20000bb1
 800b094:	20000454 	.word	0x20000454
 800b098:	20000f7c 	.word	0x20000f7c
 800b09c:	20000457 	.word	0x20000457
 800b0a0:	20000bb0 	.word	0x20000bb0
 800b0a4:	20000b4c 	.word	0x20000b4c

0800b0a8 <eeprom_enable_write>:
//eeprom_enable_write
// eepromflasherase
// 
// HAL_OK
//+++++++++++++++++++++++++++++++++++++++++++++++
HAL_StatusTypeDef eeprom_enable_write(void){
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b088      	sub	sp, #32
 800b0ac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status;
  FLASH_EraseInitTypeDef EraseInitStruct;
  uint32_t PageError = 0;
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	607b      	str	r3, [r7, #4]
  EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800b0b2:	2300      	movs	r3, #0
 800b0b4:	60bb      	str	r3, [r7, #8]
  //EraseInitStruct.Banks = FLASH_BANK_1;
  //EraseInitStruct.Sector = EEPROM_START_ADDRESS;
  EraseInitStruct.Sector = FLASH_SECTOR_11;
 800b0b6:	230b      	movs	r3, #11
 800b0b8:	613b      	str	r3, [r7, #16]
  EraseInitStruct.NbSectors = 1;
 800b0ba:	2301      	movs	r3, #1
 800b0bc:	617b      	str	r3, [r7, #20]
  EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800b0be:	2302      	movs	r3, #2
 800b0c0:	61bb      	str	r3, [r7, #24]

  status = HAL_FLASH_Unlock();
 800b0c2:	f7f6 fced 	bl	8001aa0 <HAL_FLASH_Unlock>
 800b0c6:	4603      	mov	r3, r0
 800b0c8:	77fb      	strb	r3, [r7, #31]
  if(status != HAL_OK) return status;
 800b0ca:	7ffb      	ldrb	r3, [r7, #31]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d001      	beq.n	800b0d4 <eeprom_enable_write+0x2c>
 800b0d0:	7ffb      	ldrb	r3, [r7, #31]
 800b0d2:	e009      	b.n	800b0e8 <eeprom_enable_write+0x40>
  status = HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 800b0d4:	1d3a      	adds	r2, r7, #4
 800b0d6:	f107 0308 	add.w	r3, r7, #8
 800b0da:	4611      	mov	r1, r2
 800b0dc:	4618      	mov	r0, r3
 800b0de:	f7f6 fe3d 	bl	8001d5c <HAL_FLASHEx_Erase>
 800b0e2:	4603      	mov	r3, r0
 800b0e4:	77fb      	strb	r3, [r7, #31]
  return status;
 800b0e6:	7ffb      	ldrb	r3, [r7, #31]
}
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	3720      	adds	r7, #32
 800b0ec:	46bd      	mov	sp, r7
 800b0ee:	bd80      	pop	{r7, pc}

0800b0f0 <eeprom_disable_write>:
//eeprom_disable_write
// eepromflash
// 
// HAL_OK
//+++++++++++++++++++++++++++++++++++++++++++++++
HAL_StatusTypeDef eeprom_disable_write(void){
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	af00      	add	r7, sp, #0
  return HAL_FLASH_Lock();
 800b0f4:	f7f6 fcf6 	bl	8001ae4 <HAL_FLASH_Lock>
 800b0f8:	4603      	mov	r3, r0
}
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	bd80      	pop	{r7, pc}

0800b0fe <eeprom_write_halfword>:
//eeprom_write_halfword
// eepromflash2
// address  eepromflashdata  uin16_t
// HAL_OK
//+++++++++++++++++++++++++++++++++++++++++++++++
HAL_StatusTypeDef eeprom_write_halfword(uint32_t address, uint16_t data){
 800b0fe:	b590      	push	{r4, r7, lr}
 800b100:	b085      	sub	sp, #20
 800b102:	af00      	add	r7, sp, #0
 800b104:	6078      	str	r0, [r7, #4]
 800b106:	460b      	mov	r3, r1
 800b108:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status;
  address = address*2 + EEPROM_START_ADDRESS;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	f103 6380 	add.w	r3, r3, #67108864	; 0x4000000
 800b110:	f503 23e0 	add.w	r3, r3, #458752	; 0x70000
 800b114:	005b      	lsls	r3, r3, #1
 800b116:	607b      	str	r3, [r7, #4]
  status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address, data);
 800b118:	887b      	ldrh	r3, [r7, #2]
 800b11a:	f04f 0400 	mov.w	r4, #0
 800b11e:	461a      	mov	r2, r3
 800b120:	4623      	mov	r3, r4
 800b122:	6879      	ldr	r1, [r7, #4]
 800b124:	2001      	movs	r0, #1
 800b126:	f7f6 fc67 	bl	80019f8 <HAL_FLASH_Program>
 800b12a:	4603      	mov	r3, r0
 800b12c:	73fb      	strb	r3, [r7, #15]
  return status;
 800b12e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b130:	4618      	mov	r0, r3
 800b132:	3714      	adds	r7, #20
 800b134:	46bd      	mov	sp, r7
 800b136:	bd90      	pop	{r4, r7, pc}

0800b138 <eeprom_read_halfword>:
//eeprom_read_halfword
// eepromflash2
// address  eepromflash
// uin16_t
//+++++++++++++++++++++++++++++++++++++++++++++++
uint16_t eeprom_read_halfword(uint32_t address){
 800b138:	b480      	push	{r7}
 800b13a:	b085      	sub	sp, #20
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
  uint16_t val = 0;
 800b140:	2300      	movs	r3, #0
 800b142:	81fb      	strh	r3, [r7, #14]
  address = address*2 + EEPROM_START_ADDRESS;
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	f103 6380 	add.w	r3, r3, #67108864	; 0x4000000
 800b14a:	f503 23e0 	add.w	r3, r3, #458752	; 0x70000
 800b14e:	005b      	lsls	r3, r3, #1
 800b150:	607b      	str	r3, [r7, #4]
  val = *(__IO uint16_t *)address;
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	881b      	ldrh	r3, [r3, #0]
 800b156:	81fb      	strh	r3, [r7, #14]
  return val;
 800b158:	89fb      	ldrh	r3, [r7, #14]
}
 800b15a:	4618      	mov	r0, r3
 800b15c:	3714      	adds	r7, #20
 800b15e:	46bd      	mov	sp, r7
 800b160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b164:	4770      	bx	lr
	...

0800b168 <gyro_init>:
#include "global.h"

SPI_HandleTypeDef hspi3;


void gyro_init(void){
 800b168:	b580      	push	{r7, lr}
 800b16a:	b082      	sub	sp, #8
 800b16c:	af00      	add	r7, sp, #0
  uint8_t who_am_i;

  HAL_Delay(100); 					// wait start up
 800b16e:	2064      	movs	r0, #100	; 0x64
 800b170:	f7f5 ff54 	bl	800101c <HAL_Delay>
  who_am_i = read_byte(WHO_AM_I); 	// 1. read who am i
 800b174:	2075      	movs	r0, #117	; 0x75
 800b176:	f000 f82f 	bl	800b1d8 <read_byte>
 800b17a:	4603      	mov	r3, r0
 800b17c:	71fb      	strb	r3, [r7, #7]
  printf("0x%x\r\n",who_am_i); 		// 2. check who am i value
 800b17e:	79fb      	ldrb	r3, [r7, #7]
 800b180:	4619      	mov	r1, r3
 800b182:	4813      	ldr	r0, [pc, #76]	; (800b1d0 <gyro_init+0x68>)
 800b184:	f005 ffee 	bl	8011164 <iprintf>

  // 2. error check
  if (who_am_i != 0x98){
 800b188:	79fb      	ldrb	r3, [r7, #7]
 800b18a:	2b98      	cmp	r3, #152	; 0x98
 800b18c:	d003      	beq.n	800b196 <gyro_init+0x2e>
    while(1){
      printf("gyro_error\r");
 800b18e:	4811      	ldr	r0, [pc, #68]	; (800b1d4 <gyro_init+0x6c>)
 800b190:	f005 ffe8 	bl	8011164 <iprintf>
 800b194:	e7fb      	b.n	800b18e <gyro_init+0x26>
    }
  }

  HAL_Delay(50); // wait
 800b196:	2032      	movs	r0, #50	; 0x32
 800b198:	f7f5 ff40 	bl	800101c <HAL_Delay>
  write_byte(PWR_MGMT_1, 0x00); 	// 3. set pwr_might
 800b19c:	2100      	movs	r1, #0
 800b19e:	206b      	movs	r0, #107	; 0x6b
 800b1a0:	f000 f846 	bl	800b230 <write_byte>

  HAL_Delay(50);
 800b1a4:	2032      	movs	r0, #50	; 0x32
 800b1a6:	f7f5 ff39 	bl	800101c <HAL_Delay>
  write_byte(CONFIG, 0x00); 		// 4. set config
 800b1aa:	2100      	movs	r1, #0
 800b1ac:	201a      	movs	r0, #26
 800b1ae:	f000 f83f 	bl	800b230 <write_byte>

  HAL_Delay(50);
 800b1b2:	2032      	movs	r0, #50	; 0x32
 800b1b4:	f7f5 ff32 	bl	800101c <HAL_Delay>
  write_byte(GYRO_CONFIG, 0x18); 	// 5. set gyro config
 800b1b8:	2118      	movs	r1, #24
 800b1ba:	201b      	movs	r0, #27
 800b1bc:	f000 f838 	bl	800b230 <write_byte>

  HAL_Delay(50);
 800b1c0:	2032      	movs	r0, #50	; 0x32
 800b1c2:	f7f5 ff2b 	bl	800101c <HAL_Delay>
}
 800b1c6:	bf00      	nop
 800b1c8:	3708      	adds	r7, #8
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bd80      	pop	{r7, pc}
 800b1ce:	bf00      	nop
 800b1d0:	08012714 	.word	0x08012714
 800b1d4:	0801271c 	.word	0x0801271c

0800b1d8 <read_byte>:


uint8_t read_byte(uint8_t reg){
 800b1d8:	b580      	push	{r7, lr}
 800b1da:	b084      	sub	sp, #16
 800b1dc:	af00      	add	r7, sp, #0
 800b1de:	4603      	mov	r3, r0
 800b1e0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret,val;
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET ); 	//cs = Low;
 800b1e2:	2200      	movs	r2, #0
 800b1e4:	2104      	movs	r1, #4
 800b1e6:	4810      	ldr	r0, [pc, #64]	; (800b228 <read_byte+0x50>)
 800b1e8:	f7f7 f88c 	bl	8002304 <HAL_GPIO_WritePin>
  ret = reg | 0x80;  // MSB = 1
 800b1ec:	79fb      	ldrb	r3, [r7, #7]
 800b1ee:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b1f2:	b2db      	uxtb	r3, r3
 800b1f4:	73fb      	strb	r3, [r7, #15]
  HAL_SPI_Transmit(&hspi3, &ret,1,100); 					// sent 1byte(address)
 800b1f6:	f107 010f 	add.w	r1, r7, #15
 800b1fa:	2364      	movs	r3, #100	; 0x64
 800b1fc:	2201      	movs	r2, #1
 800b1fe:	480b      	ldr	r0, [pc, #44]	; (800b22c <read_byte+0x54>)
 800b200:	f7f7 fd08 	bl	8002c14 <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi3,&val,1,100); 						// read 1byte(read data)
 800b204:	f107 010e 	add.w	r1, r7, #14
 800b208:	2364      	movs	r3, #100	; 0x64
 800b20a:	2201      	movs	r2, #1
 800b20c:	4807      	ldr	r0, [pc, #28]	; (800b22c <read_byte+0x54>)
 800b20e:	f7f7 fe35 	bl	8002e7c <HAL_SPI_Receive>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET );  	//cs = High;
 800b212:	2201      	movs	r2, #1
 800b214:	2104      	movs	r1, #4
 800b216:	4804      	ldr	r0, [pc, #16]	; (800b228 <read_byte+0x50>)
 800b218:	f7f7 f874 	bl	8002304 <HAL_GPIO_WritePin>
  return val;
 800b21c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b21e:	4618      	mov	r0, r3
 800b220:	3710      	adds	r7, #16
 800b222:	46bd      	mov	sp, r7
 800b224:	bd80      	pop	{r7, pc}
 800b226:	bf00      	nop
 800b228:	40020c00 	.word	0x40020c00
 800b22c:	20000144 	.word	0x20000144

0800b230 <write_byte>:


void write_byte(uint8_t reg, uint8_t val){
 800b230:	b580      	push	{r7, lr}
 800b232:	b084      	sub	sp, #16
 800b234:	af00      	add	r7, sp, #0
 800b236:	4603      	mov	r3, r0
 800b238:	460a      	mov	r2, r1
 800b23a:	71fb      	strb	r3, [r7, #7]
 800b23c:	4613      	mov	r3, r2
 800b23e:	71bb      	strb	r3, [r7, #6]
  uint8_t ret;
  ret = reg & 0x7F ; // MSB = 0
 800b240:	79fb      	ldrb	r3, [r7, #7]
 800b242:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b246:	b2db      	uxtb	r3, r3
 800b248:	73fb      	strb	r3, [r7, #15]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET); 	// cs = Low;
 800b24a:	2200      	movs	r2, #0
 800b24c:	2104      	movs	r1, #4
 800b24e:	480c      	ldr	r0, [pc, #48]	; (800b280 <write_byte+0x50>)
 800b250:	f7f7 f858 	bl	8002304 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi3, &ret,1,100); 					// sent 1byte(address)
 800b254:	f107 010f 	add.w	r1, r7, #15
 800b258:	2364      	movs	r3, #100	; 0x64
 800b25a:	2201      	movs	r2, #1
 800b25c:	4809      	ldr	r0, [pc, #36]	; (800b284 <write_byte+0x54>)
 800b25e:	f7f7 fcd9 	bl	8002c14 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi3, &val,1,100); 					// read 1byte(write data)
 800b262:	1db9      	adds	r1, r7, #6
 800b264:	2364      	movs	r3, #100	; 0x64
 800b266:	2201      	movs	r2, #1
 800b268:	4806      	ldr	r0, [pc, #24]	; (800b284 <write_byte+0x54>)
 800b26a:	f7f7 fcd3 	bl	8002c14 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET); 		// cs = High;
 800b26e:	2201      	movs	r2, #1
 800b270:	2104      	movs	r1, #4
 800b272:	4803      	ldr	r0, [pc, #12]	; (800b280 <write_byte+0x50>)
 800b274:	f7f7 f846 	bl	8002304 <HAL_GPIO_WritePin>
}
 800b278:	bf00      	nop
 800b27a:	3710      	adds	r7, #16
 800b27c:	46bd      	mov	sp, r7
 800b27e:	bd80      	pop	{r7, pc}
 800b280:	40020c00 	.word	0x40020c00
 800b284:	20000144 	.word	0x20000144

0800b288 <accel_read_x>:


float accel_read_x(void){
 800b288:	b590      	push	{r4, r7, lr}
 800b28a:	b083      	sub	sp, #12
 800b28c:	af00      	add	r7, sp, #0
  int16_t accel_x;
  float accel;

  // H:8bit shift, Link h and l
  accel_x = (int16_t)((int16_t)(read_byte(ACCEL_XOUT_H) << 8) | read_byte(ACCEL_XOUT_L));
 800b28e:	203b      	movs	r0, #59	; 0x3b
 800b290:	f7ff ffa2 	bl	800b1d8 <read_byte>
 800b294:	4603      	mov	r3, r0
 800b296:	021b      	lsls	r3, r3, #8
 800b298:	b21c      	sxth	r4, r3
 800b29a:	203c      	movs	r0, #60	; 0x3c
 800b29c:	f7ff ff9c 	bl	800b1d8 <read_byte>
 800b2a0:	4603      	mov	r3, r0
 800b2a2:	b21b      	sxth	r3, r3
 800b2a4:	4323      	orrs	r3, r4
 800b2a6:	80fb      	strh	r3, [r7, #6]

  accel = (float)(accel_x / ACCEL_FACTOR); // dps to accel
 800b2a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	da01      	bge.n	800b2b4 <accel_read_x+0x2c>
 800b2b0:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800b2b4:	12db      	asrs	r3, r3, #11
 800b2b6:	b21b      	sxth	r3, r3
 800b2b8:	ee07 3a90 	vmov	s15, r3
 800b2bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b2c0:	edc7 7a00 	vstr	s15, [r7]
  return accel;
 800b2c4:	683b      	ldr	r3, [r7, #0]
 800b2c6:	ee07 3a90 	vmov	s15, r3
}
 800b2ca:	eeb0 0a67 	vmov.f32	s0, s15
 800b2ce:	370c      	adds	r7, #12
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	bd90      	pop	{r4, r7, pc}

0800b2d4 <accel_read_y>:


float accel_read_y(void){
 800b2d4:	b590      	push	{r4, r7, lr}
 800b2d6:	b083      	sub	sp, #12
 800b2d8:	af00      	add	r7, sp, #0
  int16_t accel_y;
  float accel;

  // H:8bit shift, Link h and l
  accel_y = (int16_t)((int16_t)(read_byte(ACCEL_YOUT_H) << 8) | read_byte(ACCEL_YOUT_L));
 800b2da:	203d      	movs	r0, #61	; 0x3d
 800b2dc:	f7ff ff7c 	bl	800b1d8 <read_byte>
 800b2e0:	4603      	mov	r3, r0
 800b2e2:	021b      	lsls	r3, r3, #8
 800b2e4:	b21c      	sxth	r4, r3
 800b2e6:	203e      	movs	r0, #62	; 0x3e
 800b2e8:	f7ff ff76 	bl	800b1d8 <read_byte>
 800b2ec:	4603      	mov	r3, r0
 800b2ee:	b21b      	sxth	r3, r3
 800b2f0:	4323      	orrs	r3, r4
 800b2f2:	80fb      	strh	r3, [r7, #6]

  accel = (float)(accel_y / ACCEL_FACTOR); // dps to accel
 800b2f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	da01      	bge.n	800b300 <accel_read_y+0x2c>
 800b2fc:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800b300:	12db      	asrs	r3, r3, #11
 800b302:	b21b      	sxth	r3, r3
 800b304:	ee07 3a90 	vmov	s15, r3
 800b308:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b30c:	edc7 7a00 	vstr	s15, [r7]
  return accel;
 800b310:	683b      	ldr	r3, [r7, #0]
 800b312:	ee07 3a90 	vmov	s15, r3
}
 800b316:	eeb0 0a67 	vmov.f32	s0, s15
 800b31a:	370c      	adds	r7, #12
 800b31c:	46bd      	mov	sp, r7
 800b31e:	bd90      	pop	{r4, r7, pc}

0800b320 <accel_read_z>:


float accel_read_z(void){
 800b320:	b590      	push	{r4, r7, lr}
 800b322:	b083      	sub	sp, #12
 800b324:	af00      	add	r7, sp, #0
  int16_t accel_z;
  float accel;

  // H:8bit shift, Link h and l
  accel_z = (int16_t)((int16_t)(read_byte(ACCEL_ZOUT_H) << 8) | read_byte(ACCEL_ZOUT_L));
 800b326:	203f      	movs	r0, #63	; 0x3f
 800b328:	f7ff ff56 	bl	800b1d8 <read_byte>
 800b32c:	4603      	mov	r3, r0
 800b32e:	021b      	lsls	r3, r3, #8
 800b330:	b21c      	sxth	r4, r3
 800b332:	2040      	movs	r0, #64	; 0x40
 800b334:	f7ff ff50 	bl	800b1d8 <read_byte>
 800b338:	4603      	mov	r3, r0
 800b33a:	b21b      	sxth	r3, r3
 800b33c:	4323      	orrs	r3, r4
 800b33e:	80fb      	strh	r3, [r7, #6]

  accel = (float)(accel_z / ACCEL_FACTOR-7); // dps to accel
 800b340:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b344:	2b00      	cmp	r3, #0
 800b346:	da01      	bge.n	800b34c <accel_read_z+0x2c>
 800b348:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800b34c:	12db      	asrs	r3, r3, #11
 800b34e:	b21b      	sxth	r3, r3
 800b350:	3b07      	subs	r3, #7
 800b352:	ee07 3a90 	vmov	s15, r3
 800b356:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b35a:	edc7 7a00 	vstr	s15, [r7]
  return accel;
 800b35e:	683b      	ldr	r3, [r7, #0]
 800b360:	ee07 3a90 	vmov	s15, r3
}
 800b364:	eeb0 0a67 	vmov.f32	s0, s15
 800b368:	370c      	adds	r7, #12
 800b36a:	46bd      	mov	sp, r7
 800b36c:	bd90      	pop	{r4, r7, pc}
	...

0800b370 <gyro_read_x>:


float gyro_read_x(void){
 800b370:	b590      	push	{r4, r7, lr}
 800b372:	b083      	sub	sp, #12
 800b374:	af00      	add	r7, sp, #0
  int16_t gyro_x;
  float omega;

  // H:8bit shift, Link h and l
  gyro_x = (int16_t)((int16_t)(read_byte(GYRO_XOUT_H) << 8) | read_byte(GYRO_XOUT_L));
 800b376:	2043      	movs	r0, #67	; 0x43
 800b378:	f7ff ff2e 	bl	800b1d8 <read_byte>
 800b37c:	4603      	mov	r3, r0
 800b37e:	021b      	lsls	r3, r3, #8
 800b380:	b21c      	sxth	r4, r3
 800b382:	2044      	movs	r0, #68	; 0x44
 800b384:	f7ff ff28 	bl	800b1d8 <read_byte>
 800b388:	4603      	mov	r3, r0
 800b38a:	b21b      	sxth	r3, r3
 800b38c:	4323      	orrs	r3, r4
 800b38e:	80fb      	strh	r3, [r7, #6]

  omega = (float)(gyro_x / GYRO_FACTOR+1.4); // dps to deg/sec
 800b390:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b394:	4618      	mov	r0, r3
 800b396:	f7f5 f8bd 	bl	8000514 <__aeabi_i2d>
 800b39a:	a30f      	add	r3, pc, #60	; (adr r3, 800b3d8 <gyro_read_x+0x68>)
 800b39c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3a0:	f7f5 fa4c 	bl	800083c <__aeabi_ddiv>
 800b3a4:	4603      	mov	r3, r0
 800b3a6:	460c      	mov	r4, r1
 800b3a8:	4618      	mov	r0, r3
 800b3aa:	4621      	mov	r1, r4
 800b3ac:	a30c      	add	r3, pc, #48	; (adr r3, 800b3e0 <gyro_read_x+0x70>)
 800b3ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3b2:	f7f4 ff63 	bl	800027c <__adddf3>
 800b3b6:	4603      	mov	r3, r0
 800b3b8:	460c      	mov	r4, r1
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	4621      	mov	r1, r4
 800b3be:	f7f5 fbeb 	bl	8000b98 <__aeabi_d2f>
 800b3c2:	4603      	mov	r3, r0
 800b3c4:	603b      	str	r3, [r7, #0]
  return omega;
 800b3c6:	683b      	ldr	r3, [r7, #0]
 800b3c8:	ee07 3a90 	vmov	s15, r3
}
 800b3cc:	eeb0 0a67 	vmov.f32	s0, s15
 800b3d0:	370c      	adds	r7, #12
 800b3d2:	46bd      	mov	sp, r7
 800b3d4:	bd90      	pop	{r4, r7, pc}
 800b3d6:	bf00      	nop
 800b3d8:	66666666 	.word	0x66666666
 800b3dc:	40306666 	.word	0x40306666
 800b3e0:	66666666 	.word	0x66666666
 800b3e4:	3ff66666 	.word	0x3ff66666

0800b3e8 <gyro_read_y>:


float gyro_read_y(void){
 800b3e8:	b590      	push	{r4, r7, lr}
 800b3ea:	b083      	sub	sp, #12
 800b3ec:	af00      	add	r7, sp, #0
  int16_t gyro_y;
  float omega;

  // H:8bit shift, Link h and l
  gyro_y = (int16_t)((int16_t)(read_byte(GYRO_YOUT_H) << 8) | read_byte(GYRO_YOUT_L));
 800b3ee:	2045      	movs	r0, #69	; 0x45
 800b3f0:	f7ff fef2 	bl	800b1d8 <read_byte>
 800b3f4:	4603      	mov	r3, r0
 800b3f6:	021b      	lsls	r3, r3, #8
 800b3f8:	b21c      	sxth	r4, r3
 800b3fa:	2046      	movs	r0, #70	; 0x46
 800b3fc:	f7ff feec 	bl	800b1d8 <read_byte>
 800b400:	4603      	mov	r3, r0
 800b402:	b21b      	sxth	r3, r3
 800b404:	4323      	orrs	r3, r4
 800b406:	80fb      	strh	r3, [r7, #6]

  omega = (float)(gyro_y / GYRO_FACTOR-0.75); // dps to deg/sec
 800b408:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b40c:	4618      	mov	r0, r3
 800b40e:	f7f5 f881 	bl	8000514 <__aeabi_i2d>
 800b412:	a310      	add	r3, pc, #64	; (adr r3, 800b454 <gyro_read_y+0x6c>)
 800b414:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b418:	f7f5 fa10 	bl	800083c <__aeabi_ddiv>
 800b41c:	4603      	mov	r3, r0
 800b41e:	460c      	mov	r4, r1
 800b420:	4618      	mov	r0, r3
 800b422:	4621      	mov	r1, r4
 800b424:	f04f 0200 	mov.w	r2, #0
 800b428:	4b09      	ldr	r3, [pc, #36]	; (800b450 <gyro_read_y+0x68>)
 800b42a:	f7f4 ff25 	bl	8000278 <__aeabi_dsub>
 800b42e:	4603      	mov	r3, r0
 800b430:	460c      	mov	r4, r1
 800b432:	4618      	mov	r0, r3
 800b434:	4621      	mov	r1, r4
 800b436:	f7f5 fbaf 	bl	8000b98 <__aeabi_d2f>
 800b43a:	4603      	mov	r3, r0
 800b43c:	603b      	str	r3, [r7, #0]
  return omega;
 800b43e:	683b      	ldr	r3, [r7, #0]
 800b440:	ee07 3a90 	vmov	s15, r3
}
 800b444:	eeb0 0a67 	vmov.f32	s0, s15
 800b448:	370c      	adds	r7, #12
 800b44a:	46bd      	mov	sp, r7
 800b44c:	bd90      	pop	{r4, r7, pc}
 800b44e:	bf00      	nop
 800b450:	3fe80000 	.word	0x3fe80000
 800b454:	66666666 	.word	0x66666666
 800b458:	40306666 	.word	0x40306666
 800b45c:	00000000 	.word	0x00000000

0800b460 <gyro_read_z>:


float gyro_read_z(void){
 800b460:	b5b0      	push	{r4, r5, r7, lr}
 800b462:	b082      	sub	sp, #8
 800b464:	af00      	add	r7, sp, #0
  int16_t gyro_z;
  float omega;

  // H:8bit shift, Link h and l
  gyro_z = (int16_t)((int16_t)(read_byte(GYRO_ZOUT_H) << 8) | read_byte(GYRO_ZOUT_L));
 800b466:	2047      	movs	r0, #71	; 0x47
 800b468:	f7ff feb6 	bl	800b1d8 <read_byte>
 800b46c:	4603      	mov	r3, r0
 800b46e:	021b      	lsls	r3, r3, #8
 800b470:	b21c      	sxth	r4, r3
 800b472:	2048      	movs	r0, #72	; 0x48
 800b474:	f7ff feb0 	bl	800b1d8 <read_byte>
 800b478:	4603      	mov	r3, r0
 800b47a:	b21b      	sxth	r3, r3
 800b47c:	4323      	orrs	r3, r4
 800b47e:	80fb      	strh	r3, [r7, #6]

//  omega = (float)(gyro_z / GYRO_FACTOR+1.15); // dps to deg/sec
  omega = (float)(gyro_z / GYRO_FACTOR-gyro_drift_value); // dps to deg/sec
 800b480:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b484:	4618      	mov	r0, r3
 800b486:	f7f5 f845 	bl	8000514 <__aeabi_i2d>
 800b48a:	a314      	add	r3, pc, #80	; (adr r3, 800b4dc <gyro_read_z+0x7c>)
 800b48c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b490:	f7f5 f9d4 	bl	800083c <__aeabi_ddiv>
 800b494:	4603      	mov	r3, r0
 800b496:	460c      	mov	r4, r1
 800b498:	4625      	mov	r5, r4
 800b49a:	461c      	mov	r4, r3
 800b49c:	4b0e      	ldr	r3, [pc, #56]	; (800b4d8 <gyro_read_z+0x78>)
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	f7f5 f849 	bl	8000538 <__aeabi_f2d>
 800b4a6:	4602      	mov	r2, r0
 800b4a8:	460b      	mov	r3, r1
 800b4aa:	4620      	mov	r0, r4
 800b4ac:	4629      	mov	r1, r5
 800b4ae:	f7f4 fee3 	bl	8000278 <__aeabi_dsub>
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	460c      	mov	r4, r1
 800b4b6:	4618      	mov	r0, r3
 800b4b8:	4621      	mov	r1, r4
 800b4ba:	f7f5 fb6d 	bl	8000b98 <__aeabi_d2f>
 800b4be:	4603      	mov	r3, r0
 800b4c0:	603b      	str	r3, [r7, #0]
  return omega;
 800b4c2:	683b      	ldr	r3, [r7, #0]
 800b4c4:	ee07 3a90 	vmov	s15, r3
}
 800b4c8:	eeb0 0a67 	vmov.f32	s0, s15
 800b4cc:	3708      	adds	r7, #8
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	bdb0      	pop	{r4, r5, r7, pc}
 800b4d2:	bf00      	nop
 800b4d4:	f3af 8000 	nop.w
 800b4d8:	20000bf4 	.word	0x20000bf4
 800b4dc:	66666666 	.word	0x66666666
 800b4e0:	40306666 	.word	0x40306666

0800b4e4 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int c) {
 800b4e4:	b580      	push	{r7, lr}
 800b4e6:	b084      	sub	sp, #16
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
  if( c == '\n' ) {
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	2b0a      	cmp	r3, #10
 800b4f0:	d108      	bne.n	800b504 <__io_putchar+0x20>
    int _c = '\r';
 800b4f2:	230d      	movs	r3, #13
 800b4f4:	60fb      	str	r3, [r7, #12]
    HAL_UART_Transmit(&huart1, &_c, 1, 1);
 800b4f6:	f107 010c 	add.w	r1, r7, #12
 800b4fa:	2301      	movs	r3, #1
 800b4fc:	2201      	movs	r2, #1
 800b4fe:	4807      	ldr	r0, [pc, #28]	; (800b51c <__io_putchar+0x38>)
 800b500:	f7f9 f8bf 	bl	8004682 <HAL_UART_Transmit>
  }
  HAL_UART_Transmit(&huart1, &c, 1, 1);
 800b504:	1d39      	adds	r1, r7, #4
 800b506:	2301      	movs	r3, #1
 800b508:	2201      	movs	r2, #1
 800b50a:	4804      	ldr	r0, [pc, #16]	; (800b51c <__io_putchar+0x38>)
 800b50c:	f7f9 f8b9 	bl	8004682 <HAL_UART_Transmit>
  return 0;
 800b510:	2300      	movs	r3, #0
}
 800b512:	4618      	mov	r0, r3
 800b514:	3710      	adds	r7, #16
 800b516:	46bd      	mov	sp, r7
 800b518:	bd80      	pop	{r7, pc}
 800b51a:	bf00      	nop
 800b51c:	20000b64 	.word	0x20000b64

0800b520 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b520:	b5b0      	push	{r4, r5, r7, lr}
 800b522:	ed2d 8b02 	vpush	{d8}
 800b526:	b08c      	sub	sp, #48	; 0x30
 800b528:	af00      	add	r7, sp, #0
 800b52a:	6078      	str	r0, [r7, #4]
	TIM_OC_InitTypeDef ConfigOC;
	ConfigOC.OCMode = TIM_OCMODE_PWM1;
 800b52c:	2360      	movs	r3, #96	; 0x60
 800b52e:	60bb      	str	r3, [r7, #8]
	ConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800b530:	2300      	movs	r3, #0
 800b532:	613b      	str	r3, [r7, #16]
	ConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800b534:	2300      	movs	r3, #0
 800b536:	61bb      	str	r3, [r7, #24]

	if(htim == &htim6){
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	4ab5      	ldr	r2, [pc, #724]	; (800b810 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 800b53c:	4293      	cmp	r3, r2
 800b53e:	f041 82c4 	bne.w	800caca <HAL_TIM_PeriodElapsedCallback+0x15aa>
		cnt_l = TIM4 -> CNT;
 800b542:	4bb4      	ldr	r3, [pc, #720]	; (800b814 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 800b544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b546:	ee07 3a90 	vmov	s15, r3
 800b54a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b54e:	4bb2      	ldr	r3, [pc, #712]	; (800b818 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 800b550:	edc3 7a00 	vstr	s15, [r3]
		cnt_r = TIM8 -> CNT;
 800b554:	4bb1      	ldr	r3, [pc, #708]	; (800b81c <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800b556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b558:	ee07 3a90 	vmov	s15, r3
 800b55c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b560:	4baf      	ldr	r3, [pc, #700]	; (800b820 <HAL_TIM_PeriodElapsedCallback+0x300>)
 800b562:	edc3 7a00 	vstr	s15, [r3]
		if(cnt_l > 40000) cnt_l = cnt_l - 65535;		//0=>65505
 800b566:	4bac      	ldr	r3, [pc, #688]	; (800b818 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 800b568:	edd3 7a00 	vldr	s15, [r3]
 800b56c:	ed9f 7aad 	vldr	s14, [pc, #692]	; 800b824 <HAL_TIM_PeriodElapsedCallback+0x304>
 800b570:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b578:	dd09      	ble.n	800b58e <HAL_TIM_PeriodElapsedCallback+0x6e>
 800b57a:	4ba7      	ldr	r3, [pc, #668]	; (800b818 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 800b57c:	edd3 7a00 	vldr	s15, [r3]
 800b580:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 800b828 <HAL_TIM_PeriodElapsedCallback+0x308>
 800b584:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b588:	4ba3      	ldr	r3, [pc, #652]	; (800b818 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 800b58a:	edc3 7a00 	vstr	s15, [r3]
		if(cnt_r > 40000) cnt_r = cnt_r - 65535;		//0=>65505
 800b58e:	4ba4      	ldr	r3, [pc, #656]	; (800b820 <HAL_TIM_PeriodElapsedCallback+0x300>)
 800b590:	edd3 7a00 	vldr	s15, [r3]
 800b594:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 800b824 <HAL_TIM_PeriodElapsedCallback+0x304>
 800b598:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b59c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5a0:	dd09      	ble.n	800b5b6 <HAL_TIM_PeriodElapsedCallback+0x96>
 800b5a2:	4b9f      	ldr	r3, [pc, #636]	; (800b820 <HAL_TIM_PeriodElapsedCallback+0x300>)
 800b5a4:	edd3 7a00 	vldr	s15, [r3]
 800b5a8:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 800b828 <HAL_TIM_PeriodElapsedCallback+0x308>
 800b5ac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b5b0:	4b9b      	ldr	r3, [pc, #620]	; (800b820 <HAL_TIM_PeriodElapsedCallback+0x300>)
 800b5b2:	edc3 7a00 	vstr	s15, [r3]
		cnt_r = cnt_r * -1;								//a
 800b5b6:	4b9a      	ldr	r3, [pc, #616]	; (800b820 <HAL_TIM_PeriodElapsedCallback+0x300>)
 800b5b8:	edd3 7a00 	vldr	s15, [r3]
 800b5bc:	eef1 7a67 	vneg.f32	s15, s15
 800b5c0:	4b97      	ldr	r3, [pc, #604]	; (800b820 <HAL_TIM_PeriodElapsedCallback+0x300>)
 800b5c2:	edc3 7a00 	vstr	s15, [r3]

		dist_l = dist_l + cnt_l * (DIAMETER * M_PI * 11 / 40 / 4096 / 4);
 800b5c6:	4b99      	ldr	r3, [pc, #612]	; (800b82c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	f7f4 ffb4 	bl	8000538 <__aeabi_f2d>
 800b5d0:	4604      	mov	r4, r0
 800b5d2:	460d      	mov	r5, r1
 800b5d4:	4b90      	ldr	r3, [pc, #576]	; (800b818 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	4618      	mov	r0, r3
 800b5da:	f7f4 ffad 	bl	8000538 <__aeabi_f2d>
 800b5de:	a388      	add	r3, pc, #544	; (adr r3, 800b800 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800b5e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5e4:	f7f5 f800 	bl	80005e8 <__aeabi_dmul>
 800b5e8:	4602      	mov	r2, r0
 800b5ea:	460b      	mov	r3, r1
 800b5ec:	4620      	mov	r0, r4
 800b5ee:	4629      	mov	r1, r5
 800b5f0:	f7f4 fe44 	bl	800027c <__adddf3>
 800b5f4:	4603      	mov	r3, r0
 800b5f6:	460c      	mov	r4, r1
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	4621      	mov	r1, r4
 800b5fc:	f7f5 facc 	bl	8000b98 <__aeabi_d2f>
 800b600:	4602      	mov	r2, r0
 800b602:	4b8a      	ldr	r3, [pc, #552]	; (800b82c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800b604:	601a      	str	r2, [r3, #0]
		dist_r = dist_r + cnt_r * (DIAMETER * M_PI * 11 / 40 / 4096 / 4);
 800b606:	4b8a      	ldr	r3, [pc, #552]	; (800b830 <HAL_TIM_PeriodElapsedCallback+0x310>)
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	4618      	mov	r0, r3
 800b60c:	f7f4 ff94 	bl	8000538 <__aeabi_f2d>
 800b610:	4604      	mov	r4, r0
 800b612:	460d      	mov	r5, r1
 800b614:	4b82      	ldr	r3, [pc, #520]	; (800b820 <HAL_TIM_PeriodElapsedCallback+0x300>)
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	4618      	mov	r0, r3
 800b61a:	f7f4 ff8d 	bl	8000538 <__aeabi_f2d>
 800b61e:	a378      	add	r3, pc, #480	; (adr r3, 800b800 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800b620:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b624:	f7f4 ffe0 	bl	80005e8 <__aeabi_dmul>
 800b628:	4602      	mov	r2, r0
 800b62a:	460b      	mov	r3, r1
 800b62c:	4620      	mov	r0, r4
 800b62e:	4629      	mov	r1, r5
 800b630:	f7f4 fe24 	bl	800027c <__adddf3>
 800b634:	4603      	mov	r3, r0
 800b636:	460c      	mov	r4, r1
 800b638:	4618      	mov	r0, r3
 800b63a:	4621      	mov	r1, r4
 800b63c:	f7f5 faac 	bl	8000b98 <__aeabi_d2f>
 800b640:	4602      	mov	r2, r0
 800b642:	4b7b      	ldr	r3, [pc, #492]	; (800b830 <HAL_TIM_PeriodElapsedCallback+0x310>)
 800b644:	601a      	str	r2, [r3, #0]

		speed_l = cnt_l * (DIAMETER * M_PI * 11 / 40 / 4096 / 4) / 0.001;
 800b646:	4b74      	ldr	r3, [pc, #464]	; (800b818 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	4618      	mov	r0, r3
 800b64c:	f7f4 ff74 	bl	8000538 <__aeabi_f2d>
 800b650:	a36b      	add	r3, pc, #428	; (adr r3, 800b800 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800b652:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b656:	f7f4 ffc7 	bl	80005e8 <__aeabi_dmul>
 800b65a:	4603      	mov	r3, r0
 800b65c:	460c      	mov	r4, r1
 800b65e:	4618      	mov	r0, r3
 800b660:	4621      	mov	r1, r4
 800b662:	a369      	add	r3, pc, #420	; (adr r3, 800b808 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800b664:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b668:	f7f5 f8e8 	bl	800083c <__aeabi_ddiv>
 800b66c:	4603      	mov	r3, r0
 800b66e:	460c      	mov	r4, r1
 800b670:	4618      	mov	r0, r3
 800b672:	4621      	mov	r1, r4
 800b674:	f7f5 fa90 	bl	8000b98 <__aeabi_d2f>
 800b678:	4602      	mov	r2, r0
 800b67a:	4b6e      	ldr	r3, [pc, #440]	; (800b834 <HAL_TIM_PeriodElapsedCallback+0x314>)
 800b67c:	601a      	str	r2, [r3, #0]
		speed_r = cnt_r * (DIAMETER * M_PI * 11 / 40 / 4096 / 4) / 0.001;
 800b67e:	4b68      	ldr	r3, [pc, #416]	; (800b820 <HAL_TIM_PeriodElapsedCallback+0x300>)
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	4618      	mov	r0, r3
 800b684:	f7f4 ff58 	bl	8000538 <__aeabi_f2d>
 800b688:	a35d      	add	r3, pc, #372	; (adr r3, 800b800 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800b68a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b68e:	f7f4 ffab 	bl	80005e8 <__aeabi_dmul>
 800b692:	4603      	mov	r3, r0
 800b694:	460c      	mov	r4, r1
 800b696:	4618      	mov	r0, r3
 800b698:	4621      	mov	r1, r4
 800b69a:	a35b      	add	r3, pc, #364	; (adr r3, 800b808 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800b69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6a0:	f7f5 f8cc 	bl	800083c <__aeabi_ddiv>
 800b6a4:	4603      	mov	r3, r0
 800b6a6:	460c      	mov	r4, r1
 800b6a8:	4618      	mov	r0, r3
 800b6aa:	4621      	mov	r1, r4
 800b6ac:	f7f5 fa74 	bl	8000b98 <__aeabi_d2f>
 800b6b0:	4602      	mov	r2, r0
 800b6b2:	4b61      	ldr	r3, [pc, #388]	; (800b838 <HAL_TIM_PeriodElapsedCallback+0x318>)
 800b6b4:	601a      	str	r2, [r3, #0]

		TIM4 -> CNT = 0;
 800b6b6:	4b57      	ldr	r3, [pc, #348]	; (800b814 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 800b6b8:	2200      	movs	r2, #0
 800b6ba:	625a      	str	r2, [r3, #36]	; 0x24
		TIM8 -> CNT = 0;
 800b6bc:	4b57      	ldr	r3, [pc, #348]	; (800b81c <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800b6be:	2200      	movs	r2, #0
 800b6c0:	625a      	str	r2, [r3, #36]	; 0x24

		if(MF.FLAG.SPD){
 800b6c2:	4b5e      	ldr	r3, [pc, #376]	; (800b83c <HAL_TIM_PeriodElapsedCallback+0x31c>)
 800b6c4:	881b      	ldrh	r3, [r3, #0]
 800b6c6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800b6ca:	b2db      	uxtb	r3, r3
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	f000 80fe 	beq.w	800b8ce <HAL_TIM_PeriodElapsedCallback+0x3ae>
			target_speed_l += accel_l * 0.001;
 800b6d2:	4b5b      	ldr	r3, [pc, #364]	; (800b840 <HAL_TIM_PeriodElapsedCallback+0x320>)
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	f7f4 ff2e 	bl	8000538 <__aeabi_f2d>
 800b6dc:	a34a      	add	r3, pc, #296	; (adr r3, 800b808 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800b6de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6e2:	f7f4 ff81 	bl	80005e8 <__aeabi_dmul>
 800b6e6:	4603      	mov	r3, r0
 800b6e8:	460c      	mov	r4, r1
 800b6ea:	4625      	mov	r5, r4
 800b6ec:	461c      	mov	r4, r3
 800b6ee:	4b55      	ldr	r3, [pc, #340]	; (800b844 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	4618      	mov	r0, r3
 800b6f4:	f7f4 ff20 	bl	8000538 <__aeabi_f2d>
 800b6f8:	4602      	mov	r2, r0
 800b6fa:	460b      	mov	r3, r1
 800b6fc:	4620      	mov	r0, r4
 800b6fe:	4629      	mov	r1, r5
 800b700:	f7f4 fdbc 	bl	800027c <__adddf3>
 800b704:	4603      	mov	r3, r0
 800b706:	460c      	mov	r4, r1
 800b708:	4618      	mov	r0, r3
 800b70a:	4621      	mov	r1, r4
 800b70c:	f7f5 fa44 	bl	8000b98 <__aeabi_d2f>
 800b710:	4602      	mov	r2, r0
 800b712:	4b4c      	ldr	r3, [pc, #304]	; (800b844 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800b714:	601a      	str	r2, [r3, #0]
			target_speed_l = max(min(target_speed_l, speed_max_l), speed_min_l);
 800b716:	4b4b      	ldr	r3, [pc, #300]	; (800b844 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800b718:	ed93 7a00 	vldr	s14, [r3]
 800b71c:	4b4a      	ldr	r3, [pc, #296]	; (800b848 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800b71e:	edd3 7a00 	vldr	s15, [r3]
 800b722:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b72a:	dd03      	ble.n	800b734 <HAL_TIM_PeriodElapsedCallback+0x214>
 800b72c:	4b46      	ldr	r3, [pc, #280]	; (800b848 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800b72e:	edd3 7a00 	vldr	s15, [r3]
 800b732:	e002      	b.n	800b73a <HAL_TIM_PeriodElapsedCallback+0x21a>
 800b734:	4b43      	ldr	r3, [pc, #268]	; (800b844 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800b736:	edd3 7a00 	vldr	s15, [r3]
 800b73a:	4b44      	ldr	r3, [pc, #272]	; (800b84c <HAL_TIM_PeriodElapsedCallback+0x32c>)
 800b73c:	ed93 7a00 	vldr	s14, [r3]
 800b740:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b748:	dd10      	ble.n	800b76c <HAL_TIM_PeriodElapsedCallback+0x24c>
 800b74a:	4b3e      	ldr	r3, [pc, #248]	; (800b844 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800b74c:	ed93 7a00 	vldr	s14, [r3]
 800b750:	4b3d      	ldr	r3, [pc, #244]	; (800b848 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800b752:	edd3 7a00 	vldr	s15, [r3]
 800b756:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b75a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b75e:	dd02      	ble.n	800b766 <HAL_TIM_PeriodElapsedCallback+0x246>
 800b760:	4b39      	ldr	r3, [pc, #228]	; (800b848 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	e004      	b.n	800b770 <HAL_TIM_PeriodElapsedCallback+0x250>
 800b766:	4b37      	ldr	r3, [pc, #220]	; (800b844 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	e001      	b.n	800b770 <HAL_TIM_PeriodElapsedCallback+0x250>
 800b76c:	4b37      	ldr	r3, [pc, #220]	; (800b84c <HAL_TIM_PeriodElapsedCallback+0x32c>)
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	4a34      	ldr	r2, [pc, #208]	; (800b844 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800b772:	6013      	str	r3, [r2, #0]
			epsilon_l = target_speed_l - speed_l;
 800b774:	4b33      	ldr	r3, [pc, #204]	; (800b844 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800b776:	ed93 7a00 	vldr	s14, [r3]
 800b77a:	4b2e      	ldr	r3, [pc, #184]	; (800b834 <HAL_TIM_PeriodElapsedCallback+0x314>)
 800b77c:	edd3 7a00 	vldr	s15, [r3]
 800b780:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b784:	4b32      	ldr	r3, [pc, #200]	; (800b850 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800b786:	edc3 7a00 	vstr	s15, [r3]
			pulse_l = Kp * epsilon_l;
 800b78a:	4b31      	ldr	r3, [pc, #196]	; (800b850 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800b78c:	edd3 7a00 	vldr	s15, [r3]
 800b790:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800b794:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b798:	4b2e      	ldr	r3, [pc, #184]	; (800b854 <HAL_TIM_PeriodElapsedCallback+0x334>)
 800b79a:	edc3 7a00 	vstr	s15, [r3]

			target_speed_r += accel_r * 0.001;
 800b79e:	4b2e      	ldr	r3, [pc, #184]	; (800b858 <HAL_TIM_PeriodElapsedCallback+0x338>)
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	f7f4 fec8 	bl	8000538 <__aeabi_f2d>
 800b7a8:	a317      	add	r3, pc, #92	; (adr r3, 800b808 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800b7aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7ae:	f7f4 ff1b 	bl	80005e8 <__aeabi_dmul>
 800b7b2:	4603      	mov	r3, r0
 800b7b4:	460c      	mov	r4, r1
 800b7b6:	4625      	mov	r5, r4
 800b7b8:	461c      	mov	r4, r3
 800b7ba:	4b28      	ldr	r3, [pc, #160]	; (800b85c <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	4618      	mov	r0, r3
 800b7c0:	f7f4 feba 	bl	8000538 <__aeabi_f2d>
 800b7c4:	4602      	mov	r2, r0
 800b7c6:	460b      	mov	r3, r1
 800b7c8:	4620      	mov	r0, r4
 800b7ca:	4629      	mov	r1, r5
 800b7cc:	f7f4 fd56 	bl	800027c <__adddf3>
 800b7d0:	4603      	mov	r3, r0
 800b7d2:	460c      	mov	r4, r1
 800b7d4:	4618      	mov	r0, r3
 800b7d6:	4621      	mov	r1, r4
 800b7d8:	f7f5 f9de 	bl	8000b98 <__aeabi_d2f>
 800b7dc:	4602      	mov	r2, r0
 800b7de:	4b1f      	ldr	r3, [pc, #124]	; (800b85c <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800b7e0:	601a      	str	r2, [r3, #0]
			target_speed_r = max(min(target_speed_r, speed_max_r), speed_min_r);
 800b7e2:	4b1e      	ldr	r3, [pc, #120]	; (800b85c <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800b7e4:	ed93 7a00 	vldr	s14, [r3]
 800b7e8:	4b1d      	ldr	r3, [pc, #116]	; (800b860 <HAL_TIM_PeriodElapsedCallback+0x340>)
 800b7ea:	edd3 7a00 	vldr	s15, [r3]
 800b7ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b7f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7f6:	dd35      	ble.n	800b864 <HAL_TIM_PeriodElapsedCallback+0x344>
 800b7f8:	4b19      	ldr	r3, [pc, #100]	; (800b860 <HAL_TIM_PeriodElapsedCallback+0x340>)
 800b7fa:	edd3 7a00 	vldr	s15, [r3]
 800b7fe:	e034      	b.n	800b86a <HAL_TIM_PeriodElapsedCallback+0x34a>
 800b800:	775e3793 	.word	0x775e3793
 800b804:	3f552a9e 	.word	0x3f552a9e
 800b808:	d2f1a9fc 	.word	0xd2f1a9fc
 800b80c:	3f50624d 	.word	0x3f50624d
 800b810:	20000bb4 	.word	0x20000bb4
 800b814:	40000800 	.word	0x40000800
 800b818:	200002ac 	.word	0x200002ac
 800b81c:	40010400 	.word	0x40010400
 800b820:	20000bac 	.word	0x20000bac
 800b824:	471c4000 	.word	0x471c4000
 800b828:	477fff00 	.word	0x477fff00
 800b82c:	200015c4 	.word	0x200015c4
 800b830:	20000aec 	.word	0x20000aec
 800b834:	20000af0 	.word	0x20000af0
 800b838:	200002bc 	.word	0x200002bc
 800b83c:	20000f68 	.word	0x20000f68
 800b840:	20000d58 	.word	0x20000d58
 800b844:	20000bfc 	.word	0x20000bfc
 800b848:	2000077c 	.word	0x2000077c
 800b84c:	20000b54 	.word	0x20000b54
 800b850:	20000b60 	.word	0x20000b60
 800b854:	20000ba8 	.word	0x20000ba8
 800b858:	20000ae4 	.word	0x20000ae4
 800b85c:	200001a0 	.word	0x200001a0
 800b860:	200001a4 	.word	0x200001a4
 800b864:	4ba4      	ldr	r3, [pc, #656]	; (800baf8 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 800b866:	edd3 7a00 	vldr	s15, [r3]
 800b86a:	4ba4      	ldr	r3, [pc, #656]	; (800bafc <HAL_TIM_PeriodElapsedCallback+0x5dc>)
 800b86c:	ed93 7a00 	vldr	s14, [r3]
 800b870:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b874:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b878:	dd10      	ble.n	800b89c <HAL_TIM_PeriodElapsedCallback+0x37c>
 800b87a:	4b9f      	ldr	r3, [pc, #636]	; (800baf8 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 800b87c:	ed93 7a00 	vldr	s14, [r3]
 800b880:	4b9f      	ldr	r3, [pc, #636]	; (800bb00 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 800b882:	edd3 7a00 	vldr	s15, [r3]
 800b886:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b88a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b88e:	dd02      	ble.n	800b896 <HAL_TIM_PeriodElapsedCallback+0x376>
 800b890:	4b9b      	ldr	r3, [pc, #620]	; (800bb00 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	e004      	b.n	800b8a0 <HAL_TIM_PeriodElapsedCallback+0x380>
 800b896:	4b98      	ldr	r3, [pc, #608]	; (800baf8 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	e001      	b.n	800b8a0 <HAL_TIM_PeriodElapsedCallback+0x380>
 800b89c:	4b97      	ldr	r3, [pc, #604]	; (800bafc <HAL_TIM_PeriodElapsedCallback+0x5dc>)
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	4a95      	ldr	r2, [pc, #596]	; (800baf8 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 800b8a2:	6013      	str	r3, [r2, #0]
			epsilon_r = target_speed_r - speed_r;
 800b8a4:	4b94      	ldr	r3, [pc, #592]	; (800baf8 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 800b8a6:	ed93 7a00 	vldr	s14, [r3]
 800b8aa:	4b96      	ldr	r3, [pc, #600]	; (800bb04 <HAL_TIM_PeriodElapsedCallback+0x5e4>)
 800b8ac:	edd3 7a00 	vldr	s15, [r3]
 800b8b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b8b4:	4b94      	ldr	r3, [pc, #592]	; (800bb08 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 800b8b6:	edc3 7a00 	vstr	s15, [r3]
			pulse_r = Kp * epsilon_r;
 800b8ba:	4b93      	ldr	r3, [pc, #588]	; (800bb08 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 800b8bc:	edd3 7a00 	vldr	s15, [r3]
 800b8c0:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800b8c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b8c8:	4b90      	ldr	r3, [pc, #576]	; (800bb0c <HAL_TIM_PeriodElapsedCallback+0x5ec>)
 800b8ca:	edc3 7a00 	vstr	s15, [r3]
		}

		log_cnt ++;
 800b8ce:	4b90      	ldr	r3, [pc, #576]	; (800bb10 <HAL_TIM_PeriodElapsedCallback+0x5f0>)
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	3301      	adds	r3, #1
 800b8d4:	4a8e      	ldr	r2, [pc, #568]	; (800bb10 <HAL_TIM_PeriodElapsedCallback+0x5f0>)
 800b8d6:	6013      	str	r3, [r2, #0]

		if(log_cnt >= 5 && MF2.FLAG.LOG){
 800b8d8:	4b8d      	ldr	r3, [pc, #564]	; (800bb10 <HAL_TIM_PeriodElapsedCallback+0x5f0>)
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	2b04      	cmp	r3, #4
 800b8de:	dd37      	ble.n	800b950 <HAL_TIM_PeriodElapsedCallback+0x430>
 800b8e0:	4b8c      	ldr	r3, [pc, #560]	; (800bb14 <HAL_TIM_PeriodElapsedCallback+0x5f4>)
 800b8e2:	881b      	ldrh	r3, [r3, #0]
 800b8e4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800b8e8:	b2db      	uxtb	r3, r3
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d030      	beq.n	800b950 <HAL_TIM_PeriodElapsedCallback+0x430>
			log_cnt = 0;
 800b8ee:	4b88      	ldr	r3, [pc, #544]	; (800bb10 <HAL_TIM_PeriodElapsedCallback+0x5f0>)
 800b8f0:	2200      	movs	r2, #0
 800b8f2:	601a      	str	r2, [r3, #0]
			if(get_cnt < log_allay){
 800b8f4:	4b88      	ldr	r3, [pc, #544]	; (800bb18 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	2bc7      	cmp	r3, #199	; 0xc7
 800b8fa:	dc29      	bgt.n	800b950 <HAL_TIM_PeriodElapsedCallback+0x430>
				get_speed_l[get_cnt] = speed_l;
 800b8fc:	4b87      	ldr	r3, [pc, #540]	; (800bb1c <HAL_TIM_PeriodElapsedCallback+0x5fc>)
 800b8fe:	edd3 7a00 	vldr	s15, [r3]
 800b902:	4b85      	ldr	r3, [pc, #532]	; (800bb18 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b90a:	ee17 1a90 	vmov	r1, s15
 800b90e:	4a84      	ldr	r2, [pc, #528]	; (800bb20 <HAL_TIM_PeriodElapsedCallback+0x600>)
 800b910:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				get_speed_r[get_cnt] = speed_r;
 800b914:	4b7b      	ldr	r3, [pc, #492]	; (800bb04 <HAL_TIM_PeriodElapsedCallback+0x5e4>)
 800b916:	edd3 7a00 	vldr	s15, [r3]
 800b91a:	4b7f      	ldr	r3, [pc, #508]	; (800bb18 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b922:	ee17 1a90 	vmov	r1, s15
 800b926:	4a7f      	ldr	r2, [pc, #508]	; (800bb24 <HAL_TIM_PeriodElapsedCallback+0x604>)
 800b928:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				get_omega[get_cnt] = gyro_read_z();
 800b92c:	f7ff fd98 	bl	800b460 <gyro_read_z>
 800b930:	eef0 7a40 	vmov.f32	s15, s0
 800b934:	4b78      	ldr	r3, [pc, #480]	; (800bb18 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b93c:	ee17 1a90 	vmov	r1, s15
 800b940:	4a79      	ldr	r2, [pc, #484]	; (800bb28 <HAL_TIM_PeriodElapsedCallback+0x608>)
 800b942:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				get_cnt++;
 800b946:	4b74      	ldr	r3, [pc, #464]	; (800bb18 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	3301      	adds	r3, #1
 800b94c:	4a72      	ldr	r2, [pc, #456]	; (800bb18 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 800b94e:	6013      	str	r3, [r2, #0]
//		degree_x += accel_read_x() * 0.001;
//		degree_y += accel_read_y() * 0.001;
//		degree_z += accel_read_z() * 0.001;
//		degree_x += gyro_read_x() * 0.001;
//		degree_y += gyro_read_y() * 0.001;
		degree_z += gyro_read_z() * 0.001;
 800b950:	f7ff fd86 	bl	800b460 <gyro_read_z>
 800b954:	ee10 3a10 	vmov	r3, s0
 800b958:	4618      	mov	r0, r3
 800b95a:	f7f4 fded 	bl	8000538 <__aeabi_f2d>
 800b95e:	a362      	add	r3, pc, #392	; (adr r3, 800bae8 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 800b960:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b964:	f7f4 fe40 	bl	80005e8 <__aeabi_dmul>
 800b968:	4603      	mov	r3, r0
 800b96a:	460c      	mov	r4, r1
 800b96c:	4625      	mov	r5, r4
 800b96e:	461c      	mov	r4, r3
 800b970:	4b6e      	ldr	r3, [pc, #440]	; (800bb2c <HAL_TIM_PeriodElapsedCallback+0x60c>)
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	4618      	mov	r0, r3
 800b976:	f7f4 fddf 	bl	8000538 <__aeabi_f2d>
 800b97a:	4602      	mov	r2, r0
 800b97c:	460b      	mov	r3, r1
 800b97e:	4620      	mov	r0, r4
 800b980:	4629      	mov	r1, r5
 800b982:	f7f4 fc7b 	bl	800027c <__adddf3>
 800b986:	4603      	mov	r3, r0
 800b988:	460c      	mov	r4, r1
 800b98a:	4618      	mov	r0, r3
 800b98c:	4621      	mov	r1, r4
 800b98e:	f7f5 f903 	bl	8000b98 <__aeabi_d2f>
 800b992:	4602      	mov	r2, r0
 800b994:	4b65      	ldr	r3, [pc, #404]	; (800bb2c <HAL_TIM_PeriodElapsedCallback+0x60c>)
 800b996:	601a      	str	r2, [r3, #0]

		//gyro 
		if(MF2.FLAG.GDRIFT){
 800b998:	4b5e      	ldr	r3, [pc, #376]	; (800bb14 <HAL_TIM_PeriodElapsedCallback+0x5f4>)
 800b99a:	881b      	ldrh	r3, [r3, #0]
 800b99c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800b9a0:	b2db      	uxtb	r3, r3
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d04d      	beq.n	800ba42 <HAL_TIM_PeriodElapsedCallback+0x522>
			gyro_cnt ++;
 800b9a6:	4b62      	ldr	r3, [pc, #392]	; (800bb30 <HAL_TIM_PeriodElapsedCallback+0x610>)
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	3301      	adds	r3, #1
 800b9ac:	4a60      	ldr	r2, [pc, #384]	; (800bb30 <HAL_TIM_PeriodElapsedCallback+0x610>)
 800b9ae:	6013      	str	r3, [r2, #0]
			if(gyro_cnt >= 2)dif_omega_z += old_omega_z - gyro_read_z();
 800b9b0:	4b5f      	ldr	r3, [pc, #380]	; (800bb30 <HAL_TIM_PeriodElapsedCallback+0x610>)
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	2b01      	cmp	r3, #1
 800b9b6:	dd10      	ble.n	800b9da <HAL_TIM_PeriodElapsedCallback+0x4ba>
 800b9b8:	4b5e      	ldr	r3, [pc, #376]	; (800bb34 <HAL_TIM_PeriodElapsedCallback+0x614>)
 800b9ba:	ed93 8a00 	vldr	s16, [r3]
 800b9be:	f7ff fd4f 	bl	800b460 <gyro_read_z>
 800b9c2:	eef0 7a40 	vmov.f32	s15, s0
 800b9c6:	ee38 7a67 	vsub.f32	s14, s16, s15
 800b9ca:	4b5b      	ldr	r3, [pc, #364]	; (800bb38 <HAL_TIM_PeriodElapsedCallback+0x618>)
 800b9cc:	edd3 7a00 	vldr	s15, [r3]
 800b9d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b9d4:	4b58      	ldr	r3, [pc, #352]	; (800bb38 <HAL_TIM_PeriodElapsedCallback+0x618>)
 800b9d6:	edc3 7a00 	vstr	s15, [r3]
			old_omega_z = gyro_read_z();
 800b9da:	f7ff fd41 	bl	800b460 <gyro_read_z>
 800b9de:	eef0 7a40 	vmov.f32	s15, s0
 800b9e2:	4b54      	ldr	r3, [pc, #336]	; (800bb34 <HAL_TIM_PeriodElapsedCallback+0x614>)
 800b9e4:	edc3 7a00 	vstr	s15, [r3]
			full_led_write(YELLOW);
 800b9e8:	2006      	movs	r0, #6
 800b9ea:	f004 fe27 	bl	801063c <full_led_write>
			if(gyro_cnt >= 1001) {
 800b9ee:	4b50      	ldr	r3, [pc, #320]	; (800bb30 <HAL_TIM_PeriodElapsedCallback+0x610>)
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b9f6:	dd1c      	ble.n	800ba32 <HAL_TIM_PeriodElapsedCallback+0x512>
				MF2.FLAG.GDRIFT = 0;
 800b9f8:	4a46      	ldr	r2, [pc, #280]	; (800bb14 <HAL_TIM_PeriodElapsedCallback+0x5f4>)
 800b9fa:	8813      	ldrh	r3, [r2, #0]
 800b9fc:	f36f 13c7 	bfc	r3, #7, #1
 800ba00:	8013      	strh	r3, [r2, #0]
				gyro_drift_value = dif_omega_z / gyro_cnt-1;
 800ba02:	4b4d      	ldr	r3, [pc, #308]	; (800bb38 <HAL_TIM_PeriodElapsedCallback+0x618>)
 800ba04:	edd3 6a00 	vldr	s13, [r3]
 800ba08:	4b49      	ldr	r3, [pc, #292]	; (800bb30 <HAL_TIM_PeriodElapsedCallback+0x610>)
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	ee07 3a90 	vmov	s15, r3
 800ba10:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ba14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ba18:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ba1c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ba20:	4b46      	ldr	r3, [pc, #280]	; (800bb3c <HAL_TIM_PeriodElapsedCallback+0x61c>)
 800ba22:	edc3 7a00 	vstr	s15, [r3]
				gyro_cnt = 0;
 800ba26:	4b42      	ldr	r3, [pc, #264]	; (800bb30 <HAL_TIM_PeriodElapsedCallback+0x610>)
 800ba28:	2200      	movs	r2, #0
 800ba2a:	601a      	str	r2, [r3, #0]
				full_led_write(BLUEGREEN);
 800ba2c:	2004      	movs	r0, #4
 800ba2e:	f004 fe05 	bl	801063c <full_led_write>
			}
			degree_z = 0;
 800ba32:	4b3e      	ldr	r3, [pc, #248]	; (800bb2c <HAL_TIM_PeriodElapsedCallback+0x60c>)
 800ba34:	f04f 0200 	mov.w	r2, #0
 800ba38:	601a      	str	r2, [r3, #0]
			target_degree_z = 0;
 800ba3a:	4b41      	ldr	r3, [pc, #260]	; (800bb40 <HAL_TIM_PeriodElapsedCallback+0x620>)
 800ba3c:	f04f 0200 	mov.w	r2, #0
 800ba40:	601a      	str	r2, [r3, #0]
		}


		if(MF2.FLAG.ENKAI){
 800ba42:	4b34      	ldr	r3, [pc, #208]	; (800bb14 <HAL_TIM_PeriodElapsedCallback+0x5f4>)
 800ba44:	881b      	ldrh	r3, [r3, #0]
 800ba46:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800ba4a:	b2db      	uxtb	r3, r3
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	f000 80d6 	beq.w	800bbfe <HAL_TIM_PeriodElapsedCallback+0x6de>
			target_dist = TREAD*M_PI/360*(degree_z-target_degree_z);
 800ba52:	4b36      	ldr	r3, [pc, #216]	; (800bb2c <HAL_TIM_PeriodElapsedCallback+0x60c>)
 800ba54:	ed93 7a00 	vldr	s14, [r3]
 800ba58:	4b39      	ldr	r3, [pc, #228]	; (800bb40 <HAL_TIM_PeriodElapsedCallback+0x620>)
 800ba5a:	edd3 7a00 	vldr	s15, [r3]
 800ba5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ba62:	ee17 0a90 	vmov	r0, s15
 800ba66:	f7f4 fd67 	bl	8000538 <__aeabi_f2d>
 800ba6a:	a321      	add	r3, pc, #132	; (adr r3, 800baf0 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 800ba6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba70:	f7f4 fdba 	bl	80005e8 <__aeabi_dmul>
 800ba74:	4603      	mov	r3, r0
 800ba76:	460c      	mov	r4, r1
 800ba78:	4618      	mov	r0, r3
 800ba7a:	4621      	mov	r1, r4
 800ba7c:	f7f5 f88c 	bl	8000b98 <__aeabi_d2f>
 800ba80:	4602      	mov	r2, r0
 800ba82:	4b30      	ldr	r3, [pc, #192]	; (800bb44 <HAL_TIM_PeriodElapsedCallback+0x624>)
 800ba84:	601a      	str	r2, [r3, #0]
			if(target_dist > 0){
 800ba86:	4b2f      	ldr	r3, [pc, #188]	; (800bb44 <HAL_TIM_PeriodElapsedCallback+0x624>)
 800ba88:	edd3 7a00 	vldr	s15, [r3]
 800ba8c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ba90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba94:	dd5c      	ble.n	800bb50 <HAL_TIM_PeriodElapsedCallback+0x630>
				target_speed_l = sqrt(2*accel_l*target_dist);
 800ba96:	4b2c      	ldr	r3, [pc, #176]	; (800bb48 <HAL_TIM_PeriodElapsedCallback+0x628>)
 800ba98:	edd3 7a00 	vldr	s15, [r3]
 800ba9c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800baa0:	4b28      	ldr	r3, [pc, #160]	; (800bb44 <HAL_TIM_PeriodElapsedCallback+0x624>)
 800baa2:	edd3 7a00 	vldr	s15, [r3]
 800baa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800baaa:	ee17 0a90 	vmov	r0, s15
 800baae:	f7f4 fd43 	bl	8000538 <__aeabi_f2d>
 800bab2:	4603      	mov	r3, r0
 800bab4:	460c      	mov	r4, r1
 800bab6:	ec44 3b10 	vmov	d0, r3, r4
 800baba:	f006 fb59 	bl	8012170 <sqrt>
 800babe:	ec54 3b10 	vmov	r3, r4, d0
 800bac2:	4618      	mov	r0, r3
 800bac4:	4621      	mov	r1, r4
 800bac6:	f7f5 f867 	bl	8000b98 <__aeabi_d2f>
 800baca:	4602      	mov	r2, r0
 800bacc:	4b1f      	ldr	r3, [pc, #124]	; (800bb4c <HAL_TIM_PeriodElapsedCallback+0x62c>)
 800bace:	601a      	str	r2, [r3, #0]
				target_speed_r = -1 * target_speed_l;
 800bad0:	4b1e      	ldr	r3, [pc, #120]	; (800bb4c <HAL_TIM_PeriodElapsedCallback+0x62c>)
 800bad2:	edd3 7a00 	vldr	s15, [r3]
 800bad6:	eef1 7a67 	vneg.f32	s15, s15
 800bada:	4b07      	ldr	r3, [pc, #28]	; (800baf8 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 800badc:	edc3 7a00 	vstr	s15, [r3]
 800bae0:	e063      	b.n	800bbaa <HAL_TIM_PeriodElapsedCallback+0x68a>
 800bae2:	bf00      	nop
 800bae4:	f3af 8000 	nop.w
 800bae8:	d2f1a9fc 	.word	0xd2f1a9fc
 800baec:	3f50624d 	.word	0x3f50624d
 800baf0:	d7653223 	.word	0xd7653223
 800baf4:	3fe26e40 	.word	0x3fe26e40
 800baf8:	200001a0 	.word	0x200001a0
 800bafc:	20000f6c 	.word	0x20000f6c
 800bb00:	200001a4 	.word	0x200001a4
 800bb04:	200002bc 	.word	0x200002bc
 800bb08:	20000c08 	.word	0x20000c08
 800bb0c:	20000780 	.word	0x20000780
 800bb10:	20000108 	.word	0x20000108
 800bb14:	20000f64 	.word	0x20000f64
 800bb18:	20000110 	.word	0x20000110
 800bb1c:	20000af0 	.word	0x20000af0
 800bb20:	20000784 	.word	0x20000784
 800bb24:	2000045c 	.word	0x2000045c
 800bb28:	200012a4 	.word	0x200012a4
 800bb2c:	20000b5c 	.word	0x20000b5c
 800bb30:	2000010c 	.word	0x2000010c
 800bb34:	200015cc 	.word	0x200015cc
 800bb38:	20000ba4 	.word	0x20000ba4
 800bb3c:	20000bf4 	.word	0x20000bf4
 800bb40:	20000bf8 	.word	0x20000bf8
 800bb44:	20000f78 	.word	0x20000f78
 800bb48:	20000d58 	.word	0x20000d58
 800bb4c:	20000bfc 	.word	0x20000bfc
			}else{
				target_speed_l = sqrt(2*accel_l*target_dist*-1)*-1;
 800bb50:	4bac      	ldr	r3, [pc, #688]	; (800be04 <HAL_TIM_PeriodElapsedCallback+0x8e4>)
 800bb52:	edd3 7a00 	vldr	s15, [r3]
 800bb56:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800bb5a:	4bab      	ldr	r3, [pc, #684]	; (800be08 <HAL_TIM_PeriodElapsedCallback+0x8e8>)
 800bb5c:	edd3 7a00 	vldr	s15, [r3]
 800bb60:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bb64:	eef1 7a67 	vneg.f32	s15, s15
 800bb68:	ee17 3a90 	vmov	r3, s15
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	f7f4 fce3 	bl	8000538 <__aeabi_f2d>
 800bb72:	4603      	mov	r3, r0
 800bb74:	460c      	mov	r4, r1
 800bb76:	ec44 3b10 	vmov	d0, r3, r4
 800bb7a:	f006 faf9 	bl	8012170 <sqrt>
 800bb7e:	ec54 3b10 	vmov	r3, r4, d0
 800bb82:	4618      	mov	r0, r3
 800bb84:	4621      	mov	r1, r4
 800bb86:	f7f5 f807 	bl	8000b98 <__aeabi_d2f>
 800bb8a:	4603      	mov	r3, r0
 800bb8c:	ee07 3a90 	vmov	s15, r3
 800bb90:	eef1 7a67 	vneg.f32	s15, s15
 800bb94:	4b9d      	ldr	r3, [pc, #628]	; (800be0c <HAL_TIM_PeriodElapsedCallback+0x8ec>)
 800bb96:	edc3 7a00 	vstr	s15, [r3]
				target_speed_r = -1 * target_speed_l;
 800bb9a:	4b9c      	ldr	r3, [pc, #624]	; (800be0c <HAL_TIM_PeriodElapsedCallback+0x8ec>)
 800bb9c:	edd3 7a00 	vldr	s15, [r3]
 800bba0:	eef1 7a67 	vneg.f32	s15, s15
 800bba4:	4b9a      	ldr	r3, [pc, #616]	; (800be10 <HAL_TIM_PeriodElapsedCallback+0x8f0>)
 800bba6:	edc3 7a00 	vstr	s15, [r3]
			}

			epsilon_l = target_speed_l - speed_l;
 800bbaa:	4b98      	ldr	r3, [pc, #608]	; (800be0c <HAL_TIM_PeriodElapsedCallback+0x8ec>)
 800bbac:	ed93 7a00 	vldr	s14, [r3]
 800bbb0:	4b98      	ldr	r3, [pc, #608]	; (800be14 <HAL_TIM_PeriodElapsedCallback+0x8f4>)
 800bbb2:	edd3 7a00 	vldr	s15, [r3]
 800bbb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bbba:	4b97      	ldr	r3, [pc, #604]	; (800be18 <HAL_TIM_PeriodElapsedCallback+0x8f8>)
 800bbbc:	edc3 7a00 	vstr	s15, [r3]
			pulse_l = Kp * epsilon_l;
 800bbc0:	4b95      	ldr	r3, [pc, #596]	; (800be18 <HAL_TIM_PeriodElapsedCallback+0x8f8>)
 800bbc2:	edd3 7a00 	vldr	s15, [r3]
 800bbc6:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800bbca:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bbce:	4b93      	ldr	r3, [pc, #588]	; (800be1c <HAL_TIM_PeriodElapsedCallback+0x8fc>)
 800bbd0:	edc3 7a00 	vstr	s15, [r3]
			epsilon_r = target_speed_r - speed_r;
 800bbd4:	4b8e      	ldr	r3, [pc, #568]	; (800be10 <HAL_TIM_PeriodElapsedCallback+0x8f0>)
 800bbd6:	ed93 7a00 	vldr	s14, [r3]
 800bbda:	4b91      	ldr	r3, [pc, #580]	; (800be20 <HAL_TIM_PeriodElapsedCallback+0x900>)
 800bbdc:	edd3 7a00 	vldr	s15, [r3]
 800bbe0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bbe4:	4b8f      	ldr	r3, [pc, #572]	; (800be24 <HAL_TIM_PeriodElapsedCallback+0x904>)
 800bbe6:	edc3 7a00 	vstr	s15, [r3]
			pulse_r = Kp * epsilon_r;
 800bbea:	4b8e      	ldr	r3, [pc, #568]	; (800be24 <HAL_TIM_PeriodElapsedCallback+0x904>)
 800bbec:	edd3 7a00 	vldr	s15, [r3]
 800bbf0:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800bbf4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bbf8:	4b8b      	ldr	r3, [pc, #556]	; (800be28 <HAL_TIM_PeriodElapsedCallback+0x908>)
 800bbfa:	edc3 7a00 	vstr	s15, [r3]
		}


		if(MF.FLAG.FWALL){
 800bbfe:	4b8b      	ldr	r3, [pc, #556]	; (800be2c <HAL_TIM_PeriodElapsedCallback+0x90c>)
 800bc00:	881b      	ldrh	r3, [r3, #0]
 800bc02:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800bc06:	b2db      	uxtb	r3, r3
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	f000 8124 	beq.w	800be56 <HAL_TIM_PeriodElapsedCallback+0x936>
			target_speed_l = (int16_t)(OFFSET_FWALL_L - ad_fl)*0.5;//0.75;
 800bc0e:	4b88      	ldr	r3, [pc, #544]	; (800be30 <HAL_TIM_PeriodElapsedCallback+0x910>)
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	b29b      	uxth	r3, r3
 800bc14:	f5c3 63bb 	rsb	r3, r3, #1496	; 0x5d8
 800bc18:	3304      	adds	r3, #4
 800bc1a:	b29b      	uxth	r3, r3
 800bc1c:	b21b      	sxth	r3, r3
 800bc1e:	4618      	mov	r0, r3
 800bc20:	f7f4 fc78 	bl	8000514 <__aeabi_i2d>
 800bc24:	f04f 0200 	mov.w	r2, #0
 800bc28:	4b82      	ldr	r3, [pc, #520]	; (800be34 <HAL_TIM_PeriodElapsedCallback+0x914>)
 800bc2a:	f7f4 fcdd 	bl	80005e8 <__aeabi_dmul>
 800bc2e:	4603      	mov	r3, r0
 800bc30:	460c      	mov	r4, r1
 800bc32:	4618      	mov	r0, r3
 800bc34:	4621      	mov	r1, r4
 800bc36:	f7f4 ffaf 	bl	8000b98 <__aeabi_d2f>
 800bc3a:	4602      	mov	r2, r0
 800bc3c:	4b73      	ldr	r3, [pc, #460]	; (800be0c <HAL_TIM_PeriodElapsedCallback+0x8ec>)
 800bc3e:	601a      	str	r2, [r3, #0]
			target_speed_r = (int16_t)(OFFSET_FWALL_R - ad_fr);//*1.5;
 800bc40:	4b7d      	ldr	r3, [pc, #500]	; (800be38 <HAL_TIM_PeriodElapsedCallback+0x918>)
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	b29b      	uxth	r3, r3
 800bc46:	f5c3 7361 	rsb	r3, r3, #900	; 0x384
 800bc4a:	b29b      	uxth	r3, r3
 800bc4c:	b21b      	sxth	r3, r3
 800bc4e:	ee07 3a90 	vmov	s15, r3
 800bc52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bc56:	4b6e      	ldr	r3, [pc, #440]	; (800be10 <HAL_TIM_PeriodElapsedCallback+0x8f0>)
 800bc58:	edc3 7a00 	vstr	s15, [r3]

			if(target_speed_l*target_speed_l < 2500)target_speed_l = 0;
 800bc5c:	4b6b      	ldr	r3, [pc, #428]	; (800be0c <HAL_TIM_PeriodElapsedCallback+0x8ec>)
 800bc5e:	ed93 7a00 	vldr	s14, [r3]
 800bc62:	4b6a      	ldr	r3, [pc, #424]	; (800be0c <HAL_TIM_PeriodElapsedCallback+0x8ec>)
 800bc64:	edd3 7a00 	vldr	s15, [r3]
 800bc68:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc6c:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800be3c <HAL_TIM_PeriodElapsedCallback+0x91c>
 800bc70:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bc74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc78:	d503      	bpl.n	800bc82 <HAL_TIM_PeriodElapsedCallback+0x762>
 800bc7a:	4b64      	ldr	r3, [pc, #400]	; (800be0c <HAL_TIM_PeriodElapsedCallback+0x8ec>)
 800bc7c:	f04f 0200 	mov.w	r2, #0
 800bc80:	601a      	str	r2, [r3, #0]
			if(target_speed_r*target_speed_r < 2500)target_speed_r = 0;
 800bc82:	4b63      	ldr	r3, [pc, #396]	; (800be10 <HAL_TIM_PeriodElapsedCallback+0x8f0>)
 800bc84:	ed93 7a00 	vldr	s14, [r3]
 800bc88:	4b61      	ldr	r3, [pc, #388]	; (800be10 <HAL_TIM_PeriodElapsedCallback+0x8f0>)
 800bc8a:	edd3 7a00 	vldr	s15, [r3]
 800bc8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc92:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 800be3c <HAL_TIM_PeriodElapsedCallback+0x91c>
 800bc96:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bc9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc9e:	d503      	bpl.n	800bca8 <HAL_TIM_PeriodElapsedCallback+0x788>
 800bca0:	4b5b      	ldr	r3, [pc, #364]	; (800be10 <HAL_TIM_PeriodElapsedCallback+0x8f0>)
 800bca2:	f04f 0200 	mov.w	r2, #0
 800bca6:	601a      	str	r2, [r3, #0]
			if(target_speed_l == 0 && target_speed_r == 0){
 800bca8:	4b58      	ldr	r3, [pc, #352]	; (800be0c <HAL_TIM_PeriodElapsedCallback+0x8ec>)
 800bcaa:	edd3 7a00 	vldr	s15, [r3]
 800bcae:	eef5 7a40 	vcmp.f32	s15, #0.0
 800bcb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcb6:	d111      	bne.n	800bcdc <HAL_TIM_PeriodElapsedCallback+0x7bc>
 800bcb8:	4b55      	ldr	r3, [pc, #340]	; (800be10 <HAL_TIM_PeriodElapsedCallback+0x8f0>)
 800bcba:	edd3 7a00 	vldr	s15, [r3]
 800bcbe:	eef5 7a40 	vcmp.f32	s15, #0.0
 800bcc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcc6:	d109      	bne.n	800bcdc <HAL_TIM_PeriodElapsedCallback+0x7bc>
				MF.FLAG.FWALL = 0;
 800bcc8:	4a58      	ldr	r2, [pc, #352]	; (800be2c <HAL_TIM_PeriodElapsedCallback+0x90c>)
 800bcca:	8813      	ldrh	r3, [r2, #0]
 800bccc:	f36f 13c7 	bfc	r3, #7, #1
 800bcd0:	8013      	strh	r3, [r2, #0]
				MF.FLAG.DRV = 0;
 800bcd2:	4a56      	ldr	r2, [pc, #344]	; (800be2c <HAL_TIM_PeriodElapsedCallback+0x90c>)
 800bcd4:	8813      	ldrh	r3, [r2, #0]
 800bcd6:	f36f 0341 	bfc	r3, #1, #1
 800bcda:	8013      	strh	r3, [r2, #0]
			}

			epsilon_l = target_speed_l - speed_l;
 800bcdc:	4b4b      	ldr	r3, [pc, #300]	; (800be0c <HAL_TIM_PeriodElapsedCallback+0x8ec>)
 800bcde:	ed93 7a00 	vldr	s14, [r3]
 800bce2:	4b4c      	ldr	r3, [pc, #304]	; (800be14 <HAL_TIM_PeriodElapsedCallback+0x8f4>)
 800bce4:	edd3 7a00 	vldr	s15, [r3]
 800bce8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bcec:	4b4a      	ldr	r3, [pc, #296]	; (800be18 <HAL_TIM_PeriodElapsedCallback+0x8f8>)
 800bcee:	edc3 7a00 	vstr	s15, [r3]
			pulse_l = Kp * epsilon_l;
 800bcf2:	4b49      	ldr	r3, [pc, #292]	; (800be18 <HAL_TIM_PeriodElapsedCallback+0x8f8>)
 800bcf4:	edd3 7a00 	vldr	s15, [r3]
 800bcf8:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800bcfc:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bd00:	4b46      	ldr	r3, [pc, #280]	; (800be1c <HAL_TIM_PeriodElapsedCallback+0x8fc>)
 800bd02:	edc3 7a00 	vstr	s15, [r3]
			epsilon_r = target_speed_r - speed_r;
 800bd06:	4b42      	ldr	r3, [pc, #264]	; (800be10 <HAL_TIM_PeriodElapsedCallback+0x8f0>)
 800bd08:	ed93 7a00 	vldr	s14, [r3]
 800bd0c:	4b44      	ldr	r3, [pc, #272]	; (800be20 <HAL_TIM_PeriodElapsedCallback+0x900>)
 800bd0e:	edd3 7a00 	vldr	s15, [r3]
 800bd12:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bd16:	4b43      	ldr	r3, [pc, #268]	; (800be24 <HAL_TIM_PeriodElapsedCallback+0x904>)
 800bd18:	edc3 7a00 	vstr	s15, [r3]
			pulse_r = Kp * epsilon_r;
 800bd1c:	4b41      	ldr	r3, [pc, #260]	; (800be24 <HAL_TIM_PeriodElapsedCallback+0x904>)
 800bd1e:	edd3 7a00 	vldr	s15, [r3]
 800bd22:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800bd26:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bd2a:	4b3f      	ldr	r3, [pc, #252]	; (800be28 <HAL_TIM_PeriodElapsedCallback+0x908>)
 800bd2c:	edc3 7a00 	vstr	s15, [r3]

			pulse_l = min(max(pulse_l, -100), 100);
 800bd30:	4b3a      	ldr	r3, [pc, #232]	; (800be1c <HAL_TIM_PeriodElapsedCallback+0x8fc>)
 800bd32:	edd3 7a00 	vldr	s15, [r3]
 800bd36:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800be40 <HAL_TIM_PeriodElapsedCallback+0x920>
 800bd3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bd3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd42:	bfcc      	ite	gt
 800bd44:	2301      	movgt	r3, #1
 800bd46:	2300      	movle	r3, #0
 800bd48:	b2db      	uxtb	r3, r3
 800bd4a:	f083 0301 	eor.w	r3, r3, #1
 800bd4e:	b2db      	uxtb	r3, r3
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d111      	bne.n	800bd78 <HAL_TIM_PeriodElapsedCallback+0x858>
 800bd54:	4b31      	ldr	r3, [pc, #196]	; (800be1c <HAL_TIM_PeriodElapsedCallback+0x8fc>)
 800bd56:	edd3 7a00 	vldr	s15, [r3]
 800bd5a:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 800be44 <HAL_TIM_PeriodElapsedCallback+0x924>
 800bd5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bd62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd66:	bfcc      	ite	gt
 800bd68:	2301      	movgt	r3, #1
 800bd6a:	2300      	movle	r3, #0
 800bd6c:	b2db      	uxtb	r3, r3
 800bd6e:	f083 0301 	eor.w	r3, r3, #1
 800bd72:	b2db      	uxtb	r3, r3
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d00e      	beq.n	800bd96 <HAL_TIM_PeriodElapsedCallback+0x876>
 800bd78:	4b28      	ldr	r3, [pc, #160]	; (800be1c <HAL_TIM_PeriodElapsedCallback+0x8fc>)
 800bd7a:	edd3 7a00 	vldr	s15, [r3]
 800bd7e:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800be40 <HAL_TIM_PeriodElapsedCallback+0x920>
 800bd82:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bd86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd8a:	dd02      	ble.n	800bd92 <HAL_TIM_PeriodElapsedCallback+0x872>
 800bd8c:	4b23      	ldr	r3, [pc, #140]	; (800be1c <HAL_TIM_PeriodElapsedCallback+0x8fc>)
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	e002      	b.n	800bd98 <HAL_TIM_PeriodElapsedCallback+0x878>
 800bd92:	4b2d      	ldr	r3, [pc, #180]	; (800be48 <HAL_TIM_PeriodElapsedCallback+0x928>)
 800bd94:	e000      	b.n	800bd98 <HAL_TIM_PeriodElapsedCallback+0x878>
 800bd96:	4b2d      	ldr	r3, [pc, #180]	; (800be4c <HAL_TIM_PeriodElapsedCallback+0x92c>)
 800bd98:	4a20      	ldr	r2, [pc, #128]	; (800be1c <HAL_TIM_PeriodElapsedCallback+0x8fc>)
 800bd9a:	6013      	str	r3, [r2, #0]
			pulse_r = min(max(pulse_r, -100), 100);
 800bd9c:	4b22      	ldr	r3, [pc, #136]	; (800be28 <HAL_TIM_PeriodElapsedCallback+0x908>)
 800bd9e:	edd3 7a00 	vldr	s15, [r3]
 800bda2:	ed9f 7a27 	vldr	s14, [pc, #156]	; 800be40 <HAL_TIM_PeriodElapsedCallback+0x920>
 800bda6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bdaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdae:	bfcc      	ite	gt
 800bdb0:	2301      	movgt	r3, #1
 800bdb2:	2300      	movle	r3, #0
 800bdb4:	b2db      	uxtb	r3, r3
 800bdb6:	f083 0301 	eor.w	r3, r3, #1
 800bdba:	b2db      	uxtb	r3, r3
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d111      	bne.n	800bde4 <HAL_TIM_PeriodElapsedCallback+0x8c4>
 800bdc0:	4b19      	ldr	r3, [pc, #100]	; (800be28 <HAL_TIM_PeriodElapsedCallback+0x908>)
 800bdc2:	edd3 7a00 	vldr	s15, [r3]
 800bdc6:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800be44 <HAL_TIM_PeriodElapsedCallback+0x924>
 800bdca:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bdce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdd2:	bfcc      	ite	gt
 800bdd4:	2301      	movgt	r3, #1
 800bdd6:	2300      	movle	r3, #0
 800bdd8:	b2db      	uxtb	r3, r3
 800bdda:	f083 0301 	eor.w	r3, r3, #1
 800bdde:	b2db      	uxtb	r3, r3
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d035      	beq.n	800be50 <HAL_TIM_PeriodElapsedCallback+0x930>
 800bde4:	4b10      	ldr	r3, [pc, #64]	; (800be28 <HAL_TIM_PeriodElapsedCallback+0x908>)
 800bde6:	edd3 7a00 	vldr	s15, [r3]
 800bdea:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800be40 <HAL_TIM_PeriodElapsedCallback+0x920>
 800bdee:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bdf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdf6:	dd02      	ble.n	800bdfe <HAL_TIM_PeriodElapsedCallback+0x8de>
 800bdf8:	4b0b      	ldr	r3, [pc, #44]	; (800be28 <HAL_TIM_PeriodElapsedCallback+0x908>)
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	e029      	b.n	800be52 <HAL_TIM_PeriodElapsedCallback+0x932>
 800bdfe:	4b12      	ldr	r3, [pc, #72]	; (800be48 <HAL_TIM_PeriodElapsedCallback+0x928>)
 800be00:	e027      	b.n	800be52 <HAL_TIM_PeriodElapsedCallback+0x932>
 800be02:	bf00      	nop
 800be04:	20000d58 	.word	0x20000d58
 800be08:	20000f78 	.word	0x20000f78
 800be0c:	20000bfc 	.word	0x20000bfc
 800be10:	200001a0 	.word	0x200001a0
 800be14:	20000af0 	.word	0x20000af0
 800be18:	20000b60 	.word	0x20000b60
 800be1c:	20000ba8 	.word	0x20000ba8
 800be20:	200002bc 	.word	0x200002bc
 800be24:	20000c08 	.word	0x20000c08
 800be28:	20000780 	.word	0x20000780
 800be2c:	20000f68 	.word	0x20000f68
 800be30:	20000d54 	.word	0x20000d54
 800be34:	3fe00000 	.word	0x3fe00000
 800be38:	20000c00 	.word	0x20000c00
 800be3c:	451c4000 	.word	0x451c4000
 800be40:	c2c80000 	.word	0xc2c80000
 800be44:	42c80000 	.word	0x42c80000
 800be48:	c2c80000 	.word	0xc2c80000
 800be4c:	42c80000 	.word	0x42c80000
 800be50:	4bbf      	ldr	r3, [pc, #764]	; (800c150 <HAL_TIM_PeriodElapsedCallback+0xc30>)
 800be52:	4ac0      	ldr	r2, [pc, #768]	; (800c154 <HAL_TIM_PeriodElapsedCallback+0xc34>)
 800be54:	6013      	str	r3, [r2, #0]
		}


		if(MF.FLAG.GYRO){
 800be56:	4bc0      	ldr	r3, [pc, #768]	; (800c158 <HAL_TIM_PeriodElapsedCallback+0xc38>)
 800be58:	881b      	ldrh	r3, [r3, #0]
 800be5a:	f3c3 2300 	ubfx	r3, r3, #8, #1
 800be5e:	b2db      	uxtb	r3, r3
 800be60:	2b00      	cmp	r3, #0
 800be62:	f000 810b 	beq.w	800c07c <HAL_TIM_PeriodElapsedCallback+0xb5c>
			target_omega_z += target_degaccel_z * 0.001;
 800be66:	4bbd      	ldr	r3, [pc, #756]	; (800c15c <HAL_TIM_PeriodElapsedCallback+0xc3c>)
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	4618      	mov	r0, r3
 800be6c:	f7f4 fb64 	bl	8000538 <__aeabi_f2d>
 800be70:	a3b3      	add	r3, pc, #716	; (adr r3, 800c140 <HAL_TIM_PeriodElapsedCallback+0xc20>)
 800be72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be76:	f7f4 fbb7 	bl	80005e8 <__aeabi_dmul>
 800be7a:	4603      	mov	r3, r0
 800be7c:	460c      	mov	r4, r1
 800be7e:	4625      	mov	r5, r4
 800be80:	461c      	mov	r4, r3
 800be82:	4bb7      	ldr	r3, [pc, #732]	; (800c160 <HAL_TIM_PeriodElapsedCallback+0xc40>)
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	4618      	mov	r0, r3
 800be88:	f7f4 fb56 	bl	8000538 <__aeabi_f2d>
 800be8c:	4602      	mov	r2, r0
 800be8e:	460b      	mov	r3, r1
 800be90:	4620      	mov	r0, r4
 800be92:	4629      	mov	r1, r5
 800be94:	f7f4 f9f2 	bl	800027c <__adddf3>
 800be98:	4603      	mov	r3, r0
 800be9a:	460c      	mov	r4, r1
 800be9c:	4618      	mov	r0, r3
 800be9e:	4621      	mov	r1, r4
 800bea0:	f7f4 fe7a 	bl	8000b98 <__aeabi_d2f>
 800bea4:	4602      	mov	r2, r0
 800bea6:	4bae      	ldr	r3, [pc, #696]	; (800c160 <HAL_TIM_PeriodElapsedCallback+0xc40>)
 800bea8:	601a      	str	r2, [r3, #0]
			target_omega_z = max(min(target_omega_z, omega_max), omega_min);
 800beaa:	4bad      	ldr	r3, [pc, #692]	; (800c160 <HAL_TIM_PeriodElapsedCallback+0xc40>)
 800beac:	ed93 7a00 	vldr	s14, [r3]
 800beb0:	4bac      	ldr	r3, [pc, #688]	; (800c164 <HAL_TIM_PeriodElapsedCallback+0xc44>)
 800beb2:	edd3 7a00 	vldr	s15, [r3]
 800beb6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800beba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bebe:	dd03      	ble.n	800bec8 <HAL_TIM_PeriodElapsedCallback+0x9a8>
 800bec0:	4ba8      	ldr	r3, [pc, #672]	; (800c164 <HAL_TIM_PeriodElapsedCallback+0xc44>)
 800bec2:	edd3 7a00 	vldr	s15, [r3]
 800bec6:	e002      	b.n	800bece <HAL_TIM_PeriodElapsedCallback+0x9ae>
 800bec8:	4ba5      	ldr	r3, [pc, #660]	; (800c160 <HAL_TIM_PeriodElapsedCallback+0xc40>)
 800beca:	edd3 7a00 	vldr	s15, [r3]
 800bece:	4ba6      	ldr	r3, [pc, #664]	; (800c168 <HAL_TIM_PeriodElapsedCallback+0xc48>)
 800bed0:	ed93 7a00 	vldr	s14, [r3]
 800bed4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bedc:	dd10      	ble.n	800bf00 <HAL_TIM_PeriodElapsedCallback+0x9e0>
 800bede:	4ba0      	ldr	r3, [pc, #640]	; (800c160 <HAL_TIM_PeriodElapsedCallback+0xc40>)
 800bee0:	ed93 7a00 	vldr	s14, [r3]
 800bee4:	4b9f      	ldr	r3, [pc, #636]	; (800c164 <HAL_TIM_PeriodElapsedCallback+0xc44>)
 800bee6:	edd3 7a00 	vldr	s15, [r3]
 800beea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800beee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bef2:	dd02      	ble.n	800befa <HAL_TIM_PeriodElapsedCallback+0x9da>
 800bef4:	4b9b      	ldr	r3, [pc, #620]	; (800c164 <HAL_TIM_PeriodElapsedCallback+0xc44>)
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	e004      	b.n	800bf04 <HAL_TIM_PeriodElapsedCallback+0x9e4>
 800befa:	4b99      	ldr	r3, [pc, #612]	; (800c160 <HAL_TIM_PeriodElapsedCallback+0xc40>)
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	e001      	b.n	800bf04 <HAL_TIM_PeriodElapsedCallback+0x9e4>
 800bf00:	4b99      	ldr	r3, [pc, #612]	; (800c168 <HAL_TIM_PeriodElapsedCallback+0xc48>)
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	4a96      	ldr	r2, [pc, #600]	; (800c160 <HAL_TIM_PeriodElapsedCallback+0xc40>)
 800bf06:	6013      	str	r3, [r2, #0]

			epsilon_omega = target_omega_z - gyro_read_z();
 800bf08:	4b95      	ldr	r3, [pc, #596]	; (800c160 <HAL_TIM_PeriodElapsedCallback+0xc40>)
 800bf0a:	ed93 8a00 	vldr	s16, [r3]
 800bf0e:	f7ff faa7 	bl	800b460 <gyro_read_z>
 800bf12:	eef0 7a40 	vmov.f32	s15, s0
 800bf16:	ee78 7a67 	vsub.f32	s15, s16, s15
 800bf1a:	4b94      	ldr	r3, [pc, #592]	; (800c16c <HAL_TIM_PeriodElapsedCallback+0xc4c>)
 800bf1c:	edc3 7a00 	vstr	s15, [r3]

			target_speed_l = speed_G - (target_omega_z + Kp_o*epsilon_omega)/180*M_PI*TREAD/2;
 800bf20:	4b93      	ldr	r3, [pc, #588]	; (800c170 <HAL_TIM_PeriodElapsedCallback+0xc50>)
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	4618      	mov	r0, r3
 800bf26:	f7f4 fb07 	bl	8000538 <__aeabi_f2d>
 800bf2a:	4604      	mov	r4, r0
 800bf2c:	460d      	mov	r5, r1
 800bf2e:	4b8f      	ldr	r3, [pc, #572]	; (800c16c <HAL_TIM_PeriodElapsedCallback+0xc4c>)
 800bf30:	edd3 7a00 	vldr	s15, [r3]
 800bf34:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800bf38:	ee27 7a87 	vmul.f32	s14, s15, s14
 800bf3c:	4b88      	ldr	r3, [pc, #544]	; (800c160 <HAL_TIM_PeriodElapsedCallback+0xc40>)
 800bf3e:	edd3 7a00 	vldr	s15, [r3]
 800bf42:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bf46:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 800c174 <HAL_TIM_PeriodElapsedCallback+0xc54>
 800bf4a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800bf4e:	ee16 0a90 	vmov	r0, s13
 800bf52:	f7f4 faf1 	bl	8000538 <__aeabi_f2d>
 800bf56:	a37c      	add	r3, pc, #496	; (adr r3, 800c148 <HAL_TIM_PeriodElapsedCallback+0xc28>)
 800bf58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf5c:	f7f4 fb44 	bl	80005e8 <__aeabi_dmul>
 800bf60:	4602      	mov	r2, r0
 800bf62:	460b      	mov	r3, r1
 800bf64:	4610      	mov	r0, r2
 800bf66:	4619      	mov	r1, r3
 800bf68:	f04f 0200 	mov.w	r2, #0
 800bf6c:	4b82      	ldr	r3, [pc, #520]	; (800c178 <HAL_TIM_PeriodElapsedCallback+0xc58>)
 800bf6e:	f7f4 fb3b 	bl	80005e8 <__aeabi_dmul>
 800bf72:	4602      	mov	r2, r0
 800bf74:	460b      	mov	r3, r1
 800bf76:	4610      	mov	r0, r2
 800bf78:	4619      	mov	r1, r3
 800bf7a:	f04f 0200 	mov.w	r2, #0
 800bf7e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bf82:	f7f4 fc5b 	bl	800083c <__aeabi_ddiv>
 800bf86:	4602      	mov	r2, r0
 800bf88:	460b      	mov	r3, r1
 800bf8a:	4620      	mov	r0, r4
 800bf8c:	4629      	mov	r1, r5
 800bf8e:	f7f4 f973 	bl	8000278 <__aeabi_dsub>
 800bf92:	4603      	mov	r3, r0
 800bf94:	460c      	mov	r4, r1
 800bf96:	4618      	mov	r0, r3
 800bf98:	4621      	mov	r1, r4
 800bf9a:	f7f4 fdfd 	bl	8000b98 <__aeabi_d2f>
 800bf9e:	4602      	mov	r2, r0
 800bfa0:	4b76      	ldr	r3, [pc, #472]	; (800c17c <HAL_TIM_PeriodElapsedCallback+0xc5c>)
 800bfa2:	601a      	str	r2, [r3, #0]
			target_speed_r = speed_G + (target_omega_z + Kp_o*epsilon_omega)/180*M_PI*TREAD/2;
 800bfa4:	4b72      	ldr	r3, [pc, #456]	; (800c170 <HAL_TIM_PeriodElapsedCallback+0xc50>)
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	4618      	mov	r0, r3
 800bfaa:	f7f4 fac5 	bl	8000538 <__aeabi_f2d>
 800bfae:	4604      	mov	r4, r0
 800bfb0:	460d      	mov	r5, r1
 800bfb2:	4b6e      	ldr	r3, [pc, #440]	; (800c16c <HAL_TIM_PeriodElapsedCallback+0xc4c>)
 800bfb4:	edd3 7a00 	vldr	s15, [r3]
 800bfb8:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800bfbc:	ee27 7a87 	vmul.f32	s14, s15, s14
 800bfc0:	4b67      	ldr	r3, [pc, #412]	; (800c160 <HAL_TIM_PeriodElapsedCallback+0xc40>)
 800bfc2:	edd3 7a00 	vldr	s15, [r3]
 800bfc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bfca:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 800c174 <HAL_TIM_PeriodElapsedCallback+0xc54>
 800bfce:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800bfd2:	ee16 0a90 	vmov	r0, s13
 800bfd6:	f7f4 faaf 	bl	8000538 <__aeabi_f2d>
 800bfda:	a35b      	add	r3, pc, #364	; (adr r3, 800c148 <HAL_TIM_PeriodElapsedCallback+0xc28>)
 800bfdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfe0:	f7f4 fb02 	bl	80005e8 <__aeabi_dmul>
 800bfe4:	4602      	mov	r2, r0
 800bfe6:	460b      	mov	r3, r1
 800bfe8:	4610      	mov	r0, r2
 800bfea:	4619      	mov	r1, r3
 800bfec:	f04f 0200 	mov.w	r2, #0
 800bff0:	4b61      	ldr	r3, [pc, #388]	; (800c178 <HAL_TIM_PeriodElapsedCallback+0xc58>)
 800bff2:	f7f4 faf9 	bl	80005e8 <__aeabi_dmul>
 800bff6:	4602      	mov	r2, r0
 800bff8:	460b      	mov	r3, r1
 800bffa:	4610      	mov	r0, r2
 800bffc:	4619      	mov	r1, r3
 800bffe:	f04f 0200 	mov.w	r2, #0
 800c002:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c006:	f7f4 fc19 	bl	800083c <__aeabi_ddiv>
 800c00a:	4602      	mov	r2, r0
 800c00c:	460b      	mov	r3, r1
 800c00e:	4620      	mov	r0, r4
 800c010:	4629      	mov	r1, r5
 800c012:	f7f4 f933 	bl	800027c <__adddf3>
 800c016:	4603      	mov	r3, r0
 800c018:	460c      	mov	r4, r1
 800c01a:	4618      	mov	r0, r3
 800c01c:	4621      	mov	r1, r4
 800c01e:	f7f4 fdbb 	bl	8000b98 <__aeabi_d2f>
 800c022:	4602      	mov	r2, r0
 800c024:	4b56      	ldr	r3, [pc, #344]	; (800c180 <HAL_TIM_PeriodElapsedCallback+0xc60>)
 800c026:	601a      	str	r2, [r3, #0]

			epsilon_l = target_speed_l - speed_l;
 800c028:	4b54      	ldr	r3, [pc, #336]	; (800c17c <HAL_TIM_PeriodElapsedCallback+0xc5c>)
 800c02a:	ed93 7a00 	vldr	s14, [r3]
 800c02e:	4b55      	ldr	r3, [pc, #340]	; (800c184 <HAL_TIM_PeriodElapsedCallback+0xc64>)
 800c030:	edd3 7a00 	vldr	s15, [r3]
 800c034:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c038:	4b53      	ldr	r3, [pc, #332]	; (800c188 <HAL_TIM_PeriodElapsedCallback+0xc68>)
 800c03a:	edc3 7a00 	vstr	s15, [r3]
			pulse_l = Kp * epsilon_l;
 800c03e:	4b52      	ldr	r3, [pc, #328]	; (800c188 <HAL_TIM_PeriodElapsedCallback+0xc68>)
 800c040:	edd3 7a00 	vldr	s15, [r3]
 800c044:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800c048:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c04c:	4b4f      	ldr	r3, [pc, #316]	; (800c18c <HAL_TIM_PeriodElapsedCallback+0xc6c>)
 800c04e:	edc3 7a00 	vstr	s15, [r3]
			epsilon_r = target_speed_r - speed_r;
 800c052:	4b4b      	ldr	r3, [pc, #300]	; (800c180 <HAL_TIM_PeriodElapsedCallback+0xc60>)
 800c054:	ed93 7a00 	vldr	s14, [r3]
 800c058:	4b4d      	ldr	r3, [pc, #308]	; (800c190 <HAL_TIM_PeriodElapsedCallback+0xc70>)
 800c05a:	edd3 7a00 	vldr	s15, [r3]
 800c05e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c062:	4b4c      	ldr	r3, [pc, #304]	; (800c194 <HAL_TIM_PeriodElapsedCallback+0xc74>)
 800c064:	edc3 7a00 	vstr	s15, [r3]
			pulse_r = Kp * epsilon_r;
 800c068:	4b4a      	ldr	r3, [pc, #296]	; (800c194 <HAL_TIM_PeriodElapsedCallback+0xc74>)
 800c06a:	edd3 7a00 	vldr	s15, [r3]
 800c06e:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800c072:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c076:	4b37      	ldr	r3, [pc, #220]	; (800c154 <HAL_TIM_PeriodElapsedCallback+0xc34>)
 800c078:	edc3 7a00 	vstr	s15, [r3]
		}


		//ADchange interrupt
		uint16_t delay;
		tp = (tp+1)%3;
 800c07c:	4b46      	ldr	r3, [pc, #280]	; (800c198 <HAL_TIM_PeriodElapsedCallback+0xc78>)
 800c07e:	781b      	ldrb	r3, [r3, #0]
 800c080:	1c5a      	adds	r2, r3, #1
 800c082:	4b46      	ldr	r3, [pc, #280]	; (800c19c <HAL_TIM_PeriodElapsedCallback+0xc7c>)
 800c084:	fb83 3102 	smull	r3, r1, r3, r2
 800c088:	17d3      	asrs	r3, r2, #31
 800c08a:	1ac9      	subs	r1, r1, r3
 800c08c:	460b      	mov	r3, r1
 800c08e:	005b      	lsls	r3, r3, #1
 800c090:	440b      	add	r3, r1
 800c092:	1ad1      	subs	r1, r2, r3
 800c094:	b2ca      	uxtb	r2, r1
 800c096:	4b40      	ldr	r3, [pc, #256]	; (800c198 <HAL_TIM_PeriodElapsedCallback+0xc78>)
 800c098:	701a      	strb	r2, [r3, #0]

		switch(tp){
 800c09a:	4b3f      	ldr	r3, [pc, #252]	; (800c198 <HAL_TIM_PeriodElapsedCallback+0xc78>)
 800c09c:	781b      	ldrb	r3, [r3, #0]
 800c09e:	2b01      	cmp	r3, #1
 800c0a0:	d044      	beq.n	800c12c <HAL_TIM_PeriodElapsedCallback+0xc0c>
 800c0a2:	2b02      	cmp	r3, #2
 800c0a4:	f000 80bc 	beq.w	800c220 <HAL_TIM_PeriodElapsedCallback+0xd00>
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	f040 82da 	bne.w	800c662 <HAL_TIM_PeriodElapsedCallback+0x1142>
		  case 0:
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET); 	//L
 800c0ae:	2201      	movs	r2, #1
 800c0b0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800c0b4:	483a      	ldr	r0, [pc, #232]	; (800c1a0 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 800c0b6:	f7f6 f925 	bl	8002304 <HAL_GPIO_WritePin>
				for(delay=0; delay<sensor_wait; delay++);
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800c0be:	e002      	b.n	800c0c6 <HAL_TIM_PeriodElapsedCallback+0xba6>
 800c0c0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c0c2:	3301      	adds	r3, #1
 800c0c4:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800c0c6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c0c8:	f640 12c3 	movw	r2, #2499	; 0x9c3
 800c0cc:	4293      	cmp	r3, r2
 800c0ce:	d9f7      	bls.n	800c0c0 <HAL_TIM_PeriodElapsedCallback+0xba0>
				ad_l = get_adc_value(&hadc1, ADC_CHANNEL_3);			//L
 800c0d0:	2103      	movs	r1, #3
 800c0d2:	4834      	ldr	r0, [pc, #208]	; (800c1a4 <HAL_TIM_PeriodElapsedCallback+0xc84>)
 800c0d4:	f001 fa38 	bl	800d548 <get_adc_value>
 800c0d8:	4603      	mov	r3, r0
 800c0da:	461a      	mov	r2, r3
 800c0dc:	4b32      	ldr	r3, [pc, #200]	; (800c1a8 <HAL_TIM_PeriodElapsedCallback+0xc88>)
 800c0de:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800c0e6:	482e      	ldr	r0, [pc, #184]	; (800c1a0 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 800c0e8:	f7f6 f90c 	bl	8002304 <HAL_GPIO_WritePin>

				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);  	//R
 800c0ec:	2201      	movs	r2, #1
 800c0ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 800c0f2:	482e      	ldr	r0, [pc, #184]	; (800c1ac <HAL_TIM_PeriodElapsedCallback+0xc8c>)
 800c0f4:	f7f6 f906 	bl	8002304 <HAL_GPIO_WritePin>
				for(delay=0; delay<sensor_wait; delay++);
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800c0fc:	e002      	b.n	800c104 <HAL_TIM_PeriodElapsedCallback+0xbe4>
 800c0fe:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c100:	3301      	adds	r3, #1
 800c102:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800c104:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c106:	f640 12c3 	movw	r2, #2499	; 0x9c3
 800c10a:	4293      	cmp	r3, r2
 800c10c:	d9f7      	bls.n	800c0fe <HAL_TIM_PeriodElapsedCallback+0xbde>
				ad_r = get_adc_value(&hadc1, ADC_CHANNEL_1);			//R
 800c10e:	2101      	movs	r1, #1
 800c110:	4824      	ldr	r0, [pc, #144]	; (800c1a4 <HAL_TIM_PeriodElapsedCallback+0xc84>)
 800c112:	f001 fa19 	bl	800d548 <get_adc_value>
 800c116:	4603      	mov	r3, r0
 800c118:	461a      	mov	r2, r3
 800c11a:	4b25      	ldr	r3, [pc, #148]	; (800c1b0 <HAL_TIM_PeriodElapsedCallback+0xc90>)
 800c11c:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800c11e:	2200      	movs	r2, #0
 800c120:	f44f 7180 	mov.w	r1, #256	; 0x100
 800c124:	4821      	ldr	r0, [pc, #132]	; (800c1ac <HAL_TIM_PeriodElapsedCallback+0xc8c>)
 800c126:	f7f6 f8ed 	bl	8002304 <HAL_GPIO_WritePin>
			break;
 800c12a:	e29a      	b.n	800c662 <HAL_TIM_PeriodElapsedCallback+0x1142>

		  case 1:
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET); 	//FL
 800c12c:	2201      	movs	r2, #1
 800c12e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800c132:	481b      	ldr	r0, [pc, #108]	; (800c1a0 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 800c134:	f7f6 f8e6 	bl	8002304 <HAL_GPIO_WritePin>
				for(delay=0; delay<sensor_wait; delay++);
 800c138:	2300      	movs	r3, #0
 800c13a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800c13c:	e03d      	b.n	800c1ba <HAL_TIM_PeriodElapsedCallback+0xc9a>
 800c13e:	bf00      	nop
 800c140:	d2f1a9fc 	.word	0xd2f1a9fc
 800c144:	3f50624d 	.word	0x3f50624d
 800c148:	54442d18 	.word	0x54442d18
 800c14c:	400921fb 	.word	0x400921fb
 800c150:	42c80000 	.word	0x42c80000
 800c154:	20000780 	.word	0x20000780
 800c158:	20000f68 	.word	0x20000f68
 800c15c:	20000b58 	.word	0x20000b58
 800c160:	200001a8 	.word	0x200001a8
 800c164:	20000ae8 	.word	0x20000ae8
 800c168:	200002b8 	.word	0x200002b8
 800c16c:	20000458 	.word	0x20000458
 800c170:	20000af4 	.word	0x20000af4
 800c174:	43340000 	.word	0x43340000
 800c178:	40508000 	.word	0x40508000
 800c17c:	20000bfc 	.word	0x20000bfc
 800c180:	200001a0 	.word	0x200001a0
 800c184:	20000af0 	.word	0x20000af0
 800c188:	20000b60 	.word	0x20000b60
 800c18c:	20000ba8 	.word	0x20000ba8
 800c190:	200002bc 	.word	0x200002bc
 800c194:	20000c08 	.word	0x20000c08
 800c198:	200012a0 	.word	0x200012a0
 800c19c:	55555556 	.word	0x55555556
 800c1a0:	40020800 	.word	0x40020800
 800c1a4:	20000b00 	.word	0x20000b00
 800c1a8:	20000afc 	.word	0x20000afc
 800c1ac:	40020000 	.word	0x40020000
 800c1b0:	20000f60 	.word	0x20000f60
 800c1b4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c1b6:	3301      	adds	r3, #1
 800c1b8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800c1ba:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c1bc:	f640 12c3 	movw	r2, #2499	; 0x9c3
 800c1c0:	4293      	cmp	r3, r2
 800c1c2:	d9f7      	bls.n	800c1b4 <HAL_TIM_PeriodElapsedCallback+0xc94>
				ad_fl = get_adc_value(&hadc1, ADC_CHANNEL_2);			//FL
 800c1c4:	2102      	movs	r1, #2
 800c1c6:	48b4      	ldr	r0, [pc, #720]	; (800c498 <HAL_TIM_PeriodElapsedCallback+0xf78>)
 800c1c8:	f001 f9be 	bl	800d548 <get_adc_value>
 800c1cc:	4603      	mov	r3, r0
 800c1ce:	461a      	mov	r2, r3
 800c1d0:	4bb2      	ldr	r3, [pc, #712]	; (800c49c <HAL_TIM_PeriodElapsedCallback+0xf7c>)
 800c1d2:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 800c1d4:	2200      	movs	r2, #0
 800c1d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800c1da:	48b1      	ldr	r0, [pc, #708]	; (800c4a0 <HAL_TIM_PeriodElapsedCallback+0xf80>)
 800c1dc:	f7f6 f892 	bl	8002304 <HAL_GPIO_WritePin>

				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);   	//FR
 800c1e0:	2201      	movs	r2, #1
 800c1e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c1e6:	48ae      	ldr	r0, [pc, #696]	; (800c4a0 <HAL_TIM_PeriodElapsedCallback+0xf80>)
 800c1e8:	f7f6 f88c 	bl	8002304 <HAL_GPIO_WritePin>
				for(delay=0; delay<sensor_wait; delay++);
 800c1ec:	2300      	movs	r3, #0
 800c1ee:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800c1f0:	e002      	b.n	800c1f8 <HAL_TIM_PeriodElapsedCallback+0xcd8>
 800c1f2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c1f4:	3301      	adds	r3, #1
 800c1f6:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800c1f8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c1fa:	f640 12c3 	movw	r2, #2499	; 0x9c3
 800c1fe:	4293      	cmp	r3, r2
 800c200:	d9f7      	bls.n	800c1f2 <HAL_TIM_PeriodElapsedCallback+0xcd2>
				ad_fr = get_adc_value(&hadc1, ADC_CHANNEL_0);			//FR
 800c202:	2100      	movs	r1, #0
 800c204:	48a4      	ldr	r0, [pc, #656]	; (800c498 <HAL_TIM_PeriodElapsedCallback+0xf78>)
 800c206:	f001 f99f 	bl	800d548 <get_adc_value>
 800c20a:	4603      	mov	r3, r0
 800c20c:	461a      	mov	r2, r3
 800c20e:	4ba5      	ldr	r3, [pc, #660]	; (800c4a4 <HAL_TIM_PeriodElapsedCallback+0xf84>)
 800c210:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800c212:	2200      	movs	r2, #0
 800c214:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c218:	48a1      	ldr	r0, [pc, #644]	; (800c4a0 <HAL_TIM_PeriodElapsedCallback+0xf80>)
 800c21a:	f7f6 f873 	bl	8002304 <HAL_GPIO_WritePin>
			break;
 800c21e:	e220      	b.n	800c662 <HAL_TIM_PeriodElapsedCallback+0x1142>

		  case 2:
				//
				if(MF.FLAG.WCTRL){
 800c220:	4ba1      	ldr	r3, [pc, #644]	; (800c4a8 <HAL_TIM_PeriodElapsedCallback+0xf88>)
 800c222:	881b      	ldrh	r3, [r3, #0]
 800c224:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800c228:	b2db      	uxtb	r3, r3
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	f000 81c5 	beq.w	800c5ba <HAL_TIM_PeriodElapsedCallback+0x109a>
					if(!MF2.FLAG.V){
 800c230:	4b9e      	ldr	r3, [pc, #632]	; (800c4ac <HAL_TIM_PeriodElapsedCallback+0xf8c>)
 800c232:	881b      	ldrh	r3, [r3, #0]
 800c234:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800c238:	b2db      	uxtb	r3, r3
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	f040 80bb 	bne.w	800c3b6 <HAL_TIM_PeriodElapsedCallback+0xe96>
						int16_t dwl_tmp = 0, dwr_tmp = 0;
 800c240:	2300      	movs	r3, #0
 800c242:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800c244:	2300      	movs	r3, #0
 800c246:	857b      	strh	r3, [r7, #42]	; 0x2a
						dif_l = (int32_t) ad_l - base_l;
 800c248:	4b99      	ldr	r3, [pc, #612]	; (800c4b0 <HAL_TIM_PeriodElapsedCallback+0xf90>)
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	b29a      	uxth	r2, r3
 800c24e:	4b99      	ldr	r3, [pc, #612]	; (800c4b4 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 800c250:	881b      	ldrh	r3, [r3, #0]
 800c252:	1ad3      	subs	r3, r2, r3
 800c254:	b29b      	uxth	r3, r3
 800c256:	b21a      	sxth	r2, r3
 800c258:	4b97      	ldr	r3, [pc, #604]	; (800c4b8 <HAL_TIM_PeriodElapsedCallback+0xf98>)
 800c25a:	801a      	strh	r2, [r3, #0]
						dif_r = (int32_t) ad_r - base_r;
 800c25c:	4b97      	ldr	r3, [pc, #604]	; (800c4bc <HAL_TIM_PeriodElapsedCallback+0xf9c>)
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	b29a      	uxth	r2, r3
 800c262:	4b97      	ldr	r3, [pc, #604]	; (800c4c0 <HAL_TIM_PeriodElapsedCallback+0xfa0>)
 800c264:	881b      	ldrh	r3, [r3, #0]
 800c266:	1ad3      	subs	r3, r2, r3
 800c268:	b29b      	uxth	r3, r3
 800c26a:	b21a      	sxth	r2, r3
 800c26c:	4b95      	ldr	r3, [pc, #596]	; (800c4c4 <HAL_TIM_PeriodElapsedCallback+0xfa4>)
 800c26e:	801a      	strh	r2, [r3, #0]

						if(dif_l > CTRL_BASE_L || dif_r > CTRL_BASE_R){
 800c270:	4b91      	ldr	r3, [pc, #580]	; (800c4b8 <HAL_TIM_PeriodElapsedCallback+0xf98>)
 800c272:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c276:	2b23      	cmp	r3, #35	; 0x23
 800c278:	dc04      	bgt.n	800c284 <HAL_TIM_PeriodElapsedCallback+0xd64>
 800c27a:	4b92      	ldr	r3, [pc, #584]	; (800c4c4 <HAL_TIM_PeriodElapsedCallback+0xfa4>)
 800c27c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c280:	2b1e      	cmp	r3, #30
 800c282:	dd70      	ble.n	800c366 <HAL_TIM_PeriodElapsedCallback+0xe46>
							if(dif_l > CTRL_BASE_L){
 800c284:	4b8c      	ldr	r3, [pc, #560]	; (800c4b8 <HAL_TIM_PeriodElapsedCallback+0xf98>)
 800c286:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c28a:	2b23      	cmp	r3, #35	; 0x23
 800c28c:	dd30      	ble.n	800c2f0 <HAL_TIM_PeriodElapsedCallback+0xdd0>
								dwl_tmp += CTRL_CONT_W * dif_l;					//a
 800c28e:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800c292:	ee07 3a90 	vmov	s15, r3
 800c296:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c29a:	4b87      	ldr	r3, [pc, #540]	; (800c4b8 <HAL_TIM_PeriodElapsedCallback+0xf98>)
 800c29c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c2a0:	ee07 3a90 	vmov	s15, r3
 800c2a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c2a8:	eef6 6a08 	vmov.f32	s13, #104	; 0x3f400000  0.750
 800c2ac:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c2b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c2b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c2b8:	ee17 3a90 	vmov	r3, s15
 800c2bc:	85bb      	strh	r3, [r7, #44]	; 0x2c
								dwr_tmp += -1 * CTRL_CONT_W * dif_l;			//a
 800c2be:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800c2c2:	ee07 3a90 	vmov	s15, r3
 800c2c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c2ca:	4b7b      	ldr	r3, [pc, #492]	; (800c4b8 <HAL_TIM_PeriodElapsedCallback+0xf98>)
 800c2cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c2d0:	ee07 3a90 	vmov	s15, r3
 800c2d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c2d8:	eefe 6a08 	vmov.f32	s13, #232	; 0xbf400000 -0.750
 800c2dc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c2e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c2e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c2e8:	ee17 3a90 	vmov	r3, s15
 800c2ec:	857b      	strh	r3, [r7, #42]	; 0x2a
 800c2ee:	e034      	b.n	800c35a <HAL_TIM_PeriodElapsedCallback+0xe3a>
							}
							else if(dif_r > CTRL_BASE_R){
 800c2f0:	4b74      	ldr	r3, [pc, #464]	; (800c4c4 <HAL_TIM_PeriodElapsedCallback+0xfa4>)
 800c2f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c2f6:	2b1e      	cmp	r3, #30
 800c2f8:	dd2f      	ble.n	800c35a <HAL_TIM_PeriodElapsedCallback+0xe3a>
								dwl_tmp += -1 * CTRL_CONT_W * dif_r;			//a
 800c2fa:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800c2fe:	ee07 3a90 	vmov	s15, r3
 800c302:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c306:	4b6f      	ldr	r3, [pc, #444]	; (800c4c4 <HAL_TIM_PeriodElapsedCallback+0xfa4>)
 800c308:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c30c:	ee07 3a90 	vmov	s15, r3
 800c310:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c314:	eefe 6a08 	vmov.f32	s13, #232	; 0xbf400000 -0.750
 800c318:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c31c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c320:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c324:	ee17 3a90 	vmov	r3, s15
 800c328:	85bb      	strh	r3, [r7, #44]	; 0x2c
								dwr_tmp += CTRL_CONT_W * dif_r;					//a
 800c32a:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800c32e:	ee07 3a90 	vmov	s15, r3
 800c332:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c336:	4b63      	ldr	r3, [pc, #396]	; (800c4c4 <HAL_TIM_PeriodElapsedCallback+0xfa4>)
 800c338:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c33c:	ee07 3a90 	vmov	s15, r3
 800c340:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c344:	eef6 6a08 	vmov.f32	s13, #104	; 0x3f400000  0.750
 800c348:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c34c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c350:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c354:	ee17 3a90 	vmov	r3, s15
 800c358:	857b      	strh	r3, [r7, #42]	; 0x2a
							}
							MF2.FLAG.WG = 1;
 800c35a:	4a54      	ldr	r2, [pc, #336]	; (800c4ac <HAL_TIM_PeriodElapsedCallback+0xf8c>)
 800c35c:	8813      	ldrh	r3, [r2, #0]
 800c35e:	f043 0310 	orr.w	r3, r3, #16
 800c362:	8013      	strh	r3, [r2, #0]
 800c364:	e004      	b.n	800c370 <HAL_TIM_PeriodElapsedCallback+0xe50>
						}else{
							MF2.FLAG.WG = 0;
 800c366:	4a51      	ldr	r2, [pc, #324]	; (800c4ac <HAL_TIM_PeriodElapsedCallback+0xf8c>)
 800c368:	8813      	ldrh	r3, [r2, #0]
 800c36a:	f36f 1304 	bfc	r3, #4, #1
 800c36e:	8013      	strh	r3, [r2, #0]
						}
						dwl = max(min(CTRL_MAX_W, dwl_tmp), -1 * CTRL_MAX_W);
 800c370:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800c374:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 800c378:	dd08      	ble.n	800c38c <HAL_TIM_PeriodElapsedCallback+0xe6c>
 800c37a:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800c37e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c382:	bfa8      	it	ge
 800c384:	f44f 737a 	movge.w	r3, #1000	; 0x3e8
 800c388:	b21b      	sxth	r3, r3
 800c38a:	e000      	b.n	800c38e <HAL_TIM_PeriodElapsedCallback+0xe6e>
 800c38c:	4b4e      	ldr	r3, [pc, #312]	; (800c4c8 <HAL_TIM_PeriodElapsedCallback+0xfa8>)
 800c38e:	4a4f      	ldr	r2, [pc, #316]	; (800c4cc <HAL_TIM_PeriodElapsedCallback+0xfac>)
 800c390:	8013      	strh	r3, [r2, #0]
						dwr = max(min(CTRL_MAX_W, dwr_tmp), -1 * CTRL_MAX_W);
 800c392:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800c396:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 800c39a:	dd08      	ble.n	800c3ae <HAL_TIM_PeriodElapsedCallback+0xe8e>
 800c39c:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800c3a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c3a4:	bfa8      	it	ge
 800c3a6:	f44f 737a 	movge.w	r3, #1000	; 0x3e8
 800c3aa:	b21b      	sxth	r3, r3
 800c3ac:	e000      	b.n	800c3b0 <HAL_TIM_PeriodElapsedCallback+0xe90>
 800c3ae:	4b46      	ldr	r3, [pc, #280]	; (800c4c8 <HAL_TIM_PeriodElapsedCallback+0xfa8>)
 800c3b0:	4a47      	ldr	r2, [pc, #284]	; (800c4d0 <HAL_TIM_PeriodElapsedCallback+0xfb0>)
 800c3b2:	8013      	strh	r3, [r2, #0]
 800c3b4:	e108      	b.n	800c5c8 <HAL_TIM_PeriodElapsedCallback+0x10a8>
					}else{
						int16_t dwl_tmp = 0, dwr_tmp = 0;
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	853b      	strh	r3, [r7, #40]	; 0x28
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	84fb      	strh	r3, [r7, #38]	; 0x26
						dif_l = (int32_t) ad_fl - BASE_FL;
 800c3be:	4b37      	ldr	r3, [pc, #220]	; (800c49c <HAL_TIM_PeriodElapsedCallback+0xf7c>)
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	b29b      	uxth	r3, r3
 800c3c4:	f5a3 7316 	sub.w	r3, r3, #600	; 0x258
 800c3c8:	b29b      	uxth	r3, r3
 800c3ca:	b21a      	sxth	r2, r3
 800c3cc:	4b3a      	ldr	r3, [pc, #232]	; (800c4b8 <HAL_TIM_PeriodElapsedCallback+0xf98>)
 800c3ce:	801a      	strh	r2, [r3, #0]
						dif_r = (int32_t) ad_fr - BASE_FR;
 800c3d0:	4b34      	ldr	r3, [pc, #208]	; (800c4a4 <HAL_TIM_PeriodElapsedCallback+0xf84>)
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	b29b      	uxth	r3, r3
 800c3d6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c3da:	b29b      	uxth	r3, r3
 800c3dc:	b21a      	sxth	r2, r3
 800c3de:	4b39      	ldr	r3, [pc, #228]	; (800c4c4 <HAL_TIM_PeriodElapsedCallback+0xfa4>)
 800c3e0:	801a      	strh	r2, [r3, #0]

						if(dif_l > CTRL_BASE_FL || dif_r > CTRL_BASE_FR){
 800c3e2:	4b35      	ldr	r3, [pc, #212]	; (800c4b8 <HAL_TIM_PeriodElapsedCallback+0xf98>)
 800c3e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c3e8:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800c3ec:	dc05      	bgt.n	800c3fa <HAL_TIM_PeriodElapsedCallback+0xeda>
 800c3ee:	4b35      	ldr	r3, [pc, #212]	; (800c4c4 <HAL_TIM_PeriodElapsedCallback+0xfa4>)
 800c3f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c3f4:	2bc8      	cmp	r3, #200	; 0xc8
 800c3f6:	f340 80b8 	ble.w	800c56a <HAL_TIM_PeriodElapsedCallback+0x104a>
							if(dif_l > CTRL_BASE_FL){
 800c3fa:	4b2f      	ldr	r3, [pc, #188]	; (800c4b8 <HAL_TIM_PeriodElapsedCallback+0xf98>)
 800c3fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c400:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800c404:	dd66      	ble.n	800c4d4 <HAL_TIM_PeriodElapsedCallback+0xfb4>
								dwl_tmp += CTRL_CONT_W * 0.1 * dif_l;				//a
 800c406:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800c40a:	4618      	mov	r0, r3
 800c40c:	f7f4 f882 	bl	8000514 <__aeabi_i2d>
 800c410:	4604      	mov	r4, r0
 800c412:	460d      	mov	r5, r1
 800c414:	4b28      	ldr	r3, [pc, #160]	; (800c4b8 <HAL_TIM_PeriodElapsedCallback+0xf98>)
 800c416:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c41a:	4618      	mov	r0, r3
 800c41c:	f7f4 f87a 	bl	8000514 <__aeabi_i2d>
 800c420:	a319      	add	r3, pc, #100	; (adr r3, 800c488 <HAL_TIM_PeriodElapsedCallback+0xf68>)
 800c422:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c426:	f7f4 f8df 	bl	80005e8 <__aeabi_dmul>
 800c42a:	4602      	mov	r2, r0
 800c42c:	460b      	mov	r3, r1
 800c42e:	4620      	mov	r0, r4
 800c430:	4629      	mov	r1, r5
 800c432:	f7f3 ff23 	bl	800027c <__adddf3>
 800c436:	4603      	mov	r3, r0
 800c438:	460c      	mov	r4, r1
 800c43a:	4618      	mov	r0, r3
 800c43c:	4621      	mov	r1, r4
 800c43e:	f7f4 fb83 	bl	8000b48 <__aeabi_d2iz>
 800c442:	4603      	mov	r3, r0
 800c444:	853b      	strh	r3, [r7, #40]	; 0x28
								dwr_tmp += -1 * CTRL_CONT_W * 0.1 * dif_l;			//a
 800c446:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800c44a:	4618      	mov	r0, r3
 800c44c:	f7f4 f862 	bl	8000514 <__aeabi_i2d>
 800c450:	4604      	mov	r4, r0
 800c452:	460d      	mov	r5, r1
 800c454:	4b18      	ldr	r3, [pc, #96]	; (800c4b8 <HAL_TIM_PeriodElapsedCallback+0xf98>)
 800c456:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c45a:	4618      	mov	r0, r3
 800c45c:	f7f4 f85a 	bl	8000514 <__aeabi_i2d>
 800c460:	a30b      	add	r3, pc, #44	; (adr r3, 800c490 <HAL_TIM_PeriodElapsedCallback+0xf70>)
 800c462:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c466:	f7f4 f8bf 	bl	80005e8 <__aeabi_dmul>
 800c46a:	4602      	mov	r2, r0
 800c46c:	460b      	mov	r3, r1
 800c46e:	4620      	mov	r0, r4
 800c470:	4629      	mov	r1, r5
 800c472:	f7f3 ff03 	bl	800027c <__adddf3>
 800c476:	4603      	mov	r3, r0
 800c478:	460c      	mov	r4, r1
 800c47a:	4618      	mov	r0, r3
 800c47c:	4621      	mov	r1, r4
 800c47e:	f7f4 fb63 	bl	8000b48 <__aeabi_d2iz>
 800c482:	4603      	mov	r3, r0
 800c484:	84fb      	strh	r3, [r7, #38]	; 0x26
 800c486:	e06a      	b.n	800c55e <HAL_TIM_PeriodElapsedCallback+0x103e>
 800c488:	33333334 	.word	0x33333334
 800c48c:	3fb33333 	.word	0x3fb33333
 800c490:	33333334 	.word	0x33333334
 800c494:	bfb33333 	.word	0xbfb33333
 800c498:	20000b00 	.word	0x20000b00
 800c49c:	20000d54 	.word	0x20000d54
 800c4a0:	40020800 	.word	0x40020800
 800c4a4:	20000c00 	.word	0x20000c00
 800c4a8:	20000f68 	.word	0x20000f68
 800c4ac:	20000f64 	.word	0x20000f64
 800c4b0:	20000afc 	.word	0x20000afc
 800c4b4:	2000034c 	.word	0x2000034c
 800c4b8:	20000b50 	.word	0x20000b50
 800c4bc:	20000f60 	.word	0x20000f60
 800c4c0:	200002c0 	.word	0x200002c0
 800c4c4:	20000bb2 	.word	0x20000bb2
 800c4c8:	fffffc18 	.word	0xfffffc18
 800c4cc:	20000af8 	.word	0x20000af8
 800c4d0:	20000f74 	.word	0x20000f74
							}
							else if(dif_r > CTRL_BASE_FR){
 800c4d4:	4bb8      	ldr	r3, [pc, #736]	; (800c7b8 <HAL_TIM_PeriodElapsedCallback+0x1298>)
 800c4d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c4da:	2bc8      	cmp	r3, #200	; 0xc8
 800c4dc:	dd3f      	ble.n	800c55e <HAL_TIM_PeriodElapsedCallback+0x103e>
								dwl_tmp += -1 * CTRL_CONT_W * 0.2 * dif_r;			//a
 800c4de:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800c4e2:	4618      	mov	r0, r3
 800c4e4:	f7f4 f816 	bl	8000514 <__aeabi_i2d>
 800c4e8:	4604      	mov	r4, r0
 800c4ea:	460d      	mov	r5, r1
 800c4ec:	4bb2      	ldr	r3, [pc, #712]	; (800c7b8 <HAL_TIM_PeriodElapsedCallback+0x1298>)
 800c4ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c4f2:	4618      	mov	r0, r3
 800c4f4:	f7f4 f80e 	bl	8000514 <__aeabi_i2d>
 800c4f8:	a3ab      	add	r3, pc, #684	; (adr r3, 800c7a8 <HAL_TIM_PeriodElapsedCallback+0x1288>)
 800c4fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4fe:	f7f4 f873 	bl	80005e8 <__aeabi_dmul>
 800c502:	4602      	mov	r2, r0
 800c504:	460b      	mov	r3, r1
 800c506:	4620      	mov	r0, r4
 800c508:	4629      	mov	r1, r5
 800c50a:	f7f3 feb7 	bl	800027c <__adddf3>
 800c50e:	4603      	mov	r3, r0
 800c510:	460c      	mov	r4, r1
 800c512:	4618      	mov	r0, r3
 800c514:	4621      	mov	r1, r4
 800c516:	f7f4 fb17 	bl	8000b48 <__aeabi_d2iz>
 800c51a:	4603      	mov	r3, r0
 800c51c:	853b      	strh	r3, [r7, #40]	; 0x28
								dwr_tmp += CTRL_CONT_W * 0.2 * dif_r;				//a
 800c51e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800c522:	4618      	mov	r0, r3
 800c524:	f7f3 fff6 	bl	8000514 <__aeabi_i2d>
 800c528:	4604      	mov	r4, r0
 800c52a:	460d      	mov	r5, r1
 800c52c:	4ba2      	ldr	r3, [pc, #648]	; (800c7b8 <HAL_TIM_PeriodElapsedCallback+0x1298>)
 800c52e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c532:	4618      	mov	r0, r3
 800c534:	f7f3 ffee 	bl	8000514 <__aeabi_i2d>
 800c538:	a39d      	add	r3, pc, #628	; (adr r3, 800c7b0 <HAL_TIM_PeriodElapsedCallback+0x1290>)
 800c53a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c53e:	f7f4 f853 	bl	80005e8 <__aeabi_dmul>
 800c542:	4602      	mov	r2, r0
 800c544:	460b      	mov	r3, r1
 800c546:	4620      	mov	r0, r4
 800c548:	4629      	mov	r1, r5
 800c54a:	f7f3 fe97 	bl	800027c <__adddf3>
 800c54e:	4603      	mov	r3, r0
 800c550:	460c      	mov	r4, r1
 800c552:	4618      	mov	r0, r3
 800c554:	4621      	mov	r1, r4
 800c556:	f7f4 faf7 	bl	8000b48 <__aeabi_d2iz>
 800c55a:	4603      	mov	r3, r0
 800c55c:	84fb      	strh	r3, [r7, #38]	; 0x26
							}
							MF2.FLAG.WG = 1;
 800c55e:	4a97      	ldr	r2, [pc, #604]	; (800c7bc <HAL_TIM_PeriodElapsedCallback+0x129c>)
 800c560:	8813      	ldrh	r3, [r2, #0]
 800c562:	f043 0310 	orr.w	r3, r3, #16
 800c566:	8013      	strh	r3, [r2, #0]
 800c568:	e004      	b.n	800c574 <HAL_TIM_PeriodElapsedCallback+0x1054>
						}else{
							MF2.FLAG.WG = 0;
 800c56a:	4a94      	ldr	r2, [pc, #592]	; (800c7bc <HAL_TIM_PeriodElapsedCallback+0x129c>)
 800c56c:	8813      	ldrh	r3, [r2, #0]
 800c56e:	f36f 1304 	bfc	r3, #4, #1
 800c572:	8013      	strh	r3, [r2, #0]
						}
						dwl = max(min(CTRL_MAX_W, dwl_tmp), -1 * CTRL_MAX_W);
 800c574:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800c578:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 800c57c:	dd08      	ble.n	800c590 <HAL_TIM_PeriodElapsedCallback+0x1070>
 800c57e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800c582:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c586:	bfa8      	it	ge
 800c588:	f44f 737a 	movge.w	r3, #1000	; 0x3e8
 800c58c:	b21b      	sxth	r3, r3
 800c58e:	e000      	b.n	800c592 <HAL_TIM_PeriodElapsedCallback+0x1072>
 800c590:	4b8b      	ldr	r3, [pc, #556]	; (800c7c0 <HAL_TIM_PeriodElapsedCallback+0x12a0>)
 800c592:	4a8c      	ldr	r2, [pc, #560]	; (800c7c4 <HAL_TIM_PeriodElapsedCallback+0x12a4>)
 800c594:	8013      	strh	r3, [r2, #0]
						dwr = max(min(CTRL_MAX_W, dwr_tmp), -1 * CTRL_MAX_W);
 800c596:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800c59a:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 800c59e:	dd08      	ble.n	800c5b2 <HAL_TIM_PeriodElapsedCallback+0x1092>
 800c5a0:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800c5a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c5a8:	bfa8      	it	ge
 800c5aa:	f44f 737a 	movge.w	r3, #1000	; 0x3e8
 800c5ae:	b21b      	sxth	r3, r3
 800c5b0:	e000      	b.n	800c5b4 <HAL_TIM_PeriodElapsedCallback+0x1094>
 800c5b2:	4b83      	ldr	r3, [pc, #524]	; (800c7c0 <HAL_TIM_PeriodElapsedCallback+0x12a0>)
 800c5b4:	4a84      	ldr	r2, [pc, #528]	; (800c7c8 <HAL_TIM_PeriodElapsedCallback+0x12a8>)
 800c5b6:	8013      	strh	r3, [r2, #0]
 800c5b8:	e006      	b.n	800c5c8 <HAL_TIM_PeriodElapsedCallback+0x10a8>
					}
				}else{
					//a0
					dwl = dwr = 0;
 800c5ba:	2100      	movs	r1, #0
 800c5bc:	4b82      	ldr	r3, [pc, #520]	; (800c7c8 <HAL_TIM_PeriodElapsedCallback+0x12a8>)
 800c5be:	460a      	mov	r2, r1
 800c5c0:	801a      	strh	r2, [r3, #0]
 800c5c2:	4b80      	ldr	r3, [pc, #512]	; (800c7c4 <HAL_TIM_PeriodElapsedCallback+0x12a4>)
 800c5c4:	460a      	mov	r2, r1
 800c5c6:	801a      	strh	r2, [r3, #0]
				}

				if(MF.FLAG.GCTRL){
 800c5c8:	4b80      	ldr	r3, [pc, #512]	; (800c7cc <HAL_TIM_PeriodElapsedCallback+0x12ac>)
 800c5ca:	881b      	ldrh	r3, [r3, #0]
 800c5cc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800c5d0:	b2db      	uxtb	r3, r3
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d03d      	beq.n	800c652 <HAL_TIM_PeriodElapsedCallback+0x1132>
				}

					dg = CTRL_CONT_G * gyro_read_z();			//a
					dg = CTRL_CONT_G * degree_z;				//a
*/
					dg = CTRL_CONT_G * (target_degree_z - degree_z);		//a(0)
 800c5d6:	4b7e      	ldr	r3, [pc, #504]	; (800c7d0 <HAL_TIM_PeriodElapsedCallback+0x12b0>)
 800c5d8:	ed93 7a00 	vldr	s14, [r3]
 800c5dc:	4b7d      	ldr	r3, [pc, #500]	; (800c7d4 <HAL_TIM_PeriodElapsedCallback+0x12b4>)
 800c5de:	edd3 7a00 	vldr	s15, [r3]
 800c5e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c5e6:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 800c7d8 <HAL_TIM_PeriodElapsedCallback+0x12b8>
 800c5ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c5ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c5f2:	ee17 3a90 	vmov	r3, s15
 800c5f6:	b21a      	sxth	r2, r3
 800c5f8:	4b78      	ldr	r3, [pc, #480]	; (800c7dc <HAL_TIM_PeriodElapsedCallback+0x12bc>)
 800c5fa:	801a      	strh	r2, [r3, #0]

					dg = max(min(CTRL_MAX_G, dg), -1 * CTRL_MAX_G);
 800c5fc:	4b77      	ldr	r3, [pc, #476]	; (800c7dc <HAL_TIM_PeriodElapsedCallback+0x12bc>)
 800c5fe:	881b      	ldrh	r3, [r3, #0]
 800c600:	b21b      	sxth	r3, r3
 800c602:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c606:	da05      	bge.n	800c614 <HAL_TIM_PeriodElapsedCallback+0x10f4>
 800c608:	4b74      	ldr	r3, [pc, #464]	; (800c7dc <HAL_TIM_PeriodElapsedCallback+0x12bc>)
 800c60a:	881b      	ldrh	r3, [r3, #0]
 800c60c:	b21b      	sxth	r3, r3
 800c60e:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 800c612:	dd0c      	ble.n	800c62e <HAL_TIM_PeriodElapsedCallback+0x110e>
 800c614:	4b71      	ldr	r3, [pc, #452]	; (800c7dc <HAL_TIM_PeriodElapsedCallback+0x12bc>)
 800c616:	881b      	ldrh	r3, [r3, #0]
 800c618:	b21b      	sxth	r3, r3
 800c61a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c61e:	da03      	bge.n	800c628 <HAL_TIM_PeriodElapsedCallback+0x1108>
 800c620:	4b6e      	ldr	r3, [pc, #440]	; (800c7dc <HAL_TIM_PeriodElapsedCallback+0x12bc>)
 800c622:	881b      	ldrh	r3, [r3, #0]
 800c624:	b21b      	sxth	r3, r3
 800c626:	e003      	b.n	800c630 <HAL_TIM_PeriodElapsedCallback+0x1110>
 800c628:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800c62c:	e000      	b.n	800c630 <HAL_TIM_PeriodElapsedCallback+0x1110>
 800c62e:	4b64      	ldr	r3, [pc, #400]	; (800c7c0 <HAL_TIM_PeriodElapsedCallback+0x12a0>)
 800c630:	4a6a      	ldr	r2, [pc, #424]	; (800c7dc <HAL_TIM_PeriodElapsedCallback+0x12bc>)
 800c632:	8013      	strh	r3, [r2, #0]
					dgl = -1*dg;
 800c634:	4b69      	ldr	r3, [pc, #420]	; (800c7dc <HAL_TIM_PeriodElapsedCallback+0x12bc>)
 800c636:	881b      	ldrh	r3, [r3, #0]
 800c638:	b21b      	sxth	r3, r3
 800c63a:	b29b      	uxth	r3, r3
 800c63c:	425b      	negs	r3, r3
 800c63e:	b29b      	uxth	r3, r3
 800c640:	b21a      	sxth	r2, r3
 800c642:	4b67      	ldr	r3, [pc, #412]	; (800c7e0 <HAL_TIM_PeriodElapsedCallback+0x12c0>)
 800c644:	801a      	strh	r2, [r3, #0]
					dgr = dg;
 800c646:	4b65      	ldr	r3, [pc, #404]	; (800c7dc <HAL_TIM_PeriodElapsedCallback+0x12bc>)
 800c648:	881b      	ldrh	r3, [r3, #0]
 800c64a:	b21a      	sxth	r2, r3
 800c64c:	4b65      	ldr	r3, [pc, #404]	; (800c7e4 <HAL_TIM_PeriodElapsedCallback+0x12c4>)
 800c64e:	801a      	strh	r2, [r3, #0]
				}else{
					//a0
					dgl = dgr = 0;
				}
				break;
 800c650:	e006      	b.n	800c660 <HAL_TIM_PeriodElapsedCallback+0x1140>
					dgl = dgr = 0;
 800c652:	2100      	movs	r1, #0
 800c654:	4b63      	ldr	r3, [pc, #396]	; (800c7e4 <HAL_TIM_PeriodElapsedCallback+0x12c4>)
 800c656:	460a      	mov	r2, r1
 800c658:	801a      	strh	r2, [r3, #0]
 800c65a:	4b61      	ldr	r3, [pc, #388]	; (800c7e0 <HAL_TIM_PeriodElapsedCallback+0x12c0>)
 800c65c:	460a      	mov	r2, r1
 800c65e:	801a      	strh	r2, [r3, #0]
				break;
 800c660:	bf00      	nop
		}


		if(MF.FLAG.DRV){
 800c662:	4b5a      	ldr	r3, [pc, #360]	; (800c7cc <HAL_TIM_PeriodElapsedCallback+0x12ac>)
 800c664:	881b      	ldrh	r3, [r3, #0]
 800c666:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800c66a:	b2db      	uxtb	r3, r3
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	f000 81b2 	beq.w	800c9d6 <HAL_TIM_PeriodElapsedCallback+0x14b6>
			if(!MF2.FLAG.WG){
 800c672:	4b52      	ldr	r3, [pc, #328]	; (800c7bc <HAL_TIM_PeriodElapsedCallback+0x129c>)
 800c674:	881b      	ldrh	r3, [r3, #0]
 800c676:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800c67a:	b2db      	uxtb	r3, r3
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d130      	bne.n	800c6e2 <HAL_TIM_PeriodElapsedCallback+0x11c2>
				pulse_l = pulse_l + dgl + dwl;
 800c680:	4b57      	ldr	r3, [pc, #348]	; (800c7e0 <HAL_TIM_PeriodElapsedCallback+0x12c0>)
 800c682:	881b      	ldrh	r3, [r3, #0]
 800c684:	b21b      	sxth	r3, r3
 800c686:	ee07 3a90 	vmov	s15, r3
 800c68a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c68e:	4b56      	ldr	r3, [pc, #344]	; (800c7e8 <HAL_TIM_PeriodElapsedCallback+0x12c8>)
 800c690:	edd3 7a00 	vldr	s15, [r3]
 800c694:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c698:	4b4a      	ldr	r3, [pc, #296]	; (800c7c4 <HAL_TIM_PeriodElapsedCallback+0x12a4>)
 800c69a:	881b      	ldrh	r3, [r3, #0]
 800c69c:	b21b      	sxth	r3, r3
 800c69e:	ee07 3a90 	vmov	s15, r3
 800c6a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c6a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c6aa:	4b4f      	ldr	r3, [pc, #316]	; (800c7e8 <HAL_TIM_PeriodElapsedCallback+0x12c8>)
 800c6ac:	edc3 7a00 	vstr	s15, [r3]
				pulse_r = pulse_r + dgr + dwr;
 800c6b0:	4b4c      	ldr	r3, [pc, #304]	; (800c7e4 <HAL_TIM_PeriodElapsedCallback+0x12c4>)
 800c6b2:	881b      	ldrh	r3, [r3, #0]
 800c6b4:	b21b      	sxth	r3, r3
 800c6b6:	ee07 3a90 	vmov	s15, r3
 800c6ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c6be:	4b4b      	ldr	r3, [pc, #300]	; (800c7ec <HAL_TIM_PeriodElapsedCallback+0x12cc>)
 800c6c0:	edd3 7a00 	vldr	s15, [r3]
 800c6c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c6c8:	4b3f      	ldr	r3, [pc, #252]	; (800c7c8 <HAL_TIM_PeriodElapsedCallback+0x12a8>)
 800c6ca:	881b      	ldrh	r3, [r3, #0]
 800c6cc:	b21b      	sxth	r3, r3
 800c6ce:	ee07 3a90 	vmov	s15, r3
 800c6d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c6d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c6da:	4b44      	ldr	r3, [pc, #272]	; (800c7ec <HAL_TIM_PeriodElapsedCallback+0x12cc>)
 800c6dc:	edc3 7a00 	vstr	s15, [r3]
 800c6e0:	e02f      	b.n	800c742 <HAL_TIM_PeriodElapsedCallback+0x1222>
//				pulse_l = pulse_l + dgl;
//				pulse_r = pulse_r + dgr;
			}else{
				pulse_l = pulse_l + dgl + dwl;
 800c6e2:	4b3f      	ldr	r3, [pc, #252]	; (800c7e0 <HAL_TIM_PeriodElapsedCallback+0x12c0>)
 800c6e4:	881b      	ldrh	r3, [r3, #0]
 800c6e6:	b21b      	sxth	r3, r3
 800c6e8:	ee07 3a90 	vmov	s15, r3
 800c6ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c6f0:	4b3d      	ldr	r3, [pc, #244]	; (800c7e8 <HAL_TIM_PeriodElapsedCallback+0x12c8>)
 800c6f2:	edd3 7a00 	vldr	s15, [r3]
 800c6f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c6fa:	4b32      	ldr	r3, [pc, #200]	; (800c7c4 <HAL_TIM_PeriodElapsedCallback+0x12a4>)
 800c6fc:	881b      	ldrh	r3, [r3, #0]
 800c6fe:	b21b      	sxth	r3, r3
 800c700:	ee07 3a90 	vmov	s15, r3
 800c704:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c708:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c70c:	4b36      	ldr	r3, [pc, #216]	; (800c7e8 <HAL_TIM_PeriodElapsedCallback+0x12c8>)
 800c70e:	edc3 7a00 	vstr	s15, [r3]
				pulse_r = pulse_r + dgr + dwr;
 800c712:	4b34      	ldr	r3, [pc, #208]	; (800c7e4 <HAL_TIM_PeriodElapsedCallback+0x12c4>)
 800c714:	881b      	ldrh	r3, [r3, #0]
 800c716:	b21b      	sxth	r3, r3
 800c718:	ee07 3a90 	vmov	s15, r3
 800c71c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c720:	4b32      	ldr	r3, [pc, #200]	; (800c7ec <HAL_TIM_PeriodElapsedCallback+0x12cc>)
 800c722:	edd3 7a00 	vldr	s15, [r3]
 800c726:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c72a:	4b27      	ldr	r3, [pc, #156]	; (800c7c8 <HAL_TIM_PeriodElapsedCallback+0x12a8>)
 800c72c:	881b      	ldrh	r3, [r3, #0]
 800c72e:	b21b      	sxth	r3, r3
 800c730:	ee07 3a90 	vmov	s15, r3
 800c734:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c738:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c73c:	4b2b      	ldr	r3, [pc, #172]	; (800c7ec <HAL_TIM_PeriodElapsedCallback+0x12cc>)
 800c73e:	edc3 7a00 	vstr	s15, [r3]
//				pulse_l = pulse_l + dwl;
//				pulse_r = pulse_r + dwr;
			}
			pulse_l = min(max(pulse_l, -1000), 1000);
 800c742:	4b29      	ldr	r3, [pc, #164]	; (800c7e8 <HAL_TIM_PeriodElapsedCallback+0x12c8>)
 800c744:	edd3 7a00 	vldr	s15, [r3]
 800c748:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800c7f0 <HAL_TIM_PeriodElapsedCallback+0x12d0>
 800c74c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c754:	bfcc      	ite	gt
 800c756:	2301      	movgt	r3, #1
 800c758:	2300      	movle	r3, #0
 800c75a:	b2db      	uxtb	r3, r3
 800c75c:	f083 0301 	eor.w	r3, r3, #1
 800c760:	b2db      	uxtb	r3, r3
 800c762:	2b00      	cmp	r3, #0
 800c764:	d111      	bne.n	800c78a <HAL_TIM_PeriodElapsedCallback+0x126a>
 800c766:	4b20      	ldr	r3, [pc, #128]	; (800c7e8 <HAL_TIM_PeriodElapsedCallback+0x12c8>)
 800c768:	edd3 7a00 	vldr	s15, [r3]
 800c76c:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800c7f4 <HAL_TIM_PeriodElapsedCallback+0x12d4>
 800c770:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c778:	bfcc      	ite	gt
 800c77a:	2301      	movgt	r3, #1
 800c77c:	2300      	movle	r3, #0
 800c77e:	b2db      	uxtb	r3, r3
 800c780:	f083 0301 	eor.w	r3, r3, #1
 800c784:	b2db      	uxtb	r3, r3
 800c786:	2b00      	cmp	r3, #0
 800c788:	d038      	beq.n	800c7fc <HAL_TIM_PeriodElapsedCallback+0x12dc>
 800c78a:	4b17      	ldr	r3, [pc, #92]	; (800c7e8 <HAL_TIM_PeriodElapsedCallback+0x12c8>)
 800c78c:	edd3 7a00 	vldr	s15, [r3]
 800c790:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800c7f0 <HAL_TIM_PeriodElapsedCallback+0x12d0>
 800c794:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c798:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c79c:	dd2c      	ble.n	800c7f8 <HAL_TIM_PeriodElapsedCallback+0x12d8>
 800c79e:	4b12      	ldr	r3, [pc, #72]	; (800c7e8 <HAL_TIM_PeriodElapsedCallback+0x12c8>)
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	e02c      	b.n	800c7fe <HAL_TIM_PeriodElapsedCallback+0x12de>
 800c7a4:	f3af 8000 	nop.w
 800c7a8:	33333334 	.word	0x33333334
 800c7ac:	bfc33333 	.word	0xbfc33333
 800c7b0:	33333334 	.word	0x33333334
 800c7b4:	3fc33333 	.word	0x3fc33333
 800c7b8:	20000bb2 	.word	0x20000bb2
 800c7bc:	20000f64 	.word	0x20000f64
 800c7c0:	fffffc18 	.word	0xfffffc18
 800c7c4:	20000af8 	.word	0x20000af8
 800c7c8:	20000f74 	.word	0x20000f74
 800c7cc:	20000f68 	.word	0x20000f68
 800c7d0:	20000bf8 	.word	0x20000bf8
 800c7d4:	20000b5c 	.word	0x20000b5c
 800c7d8:	42200000 	.word	0x42200000
 800c7dc:	20000c10 	.word	0x20000c10
 800c7e0:	2000019c 	.word	0x2000019c
 800c7e4:	20000b4e 	.word	0x20000b4e
 800c7e8:	20000ba8 	.word	0x20000ba8
 800c7ec:	20000780 	.word	0x20000780
 800c7f0:	c47a0000 	.word	0xc47a0000
 800c7f4:	447a0000 	.word	0x447a0000
 800c7f8:	4bb7      	ldr	r3, [pc, #732]	; (800cad8 <HAL_TIM_PeriodElapsedCallback+0x15b8>)
 800c7fa:	e000      	b.n	800c7fe <HAL_TIM_PeriodElapsedCallback+0x12de>
 800c7fc:	4bb7      	ldr	r3, [pc, #732]	; (800cadc <HAL_TIM_PeriodElapsedCallback+0x15bc>)
 800c7fe:	4ab8      	ldr	r2, [pc, #736]	; (800cae0 <HAL_TIM_PeriodElapsedCallback+0x15c0>)
 800c800:	6013      	str	r3, [r2, #0]
			pulse_r = min(max(pulse_r, -1000), 1000);
 800c802:	4bb8      	ldr	r3, [pc, #736]	; (800cae4 <HAL_TIM_PeriodElapsedCallback+0x15c4>)
 800c804:	edd3 7a00 	vldr	s15, [r3]
 800c808:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 800cae8 <HAL_TIM_PeriodElapsedCallback+0x15c8>
 800c80c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c814:	bfcc      	ite	gt
 800c816:	2301      	movgt	r3, #1
 800c818:	2300      	movle	r3, #0
 800c81a:	b2db      	uxtb	r3, r3
 800c81c:	f083 0301 	eor.w	r3, r3, #1
 800c820:	b2db      	uxtb	r3, r3
 800c822:	2b00      	cmp	r3, #0
 800c824:	d111      	bne.n	800c84a <HAL_TIM_PeriodElapsedCallback+0x132a>
 800c826:	4baf      	ldr	r3, [pc, #700]	; (800cae4 <HAL_TIM_PeriodElapsedCallback+0x15c4>)
 800c828:	edd3 7a00 	vldr	s15, [r3]
 800c82c:	ed9f 7aaf 	vldr	s14, [pc, #700]	; 800caec <HAL_TIM_PeriodElapsedCallback+0x15cc>
 800c830:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c838:	bfcc      	ite	gt
 800c83a:	2301      	movgt	r3, #1
 800c83c:	2300      	movle	r3, #0
 800c83e:	b2db      	uxtb	r3, r3
 800c840:	f083 0301 	eor.w	r3, r3, #1
 800c844:	b2db      	uxtb	r3, r3
 800c846:	2b00      	cmp	r3, #0
 800c848:	d00e      	beq.n	800c868 <HAL_TIM_PeriodElapsedCallback+0x1348>
 800c84a:	4ba6      	ldr	r3, [pc, #664]	; (800cae4 <HAL_TIM_PeriodElapsedCallback+0x15c4>)
 800c84c:	edd3 7a00 	vldr	s15, [r3]
 800c850:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 800cae8 <HAL_TIM_PeriodElapsedCallback+0x15c8>
 800c854:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c85c:	dd02      	ble.n	800c864 <HAL_TIM_PeriodElapsedCallback+0x1344>
 800c85e:	4ba1      	ldr	r3, [pc, #644]	; (800cae4 <HAL_TIM_PeriodElapsedCallback+0x15c4>)
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	e002      	b.n	800c86a <HAL_TIM_PeriodElapsedCallback+0x134a>
 800c864:	4b9c      	ldr	r3, [pc, #624]	; (800cad8 <HAL_TIM_PeriodElapsedCallback+0x15b8>)
 800c866:	e000      	b.n	800c86a <HAL_TIM_PeriodElapsedCallback+0x134a>
 800c868:	4b9c      	ldr	r3, [pc, #624]	; (800cadc <HAL_TIM_PeriodElapsedCallback+0x15bc>)
 800c86a:	4a9e      	ldr	r2, [pc, #632]	; (800cae4 <HAL_TIM_PeriodElapsedCallback+0x15c4>)
 800c86c:	6013      	str	r3, [r2, #0]

			if(pulse_l > 0){
 800c86e:	4b9c      	ldr	r3, [pc, #624]	; (800cae0 <HAL_TIM_PeriodElapsedCallback+0x15c0>)
 800c870:	edd3 7a00 	vldr	s15, [r3]
 800c874:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c87c:	dd17      	ble.n	800c8ae <HAL_TIM_PeriodElapsedCallback+0x138e>
				drive_dir(0, 0);
 800c87e:	2100      	movs	r1, #0
 800c880:	2000      	movs	r0, #0
 800c882:	f7f8 faa9 	bl	8004dd8 <drive_dir>
				ConfigOC.Pulse = pulse_l;
 800c886:	4b96      	ldr	r3, [pc, #600]	; (800cae0 <HAL_TIM_PeriodElapsedCallback+0x15c0>)
 800c888:	edd3 7a00 	vldr	s15, [r3]
 800c88c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c890:	ee17 3a90 	vmov	r3, s15
 800c894:	60fb      	str	r3, [r7, #12]
				HAL_TIM_PWM_ConfigChannel(&htim2, &ConfigOC, TIM_CHANNEL_1);
 800c896:	f107 0308 	add.w	r3, r7, #8
 800c89a:	2200      	movs	r2, #0
 800c89c:	4619      	mov	r1, r3
 800c89e:	4894      	ldr	r0, [pc, #592]	; (800caf0 <HAL_TIM_PeriodElapsedCallback+0x15d0>)
 800c8a0:	f7f7 f994 	bl	8003bcc <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 800c8a4:	2100      	movs	r1, #0
 800c8a6:	4892      	ldr	r0, [pc, #584]	; (800caf0 <HAL_TIM_PeriodElapsedCallback+0x15d0>)
 800c8a8:	f7f6 ff28 	bl	80036fc <HAL_TIM_PWM_Start>
 800c8ac:	e020      	b.n	800c8f0 <HAL_TIM_PeriodElapsedCallback+0x13d0>
			}
			else if(pulse_l < 0){
 800c8ae:	4b8c      	ldr	r3, [pc, #560]	; (800cae0 <HAL_TIM_PeriodElapsedCallback+0x15c0>)
 800c8b0:	edd3 7a00 	vldr	s15, [r3]
 800c8b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c8b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8bc:	d518      	bpl.n	800c8f0 <HAL_TIM_PeriodElapsedCallback+0x13d0>
				drive_dir(0, 1);
 800c8be:	2101      	movs	r1, #1
 800c8c0:	2000      	movs	r0, #0
 800c8c2:	f7f8 fa89 	bl	8004dd8 <drive_dir>
				ConfigOC.Pulse = -pulse_l;
 800c8c6:	4b86      	ldr	r3, [pc, #536]	; (800cae0 <HAL_TIM_PeriodElapsedCallback+0x15c0>)
 800c8c8:	edd3 7a00 	vldr	s15, [r3]
 800c8cc:	eef1 7a67 	vneg.f32	s15, s15
 800c8d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c8d4:	ee17 3a90 	vmov	r3, s15
 800c8d8:	60fb      	str	r3, [r7, #12]
				HAL_TIM_PWM_ConfigChannel(&htim2, &ConfigOC, TIM_CHANNEL_1);
 800c8da:	f107 0308 	add.w	r3, r7, #8
 800c8de:	2200      	movs	r2, #0
 800c8e0:	4619      	mov	r1, r3
 800c8e2:	4883      	ldr	r0, [pc, #524]	; (800caf0 <HAL_TIM_PeriodElapsedCallback+0x15d0>)
 800c8e4:	f7f7 f972 	bl	8003bcc <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 800c8e8:	2100      	movs	r1, #0
 800c8ea:	4881      	ldr	r0, [pc, #516]	; (800caf0 <HAL_TIM_PeriodElapsedCallback+0x15d0>)
 800c8ec:	f7f6 ff06 	bl	80036fc <HAL_TIM_PWM_Start>
			}

			if(pulse_r > 0){
 800c8f0:	4b7c      	ldr	r3, [pc, #496]	; (800cae4 <HAL_TIM_PeriodElapsedCallback+0x15c4>)
 800c8f2:	edd3 7a00 	vldr	s15, [r3]
 800c8f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c8fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8fe:	dd17      	ble.n	800c930 <HAL_TIM_PeriodElapsedCallback+0x1410>
				drive_dir(1, 0);
 800c900:	2100      	movs	r1, #0
 800c902:	2001      	movs	r0, #1
 800c904:	f7f8 fa68 	bl	8004dd8 <drive_dir>
				ConfigOC.Pulse = pulse_r;
 800c908:	4b76      	ldr	r3, [pc, #472]	; (800cae4 <HAL_TIM_PeriodElapsedCallback+0x15c4>)
 800c90a:	edd3 7a00 	vldr	s15, [r3]
 800c90e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c912:	ee17 3a90 	vmov	r3, s15
 800c916:	60fb      	str	r3, [r7, #12]
				HAL_TIM_PWM_ConfigChannel(&htim2, &ConfigOC, TIM_CHANNEL_4);
 800c918:	f107 0308 	add.w	r3, r7, #8
 800c91c:	220c      	movs	r2, #12
 800c91e:	4619      	mov	r1, r3
 800c920:	4873      	ldr	r0, [pc, #460]	; (800caf0 <HAL_TIM_PeriodElapsedCallback+0x15d0>)
 800c922:	f7f7 f953 	bl	8003bcc <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_4);
 800c926:	210c      	movs	r1, #12
 800c928:	4871      	ldr	r0, [pc, #452]	; (800caf0 <HAL_TIM_PeriodElapsedCallback+0x15d0>)
 800c92a:	f7f6 fee7 	bl	80036fc <HAL_TIM_PWM_Start>
 800c92e:	e020      	b.n	800c972 <HAL_TIM_PeriodElapsedCallback+0x1452>
			}
			else if(pulse_r < 0){
 800c930:	4b6c      	ldr	r3, [pc, #432]	; (800cae4 <HAL_TIM_PeriodElapsedCallback+0x15c4>)
 800c932:	edd3 7a00 	vldr	s15, [r3]
 800c936:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c93a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c93e:	d518      	bpl.n	800c972 <HAL_TIM_PeriodElapsedCallback+0x1452>
				drive_dir(1, 1);
 800c940:	2101      	movs	r1, #1
 800c942:	2001      	movs	r0, #1
 800c944:	f7f8 fa48 	bl	8004dd8 <drive_dir>
				ConfigOC.Pulse = -pulse_r;
 800c948:	4b66      	ldr	r3, [pc, #408]	; (800cae4 <HAL_TIM_PeriodElapsedCallback+0x15c4>)
 800c94a:	edd3 7a00 	vldr	s15, [r3]
 800c94e:	eef1 7a67 	vneg.f32	s15, s15
 800c952:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c956:	ee17 3a90 	vmov	r3, s15
 800c95a:	60fb      	str	r3, [r7, #12]
				HAL_TIM_PWM_ConfigChannel(&htim2, &ConfigOC, TIM_CHANNEL_4);
 800c95c:	f107 0308 	add.w	r3, r7, #8
 800c960:	220c      	movs	r2, #12
 800c962:	4619      	mov	r1, r3
 800c964:	4862      	ldr	r0, [pc, #392]	; (800caf0 <HAL_TIM_PeriodElapsedCallback+0x15d0>)
 800c966:	f7f7 f931 	bl	8003bcc <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_4);
 800c96a:	210c      	movs	r1, #12
 800c96c:	4860      	ldr	r0, [pc, #384]	; (800caf0 <HAL_TIM_PeriodElapsedCallback+0x15d0>)
 800c96e:	f7f6 fec5 	bl	80036fc <HAL_TIM_PWM_Start>
			}
			//wall check
//			if(!MF.FLAG.SCND){
				//----look forward----
				if(ad_fr > WALL_BASE_FR || ad_fl > WALL_BASE_FL){
 800c972:	4b60      	ldr	r3, [pc, #384]	; (800caf4 <HAL_TIM_PeriodElapsedCallback+0x15d4>)
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	2b78      	cmp	r3, #120	; 0x78
 800c978:	d803      	bhi.n	800c982 <HAL_TIM_PeriodElapsedCallback+0x1462>
 800c97a:	4b5f      	ldr	r3, [pc, #380]	; (800caf8 <HAL_TIM_PeriodElapsedCallback+0x15d8>)
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	2bc8      	cmp	r3, #200	; 0xc8
 800c980:	d905      	bls.n	800c98e <HAL_TIM_PeriodElapsedCallback+0x146e>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800c982:	2201      	movs	r2, #1
 800c984:	2140      	movs	r1, #64	; 0x40
 800c986:	485d      	ldr	r0, [pc, #372]	; (800cafc <HAL_TIM_PeriodElapsedCallback+0x15dc>)
 800c988:	f7f5 fcbc 	bl	8002304 <HAL_GPIO_WritePin>
 800c98c:	e004      	b.n	800c998 <HAL_TIM_PeriodElapsedCallback+0x1478>
				}else{
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800c98e:	2200      	movs	r2, #0
 800c990:	2140      	movs	r1, #64	; 0x40
 800c992:	485a      	ldr	r0, [pc, #360]	; (800cafc <HAL_TIM_PeriodElapsedCallback+0x15dc>)
 800c994:	f7f5 fcb6 	bl	8002304 <HAL_GPIO_WritePin>
				}
				//----look forwardL----
				if(ad_fl > WALL_BASE_FL){
 800c998:	4b57      	ldr	r3, [pc, #348]	; (800caf8 <HAL_TIM_PeriodElapsedCallback+0x15d8>)
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	2bc8      	cmp	r3, #200	; 0xc8
 800c99e:	d905      	bls.n	800c9ac <HAL_TIM_PeriodElapsedCallback+0x148c>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800c9a0:	2201      	movs	r2, #1
 800c9a2:	2110      	movs	r1, #16
 800c9a4:	4855      	ldr	r0, [pc, #340]	; (800cafc <HAL_TIM_PeriodElapsedCallback+0x15dc>)
 800c9a6:	f7f5 fcad 	bl	8002304 <HAL_GPIO_WritePin>
 800c9aa:	e004      	b.n	800c9b6 <HAL_TIM_PeriodElapsedCallback+0x1496>
				}else{
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800c9ac:	2200      	movs	r2, #0
 800c9ae:	2110      	movs	r1, #16
 800c9b0:	4852      	ldr	r0, [pc, #328]	; (800cafc <HAL_TIM_PeriodElapsedCallback+0x15dc>)
 800c9b2:	f7f5 fca7 	bl	8002304 <HAL_GPIO_WritePin>
				}
				//----look forward-R---
				if(ad_fr > WALL_BASE_FR){
 800c9b6:	4b4f      	ldr	r3, [pc, #316]	; (800caf4 <HAL_TIM_PeriodElapsedCallback+0x15d4>)
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	2b78      	cmp	r3, #120	; 0x78
 800c9bc:	d905      	bls.n	800c9ca <HAL_TIM_PeriodElapsedCallback+0x14aa>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 800c9be:	2201      	movs	r2, #1
 800c9c0:	2180      	movs	r1, #128	; 0x80
 800c9c2:	484e      	ldr	r0, [pc, #312]	; (800cafc <HAL_TIM_PeriodElapsedCallback+0x15dc>)
 800c9c4:	f7f5 fc9e 	bl	8002304 <HAL_GPIO_WritePin>
 800c9c8:	e00d      	b.n	800c9e6 <HAL_TIM_PeriodElapsedCallback+0x14c6>
				}else{
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 800c9ca:	2200      	movs	r2, #0
 800c9cc:	2180      	movs	r1, #128	; 0x80
 800c9ce:	484b      	ldr	r0, [pc, #300]	; (800cafc <HAL_TIM_PeriodElapsedCallback+0x15dc>)
 800c9d0:	f7f5 fc98 	bl	8002304 <HAL_GPIO_WritePin>
 800c9d4:	e007      	b.n	800c9e6 <HAL_TIM_PeriodElapsedCallback+0x14c6>
				}
		}else{
			drive_dir(0, 2);
 800c9d6:	2102      	movs	r1, #2
 800c9d8:	2000      	movs	r0, #0
 800c9da:	f7f8 f9fd 	bl	8004dd8 <drive_dir>
			drive_dir(1, 2);
 800c9de:	2102      	movs	r1, #2
 800c9e0:	2001      	movs	r0, #1
 800c9e2:	f7f8 f9f9 	bl	8004dd8 <drive_dir>
		}


		//wall check
		//----look right----
		if(ad_r > WALL_BASE_R){
 800c9e6:	4b46      	ldr	r3, [pc, #280]	; (800cb00 <HAL_TIM_PeriodElapsedCallback+0x15e0>)
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	2b78      	cmp	r3, #120	; 0x78
 800c9ec:	d906      	bls.n	800c9fc <HAL_TIM_PeriodElapsedCallback+0x14dc>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 800c9ee:	2201      	movs	r2, #1
 800c9f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800c9f4:	4843      	ldr	r0, [pc, #268]	; (800cb04 <HAL_TIM_PeriodElapsedCallback+0x15e4>)
 800c9f6:	f7f5 fc85 	bl	8002304 <HAL_GPIO_WritePin>
 800c9fa:	e005      	b.n	800ca08 <HAL_TIM_PeriodElapsedCallback+0x14e8>
		}else{
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 800c9fc:	2200      	movs	r2, #0
 800c9fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800ca02:	4840      	ldr	r0, [pc, #256]	; (800cb04 <HAL_TIM_PeriodElapsedCallback+0x15e4>)
 800ca04:	f7f5 fc7e 	bl	8002304 <HAL_GPIO_WritePin>
		}
		//----look left----
		if(ad_l > WALL_BASE_L){
 800ca08:	4b3f      	ldr	r3, [pc, #252]	; (800cb08 <HAL_TIM_PeriodElapsedCallback+0x15e8>)
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	2b8c      	cmp	r3, #140	; 0x8c
 800ca0e:	d905      	bls.n	800ca1c <HAL_TIM_PeriodElapsedCallback+0x14fc>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 800ca10:	2201      	movs	r2, #1
 800ca12:	2104      	movs	r1, #4
 800ca14:	483d      	ldr	r0, [pc, #244]	; (800cb0c <HAL_TIM_PeriodElapsedCallback+0x15ec>)
 800ca16:	f7f5 fc75 	bl	8002304 <HAL_GPIO_WritePin>
 800ca1a:	e004      	b.n	800ca26 <HAL_TIM_PeriodElapsedCallback+0x1506>
		}else{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 800ca1c:	2200      	movs	r2, #0
 800ca1e:	2104      	movs	r1, #4
 800ca20:	483a      	ldr	r0, [pc, #232]	; (800cb0c <HAL_TIM_PeriodElapsedCallback+0x15ec>)
 800ca22:	f7f5 fc6f 	bl	8002304 <HAL_GPIO_WritePin>
		}


		//battery check
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_RESET) {	//2.1V=>LiPo7V
 800ca26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800ca2a:	4836      	ldr	r0, [pc, #216]	; (800cb04 <HAL_TIM_PeriodElapsedCallback+0x15e4>)
 800ca2c:	f7f5 fc52 	bl	80022d4 <HAL_GPIO_ReadPin>
 800ca30:	4603      	mov	r3, r0
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d105      	bne.n	800ca42 <HAL_TIM_PeriodElapsedCallback+0x1522>
		   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 800ca36:	2201      	movs	r2, #1
 800ca38:	2108      	movs	r1, #8
 800ca3a:	4834      	ldr	r0, [pc, #208]	; (800cb0c <HAL_TIM_PeriodElapsedCallback+0x15ec>)
 800ca3c:	f7f5 fc62 	bl	8002304 <HAL_GPIO_WritePin>
 800ca40:	e004      	b.n	800ca4c <HAL_TIM_PeriodElapsedCallback+0x152c>
		} else {
		   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 800ca42:	2200      	movs	r2, #0
 800ca44:	2108      	movs	r1, #8
 800ca46:	4831      	ldr	r0, [pc, #196]	; (800cb0c <HAL_TIM_PeriodElapsedCallback+0x15ec>)
 800ca48:	f7f5 fc5c 	bl	8002304 <HAL_GPIO_WritePin>
		}


		//fail safe
		if(degree_z >= target_degree_z+270 || degree_z <= target_degree_z-270 || dist_r > 500 || dist_l > 500){	//270Fail Safe
 800ca4c:	4b30      	ldr	r3, [pc, #192]	; (800cb10 <HAL_TIM_PeriodElapsedCallback+0x15f0>)
 800ca4e:	edd3 7a00 	vldr	s15, [r3]
 800ca52:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800cb14 <HAL_TIM_PeriodElapsedCallback+0x15f4>
 800ca56:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ca5a:	4b2f      	ldr	r3, [pc, #188]	; (800cb18 <HAL_TIM_PeriodElapsedCallback+0x15f8>)
 800ca5c:	edd3 7a00 	vldr	s15, [r3]
 800ca60:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ca64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca68:	d923      	bls.n	800cab2 <HAL_TIM_PeriodElapsedCallback+0x1592>
 800ca6a:	4b29      	ldr	r3, [pc, #164]	; (800cb10 <HAL_TIM_PeriodElapsedCallback+0x15f0>)
 800ca6c:	edd3 7a00 	vldr	s15, [r3]
 800ca70:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800cb14 <HAL_TIM_PeriodElapsedCallback+0x15f4>
 800ca74:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800ca78:	4b27      	ldr	r3, [pc, #156]	; (800cb18 <HAL_TIM_PeriodElapsedCallback+0x15f8>)
 800ca7a:	edd3 7a00 	vldr	s15, [r3]
 800ca7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ca82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca86:	da14      	bge.n	800cab2 <HAL_TIM_PeriodElapsedCallback+0x1592>
 800ca88:	4b24      	ldr	r3, [pc, #144]	; (800cb1c <HAL_TIM_PeriodElapsedCallback+0x15fc>)
 800ca8a:	edd3 7a00 	vldr	s15, [r3]
 800ca8e:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800cb20 <HAL_TIM_PeriodElapsedCallback+0x1600>
 800ca92:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ca96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca9a:	dc0a      	bgt.n	800cab2 <HAL_TIM_PeriodElapsedCallback+0x1592>
 800ca9c:	4b21      	ldr	r3, [pc, #132]	; (800cb24 <HAL_TIM_PeriodElapsedCallback+0x1604>)
 800ca9e:	edd3 7a00 	vldr	s15, [r3]
 800caa2:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800cb20 <HAL_TIM_PeriodElapsedCallback+0x1600>
 800caa6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800caaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800caae:	dc00      	bgt.n	800cab2 <HAL_TIM_PeriodElapsedCallback+0x1592>
			   drive_dir(1, 2);
			   full_led_write(RED);
		   }
		}
	}
}
 800cab0:	e00b      	b.n	800caca <HAL_TIM_PeriodElapsedCallback+0x15aa>
			   drive_dir(0, 2);
 800cab2:	2102      	movs	r1, #2
 800cab4:	2000      	movs	r0, #0
 800cab6:	f7f8 f98f 	bl	8004dd8 <drive_dir>
			   drive_dir(1, 2);
 800caba:	2102      	movs	r1, #2
 800cabc:	2001      	movs	r0, #1
 800cabe:	f7f8 f98b 	bl	8004dd8 <drive_dir>
			   full_led_write(RED);
 800cac2:	2001      	movs	r0, #1
 800cac4:	f003 fdba 	bl	801063c <full_led_write>
			   drive_dir(0, 2);
 800cac8:	e7f3      	b.n	800cab2 <HAL_TIM_PeriodElapsedCallback+0x1592>
}
 800caca:	bf00      	nop
 800cacc:	3730      	adds	r7, #48	; 0x30
 800cace:	46bd      	mov	sp, r7
 800cad0:	ecbd 8b02 	vpop	{d8}
 800cad4:	bdb0      	pop	{r4, r5, r7, pc}
 800cad6:	bf00      	nop
 800cad8:	c47a0000 	.word	0xc47a0000
 800cadc:	447a0000 	.word	0x447a0000
 800cae0:	20000ba8 	.word	0x20000ba8
 800cae4:	20000780 	.word	0x20000780
 800cae8:	c47a0000 	.word	0xc47a0000
 800caec:	447a0000 	.word	0x447a0000
 800caf0:	20000c14 	.word	0x20000c14
 800caf4:	20000c00 	.word	0x20000c00
 800caf8:	20000d54 	.word	0x20000d54
 800cafc:	40020000 	.word	0x40020000
 800cb00:	20000f60 	.word	0x20000f60
 800cb04:	40020400 	.word	0x40020400
 800cb08:	20000afc 	.word	0x20000afc
 800cb0c:	40020800 	.word	0x40020800
 800cb10:	20000bf8 	.word	0x20000bf8
 800cb14:	43870000 	.word	0x43870000
 800cb18:	20000b5c 	.word	0x20000b5c
 800cb1c:	20000aec 	.word	0x20000aec
 800cb20:	43fa0000 	.word	0x43fa0000
 800cb24:	200015c4 	.word	0x200015c4

0800cb28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800cb28:	b580      	push	{r7, lr}
 800cb2a:	b082      	sub	sp, #8
 800cb2c:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800cb2e:	f7f4 fa03 	bl	8000f38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800cb32:	f000 f917 	bl	800cd64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800cb36:	f000 fc09 	bl	800d34c <MX_GPIO_Init>
  MX_ADC1_Init();
 800cb3a:	f000 f97d 	bl	800ce38 <MX_ADC1_Init>
  MX_TIM2_Init();
 800cb3e:	f000 fa03 	bl	800cf48 <MX_TIM2_Init>
  MX_TIM3_Init();
 800cb42:	f000 fa81 	bl	800d048 <MX_TIM3_Init>
  MX_TIM4_Init();
 800cb46:	f000 faf5 	bl	800d134 <MX_TIM4_Init>
  MX_TIM6_Init();
 800cb4a:	f000 fb47 	bl	800d1dc <MX_TIM6_Init>
  MX_TIM8_Init();
 800cb4e:	f000 fb7b 	bl	800d248 <MX_TIM8_Init>
  MX_SPI3_Init();
 800cb52:	f000 f9c3 	bl	800cedc <MX_SPI3_Init>
  MX_USART1_UART_Init();
 800cb56:	f000 fbcf 	bl	800d2f8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  drive_init();
 800cb5a:	f7f8 f87f 	bl	8004c5c <drive_init>
  gyro_init();
 800cb5e:	f7fe fb03 	bl	800b168 <gyro_init>
  search_init();
 800cb62:	f000 fd21 	bl	800d5a8 <search_init>
  sensor_init();
 800cb66:	f003 fca9 	bl	80104bc <sensor_init>

  printf("*** Welcome to WMMC ! ***\n");
 800cb6a:	4870      	ldr	r0, [pc, #448]	; (800cd2c <main+0x204>)
 800cb6c:	f004 fb6e 	bl	801124c <puts>

  setbuf(stdout, NULL);
 800cb70:	4b6f      	ldr	r3, [pc, #444]	; (800cd30 <main+0x208>)
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	689b      	ldr	r3, [r3, #8]
 800cb76:	2100      	movs	r1, #0
 800cb78:	4618      	mov	r0, r3
 800cb7a:	f004 fb6f 	bl	801125c <setbuf>
  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800cb7e:	213c      	movs	r1, #60	; 0x3c
 800cb80:	486c      	ldr	r0, [pc, #432]	; (800cd34 <main+0x20c>)
 800cb82:	f7f6 fee3 	bl	800394c <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 800cb86:	213c      	movs	r1, #60	; 0x3c
 800cb88:	486b      	ldr	r0, [pc, #428]	; (800cd38 <main+0x210>)
 800cb8a:	f7f6 fedf 	bl	800394c <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 800cb8e:	486b      	ldr	r0, [pc, #428]	; (800cd3c <main+0x214>)
 800cb90:	f7f6 fd5b 	bl	800364a <HAL_TIM_Base_Start_IT>

  int mode = 0;
 800cb94:	2300      	movs	r3, #0
 800cb96:	607b      	str	r3, [r7, #4]
  printf("Mode : %d\n", mode);
 800cb98:	6879      	ldr	r1, [r7, #4]
 800cb9a:	4869      	ldr	r0, [pc, #420]	; (800cd40 <main+0x218>)
 800cb9c:	f004 fae2 	bl	8011164 <iprintf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	b2db      	uxtb	r3, r3
 800cba4:	f003 0301 	and.w	r3, r3, #1
 800cba8:	b2d8      	uxtb	r0, r3
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	b2db      	uxtb	r3, r3
 800cbae:	f003 0302 	and.w	r3, r3, #2
 800cbb2:	b2d9      	uxtb	r1, r3
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	b2db      	uxtb	r3, r3
 800cbb8:	f003 0304 	and.w	r3, r3, #4
 800cbbc:	b2db      	uxtb	r3, r3
 800cbbe:	461a      	mov	r2, r3
 800cbc0:	f003 fd02 	bl	80105c8 <led_write>
	  if(dist_r >= 20){
 800cbc4:	4b5f      	ldr	r3, [pc, #380]	; (800cd44 <main+0x21c>)
 800cbc6:	edd3 7a00 	vldr	s15, [r3]
 800cbca:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800cbce:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cbd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbd6:	db0f      	blt.n	800cbf8 <main+0xd0>
		  mode++;
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	3301      	adds	r3, #1
 800cbdc:	607b      	str	r3, [r7, #4]
		  dist_r = 0;
 800cbde:	4b59      	ldr	r3, [pc, #356]	; (800cd44 <main+0x21c>)
 800cbe0:	f04f 0200 	mov.w	r2, #0
 800cbe4:	601a      	str	r2, [r3, #0]
		  if(mode > 7){
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	2b07      	cmp	r3, #7
 800cbea:	dd01      	ble.n	800cbf0 <main+0xc8>
			  mode = 0;
 800cbec:	2300      	movs	r3, #0
 800cbee:	607b      	str	r3, [r7, #4]
		  }
		  printf("Mode : %d\n", mode);
 800cbf0:	6879      	ldr	r1, [r7, #4]
 800cbf2:	4853      	ldr	r0, [pc, #332]	; (800cd40 <main+0x218>)
 800cbf4:	f004 fab6 	bl	8011164 <iprintf>
		  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
		  //buzzer(pitagola[2][0], pitagola[2][1]);
	  }
	  if(dist_r <= -20){
 800cbf8:	4b52      	ldr	r3, [pc, #328]	; (800cd44 <main+0x21c>)
 800cbfa:	edd3 7a00 	vldr	s15, [r3]
 800cbfe:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 800cc02:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cc06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc0a:	d80f      	bhi.n	800cc2c <main+0x104>
		  mode--;
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	3b01      	subs	r3, #1
 800cc10:	607b      	str	r3, [r7, #4]
		  dist_r = 0;
 800cc12:	4b4c      	ldr	r3, [pc, #304]	; (800cd44 <main+0x21c>)
 800cc14:	f04f 0200 	mov.w	r2, #0
 800cc18:	601a      	str	r2, [r3, #0]
		  if(mode < 0){
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	da01      	bge.n	800cc24 <main+0xfc>
			  mode = 7;
 800cc20:	2307      	movs	r3, #7
 800cc22:	607b      	str	r3, [r7, #4]
		  }
		  printf("Mode : %d\n", mode);
 800cc24:	6879      	ldr	r1, [r7, #4]
 800cc26:	4846      	ldr	r0, [pc, #280]	; (800cd40 <main+0x218>)
 800cc28:	f004 fa9c 	bl	8011164 <iprintf>
		  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
		  //buzzer(pitagola[2][0], pitagola[2][1]);
	  }
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 800cc2c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800cc30:	4845      	ldr	r0, [pc, #276]	; (800cd48 <main+0x220>)
 800cc32:	f7f5 fb4f 	bl	80022d4 <HAL_GPIO_ReadPin>
 800cc36:	4603      	mov	r3, r0
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d1b1      	bne.n	800cba0 <main+0x78>
		  HAL_Delay(50);
 800cc3c:	2032      	movs	r0, #50	; 0x32
 800cc3e:	f7f4 f9ed 	bl	800101c <HAL_Delay>
		  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 800cc42:	bf00      	nop
 800cc44:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800cc48:	483f      	ldr	r0, [pc, #252]	; (800cd48 <main+0x220>)
 800cc4a:	f7f5 fb43 	bl	80022d4 <HAL_GPIO_ReadPin>
 800cc4e:	4603      	mov	r3, r0
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d0f7      	beq.n	800cc44 <main+0x11c>
		  switch(mode){
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	2b07      	cmp	r3, #7
 800cc58:	d8a2      	bhi.n	800cba0 <main+0x78>
 800cc5a:	a201      	add	r2, pc, #4	; (adr r2, 800cc60 <main+0x138>)
 800cc5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc60:	0800cc81 	.word	0x0800cc81
 800cc64:	0800cc8b 	.word	0x0800cc8b
 800cc68:	0800cc97 	.word	0x0800cc97
 800cc6c:	0800cca3 	.word	0x0800cca3
 800cc70:	0800ccaf 	.word	0x0800ccaf
 800cc74:	0800ccb5 	.word	0x0800ccb5
 800cc78:	0800cce1 	.word	0x0800cce1
 800cc7c:	0800cd23 	.word	0x0800cd23

		  	  case 0:
		  		  HAL_Delay(5000);
 800cc80:	f241 3088 	movw	r0, #5000	; 0x1388
 800cc84:	f7f4 f9ca 	bl	800101c <HAL_Delay>
		  		  break;
 800cc88:	e04e      	b.n	800cd28 <main+0x200>

		  	  case 1:
		  		  //----a----
		  		  printf("Simple Run.\n");
 800cc8a:	4830      	ldr	r0, [pc, #192]	; (800cd4c <main+0x224>)
 800cc8c:	f004 fade 	bl	801124c <puts>
		  		  //MF.FLAG.WEDGE = 1;
		  		  simple_run();
 800cc90:	f7fc fe02 	bl	8009898 <simple_run>
		  		  break;
 800cc94:	e048      	b.n	800cd28 <main+0x200>

		  	  case 2:
		  		  //----a----
		  		  printf("slalom Run.\n");
 800cc96:	482e      	ldr	r0, [pc, #184]	; (800cd50 <main+0x228>)
 800cc98:	f004 fad8 	bl	801124c <puts>
		  		  //MF.FLAG.WEDGE = 1;
		  		  slalom_run();
 800cc9c:	f7fc ff0a 	bl	8009ab4 <slalom_run>
		  		  break;
 800cca0:	e042      	b.n	800cd28 <main+0x200>

		  	  case 3:
		  		  //----a&pass----
				  printf("First Run. (Slalom)\n");
 800cca2:	482c      	ldr	r0, [pc, #176]	; (800cd54 <main+0x22c>)
 800cca4:	f004 fad2 	bl	801124c <puts>
		  		  pass_test();
 800cca8:	f7fc fb60 	bl	800936c <pass_test>
		  		  break;
 800ccac:	e03c      	b.n	800cd28 <main+0x200>

		  	  case 4:
		  		  //----a----
		  		  test_select();
 800ccae:	f7fb fdd1 	bl	8008854 <test_select>
		  		  break;
 800ccb2:	e039      	b.n	800cd28 <main+0x200>

		  	  case 5:
		  		  //----sensor check----
		  		  printf("Sensor Check.\n");
 800ccb4:	4828      	ldr	r0, [pc, #160]	; (800cd58 <main+0x230>)
 800ccb6:	f004 fac9 	bl	801124c <puts>
		  		  sensor_test();
 800ccba:	f003 fd7b 	bl	80107b4 <sensor_test>
		  		  break;
 800ccbe:	e033      	b.n	800cd28 <main+0x200>

		  	  case 6:
		  		  //----pitagola sound----
				  while(ad_fl <= WALL_BASE_FL){
					  led_write(1, 1, 1);
 800ccc0:	2201      	movs	r2, #1
 800ccc2:	2101      	movs	r1, #1
 800ccc4:	2001      	movs	r0, #1
 800ccc6:	f003 fc7f 	bl	80105c8 <led_write>
					  HAL_Delay(200);
 800ccca:	20c8      	movs	r0, #200	; 0xc8
 800cccc:	f7f4 f9a6 	bl	800101c <HAL_Delay>
					  led_write(0, 0, 0);
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	2100      	movs	r1, #0
 800ccd4:	2000      	movs	r0, #0
 800ccd6:	f003 fc77 	bl	80105c8 <led_write>
					  HAL_Delay(200);
 800ccda:	20c8      	movs	r0, #200	; 0xc8
 800ccdc:	f7f4 f99e 	bl	800101c <HAL_Delay>
				  while(ad_fl <= WALL_BASE_FL){
 800cce0:	4b1e      	ldr	r3, [pc, #120]	; (800cd5c <main+0x234>)
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	2bc8      	cmp	r3, #200	; 0xc8
 800cce6:	d9eb      	bls.n	800ccc0 <main+0x198>
				  }
				  HAL_Delay(200);
 800cce8:	20c8      	movs	r0, #200	; 0xc8
 800ccea:	f7f4 f997 	bl	800101c <HAL_Delay>
		  		  }
				  HAL_Delay(2000);
				  for(int i=0; i<m_ok; i++){
		  			  buzzer(mario_ok[i][0], mario_ok[i][1]);
		  		  }
*/				  HAL_Delay(2000);
 800ccee:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800ccf2:	f7f4 f993 	bl	800101c <HAL_Delay>
				  for(int i=0; i<m_goal; i++){
 800ccf6:	2300      	movs	r3, #0
 800ccf8:	603b      	str	r3, [r7, #0]
 800ccfa:	e00e      	b.n	800cd1a <main+0x1f2>
		  			  buzzer(mario_goal[i][0], mario_goal[i][1]);
 800ccfc:	4a18      	ldr	r2, [pc, #96]	; (800cd60 <main+0x238>)
 800ccfe:	683b      	ldr	r3, [r7, #0]
 800cd00:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800cd04:	4a16      	ldr	r2, [pc, #88]	; (800cd60 <main+0x238>)
 800cd06:	683b      	ldr	r3, [r7, #0]
 800cd08:	00db      	lsls	r3, r3, #3
 800cd0a:	4413      	add	r3, r2
 800cd0c:	685b      	ldr	r3, [r3, #4]
 800cd0e:	4619      	mov	r1, r3
 800cd10:	f000 fbda 	bl	800d4c8 <buzzer>
				  for(int i=0; i<m_goal; i++){
 800cd14:	683b      	ldr	r3, [r7, #0]
 800cd16:	3301      	adds	r3, #1
 800cd18:	603b      	str	r3, [r7, #0]
 800cd1a:	683b      	ldr	r3, [r7, #0]
 800cd1c:	2b0e      	cmp	r3, #14
 800cd1e:	dded      	ble.n	800ccfc <main+0x1d4>
		  		  }
		  		  break;
 800cd20:	e002      	b.n	800cd28 <main+0x200>
		  		  //MF.FLAG.WEDGE = 1;
/*		  		  for(int i=0; i<m_select; i++){
		  			  buzzer(mario_select[i][0], mario_select[i][1]);
		  		  }
*///		  		  perfect_run();
		  		  perfect_slalom();
 800cd22:	f7fd fa79 	bl	800a218 <perfect_slalom>
		  		  break;
 800cd26:	bf00      	nop
	  led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 800cd28:	e73a      	b.n	800cba0 <main+0x78>
 800cd2a:	bf00      	nop
 800cd2c:	08012728 	.word	0x08012728
 800cd30:	20000084 	.word	0x20000084
 800cd34:	2000030c 	.word	0x2000030c
 800cd38:	200002cc 	.word	0x200002cc
 800cd3c:	20000bb4 	.word	0x20000bb4
 800cd40:	08012744 	.word	0x08012744
 800cd44:	20000aec 	.word	0x20000aec
 800cd48:	40020000 	.word	0x40020000
 800cd4c:	08012750 	.word	0x08012750
 800cd50:	0801275c 	.word	0x0801275c
 800cd54:	08012768 	.word	0x08012768
 800cd58:	0801277c 	.word	0x0801277c
 800cd5c:	20000d54 	.word	0x20000d54
 800cd60:	20000008 	.word	0x20000008

0800cd64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800cd64:	b580      	push	{r7, lr}
 800cd66:	b094      	sub	sp, #80	; 0x50
 800cd68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800cd6a:	f107 0320 	add.w	r3, r7, #32
 800cd6e:	2230      	movs	r2, #48	; 0x30
 800cd70:	2100      	movs	r1, #0
 800cd72:	4618      	mov	r0, r3
 800cd74:	f004 f9ee 	bl	8011154 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800cd78:	f107 030c 	add.w	r3, r7, #12
 800cd7c:	2200      	movs	r2, #0
 800cd7e:	601a      	str	r2, [r3, #0]
 800cd80:	605a      	str	r2, [r3, #4]
 800cd82:	609a      	str	r2, [r3, #8]
 800cd84:	60da      	str	r2, [r3, #12]
 800cd86:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800cd88:	2300      	movs	r3, #0
 800cd8a:	60bb      	str	r3, [r7, #8]
 800cd8c:	4b28      	ldr	r3, [pc, #160]	; (800ce30 <SystemClock_Config+0xcc>)
 800cd8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd90:	4a27      	ldr	r2, [pc, #156]	; (800ce30 <SystemClock_Config+0xcc>)
 800cd92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cd96:	6413      	str	r3, [r2, #64]	; 0x40
 800cd98:	4b25      	ldr	r3, [pc, #148]	; (800ce30 <SystemClock_Config+0xcc>)
 800cd9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cda0:	60bb      	str	r3, [r7, #8]
 800cda2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800cda4:	2300      	movs	r3, #0
 800cda6:	607b      	str	r3, [r7, #4]
 800cda8:	4b22      	ldr	r3, [pc, #136]	; (800ce34 <SystemClock_Config+0xd0>)
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	4a21      	ldr	r2, [pc, #132]	; (800ce34 <SystemClock_Config+0xd0>)
 800cdae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800cdb2:	6013      	str	r3, [r2, #0]
 800cdb4:	4b1f      	ldr	r3, [pc, #124]	; (800ce34 <SystemClock_Config+0xd0>)
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cdbc:	607b      	str	r3, [r7, #4]
 800cdbe:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800cdc0:	2302      	movs	r3, #2
 800cdc2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800cdc4:	2301      	movs	r3, #1
 800cdc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800cdc8:	2310      	movs	r3, #16
 800cdca:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800cdcc:	2302      	movs	r3, #2
 800cdce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800cdd0:	2300      	movs	r3, #0
 800cdd2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800cdd4:	2308      	movs	r3, #8
 800cdd6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800cdd8:	23a8      	movs	r3, #168	; 0xa8
 800cdda:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800cddc:	2302      	movs	r3, #2
 800cdde:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800cde0:	2304      	movs	r3, #4
 800cde2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800cde4:	f107 0320 	add.w	r3, r7, #32
 800cde8:	4618      	mov	r0, r3
 800cdea:	f7f5 faa5 	bl	8002338 <HAL_RCC_OscConfig>
 800cdee:	4603      	mov	r3, r0
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d001      	beq.n	800cdf8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800cdf4:	f000 fbd1 	bl	800d59a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800cdf8:	230f      	movs	r3, #15
 800cdfa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800cdfc:	2302      	movs	r3, #2
 800cdfe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800ce00:	2300      	movs	r3, #0
 800ce02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800ce04:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800ce08:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800ce0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ce0e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800ce10:	f107 030c 	add.w	r3, r7, #12
 800ce14:	2105      	movs	r1, #5
 800ce16:	4618      	mov	r0, r3
 800ce18:	f7f5 fcd0 	bl	80027bc <HAL_RCC_ClockConfig>
 800ce1c:	4603      	mov	r3, r0
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d001      	beq.n	800ce26 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800ce22:	f000 fbba 	bl	800d59a <Error_Handler>
  }
}
 800ce26:	bf00      	nop
 800ce28:	3750      	adds	r7, #80	; 0x50
 800ce2a:	46bd      	mov	sp, r7
 800ce2c:	bd80      	pop	{r7, pc}
 800ce2e:	bf00      	nop
 800ce30:	40023800 	.word	0x40023800
 800ce34:	40007000 	.word	0x40007000

0800ce38 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800ce38:	b580      	push	{r7, lr}
 800ce3a:	b084      	sub	sp, #16
 800ce3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800ce3e:	463b      	mov	r3, r7
 800ce40:	2200      	movs	r2, #0
 800ce42:	601a      	str	r2, [r3, #0]
 800ce44:	605a      	str	r2, [r3, #4]
 800ce46:	609a      	str	r2, [r3, #8]
 800ce48:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800ce4a:	4b21      	ldr	r3, [pc, #132]	; (800ced0 <MX_ADC1_Init+0x98>)
 800ce4c:	4a21      	ldr	r2, [pc, #132]	; (800ced4 <MX_ADC1_Init+0x9c>)
 800ce4e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800ce50:	4b1f      	ldr	r3, [pc, #124]	; (800ced0 <MX_ADC1_Init+0x98>)
 800ce52:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800ce56:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800ce58:	4b1d      	ldr	r3, [pc, #116]	; (800ced0 <MX_ADC1_Init+0x98>)
 800ce5a:	2200      	movs	r2, #0
 800ce5c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800ce5e:	4b1c      	ldr	r3, [pc, #112]	; (800ced0 <MX_ADC1_Init+0x98>)
 800ce60:	2200      	movs	r2, #0
 800ce62:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800ce64:	4b1a      	ldr	r3, [pc, #104]	; (800ced0 <MX_ADC1_Init+0x98>)
 800ce66:	2200      	movs	r2, #0
 800ce68:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800ce6a:	4b19      	ldr	r3, [pc, #100]	; (800ced0 <MX_ADC1_Init+0x98>)
 800ce6c:	2200      	movs	r2, #0
 800ce6e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800ce72:	4b17      	ldr	r3, [pc, #92]	; (800ced0 <MX_ADC1_Init+0x98>)
 800ce74:	2200      	movs	r2, #0
 800ce76:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800ce78:	4b15      	ldr	r3, [pc, #84]	; (800ced0 <MX_ADC1_Init+0x98>)
 800ce7a:	4a17      	ldr	r2, [pc, #92]	; (800ced8 <MX_ADC1_Init+0xa0>)
 800ce7c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800ce7e:	4b14      	ldr	r3, [pc, #80]	; (800ced0 <MX_ADC1_Init+0x98>)
 800ce80:	2200      	movs	r2, #0
 800ce82:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800ce84:	4b12      	ldr	r3, [pc, #72]	; (800ced0 <MX_ADC1_Init+0x98>)
 800ce86:	2201      	movs	r2, #1
 800ce88:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800ce8a:	4b11      	ldr	r3, [pc, #68]	; (800ced0 <MX_ADC1_Init+0x98>)
 800ce8c:	2200      	movs	r2, #0
 800ce8e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800ce92:	4b0f      	ldr	r3, [pc, #60]	; (800ced0 <MX_ADC1_Init+0x98>)
 800ce94:	2201      	movs	r2, #1
 800ce96:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800ce98:	480d      	ldr	r0, [pc, #52]	; (800ced0 <MX_ADC1_Init+0x98>)
 800ce9a:	f7f4 f8e1 	bl	8001060 <HAL_ADC_Init>
 800ce9e:	4603      	mov	r3, r0
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d001      	beq.n	800cea8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800cea4:	f000 fb79 	bl	800d59a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800cea8:	2300      	movs	r3, #0
 800ceaa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800ceac:	2301      	movs	r3, #1
 800ceae:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800ceb0:	2300      	movs	r3, #0
 800ceb2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800ceb4:	463b      	mov	r3, r7
 800ceb6:	4619      	mov	r1, r3
 800ceb8:	4805      	ldr	r0, [pc, #20]	; (800ced0 <MX_ADC1_Init+0x98>)
 800ceba:	f7f4 fa6d 	bl	8001398 <HAL_ADC_ConfigChannel>
 800cebe:	4603      	mov	r3, r0
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d001      	beq.n	800cec8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800cec4:	f000 fb69 	bl	800d59a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800cec8:	bf00      	nop
 800ceca:	3710      	adds	r7, #16
 800cecc:	46bd      	mov	sp, r7
 800cece:	bd80      	pop	{r7, pc}
 800ced0:	20000b00 	.word	0x20000b00
 800ced4:	40012000 	.word	0x40012000
 800ced8:	0f000001 	.word	0x0f000001

0800cedc <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800cedc:	b580      	push	{r7, lr}
 800cede:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800cee0:	4b17      	ldr	r3, [pc, #92]	; (800cf40 <MX_SPI3_Init+0x64>)
 800cee2:	4a18      	ldr	r2, [pc, #96]	; (800cf44 <MX_SPI3_Init+0x68>)
 800cee4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800cee6:	4b16      	ldr	r3, [pc, #88]	; (800cf40 <MX_SPI3_Init+0x64>)
 800cee8:	f44f 7282 	mov.w	r2, #260	; 0x104
 800ceec:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800ceee:	4b14      	ldr	r3, [pc, #80]	; (800cf40 <MX_SPI3_Init+0x64>)
 800cef0:	2200      	movs	r2, #0
 800cef2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800cef4:	4b12      	ldr	r3, [pc, #72]	; (800cf40 <MX_SPI3_Init+0x64>)
 800cef6:	2200      	movs	r2, #0
 800cef8:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800cefa:	4b11      	ldr	r3, [pc, #68]	; (800cf40 <MX_SPI3_Init+0x64>)
 800cefc:	2200      	movs	r2, #0
 800cefe:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800cf00:	4b0f      	ldr	r3, [pc, #60]	; (800cf40 <MX_SPI3_Init+0x64>)
 800cf02:	2200      	movs	r2, #0
 800cf04:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800cf06:	4b0e      	ldr	r3, [pc, #56]	; (800cf40 <MX_SPI3_Init+0x64>)
 800cf08:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cf0c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800cf0e:	4b0c      	ldr	r3, [pc, #48]	; (800cf40 <MX_SPI3_Init+0x64>)
 800cf10:	2218      	movs	r2, #24
 800cf12:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800cf14:	4b0a      	ldr	r3, [pc, #40]	; (800cf40 <MX_SPI3_Init+0x64>)
 800cf16:	2200      	movs	r2, #0
 800cf18:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800cf1a:	4b09      	ldr	r3, [pc, #36]	; (800cf40 <MX_SPI3_Init+0x64>)
 800cf1c:	2200      	movs	r2, #0
 800cf1e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cf20:	4b07      	ldr	r3, [pc, #28]	; (800cf40 <MX_SPI3_Init+0x64>)
 800cf22:	2200      	movs	r2, #0
 800cf24:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800cf26:	4b06      	ldr	r3, [pc, #24]	; (800cf40 <MX_SPI3_Init+0x64>)
 800cf28:	220a      	movs	r2, #10
 800cf2a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800cf2c:	4804      	ldr	r0, [pc, #16]	; (800cf40 <MX_SPI3_Init+0x64>)
 800cf2e:	f7f5 fe0d 	bl	8002b4c <HAL_SPI_Init>
 800cf32:	4603      	mov	r3, r0
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d001      	beq.n	800cf3c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800cf38:	f000 fb2f 	bl	800d59a <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800cf3c:	bf00      	nop
 800cf3e:	bd80      	pop	{r7, pc}
 800cf40:	20000144 	.word	0x20000144
 800cf44:	40003c00 	.word	0x40003c00

0800cf48 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	b08e      	sub	sp, #56	; 0x38
 800cf4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800cf4e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800cf52:	2200      	movs	r2, #0
 800cf54:	601a      	str	r2, [r3, #0]
 800cf56:	605a      	str	r2, [r3, #4]
 800cf58:	609a      	str	r2, [r3, #8]
 800cf5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800cf5c:	f107 0320 	add.w	r3, r7, #32
 800cf60:	2200      	movs	r2, #0
 800cf62:	601a      	str	r2, [r3, #0]
 800cf64:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800cf66:	1d3b      	adds	r3, r7, #4
 800cf68:	2200      	movs	r2, #0
 800cf6a:	601a      	str	r2, [r3, #0]
 800cf6c:	605a      	str	r2, [r3, #4]
 800cf6e:	609a      	str	r2, [r3, #8]
 800cf70:	60da      	str	r2, [r3, #12]
 800cf72:	611a      	str	r2, [r3, #16]
 800cf74:	615a      	str	r2, [r3, #20]
 800cf76:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800cf78:	4b32      	ldr	r3, [pc, #200]	; (800d044 <MX_TIM2_Init+0xfc>)
 800cf7a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800cf7e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800cf80:	4b30      	ldr	r3, [pc, #192]	; (800d044 <MX_TIM2_Init+0xfc>)
 800cf82:	2200      	movs	r2, #0
 800cf84:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800cf86:	4b2f      	ldr	r3, [pc, #188]	; (800d044 <MX_TIM2_Init+0xfc>)
 800cf88:	2200      	movs	r2, #0
 800cf8a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 800cf8c:	4b2d      	ldr	r3, [pc, #180]	; (800d044 <MX_TIM2_Init+0xfc>)
 800cf8e:	f240 32e7 	movw	r2, #999	; 0x3e7
 800cf92:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800cf94:	4b2b      	ldr	r3, [pc, #172]	; (800d044 <MX_TIM2_Init+0xfc>)
 800cf96:	2200      	movs	r2, #0
 800cf98:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800cf9a:	4b2a      	ldr	r3, [pc, #168]	; (800d044 <MX_TIM2_Init+0xfc>)
 800cf9c:	2200      	movs	r2, #0
 800cf9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800cfa0:	4828      	ldr	r0, [pc, #160]	; (800d044 <MX_TIM2_Init+0xfc>)
 800cfa2:	f7f6 fb27 	bl	80035f4 <HAL_TIM_Base_Init>
 800cfa6:	4603      	mov	r3, r0
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d001      	beq.n	800cfb0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800cfac:	f000 faf5 	bl	800d59a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800cfb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cfb4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800cfb6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800cfba:	4619      	mov	r1, r3
 800cfbc:	4821      	ldr	r0, [pc, #132]	; (800d044 <MX_TIM2_Init+0xfc>)
 800cfbe:	f7f6 fecb 	bl	8003d58 <HAL_TIM_ConfigClockSource>
 800cfc2:	4603      	mov	r3, r0
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d001      	beq.n	800cfcc <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800cfc8:	f000 fae7 	bl	800d59a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800cfcc:	481d      	ldr	r0, [pc, #116]	; (800d044 <MX_TIM2_Init+0xfc>)
 800cfce:	f7f6 fb60 	bl	8003692 <HAL_TIM_PWM_Init>
 800cfd2:	4603      	mov	r3, r0
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d001      	beq.n	800cfdc <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800cfd8:	f000 fadf 	bl	800d59a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800cfdc:	2300      	movs	r3, #0
 800cfde:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800cfe0:	2300      	movs	r3, #0
 800cfe2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800cfe4:	f107 0320 	add.w	r3, r7, #32
 800cfe8:	4619      	mov	r1, r3
 800cfea:	4816      	ldr	r0, [pc, #88]	; (800d044 <MX_TIM2_Init+0xfc>)
 800cfec:	f7f7 faa3 	bl	8004536 <HAL_TIMEx_MasterConfigSynchronization>
 800cff0:	4603      	mov	r3, r0
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d001      	beq.n	800cffa <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800cff6:	f000 fad0 	bl	800d59a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800cffa:	2360      	movs	r3, #96	; 0x60
 800cffc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800cffe:	2300      	movs	r3, #0
 800d000:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800d002:	2300      	movs	r3, #0
 800d004:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800d006:	2300      	movs	r3, #0
 800d008:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800d00a:	1d3b      	adds	r3, r7, #4
 800d00c:	2200      	movs	r2, #0
 800d00e:	4619      	mov	r1, r3
 800d010:	480c      	ldr	r0, [pc, #48]	; (800d044 <MX_TIM2_Init+0xfc>)
 800d012:	f7f6 fddb 	bl	8003bcc <HAL_TIM_PWM_ConfigChannel>
 800d016:	4603      	mov	r3, r0
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d001      	beq.n	800d020 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800d01c:	f000 fabd 	bl	800d59a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800d020:	1d3b      	adds	r3, r7, #4
 800d022:	220c      	movs	r2, #12
 800d024:	4619      	mov	r1, r3
 800d026:	4807      	ldr	r0, [pc, #28]	; (800d044 <MX_TIM2_Init+0xfc>)
 800d028:	f7f6 fdd0 	bl	8003bcc <HAL_TIM_PWM_ConfigChannel>
 800d02c:	4603      	mov	r3, r0
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d001      	beq.n	800d036 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 800d032:	f000 fab2 	bl	800d59a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800d036:	4803      	ldr	r0, [pc, #12]	; (800d044 <MX_TIM2_Init+0xfc>)
 800d038:	f003 fe6a 	bl	8010d10 <HAL_TIM_MspPostInit>

}
 800d03c:	bf00      	nop
 800d03e:	3738      	adds	r7, #56	; 0x38
 800d040:	46bd      	mov	sp, r7
 800d042:	bd80      	pop	{r7, pc}
 800d044:	20000c14 	.word	0x20000c14

0800d048 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800d048:	b580      	push	{r7, lr}
 800d04a:	b08e      	sub	sp, #56	; 0x38
 800d04c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800d04e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800d052:	2200      	movs	r2, #0
 800d054:	601a      	str	r2, [r3, #0]
 800d056:	605a      	str	r2, [r3, #4]
 800d058:	609a      	str	r2, [r3, #8]
 800d05a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d05c:	f107 0320 	add.w	r3, r7, #32
 800d060:	2200      	movs	r2, #0
 800d062:	601a      	str	r2, [r3, #0]
 800d064:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800d066:	1d3b      	adds	r3, r7, #4
 800d068:	2200      	movs	r2, #0
 800d06a:	601a      	str	r2, [r3, #0]
 800d06c:	605a      	str	r2, [r3, #4]
 800d06e:	609a      	str	r2, [r3, #8]
 800d070:	60da      	str	r2, [r3, #12]
 800d072:	611a      	str	r2, [r3, #16]
 800d074:	615a      	str	r2, [r3, #20]
 800d076:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800d078:	4b2c      	ldr	r3, [pc, #176]	; (800d12c <MX_TIM3_Init+0xe4>)
 800d07a:	4a2d      	ldr	r2, [pc, #180]	; (800d130 <MX_TIM3_Init+0xe8>)
 800d07c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64-1;
 800d07e:	4b2b      	ldr	r3, [pc, #172]	; (800d12c <MX_TIM3_Init+0xe4>)
 800d080:	223f      	movs	r2, #63	; 0x3f
 800d082:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d084:	4b29      	ldr	r3, [pc, #164]	; (800d12c <MX_TIM3_Init+0xe4>)
 800d086:	2200      	movs	r2, #0
 800d088:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 800d08a:	4b28      	ldr	r3, [pc, #160]	; (800d12c <MX_TIM3_Init+0xe4>)
 800d08c:	2200      	movs	r2, #0
 800d08e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d090:	4b26      	ldr	r3, [pc, #152]	; (800d12c <MX_TIM3_Init+0xe4>)
 800d092:	2200      	movs	r2, #0
 800d094:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d096:	4b25      	ldr	r3, [pc, #148]	; (800d12c <MX_TIM3_Init+0xe4>)
 800d098:	2200      	movs	r2, #0
 800d09a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800d09c:	4823      	ldr	r0, [pc, #140]	; (800d12c <MX_TIM3_Init+0xe4>)
 800d09e:	f7f6 faa9 	bl	80035f4 <HAL_TIM_Base_Init>
 800d0a2:	4603      	mov	r3, r0
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d001      	beq.n	800d0ac <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 800d0a8:	f000 fa77 	bl	800d59a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800d0ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d0b0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800d0b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800d0b6:	4619      	mov	r1, r3
 800d0b8:	481c      	ldr	r0, [pc, #112]	; (800d12c <MX_TIM3_Init+0xe4>)
 800d0ba:	f7f6 fe4d 	bl	8003d58 <HAL_TIM_ConfigClockSource>
 800d0be:	4603      	mov	r3, r0
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d001      	beq.n	800d0c8 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 800d0c4:	f000 fa69 	bl	800d59a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800d0c8:	4818      	ldr	r0, [pc, #96]	; (800d12c <MX_TIM3_Init+0xe4>)
 800d0ca:	f7f6 fae2 	bl	8003692 <HAL_TIM_PWM_Init>
 800d0ce:	4603      	mov	r3, r0
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d001      	beq.n	800d0d8 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 800d0d4:	f000 fa61 	bl	800d59a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d0d8:	2300      	movs	r3, #0
 800d0da:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d0dc:	2300      	movs	r3, #0
 800d0de:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800d0e0:	f107 0320 	add.w	r3, r7, #32
 800d0e4:	4619      	mov	r1, r3
 800d0e6:	4811      	ldr	r0, [pc, #68]	; (800d12c <MX_TIM3_Init+0xe4>)
 800d0e8:	f7f7 fa25 	bl	8004536 <HAL_TIMEx_MasterConfigSynchronization>
 800d0ec:	4603      	mov	r3, r0
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d001      	beq.n	800d0f6 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 800d0f2:	f000 fa52 	bl	800d59a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800d0f6:	2360      	movs	r3, #96	; 0x60
 800d0f8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800d0fa:	2300      	movs	r3, #0
 800d0fc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800d0fe:	2300      	movs	r3, #0
 800d100:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800d102:	2300      	movs	r3, #0
 800d104:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800d106:	1d3b      	adds	r3, r7, #4
 800d108:	2204      	movs	r2, #4
 800d10a:	4619      	mov	r1, r3
 800d10c:	4807      	ldr	r0, [pc, #28]	; (800d12c <MX_TIM3_Init+0xe4>)
 800d10e:	f7f6 fd5d 	bl	8003bcc <HAL_TIM_PWM_ConfigChannel>
 800d112:	4603      	mov	r3, r0
 800d114:	2b00      	cmp	r3, #0
 800d116:	d001      	beq.n	800d11c <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 800d118:	f000 fa3f 	bl	800d59a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800d11c:	4803      	ldr	r0, [pc, #12]	; (800d12c <MX_TIM3_Init+0xe4>)
 800d11e:	f003 fdf7 	bl	8010d10 <HAL_TIM_MspPostInit>

}
 800d122:	bf00      	nop
 800d124:	3738      	adds	r7, #56	; 0x38
 800d126:	46bd      	mov	sp, r7
 800d128:	bd80      	pop	{r7, pc}
 800d12a:	bf00      	nop
 800d12c:	20000aa4 	.word	0x20000aa4
 800d130:	40000400 	.word	0x40000400

0800d134 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800d134:	b580      	push	{r7, lr}
 800d136:	b08c      	sub	sp, #48	; 0x30
 800d138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800d13a:	f107 030c 	add.w	r3, r7, #12
 800d13e:	2224      	movs	r2, #36	; 0x24
 800d140:	2100      	movs	r1, #0
 800d142:	4618      	mov	r0, r3
 800d144:	f004 f806 	bl	8011154 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d148:	1d3b      	adds	r3, r7, #4
 800d14a:	2200      	movs	r2, #0
 800d14c:	601a      	str	r2, [r3, #0]
 800d14e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800d150:	4b20      	ldr	r3, [pc, #128]	; (800d1d4 <MX_TIM4_Init+0xa0>)
 800d152:	4a21      	ldr	r2, [pc, #132]	; (800d1d8 <MX_TIM4_Init+0xa4>)
 800d154:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800d156:	4b1f      	ldr	r3, [pc, #124]	; (800d1d4 <MX_TIM4_Init+0xa0>)
 800d158:	2200      	movs	r2, #0
 800d15a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d15c:	4b1d      	ldr	r3, [pc, #116]	; (800d1d4 <MX_TIM4_Init+0xa0>)
 800d15e:	2200      	movs	r2, #0
 800d160:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800d162:	4b1c      	ldr	r3, [pc, #112]	; (800d1d4 <MX_TIM4_Init+0xa0>)
 800d164:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d168:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d16a:	4b1a      	ldr	r3, [pc, #104]	; (800d1d4 <MX_TIM4_Init+0xa0>)
 800d16c:	2200      	movs	r2, #0
 800d16e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d170:	4b18      	ldr	r3, [pc, #96]	; (800d1d4 <MX_TIM4_Init+0xa0>)
 800d172:	2200      	movs	r2, #0
 800d174:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800d176:	2303      	movs	r3, #3
 800d178:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800d17a:	2300      	movs	r3, #0
 800d17c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800d17e:	2301      	movs	r3, #1
 800d180:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800d182:	2300      	movs	r3, #0
 800d184:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800d186:	2300      	movs	r3, #0
 800d188:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800d18a:	2300      	movs	r3, #0
 800d18c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800d18e:	2301      	movs	r3, #1
 800d190:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800d192:	2300      	movs	r3, #0
 800d194:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800d196:	2300      	movs	r3, #0
 800d198:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800d19a:	f107 030c 	add.w	r3, r7, #12
 800d19e:	4619      	mov	r1, r3
 800d1a0:	480c      	ldr	r0, [pc, #48]	; (800d1d4 <MX_TIM4_Init+0xa0>)
 800d1a2:	f7f6 fb41 	bl	8003828 <HAL_TIM_Encoder_Init>
 800d1a6:	4603      	mov	r3, r0
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d001      	beq.n	800d1b0 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800d1ac:	f000 f9f5 	bl	800d59a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d1b0:	2300      	movs	r3, #0
 800d1b2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d1b4:	2300      	movs	r3, #0
 800d1b6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800d1b8:	1d3b      	adds	r3, r7, #4
 800d1ba:	4619      	mov	r1, r3
 800d1bc:	4805      	ldr	r0, [pc, #20]	; (800d1d4 <MX_TIM4_Init+0xa0>)
 800d1be:	f7f7 f9ba 	bl	8004536 <HAL_TIMEx_MasterConfigSynchronization>
 800d1c2:	4603      	mov	r3, r0
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d001      	beq.n	800d1cc <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800d1c8:	f000 f9e7 	bl	800d59a <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800d1cc:	bf00      	nop
 800d1ce:	3730      	adds	r7, #48	; 0x30
 800d1d0:	46bd      	mov	sp, r7
 800d1d2:	bd80      	pop	{r7, pc}
 800d1d4:	2000030c 	.word	0x2000030c
 800d1d8:	40000800 	.word	0x40000800

0800d1dc <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800d1dc:	b580      	push	{r7, lr}
 800d1de:	b082      	sub	sp, #8
 800d1e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d1e2:	463b      	mov	r3, r7
 800d1e4:	2200      	movs	r2, #0
 800d1e6:	601a      	str	r2, [r3, #0]
 800d1e8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800d1ea:	4b15      	ldr	r3, [pc, #84]	; (800d240 <MX_TIM6_Init+0x64>)
 800d1ec:	4a15      	ldr	r2, [pc, #84]	; (800d244 <MX_TIM6_Init+0x68>)
 800d1ee:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 800d1f0:	4b13      	ldr	r3, [pc, #76]	; (800d240 <MX_TIM6_Init+0x64>)
 800d1f2:	2253      	movs	r2, #83	; 0x53
 800d1f4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d1f6:	4b12      	ldr	r3, [pc, #72]	; (800d240 <MX_TIM6_Init+0x64>)
 800d1f8:	2200      	movs	r2, #0
 800d1fa:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 800d1fc:	4b10      	ldr	r3, [pc, #64]	; (800d240 <MX_TIM6_Init+0x64>)
 800d1fe:	f240 32e7 	movw	r2, #999	; 0x3e7
 800d202:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d204:	4b0e      	ldr	r3, [pc, #56]	; (800d240 <MX_TIM6_Init+0x64>)
 800d206:	2200      	movs	r2, #0
 800d208:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800d20a:	480d      	ldr	r0, [pc, #52]	; (800d240 <MX_TIM6_Init+0x64>)
 800d20c:	f7f6 f9f2 	bl	80035f4 <HAL_TIM_Base_Init>
 800d210:	4603      	mov	r3, r0
 800d212:	2b00      	cmp	r3, #0
 800d214:	d001      	beq.n	800d21a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800d216:	f000 f9c0 	bl	800d59a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d21a:	2300      	movs	r3, #0
 800d21c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d21e:	2300      	movs	r3, #0
 800d220:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800d222:	463b      	mov	r3, r7
 800d224:	4619      	mov	r1, r3
 800d226:	4806      	ldr	r0, [pc, #24]	; (800d240 <MX_TIM6_Init+0x64>)
 800d228:	f7f7 f985 	bl	8004536 <HAL_TIMEx_MasterConfigSynchronization>
 800d22c:	4603      	mov	r3, r0
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d001      	beq.n	800d236 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800d232:	f000 f9b2 	bl	800d59a <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800d236:	bf00      	nop
 800d238:	3708      	adds	r7, #8
 800d23a:	46bd      	mov	sp, r7
 800d23c:	bd80      	pop	{r7, pc}
 800d23e:	bf00      	nop
 800d240:	20000bb4 	.word	0x20000bb4
 800d244:	40001000 	.word	0x40001000

0800d248 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800d248:	b580      	push	{r7, lr}
 800d24a:	b08c      	sub	sp, #48	; 0x30
 800d24c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800d24e:	f107 030c 	add.w	r3, r7, #12
 800d252:	2224      	movs	r2, #36	; 0x24
 800d254:	2100      	movs	r1, #0
 800d256:	4618      	mov	r0, r3
 800d258:	f003 ff7c 	bl	8011154 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d25c:	1d3b      	adds	r3, r7, #4
 800d25e:	2200      	movs	r2, #0
 800d260:	601a      	str	r2, [r3, #0]
 800d262:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800d264:	4b22      	ldr	r3, [pc, #136]	; (800d2f0 <MX_TIM8_Init+0xa8>)
 800d266:	4a23      	ldr	r2, [pc, #140]	; (800d2f4 <MX_TIM8_Init+0xac>)
 800d268:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800d26a:	4b21      	ldr	r3, [pc, #132]	; (800d2f0 <MX_TIM8_Init+0xa8>)
 800d26c:	2200      	movs	r2, #0
 800d26e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d270:	4b1f      	ldr	r3, [pc, #124]	; (800d2f0 <MX_TIM8_Init+0xa8>)
 800d272:	2200      	movs	r2, #0
 800d274:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800d276:	4b1e      	ldr	r3, [pc, #120]	; (800d2f0 <MX_TIM8_Init+0xa8>)
 800d278:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d27c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d27e:	4b1c      	ldr	r3, [pc, #112]	; (800d2f0 <MX_TIM8_Init+0xa8>)
 800d280:	2200      	movs	r2, #0
 800d282:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800d284:	4b1a      	ldr	r3, [pc, #104]	; (800d2f0 <MX_TIM8_Init+0xa8>)
 800d286:	2200      	movs	r2, #0
 800d288:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d28a:	4b19      	ldr	r3, [pc, #100]	; (800d2f0 <MX_TIM8_Init+0xa8>)
 800d28c:	2200      	movs	r2, #0
 800d28e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800d290:	2303      	movs	r3, #3
 800d292:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800d294:	2300      	movs	r3, #0
 800d296:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800d298:	2301      	movs	r3, #1
 800d29a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800d29c:	2300      	movs	r3, #0
 800d29e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800d2a0:	2300      	movs	r3, #0
 800d2a2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800d2a8:	2301      	movs	r3, #1
 800d2aa:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800d2ac:	2300      	movs	r3, #0
 800d2ae:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 800d2b4:	f107 030c 	add.w	r3, r7, #12
 800d2b8:	4619      	mov	r1, r3
 800d2ba:	480d      	ldr	r0, [pc, #52]	; (800d2f0 <MX_TIM8_Init+0xa8>)
 800d2bc:	f7f6 fab4 	bl	8003828 <HAL_TIM_Encoder_Init>
 800d2c0:	4603      	mov	r3, r0
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d001      	beq.n	800d2ca <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 800d2c6:	f000 f968 	bl	800d59a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d2ca:	2300      	movs	r3, #0
 800d2cc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800d2d2:	1d3b      	adds	r3, r7, #4
 800d2d4:	4619      	mov	r1, r3
 800d2d6:	4806      	ldr	r0, [pc, #24]	; (800d2f0 <MX_TIM8_Init+0xa8>)
 800d2d8:	f7f7 f92d 	bl	8004536 <HAL_TIMEx_MasterConfigSynchronization>
 800d2dc:	4603      	mov	r3, r0
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d001      	beq.n	800d2e6 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 800d2e2:	f000 f95a 	bl	800d59a <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800d2e6:	bf00      	nop
 800d2e8:	3730      	adds	r7, #48	; 0x30
 800d2ea:	46bd      	mov	sp, r7
 800d2ec:	bd80      	pop	{r7, pc}
 800d2ee:	bf00      	nop
 800d2f0:	200002cc 	.word	0x200002cc
 800d2f4:	40010400 	.word	0x40010400

0800d2f8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800d2f8:	b580      	push	{r7, lr}
 800d2fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800d2fc:	4b11      	ldr	r3, [pc, #68]	; (800d344 <MX_USART1_UART_Init+0x4c>)
 800d2fe:	4a12      	ldr	r2, [pc, #72]	; (800d348 <MX_USART1_UART_Init+0x50>)
 800d300:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800d302:	4b10      	ldr	r3, [pc, #64]	; (800d344 <MX_USART1_UART_Init+0x4c>)
 800d304:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800d308:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800d30a:	4b0e      	ldr	r3, [pc, #56]	; (800d344 <MX_USART1_UART_Init+0x4c>)
 800d30c:	2200      	movs	r2, #0
 800d30e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800d310:	4b0c      	ldr	r3, [pc, #48]	; (800d344 <MX_USART1_UART_Init+0x4c>)
 800d312:	2200      	movs	r2, #0
 800d314:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800d316:	4b0b      	ldr	r3, [pc, #44]	; (800d344 <MX_USART1_UART_Init+0x4c>)
 800d318:	2200      	movs	r2, #0
 800d31a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800d31c:	4b09      	ldr	r3, [pc, #36]	; (800d344 <MX_USART1_UART_Init+0x4c>)
 800d31e:	220c      	movs	r2, #12
 800d320:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d322:	4b08      	ldr	r3, [pc, #32]	; (800d344 <MX_USART1_UART_Init+0x4c>)
 800d324:	2200      	movs	r2, #0
 800d326:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800d328:	4b06      	ldr	r3, [pc, #24]	; (800d344 <MX_USART1_UART_Init+0x4c>)
 800d32a:	2200      	movs	r2, #0
 800d32c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800d32e:	4805      	ldr	r0, [pc, #20]	; (800d344 <MX_USART1_UART_Init+0x4c>)
 800d330:	f7f7 f95a 	bl	80045e8 <HAL_UART_Init>
 800d334:	4603      	mov	r3, r0
 800d336:	2b00      	cmp	r3, #0
 800d338:	d001      	beq.n	800d33e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800d33a:	f000 f92e 	bl	800d59a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800d33e:	bf00      	nop
 800d340:	bd80      	pop	{r7, pc}
 800d342:	bf00      	nop
 800d344:	20000b64 	.word	0x20000b64
 800d348:	40011000 	.word	0x40011000

0800d34c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800d34c:	b580      	push	{r7, lr}
 800d34e:	b08a      	sub	sp, #40	; 0x28
 800d350:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d352:	f107 0314 	add.w	r3, r7, #20
 800d356:	2200      	movs	r2, #0
 800d358:	601a      	str	r2, [r3, #0]
 800d35a:	605a      	str	r2, [r3, #4]
 800d35c:	609a      	str	r2, [r3, #8]
 800d35e:	60da      	str	r2, [r3, #12]
 800d360:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800d362:	2300      	movs	r3, #0
 800d364:	613b      	str	r3, [r7, #16]
 800d366:	4b53      	ldr	r3, [pc, #332]	; (800d4b4 <MX_GPIO_Init+0x168>)
 800d368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d36a:	4a52      	ldr	r2, [pc, #328]	; (800d4b4 <MX_GPIO_Init+0x168>)
 800d36c:	f043 0304 	orr.w	r3, r3, #4
 800d370:	6313      	str	r3, [r2, #48]	; 0x30
 800d372:	4b50      	ldr	r3, [pc, #320]	; (800d4b4 <MX_GPIO_Init+0x168>)
 800d374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d376:	f003 0304 	and.w	r3, r3, #4
 800d37a:	613b      	str	r3, [r7, #16]
 800d37c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800d37e:	2300      	movs	r3, #0
 800d380:	60fb      	str	r3, [r7, #12]
 800d382:	4b4c      	ldr	r3, [pc, #304]	; (800d4b4 <MX_GPIO_Init+0x168>)
 800d384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d386:	4a4b      	ldr	r2, [pc, #300]	; (800d4b4 <MX_GPIO_Init+0x168>)
 800d388:	f043 0301 	orr.w	r3, r3, #1
 800d38c:	6313      	str	r3, [r2, #48]	; 0x30
 800d38e:	4b49      	ldr	r3, [pc, #292]	; (800d4b4 <MX_GPIO_Init+0x168>)
 800d390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d392:	f003 0301 	and.w	r3, r3, #1
 800d396:	60fb      	str	r3, [r7, #12]
 800d398:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800d39a:	2300      	movs	r3, #0
 800d39c:	60bb      	str	r3, [r7, #8]
 800d39e:	4b45      	ldr	r3, [pc, #276]	; (800d4b4 <MX_GPIO_Init+0x168>)
 800d3a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3a2:	4a44      	ldr	r2, [pc, #272]	; (800d4b4 <MX_GPIO_Init+0x168>)
 800d3a4:	f043 0302 	orr.w	r3, r3, #2
 800d3a8:	6313      	str	r3, [r2, #48]	; 0x30
 800d3aa:	4b42      	ldr	r3, [pc, #264]	; (800d4b4 <MX_GPIO_Init+0x168>)
 800d3ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3ae:	f003 0302 	and.w	r3, r3, #2
 800d3b2:	60bb      	str	r3, [r7, #8]
 800d3b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800d3b6:	2300      	movs	r3, #0
 800d3b8:	607b      	str	r3, [r7, #4]
 800d3ba:	4b3e      	ldr	r3, [pc, #248]	; (800d4b4 <MX_GPIO_Init+0x168>)
 800d3bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3be:	4a3d      	ldr	r2, [pc, #244]	; (800d4b4 <MX_GPIO_Init+0x168>)
 800d3c0:	f043 0308 	orr.w	r3, r3, #8
 800d3c4:	6313      	str	r3, [r2, #48]	; 0x30
 800d3c6:	4b3b      	ldr	r3, [pc, #236]	; (800d4b4 <MX_GPIO_Init+0x168>)
 800d3c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3ca:	f003 0308 	and.w	r3, r3, #8
 800d3ce:	607b      	str	r3, [r7, #4]
 800d3d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_2 
 800d3d2:	2200      	movs	r2, #0
 800d3d4:	f24e 213c 	movw	r1, #57916	; 0xe23c
 800d3d8:	4837      	ldr	r0, [pc, #220]	; (800d4b8 <MX_GPIO_Init+0x16c>)
 800d3da:	f7f4 ff93 	bl	8002304 <HAL_GPIO_WritePin>
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 800d3de:	2200      	movs	r2, #0
 800d3e0:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
 800d3e4:	4835      	ldr	r0, [pc, #212]	; (800d4bc <MX_GPIO_Init+0x170>)
 800d3e6:	f7f4 ff8d 	bl	8002304 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_13 
 800d3ea:	2200      	movs	r2, #0
 800d3ec:	f242 7103 	movw	r1, #9987	; 0x2703
 800d3f0:	4833      	ldr	r0, [pc, #204]	; (800d4c0 <MX_GPIO_Init+0x174>)
 800d3f2:	f7f4 ff87 	bl	8002304 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800d3f6:	2200      	movs	r2, #0
 800d3f8:	2104      	movs	r1, #4
 800d3fa:	4832      	ldr	r0, [pc, #200]	; (800d4c4 <MX_GPIO_Init+0x178>)
 800d3fc:	f7f4 ff82 	bl	8002304 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC2 
                           PC3 PC4 PC5 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_2 
 800d400:	f24e 233c 	movw	r3, #57916	; 0xe23c
 800d404:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d406:	2301      	movs	r3, #1
 800d408:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d40a:	2300      	movs	r3, #0
 800d40c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d40e:	2300      	movs	r3, #0
 800d410:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d412:	f107 0314 	add.w	r3, r7, #20
 800d416:	4619      	mov	r1, r3
 800d418:	4827      	ldr	r0, [pc, #156]	; (800d4b8 <MX_GPIO_Init+0x16c>)
 800d41a:	f7f4 fdc1 	bl	8001fa0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA6 PA7 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 800d41e:	f44f 73e8 	mov.w	r3, #464	; 0x1d0
 800d422:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d424:	2301      	movs	r3, #1
 800d426:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d428:	2300      	movs	r3, #0
 800d42a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d42c:	2300      	movs	r3, #0
 800d42e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d430:	f107 0314 	add.w	r3, r7, #20
 800d434:	4619      	mov	r1, r3
 800d436:	4821      	ldr	r0, [pc, #132]	; (800d4bc <MX_GPIO_Init+0x170>)
 800d438:	f7f4 fdb2 	bl	8001fa0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB13 
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_13 
 800d43c:	f242 7303 	movw	r3, #9987	; 0x2703
 800d440:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d442:	2301      	movs	r3, #1
 800d444:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d446:	2300      	movs	r3, #0
 800d448:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d44a:	2300      	movs	r3, #0
 800d44c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d44e:	f107 0314 	add.w	r3, r7, #20
 800d452:	4619      	mov	r1, r3
 800d454:	481a      	ldr	r0, [pc, #104]	; (800d4c0 <MX_GPIO_Init+0x174>)
 800d456:	f7f4 fda3 	bl	8001fa0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800d45a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d45e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d460:	2300      	movs	r3, #0
 800d462:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800d464:	2301      	movs	r3, #1
 800d466:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d468:	f107 0314 	add.w	r3, r7, #20
 800d46c:	4619      	mov	r1, r3
 800d46e:	4814      	ldr	r0, [pc, #80]	; (800d4c0 <MX_GPIO_Init+0x174>)
 800d470:	f7f4 fd96 	bl	8001fa0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800d474:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800d478:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d47a:	2300      	movs	r3, #0
 800d47c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d47e:	2300      	movs	r3, #0
 800d480:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d482:	f107 0314 	add.w	r3, r7, #20
 800d486:	4619      	mov	r1, r3
 800d488:	480c      	ldr	r0, [pc, #48]	; (800d4bc <MX_GPIO_Init+0x170>)
 800d48a:	f7f4 fd89 	bl	8001fa0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800d48e:	2304      	movs	r3, #4
 800d490:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d492:	2301      	movs	r3, #1
 800d494:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d496:	2300      	movs	r3, #0
 800d498:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d49a:	2300      	movs	r3, #0
 800d49c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800d49e:	f107 0314 	add.w	r3, r7, #20
 800d4a2:	4619      	mov	r1, r3
 800d4a4:	4807      	ldr	r0, [pc, #28]	; (800d4c4 <MX_GPIO_Init+0x178>)
 800d4a6:	f7f4 fd7b 	bl	8001fa0 <HAL_GPIO_Init>

}
 800d4aa:	bf00      	nop
 800d4ac:	3728      	adds	r7, #40	; 0x28
 800d4ae:	46bd      	mov	sp, r7
 800d4b0:	bd80      	pop	{r7, pc}
 800d4b2:	bf00      	nop
 800d4b4:	40023800 	.word	0x40023800
 800d4b8:	40020800 	.word	0x40020800
 800d4bc:	40020000 	.word	0x40020000
 800d4c0:	40020400 	.word	0x40020400
 800d4c4:	40020c00 	.word	0x40020c00

0800d4c8 <buzzer>:

/* USER CODE BEGIN 4 */
void buzzer(int sound, int length){
 800d4c8:	b580      	push	{r7, lr}
 800d4ca:	b08a      	sub	sp, #40	; 0x28
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	6078      	str	r0, [r7, #4]
 800d4d0:	6039      	str	r1, [r7, #0]
	TIM_OC_InitTypeDef ConfigOC;
	ConfigOC.OCMode = TIM_OCMODE_PWM1;
 800d4d2:	2360      	movs	r3, #96	; 0x60
 800d4d4:	60fb      	str	r3, [r7, #12]
	ConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800d4d6:	2300      	movs	r3, #0
 800d4d8:	617b      	str	r3, [r7, #20]
	ConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800d4da:	2300      	movs	r3, #0
 800d4dc:	61fb      	str	r3, [r7, #28]

	hz = 1000000 / sound;
 800d4de:	4a15      	ldr	r2, [pc, #84]	; (800d534 <buzzer+0x6c>)
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	fb92 f3f3 	sdiv	r3, r2, r3
 800d4e6:	4a14      	ldr	r2, [pc, #80]	; (800d538 <buzzer+0x70>)
 800d4e8:	6013      	str	r3, [r2, #0]
	TIM3 -> ARR = hz;
 800d4ea:	4b13      	ldr	r3, [pc, #76]	; (800d538 <buzzer+0x70>)
 800d4ec:	681a      	ldr	r2, [r3, #0]
 800d4ee:	4b13      	ldr	r3, [pc, #76]	; (800d53c <buzzer+0x74>)
 800d4f0:	62da      	str	r2, [r3, #44]	; 0x2c
    ConfigOC.Pulse = hz / 10;
 800d4f2:	4b11      	ldr	r3, [pc, #68]	; (800d538 <buzzer+0x70>)
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	4a12      	ldr	r2, [pc, #72]	; (800d540 <buzzer+0x78>)
 800d4f8:	fb82 1203 	smull	r1, r2, r2, r3
 800d4fc:	1092      	asrs	r2, r2, #2
 800d4fe:	17db      	asrs	r3, r3, #31
 800d500:	1ad3      	subs	r3, r2, r3
 800d502:	613b      	str	r3, [r7, #16]
    HAL_TIM_PWM_ConfigChannel(&htim3, &ConfigOC, TIM_CHANNEL_2);
 800d504:	f107 030c 	add.w	r3, r7, #12
 800d508:	2204      	movs	r2, #4
 800d50a:	4619      	mov	r1, r3
 800d50c:	480d      	ldr	r0, [pc, #52]	; (800d544 <buzzer+0x7c>)
 800d50e:	f7f6 fb5d 	bl	8003bcc <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800d512:	2104      	movs	r1, #4
 800d514:	480b      	ldr	r0, [pc, #44]	; (800d544 <buzzer+0x7c>)
 800d516:	f7f6 f8f1 	bl	80036fc <HAL_TIM_PWM_Start>

	HAL_Delay(length);
 800d51a:	683b      	ldr	r3, [r7, #0]
 800d51c:	4618      	mov	r0, r3
 800d51e:	f7f3 fd7d 	bl	800101c <HAL_Delay>
    HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 800d522:	2104      	movs	r1, #4
 800d524:	4807      	ldr	r0, [pc, #28]	; (800d544 <buzzer+0x7c>)
 800d526:	f7f6 f927 	bl	8003778 <HAL_TIM_PWM_Stop>
}
 800d52a:	bf00      	nop
 800d52c:	3728      	adds	r7, #40	; 0x28
 800d52e:	46bd      	mov	sp, r7
 800d530:	bd80      	pop	{r7, pc}
 800d532:	bf00      	nop
 800d534:	000f4240 	.word	0x000f4240
 800d538:	200002c4 	.word	0x200002c4
 800d53c:	40000400 	.word	0x40000400
 800d540:	66666667 	.word	0x66666667
 800d544:	20000aa4 	.word	0x20000aa4

0800d548 <get_adc_value>:


int get_adc_value(ADC_HandleTypeDef *hadc, uint32_t channel){
 800d548:	b580      	push	{r7, lr}
 800d54a:	b086      	sub	sp, #24
 800d54c:	af00      	add	r7, sp, #0
 800d54e:	6078      	str	r0, [r7, #4]
 800d550:	6039      	str	r1, [r7, #0]

  ADC_ChannelConfTypeDef sConfig = {0};
 800d552:	f107 0308 	add.w	r3, r7, #8
 800d556:	2200      	movs	r2, #0
 800d558:	601a      	str	r2, [r3, #0]
 800d55a:	605a      	str	r2, [r3, #4]
 800d55c:	609a      	str	r2, [r3, #8]
 800d55e:	60da      	str	r2, [r3, #12]

  sConfig.Channel = channel;
 800d560:	683b      	ldr	r3, [r7, #0]
 800d562:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = 1;
 800d564:	2301      	movs	r3, #1
 800d566:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800d568:	2300      	movs	r3, #0
 800d56a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800d56c:	2300      	movs	r3, #0
 800d56e:	617b      	str	r3, [r7, #20]

  HAL_ADC_ConfigChannel(hadc, &sConfig);
 800d570:	f107 0308 	add.w	r3, r7, #8
 800d574:	4619      	mov	r1, r3
 800d576:	6878      	ldr	r0, [r7, #4]
 800d578:	f7f3 ff0e 	bl	8001398 <HAL_ADC_ConfigChannel>

  HAL_ADC_Start(hadc);                    //
 800d57c:	6878      	ldr	r0, [r7, #4]
 800d57e:	f7f3 fdb3 	bl	80010e8 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(hadc, 100);   //wait for ADC
 800d582:	2164      	movs	r1, #100	; 0x64
 800d584:	6878      	ldr	r0, [r7, #4]
 800d586:	f7f3 fe75 	bl	8001274 <HAL_ADC_PollForConversion>
  return HAL_ADC_GetValue(hadc);          //
 800d58a:	6878      	ldr	r0, [r7, #4]
 800d58c:	f7f3 fef6 	bl	800137c <HAL_ADC_GetValue>
 800d590:	4603      	mov	r3, r0
}
 800d592:	4618      	mov	r0, r3
 800d594:	3718      	adds	r7, #24
 800d596:	46bd      	mov	sp, r7
 800d598:	bd80      	pop	{r7, pc}

0800d59a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800d59a:	b480      	push	{r7}
 800d59c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800d59e:	bf00      	nop
 800d5a0:	46bd      	mov	sp, r7
 800d5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5a6:	4770      	bx	lr

0800d5a8 <search_init>:

#include "global.h"

void search_init(void){
 800d5a8:	b580      	push	{r7, lr}
 800d5aa:	af00      	add	r7, sp, #0

	//----a----
	goal_x = GOAL_X;        		//GOAL_Xglobal.h
 800d5ac:	4b09      	ldr	r3, [pc, #36]	; (800d5d4 <search_init+0x2c>)
 800d5ae:	2209      	movs	r2, #9
 800d5b0:	701a      	strb	r2, [r3, #0]
	goal_y = GOAL_Y;        		//GOAL_Yglobal.h
 800d5b2:	4b09      	ldr	r3, [pc, #36]	; (800d5d8 <search_init+0x30>)
 800d5b4:	2207      	movs	r2, #7
 800d5b6:	701a      	strb	r2, [r3, #0]
	map_Init();						//a
 800d5b8:	f001 f82c 	bl	800e614 <map_Init>
	mouse.x = 0;
 800d5bc:	4b07      	ldr	r3, [pc, #28]	; (800d5dc <search_init+0x34>)
 800d5be:	2200      	movs	r2, #0
 800d5c0:	701a      	strb	r2, [r3, #0]
	mouse.y = 0;					//a
 800d5c2:	4b06      	ldr	r3, [pc, #24]	; (800d5dc <search_init+0x34>)
 800d5c4:	2200      	movs	r2, #0
 800d5c6:	705a      	strb	r2, [r3, #1]
	mouse.dir = 0;					//a
 800d5c8:	4b04      	ldr	r3, [pc, #16]	; (800d5dc <search_init+0x34>)
 800d5ca:	2200      	movs	r2, #0
 800d5cc:	709a      	strb	r2, [r3, #2]
}
 800d5ce:	bf00      	nop
 800d5d0:	bd80      	pop	{r7, pc}
 800d5d2:	bf00      	nop
 800d5d4:	20000bb0 	.word	0x20000bb0
 800d5d8:	20000b4c 	.word	0x20000b4c
 800d5dc:	20000c0c 	.word	0x20000c0c

0800d5e0 <searchA>:
//searchA
//a1goal
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void searchA(){
 800d5e0:	b580      	push	{r7, lr}
 800d5e2:	af00      	add	r7, sp, #0

	if(MF.FLAG.SCND){
 800d5e4:	4b37      	ldr	r3, [pc, #220]	; (800d6c4 <searchA+0xe4>)
 800d5e6:	881b      	ldrh	r3, [r3, #0]
 800d5e8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800d5ec:	b2db      	uxtb	r3, r3
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d001      	beq.n	800d5f6 <searchA+0x16>
		load_map_from_eeprom();
 800d5f2:	f002 ff37 	bl	8010464 <load_map_from_eeprom>
	}

	//====a====
	get_wall_info();										//a, 
 800d5f6:	f002 ffad 	bl	8010554 <get_wall_info>
	wall_info &= ~0x88;										//a
 800d5fa:	4b33      	ldr	r3, [pc, #204]	; (800d6c8 <searchA+0xe8>)
 800d5fc:	781b      	ldrb	r3, [r3, #0]
 800d5fe:	f003 0377 	and.w	r3, r3, #119	; 0x77
 800d602:	b2da      	uxtb	r2, r3
 800d604:	4b30      	ldr	r3, [pc, #192]	; (800d6c8 <searchA+0xe8>)
 800d606:	701a      	strb	r2, [r3, #0]
	write_map();											//a
 800d608:	f001 f870 	bl	800e6ec <write_map>

	//====a====
	r_cnt = 0;												//a
 800d60c:	4b2f      	ldr	r3, [pc, #188]	; (800d6cc <searchA+0xec>)
 800d60e:	2200      	movs	r2, #0
 800d610:	701a      	strb	r2, [r3, #0]
	make_smap();											//a
 800d612:	f001 fa5f 	bl	800ead4 <make_smap>
	make_route();											//aroute
 800d616:	f001 fe19 	bl	800f24c <make_route>

	//====a====
	do{
		//----a----
		switch(route[r_cnt++]){								//route
 800d61a:	4b2c      	ldr	r3, [pc, #176]	; (800d6cc <searchA+0xec>)
 800d61c:	781b      	ldrb	r3, [r3, #0]
 800d61e:	1c5a      	adds	r2, r3, #1
 800d620:	b2d1      	uxtb	r1, r2
 800d622:	4a2a      	ldr	r2, [pc, #168]	; (800d6cc <searchA+0xec>)
 800d624:	7011      	strb	r1, [r2, #0]
 800d626:	461a      	mov	r2, r3
 800d628:	4b29      	ldr	r3, [pc, #164]	; (800d6d0 <searchA+0xf0>)
 800d62a:	5c9b      	ldrb	r3, [r3, r2]
 800d62c:	2b22      	cmp	r3, #34	; 0x22
 800d62e:	d00b      	beq.n	800d648 <searchA+0x68>
 800d630:	2b22      	cmp	r3, #34	; 0x22
 800d632:	dc02      	bgt.n	800d63a <searchA+0x5a>
 800d634:	2b11      	cmp	r3, #17
 800d636:	d012      	beq.n	800d65e <searchA+0x7e>
 800d638:	e015      	b.n	800d666 <searchA+0x86>
 800d63a:	2b44      	cmp	r3, #68	; 0x44
 800d63c:	d001      	beq.n	800d642 <searchA+0x62>
 800d63e:	2b88      	cmp	r3, #136	; 0x88
			//----a----
			case 0x88:
				break;
 800d640:	e011      	b.n	800d666 <searchA+0x86>
			//----a----
			case 0x44:
				rotate_R90();								//a
 800d642:	f7f8 fd19 	bl	8006078 <rotate_R90>
				break;
 800d646:	e00e      	b.n	800d666 <searchA+0x86>
			//----180----
			case 0x22:
				rotate_180();								//180
 800d648:	f7f8 fece 	bl	80063e8 <rotate_180>
				if(wall_info & 0x88){
 800d64c:	4b1e      	ldr	r3, [pc, #120]	; (800d6c8 <searchA+0xe8>)
 800d64e:	781b      	ldrb	r3, [r3, #0]
 800d650:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800d654:	2b00      	cmp	r3, #0
 800d656:	d005      	beq.n	800d664 <searchA+0x84>
					set_position();
 800d658:	f7f8 f90c 	bl	8005874 <set_position>
				}
				break;
 800d65c:	e002      	b.n	800d664 <searchA+0x84>
			//----a----
			case 0x11:
				rotate_L90();								//a
 800d65e:	f7f8 fde7 	bl	8006230 <rotate_L90>
				break;
 800d662:	e000      	b.n	800d666 <searchA+0x86>
				break;
 800d664:	bf00      	nop
		}

		drive_wait();
 800d666:	2032      	movs	r0, #50	; 0x32
 800d668:	f7f3 fcd8 	bl	800101c <HAL_Delay>
		one_section();										//a
 800d66c:	f7f8 fb42 	bl	8005cf4 <one_section>
		drive_wait();
 800d670:	2032      	movs	r0, #50	; 0x32
 800d672:	f7f3 fcd3 	bl	800101c <HAL_Delay>

		adv_pos();											//a
 800d676:	f000 ff75 	bl	800e564 <adv_pos>
		conf_route();										//a
 800d67a:	f000 ffad 	bl	800e5d8 <conf_route>

	}while((mouse.x != goal_x) || (mouse.y != goal_y));		//agoal
 800d67e:	4b15      	ldr	r3, [pc, #84]	; (800d6d4 <searchA+0xf4>)
 800d680:	781b      	ldrb	r3, [r3, #0]
 800d682:	b2da      	uxtb	r2, r3
 800d684:	4b14      	ldr	r3, [pc, #80]	; (800d6d8 <searchA+0xf8>)
 800d686:	781b      	ldrb	r3, [r3, #0]
 800d688:	429a      	cmp	r2, r3
 800d68a:	d1c6      	bne.n	800d61a <searchA+0x3a>
 800d68c:	4b11      	ldr	r3, [pc, #68]	; (800d6d4 <searchA+0xf4>)
 800d68e:	785b      	ldrb	r3, [r3, #1]
 800d690:	b2da      	uxtb	r2, r3
 800d692:	4b12      	ldr	r3, [pc, #72]	; (800d6dc <searchA+0xfc>)
 800d694:	781b      	ldrb	r3, [r3, #0]
 800d696:	429a      	cmp	r2, r3
 800d698:	d1bf      	bne.n	800d61a <searchA+0x3a>

	printf("goal\n");
 800d69a:	4811      	ldr	r0, [pc, #68]	; (800d6e0 <searchA+0x100>)
 800d69c:	f003 fdd6 	bl	801124c <puts>
	HAL_Delay(500);										//a***2***
 800d6a0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800d6a4:	f7f3 fcba 	bl	800101c <HAL_Delay>
	rotate_180();											//180
 800d6a8:	f7f8 fe9e 	bl	80063e8 <rotate_180>

	if(!MF.FLAG.SCND){
 800d6ac:	4b05      	ldr	r3, [pc, #20]	; (800d6c4 <searchA+0xe4>)
 800d6ae:	881b      	ldrh	r3, [r3, #0]
 800d6b0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800d6b4:	b2db      	uxtb	r3, r3
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d101      	bne.n	800d6be <searchA+0xde>
		store_map_in_eeprom();
 800d6ba:	f002 fe99 	bl	80103f0 <store_map_in_eeprom>
	}
}
 800d6be:	bf00      	nop
 800d6c0:	bd80      	pop	{r7, pc}
 800d6c2:	bf00      	nop
 800d6c4:	20000f68 	.word	0x20000f68
 800d6c8:	200002c8 	.word	0x200002c8
 800d6cc:	200015d0 	.word	0x200015d0
 800d6d0:	20000c54 	.word	0x20000c54
 800d6d4:	20000c0c 	.word	0x20000c0c
 800d6d8:	20000bb0 	.word	0x20000bb0
 800d6dc:	20000b4c 	.word	0x20000b4c
 800d6e0:	0801278c 	.word	0x0801278c

0800d6e4 <searchB>:
//searchB
//agoal
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void searchB(){
 800d6e4:	b580      	push	{r7, lr}
 800d6e6:	af00      	add	r7, sp, #0

	if(MF.FLAG.SCND){
 800d6e8:	4b3c      	ldr	r3, [pc, #240]	; (800d7dc <searchB+0xf8>)
 800d6ea:	881b      	ldrh	r3, [r3, #0]
 800d6ec:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800d6f0:	b2db      	uxtb	r3, r3
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d001      	beq.n	800d6fa <searchB+0x16>
		load_map_from_eeprom();
 800d6f6:	f002 feb5 	bl	8010464 <load_map_from_eeprom>
	}

	//====a====
	get_wall_info();										//a, 
 800d6fa:	f002 ff2b 	bl	8010554 <get_wall_info>
	wall_info &= ~0x88;										//a
 800d6fe:	4b38      	ldr	r3, [pc, #224]	; (800d7e0 <searchB+0xfc>)
 800d700:	781b      	ldrb	r3, [r3, #0]
 800d702:	f003 0377 	and.w	r3, r3, #119	; 0x77
 800d706:	b2da      	uxtb	r2, r3
 800d708:	4b35      	ldr	r3, [pc, #212]	; (800d7e0 <searchB+0xfc>)
 800d70a:	701a      	strb	r2, [r3, #0]
	write_map();											//a
 800d70c:	f000 ffee 	bl	800e6ec <write_map>

	//====a====
	start_sectionA();
 800d710:	f7f8 f8e4 	bl	80058dc <start_sectionA>
	adv_pos();
 800d714:	f000 ff26 	bl	800e564 <adv_pos>

	//====a====
	write_map();											//a
 800d718:	f000 ffe8 	bl	800e6ec <write_map>
	r_cnt = 0;												//a
 800d71c:	4b31      	ldr	r3, [pc, #196]	; (800d7e4 <searchB+0x100>)
 800d71e:	2200      	movs	r2, #0
 800d720:	701a      	strb	r2, [r3, #0]
	make_smap();											//a
 800d722:	f001 f9d7 	bl	800ead4 <make_smap>
	make_route();											//aroute
 800d726:	f001 fd91 	bl	800f24c <make_route>

	//====a====
	do{
		//----a----
		switch(route[r_cnt++]){								//route
 800d72a:	4b2e      	ldr	r3, [pc, #184]	; (800d7e4 <searchB+0x100>)
 800d72c:	781b      	ldrb	r3, [r3, #0]
 800d72e:	1c5a      	adds	r2, r3, #1
 800d730:	b2d1      	uxtb	r1, r2
 800d732:	4a2c      	ldr	r2, [pc, #176]	; (800d7e4 <searchB+0x100>)
 800d734:	7011      	strb	r1, [r2, #0]
 800d736:	461a      	mov	r2, r3
 800d738:	4b2b      	ldr	r3, [pc, #172]	; (800d7e8 <searchB+0x104>)
 800d73a:	5c9b      	ldrb	r3, [r3, r2]
 800d73c:	2b22      	cmp	r3, #34	; 0x22
 800d73e:	d012      	beq.n	800d766 <searchB+0x82>
 800d740:	2b22      	cmp	r3, #34	; 0x22
 800d742:	dc02      	bgt.n	800d74a <searchB+0x66>
 800d744:	2b11      	cmp	r3, #17
 800d746:	d01d      	beq.n	800d784 <searchB+0xa0>
 800d748:	e023      	b.n	800d792 <searchB+0xae>
 800d74a:	2b44      	cmp	r3, #68	; 0x44
 800d74c:	d004      	beq.n	800d758 <searchB+0x74>
 800d74e:	2b88      	cmp	r3, #136	; 0x88
 800d750:	d11f      	bne.n	800d792 <searchB+0xae>
			//----a----
			case 0x88:
				one_sectionU();
 800d752:	f7f8 fc77 	bl	8006044 <one_sectionU>
				break;
 800d756:	e01c      	b.n	800d792 <searchB+0xae>
			//----a----
			case 0x44:
				half_sectionD();
 800d758:	f7f8 f9de 	bl	8005b18 <half_sectionD>
				rotate_R90();
 800d75c:	f7f8 fc8c 	bl	8006078 <rotate_R90>
				half_sectionA();
 800d760:	f7f8 f990 	bl	8005a84 <half_sectionA>
				break;
 800d764:	e015      	b.n	800d792 <searchB+0xae>
			//----180----
			case 0x22:
				half_sectionD();
 800d766:	f7f8 f9d7 	bl	8005b18 <half_sectionD>
				rotate_180();
 800d76a:	f7f8 fe3d 	bl	80063e8 <rotate_180>
				if(wall_info & 0x88){
 800d76e:	4b1c      	ldr	r3, [pc, #112]	; (800d7e0 <searchB+0xfc>)
 800d770:	781b      	ldrb	r3, [r3, #0]
 800d772:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800d776:	2b00      	cmp	r3, #0
 800d778:	d001      	beq.n	800d77e <searchB+0x9a>
					set_position();
 800d77a:	f7f8 f87b 	bl	8005874 <set_position>
				}
				half_sectionA();
 800d77e:	f7f8 f981 	bl	8005a84 <half_sectionA>
				break;
 800d782:	e006      	b.n	800d792 <searchB+0xae>
			//----a----
			case 0x11:
				half_sectionD();
 800d784:	f7f8 f9c8 	bl	8005b18 <half_sectionD>
				rotate_L90();
 800d788:	f7f8 fd52 	bl	8006230 <rotate_L90>
				half_sectionA();
 800d78c:	f7f8 f97a 	bl	8005a84 <half_sectionA>
				break;
 800d790:	bf00      	nop
		}
		adv_pos();
 800d792:	f000 fee7 	bl	800e564 <adv_pos>
		conf_route();
 800d796:	f000 ff1f 	bl	800e5d8 <conf_route>

	}while((mouse.x != goal_x) || (mouse.y != goal_y));
 800d79a:	4b14      	ldr	r3, [pc, #80]	; (800d7ec <searchB+0x108>)
 800d79c:	781b      	ldrb	r3, [r3, #0]
 800d79e:	b2da      	uxtb	r2, r3
 800d7a0:	4b13      	ldr	r3, [pc, #76]	; (800d7f0 <searchB+0x10c>)
 800d7a2:	781b      	ldrb	r3, [r3, #0]
 800d7a4:	429a      	cmp	r2, r3
 800d7a6:	d1c0      	bne.n	800d72a <searchB+0x46>
 800d7a8:	4b10      	ldr	r3, [pc, #64]	; (800d7ec <searchB+0x108>)
 800d7aa:	785b      	ldrb	r3, [r3, #1]
 800d7ac:	b2da      	uxtb	r2, r3
 800d7ae:	4b11      	ldr	r3, [pc, #68]	; (800d7f4 <searchB+0x110>)
 800d7b0:	781b      	ldrb	r3, [r3, #0]
 800d7b2:	429a      	cmp	r2, r3
 800d7b4:	d1b9      	bne.n	800d72a <searchB+0x46>

	half_sectionD();
 800d7b6:	f7f8 f9af 	bl	8005b18 <half_sectionD>

	HAL_Delay(500);
 800d7ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800d7be:	f7f3 fc2d 	bl	800101c <HAL_Delay>
	rotate_180();											//180
 800d7c2:	f7f8 fe11 	bl	80063e8 <rotate_180>

	if(!MF.FLAG.SCND){
 800d7c6:	4b05      	ldr	r3, [pc, #20]	; (800d7dc <searchB+0xf8>)
 800d7c8:	881b      	ldrh	r3, [r3, #0]
 800d7ca:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800d7ce:	b2db      	uxtb	r3, r3
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d101      	bne.n	800d7d8 <searchB+0xf4>
		store_map_in_eeprom();
 800d7d4:	f002 fe0c 	bl	80103f0 <store_map_in_eeprom>
	}
}
 800d7d8:	bf00      	nop
 800d7da:	bd80      	pop	{r7, pc}
 800d7dc:	20000f68 	.word	0x20000f68
 800d7e0:	200002c8 	.word	0x200002c8
 800d7e4:	200015d0 	.word	0x200015d0
 800d7e8:	20000c54 	.word	0x20000c54
 800d7ec:	20000c0c 	.word	0x20000c0c
 800d7f0:	20000bb0 	.word	0x20000bb0
 800d7f4:	20000b4c 	.word	0x20000b4c

0800d7f8 <searchC>:
//searchC
//agoal
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void searchC(){
 800d7f8:	b590      	push	{r4, r7, lr}
 800d7fa:	b083      	sub	sp, #12
 800d7fc:	af00      	add	r7, sp, #0

	if(MF.FLAG.SCND){
 800d7fe:	4bad      	ldr	r3, [pc, #692]	; (800dab4 <searchC+0x2bc>)
 800d800:	881b      	ldrh	r3, [r3, #0]
 800d802:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800d806:	b2db      	uxtb	r3, r3
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d001      	beq.n	800d810 <searchC+0x18>
		load_map_from_eeprom();
 800d80c:	f002 fe2a 	bl	8010464 <load_map_from_eeprom>
	}
	//====a====
	if(!MF.FLAG.SCND)get_wall_info();										//a, 
 800d810:	4ba8      	ldr	r3, [pc, #672]	; (800dab4 <searchC+0x2bc>)
 800d812:	881b      	ldrh	r3, [r3, #0]
 800d814:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800d818:	b2db      	uxtb	r3, r3
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d101      	bne.n	800d822 <searchC+0x2a>
 800d81e:	f002 fe99 	bl	8010554 <get_wall_info>
	if(!MF.FLAG.SCND)wall_info &= ~0x88;									//a
 800d822:	4ba4      	ldr	r3, [pc, #656]	; (800dab4 <searchC+0x2bc>)
 800d824:	881b      	ldrh	r3, [r3, #0]
 800d826:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800d82a:	b2db      	uxtb	r3, r3
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d106      	bne.n	800d83e <searchC+0x46>
 800d830:	4ba1      	ldr	r3, [pc, #644]	; (800dab8 <searchC+0x2c0>)
 800d832:	781b      	ldrb	r3, [r3, #0]
 800d834:	f003 0377 	and.w	r3, r3, #119	; 0x77
 800d838:	b2da      	uxtb	r2, r3
 800d83a:	4b9f      	ldr	r3, [pc, #636]	; (800dab8 <searchC+0x2c0>)
 800d83c:	701a      	strb	r2, [r3, #0]
	if(!MF.FLAG.SCND)write_map();											//a
 800d83e:	4b9d      	ldr	r3, [pc, #628]	; (800dab4 <searchC+0x2bc>)
 800d840:	881b      	ldrh	r3, [r3, #0]
 800d842:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800d846:	b2db      	uxtb	r3, r3
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d101      	bne.n	800d850 <searchC+0x58>
 800d84c:	f000 ff4e 	bl	800e6ec <write_map>

	if(MF2.FLAG.GOAL){
 800d850:	4b9a      	ldr	r3, [pc, #616]	; (800dabc <searchC+0x2c4>)
 800d852:	881b      	ldrh	r3, [r3, #0]
 800d854:	f3c3 2300 	ubfx	r3, r3, #8, #1
 800d858:	b2db      	uxtb	r3, r3
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d00e      	beq.n	800d87c <searchC+0x84>
//		HAL_Delay(500);
		rotate_180();											//180
 800d85e:	f7f8 fdc3 	bl	80063e8 <rotate_180>
		driveC2(SETPOS_BACK);         							//a
 800d862:	2064      	movs	r0, #100	; 0x64
 800d864:	f7f7 fdb8 	bl	80053d8 <driveC2>
		degree_z = target_degree_z;
 800d868:	4b95      	ldr	r3, [pc, #596]	; (800dac0 <searchC+0x2c8>)
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	4a95      	ldr	r2, [pc, #596]	; (800dac4 <searchC+0x2cc>)
 800d86e:	6013      	str	r3, [r2, #0]
		start_mode = 0;
 800d870:	4b95      	ldr	r3, [pc, #596]	; (800dac8 <searchC+0x2d0>)
 800d872:	2200      	movs	r2, #0
 800d874:	701a      	strb	r2, [r3, #0]
		goal_mode = 1;
 800d876:	4b95      	ldr	r3, [pc, #596]	; (800dacc <searchC+0x2d4>)
 800d878:	2201      	movs	r2, #1
 800d87a:	701a      	strb	r2, [r3, #0]
	if(!MF.FLAG.SCND || !MF2.FLAG.GOAL)wall_info &= ~0x88;					//a
	if(!MF.FLAG.SCND || !MF2.FLAG.GOAL)write_map();							//a
*/

	//====a====
	start_sectionA();
 800d87c:	f7f8 f82e 	bl	80058dc <start_sectionA>
	adv_pos();
 800d880:	f000 fe70 	bl	800e564 <adv_pos>

	//====a====
	if(!MF.FLAG.SCND)write_map();											//a
 800d884:	4b8b      	ldr	r3, [pc, #556]	; (800dab4 <searchC+0x2bc>)
 800d886:	881b      	ldrh	r3, [r3, #0]
 800d888:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800d88c:	b2db      	uxtb	r3, r3
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d101      	bne.n	800d896 <searchC+0x9e>
 800d892:	f000 ff2b 	bl	800e6ec <write_map>
	r_cnt = 0;																//a
 800d896:	4b8e      	ldr	r3, [pc, #568]	; (800dad0 <searchC+0x2d8>)
 800d898:	2200      	movs	r2, #0
 800d89a:	701a      	strb	r2, [r3, #0]
	make_smap();															//a
 800d89c:	f001 f91a 	bl	800ead4 <make_smap>
	make_route();															//aroute
 800d8a0:	f001 fcd4 	bl	800f24c <make_route>
	uint8_t x, y;															//XY

	//====a====
	do{
		//----a----
		switch(route[r_cnt++]){												//route
 800d8a4:	4b8a      	ldr	r3, [pc, #552]	; (800dad0 <searchC+0x2d8>)
 800d8a6:	781b      	ldrb	r3, [r3, #0]
 800d8a8:	1c5a      	adds	r2, r3, #1
 800d8aa:	b2d1      	uxtb	r1, r2
 800d8ac:	4a88      	ldr	r2, [pc, #544]	; (800dad0 <searchC+0x2d8>)
 800d8ae:	7011      	strb	r1, [r2, #0]
 800d8b0:	461a      	mov	r2, r3
 800d8b2:	4b88      	ldr	r3, [pc, #544]	; (800dad4 <searchC+0x2dc>)
 800d8b4:	5c9b      	ldrb	r3, [r3, r2]
 800d8b6:	2b22      	cmp	r3, #34	; 0x22
 800d8b8:	d07f      	beq.n	800d9ba <searchC+0x1c2>
 800d8ba:	2b22      	cmp	r3, #34	; 0x22
 800d8bc:	dc03      	bgt.n	800d8c6 <searchC+0xce>
 800d8be:	2b11      	cmp	r3, #17
 800d8c0:	f000 808b 	beq.w	800d9da <searchC+0x1e2>
 800d8c4:	e08c      	b.n	800d9e0 <searchC+0x1e8>
 800d8c6:	2b44      	cmp	r3, #68	; 0x44
 800d8c8:	d074      	beq.n	800d9b4 <searchC+0x1bc>
 800d8ca:	2b88      	cmp	r3, #136	; 0x88
 800d8cc:	f040 8088 	bne.w	800d9e0 <searchC+0x1e8>
			//----a----
			case 0x88:
				if(route[r_cnt] == 0x88 && MF.FLAG.ACCL2){
 800d8d0:	4b7f      	ldr	r3, [pc, #508]	; (800dad0 <searchC+0x2d8>)
 800d8d2:	781b      	ldrb	r3, [r3, #0]
 800d8d4:	461a      	mov	r2, r3
 800d8d6:	4b7f      	ldr	r3, [pc, #508]	; (800dad4 <searchC+0x2dc>)
 800d8d8:	5c9b      	ldrb	r3, [r3, r2]
 800d8da:	2b88      	cmp	r3, #136	; 0x88
 800d8dc:	d158      	bne.n	800d990 <searchC+0x198>
 800d8de:	4b75      	ldr	r3, [pc, #468]	; (800dab4 <searchC+0x2bc>)
 800d8e0:	881b      	ldrh	r3, [r3, #0]
 800d8e2:	f3c3 2340 	ubfx	r3, r3, #9, #1
 800d8e6:	b2db      	uxtb	r3, r3
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d051      	beq.n	800d990 <searchC+0x198>
					x = mouse.x;
 800d8ec:	4b7a      	ldr	r3, [pc, #488]	; (800dad8 <searchC+0x2e0>)
 800d8ee:	781b      	ldrb	r3, [r3, #0]
 800d8f0:	70fb      	strb	r3, [r7, #3]
					y = mouse.y;
 800d8f2:	4b79      	ldr	r3, [pc, #484]	; (800dad8 <searchC+0x2e0>)
 800d8f4:	785b      	ldrb	r3, [r3, #1]
 800d8f6:	70bb      	strb	r3, [r7, #2]
					adv_pos();
 800d8f8:	f000 fe34 	bl	800e564 <adv_pos>
					if((map[mouse.y][mouse.x] & 0x0f) == (map[mouse.y][mouse.x]>>4)){
 800d8fc:	4b76      	ldr	r3, [pc, #472]	; (800dad8 <searchC+0x2e0>)
 800d8fe:	785b      	ldrb	r3, [r3, #1]
 800d900:	b2db      	uxtb	r3, r3
 800d902:	4618      	mov	r0, r3
 800d904:	4b74      	ldr	r3, [pc, #464]	; (800dad8 <searchC+0x2e0>)
 800d906:	781b      	ldrb	r3, [r3, #0]
 800d908:	b2db      	uxtb	r3, r3
 800d90a:	4619      	mov	r1, r3
 800d90c:	4a73      	ldr	r2, [pc, #460]	; (800dadc <searchC+0x2e4>)
 800d90e:	0103      	lsls	r3, r0, #4
 800d910:	4413      	add	r3, r2
 800d912:	440b      	add	r3, r1
 800d914:	781b      	ldrb	r3, [r3, #0]
 800d916:	f003 030f 	and.w	r3, r3, #15
 800d91a:	4a6f      	ldr	r2, [pc, #444]	; (800dad8 <searchC+0x2e0>)
 800d91c:	7852      	ldrb	r2, [r2, #1]
 800d91e:	b2d2      	uxtb	r2, r2
 800d920:	4614      	mov	r4, r2
 800d922:	4a6d      	ldr	r2, [pc, #436]	; (800dad8 <searchC+0x2e0>)
 800d924:	7812      	ldrb	r2, [r2, #0]
 800d926:	b2d2      	uxtb	r2, r2
 800d928:	4610      	mov	r0, r2
 800d92a:	496c      	ldr	r1, [pc, #432]	; (800dadc <searchC+0x2e4>)
 800d92c:	0122      	lsls	r2, r4, #4
 800d92e:	440a      	add	r2, r1
 800d930:	4402      	add	r2, r0
 800d932:	7812      	ldrb	r2, [r2, #0]
 800d934:	0912      	lsrs	r2, r2, #4
 800d936:	b2d2      	uxtb	r2, r2
 800d938:	4293      	cmp	r3, r2
 800d93a:	d111      	bne.n	800d960 <searchC+0x168>
						if(!MF2.FLAG.HACCEL){
 800d93c:	4b5f      	ldr	r3, [pc, #380]	; (800dabc <searchC+0x2c4>)
 800d93e:	881b      	ldrh	r3, [r3, #0]
 800d940:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800d944:	b2db      	uxtb	r3, r3
 800d946:	2b00      	cmp	r3, #0
 800d948:	d107      	bne.n	800d95a <searchC+0x162>
							one_sectionA();
 800d94a:	f7f8 f9db 	bl	8005d04 <one_sectionA>
							MF2.FLAG.HACCEL = 1;
 800d94e:	4a5b      	ldr	r2, [pc, #364]	; (800dabc <searchC+0x2c4>)
 800d950:	8813      	ldrh	r3, [r2, #0]
 800d952:	f043 0302 	orr.w	r3, r3, #2
 800d956:	8013      	strh	r3, [r2, #0]
 800d958:	e013      	b.n	800d982 <searchC+0x18a>
						}else{
							one_sectionU();
 800d95a:	f7f8 fb73 	bl	8006044 <one_sectionU>
 800d95e:	e010      	b.n	800d982 <searchC+0x18a>
						}
					}else if(MF2.FLAG.HACCEL){
 800d960:	4b56      	ldr	r3, [pc, #344]	; (800dabc <searchC+0x2c4>)
 800d962:	881b      	ldrh	r3, [r3, #0]
 800d964:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800d968:	b2db      	uxtb	r3, r3
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	d007      	beq.n	800d97e <searchC+0x186>
						one_sectionD();
 800d96e:	f7f8 fa2f 	bl	8005dd0 <one_sectionD>
						MF2.FLAG.HACCEL = 0;
 800d972:	4a52      	ldr	r2, [pc, #328]	; (800dabc <searchC+0x2c4>)
 800d974:	8813      	ldrh	r3, [r2, #0]
 800d976:	f36f 0341 	bfc	r3, #1, #1
 800d97a:	8013      	strh	r3, [r2, #0]
 800d97c:	e001      	b.n	800d982 <searchC+0x18a>
					}else{
						one_sectionU();
 800d97e:	f7f8 fb61 	bl	8006044 <one_sectionU>
					}
					mouse.x = x;
 800d982:	4a55      	ldr	r2, [pc, #340]	; (800dad8 <searchC+0x2e0>)
 800d984:	78fb      	ldrb	r3, [r7, #3]
 800d986:	7013      	strb	r3, [r2, #0]
					mouse.y = y;
 800d988:	4a53      	ldr	r2, [pc, #332]	; (800dad8 <searchC+0x2e0>)
 800d98a:	78bb      	ldrb	r3, [r7, #2]
 800d98c:	7053      	strb	r3, [r2, #1]
					one_sectionD();
					MF2.FLAG.HACCEL = 0;
				}else{
					one_sectionU();
				}
				break;
 800d98e:	e027      	b.n	800d9e0 <searchC+0x1e8>
				}else if(MF2.FLAG.HACCEL){
 800d990:	4b4a      	ldr	r3, [pc, #296]	; (800dabc <searchC+0x2c4>)
 800d992:	881b      	ldrh	r3, [r3, #0]
 800d994:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800d998:	b2db      	uxtb	r3, r3
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d007      	beq.n	800d9ae <searchC+0x1b6>
					one_sectionD();
 800d99e:	f7f8 fa17 	bl	8005dd0 <one_sectionD>
					MF2.FLAG.HACCEL = 0;
 800d9a2:	4a46      	ldr	r2, [pc, #280]	; (800dabc <searchC+0x2c4>)
 800d9a4:	8813      	ldrh	r3, [r2, #0]
 800d9a6:	f36f 0341 	bfc	r3, #1, #1
 800d9aa:	8013      	strh	r3, [r2, #0]
				break;
 800d9ac:	e018      	b.n	800d9e0 <searchC+0x1e8>
					one_sectionU();
 800d9ae:	f7f8 fb49 	bl	8006044 <one_sectionU>
				break;
 800d9b2:	e015      	b.n	800d9e0 <searchC+0x1e8>
			//----a----
			case 0x44:
				slalom_R90();
 800d9b4:	f7f8 fdf0 	bl	8006598 <slalom_R90>
				break;
 800d9b8:	e012      	b.n	800d9e0 <searchC+0x1e8>
			//----180----
			case 0x22:
				half_sectionD();
 800d9ba:	f7f8 f8ad 	bl	8005b18 <half_sectionD>
				rotate_180();
 800d9be:	f7f8 fd13 	bl	80063e8 <rotate_180>
				if(wall_info & 0x88){
 800d9c2:	4b3d      	ldr	r3, [pc, #244]	; (800dab8 <searchC+0x2c0>)
 800d9c4:	781b      	ldrb	r3, [r3, #0]
 800d9c6:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d002      	beq.n	800d9d4 <searchC+0x1dc>
					set_position();
 800d9ce:	f7f7 ff51 	bl	8005874 <set_position>
				}else{
					half_sectionA();
				}
				break;
 800d9d2:	e005      	b.n	800d9e0 <searchC+0x1e8>
					half_sectionA();
 800d9d4:	f7f8 f856 	bl	8005a84 <half_sectionA>
				break;
 800d9d8:	e002      	b.n	800d9e0 <searchC+0x1e8>
			//----a----
			case 0x11:
				slalom_L90();
 800d9da:	f7f8 fec1 	bl	8006760 <slalom_L90>
				break;
 800d9de:	bf00      	nop
		}
		adv_pos();
 800d9e0:	f000 fdc0 	bl	800e564 <adv_pos>
		if(!MF.FLAG.SCND)conf_route();
 800d9e4:	4b33      	ldr	r3, [pc, #204]	; (800dab4 <searchC+0x2bc>)
 800d9e6:	881b      	ldrh	r3, [r3, #0]
 800d9e8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800d9ec:	b2db      	uxtb	r3, r3
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	d101      	bne.n	800d9f6 <searchC+0x1fe>
 800d9f2:	f000 fdf1 	bl	800e5d8 <conf_route>

//	}while((mouse.x != goal_x) || (mouse.y != goal_y));
	}while(smap[mouse.y][mouse.x] != 0);
 800d9f6:	4b38      	ldr	r3, [pc, #224]	; (800dad8 <searchC+0x2e0>)
 800d9f8:	785b      	ldrb	r3, [r3, #1]
 800d9fa:	b2db      	uxtb	r3, r3
 800d9fc:	4618      	mov	r0, r3
 800d9fe:	4b36      	ldr	r3, [pc, #216]	; (800dad8 <searchC+0x2e0>)
 800da00:	781b      	ldrb	r3, [r3, #0]
 800da02:	b2db      	uxtb	r3, r3
 800da04:	4619      	mov	r1, r3
 800da06:	4a36      	ldr	r2, [pc, #216]	; (800dae0 <searchC+0x2e8>)
 800da08:	0103      	lsls	r3, r0, #4
 800da0a:	440b      	add	r3, r1
 800da0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800da10:	2b00      	cmp	r3, #0
 800da12:	f47f af47 	bne.w	800d8a4 <searchC+0xac>

	for(int j=0; j<goal_mode-1; j++){
 800da16:	2300      	movs	r3, #0
 800da18:	607b      	str	r3, [r7, #4]
 800da1a:	e006      	b.n	800da2a <searchC+0x232>
		one_sectionU();
 800da1c:	f7f8 fb12 	bl	8006044 <one_sectionU>
		adv_pos();
 800da20:	f000 fda0 	bl	800e564 <adv_pos>
	for(int j=0; j<goal_mode-1; j++){
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	3301      	adds	r3, #1
 800da28:	607b      	str	r3, [r7, #4]
 800da2a:	4b28      	ldr	r3, [pc, #160]	; (800dacc <searchC+0x2d4>)
 800da2c:	781b      	ldrb	r3, [r3, #0]
 800da2e:	3b01      	subs	r3, #1
 800da30:	687a      	ldr	r2, [r7, #4]
 800da32:	429a      	cmp	r2, r3
 800da34:	dbf2      	blt.n	800da1c <searchC+0x224>
	}
	half_sectionD();
 800da36:	f7f8 f86f 	bl	8005b18 <half_sectionD>

	set_positionF();
 800da3a:	f7f7 ff31 	bl	80058a0 <set_positionF>

	MF2.FLAG.GOAL = (MF2.FLAG.GOAL+1)%2;
 800da3e:	4b1f      	ldr	r3, [pc, #124]	; (800dabc <searchC+0x2c4>)
 800da40:	881b      	ldrh	r3, [r3, #0]
 800da42:	f3c3 2300 	ubfx	r3, r3, #8, #1
 800da46:	b2db      	uxtb	r3, r3
 800da48:	3301      	adds	r3, #1
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	f003 0301 	and.w	r3, r3, #1
 800da50:	bfb8      	it	lt
 800da52:	425b      	neglt	r3, r3
 800da54:	f003 0301 	and.w	r3, r3, #1
 800da58:	b2d9      	uxtb	r1, r3
 800da5a:	4a18      	ldr	r2, [pc, #96]	; (800dabc <searchC+0x2c4>)
 800da5c:	8813      	ldrh	r3, [r2, #0]
 800da5e:	f361 2308 	bfi	r3, r1, #8, #1
 800da62:	8013      	strh	r3, [r2, #0]
	if(!MF2.FLAG.GOAL){
 800da64:	4b15      	ldr	r3, [pc, #84]	; (800dabc <searchC+0x2c4>)
 800da66:	881b      	ldrh	r3, [r3, #0]
 800da68:	f3c3 2300 	ubfx	r3, r3, #8, #1
 800da6c:	b2db      	uxtb	r3, r3
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d112      	bne.n	800da98 <searchC+0x2a0>
		HAL_Delay(500);
 800da72:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800da76:	f7f3 fad1 	bl	800101c <HAL_Delay>
		rotate_180();										//180
 800da7a:	f7f8 fcb5 	bl	80063e8 <rotate_180>
		driveC2(SETPOS_BACK);         						//a
 800da7e:	2064      	movs	r0, #100	; 0x64
 800da80:	f7f7 fcaa 	bl	80053d8 <driveC2>
		degree_z = target_degree_z;
 800da84:	4b0e      	ldr	r3, [pc, #56]	; (800dac0 <searchC+0x2c8>)
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	4a0e      	ldr	r2, [pc, #56]	; (800dac4 <searchC+0x2cc>)
 800da8a:	6013      	str	r3, [r2, #0]
		start_mode = 0;
 800da8c:	4b0e      	ldr	r3, [pc, #56]	; (800dac8 <searchC+0x2d0>)
 800da8e:	2200      	movs	r2, #0
 800da90:	701a      	strb	r2, [r3, #0]
		goal_mode = 1;
 800da92:	4b0e      	ldr	r3, [pc, #56]	; (800dacc <searchC+0x2d4>)
 800da94:	2201      	movs	r2, #1
 800da96:	701a      	strb	r2, [r3, #0]
	}

	if(!MF.FLAG.SCND){
 800da98:	4b06      	ldr	r3, [pc, #24]	; (800dab4 <searchC+0x2bc>)
 800da9a:	881b      	ldrh	r3, [r3, #0]
 800da9c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800daa0:	b2db      	uxtb	r3, r3
 800daa2:	2b00      	cmp	r3, #0
 800daa4:	d101      	bne.n	800daaa <searchC+0x2b2>
		store_map_in_eeprom();
 800daa6:	f002 fca3 	bl	80103f0 <store_map_in_eeprom>
	}
}
 800daaa:	bf00      	nop
 800daac:	370c      	adds	r7, #12
 800daae:	46bd      	mov	sp, r7
 800dab0:	bd90      	pop	{r4, r7, pc}
 800dab2:	bf00      	nop
 800dab4:	20000f68 	.word	0x20000f68
 800dab8:	200002c8 	.word	0x200002c8
 800dabc:	20000f64 	.word	0x20000f64
 800dac0:	20000bf8 	.word	0x20000bf8
 800dac4:	20000b5c 	.word	0x20000b5c
 800dac8:	200015c8 	.word	0x200015c8
 800dacc:	20000bb1 	.word	0x20000bb1
 800dad0:	200015d0 	.word	0x200015d0
 800dad4:	20000c54 	.word	0x20000c54
 800dad8:	20000c0c 	.word	0x20000c0c
 800dadc:	200001ac 	.word	0x200001ac
 800dae0:	20000d60 	.word	0x20000d60

0800dae4 <searchD>:
//searchD
//a+goal
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void searchD(){
 800dae4:	b580      	push	{r7, lr}
 800dae6:	b082      	sub	sp, #8
 800dae8:	af00      	add	r7, sp, #0

	if(MF.FLAG.SCND){
 800daea:	4b86      	ldr	r3, [pc, #536]	; (800dd04 <searchD+0x220>)
 800daec:	881b      	ldrh	r3, [r3, #0]
 800daee:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800daf2:	b2db      	uxtb	r3, r3
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d001      	beq.n	800dafc <searchD+0x18>
		load_map_from_eeprom();
 800daf8:	f002 fcb4 	bl	8010464 <load_map_from_eeprom>
	}

	//====a====
	if(!MF.FLAG.SCND)get_wall_info();										//a, 
 800dafc:	4b81      	ldr	r3, [pc, #516]	; (800dd04 <searchD+0x220>)
 800dafe:	881b      	ldrh	r3, [r3, #0]
 800db00:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800db04:	b2db      	uxtb	r3, r3
 800db06:	2b00      	cmp	r3, #0
 800db08:	d101      	bne.n	800db0e <searchD+0x2a>
 800db0a:	f002 fd23 	bl	8010554 <get_wall_info>
	if(!MF.FLAG.SCND)wall_info &= ~0x88;									//a
 800db0e:	4b7d      	ldr	r3, [pc, #500]	; (800dd04 <searchD+0x220>)
 800db10:	881b      	ldrh	r3, [r3, #0]
 800db12:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800db16:	b2db      	uxtb	r3, r3
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d106      	bne.n	800db2a <searchD+0x46>
 800db1c:	4b7a      	ldr	r3, [pc, #488]	; (800dd08 <searchD+0x224>)
 800db1e:	781b      	ldrb	r3, [r3, #0]
 800db20:	f003 0377 	and.w	r3, r3, #119	; 0x77
 800db24:	b2da      	uxtb	r2, r3
 800db26:	4b78      	ldr	r3, [pc, #480]	; (800dd08 <searchD+0x224>)
 800db28:	701a      	strb	r2, [r3, #0]
	if(!MF.FLAG.SCND)write_map();											//a
 800db2a:	4b76      	ldr	r3, [pc, #472]	; (800dd04 <searchD+0x220>)
 800db2c:	881b      	ldrh	r3, [r3, #0]
 800db2e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800db32:	b2db      	uxtb	r3, r3
 800db34:	2b00      	cmp	r3, #0
 800db36:	d101      	bne.n	800db3c <searchD+0x58>
 800db38:	f000 fdd8 	bl	800e6ec <write_map>

	//====a====
	start_sectionA();
 800db3c:	f7f7 fece 	bl	80058dc <start_sectionA>
	adv_pos();
 800db40:	f000 fd10 	bl	800e564 <adv_pos>

	//====a====
	if(!MF.FLAG.SCND)write_map();											//a
 800db44:	4b6f      	ldr	r3, [pc, #444]	; (800dd04 <searchD+0x220>)
 800db46:	881b      	ldrh	r3, [r3, #0]
 800db48:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800db4c:	b2db      	uxtb	r3, r3
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d101      	bne.n	800db56 <searchD+0x72>
 800db52:	f000 fdcb 	bl	800e6ec <write_map>
	r_cnt = 0;												//a
 800db56:	4b6d      	ldr	r3, [pc, #436]	; (800dd0c <searchD+0x228>)
 800db58:	2200      	movs	r2, #0
 800db5a:	701a      	strb	r2, [r3, #0]
	make_smap();											//a
 800db5c:	f000 ffba 	bl	800ead4 <make_smap>
	make_route();											//aroute
 800db60:	f001 fb74 	bl	800f24c <make_route>

	MF2.FLAG.HACCEL = 0;
 800db64:	4a6a      	ldr	r2, [pc, #424]	; (800dd10 <searchD+0x22c>)
 800db66:	8813      	ldrh	r3, [r2, #0]
 800db68:	f36f 0341 	bfc	r3, #1, #1
 800db6c:	8013      	strh	r3, [r2, #0]

	//====a====
	do{
		//----a----
		switch(route[r_cnt++]){								//route
 800db6e:	4b67      	ldr	r3, [pc, #412]	; (800dd0c <searchD+0x228>)
 800db70:	781b      	ldrb	r3, [r3, #0]
 800db72:	1c5a      	adds	r2, r3, #1
 800db74:	b2d1      	uxtb	r1, r2
 800db76:	4a65      	ldr	r2, [pc, #404]	; (800dd0c <searchD+0x228>)
 800db78:	7011      	strb	r1, [r2, #0]
 800db7a:	461a      	mov	r2, r3
 800db7c:	4b65      	ldr	r3, [pc, #404]	; (800dd14 <searchD+0x230>)
 800db7e:	5c9b      	ldrb	r3, [r3, r2]
 800db80:	2b22      	cmp	r3, #34	; 0x22
 800db82:	d05d      	beq.n	800dc40 <searchD+0x15c>
 800db84:	2b22      	cmp	r3, #34	; 0x22
 800db86:	dc02      	bgt.n	800db8e <searchD+0xaa>
 800db88:	2b11      	cmp	r3, #17
 800db8a:	d069      	beq.n	800dc60 <searchD+0x17c>
 800db8c:	e06b      	b.n	800dc66 <searchD+0x182>
 800db8e:	2b44      	cmp	r3, #68	; 0x44
 800db90:	d053      	beq.n	800dc3a <searchD+0x156>
 800db92:	2b88      	cmp	r3, #136	; 0x88
 800db94:	d167      	bne.n	800dc66 <searchD+0x182>
			//----a----
			case 0x88:
				if(MF.FLAG.SCND && MF.FLAG.ACCL2){
 800db96:	4b5b      	ldr	r3, [pc, #364]	; (800dd04 <searchD+0x220>)
 800db98:	881b      	ldrh	r3, [r3, #0]
 800db9a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800db9e:	b2db      	uxtb	r3, r3
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d046      	beq.n	800dc32 <searchD+0x14e>
 800dba4:	4b57      	ldr	r3, [pc, #348]	; (800dd04 <searchD+0x220>)
 800dba6:	881b      	ldrh	r3, [r3, #0]
 800dba8:	f3c3 2340 	ubfx	r3, r3, #9, #1
 800dbac:	b2db      	uxtb	r3, r3
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d03f      	beq.n	800dc32 <searchD+0x14e>
					if(((route[r_cnt-1] & route[r_cnt]) == 0x88) && (route[r_cnt] != 0xff) && (MF2.FLAG.HACCEL == 0)){
 800dbb2:	4b56      	ldr	r3, [pc, #344]	; (800dd0c <searchD+0x228>)
 800dbb4:	781b      	ldrb	r3, [r3, #0]
 800dbb6:	3b01      	subs	r3, #1
 800dbb8:	4a56      	ldr	r2, [pc, #344]	; (800dd14 <searchD+0x230>)
 800dbba:	5cd2      	ldrb	r2, [r2, r3]
 800dbbc:	4b53      	ldr	r3, [pc, #332]	; (800dd0c <searchD+0x228>)
 800dbbe:	781b      	ldrb	r3, [r3, #0]
 800dbc0:	4619      	mov	r1, r3
 800dbc2:	4b54      	ldr	r3, [pc, #336]	; (800dd14 <searchD+0x230>)
 800dbc4:	5c5b      	ldrb	r3, [r3, r1]
 800dbc6:	4013      	ands	r3, r2
 800dbc8:	b2db      	uxtb	r3, r3
 800dbca:	2b88      	cmp	r3, #136	; 0x88
 800dbcc:	d115      	bne.n	800dbfa <searchD+0x116>
 800dbce:	4b4f      	ldr	r3, [pc, #316]	; (800dd0c <searchD+0x228>)
 800dbd0:	781b      	ldrb	r3, [r3, #0]
 800dbd2:	461a      	mov	r2, r3
 800dbd4:	4b4f      	ldr	r3, [pc, #316]	; (800dd14 <searchD+0x230>)
 800dbd6:	5c9b      	ldrb	r3, [r3, r2]
 800dbd8:	2bff      	cmp	r3, #255	; 0xff
 800dbda:	d00e      	beq.n	800dbfa <searchD+0x116>
 800dbdc:	4b4c      	ldr	r3, [pc, #304]	; (800dd10 <searchD+0x22c>)
 800dbde:	881b      	ldrh	r3, [r3, #0]
 800dbe0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800dbe4:	b2db      	uxtb	r3, r3
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d107      	bne.n	800dbfa <searchD+0x116>
						one_sectionA();
 800dbea:	f7f8 f88b 	bl	8005d04 <one_sectionA>
						MF2.FLAG.HACCEL = 1;
 800dbee:	4a48      	ldr	r2, [pc, #288]	; (800dd10 <searchD+0x22c>)
 800dbf0:	8813      	ldrh	r3, [r2, #0]
 800dbf2:	f043 0302 	orr.w	r3, r3, #2
 800dbf6:	8013      	strh	r3, [r2, #0]
 800dbf8:	e01a      	b.n	800dc30 <searchD+0x14c>
					}
					else if((route[r_cnt] & 0x55) && (MF2.FLAG.HACCEL)){
 800dbfa:	4b44      	ldr	r3, [pc, #272]	; (800dd0c <searchD+0x228>)
 800dbfc:	781b      	ldrb	r3, [r3, #0]
 800dbfe:	461a      	mov	r2, r3
 800dc00:	4b44      	ldr	r3, [pc, #272]	; (800dd14 <searchD+0x230>)
 800dc02:	5c9b      	ldrb	r3, [r3, r2]
 800dc04:	f003 0355 	and.w	r3, r3, #85	; 0x55
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d00e      	beq.n	800dc2a <searchD+0x146>
 800dc0c:	4b40      	ldr	r3, [pc, #256]	; (800dd10 <searchD+0x22c>)
 800dc0e:	881b      	ldrh	r3, [r3, #0]
 800dc10:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800dc14:	b2db      	uxtb	r3, r3
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d007      	beq.n	800dc2a <searchD+0x146>
						one_sectionD();
 800dc1a:	f7f8 f8d9 	bl	8005dd0 <one_sectionD>
						MF2.FLAG.HACCEL = 0;
 800dc1e:	4a3c      	ldr	r2, [pc, #240]	; (800dd10 <searchD+0x22c>)
 800dc20:	8813      	ldrh	r3, [r2, #0]
 800dc22:	f36f 0341 	bfc	r3, #1, #1
 800dc26:	8013      	strh	r3, [r2, #0]
 800dc28:	e002      	b.n	800dc30 <searchD+0x14c>
					}else{
						one_sectionU();
 800dc2a:	f7f8 fa0b 	bl	8006044 <one_sectionU>
					if(((route[r_cnt-1] & route[r_cnt]) == 0x88) && (route[r_cnt] != 0xff) && (MF2.FLAG.HACCEL == 0)){
 800dc2e:	e003      	b.n	800dc38 <searchD+0x154>
 800dc30:	e002      	b.n	800dc38 <searchD+0x154>
					}
				}else{
					one_sectionU();
 800dc32:	f7f8 fa07 	bl	8006044 <one_sectionU>
				}
				break;
 800dc36:	e016      	b.n	800dc66 <searchD+0x182>
 800dc38:	e015      	b.n	800dc66 <searchD+0x182>
			//----a----
			case 0x44:
				slalom_R90();
 800dc3a:	f7f8 fcad 	bl	8006598 <slalom_R90>
				break;
 800dc3e:	e012      	b.n	800dc66 <searchD+0x182>
			//----180----
			case 0x22:
				half_sectionD();
 800dc40:	f7f7 ff6a 	bl	8005b18 <half_sectionD>
				rotate_180();
 800dc44:	f7f8 fbd0 	bl	80063e8 <rotate_180>
				if(wall_info & 0x88){
 800dc48:	4b2f      	ldr	r3, [pc, #188]	; (800dd08 <searchD+0x224>)
 800dc4a:	781b      	ldrb	r3, [r3, #0]
 800dc4c:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d002      	beq.n	800dc5a <searchD+0x176>
					set_position();
 800dc54:	f7f7 fe0e 	bl	8005874 <set_position>
				}else{
					half_sectionA();
				}
				break;
 800dc58:	e005      	b.n	800dc66 <searchD+0x182>
					half_sectionA();
 800dc5a:	f7f7 ff13 	bl	8005a84 <half_sectionA>
				break;
 800dc5e:	e002      	b.n	800dc66 <searchD+0x182>
			//----a----
			case 0x11:
				slalom_L90();
 800dc60:	f7f8 fd7e 	bl	8006760 <slalom_L90>
				break;
 800dc64:	bf00      	nop
		}
		adv_pos();
 800dc66:	f000 fc7d 	bl	800e564 <adv_pos>
		if(!MF.FLAG.SCND)conf_route();
 800dc6a:	4b26      	ldr	r3, [pc, #152]	; (800dd04 <searchD+0x220>)
 800dc6c:	881b      	ldrh	r3, [r3, #0]
 800dc6e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800dc72:	b2db      	uxtb	r3, r3
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d101      	bne.n	800dc7c <searchD+0x198>
 800dc78:	f000 fcae 	bl	800e5d8 <conf_route>

//	}while((mouse.x != goal_x) || (mouse.y != goal_y));
	}while(smap[mouse.y][mouse.x] != 0);
 800dc7c:	4b26      	ldr	r3, [pc, #152]	; (800dd18 <searchD+0x234>)
 800dc7e:	785b      	ldrb	r3, [r3, #1]
 800dc80:	b2db      	uxtb	r3, r3
 800dc82:	4618      	mov	r0, r3
 800dc84:	4b24      	ldr	r3, [pc, #144]	; (800dd18 <searchD+0x234>)
 800dc86:	781b      	ldrb	r3, [r3, #0]
 800dc88:	b2db      	uxtb	r3, r3
 800dc8a:	4619      	mov	r1, r3
 800dc8c:	4a23      	ldr	r2, [pc, #140]	; (800dd1c <searchD+0x238>)
 800dc8e:	0103      	lsls	r3, r0, #4
 800dc90:	440b      	add	r3, r1
 800dc92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	f47f af69 	bne.w	800db6e <searchD+0x8a>

	for(int j=0; j<goal_mode-1; j++){
 800dc9c:	2300      	movs	r3, #0
 800dc9e:	607b      	str	r3, [r7, #4]
 800dca0:	e006      	b.n	800dcb0 <searchD+0x1cc>
		one_sectionU();
 800dca2:	f7f8 f9cf 	bl	8006044 <one_sectionU>
		adv_pos();
 800dca6:	f000 fc5d 	bl	800e564 <adv_pos>
	for(int j=0; j<goal_mode-1; j++){
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	3301      	adds	r3, #1
 800dcae:	607b      	str	r3, [r7, #4]
 800dcb0:	4b1b      	ldr	r3, [pc, #108]	; (800dd20 <searchD+0x23c>)
 800dcb2:	781b      	ldrb	r3, [r3, #0]
 800dcb4:	3b01      	subs	r3, #1
 800dcb6:	687a      	ldr	r2, [r7, #4]
 800dcb8:	429a      	cmp	r2, r3
 800dcba:	dbf2      	blt.n	800dca2 <searchD+0x1be>
	}
	half_sectionD();
 800dcbc:	f7f7 ff2c 	bl	8005b18 <half_sectionD>
	set_positionF();
 800dcc0:	f7f7 fdee 	bl	80058a0 <set_positionF>

	HAL_Delay(500);
 800dcc4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800dcc8:	f7f3 f9a8 	bl	800101c <HAL_Delay>
	rotate_180();											//180
 800dccc:	f7f8 fb8c 	bl	80063e8 <rotate_180>
	driveC2(SETPOS_BACK);         //a
 800dcd0:	2064      	movs	r0, #100	; 0x64
 800dcd2:	f7f7 fb81 	bl	80053d8 <driveC2>
	degree_z = target_degree_z;
 800dcd6:	4b13      	ldr	r3, [pc, #76]	; (800dd24 <searchD+0x240>)
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	4a13      	ldr	r2, [pc, #76]	; (800dd28 <searchD+0x244>)
 800dcdc:	6013      	str	r3, [r2, #0]
	start_mode = 0;
 800dcde:	4b13      	ldr	r3, [pc, #76]	; (800dd2c <searchD+0x248>)
 800dce0:	2200      	movs	r2, #0
 800dce2:	701a      	strb	r2, [r3, #0]
	goal_mode = 1;
 800dce4:	4b0e      	ldr	r3, [pc, #56]	; (800dd20 <searchD+0x23c>)
 800dce6:	2201      	movs	r2, #1
 800dce8:	701a      	strb	r2, [r3, #0]

	if(!MF.FLAG.SCND){
 800dcea:	4b06      	ldr	r3, [pc, #24]	; (800dd04 <searchD+0x220>)
 800dcec:	881b      	ldrh	r3, [r3, #0]
 800dcee:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800dcf2:	b2db      	uxtb	r3, r3
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d101      	bne.n	800dcfc <searchD+0x218>
		store_map_in_eeprom();
 800dcf8:	f002 fb7a 	bl	80103f0 <store_map_in_eeprom>
	}
}
 800dcfc:	bf00      	nop
 800dcfe:	3708      	adds	r7, #8
 800dd00:	46bd      	mov	sp, r7
 800dd02:	bd80      	pop	{r7, pc}
 800dd04:	20000f68 	.word	0x20000f68
 800dd08:	200002c8 	.word	0x200002c8
 800dd0c:	200015d0 	.word	0x200015d0
 800dd10:	20000f64 	.word	0x20000f64
 800dd14:	20000c54 	.word	0x20000c54
 800dd18:	20000c0c 	.word	0x20000c0c
 800dd1c:	20000d60 	.word	0x20000d60
 800dd20:	20000bb1 	.word	0x20000bb1
 800dd24:	20000bf8 	.word	0x20000bf8
 800dd28:	20000b5c 	.word	0x20000b5c
 800dd2c:	200015c8 	.word	0x200015c8

0800dd30 <searchE>:
//searchE
//agoalgoal
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void searchE(){
 800dd30:	b580      	push	{r7, lr}
 800dd32:	b082      	sub	sp, #8
 800dd34:	af00      	add	r7, sp, #0

	int i = 0;
 800dd36:	2300      	movs	r3, #0
 800dd38:	607b      	str	r3, [r7, #4]
	int j = 0;
 800dd3a:	2300      	movs	r3, #0
 800dd3c:	603b      	str	r3, [r7, #0]
	do {
		if(i == 0){
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d111      	bne.n	800dd68 <searchE+0x38>
			//====a====
			half_sectionA();
 800dd44:	f7f7 fe9e 	bl	8005a84 <half_sectionA>
			adv_pos();
 800dd48:	f000 fc0c 	bl	800e564 <adv_pos>
			write_map();														//
 800dd4c:	f000 fcce 	bl	800e6ec <write_map>

			//====a====
			m_step = r_cnt = 0;													//
 800dd50:	4b44      	ldr	r3, [pc, #272]	; (800de64 <searchE+0x134>)
 800dd52:	2200      	movs	r2, #0
 800dd54:	701a      	strb	r2, [r3, #0]
 800dd56:	4b44      	ldr	r3, [pc, #272]	; (800de68 <searchE+0x138>)
 800dd58:	2200      	movs	r2, #0
 800dd5a:	801a      	strh	r2, [r3, #0]
			find_pregoal();														//goal
 800dd5c:	f001 fbc4 	bl	800f4e8 <find_pregoal>
			make_smap2();
 800dd60:	f001 fdb6 	bl	800f8d0 <make_smap2>
			make_route();														//(route)
 800dd64:	f001 fa72 	bl	800f24c <make_route>
		}

		//====a====
		do {
			//----a----
			switch (route[r_cnt++]) {										//route
 800dd68:	4b3e      	ldr	r3, [pc, #248]	; (800de64 <searchE+0x134>)
 800dd6a:	781b      	ldrb	r3, [r3, #0]
 800dd6c:	1c5a      	adds	r2, r3, #1
 800dd6e:	b2d1      	uxtb	r1, r2
 800dd70:	4a3c      	ldr	r2, [pc, #240]	; (800de64 <searchE+0x134>)
 800dd72:	7011      	strb	r1, [r2, #0]
 800dd74:	461a      	mov	r2, r3
 800dd76:	4b3d      	ldr	r3, [pc, #244]	; (800de6c <searchE+0x13c>)
 800dd78:	5c9b      	ldrb	r3, [r3, r2]
 800dd7a:	2b22      	cmp	r3, #34	; 0x22
 800dd7c:	d00e      	beq.n	800dd9c <searchE+0x6c>
 800dd7e:	2b22      	cmp	r3, #34	; 0x22
 800dd80:	dc02      	bgt.n	800dd88 <searchE+0x58>
 800dd82:	2b11      	cmp	r3, #17
 800dd84:	d01a      	beq.n	800ddbc <searchE+0x8c>
 800dd86:	e01c      	b.n	800ddc2 <searchE+0x92>
 800dd88:	2b44      	cmp	r3, #68	; 0x44
 800dd8a:	d004      	beq.n	800dd96 <searchE+0x66>
 800dd8c:	2b88      	cmp	r3, #136	; 0x88
 800dd8e:	d118      	bne.n	800ddc2 <searchE+0x92>
				//----a----
			case 0x88:
				one_sectionU();
 800dd90:	f7f8 f958 	bl	8006044 <one_sectionU>
				break;
 800dd94:	e015      	b.n	800ddc2 <searchE+0x92>
				//----a----
			case 0x44:
				slalom_R90();
 800dd96:	f7f8 fbff 	bl	8006598 <slalom_R90>
				break;
 800dd9a:	e012      	b.n	800ddc2 <searchE+0x92>
				//----180----
			case 0x22:
				half_sectionD();
 800dd9c:	f7f7 febc 	bl	8005b18 <half_sectionD>
				rotate_180();
 800dda0:	f7f8 fb22 	bl	80063e8 <rotate_180>
				if(wall_info & 0x88){
 800dda4:	4b32      	ldr	r3, [pc, #200]	; (800de70 <searchE+0x140>)
 800dda6:	781b      	ldrb	r3, [r3, #0]
 800dda8:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d002      	beq.n	800ddb6 <searchE+0x86>
					set_position();
 800ddb0:	f7f7 fd60 	bl	8005874 <set_position>
				}else{
					half_sectionA();
				}
				break;
 800ddb4:	e005      	b.n	800ddc2 <searchE+0x92>
					half_sectionA();
 800ddb6:	f7f7 fe65 	bl	8005a84 <half_sectionA>
				break;
 800ddba:	e002      	b.n	800ddc2 <searchE+0x92>
				//----a----
			case 0x11:
				slalom_L90();
 800ddbc:	f7f8 fcd0 	bl	8006760 <slalom_L90>
				break;
 800ddc0:	bf00      	nop
			}
			adv_pos();														//a
 800ddc2:	f000 fbcf 	bl	800e564 <adv_pos>
			j++;
 800ddc6:	683b      	ldr	r3, [r7, #0]
 800ddc8:	3301      	adds	r3, #1
 800ddca:	603b      	str	r3, [r7, #0]
			if (j > 150) break;												//a250
 800ddcc:	683b      	ldr	r3, [r7, #0]
 800ddce:	2b96      	cmp	r3, #150	; 0x96
 800ddd0:	dc0e      	bgt.n	800ddf0 <searchE+0xc0>

		} while ((mouse.x != pregoal_x) || (mouse.y != pregoal_y));			//agoal
 800ddd2:	4b28      	ldr	r3, [pc, #160]	; (800de74 <searchE+0x144>)
 800ddd4:	781b      	ldrb	r3, [r3, #0]
 800ddd6:	b2da      	uxtb	r2, r3
 800ddd8:	4b27      	ldr	r3, [pc, #156]	; (800de78 <searchE+0x148>)
 800ddda:	781b      	ldrb	r3, [r3, #0]
 800dddc:	429a      	cmp	r2, r3
 800ddde:	d1c3      	bne.n	800dd68 <searchE+0x38>
 800dde0:	4b24      	ldr	r3, [pc, #144]	; (800de74 <searchE+0x144>)
 800dde2:	785b      	ldrb	r3, [r3, #1]
 800dde4:	b2da      	uxtb	r2, r3
 800dde6:	4b25      	ldr	r3, [pc, #148]	; (800de7c <searchE+0x14c>)
 800dde8:	781b      	ldrb	r3, [r3, #0]
 800ddea:	429a      	cmp	r2, r3
 800ddec:	d1bc      	bne.n	800dd68 <searchE+0x38>
 800ddee:	e000      	b.n	800ddf2 <searchE+0xc2>
			if (j > 150) break;												//a250
 800ddf0:	bf00      	nop

		get_wall_info();													//a, 
 800ddf2:	f002 fbaf 	bl	8010554 <get_wall_info>
		write_map();														//a
 800ddf6:	f000 fc79 	bl	800e6ec <write_map>
		//printf("get pregoal, x = %d, y = %d\n", mouse.x, mouse.y);

		//====a====
		m_step = r_cnt = 0;													//a
 800ddfa:	4b1a      	ldr	r3, [pc, #104]	; (800de64 <searchE+0x134>)
 800ddfc:	2200      	movs	r2, #0
 800ddfe:	701a      	strb	r2, [r3, #0]
 800de00:	4b19      	ldr	r3, [pc, #100]	; (800de68 <searchE+0x138>)
 800de02:	2200      	movs	r2, #0
 800de04:	801a      	strh	r2, [r3, #0]

		find_pregoal();														//agoal
 800de06:	f001 fb6f 	bl	800f4e8 <find_pregoal>
		if(MF2.FLAG.ALLMAP) {
 800de0a:	4b1d      	ldr	r3, [pc, #116]	; (800de80 <searchE+0x150>)
 800de0c:	881b      	ldrh	r3, [r3, #0]
 800de0e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800de12:	b2db      	uxtb	r3, r3
 800de14:	2b00      	cmp	r3, #0
 800de16:	d002      	beq.n	800de1e <searchE+0xee>
			//printf("get MF2.FLAG.ALLMAP\n");
			half_sectionD();
 800de18:	f7f7 fe7e 	bl	8005b18 <half_sectionD>
			break;
 800de1c:	e00e      	b.n	800de3c <searchE+0x10c>
		}
		make_smap2();
 800de1e:	f001 fd57 	bl	800f8d0 <make_smap2>
		make_route();														//a(route)
 800de22:	f001 fa13 	bl	800f24c <make_route>

		if (j > 150) {
 800de26:	683b      	ldr	r3, [r7, #0]
 800de28:	2b96      	cmp	r3, #150	; 0x96
 800de2a:	dc06      	bgt.n	800de3a <searchE+0x10a>
			break;															//a250
		}
		i++;
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	3301      	adds	r3, #1
 800de30:	607b      	str	r3, [r7, #4]

	} while (i < 150);														//agoal130
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	2b95      	cmp	r3, #149	; 0x95
 800de36:	dd82      	ble.n	800dd3e <searchE+0xe>
 800de38:	e000      	b.n	800de3c <searchE+0x10c>
			break;															//a250
 800de3a:	bf00      	nop

	HAL_Delay(500);
 800de3c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800de40:	f7f3 f8ec 	bl	800101c <HAL_Delay>
	rotate_180();											//180
 800de44:	f7f8 fad0 	bl	80063e8 <rotate_180>

	if(!MF.FLAG.SCND){
 800de48:	4b0e      	ldr	r3, [pc, #56]	; (800de84 <searchE+0x154>)
 800de4a:	881b      	ldrh	r3, [r3, #0]
 800de4c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800de50:	b2db      	uxtb	r3, r3
 800de52:	2b00      	cmp	r3, #0
 800de54:	d101      	bne.n	800de5a <searchE+0x12a>
		store_map_in_eeprom();
 800de56:	f002 facb 	bl	80103f0 <store_map_in_eeprom>
	}
}
 800de5a:	bf00      	nop
 800de5c:	3708      	adds	r7, #8
 800de5e:	46bd      	mov	sp, r7
 800de60:	bd80      	pop	{r7, pc}
 800de62:	bf00      	nop
 800de64:	200015d0 	.word	0x200015d0
 800de68:	2000034e 	.word	0x2000034e
 800de6c:	20000c54 	.word	0x20000c54
 800de70:	200002c8 	.word	0x200002c8
 800de74:	20000c0c 	.word	0x20000c0c
 800de78:	20000d5c 	.word	0x20000d5c
 800de7c:	200012a1 	.word	0x200012a1
 800de80:	20000f64 	.word	0x20000f64
 800de84:	20000f68 	.word	0x20000f68

0800de88 <searchF3>:
//searchF3
//a(+)+pass+&+goal
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void searchF3(){
 800de88:	b580      	push	{r7, lr}
 800de8a:	b084      	sub	sp, #16
 800de8c:	af00      	add	r7, sp, #0

	if(MF.FLAG.SCND){
 800de8e:	4b64      	ldr	r3, [pc, #400]	; (800e020 <searchF3+0x198>)
 800de90:	881b      	ldrh	r3, [r3, #0]
 800de92:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800de96:	b2db      	uxtb	r3, r3
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d001      	beq.n	800dea0 <searchF3+0x18>
		load_map_from_eeprom();
 800de9c:	f002 fae2 	bl	8010464 <load_map_from_eeprom>
	}

	//====a1====
	adv_pos();
 800dea0:	f000 fb60 	bl	800e564 <adv_pos>

	//====a====
	make_smap();											//a
 800dea4:	f000 fe16 	bl	800ead4 <make_smap>
	make_route();											//aroute
 800dea8:	f001 f9d0 	bl	800f24c <make_route>

	//====pass====
	p_cnt = 0;												//a
 800deac:	4b5d      	ldr	r3, [pc, #372]	; (800e024 <searchF3+0x19c>)
 800deae:	2200      	movs	r2, #0
 800deb0:	701a      	strb	r2, [r3, #0]
	pass_route2();
 800deb2:	f001 fe31 	bl	800fb18 <pass_route2>

	//====a====
	start_sectionA();
 800deb6:	f7f7 fd11 	bl	80058dc <start_sectionA>

	MF2.FLAG.HACCEL = 0;
 800deba:	4a5b      	ldr	r2, [pc, #364]	; (800e028 <searchF3+0x1a0>)
 800debc:	8813      	ldrh	r3, [r2, #0]
 800debe:	f36f 0341 	bfc	r3, #1, #1
 800dec2:	8013      	strh	r3, [r2, #0]

	//====a====
	do{
		//----a----
		switch(pass[p_cnt++]){								//route
 800dec4:	4b57      	ldr	r3, [pc, #348]	; (800e024 <searchF3+0x19c>)
 800dec6:	781b      	ldrb	r3, [r3, #0]
 800dec8:	1c5a      	adds	r2, r3, #1
 800deca:	b2d1      	uxtb	r1, r2
 800decc:	4a55      	ldr	r2, [pc, #340]	; (800e024 <searchF3+0x19c>)
 800dece:	7011      	strb	r1, [r2, #0]
 800ded0:	461a      	mov	r2, r3
 800ded2:	4b56      	ldr	r3, [pc, #344]	; (800e02c <searchF3+0x1a4>)
 800ded4:	569b      	ldrsb	r3, [r3, r2]
 800ded6:	f113 0f04 	cmn.w	r3, #4
 800deda:	d01e      	beq.n	800df1a <searchF3+0x92>
 800dedc:	f113 0f04 	cmn.w	r3, #4
 800dee0:	dc09      	bgt.n	800def6 <searchF3+0x6e>
 800dee2:	f113 0f06 	cmn.w	r3, #6
 800dee6:	d01e      	beq.n	800df26 <searchF3+0x9e>
 800dee8:	f113 0f06 	cmn.w	r3, #6
 800deec:	dc18      	bgt.n	800df20 <searchF3+0x98>
 800deee:	f113 0f72 	cmn.w	r3, #114	; 0x72
 800def2:	d01b      	beq.n	800df2c <searchF3+0xa4>
 800def4:	e01f      	b.n	800df36 <searchF3+0xae>
 800def6:	f113 0f02 	cmn.w	r3, #2
 800defa:	d008      	beq.n	800df0e <searchF3+0x86>
 800defc:	f113 0f02 	cmn.w	r3, #2
 800df00:	db08      	blt.n	800df14 <searchF3+0x8c>
 800df02:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df06:	d116      	bne.n	800df36 <searchF3+0xae>
			//----a----
			case -1:
				slalom_R90();
 800df08:	f7f8 fb46 	bl	8006598 <slalom_R90>
				break;
 800df0c:	e04c      	b.n	800dfa8 <searchF3+0x120>

			//----a----
			case -2:
				slalom_L90();
 800df0e:	f7f8 fc27 	bl	8006760 <slalom_L90>
				break;
 800df12:	e049      	b.n	800dfa8 <searchF3+0x120>

			//----a90----
			case -3:
				Lslalom_R90();
 800df14:	f7f8 fcfe 	bl	8006914 <Lslalom_R90>
				break;
 800df18:	e046      	b.n	800dfa8 <searchF3+0x120>

			//----a90----
			case -4:
				Lslalom_L90();
 800df1a:	f7f8 fdd3 	bl	8006ac4 <Lslalom_L90>
				break;
 800df1e:	e043      	b.n	800dfa8 <searchF3+0x120>

			//----a180----
			case -5:
				Lslalom_R180();
 800df20:	f7f8 fe9c 	bl	8006c5c <Lslalom_R180>
				break;
 800df24:	e040      	b.n	800dfa8 <searchF3+0x120>

			//----a180----
			case -6:
				Lslalom_L180();
 800df26:	f7f8 ff7f 	bl	8006e28 <Lslalom_L180>
				break;
 800df2a:	e03d      	b.n	800dfa8 <searchF3+0x120>

			//----pass()----
			case -114:
				rotate_180();
 800df2c:	f7f8 fa5c 	bl	80063e8 <rotate_180>
				rotate_180();
 800df30:	f7f8 fa5a 	bl	80063e8 <rotate_180>
				while(1);
 800df34:	e7fe      	b.n	800df34 <searchF3+0xac>
				break;

			//----a----
			default:
				if(pass[p_cnt-1] < 4){
 800df36:	4b3b      	ldr	r3, [pc, #236]	; (800e024 <searchF3+0x19c>)
 800df38:	781b      	ldrb	r3, [r3, #0]
 800df3a:	3b01      	subs	r3, #1
 800df3c:	4a3b      	ldr	r2, [pc, #236]	; (800e02c <searchF3+0x1a4>)
 800df3e:	56d3      	ldrsb	r3, [r2, r3]
 800df40:	2b03      	cmp	r3, #3
 800df42:	dc11      	bgt.n	800df68 <searchF3+0xe0>
					for(int k = 0; k < pass[p_cnt-1]; k++){
 800df44:	2300      	movs	r3, #0
 800df46:	60fb      	str	r3, [r7, #12]
 800df48:	e004      	b.n	800df54 <searchF3+0xcc>
						half_sectionU();
 800df4a:	f7f7 febb 	bl	8005cc4 <half_sectionU>
					for(int k = 0; k < pass[p_cnt-1]; k++){
 800df4e:	68fb      	ldr	r3, [r7, #12]
 800df50:	3301      	adds	r3, #1
 800df52:	60fb      	str	r3, [r7, #12]
 800df54:	4b33      	ldr	r3, [pc, #204]	; (800e024 <searchF3+0x19c>)
 800df56:	781b      	ldrb	r3, [r3, #0]
 800df58:	3b01      	subs	r3, #1
 800df5a:	4a34      	ldr	r2, [pc, #208]	; (800e02c <searchF3+0x1a4>)
 800df5c:	56d3      	ldrsb	r3, [r2, r3]
 800df5e:	461a      	mov	r2, r3
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	4293      	cmp	r3, r2
 800df64:	dbf1      	blt.n	800df4a <searchF3+0xc2>
						half_sectionU();
					}
					one_sectionD();
					MF2.FLAG.HACCEL = 0;
				}
				break;
 800df66:	e01e      	b.n	800dfa6 <searchF3+0x11e>
					one_sectionA();
 800df68:	f7f7 fecc 	bl	8005d04 <one_sectionA>
					MF2.FLAG.HACCEL = 1;
 800df6c:	4a2e      	ldr	r2, [pc, #184]	; (800e028 <searchF3+0x1a0>)
 800df6e:	8813      	ldrh	r3, [r2, #0]
 800df70:	f043 0302 	orr.w	r3, r3, #2
 800df74:	8013      	strh	r3, [r2, #0]
					for(k = 0; k < pass[p_cnt-1]-4; k++){
 800df76:	2300      	movs	r3, #0
 800df78:	60bb      	str	r3, [r7, #8]
 800df7a:	e004      	b.n	800df86 <searchF3+0xfe>
						half_sectionU();
 800df7c:	f7f7 fea2 	bl	8005cc4 <half_sectionU>
					for(k = 0; k < pass[p_cnt-1]-4; k++){
 800df80:	68bb      	ldr	r3, [r7, #8]
 800df82:	3301      	adds	r3, #1
 800df84:	60bb      	str	r3, [r7, #8]
 800df86:	4b27      	ldr	r3, [pc, #156]	; (800e024 <searchF3+0x19c>)
 800df88:	781b      	ldrb	r3, [r3, #0]
 800df8a:	3b01      	subs	r3, #1
 800df8c:	4a27      	ldr	r2, [pc, #156]	; (800e02c <searchF3+0x1a4>)
 800df8e:	56d3      	ldrsb	r3, [r2, r3]
 800df90:	3b04      	subs	r3, #4
 800df92:	68ba      	ldr	r2, [r7, #8]
 800df94:	429a      	cmp	r2, r3
 800df96:	dbf1      	blt.n	800df7c <searchF3+0xf4>
					one_sectionD();
 800df98:	f7f7 ff1a 	bl	8005dd0 <one_sectionD>
					MF2.FLAG.HACCEL = 0;
 800df9c:	4a22      	ldr	r2, [pc, #136]	; (800e028 <searchF3+0x1a0>)
 800df9e:	8813      	ldrh	r3, [r2, #0]
 800dfa0:	f36f 0341 	bfc	r3, #1, #1
 800dfa4:	8013      	strh	r3, [r2, #0]
				break;
 800dfa6:	bf00      	nop
		}
	}while(pass[p_cnt] != -114);
 800dfa8:	4b1e      	ldr	r3, [pc, #120]	; (800e024 <searchF3+0x19c>)
 800dfaa:	781b      	ldrb	r3, [r3, #0]
 800dfac:	461a      	mov	r2, r3
 800dfae:	4b1f      	ldr	r3, [pc, #124]	; (800e02c <searchF3+0x1a4>)
 800dfb0:	569b      	ldrsb	r3, [r3, r2]
 800dfb2:	f113 0f72 	cmn.w	r3, #114	; 0x72
 800dfb6:	d185      	bne.n	800dec4 <searchF3+0x3c>

	mouse.x = goal_x;
 800dfb8:	4b1d      	ldr	r3, [pc, #116]	; (800e030 <searchF3+0x1a8>)
 800dfba:	781a      	ldrb	r2, [r3, #0]
 800dfbc:	4b1d      	ldr	r3, [pc, #116]	; (800e034 <searchF3+0x1ac>)
 800dfbe:	701a      	strb	r2, [r3, #0]
	mouse.y = goal_y;
 800dfc0:	4b1d      	ldr	r3, [pc, #116]	; (800e038 <searchF3+0x1b0>)
 800dfc2:	781a      	ldrb	r2, [r3, #0]
 800dfc4:	4b1b      	ldr	r3, [pc, #108]	; (800e034 <searchF3+0x1ac>)
 800dfc6:	705a      	strb	r2, [r3, #1]

	for(int j=0; j<goal_mode-1; j++){
 800dfc8:	2300      	movs	r3, #0
 800dfca:	607b      	str	r3, [r7, #4]
 800dfcc:	e006      	b.n	800dfdc <searchF3+0x154>
		one_sectionU();
 800dfce:	f7f8 f839 	bl	8006044 <one_sectionU>
		adv_pos();
 800dfd2:	f000 fac7 	bl	800e564 <adv_pos>
	for(int j=0; j<goal_mode-1; j++){
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	3301      	adds	r3, #1
 800dfda:	607b      	str	r3, [r7, #4]
 800dfdc:	4b17      	ldr	r3, [pc, #92]	; (800e03c <searchF3+0x1b4>)
 800dfde:	781b      	ldrb	r3, [r3, #0]
 800dfe0:	3b01      	subs	r3, #1
 800dfe2:	687a      	ldr	r2, [r7, #4]
 800dfe4:	429a      	cmp	r2, r3
 800dfe6:	dbf2      	blt.n	800dfce <searchF3+0x146>
	}
	half_sectionD();
 800dfe8:	f7f7 fd96 	bl	8005b18 <half_sectionD>
	set_positionF();
 800dfec:	f7f7 fc58 	bl	80058a0 <set_positionF>

	HAL_Delay(500);
 800dff0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800dff4:	f7f3 f812 	bl	800101c <HAL_Delay>
	rotate_180();											//180
 800dff8:	f7f8 f9f6 	bl	80063e8 <rotate_180>
	driveC2(SETPOS_BACK);         //a
 800dffc:	2064      	movs	r0, #100	; 0x64
 800dffe:	f7f7 f9eb 	bl	80053d8 <driveC2>
	degree_z = target_degree_z;
 800e002:	4b0f      	ldr	r3, [pc, #60]	; (800e040 <searchF3+0x1b8>)
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	4a0f      	ldr	r2, [pc, #60]	; (800e044 <searchF3+0x1bc>)
 800e008:	6013      	str	r3, [r2, #0]
	start_mode = 0;
 800e00a:	4b0f      	ldr	r3, [pc, #60]	; (800e048 <searchF3+0x1c0>)
 800e00c:	2200      	movs	r2, #0
 800e00e:	701a      	strb	r2, [r3, #0]
	goal_mode = 1;
 800e010:	4b0a      	ldr	r3, [pc, #40]	; (800e03c <searchF3+0x1b4>)
 800e012:	2201      	movs	r2, #1
 800e014:	701a      	strb	r2, [r3, #0]

}
 800e016:	bf00      	nop
 800e018:	3710      	adds	r7, #16
 800e01a:	46bd      	mov	sp, r7
 800e01c:	bd80      	pop	{r7, pc}
 800e01e:	bf00      	nop
 800e020:	20000f68 	.word	0x20000f68
 800e024:	200002b0 	.word	0x200002b0
 800e028:	20000f64 	.word	0x20000f64
 800e02c:	20000350 	.word	0x20000350
 800e030:	20000bb0 	.word	0x20000bb0
 800e034:	20000c0c 	.word	0x20000c0c
 800e038:	20000b4c 	.word	0x20000b4c
 800e03c:	20000bb1 	.word	0x20000bb1
 800e040:	20000bf8 	.word	0x20000bf8
 800e044:	20000b5c 	.word	0x20000b5c
 800e048:	200015c8 	.word	0x200015c8

0800e04c <searchF4>:
//searchF4
//a(+)+pass+&++goal
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void searchF4(){
 800e04c:	b580      	push	{r7, lr}
 800e04e:	b084      	sub	sp, #16
 800e050:	af00      	add	r7, sp, #0

	if(MF.FLAG.SCND){
 800e052:	4bd0      	ldr	r3, [pc, #832]	; (800e394 <searchF4+0x348>)
 800e054:	881b      	ldrh	r3, [r3, #0]
 800e056:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800e05a:	b2db      	uxtb	r3, r3
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d001      	beq.n	800e064 <searchF4+0x18>
		load_map_from_eeprom();
 800e060:	f002 fa00 	bl	8010464 <load_map_from_eeprom>
	}

	//====a1====
	adv_pos();
 800e064:	f000 fa7e 	bl	800e564 <adv_pos>

	//====a====
	full_led_write(RED);
 800e068:	2001      	movs	r0, #1
 800e06a:	f002 fae7 	bl	801063c <full_led_write>
	make_smap();											//a
 800e06e:	f000 fd31 	bl	800ead4 <make_smap>
	make_route();											//aroute
 800e072:	f001 f8eb 	bl	800f24c <make_route>

	//====pass====
	p_cnt = 0;												//a
 800e076:	4bc8      	ldr	r3, [pc, #800]	; (800e398 <searchF4+0x34c>)
 800e078:	2200      	movs	r2, #0
 800e07a:	701a      	strb	r2, [r3, #0]
	pass_route3();
 800e07c:	f001 fe60 	bl	800fd40 <pass_route3>

	if(start_mode == 0 || start_mode == 1){					//a
 800e080:	4bc6      	ldr	r3, [pc, #792]	; (800e39c <searchF4+0x350>)
 800e082:	781b      	ldrb	r3, [r3, #0]
 800e084:	b2db      	uxtb	r3, r3
 800e086:	2b00      	cmp	r3, #0
 800e088:	d004      	beq.n	800e094 <searchF4+0x48>
 800e08a:	4bc4      	ldr	r3, [pc, #784]	; (800e39c <searchF4+0x350>)
 800e08c:	781b      	ldrb	r3, [r3, #0]
 800e08e:	b2db      	uxtb	r3, r3
 800e090:	2b01      	cmp	r3, #1
 800e092:	d109      	bne.n	800e0a8 <searchF4+0x5c>
		pass[p_cnt]--;
 800e094:	4bc0      	ldr	r3, [pc, #768]	; (800e398 <searchF4+0x34c>)
 800e096:	781b      	ldrb	r3, [r3, #0]
 800e098:	4ac1      	ldr	r2, [pc, #772]	; (800e3a0 <searchF4+0x354>)
 800e09a:	56d2      	ldrsb	r2, [r2, r3]
 800e09c:	b2d2      	uxtb	r2, r2
 800e09e:	3a01      	subs	r2, #1
 800e0a0:	b2d2      	uxtb	r2, r2
 800e0a2:	b251      	sxtb	r1, r2
 800e0a4:	4abe      	ldr	r2, [pc, #760]	; (800e3a0 <searchF4+0x354>)
 800e0a6:	54d1      	strb	r1, [r2, r3]
	}

	//====a====
	start_sectionA();
 800e0a8:	f7f7 fc18 	bl	80058dc <start_sectionA>

	MF2.FLAG.HACCEL = 0;
 800e0ac:	4abd      	ldr	r2, [pc, #756]	; (800e3a4 <searchF4+0x358>)
 800e0ae:	8813      	ldrh	r3, [r2, #0]
 800e0b0:	f36f 0341 	bfc	r3, #1, #1
 800e0b4:	8013      	strh	r3, [r2, #0]
	MF.FLAG.XDIR = 1;
 800e0b6:	4ab7      	ldr	r2, [pc, #732]	; (800e394 <searchF4+0x348>)
 800e0b8:	8813      	ldrh	r3, [r2, #0]
 800e0ba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800e0be:	8013      	strh	r3, [r2, #0]
	//====a====
	do{
		//----a----
		switch(pass[p_cnt++]){								//route
 800e0c0:	4bb5      	ldr	r3, [pc, #724]	; (800e398 <searchF4+0x34c>)
 800e0c2:	781b      	ldrb	r3, [r3, #0]
 800e0c4:	1c5a      	adds	r2, r3, #1
 800e0c6:	b2d1      	uxtb	r1, r2
 800e0c8:	4ab3      	ldr	r2, [pc, #716]	; (800e398 <searchF4+0x34c>)
 800e0ca:	7011      	strb	r1, [r2, #0]
 800e0cc:	461a      	mov	r2, r3
 800e0ce:	4bb4      	ldr	r3, [pc, #720]	; (800e3a0 <searchF4+0x354>)
 800e0d0:	569b      	ldrsb	r3, [r3, r2]
 800e0d2:	3372      	adds	r3, #114	; 0x72
 800e0d4:	2b71      	cmp	r3, #113	; 0x71
 800e0d6:	f200 811c 	bhi.w	800e312 <searchF4+0x2c6>
 800e0da:	a201      	add	r2, pc, #4	; (adr r2, 800e0e0 <searchF4+0x94>)
 800e0dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0e0:	0800e309 	.word	0x0800e309
 800e0e4:	0800e313 	.word	0x0800e313
 800e0e8:	0800e313 	.word	0x0800e313
 800e0ec:	0800e313 	.word	0x0800e313
 800e0f0:	0800e313 	.word	0x0800e313
 800e0f4:	0800e313 	.word	0x0800e313
 800e0f8:	0800e313 	.word	0x0800e313
 800e0fc:	0800e313 	.word	0x0800e313
 800e100:	0800e313 	.word	0x0800e313
 800e104:	0800e313 	.word	0x0800e313
 800e108:	0800e313 	.word	0x0800e313
 800e10c:	0800e313 	.word	0x0800e313
 800e110:	0800e313 	.word	0x0800e313
 800e114:	0800e313 	.word	0x0800e313
 800e118:	0800e313 	.word	0x0800e313
 800e11c:	0800e313 	.word	0x0800e313
 800e120:	0800e313 	.word	0x0800e313
 800e124:	0800e313 	.word	0x0800e313
 800e128:	0800e313 	.word	0x0800e313
 800e12c:	0800e313 	.word	0x0800e313
 800e130:	0800e313 	.word	0x0800e313
 800e134:	0800e313 	.word	0x0800e313
 800e138:	0800e313 	.word	0x0800e313
 800e13c:	0800e313 	.word	0x0800e313
 800e140:	0800e313 	.word	0x0800e313
 800e144:	0800e313 	.word	0x0800e313
 800e148:	0800e313 	.word	0x0800e313
 800e14c:	0800e313 	.word	0x0800e313
 800e150:	0800e313 	.word	0x0800e313
 800e154:	0800e313 	.word	0x0800e313
 800e158:	0800e313 	.word	0x0800e313
 800e15c:	0800e313 	.word	0x0800e313
 800e160:	0800e313 	.word	0x0800e313
 800e164:	0800e313 	.word	0x0800e313
 800e168:	0800e313 	.word	0x0800e313
 800e16c:	0800e313 	.word	0x0800e313
 800e170:	0800e313 	.word	0x0800e313
 800e174:	0800e313 	.word	0x0800e313
 800e178:	0800e313 	.word	0x0800e313
 800e17c:	0800e313 	.word	0x0800e313
 800e180:	0800e313 	.word	0x0800e313
 800e184:	0800e313 	.word	0x0800e313
 800e188:	0800e313 	.word	0x0800e313
 800e18c:	0800e313 	.word	0x0800e313
 800e190:	0800e313 	.word	0x0800e313
 800e194:	0800e313 	.word	0x0800e313
 800e198:	0800e313 	.word	0x0800e313
 800e19c:	0800e313 	.word	0x0800e313
 800e1a0:	0800e313 	.word	0x0800e313
 800e1a4:	0800e313 	.word	0x0800e313
 800e1a8:	0800e313 	.word	0x0800e313
 800e1ac:	0800e313 	.word	0x0800e313
 800e1b0:	0800e313 	.word	0x0800e313
 800e1b4:	0800e313 	.word	0x0800e313
 800e1b8:	0800e313 	.word	0x0800e313
 800e1bc:	0800e313 	.word	0x0800e313
 800e1c0:	0800e313 	.word	0x0800e313
 800e1c4:	0800e313 	.word	0x0800e313
 800e1c8:	0800e313 	.word	0x0800e313
 800e1cc:	0800e313 	.word	0x0800e313
 800e1d0:	0800e313 	.word	0x0800e313
 800e1d4:	0800e313 	.word	0x0800e313
 800e1d8:	0800e313 	.word	0x0800e313
 800e1dc:	0800e313 	.word	0x0800e313
 800e1e0:	0800e313 	.word	0x0800e313
 800e1e4:	0800e313 	.word	0x0800e313
 800e1e8:	0800e313 	.word	0x0800e313
 800e1ec:	0800e313 	.word	0x0800e313
 800e1f0:	0800e313 	.word	0x0800e313
 800e1f4:	0800e313 	.word	0x0800e313
 800e1f8:	0800e313 	.word	0x0800e313
 800e1fc:	0800e313 	.word	0x0800e313
 800e200:	0800e313 	.word	0x0800e313
 800e204:	0800e313 	.word	0x0800e313
 800e208:	0800e313 	.word	0x0800e313
 800e20c:	0800e313 	.word	0x0800e313
 800e210:	0800e313 	.word	0x0800e313
 800e214:	0800e313 	.word	0x0800e313
 800e218:	0800e313 	.word	0x0800e313
 800e21c:	0800e313 	.word	0x0800e313
 800e220:	0800e313 	.word	0x0800e313
 800e224:	0800e313 	.word	0x0800e313
 800e228:	0800e313 	.word	0x0800e313
 800e22c:	0800e313 	.word	0x0800e313
 800e230:	0800e313 	.word	0x0800e313
 800e234:	0800e313 	.word	0x0800e313
 800e238:	0800e313 	.word	0x0800e313
 800e23c:	0800e313 	.word	0x0800e313
 800e240:	0800e313 	.word	0x0800e313
 800e244:	0800e313 	.word	0x0800e313
 800e248:	0800e313 	.word	0x0800e313
 800e24c:	0800e313 	.word	0x0800e313
 800e250:	0800e313 	.word	0x0800e313
 800e254:	0800e313 	.word	0x0800e313
 800e258:	0800e313 	.word	0x0800e313
 800e25c:	0800e313 	.word	0x0800e313
 800e260:	0800e313 	.word	0x0800e313
 800e264:	0800e313 	.word	0x0800e313
 800e268:	0800e303 	.word	0x0800e303
 800e26c:	0800e2fd 	.word	0x0800e2fd
 800e270:	0800e2f7 	.word	0x0800e2f7
 800e274:	0800e2f1 	.word	0x0800e2f1
 800e278:	0800e2eb 	.word	0x0800e2eb
 800e27c:	0800e2e5 	.word	0x0800e2e5
 800e280:	0800e2df 	.word	0x0800e2df
 800e284:	0800e2d9 	.word	0x0800e2d9
 800e288:	0800e2d3 	.word	0x0800e2d3
 800e28c:	0800e2cd 	.word	0x0800e2cd
 800e290:	0800e2c7 	.word	0x0800e2c7
 800e294:	0800e2c1 	.word	0x0800e2c1
 800e298:	0800e2bb 	.word	0x0800e2bb
 800e29c:	0800e2b5 	.word	0x0800e2b5
 800e2a0:	0800e2af 	.word	0x0800e2af
 800e2a4:	0800e2a9 	.word	0x0800e2a9
			//----a----
			case -1:
				slalom_R90();
 800e2a8:	f7f8 f976 	bl	8006598 <slalom_R90>
				break;
 800e2ac:	e0cd      	b.n	800e44a <searchF4+0x3fe>

			//----a----
			case -2:
				slalom_L90();
 800e2ae:	f7f8 fa57 	bl	8006760 <slalom_L90>
				break;
 800e2b2:	e0ca      	b.n	800e44a <searchF4+0x3fe>

			//----a90----
			case -3:
				Lslalom_R90();
 800e2b4:	f7f8 fb2e 	bl	8006914 <Lslalom_R90>
				break;
 800e2b8:	e0c7      	b.n	800e44a <searchF4+0x3fe>

			//----a90----
			case -4:
				Lslalom_L90();
 800e2ba:	f7f8 fc03 	bl	8006ac4 <Lslalom_L90>
				break;
 800e2be:	e0c4      	b.n	800e44a <searchF4+0x3fe>

			//----a180----
			case -5:
				Lslalom_R180();
 800e2c0:	f7f8 fccc 	bl	8006c5c <Lslalom_R180>
				break;
 800e2c4:	e0c1      	b.n	800e44a <searchF4+0x3fe>

			//----a180----
			case -6:
				Lslalom_L180();
 800e2c6:	f7f8 fdaf 	bl	8006e28 <Lslalom_L180>
				break;
 800e2ca:	e0be      	b.n	800e44a <searchF4+0x3fe>

			//----aV45----
			case -7:
				v_R45();
 800e2cc:	f7f8 fe88 	bl	8006fe0 <v_R45>
				break;
 800e2d0:	e0bb      	b.n	800e44a <searchF4+0x3fe>

			//----aV45----
			case -8:
				v_L45();
 800e2d2:	f7f9 f809 	bl	80072e8 <v_L45>
				break;
 800e2d6:	e0b8      	b.n	800e44a <searchF4+0x3fe>

			//----aV90----
			case -9:
				v_R90();
 800e2d8:	f7f9 fbf6 	bl	8007ac8 <v_R90>
				break;
 800e2dc:	e0b5      	b.n	800e44a <searchF4+0x3fe>

			//----aV90----
			case -10:
				v_L90();
 800e2de:	f7f9 fc9b 	bl	8007c18 <v_L90>
				break;
 800e2e2:	e0b2      	b.n	800e44a <searchF4+0x3fe>

			//----aV135----
			case -11:
				v_R135();
 800e2e4:	f7f9 fd3a 	bl	8007d5c <v_R135>
				break;
 800e2e8:	e0af      	b.n	800e44a <searchF4+0x3fe>

			//----aV135----
			case -12:
				v_L135();
 800e2ea:	f7f9 febf 	bl	800806c <v_L135>
				break;
 800e2ee:	e0ac      	b.n	800e44a <searchF4+0x3fe>

			//----aV45Goal----
			case -13:
				v_R45D();
 800e2f0:	f7f9 f976 	bl	80075e0 <v_R45D>
				break;
 800e2f4:	e0a9      	b.n	800e44a <searchF4+0x3fe>

			//----aV45Goal----
			case -14:
				v_L45D();
 800e2f6:	f7f9 faaf 	bl	8007858 <v_L45D>
				break;
 800e2fa:	e0a6      	b.n	800e44a <searchF4+0x3fe>

			//----aV135Goal----
			case -15:
				v_R135D();
 800e2fc:	f7fa f832 	bl	8008364 <v_R135D>
				break;
 800e300:	e0a3      	b.n	800e44a <searchF4+0x3fe>

			//----aV135Goal----
			case -16:
				v_L135D();
 800e302:	f7fa f96f 	bl	80085e4 <v_L135D>
				break;
 800e306:	e0a0      	b.n	800e44a <searchF4+0x3fe>

			//----pass()----
			case -114:
				rotate_180();
 800e308:	f7f8 f86e 	bl	80063e8 <rotate_180>
				rotate_180();
 800e30c:	f7f8 f86c 	bl	80063e8 <rotate_180>
				while(1);
 800e310:	e7fe      	b.n	800e310 <searchF4+0x2c4>
				break;

			//----a----
			default:
				if(pass[p_cnt-1] < 4){
 800e312:	4b21      	ldr	r3, [pc, #132]	; (800e398 <searchF4+0x34c>)
 800e314:	781b      	ldrb	r3, [r3, #0]
 800e316:	3b01      	subs	r3, #1
 800e318:	4a21      	ldr	r2, [pc, #132]	; (800e3a0 <searchF4+0x354>)
 800e31a:	56d3      	ldrsb	r3, [r2, r3]
 800e31c:	2b03      	cmp	r3, #3
 800e31e:	dc11      	bgt.n	800e344 <searchF4+0x2f8>
					for(int k = 0; k < pass[p_cnt-1]; k++){
 800e320:	2300      	movs	r3, #0
 800e322:	60fb      	str	r3, [r7, #12]
 800e324:	e004      	b.n	800e330 <searchF4+0x2e4>
						half_sectionU();
 800e326:	f7f7 fccd 	bl	8005cc4 <half_sectionU>
					for(int k = 0; k < pass[p_cnt-1]; k++){
 800e32a:	68fb      	ldr	r3, [r7, #12]
 800e32c:	3301      	adds	r3, #1
 800e32e:	60fb      	str	r3, [r7, #12]
 800e330:	4b19      	ldr	r3, [pc, #100]	; (800e398 <searchF4+0x34c>)
 800e332:	781b      	ldrb	r3, [r3, #0]
 800e334:	3b01      	subs	r3, #1
 800e336:	4a1a      	ldr	r2, [pc, #104]	; (800e3a0 <searchF4+0x354>)
 800e338:	56d3      	ldrsb	r3, [r2, r3]
 800e33a:	461a      	mov	r2, r3
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	4293      	cmp	r3, r2
 800e340:	dbf1      	blt.n	800e326 <searchF4+0x2da>
						p_cnt++;
					}else{
						half_sectionV();
					}
				}
				break;
 800e342:	e081      	b.n	800e448 <searchF4+0x3fc>
				}else if(pass[p_cnt-1] < 64){
 800e344:	4b14      	ldr	r3, [pc, #80]	; (800e398 <searchF4+0x34c>)
 800e346:	781b      	ldrb	r3, [r3, #0]
 800e348:	3b01      	subs	r3, #1
 800e34a:	4a15      	ldr	r2, [pc, #84]	; (800e3a0 <searchF4+0x354>)
 800e34c:	56d3      	ldrsb	r3, [r2, r3]
 800e34e:	2b3f      	cmp	r3, #63	; 0x3f
 800e350:	dc2a      	bgt.n	800e3a8 <searchF4+0x35c>
					one_sectionA();
 800e352:	f7f7 fcd7 	bl	8005d04 <one_sectionA>
					MF2.FLAG.HACCEL = 1;
 800e356:	4a13      	ldr	r2, [pc, #76]	; (800e3a4 <searchF4+0x358>)
 800e358:	8813      	ldrh	r3, [r2, #0]
 800e35a:	f043 0302 	orr.w	r3, r3, #2
 800e35e:	8013      	strh	r3, [r2, #0]
					for(k = 0; k < pass[p_cnt-1]-4; k++){
 800e360:	2300      	movs	r3, #0
 800e362:	60bb      	str	r3, [r7, #8]
 800e364:	e004      	b.n	800e370 <searchF4+0x324>
						half_sectionU();
 800e366:	f7f7 fcad 	bl	8005cc4 <half_sectionU>
					for(k = 0; k < pass[p_cnt-1]-4; k++){
 800e36a:	68bb      	ldr	r3, [r7, #8]
 800e36c:	3301      	adds	r3, #1
 800e36e:	60bb      	str	r3, [r7, #8]
 800e370:	4b09      	ldr	r3, [pc, #36]	; (800e398 <searchF4+0x34c>)
 800e372:	781b      	ldrb	r3, [r3, #0]
 800e374:	3b01      	subs	r3, #1
 800e376:	4a0a      	ldr	r2, [pc, #40]	; (800e3a0 <searchF4+0x354>)
 800e378:	56d3      	ldrsb	r3, [r2, r3]
 800e37a:	3b04      	subs	r3, #4
 800e37c:	68ba      	ldr	r2, [r7, #8]
 800e37e:	429a      	cmp	r2, r3
 800e380:	dbf1      	blt.n	800e366 <searchF4+0x31a>
					one_sectionD();
 800e382:	f7f7 fd25 	bl	8005dd0 <one_sectionD>
					MF2.FLAG.HACCEL = 0;
 800e386:	4a07      	ldr	r2, [pc, #28]	; (800e3a4 <searchF4+0x358>)
 800e388:	8813      	ldrh	r3, [r2, #0]
 800e38a:	f36f 0341 	bfc	r3, #1, #1
 800e38e:	8013      	strh	r3, [r2, #0]
				break;
 800e390:	e05a      	b.n	800e448 <searchF4+0x3fc>
 800e392:	bf00      	nop
 800e394:	20000f68 	.word	0x20000f68
 800e398:	200002b0 	.word	0x200002b0
 800e39c:	200015c8 	.word	0x200015c8
 800e3a0:	20000350 	.word	0x20000350
 800e3a4:	20000f64 	.word	0x20000f64
					if((pass[p_cnt] == 64) && (pass[p_cnt+1] == 64) && (pass[p_cnt+2] == 64) && (MF2.FLAG.HACCEL == 0)){
 800e3a8:	4b63      	ldr	r3, [pc, #396]	; (800e538 <searchF4+0x4ec>)
 800e3aa:	781b      	ldrb	r3, [r3, #0]
 800e3ac:	461a      	mov	r2, r3
 800e3ae:	4b63      	ldr	r3, [pc, #396]	; (800e53c <searchF4+0x4f0>)
 800e3b0:	569b      	ldrsb	r3, [r3, r2]
 800e3b2:	2b40      	cmp	r3, #64	; 0x40
 800e3b4:	d122      	bne.n	800e3fc <searchF4+0x3b0>
 800e3b6:	4b60      	ldr	r3, [pc, #384]	; (800e538 <searchF4+0x4ec>)
 800e3b8:	781b      	ldrb	r3, [r3, #0]
 800e3ba:	3301      	adds	r3, #1
 800e3bc:	4a5f      	ldr	r2, [pc, #380]	; (800e53c <searchF4+0x4f0>)
 800e3be:	56d3      	ldrsb	r3, [r2, r3]
 800e3c0:	2b40      	cmp	r3, #64	; 0x40
 800e3c2:	d11b      	bne.n	800e3fc <searchF4+0x3b0>
 800e3c4:	4b5c      	ldr	r3, [pc, #368]	; (800e538 <searchF4+0x4ec>)
 800e3c6:	781b      	ldrb	r3, [r3, #0]
 800e3c8:	3302      	adds	r3, #2
 800e3ca:	4a5c      	ldr	r2, [pc, #368]	; (800e53c <searchF4+0x4f0>)
 800e3cc:	56d3      	ldrsb	r3, [r2, r3]
 800e3ce:	2b40      	cmp	r3, #64	; 0x40
 800e3d0:	d114      	bne.n	800e3fc <searchF4+0x3b0>
 800e3d2:	4b5b      	ldr	r3, [pc, #364]	; (800e540 <searchF4+0x4f4>)
 800e3d4:	881b      	ldrh	r3, [r3, #0]
 800e3d6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800e3da:	b2db      	uxtb	r3, r3
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d10d      	bne.n	800e3fc <searchF4+0x3b0>
						one_sectionVA();
 800e3e0:	f7f7 fd68 	bl	8005eb4 <one_sectionVA>
						MF2.FLAG.HACCEL = 1;
 800e3e4:	4a56      	ldr	r2, [pc, #344]	; (800e540 <searchF4+0x4f4>)
 800e3e6:	8813      	ldrh	r3, [r2, #0]
 800e3e8:	f043 0302 	orr.w	r3, r3, #2
 800e3ec:	8013      	strh	r3, [r2, #0]
						p_cnt++;
 800e3ee:	4b52      	ldr	r3, [pc, #328]	; (800e538 <searchF4+0x4ec>)
 800e3f0:	781b      	ldrb	r3, [r3, #0]
 800e3f2:	3301      	adds	r3, #1
 800e3f4:	b2da      	uxtb	r2, r3
 800e3f6:	4b50      	ldr	r3, [pc, #320]	; (800e538 <searchF4+0x4ec>)
 800e3f8:	701a      	strb	r2, [r3, #0]
 800e3fa:	e025      	b.n	800e448 <searchF4+0x3fc>
					else if((pass[p_cnt] == 64) && (pass[p_cnt+1] != 64) && (MF2.FLAG.HACCEL == 1)){
 800e3fc:	4b4e      	ldr	r3, [pc, #312]	; (800e538 <searchF4+0x4ec>)
 800e3fe:	781b      	ldrb	r3, [r3, #0]
 800e400:	461a      	mov	r2, r3
 800e402:	4b4e      	ldr	r3, [pc, #312]	; (800e53c <searchF4+0x4f0>)
 800e404:	569b      	ldrsb	r3, [r3, r2]
 800e406:	2b40      	cmp	r3, #64	; 0x40
 800e408:	d11b      	bne.n	800e442 <searchF4+0x3f6>
 800e40a:	4b4b      	ldr	r3, [pc, #300]	; (800e538 <searchF4+0x4ec>)
 800e40c:	781b      	ldrb	r3, [r3, #0]
 800e40e:	3301      	adds	r3, #1
 800e410:	4a4a      	ldr	r2, [pc, #296]	; (800e53c <searchF4+0x4f0>)
 800e412:	56d3      	ldrsb	r3, [r2, r3]
 800e414:	2b40      	cmp	r3, #64	; 0x40
 800e416:	d014      	beq.n	800e442 <searchF4+0x3f6>
 800e418:	4b49      	ldr	r3, [pc, #292]	; (800e540 <searchF4+0x4f4>)
 800e41a:	881b      	ldrh	r3, [r3, #0]
 800e41c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800e420:	b2db      	uxtb	r3, r3
 800e422:	2b01      	cmp	r3, #1
 800e424:	d10d      	bne.n	800e442 <searchF4+0x3f6>
						one_sectionVD();
 800e426:	f7f7 fda3 	bl	8005f70 <one_sectionVD>
						MF2.FLAG.HACCEL = 0;
 800e42a:	4a45      	ldr	r2, [pc, #276]	; (800e540 <searchF4+0x4f4>)
 800e42c:	8813      	ldrh	r3, [r2, #0]
 800e42e:	f36f 0341 	bfc	r3, #1, #1
 800e432:	8013      	strh	r3, [r2, #0]
						p_cnt++;
 800e434:	4b40      	ldr	r3, [pc, #256]	; (800e538 <searchF4+0x4ec>)
 800e436:	781b      	ldrb	r3, [r3, #0]
 800e438:	3301      	adds	r3, #1
 800e43a:	b2da      	uxtb	r2, r3
 800e43c:	4b3e      	ldr	r3, [pc, #248]	; (800e538 <searchF4+0x4ec>)
 800e43e:	701a      	strb	r2, [r3, #0]
 800e440:	e002      	b.n	800e448 <searchF4+0x3fc>
						half_sectionV();
 800e442:	f7f7 fc4b 	bl	8005cdc <half_sectionV>
				break;
 800e446:	e7ff      	b.n	800e448 <searchF4+0x3fc>
 800e448:	bf00      	nop
		}

	}while(pass[p_cnt] != -114);
 800e44a:	4b3b      	ldr	r3, [pc, #236]	; (800e538 <searchF4+0x4ec>)
 800e44c:	781b      	ldrb	r3, [r3, #0]
 800e44e:	461a      	mov	r2, r3
 800e450:	4b3a      	ldr	r3, [pc, #232]	; (800e53c <searchF4+0x4f0>)
 800e452:	569b      	ldrsb	r3, [r3, r2]
 800e454:	f113 0f72 	cmn.w	r3, #114	; 0x72
 800e458:	f47f ae32 	bne.w	800e0c0 <searchF4+0x74>

	mouse.x = goal_x;
 800e45c:	4b39      	ldr	r3, [pc, #228]	; (800e544 <searchF4+0x4f8>)
 800e45e:	781a      	ldrb	r2, [r3, #0]
 800e460:	4b39      	ldr	r3, [pc, #228]	; (800e548 <searchF4+0x4fc>)
 800e462:	701a      	strb	r2, [r3, #0]
	mouse.y = goal_y;
 800e464:	4b39      	ldr	r3, [pc, #228]	; (800e54c <searchF4+0x500>)
 800e466:	781a      	ldrb	r2, [r3, #0]
 800e468:	4b37      	ldr	r3, [pc, #220]	; (800e548 <searchF4+0x4fc>)
 800e46a:	705a      	strb	r2, [r3, #1]
	mouse.dir = mouse.dir / 2;
 800e46c:	4b36      	ldr	r3, [pc, #216]	; (800e548 <searchF4+0x4fc>)
 800e46e:	789b      	ldrb	r3, [r3, #2]
 800e470:	b2db      	uxtb	r3, r3
 800e472:	085b      	lsrs	r3, r3, #1
 800e474:	b2da      	uxtb	r2, r3
 800e476:	4b34      	ldr	r3, [pc, #208]	; (800e548 <searchF4+0x4fc>)
 800e478:	709a      	strb	r2, [r3, #2]
	MF.FLAG.XDIR = 0;
 800e47a:	4a35      	ldr	r2, [pc, #212]	; (800e550 <searchF4+0x504>)
 800e47c:	8813      	ldrh	r3, [r2, #0]
 800e47e:	f36f 330c 	bfc	r3, #12, #1
 800e482:	8013      	strh	r3, [r2, #0]

	if(pass[p_cnt-1] != -13 && pass[p_cnt-1] != -14 && pass[p_cnt-1] != -15 && pass[p_cnt-1] != -16){
 800e484:	4b2c      	ldr	r3, [pc, #176]	; (800e538 <searchF4+0x4ec>)
 800e486:	781b      	ldrb	r3, [r3, #0]
 800e488:	3b01      	subs	r3, #1
 800e48a:	4a2c      	ldr	r2, [pc, #176]	; (800e53c <searchF4+0x4f0>)
 800e48c:	56d3      	ldrsb	r3, [r2, r3]
 800e48e:	f113 0f0d 	cmn.w	r3, #13
 800e492:	d039      	beq.n	800e508 <searchF4+0x4bc>
 800e494:	4b28      	ldr	r3, [pc, #160]	; (800e538 <searchF4+0x4ec>)
 800e496:	781b      	ldrb	r3, [r3, #0]
 800e498:	3b01      	subs	r3, #1
 800e49a:	4a28      	ldr	r2, [pc, #160]	; (800e53c <searchF4+0x4f0>)
 800e49c:	56d3      	ldrsb	r3, [r2, r3]
 800e49e:	f113 0f0e 	cmn.w	r3, #14
 800e4a2:	d031      	beq.n	800e508 <searchF4+0x4bc>
 800e4a4:	4b24      	ldr	r3, [pc, #144]	; (800e538 <searchF4+0x4ec>)
 800e4a6:	781b      	ldrb	r3, [r3, #0]
 800e4a8:	3b01      	subs	r3, #1
 800e4aa:	4a24      	ldr	r2, [pc, #144]	; (800e53c <searchF4+0x4f0>)
 800e4ac:	56d3      	ldrsb	r3, [r2, r3]
 800e4ae:	f113 0f0f 	cmn.w	r3, #15
 800e4b2:	d029      	beq.n	800e508 <searchF4+0x4bc>
 800e4b4:	4b20      	ldr	r3, [pc, #128]	; (800e538 <searchF4+0x4ec>)
 800e4b6:	781b      	ldrb	r3, [r3, #0]
 800e4b8:	3b01      	subs	r3, #1
 800e4ba:	4a20      	ldr	r2, [pc, #128]	; (800e53c <searchF4+0x4f0>)
 800e4bc:	56d3      	ldrsb	r3, [r2, r3]
 800e4be:	f113 0f10 	cmn.w	r3, #16
 800e4c2:	d021      	beq.n	800e508 <searchF4+0x4bc>
		for(int j=0; j<goal_mode-1; j++){
 800e4c4:	2300      	movs	r3, #0
 800e4c6:	607b      	str	r3, [r7, #4]
 800e4c8:	e006      	b.n	800e4d8 <searchF4+0x48c>
			one_sectionU();
 800e4ca:	f7f7 fdbb 	bl	8006044 <one_sectionU>
			adv_pos();
 800e4ce:	f000 f849 	bl	800e564 <adv_pos>
		for(int j=0; j<goal_mode-1; j++){
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	3301      	adds	r3, #1
 800e4d6:	607b      	str	r3, [r7, #4]
 800e4d8:	4b1e      	ldr	r3, [pc, #120]	; (800e554 <searchF4+0x508>)
 800e4da:	781b      	ldrb	r3, [r3, #0]
 800e4dc:	3b01      	subs	r3, #1
 800e4de:	687a      	ldr	r2, [r7, #4]
 800e4e0:	429a      	cmp	r2, r3
 800e4e2:	dbf2      	blt.n	800e4ca <searchF4+0x47e>
		}
		half_sectionD();
 800e4e4:	f7f7 fb18 	bl	8005b18 <half_sectionD>
		set_positionF();
 800e4e8:	f7f7 f9da 	bl	80058a0 <set_positionF>

		HAL_Delay(500);
 800e4ec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800e4f0:	f7f2 fd94 	bl	800101c <HAL_Delay>
		rotate_180();											//180
 800e4f4:	f7f7 ff78 	bl	80063e8 <rotate_180>
		driveC2(SETPOS_BACK); 							        //a
 800e4f8:	2064      	movs	r0, #100	; 0x64
 800e4fa:	f7f6 ff6d 	bl	80053d8 <driveC2>
		degree_z = target_degree_z;
 800e4fe:	4b16      	ldr	r3, [pc, #88]	; (800e558 <searchF4+0x50c>)
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	4a16      	ldr	r2, [pc, #88]	; (800e55c <searchF4+0x510>)
 800e504:	6013      	str	r3, [r2, #0]
 800e506:	e00c      	b.n	800e522 <searchF4+0x4d6>
	}else{														//agoal
		HAL_Delay(500);
 800e508:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800e50c:	f7f2 fd86 	bl	800101c <HAL_Delay>
		rotate_180();											//180
 800e510:	f7f7 ff6a 	bl	80063e8 <rotate_180>
		driveC2(SETPOS_BACK); 							        //a
 800e514:	2064      	movs	r0, #100	; 0x64
 800e516:	f7f6 ff5f 	bl	80053d8 <driveC2>
		degree_z = target_degree_z;
 800e51a:	4b0f      	ldr	r3, [pc, #60]	; (800e558 <searchF4+0x50c>)
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	4a0f      	ldr	r2, [pc, #60]	; (800e55c <searchF4+0x510>)
 800e520:	6013      	str	r3, [r2, #0]
	}
	start_mode = 0;
 800e522:	4b0f      	ldr	r3, [pc, #60]	; (800e560 <searchF4+0x514>)
 800e524:	2200      	movs	r2, #0
 800e526:	701a      	strb	r2, [r3, #0]
	goal_mode = 1;
 800e528:	4b0a      	ldr	r3, [pc, #40]	; (800e554 <searchF4+0x508>)
 800e52a:	2201      	movs	r2, #1
 800e52c:	701a      	strb	r2, [r3, #0]
}
 800e52e:	bf00      	nop
 800e530:	3710      	adds	r7, #16
 800e532:	46bd      	mov	sp, r7
 800e534:	bd80      	pop	{r7, pc}
 800e536:	bf00      	nop
 800e538:	200002b0 	.word	0x200002b0
 800e53c:	20000350 	.word	0x20000350
 800e540:	20000f64 	.word	0x20000f64
 800e544:	20000bb0 	.word	0x20000bb0
 800e548:	20000c0c 	.word	0x20000c0c
 800e54c:	20000b4c 	.word	0x20000b4c
 800e550:	20000f68 	.word	0x20000f68
 800e554:	20000bb1 	.word	0x20000bb1
 800e558:	20000bf8 	.word	0x20000bf8
 800e55c:	20000b5c 	.word	0x20000b5c
 800e560:	200015c8 	.word	0x200015c8

0800e564 <adv_pos>:
//adv_pos
//a
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void adv_pos(){
 800e564:	b480      	push	{r7}
 800e566:	af00      	add	r7, sp, #0

	switch(mouse.dir){										//a
 800e568:	4b1a      	ldr	r3, [pc, #104]	; (800e5d4 <adv_pos+0x70>)
 800e56a:	789b      	ldrb	r3, [r3, #2]
 800e56c:	b2db      	uxtb	r3, r3
 800e56e:	2b03      	cmp	r3, #3
 800e570:	d82a      	bhi.n	800e5c8 <adv_pos+0x64>
 800e572:	a201      	add	r2, pc, #4	; (adr r2, 800e578 <adv_pos+0x14>)
 800e574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e578:	0800e589 	.word	0x0800e589
 800e57c:	0800e599 	.word	0x0800e599
 800e580:	0800e5a9 	.word	0x0800e5a9
 800e584:	0800e5b9 	.word	0x0800e5b9
	case 0x00:												//a
		mouse.y++;											//Y
 800e588:	4b12      	ldr	r3, [pc, #72]	; (800e5d4 <adv_pos+0x70>)
 800e58a:	785b      	ldrb	r3, [r3, #1]
 800e58c:	b2db      	uxtb	r3, r3
 800e58e:	3301      	adds	r3, #1
 800e590:	b2da      	uxtb	r2, r3
 800e592:	4b10      	ldr	r3, [pc, #64]	; (800e5d4 <adv_pos+0x70>)
 800e594:	705a      	strb	r2, [r3, #1]
		break;
 800e596:	e017      	b.n	800e5c8 <adv_pos+0x64>
	case 0x01:												//a
		mouse.x++;											//X
 800e598:	4b0e      	ldr	r3, [pc, #56]	; (800e5d4 <adv_pos+0x70>)
 800e59a:	781b      	ldrb	r3, [r3, #0]
 800e59c:	b2db      	uxtb	r3, r3
 800e59e:	3301      	adds	r3, #1
 800e5a0:	b2da      	uxtb	r2, r3
 800e5a2:	4b0c      	ldr	r3, [pc, #48]	; (800e5d4 <adv_pos+0x70>)
 800e5a4:	701a      	strb	r2, [r3, #0]
		break;
 800e5a6:	e00f      	b.n	800e5c8 <adv_pos+0x64>
	case 0x02:												//a
		mouse.y--;											//Y
 800e5a8:	4b0a      	ldr	r3, [pc, #40]	; (800e5d4 <adv_pos+0x70>)
 800e5aa:	785b      	ldrb	r3, [r3, #1]
 800e5ac:	b2db      	uxtb	r3, r3
 800e5ae:	3b01      	subs	r3, #1
 800e5b0:	b2da      	uxtb	r2, r3
 800e5b2:	4b08      	ldr	r3, [pc, #32]	; (800e5d4 <adv_pos+0x70>)
 800e5b4:	705a      	strb	r2, [r3, #1]
		break;
 800e5b6:	e007      	b.n	800e5c8 <adv_pos+0x64>
	case 0x03:												//a
		mouse.x--;											//X
 800e5b8:	4b06      	ldr	r3, [pc, #24]	; (800e5d4 <adv_pos+0x70>)
 800e5ba:	781b      	ldrb	r3, [r3, #0]
 800e5bc:	b2db      	uxtb	r3, r3
 800e5be:	3b01      	subs	r3, #1
 800e5c0:	b2da      	uxtb	r2, r3
 800e5c2:	4b04      	ldr	r3, [pc, #16]	; (800e5d4 <adv_pos+0x70>)
 800e5c4:	701a      	strb	r2, [r3, #0]
		break;
 800e5c6:	bf00      	nop
	}
}
 800e5c8:	bf00      	nop
 800e5ca:	46bd      	mov	sp, r7
 800e5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5d0:	4770      	bx	lr
 800e5d2:	bf00      	nop
 800e5d4:	20000c0c 	.word	0x20000c0c

0800e5d8 <conf_route>:
//conf_route
//a
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void conf_route(){
 800e5d8:	b580      	push	{r7, lr}
 800e5da:	af00      	add	r7, sp, #0

	//----a----
	write_map();
 800e5dc:	f000 f886 	bl	800e6ec <write_map>

	//----a----
	if(wall_info & route[r_cnt]){
 800e5e0:	4b09      	ldr	r3, [pc, #36]	; (800e608 <conf_route+0x30>)
 800e5e2:	781b      	ldrb	r3, [r3, #0]
 800e5e4:	461a      	mov	r2, r3
 800e5e6:	4b09      	ldr	r3, [pc, #36]	; (800e60c <conf_route+0x34>)
 800e5e8:	5c9a      	ldrb	r2, [r3, r2]
 800e5ea:	4b09      	ldr	r3, [pc, #36]	; (800e610 <conf_route+0x38>)
 800e5ec:	781b      	ldrb	r3, [r3, #0]
 800e5ee:	4013      	ands	r3, r2
 800e5f0:	b2db      	uxtb	r3, r3
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d006      	beq.n	800e604 <conf_route+0x2c>
		make_smap();										//a
 800e5f6:	f000 fa6d 	bl	800ead4 <make_smap>
		make_route();										//a
 800e5fa:	f000 fe27 	bl	800f24c <make_route>
		r_cnt = 0;											//a0
 800e5fe:	4b02      	ldr	r3, [pc, #8]	; (800e608 <conf_route+0x30>)
 800e600:	2200      	movs	r2, #0
 800e602:	701a      	strb	r2, [r3, #0]
	}
}
 800e604:	bf00      	nop
 800e606:	bd80      	pop	{r7, pc}
 800e608:	200015d0 	.word	0x200015d0
 800e60c:	20000c54 	.word	0x20000c54
 800e610:	200002c8 	.word	0x200002c8

0800e614 <map_Init>:
//map_Init
//amap[][]
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void map_Init(){
 800e614:	b480      	push	{r7}
 800e616:	b083      	sub	sp, #12
 800e618:	af00      	add	r7, sp, #0
	//====a====
	uint8_t x, y;											//for

	//====a====
	//a
	for(y = 0; y <= 15; y++){								//aY
 800e61a:	2300      	movs	r3, #0
 800e61c:	71bb      	strb	r3, [r7, #6]
 800e61e:	e013      	b.n	800e648 <map_Init+0x34>
		for(x = 0; x <= 15; x++){							//aX
 800e620:	2300      	movs	r3, #0
 800e622:	71fb      	strb	r3, [r7, #7]
 800e624:	e00a      	b.n	800e63c <map_Init+0x28>
			map[y][x] = 0xf0;								//a4241
 800e626:	79ba      	ldrb	r2, [r7, #6]
 800e628:	79fb      	ldrb	r3, [r7, #7]
 800e62a:	492f      	ldr	r1, [pc, #188]	; (800e6e8 <map_Init+0xd4>)
 800e62c:	0112      	lsls	r2, r2, #4
 800e62e:	440a      	add	r2, r1
 800e630:	4413      	add	r3, r2
 800e632:	22f0      	movs	r2, #240	; 0xf0
 800e634:	701a      	strb	r2, [r3, #0]
		for(x = 0; x <= 15; x++){							//aX
 800e636:	79fb      	ldrb	r3, [r7, #7]
 800e638:	3301      	adds	r3, #1
 800e63a:	71fb      	strb	r3, [r7, #7]
 800e63c:	79fb      	ldrb	r3, [r7, #7]
 800e63e:	2b0f      	cmp	r3, #15
 800e640:	d9f1      	bls.n	800e626 <map_Init+0x12>
	for(y = 0; y <= 15; y++){								//aY
 800e642:	79bb      	ldrb	r3, [r7, #6]
 800e644:	3301      	adds	r3, #1
 800e646:	71bb      	strb	r3, [r7, #6]
 800e648:	79bb      	ldrb	r3, [r7, #6]
 800e64a:	2b0f      	cmp	r3, #15
 800e64c:	d9e8      	bls.n	800e620 <map_Init+0xc>
		}
	}

	//a
	for(y = 0; y <= 15; y++){								//aY
 800e64e:	2300      	movs	r3, #0
 800e650:	71bb      	strb	r3, [r7, #6]
 800e652:	e020      	b.n	800e696 <map_Init+0x82>
		map[y][0] |= 0xf1;									//a
 800e654:	79bb      	ldrb	r3, [r7, #6]
 800e656:	4a24      	ldr	r2, [pc, #144]	; (800e6e8 <map_Init+0xd4>)
 800e658:	011b      	lsls	r3, r3, #4
 800e65a:	4413      	add	r3, r2
 800e65c:	781a      	ldrb	r2, [r3, #0]
 800e65e:	79bb      	ldrb	r3, [r7, #6]
 800e660:	f062 020e 	orn	r2, r2, #14
 800e664:	b2d1      	uxtb	r1, r2
 800e666:	4a20      	ldr	r2, [pc, #128]	; (800e6e8 <map_Init+0xd4>)
 800e668:	011b      	lsls	r3, r3, #4
 800e66a:	4413      	add	r3, r2
 800e66c:	460a      	mov	r2, r1
 800e66e:	701a      	strb	r2, [r3, #0]
		map[y][15] |= 0xf4;									//a
 800e670:	79bb      	ldrb	r3, [r7, #6]
 800e672:	4a1d      	ldr	r2, [pc, #116]	; (800e6e8 <map_Init+0xd4>)
 800e674:	011b      	lsls	r3, r3, #4
 800e676:	4413      	add	r3, r2
 800e678:	330f      	adds	r3, #15
 800e67a:	781a      	ldrb	r2, [r3, #0]
 800e67c:	79bb      	ldrb	r3, [r7, #6]
 800e67e:	f062 020b 	orn	r2, r2, #11
 800e682:	b2d1      	uxtb	r1, r2
 800e684:	4a18      	ldr	r2, [pc, #96]	; (800e6e8 <map_Init+0xd4>)
 800e686:	011b      	lsls	r3, r3, #4
 800e688:	4413      	add	r3, r2
 800e68a:	330f      	adds	r3, #15
 800e68c:	460a      	mov	r2, r1
 800e68e:	701a      	strb	r2, [r3, #0]
	for(y = 0; y <= 15; y++){								//aY
 800e690:	79bb      	ldrb	r3, [r7, #6]
 800e692:	3301      	adds	r3, #1
 800e694:	71bb      	strb	r3, [r7, #6]
 800e696:	79bb      	ldrb	r3, [r7, #6]
 800e698:	2b0f      	cmp	r3, #15
 800e69a:	d9db      	bls.n	800e654 <map_Init+0x40>
	}
	for(x = 0; x <= 15; x++){								//aX
 800e69c:	2300      	movs	r3, #0
 800e69e:	71fb      	strb	r3, [r7, #7]
 800e6a0:	e019      	b.n	800e6d6 <map_Init+0xc2>
		map[0][x] |= 0xf2;									//a
 800e6a2:	79fb      	ldrb	r3, [r7, #7]
 800e6a4:	4a10      	ldr	r2, [pc, #64]	; (800e6e8 <map_Init+0xd4>)
 800e6a6:	5cd2      	ldrb	r2, [r2, r3]
 800e6a8:	79fb      	ldrb	r3, [r7, #7]
 800e6aa:	f062 020d 	orn	r2, r2, #13
 800e6ae:	b2d1      	uxtb	r1, r2
 800e6b0:	4a0d      	ldr	r2, [pc, #52]	; (800e6e8 <map_Init+0xd4>)
 800e6b2:	54d1      	strb	r1, [r2, r3]
		map[15][x] |= 0xf8;									//a
 800e6b4:	79fb      	ldrb	r3, [r7, #7]
 800e6b6:	4a0c      	ldr	r2, [pc, #48]	; (800e6e8 <map_Init+0xd4>)
 800e6b8:	4413      	add	r3, r2
 800e6ba:	f893 20f0 	ldrb.w	r2, [r3, #240]	; 0xf0
 800e6be:	79fb      	ldrb	r3, [r7, #7]
 800e6c0:	f062 0207 	orn	r2, r2, #7
 800e6c4:	b2d1      	uxtb	r1, r2
 800e6c6:	4a08      	ldr	r2, [pc, #32]	; (800e6e8 <map_Init+0xd4>)
 800e6c8:	4413      	add	r3, r2
 800e6ca:	460a      	mov	r2, r1
 800e6cc:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	for(x = 0; x <= 15; x++){								//aX
 800e6d0:	79fb      	ldrb	r3, [r7, #7]
 800e6d2:	3301      	adds	r3, #1
 800e6d4:	71fb      	strb	r3, [r7, #7]
 800e6d6:	79fb      	ldrb	r3, [r7, #7]
 800e6d8:	2b0f      	cmp	r3, #15
 800e6da:	d9e2      	bls.n	800e6a2 <map_Init+0x8e>
	}
}
 800e6dc:	bf00      	nop
 800e6de:	370c      	adds	r7, #12
 800e6e0:	46bd      	mov	sp, r7
 800e6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6e6:	4770      	bx	lr
 800e6e8:	200001ac 	.word	0x200001ac

0800e6ec <write_map>:
//write_map
//a
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void write_map(){
 800e6ec:	b490      	push	{r4, r7}
 800e6ee:	b082      	sub	sp, #8
 800e6f0:	af00      	add	r7, sp, #0

	//====a====
	uint8_t m_temp;											//a

	//====a====
	m_temp = (wall_info >> mouse.dir) & 0x0f;				//amouse.dir4bit
 800e6f2:	4b8f      	ldr	r3, [pc, #572]	; (800e930 <write_map+0x244>)
 800e6f4:	781b      	ldrb	r3, [r3, #0]
 800e6f6:	461a      	mov	r2, r3
 800e6f8:	4b8e      	ldr	r3, [pc, #568]	; (800e934 <write_map+0x248>)
 800e6fa:	789b      	ldrb	r3, [r3, #2]
 800e6fc:	b2db      	uxtb	r3, r3
 800e6fe:	fa42 f303 	asr.w	r3, r2, r3
 800e702:	b2db      	uxtb	r3, r3
 800e704:	f003 030f 	and.w	r3, r3, #15
 800e708:	71fb      	strb	r3, [r7, #7]
	m_temp |= (m_temp << 4);								//a4bit4bitm_tempNESW
 800e70a:	79fb      	ldrb	r3, [r7, #7]
 800e70c:	011b      	lsls	r3, r3, #4
 800e70e:	b25a      	sxtb	r2, r3
 800e710:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e714:	4313      	orrs	r3, r2
 800e716:	b25b      	sxtb	r3, r3
 800e718:	71fb      	strb	r3, [r7, #7]

	//====a====
	map[mouse.y][mouse.x] = m_temp; 						//a
 800e71a:	4b86      	ldr	r3, [pc, #536]	; (800e934 <write_map+0x248>)
 800e71c:	785b      	ldrb	r3, [r3, #1]
 800e71e:	b2db      	uxtb	r3, r3
 800e720:	4618      	mov	r0, r3
 800e722:	4b84      	ldr	r3, [pc, #528]	; (800e934 <write_map+0x248>)
 800e724:	781b      	ldrb	r3, [r3, #0]
 800e726:	b2db      	uxtb	r3, r3
 800e728:	4619      	mov	r1, r3
 800e72a:	4a83      	ldr	r2, [pc, #524]	; (800e938 <write_map+0x24c>)
 800e72c:	0103      	lsls	r3, r0, #4
 800e72e:	4413      	add	r3, r2
 800e730:	440b      	add	r3, r1
 800e732:	79fa      	ldrb	r2, [r7, #7]
 800e734:	701a      	strb	r2, [r3, #0]
	//----a----
	//a
	if(mouse.y != 15){										//a
 800e736:	4b7f      	ldr	r3, [pc, #508]	; (800e934 <write_map+0x248>)
 800e738:	785b      	ldrb	r3, [r3, #1]
 800e73a:	b2db      	uxtb	r3, r3
 800e73c:	2b0f      	cmp	r3, #15
 800e73e:	d039      	beq.n	800e7b4 <write_map+0xc8>
		if(m_temp & 0x88){									//a
 800e740:	79fb      	ldrb	r3, [r7, #7]
 800e742:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800e746:	2b00      	cmp	r3, #0
 800e748:	d01a      	beq.n	800e780 <write_map+0x94>
			map[mouse.y + 1][mouse.x] |= 0x22;				//a
 800e74a:	4b7a      	ldr	r3, [pc, #488]	; (800e934 <write_map+0x248>)
 800e74c:	785b      	ldrb	r3, [r3, #1]
 800e74e:	b2d8      	uxtb	r0, r3
 800e750:	4603      	mov	r3, r0
 800e752:	3301      	adds	r3, #1
 800e754:	4a77      	ldr	r2, [pc, #476]	; (800e934 <write_map+0x248>)
 800e756:	7812      	ldrb	r2, [r2, #0]
 800e758:	b2d1      	uxtb	r1, r2
 800e75a:	460c      	mov	r4, r1
 800e75c:	4a76      	ldr	r2, [pc, #472]	; (800e938 <write_map+0x24c>)
 800e75e:	011b      	lsls	r3, r3, #4
 800e760:	4413      	add	r3, r2
 800e762:	4423      	add	r3, r4
 800e764:	781a      	ldrb	r2, [r3, #0]
 800e766:	4603      	mov	r3, r0
 800e768:	3301      	adds	r3, #1
 800e76a:	4608      	mov	r0, r1
 800e76c:	f042 0222 	orr.w	r2, r2, #34	; 0x22
 800e770:	b2d1      	uxtb	r1, r2
 800e772:	4a71      	ldr	r2, [pc, #452]	; (800e938 <write_map+0x24c>)
 800e774:	011b      	lsls	r3, r3, #4
 800e776:	4413      	add	r3, r2
 800e778:	4403      	add	r3, r0
 800e77a:	460a      	mov	r2, r1
 800e77c:	701a      	strb	r2, [r3, #0]
 800e77e:	e019      	b.n	800e7b4 <write_map+0xc8>
		}else{												//a
			map[mouse.y + 1][mouse.x] &= 0xDD;				//a
 800e780:	4b6c      	ldr	r3, [pc, #432]	; (800e934 <write_map+0x248>)
 800e782:	785b      	ldrb	r3, [r3, #1]
 800e784:	b2d8      	uxtb	r0, r3
 800e786:	4603      	mov	r3, r0
 800e788:	3301      	adds	r3, #1
 800e78a:	4a6a      	ldr	r2, [pc, #424]	; (800e934 <write_map+0x248>)
 800e78c:	7812      	ldrb	r2, [r2, #0]
 800e78e:	b2d1      	uxtb	r1, r2
 800e790:	460c      	mov	r4, r1
 800e792:	4a69      	ldr	r2, [pc, #420]	; (800e938 <write_map+0x24c>)
 800e794:	011b      	lsls	r3, r3, #4
 800e796:	4413      	add	r3, r2
 800e798:	4423      	add	r3, r4
 800e79a:	781a      	ldrb	r2, [r3, #0]
 800e79c:	4603      	mov	r3, r0
 800e79e:	3301      	adds	r3, #1
 800e7a0:	4608      	mov	r0, r1
 800e7a2:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 800e7a6:	b2d1      	uxtb	r1, r2
 800e7a8:	4a63      	ldr	r2, [pc, #396]	; (800e938 <write_map+0x24c>)
 800e7aa:	011b      	lsls	r3, r3, #4
 800e7ac:	4413      	add	r3, r2
 800e7ae:	4403      	add	r3, r0
 800e7b0:	460a      	mov	r2, r1
 800e7b2:	701a      	strb	r2, [r3, #0]
		}
	}
	//a
	if(mouse.x != 15){										//a
 800e7b4:	4b5f      	ldr	r3, [pc, #380]	; (800e934 <write_map+0x248>)
 800e7b6:	781b      	ldrb	r3, [r3, #0]
 800e7b8:	b2db      	uxtb	r3, r3
 800e7ba:	2b0f      	cmp	r3, #15
 800e7bc:	d037      	beq.n	800e82e <write_map+0x142>
		if(m_temp & 0x44){									//a
 800e7be:	79fb      	ldrb	r3, [r7, #7]
 800e7c0:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d019      	beq.n	800e7fc <write_map+0x110>
			map[mouse.y][mouse.x + 1] |= 0x11;				//a
 800e7c8:	4b5a      	ldr	r3, [pc, #360]	; (800e934 <write_map+0x248>)
 800e7ca:	785b      	ldrb	r3, [r3, #1]
 800e7cc:	b2dc      	uxtb	r4, r3
 800e7ce:	4622      	mov	r2, r4
 800e7d0:	4b58      	ldr	r3, [pc, #352]	; (800e934 <write_map+0x248>)
 800e7d2:	781b      	ldrb	r3, [r3, #0]
 800e7d4:	b2d8      	uxtb	r0, r3
 800e7d6:	4603      	mov	r3, r0
 800e7d8:	3301      	adds	r3, #1
 800e7da:	4957      	ldr	r1, [pc, #348]	; (800e938 <write_map+0x24c>)
 800e7dc:	0112      	lsls	r2, r2, #4
 800e7de:	440a      	add	r2, r1
 800e7e0:	4413      	add	r3, r2
 800e7e2:	781a      	ldrb	r2, [r3, #0]
 800e7e4:	4603      	mov	r3, r0
 800e7e6:	3301      	adds	r3, #1
 800e7e8:	f042 0211 	orr.w	r2, r2, #17
 800e7ec:	b2d0      	uxtb	r0, r2
 800e7ee:	4952      	ldr	r1, [pc, #328]	; (800e938 <write_map+0x24c>)
 800e7f0:	0122      	lsls	r2, r4, #4
 800e7f2:	440a      	add	r2, r1
 800e7f4:	4413      	add	r3, r2
 800e7f6:	4602      	mov	r2, r0
 800e7f8:	701a      	strb	r2, [r3, #0]
 800e7fa:	e018      	b.n	800e82e <write_map+0x142>
		}else{												//a
			map[mouse.y][mouse.x + 1] &= 0xEE;				//a
 800e7fc:	4b4d      	ldr	r3, [pc, #308]	; (800e934 <write_map+0x248>)
 800e7fe:	785b      	ldrb	r3, [r3, #1]
 800e800:	b2dc      	uxtb	r4, r3
 800e802:	4622      	mov	r2, r4
 800e804:	4b4b      	ldr	r3, [pc, #300]	; (800e934 <write_map+0x248>)
 800e806:	781b      	ldrb	r3, [r3, #0]
 800e808:	b2d8      	uxtb	r0, r3
 800e80a:	4603      	mov	r3, r0
 800e80c:	3301      	adds	r3, #1
 800e80e:	494a      	ldr	r1, [pc, #296]	; (800e938 <write_map+0x24c>)
 800e810:	0112      	lsls	r2, r2, #4
 800e812:	440a      	add	r2, r1
 800e814:	4413      	add	r3, r2
 800e816:	781a      	ldrb	r2, [r3, #0]
 800e818:	4603      	mov	r3, r0
 800e81a:	3301      	adds	r3, #1
 800e81c:	f022 0211 	bic.w	r2, r2, #17
 800e820:	b2d0      	uxtb	r0, r2
 800e822:	4945      	ldr	r1, [pc, #276]	; (800e938 <write_map+0x24c>)
 800e824:	0122      	lsls	r2, r4, #4
 800e826:	440a      	add	r2, r1
 800e828:	4413      	add	r3, r2
 800e82a:	4602      	mov	r2, r0
 800e82c:	701a      	strb	r2, [r3, #0]
		}
	}
	//a
	if(mouse.y != 0){										//a
 800e82e:	4b41      	ldr	r3, [pc, #260]	; (800e934 <write_map+0x248>)
 800e830:	785b      	ldrb	r3, [r3, #1]
 800e832:	b2db      	uxtb	r3, r3
 800e834:	2b00      	cmp	r3, #0
 800e836:	d039      	beq.n	800e8ac <write_map+0x1c0>
		if(m_temp & 0x22){									//a
 800e838:	79fb      	ldrb	r3, [r7, #7]
 800e83a:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d01a      	beq.n	800e878 <write_map+0x18c>
			map[mouse.y - 1][mouse.x] |= 0x88;				//a
 800e842:	4b3c      	ldr	r3, [pc, #240]	; (800e934 <write_map+0x248>)
 800e844:	785b      	ldrb	r3, [r3, #1]
 800e846:	b2d8      	uxtb	r0, r3
 800e848:	4603      	mov	r3, r0
 800e84a:	3b01      	subs	r3, #1
 800e84c:	4a39      	ldr	r2, [pc, #228]	; (800e934 <write_map+0x248>)
 800e84e:	7812      	ldrb	r2, [r2, #0]
 800e850:	b2d1      	uxtb	r1, r2
 800e852:	460c      	mov	r4, r1
 800e854:	4a38      	ldr	r2, [pc, #224]	; (800e938 <write_map+0x24c>)
 800e856:	011b      	lsls	r3, r3, #4
 800e858:	4413      	add	r3, r2
 800e85a:	4423      	add	r3, r4
 800e85c:	781a      	ldrb	r2, [r3, #0]
 800e85e:	4603      	mov	r3, r0
 800e860:	3b01      	subs	r3, #1
 800e862:	4608      	mov	r0, r1
 800e864:	f062 0277 	orn	r2, r2, #119	; 0x77
 800e868:	b2d1      	uxtb	r1, r2
 800e86a:	4a33      	ldr	r2, [pc, #204]	; (800e938 <write_map+0x24c>)
 800e86c:	011b      	lsls	r3, r3, #4
 800e86e:	4413      	add	r3, r2
 800e870:	4403      	add	r3, r0
 800e872:	460a      	mov	r2, r1
 800e874:	701a      	strb	r2, [r3, #0]
 800e876:	e019      	b.n	800e8ac <write_map+0x1c0>
		}else{												//a
			map[mouse.y - 1][mouse.x] &= 0x77;				//a
 800e878:	4b2e      	ldr	r3, [pc, #184]	; (800e934 <write_map+0x248>)
 800e87a:	785b      	ldrb	r3, [r3, #1]
 800e87c:	b2d8      	uxtb	r0, r3
 800e87e:	4603      	mov	r3, r0
 800e880:	3b01      	subs	r3, #1
 800e882:	4a2c      	ldr	r2, [pc, #176]	; (800e934 <write_map+0x248>)
 800e884:	7812      	ldrb	r2, [r2, #0]
 800e886:	b2d1      	uxtb	r1, r2
 800e888:	460c      	mov	r4, r1
 800e88a:	4a2b      	ldr	r2, [pc, #172]	; (800e938 <write_map+0x24c>)
 800e88c:	011b      	lsls	r3, r3, #4
 800e88e:	4413      	add	r3, r2
 800e890:	4423      	add	r3, r4
 800e892:	781a      	ldrb	r2, [r3, #0]
 800e894:	4603      	mov	r3, r0
 800e896:	3b01      	subs	r3, #1
 800e898:	4608      	mov	r0, r1
 800e89a:	f002 0277 	and.w	r2, r2, #119	; 0x77
 800e89e:	b2d1      	uxtb	r1, r2
 800e8a0:	4a25      	ldr	r2, [pc, #148]	; (800e938 <write_map+0x24c>)
 800e8a2:	011b      	lsls	r3, r3, #4
 800e8a4:	4413      	add	r3, r2
 800e8a6:	4403      	add	r3, r0
 800e8a8:	460a      	mov	r2, r1
 800e8aa:	701a      	strb	r2, [r3, #0]
		}
	}
	//a
	if(mouse.x != 0){										//a
 800e8ac:	4b21      	ldr	r3, [pc, #132]	; (800e934 <write_map+0x248>)
 800e8ae:	781b      	ldrb	r3, [r3, #0]
 800e8b0:	b2db      	uxtb	r3, r3
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	d037      	beq.n	800e926 <write_map+0x23a>
		if(m_temp & 0x11){									//a
 800e8b6:	79fb      	ldrb	r3, [r7, #7]
 800e8b8:	f003 0311 	and.w	r3, r3, #17
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d019      	beq.n	800e8f4 <write_map+0x208>
			map[mouse.y][mouse.x - 1] |= 0x44;				//a
 800e8c0:	4b1c      	ldr	r3, [pc, #112]	; (800e934 <write_map+0x248>)
 800e8c2:	785b      	ldrb	r3, [r3, #1]
 800e8c4:	b2dc      	uxtb	r4, r3
 800e8c6:	4622      	mov	r2, r4
 800e8c8:	4b1a      	ldr	r3, [pc, #104]	; (800e934 <write_map+0x248>)
 800e8ca:	781b      	ldrb	r3, [r3, #0]
 800e8cc:	b2d8      	uxtb	r0, r3
 800e8ce:	4603      	mov	r3, r0
 800e8d0:	3b01      	subs	r3, #1
 800e8d2:	4919      	ldr	r1, [pc, #100]	; (800e938 <write_map+0x24c>)
 800e8d4:	0112      	lsls	r2, r2, #4
 800e8d6:	440a      	add	r2, r1
 800e8d8:	4413      	add	r3, r2
 800e8da:	781a      	ldrb	r2, [r3, #0]
 800e8dc:	4603      	mov	r3, r0
 800e8de:	3b01      	subs	r3, #1
 800e8e0:	f042 0244 	orr.w	r2, r2, #68	; 0x44
 800e8e4:	b2d0      	uxtb	r0, r2
 800e8e6:	4914      	ldr	r1, [pc, #80]	; (800e938 <write_map+0x24c>)
 800e8e8:	0122      	lsls	r2, r4, #4
 800e8ea:	440a      	add	r2, r1
 800e8ec:	4413      	add	r3, r2
 800e8ee:	4602      	mov	r2, r0
 800e8f0:	701a      	strb	r2, [r3, #0]
		}else{												//a
			map[mouse.y][mouse.x - 1] &= 0xBB;				//a
		}
	}
}
 800e8f2:	e018      	b.n	800e926 <write_map+0x23a>
			map[mouse.y][mouse.x - 1] &= 0xBB;				//a
 800e8f4:	4b0f      	ldr	r3, [pc, #60]	; (800e934 <write_map+0x248>)
 800e8f6:	785b      	ldrb	r3, [r3, #1]
 800e8f8:	b2dc      	uxtb	r4, r3
 800e8fa:	4622      	mov	r2, r4
 800e8fc:	4b0d      	ldr	r3, [pc, #52]	; (800e934 <write_map+0x248>)
 800e8fe:	781b      	ldrb	r3, [r3, #0]
 800e900:	b2d8      	uxtb	r0, r3
 800e902:	4603      	mov	r3, r0
 800e904:	3b01      	subs	r3, #1
 800e906:	490c      	ldr	r1, [pc, #48]	; (800e938 <write_map+0x24c>)
 800e908:	0112      	lsls	r2, r2, #4
 800e90a:	440a      	add	r2, r1
 800e90c:	4413      	add	r3, r2
 800e90e:	781a      	ldrb	r2, [r3, #0]
 800e910:	4603      	mov	r3, r0
 800e912:	3b01      	subs	r3, #1
 800e914:	f022 0244 	bic.w	r2, r2, #68	; 0x44
 800e918:	b2d0      	uxtb	r0, r2
 800e91a:	4907      	ldr	r1, [pc, #28]	; (800e938 <write_map+0x24c>)
 800e91c:	0122      	lsls	r2, r4, #4
 800e91e:	440a      	add	r2, r1
 800e920:	4413      	add	r3, r2
 800e922:	4602      	mov	r2, r0
 800e924:	701a      	strb	r2, [r3, #0]
}
 800e926:	bf00      	nop
 800e928:	3708      	adds	r7, #8
 800e92a:	46bd      	mov	sp, r7
 800e92c:	bc90      	pop	{r4, r7}
 800e92e:	4770      	bx	lr
 800e930:	200002c8 	.word	0x200002c8
 800e934:	20000c0c 	.word	0x20000c0c
 800e938:	200001ac 	.word	0x200001ac

0800e93c <turn_dir>:
//turn_dir
//a
//a1t_pat  (search.h)
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void turn_dir(uint8_t t_pat, uint8_t t_mode){
 800e93c:	b480      	push	{r7}
 800e93e:	b083      	sub	sp, #12
 800e940:	af00      	add	r7, sp, #0
 800e942:	4603      	mov	r3, r0
 800e944:	460a      	mov	r2, r1
 800e946:	71fb      	strb	r3, [r7, #7]
 800e948:	4613      	mov	r3, r2
 800e94a:	71bb      	strb	r3, [r7, #6]

	//====a====
	if(t_mode < 2){												//4
 800e94c:	79bb      	ldrb	r3, [r7, #6]
 800e94e:	2b01      	cmp	r3, #1
 800e950:	d837      	bhi.n	800e9c2 <turn_dir+0x86>
		mouse.dir = (mouse.dir + t_pat) & 0x03;					//amouse.dir
 800e952:	4b5a      	ldr	r3, [pc, #360]	; (800eabc <turn_dir+0x180>)
 800e954:	789b      	ldrb	r3, [r3, #2]
 800e956:	b2da      	uxtb	r2, r3
 800e958:	79fb      	ldrb	r3, [r7, #7]
 800e95a:	4413      	add	r3, r2
 800e95c:	b2db      	uxtb	r3, r3
 800e95e:	f003 0303 	and.w	r3, r3, #3
 800e962:	b2da      	uxtb	r2, r3
 800e964:	4b55      	ldr	r3, [pc, #340]	; (800eabc <turn_dir+0x180>)
 800e966:	709a      	strb	r2, [r3, #2]
		if(t_mode == 1){
 800e968:	79bb      	ldrb	r3, [r7, #6]
 800e96a:	2b01      	cmp	r3, #1
 800e96c:	f040 809f 	bne.w	800eaae <turn_dir+0x172>
			if(t_pat == 0x01) target_degree_z -= 90.5;			//a+90
 800e970:	79fb      	ldrb	r3, [r7, #7]
 800e972:	2b01      	cmp	r3, #1
 800e974:	d109      	bne.n	800e98a <turn_dir+0x4e>
 800e976:	4b52      	ldr	r3, [pc, #328]	; (800eac0 <turn_dir+0x184>)
 800e978:	edd3 7a00 	vldr	s15, [r3]
 800e97c:	ed9f 7a51 	vldr	s14, [pc, #324]	; 800eac4 <turn_dir+0x188>
 800e980:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e984:	4b4e      	ldr	r3, [pc, #312]	; (800eac0 <turn_dir+0x184>)
 800e986:	edc3 7a00 	vstr	s15, [r3]
			if(t_pat == 0xff) target_degree_z += 90.5;			//a+90
 800e98a:	79fb      	ldrb	r3, [r7, #7]
 800e98c:	2bff      	cmp	r3, #255	; 0xff
 800e98e:	d109      	bne.n	800e9a4 <turn_dir+0x68>
 800e990:	4b4b      	ldr	r3, [pc, #300]	; (800eac0 <turn_dir+0x184>)
 800e992:	edd3 7a00 	vldr	s15, [r3]
 800e996:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 800eac4 <turn_dir+0x188>
 800e99a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e99e:	4b48      	ldr	r3, [pc, #288]	; (800eac0 <turn_dir+0x184>)
 800e9a0:	edc3 7a00 	vstr	s15, [r3]
			if(t_pat == 0x02) target_degree_z -= 181;			//a+180
 800e9a4:	79fb      	ldrb	r3, [r7, #7]
 800e9a6:	2b02      	cmp	r3, #2
 800e9a8:	f040 8081 	bne.w	800eaae <turn_dir+0x172>
 800e9ac:	4b44      	ldr	r3, [pc, #272]	; (800eac0 <turn_dir+0x184>)
 800e9ae:	edd3 7a00 	vldr	s15, [r3]
 800e9b2:	ed9f 7a45 	vldr	s14, [pc, #276]	; 800eac8 <turn_dir+0x18c>
 800e9b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e9ba:	4b41      	ldr	r3, [pc, #260]	; (800eac0 <turn_dir+0x184>)
 800e9bc:	edc3 7a00 	vstr	s15, [r3]
			if(t_pat == 0xfe) target_degree_z += 90.5;			//a+90
			if(t_pat == 0xfd) target_degree_z += 135.75;		//a+180
			if(t_pat == 0xfc) target_degree_z += 181;			//a+180
		}
	}
}
 800e9c0:	e075      	b.n	800eaae <turn_dir+0x172>
		mouse.dir = (mouse.dir + t_pat) & 0x07;					//amouse.dir
 800e9c2:	4b3e      	ldr	r3, [pc, #248]	; (800eabc <turn_dir+0x180>)
 800e9c4:	789b      	ldrb	r3, [r3, #2]
 800e9c6:	b2da      	uxtb	r2, r3
 800e9c8:	79fb      	ldrb	r3, [r7, #7]
 800e9ca:	4413      	add	r3, r2
 800e9cc:	b2db      	uxtb	r3, r3
 800e9ce:	f003 0307 	and.w	r3, r3, #7
 800e9d2:	b2da      	uxtb	r2, r3
 800e9d4:	4b39      	ldr	r3, [pc, #228]	; (800eabc <turn_dir+0x180>)
 800e9d6:	709a      	strb	r2, [r3, #2]
		if(t_mode == 3){
 800e9d8:	79bb      	ldrb	r3, [r7, #6]
 800e9da:	2b03      	cmp	r3, #3
 800e9dc:	d167      	bne.n	800eaae <turn_dir+0x172>
			if(t_pat == 0x01) target_degree_z -= 45.25;			//a+90
 800e9de:	79fb      	ldrb	r3, [r7, #7]
 800e9e0:	2b01      	cmp	r3, #1
 800e9e2:	d109      	bne.n	800e9f8 <turn_dir+0xbc>
 800e9e4:	4b36      	ldr	r3, [pc, #216]	; (800eac0 <turn_dir+0x184>)
 800e9e6:	edd3 7a00 	vldr	s15, [r3]
 800e9ea:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800eacc <turn_dir+0x190>
 800e9ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e9f2:	4b33      	ldr	r3, [pc, #204]	; (800eac0 <turn_dir+0x184>)
 800e9f4:	edc3 7a00 	vstr	s15, [r3]
			if(t_pat == 0x02) target_degree_z -= 90.5;			//a+90
 800e9f8:	79fb      	ldrb	r3, [r7, #7]
 800e9fa:	2b02      	cmp	r3, #2
 800e9fc:	d109      	bne.n	800ea12 <turn_dir+0xd6>
 800e9fe:	4b30      	ldr	r3, [pc, #192]	; (800eac0 <turn_dir+0x184>)
 800ea00:	edd3 7a00 	vldr	s15, [r3]
 800ea04:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800eac4 <turn_dir+0x188>
 800ea08:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ea0c:	4b2c      	ldr	r3, [pc, #176]	; (800eac0 <turn_dir+0x184>)
 800ea0e:	edc3 7a00 	vstr	s15, [r3]
			if(t_pat == 0x03) target_degree_z -= 135.75;		//a+180
 800ea12:	79fb      	ldrb	r3, [r7, #7]
 800ea14:	2b03      	cmp	r3, #3
 800ea16:	d109      	bne.n	800ea2c <turn_dir+0xf0>
 800ea18:	4b29      	ldr	r3, [pc, #164]	; (800eac0 <turn_dir+0x184>)
 800ea1a:	edd3 7a00 	vldr	s15, [r3]
 800ea1e:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800ead0 <turn_dir+0x194>
 800ea22:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ea26:	4b26      	ldr	r3, [pc, #152]	; (800eac0 <turn_dir+0x184>)
 800ea28:	edc3 7a00 	vstr	s15, [r3]
			if(t_pat == 0x04) target_degree_z -= 181;			//a+180
 800ea2c:	79fb      	ldrb	r3, [r7, #7]
 800ea2e:	2b04      	cmp	r3, #4
 800ea30:	d109      	bne.n	800ea46 <turn_dir+0x10a>
 800ea32:	4b23      	ldr	r3, [pc, #140]	; (800eac0 <turn_dir+0x184>)
 800ea34:	edd3 7a00 	vldr	s15, [r3]
 800ea38:	ed9f 7a23 	vldr	s14, [pc, #140]	; 800eac8 <turn_dir+0x18c>
 800ea3c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ea40:	4b1f      	ldr	r3, [pc, #124]	; (800eac0 <turn_dir+0x184>)
 800ea42:	edc3 7a00 	vstr	s15, [r3]
			if(t_pat == 0xff) target_degree_z += 45.25;			//a+90
 800ea46:	79fb      	ldrb	r3, [r7, #7]
 800ea48:	2bff      	cmp	r3, #255	; 0xff
 800ea4a:	d109      	bne.n	800ea60 <turn_dir+0x124>
 800ea4c:	4b1c      	ldr	r3, [pc, #112]	; (800eac0 <turn_dir+0x184>)
 800ea4e:	edd3 7a00 	vldr	s15, [r3]
 800ea52:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800eacc <turn_dir+0x190>
 800ea56:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ea5a:	4b19      	ldr	r3, [pc, #100]	; (800eac0 <turn_dir+0x184>)
 800ea5c:	edc3 7a00 	vstr	s15, [r3]
			if(t_pat == 0xfe) target_degree_z += 90.5;			//a+90
 800ea60:	79fb      	ldrb	r3, [r7, #7]
 800ea62:	2bfe      	cmp	r3, #254	; 0xfe
 800ea64:	d109      	bne.n	800ea7a <turn_dir+0x13e>
 800ea66:	4b16      	ldr	r3, [pc, #88]	; (800eac0 <turn_dir+0x184>)
 800ea68:	edd3 7a00 	vldr	s15, [r3]
 800ea6c:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800eac4 <turn_dir+0x188>
 800ea70:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ea74:	4b12      	ldr	r3, [pc, #72]	; (800eac0 <turn_dir+0x184>)
 800ea76:	edc3 7a00 	vstr	s15, [r3]
			if(t_pat == 0xfd) target_degree_z += 135.75;		//a+180
 800ea7a:	79fb      	ldrb	r3, [r7, #7]
 800ea7c:	2bfd      	cmp	r3, #253	; 0xfd
 800ea7e:	d109      	bne.n	800ea94 <turn_dir+0x158>
 800ea80:	4b0f      	ldr	r3, [pc, #60]	; (800eac0 <turn_dir+0x184>)
 800ea82:	edd3 7a00 	vldr	s15, [r3]
 800ea86:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800ead0 <turn_dir+0x194>
 800ea8a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ea8e:	4b0c      	ldr	r3, [pc, #48]	; (800eac0 <turn_dir+0x184>)
 800ea90:	edc3 7a00 	vstr	s15, [r3]
			if(t_pat == 0xfc) target_degree_z += 181;			//a+180
 800ea94:	79fb      	ldrb	r3, [r7, #7]
 800ea96:	2bfc      	cmp	r3, #252	; 0xfc
 800ea98:	d109      	bne.n	800eaae <turn_dir+0x172>
 800ea9a:	4b09      	ldr	r3, [pc, #36]	; (800eac0 <turn_dir+0x184>)
 800ea9c:	edd3 7a00 	vldr	s15, [r3]
 800eaa0:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800eac8 <turn_dir+0x18c>
 800eaa4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800eaa8:	4b05      	ldr	r3, [pc, #20]	; (800eac0 <turn_dir+0x184>)
 800eaaa:	edc3 7a00 	vstr	s15, [r3]
}
 800eaae:	bf00      	nop
 800eab0:	370c      	adds	r7, #12
 800eab2:	46bd      	mov	sp, r7
 800eab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eab8:	4770      	bx	lr
 800eaba:	bf00      	nop
 800eabc:	20000c0c 	.word	0x20000c0c
 800eac0:	20000bf8 	.word	0x20000bf8
 800eac4:	42b50000 	.word	0x42b50000
 800eac8:	43350000 	.word	0x43350000
 800eacc:	42350000 	.word	0x42350000
 800ead0:	4307c000 	.word	0x4307c000

0800ead4 <make_smap>:
//make_smap
//a
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void make_smap(void){
 800ead4:	b490      	push	{r4, r7}
 800ead6:	b08e      	sub	sp, #56	; 0x38
 800ead8:	af00      	add	r7, sp, #0
	//====a====
	uint8_t x, y;											//for
	uint8_t m_temp_sample[16];

	//====a====
	for(y = 0; y <= 15; y++){								//aY
 800eada:	2300      	movs	r3, #0
 800eadc:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800eae0:	e01c      	b.n	800eb1c <make_smap+0x48>
		for(x = 0; x <= 15; x++){							//aX
 800eae2:	2300      	movs	r3, #0
 800eae4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800eae8:	e00f      	b.n	800eb0a <make_smap+0x36>
			smap[y][x] = 0x03e7;							//a
 800eaea:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800eaee:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800eaf2:	49bc      	ldr	r1, [pc, #752]	; (800ede4 <make_smap+0x310>)
 800eaf4:	0112      	lsls	r2, r2, #4
 800eaf6:	4413      	add	r3, r2
 800eaf8:	f240 32e7 	movw	r2, #999	; 0x3e7
 800eafc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for(x = 0; x <= 15; x++){							//aX
 800eb00:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800eb04:	3301      	adds	r3, #1
 800eb06:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800eb0a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800eb0e:	2b0f      	cmp	r3, #15
 800eb10:	d9eb      	bls.n	800eaea <make_smap+0x16>
	for(y = 0; y <= 15; y++){								//aY
 800eb12:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800eb16:	3301      	adds	r3, #1
 800eb18:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800eb1c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800eb20:	2b0f      	cmp	r3, #15
 800eb22:	d9de      	bls.n	800eae2 <make_smap+0xe>
		}
	}

	//====a0====
	m_step = 0;												//a0
 800eb24:	4bb0      	ldr	r3, [pc, #704]	; (800ede8 <make_smap+0x314>)
 800eb26:	2200      	movs	r2, #0
 800eb28:	801a      	strh	r2, [r3, #0]

	for(int j=0; j<goal_mode; j++){
 800eb2a:	2300      	movs	r3, #0
 800eb2c:	633b      	str	r3, [r7, #48]	; 0x30
 800eb2e:	e01e      	b.n	800eb6e <make_smap+0x9a>
		for(int k=0; k<goal_mode; k++){
 800eb30:	2300      	movs	r3, #0
 800eb32:	62fb      	str	r3, [r7, #44]	; 0x2c
 800eb34:	e012      	b.n	800eb5c <make_smap+0x88>
		smap[goal_y+j][goal_x+k] = 0;
 800eb36:	4bad      	ldr	r3, [pc, #692]	; (800edec <make_smap+0x318>)
 800eb38:	781b      	ldrb	r3, [r3, #0]
 800eb3a:	461a      	mov	r2, r3
 800eb3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb3e:	441a      	add	r2, r3
 800eb40:	4bab      	ldr	r3, [pc, #684]	; (800edf0 <make_smap+0x31c>)
 800eb42:	781b      	ldrb	r3, [r3, #0]
 800eb44:	4619      	mov	r1, r3
 800eb46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb48:	440b      	add	r3, r1
 800eb4a:	49a6      	ldr	r1, [pc, #664]	; (800ede4 <make_smap+0x310>)
 800eb4c:	0112      	lsls	r2, r2, #4
 800eb4e:	4413      	add	r3, r2
 800eb50:	2200      	movs	r2, #0
 800eb52:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for(int k=0; k<goal_mode; k++){
 800eb56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb58:	3301      	adds	r3, #1
 800eb5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800eb5c:	4ba5      	ldr	r3, [pc, #660]	; (800edf4 <make_smap+0x320>)
 800eb5e:	781b      	ldrb	r3, [r3, #0]
 800eb60:	461a      	mov	r2, r3
 800eb62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb64:	4293      	cmp	r3, r2
 800eb66:	dbe6      	blt.n	800eb36 <make_smap+0x62>
	for(int j=0; j<goal_mode; j++){
 800eb68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb6a:	3301      	adds	r3, #1
 800eb6c:	633b      	str	r3, [r7, #48]	; 0x30
 800eb6e:	4ba1      	ldr	r3, [pc, #644]	; (800edf4 <make_smap+0x320>)
 800eb70:	781b      	ldrb	r3, [r3, #0]
 800eb72:	461a      	mov	r2, r3
 800eb74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb76:	4293      	cmp	r3, r2
 800eb78:	dbda      	blt.n	800eb30 <make_smap+0x5c>
	}

//	smap[goal_y][goal_x] = 0;

	//====a====
	int straight = 3;
 800eb7a:	2303      	movs	r3, #3
 800eb7c:	617b      	str	r3, [r7, #20]
	int turn = 5;
 800eb7e:	2305      	movs	r3, #5
 800eb80:	613b      	str	r3, [r7, #16]

	//====a====
	do{
		//----a----
		for(y = 0; y <= 15; y++){							//aY
 800eb82:	2300      	movs	r3, #0
 800eb84:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800eb88:	e333      	b.n	800f1f2 <make_smap+0x71e>
			for(x = 0; x <= 15; x++){						//aX
 800eb8a:	2300      	movs	r3, #0
 800eb8c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800eb90:	e325      	b.n	800f1de <make_smap+0x70a>
				//----a----
				if(smap[y][x] == m_step){					//am_step
 800eb92:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800eb96:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800eb9a:	4992      	ldr	r1, [pc, #584]	; (800ede4 <make_smap+0x310>)
 800eb9c:	0112      	lsls	r2, r2, #4
 800eb9e:	4413      	add	r3, r2
 800eba0:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800eba4:	4b90      	ldr	r3, [pc, #576]	; (800ede8 <make_smap+0x314>)
 800eba6:	881b      	ldrh	r3, [r3, #0]
 800eba8:	429a      	cmp	r2, r3
 800ebaa:	f040 8313 	bne.w	800f1d4 <make_smap+0x700>
					uint8_t m_temp = map[y][x];				//map
 800ebae:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800ebb2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ebb6:	4990      	ldr	r1, [pc, #576]	; (800edf8 <make_smap+0x324>)
 800ebb8:	0112      	lsls	r2, r2, #4
 800ebba:	440a      	add	r2, r1
 800ebbc:	4413      	add	r3, r2
 800ebbe:	781b      	ldrb	r3, [r3, #0]
 800ebc0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
					if(MF.FLAG.SCND){						//aMF.FLAG.SCND
 800ebc4:	4b8d      	ldr	r3, [pc, #564]	; (800edfc <make_smap+0x328>)
 800ebc6:	881b      	ldrh	r3, [r3, #0]
 800ebc8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800ebcc:	b2db      	uxtb	r3, r3
 800ebce:	2b00      	cmp	r3, #0
 800ebd0:	d004      	beq.n	800ebdc <make_smap+0x108>
						m_temp >>= 4;						//a4bit4bit
 800ebd2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ebd6:	091b      	lsrs	r3, r3, #4
 800ebd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
					}
					//----a----
					if(!(m_temp & 0x08) && y != 15){		//a
 800ebdc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ebe0:	f003 0308 	and.w	r3, r3, #8
 800ebe4:	2b00      	cmp	r3, #0
 800ebe6:	f040 80b4 	bne.w	800ed52 <make_smap+0x27e>
 800ebea:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800ebee:	2b0f      	cmp	r3, #15
 800ebf0:	f000 80af 	beq.w	800ed52 <make_smap+0x27e>
//						if(smap[y+1][x] == 0x03e7){			//a
						if(smap[y+1][x] >= (smap[y][x]+turn)){		//a
 800ebf4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800ebf8:	1c5a      	adds	r2, r3, #1
 800ebfa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ebfe:	4979      	ldr	r1, [pc, #484]	; (800ede4 <make_smap+0x310>)
 800ec00:	0112      	lsls	r2, r2, #4
 800ec02:	4413      	add	r3, r2
 800ec04:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ec08:	4618      	mov	r0, r3
 800ec0a:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800ec0e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ec12:	4974      	ldr	r1, [pc, #464]	; (800ede4 <make_smap+0x310>)
 800ec14:	0112      	lsls	r2, r2, #4
 800ec16:	4413      	add	r3, r2
 800ec18:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ec1c:	461a      	mov	r2, r3
 800ec1e:	693b      	ldr	r3, [r7, #16]
 800ec20:	4413      	add	r3, r2
 800ec22:	4298      	cmp	r0, r3
 800ec24:	f2c0 8095 	blt.w	800ed52 <make_smap+0x27e>
							smap[y+1][x] = smap[y][x] + turn;		//a
 800ec28:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800ec2c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ec30:	496c      	ldr	r1, [pc, #432]	; (800ede4 <make_smap+0x310>)
 800ec32:	0112      	lsls	r2, r2, #4
 800ec34:	4413      	add	r3, r2
 800ec36:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800ec3a:	693b      	ldr	r3, [r7, #16]
 800ec3c:	b299      	uxth	r1, r3
 800ec3e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800ec42:	1c5a      	adds	r2, r3, #1
 800ec44:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ec48:	4401      	add	r1, r0
 800ec4a:	b288      	uxth	r0, r1
 800ec4c:	4965      	ldr	r1, [pc, #404]	; (800ede4 <make_smap+0x310>)
 800ec4e:	0112      	lsls	r2, r2, #4
 800ec50:	4413      	add	r3, r2
 800ec52:	4602      	mov	r2, r0
 800ec54:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							if(MF.FLAG.STRAIGHT){
 800ec58:	4b68      	ldr	r3, [pc, #416]	; (800edfc <make_smap+0x328>)
 800ec5a:	881b      	ldrh	r3, [r3, #0]
 800ec5c:	f3c3 2380 	ubfx	r3, r3, #10, #1
 800ec60:	b2db      	uxtb	r3, r3
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d075      	beq.n	800ed52 <make_smap+0x27e>
								//----a----
								for(int k=1; k<16-y; k++) {					//a
 800ec66:	2301      	movs	r3, #1
 800ec68:	627b      	str	r3, [r7, #36]	; 0x24
 800ec6a:	e06b      	b.n	800ed44 <make_smap+0x270>
									m_temp_sample[k] = map[y+k][x];				//map
 800ec6c:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800ec70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec72:	441a      	add	r2, r3
 800ec74:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ec78:	495f      	ldr	r1, [pc, #380]	; (800edf8 <make_smap+0x324>)
 800ec7a:	0112      	lsls	r2, r2, #4
 800ec7c:	440a      	add	r2, r1
 800ec7e:	4413      	add	r3, r2
 800ec80:	7819      	ldrb	r1, [r3, #0]
 800ec82:	463a      	mov	r2, r7
 800ec84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec86:	4413      	add	r3, r2
 800ec88:	460a      	mov	r2, r1
 800ec8a:	701a      	strb	r2, [r3, #0]
									if(MF.FLAG.SCND) m_temp_sample[k] >>= 4;		//a4bit4bit
 800ec8c:	4b5b      	ldr	r3, [pc, #364]	; (800edfc <make_smap+0x328>)
 800ec8e:	881b      	ldrh	r3, [r3, #0]
 800ec90:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800ec94:	b2db      	uxtb	r3, r3
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d00a      	beq.n	800ecb0 <make_smap+0x1dc>
 800ec9a:	463a      	mov	r2, r7
 800ec9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec9e:	4413      	add	r3, r2
 800eca0:	781b      	ldrb	r3, [r3, #0]
 800eca2:	091b      	lsrs	r3, r3, #4
 800eca4:	b2d9      	uxtb	r1, r3
 800eca6:	463a      	mov	r2, r7
 800eca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecaa:	4413      	add	r3, r2
 800ecac:	460a      	mov	r2, r1
 800ecae:	701a      	strb	r2, [r3, #0]
									if(!(m_temp_sample[k] & 0x08) && (y+k) != 15) {		//a
 800ecb0:	463a      	mov	r2, r7
 800ecb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecb4:	4413      	add	r3, r2
 800ecb6:	781b      	ldrb	r3, [r3, #0]
 800ecb8:	f003 0308 	and.w	r3, r3, #8
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	d148      	bne.n	800ed52 <make_smap+0x27e>
 800ecc0:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800ecc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecc6:	4413      	add	r3, r2
 800ecc8:	2b0f      	cmp	r3, #15
 800ecca:	d042      	beq.n	800ed52 <make_smap+0x27e>
//										if(smap[y+k+1][x] == 0x03e7) {						//a
										if(smap[y+k+1][x] >= (smap[y+k][x]+straight)){		//a
 800eccc:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800ecd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecd2:	4413      	add	r3, r2
 800ecd4:	1c5a      	adds	r2, r3, #1
 800ecd6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ecda:	4942      	ldr	r1, [pc, #264]	; (800ede4 <make_smap+0x310>)
 800ecdc:	0112      	lsls	r2, r2, #4
 800ecde:	4413      	add	r3, r2
 800ece0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ece4:	4618      	mov	r0, r3
 800ece6:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800ecea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecec:	441a      	add	r2, r3
 800ecee:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ecf2:	493c      	ldr	r1, [pc, #240]	; (800ede4 <make_smap+0x310>)
 800ecf4:	0112      	lsls	r2, r2, #4
 800ecf6:	4413      	add	r3, r2
 800ecf8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ecfc:	461a      	mov	r2, r3
 800ecfe:	697b      	ldr	r3, [r7, #20]
 800ed00:	4413      	add	r3, r2
 800ed02:	4298      	cmp	r0, r3
 800ed04:	db1b      	blt.n	800ed3e <make_smap+0x26a>
											smap[y+k+1][x] = smap[y+k][x] + straight;		//a
 800ed06:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800ed0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed0c:	441a      	add	r2, r3
 800ed0e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ed12:	4934      	ldr	r1, [pc, #208]	; (800ede4 <make_smap+0x310>)
 800ed14:	0112      	lsls	r2, r2, #4
 800ed16:	4413      	add	r3, r2
 800ed18:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800ed1c:	697b      	ldr	r3, [r7, #20]
 800ed1e:	b299      	uxth	r1, r3
 800ed20:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800ed24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed26:	4413      	add	r3, r2
 800ed28:	1c5a      	adds	r2, r3, #1
 800ed2a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ed2e:	4401      	add	r1, r0
 800ed30:	b288      	uxth	r0, r1
 800ed32:	492c      	ldr	r1, [pc, #176]	; (800ede4 <make_smap+0x310>)
 800ed34:	0112      	lsls	r2, r2, #4
 800ed36:	4413      	add	r3, r2
 800ed38:	4602      	mov	r2, r0
 800ed3a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								for(int k=1; k<16-y; k++) {					//a
 800ed3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed40:	3301      	adds	r3, #1
 800ed42:	627b      	str	r3, [r7, #36]	; 0x24
 800ed44:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800ed48:	f1c3 0310 	rsb	r3, r3, #16
 800ed4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ed4e:	429a      	cmp	r2, r3
 800ed50:	db8c      	blt.n	800ec6c <make_smap+0x198>
								}
							}
						}
					}
					//----a----
					if(!(m_temp & 0x04) && x != 15){		//a
 800ed52:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ed56:	f003 0304 	and.w	r3, r3, #4
 800ed5a:	2b00      	cmp	r3, #0
 800ed5c:	f040 80c3 	bne.w	800eee6 <make_smap+0x412>
 800ed60:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ed64:	2b0f      	cmp	r3, #15
 800ed66:	f000 80be 	beq.w	800eee6 <make_smap+0x412>
//						if(smap[y][x+1] == 0x03e7){			//a
						if(smap[y][x+1] >= (smap[y][x]+turn)){	//a
 800ed6a:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800ed6e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ed72:	3301      	adds	r3, #1
 800ed74:	491b      	ldr	r1, [pc, #108]	; (800ede4 <make_smap+0x310>)
 800ed76:	0112      	lsls	r2, r2, #4
 800ed78:	4413      	add	r3, r2
 800ed7a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ed7e:	4618      	mov	r0, r3
 800ed80:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800ed84:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ed88:	4916      	ldr	r1, [pc, #88]	; (800ede4 <make_smap+0x310>)
 800ed8a:	0112      	lsls	r2, r2, #4
 800ed8c:	4413      	add	r3, r2
 800ed8e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ed92:	461a      	mov	r2, r3
 800ed94:	693b      	ldr	r3, [r7, #16]
 800ed96:	4413      	add	r3, r2
 800ed98:	4298      	cmp	r0, r3
 800ed9a:	f2c0 80a4 	blt.w	800eee6 <make_smap+0x412>
							smap[y][x+1] = smap[y][x] + turn;	//a
 800ed9e:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800eda2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800eda6:	490f      	ldr	r1, [pc, #60]	; (800ede4 <make_smap+0x310>)
 800eda8:	0112      	lsls	r2, r2, #4
 800edaa:	4413      	add	r3, r2
 800edac:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800edb0:	693b      	ldr	r3, [r7, #16]
 800edb2:	b299      	uxth	r1, r3
 800edb4:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800edb8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800edbc:	3301      	adds	r3, #1
 800edbe:	4401      	add	r1, r0
 800edc0:	b288      	uxth	r0, r1
 800edc2:	4908      	ldr	r1, [pc, #32]	; (800ede4 <make_smap+0x310>)
 800edc4:	0112      	lsls	r2, r2, #4
 800edc6:	4413      	add	r3, r2
 800edc8:	4602      	mov	r2, r0
 800edca:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							if(MF.FLAG.STRAIGHT){
 800edce:	4b0b      	ldr	r3, [pc, #44]	; (800edfc <make_smap+0x328>)
 800edd0:	881b      	ldrh	r3, [r3, #0]
 800edd2:	f3c3 2380 	ubfx	r3, r3, #10, #1
 800edd6:	b2db      	uxtb	r3, r3
 800edd8:	2b00      	cmp	r3, #0
 800edda:	f000 8084 	beq.w	800eee6 <make_smap+0x412>
								//----a----
								for(int k=1; k<16-x; k++) {					//a
 800edde:	2301      	movs	r3, #1
 800ede0:	623b      	str	r3, [r7, #32]
 800ede2:	e079      	b.n	800eed8 <make_smap+0x404>
 800ede4:	20000d60 	.word	0x20000d60
 800ede8:	2000034e 	.word	0x2000034e
 800edec:	20000b4c 	.word	0x20000b4c
 800edf0:	20000bb0 	.word	0x20000bb0
 800edf4:	20000bb1 	.word	0x20000bb1
 800edf8:	200001ac 	.word	0x200001ac
 800edfc:	20000f68 	.word	0x20000f68
									m_temp_sample[k] = map[y][x+k];				//map
 800ee00:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800ee04:	f897 1037 	ldrb.w	r1, [r7, #55]	; 0x37
 800ee08:	6a3b      	ldr	r3, [r7, #32]
 800ee0a:	440b      	add	r3, r1
 800ee0c:	49b6      	ldr	r1, [pc, #728]	; (800f0e8 <make_smap+0x614>)
 800ee0e:	0112      	lsls	r2, r2, #4
 800ee10:	440a      	add	r2, r1
 800ee12:	4413      	add	r3, r2
 800ee14:	7819      	ldrb	r1, [r3, #0]
 800ee16:	463a      	mov	r2, r7
 800ee18:	6a3b      	ldr	r3, [r7, #32]
 800ee1a:	4413      	add	r3, r2
 800ee1c:	460a      	mov	r2, r1
 800ee1e:	701a      	strb	r2, [r3, #0]
									if(MF.FLAG.SCND) m_temp_sample[k] >>= 4;		//a4bit4bit
 800ee20:	4bb2      	ldr	r3, [pc, #712]	; (800f0ec <make_smap+0x618>)
 800ee22:	881b      	ldrh	r3, [r3, #0]
 800ee24:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800ee28:	b2db      	uxtb	r3, r3
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d00a      	beq.n	800ee44 <make_smap+0x370>
 800ee2e:	463a      	mov	r2, r7
 800ee30:	6a3b      	ldr	r3, [r7, #32]
 800ee32:	4413      	add	r3, r2
 800ee34:	781b      	ldrb	r3, [r3, #0]
 800ee36:	091b      	lsrs	r3, r3, #4
 800ee38:	b2d9      	uxtb	r1, r3
 800ee3a:	463a      	mov	r2, r7
 800ee3c:	6a3b      	ldr	r3, [r7, #32]
 800ee3e:	4413      	add	r3, r2
 800ee40:	460a      	mov	r2, r1
 800ee42:	701a      	strb	r2, [r3, #0]
									if(!(m_temp_sample[k] & 0x04) && (x+k) != 15) {		//a
 800ee44:	463a      	mov	r2, r7
 800ee46:	6a3b      	ldr	r3, [r7, #32]
 800ee48:	4413      	add	r3, r2
 800ee4a:	781b      	ldrb	r3, [r3, #0]
 800ee4c:	f003 0304 	and.w	r3, r3, #4
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d148      	bne.n	800eee6 <make_smap+0x412>
 800ee54:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800ee58:	6a3b      	ldr	r3, [r7, #32]
 800ee5a:	4413      	add	r3, r2
 800ee5c:	2b0f      	cmp	r3, #15
 800ee5e:	d042      	beq.n	800eee6 <make_smap+0x412>
//										if(smap[y][x+k+1] == 0x03e7) {						//a
										if(smap[y][x+k+1] >= (smap[y][x+k]+straight)){		//a
 800ee60:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800ee64:	f897 1037 	ldrb.w	r1, [r7, #55]	; 0x37
 800ee68:	6a3b      	ldr	r3, [r7, #32]
 800ee6a:	440b      	add	r3, r1
 800ee6c:	3301      	adds	r3, #1
 800ee6e:	49a0      	ldr	r1, [pc, #640]	; (800f0f0 <make_smap+0x61c>)
 800ee70:	0112      	lsls	r2, r2, #4
 800ee72:	4413      	add	r3, r2
 800ee74:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ee78:	4618      	mov	r0, r3
 800ee7a:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800ee7e:	f897 1037 	ldrb.w	r1, [r7, #55]	; 0x37
 800ee82:	6a3b      	ldr	r3, [r7, #32]
 800ee84:	440b      	add	r3, r1
 800ee86:	499a      	ldr	r1, [pc, #616]	; (800f0f0 <make_smap+0x61c>)
 800ee88:	0112      	lsls	r2, r2, #4
 800ee8a:	4413      	add	r3, r2
 800ee8c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ee90:	461a      	mov	r2, r3
 800ee92:	697b      	ldr	r3, [r7, #20]
 800ee94:	4413      	add	r3, r2
 800ee96:	4298      	cmp	r0, r3
 800ee98:	db1b      	blt.n	800eed2 <make_smap+0x3fe>
											smap[y][x+k+1] = smap[y][x+k] + straight;		//a
 800ee9a:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800ee9e:	f897 1037 	ldrb.w	r1, [r7, #55]	; 0x37
 800eea2:	6a3b      	ldr	r3, [r7, #32]
 800eea4:	440b      	add	r3, r1
 800eea6:	4992      	ldr	r1, [pc, #584]	; (800f0f0 <make_smap+0x61c>)
 800eea8:	0112      	lsls	r2, r2, #4
 800eeaa:	4413      	add	r3, r2
 800eeac:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800eeb0:	697b      	ldr	r3, [r7, #20]
 800eeb2:	b299      	uxth	r1, r3
 800eeb4:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800eeb8:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 800eebc:	6a3b      	ldr	r3, [r7, #32]
 800eebe:	4423      	add	r3, r4
 800eec0:	3301      	adds	r3, #1
 800eec2:	4401      	add	r1, r0
 800eec4:	b288      	uxth	r0, r1
 800eec6:	498a      	ldr	r1, [pc, #552]	; (800f0f0 <make_smap+0x61c>)
 800eec8:	0112      	lsls	r2, r2, #4
 800eeca:	4413      	add	r3, r2
 800eecc:	4602      	mov	r2, r0
 800eece:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								for(int k=1; k<16-x; k++) {					//a
 800eed2:	6a3b      	ldr	r3, [r7, #32]
 800eed4:	3301      	adds	r3, #1
 800eed6:	623b      	str	r3, [r7, #32]
 800eed8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800eedc:	f1c3 0310 	rsb	r3, r3, #16
 800eee0:	6a3a      	ldr	r2, [r7, #32]
 800eee2:	429a      	cmp	r2, r3
 800eee4:	db8c      	blt.n	800ee00 <make_smap+0x32c>
								}
							}
						}
					}
					//----a----
					if(!(m_temp & 0x02) && y != 0){			//a
 800eee6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800eeea:	f003 0302 	and.w	r3, r3, #2
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	f040 80b1 	bne.w	800f056 <make_smap+0x582>
 800eef4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	f000 80ac 	beq.w	800f056 <make_smap+0x582>
//						if(smap[y-1][x] == 0x03e7){			//a
						if(smap[y-1][x] >= (smap[y][x]+turn)){	//a
 800eefe:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800ef02:	1e5a      	subs	r2, r3, #1
 800ef04:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ef08:	4979      	ldr	r1, [pc, #484]	; (800f0f0 <make_smap+0x61c>)
 800ef0a:	0112      	lsls	r2, r2, #4
 800ef0c:	4413      	add	r3, r2
 800ef0e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ef12:	4618      	mov	r0, r3
 800ef14:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800ef18:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ef1c:	4974      	ldr	r1, [pc, #464]	; (800f0f0 <make_smap+0x61c>)
 800ef1e:	0112      	lsls	r2, r2, #4
 800ef20:	4413      	add	r3, r2
 800ef22:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ef26:	461a      	mov	r2, r3
 800ef28:	693b      	ldr	r3, [r7, #16]
 800ef2a:	4413      	add	r3, r2
 800ef2c:	4298      	cmp	r0, r3
 800ef2e:	f2c0 8092 	blt.w	800f056 <make_smap+0x582>
							smap[y-1][x] = smap[y][x] + turn;	//a
 800ef32:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800ef36:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ef3a:	496d      	ldr	r1, [pc, #436]	; (800f0f0 <make_smap+0x61c>)
 800ef3c:	0112      	lsls	r2, r2, #4
 800ef3e:	4413      	add	r3, r2
 800ef40:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800ef44:	693b      	ldr	r3, [r7, #16]
 800ef46:	b299      	uxth	r1, r3
 800ef48:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800ef4c:	1e5a      	subs	r2, r3, #1
 800ef4e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ef52:	4401      	add	r1, r0
 800ef54:	b288      	uxth	r0, r1
 800ef56:	4966      	ldr	r1, [pc, #408]	; (800f0f0 <make_smap+0x61c>)
 800ef58:	0112      	lsls	r2, r2, #4
 800ef5a:	4413      	add	r3, r2
 800ef5c:	4602      	mov	r2, r0
 800ef5e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							if(MF.FLAG.STRAIGHT){
 800ef62:	4b62      	ldr	r3, [pc, #392]	; (800f0ec <make_smap+0x618>)
 800ef64:	881b      	ldrh	r3, [r3, #0]
 800ef66:	f3c3 2380 	ubfx	r3, r3, #10, #1
 800ef6a:	b2db      	uxtb	r3, r3
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d072      	beq.n	800f056 <make_smap+0x582>
								//----a----
								for(int k=1; k<y; k++) {						//a
 800ef70:	2301      	movs	r3, #1
 800ef72:	61fb      	str	r3, [r7, #28]
 800ef74:	e06a      	b.n	800f04c <make_smap+0x578>
									m_temp_sample[k] = map[y-k][x];				//map
 800ef76:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800ef7a:	69fb      	ldr	r3, [r7, #28]
 800ef7c:	1ad2      	subs	r2, r2, r3
 800ef7e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ef82:	4959      	ldr	r1, [pc, #356]	; (800f0e8 <make_smap+0x614>)
 800ef84:	0112      	lsls	r2, r2, #4
 800ef86:	440a      	add	r2, r1
 800ef88:	4413      	add	r3, r2
 800ef8a:	7819      	ldrb	r1, [r3, #0]
 800ef8c:	463a      	mov	r2, r7
 800ef8e:	69fb      	ldr	r3, [r7, #28]
 800ef90:	4413      	add	r3, r2
 800ef92:	460a      	mov	r2, r1
 800ef94:	701a      	strb	r2, [r3, #0]
									if(MF.FLAG.SCND) m_temp_sample[k] >>= 4;		//a4bit4bit
 800ef96:	4b55      	ldr	r3, [pc, #340]	; (800f0ec <make_smap+0x618>)
 800ef98:	881b      	ldrh	r3, [r3, #0]
 800ef9a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800ef9e:	b2db      	uxtb	r3, r3
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	d00a      	beq.n	800efba <make_smap+0x4e6>
 800efa4:	463a      	mov	r2, r7
 800efa6:	69fb      	ldr	r3, [r7, #28]
 800efa8:	4413      	add	r3, r2
 800efaa:	781b      	ldrb	r3, [r3, #0]
 800efac:	091b      	lsrs	r3, r3, #4
 800efae:	b2d9      	uxtb	r1, r3
 800efb0:	463a      	mov	r2, r7
 800efb2:	69fb      	ldr	r3, [r7, #28]
 800efb4:	4413      	add	r3, r2
 800efb6:	460a      	mov	r2, r1
 800efb8:	701a      	strb	r2, [r3, #0]
									if(!(m_temp_sample[k] & 0x02) && (y-k) != 0) {		//a
 800efba:	463a      	mov	r2, r7
 800efbc:	69fb      	ldr	r3, [r7, #28]
 800efbe:	4413      	add	r3, r2
 800efc0:	781b      	ldrb	r3, [r3, #0]
 800efc2:	f003 0302 	and.w	r3, r3, #2
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d145      	bne.n	800f056 <make_smap+0x582>
 800efca:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800efce:	69fa      	ldr	r2, [r7, #28]
 800efd0:	429a      	cmp	r2, r3
 800efd2:	d040      	beq.n	800f056 <make_smap+0x582>
//										if (smap[y-k-1][x] == 0x03e7) {						//a
										if(smap[y-k-1][x] >= (smap[y-k][x]+straight)){		//a
 800efd4:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800efd8:	69fb      	ldr	r3, [r7, #28]
 800efda:	1ad3      	subs	r3, r2, r3
 800efdc:	1e5a      	subs	r2, r3, #1
 800efde:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800efe2:	4943      	ldr	r1, [pc, #268]	; (800f0f0 <make_smap+0x61c>)
 800efe4:	0112      	lsls	r2, r2, #4
 800efe6:	4413      	add	r3, r2
 800efe8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800efec:	4618      	mov	r0, r3
 800efee:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800eff2:	69fb      	ldr	r3, [r7, #28]
 800eff4:	1ad2      	subs	r2, r2, r3
 800eff6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800effa:	493d      	ldr	r1, [pc, #244]	; (800f0f0 <make_smap+0x61c>)
 800effc:	0112      	lsls	r2, r2, #4
 800effe:	4413      	add	r3, r2
 800f000:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f004:	461a      	mov	r2, r3
 800f006:	697b      	ldr	r3, [r7, #20]
 800f008:	4413      	add	r3, r2
 800f00a:	4298      	cmp	r0, r3
 800f00c:	db1b      	blt.n	800f046 <make_smap+0x572>
											smap[y-k-1][x] = smap[y-k][x] + straight;		//a
 800f00e:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800f012:	69fb      	ldr	r3, [r7, #28]
 800f014:	1ad2      	subs	r2, r2, r3
 800f016:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f01a:	4935      	ldr	r1, [pc, #212]	; (800f0f0 <make_smap+0x61c>)
 800f01c:	0112      	lsls	r2, r2, #4
 800f01e:	4413      	add	r3, r2
 800f020:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800f024:	697b      	ldr	r3, [r7, #20]
 800f026:	b299      	uxth	r1, r3
 800f028:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800f02c:	69fb      	ldr	r3, [r7, #28]
 800f02e:	1ad3      	subs	r3, r2, r3
 800f030:	1e5a      	subs	r2, r3, #1
 800f032:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f036:	4401      	add	r1, r0
 800f038:	b288      	uxth	r0, r1
 800f03a:	492d      	ldr	r1, [pc, #180]	; (800f0f0 <make_smap+0x61c>)
 800f03c:	0112      	lsls	r2, r2, #4
 800f03e:	4413      	add	r3, r2
 800f040:	4602      	mov	r2, r0
 800f042:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								for(int k=1; k<y; k++) {						//a
 800f046:	69fb      	ldr	r3, [r7, #28]
 800f048:	3301      	adds	r3, #1
 800f04a:	61fb      	str	r3, [r7, #28]
 800f04c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800f050:	69fa      	ldr	r2, [r7, #28]
 800f052:	429a      	cmp	r2, r3
 800f054:	db8f      	blt.n	800ef76 <make_smap+0x4a2>
								}
							}
						}
					}
					//----a----
					if(!(m_temp & 0x01) && x != 0){			//a
 800f056:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f05a:	f003 0301 	and.w	r3, r3, #1
 800f05e:	2b00      	cmp	r3, #0
 800f060:	f040 80b8 	bne.w	800f1d4 <make_smap+0x700>
 800f064:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f068:	2b00      	cmp	r3, #0
 800f06a:	f000 80b3 	beq.w	800f1d4 <make_smap+0x700>
//						if(smap[y][x-1] == 0x03e7){			//a
						if(smap[y][x-1] >= (smap[y][x]+turn)){	//a
 800f06e:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800f072:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f076:	3b01      	subs	r3, #1
 800f078:	491d      	ldr	r1, [pc, #116]	; (800f0f0 <make_smap+0x61c>)
 800f07a:	0112      	lsls	r2, r2, #4
 800f07c:	4413      	add	r3, r2
 800f07e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f082:	4618      	mov	r0, r3
 800f084:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800f088:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f08c:	4918      	ldr	r1, [pc, #96]	; (800f0f0 <make_smap+0x61c>)
 800f08e:	0112      	lsls	r2, r2, #4
 800f090:	4413      	add	r3, r2
 800f092:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f096:	461a      	mov	r2, r3
 800f098:	693b      	ldr	r3, [r7, #16]
 800f09a:	4413      	add	r3, r2
 800f09c:	4298      	cmp	r0, r3
 800f09e:	f2c0 8099 	blt.w	800f1d4 <make_smap+0x700>
							smap[y][x-1] = smap[y][x] + turn;	//a
 800f0a2:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800f0a6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f0aa:	4911      	ldr	r1, [pc, #68]	; (800f0f0 <make_smap+0x61c>)
 800f0ac:	0112      	lsls	r2, r2, #4
 800f0ae:	4413      	add	r3, r2
 800f0b0:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800f0b4:	693b      	ldr	r3, [r7, #16]
 800f0b6:	b299      	uxth	r1, r3
 800f0b8:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800f0bc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f0c0:	3b01      	subs	r3, #1
 800f0c2:	4401      	add	r1, r0
 800f0c4:	b288      	uxth	r0, r1
 800f0c6:	490a      	ldr	r1, [pc, #40]	; (800f0f0 <make_smap+0x61c>)
 800f0c8:	0112      	lsls	r2, r2, #4
 800f0ca:	4413      	add	r3, r2
 800f0cc:	4602      	mov	r2, r0
 800f0ce:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							if(MF.FLAG.STRAIGHT){
 800f0d2:	4b06      	ldr	r3, [pc, #24]	; (800f0ec <make_smap+0x618>)
 800f0d4:	881b      	ldrh	r3, [r3, #0]
 800f0d6:	f3c3 2380 	ubfx	r3, r3, #10, #1
 800f0da:	b2db      	uxtb	r3, r3
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d079      	beq.n	800f1d4 <make_smap+0x700>
								//----a----
								for(int k=1; k<x; k++) {						//a
 800f0e0:	2301      	movs	r3, #1
 800f0e2:	61bb      	str	r3, [r7, #24]
 800f0e4:	e071      	b.n	800f1ca <make_smap+0x6f6>
 800f0e6:	bf00      	nop
 800f0e8:	200001ac 	.word	0x200001ac
 800f0ec:	20000f68 	.word	0x20000f68
 800f0f0:	20000d60 	.word	0x20000d60
									m_temp_sample[k] = map[y][x-k];				//map
 800f0f4:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800f0f8:	f897 1037 	ldrb.w	r1, [r7, #55]	; 0x37
 800f0fc:	69bb      	ldr	r3, [r7, #24]
 800f0fe:	1acb      	subs	r3, r1, r3
 800f100:	494d      	ldr	r1, [pc, #308]	; (800f238 <make_smap+0x764>)
 800f102:	0112      	lsls	r2, r2, #4
 800f104:	440a      	add	r2, r1
 800f106:	4413      	add	r3, r2
 800f108:	7819      	ldrb	r1, [r3, #0]
 800f10a:	463a      	mov	r2, r7
 800f10c:	69bb      	ldr	r3, [r7, #24]
 800f10e:	4413      	add	r3, r2
 800f110:	460a      	mov	r2, r1
 800f112:	701a      	strb	r2, [r3, #0]
									if(MF.FLAG.SCND) m_temp_sample[k] >>= 4;		//a4bit4bit
 800f114:	4b49      	ldr	r3, [pc, #292]	; (800f23c <make_smap+0x768>)
 800f116:	881b      	ldrh	r3, [r3, #0]
 800f118:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800f11c:	b2db      	uxtb	r3, r3
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d00a      	beq.n	800f138 <make_smap+0x664>
 800f122:	463a      	mov	r2, r7
 800f124:	69bb      	ldr	r3, [r7, #24]
 800f126:	4413      	add	r3, r2
 800f128:	781b      	ldrb	r3, [r3, #0]
 800f12a:	091b      	lsrs	r3, r3, #4
 800f12c:	b2d9      	uxtb	r1, r3
 800f12e:	463a      	mov	r2, r7
 800f130:	69bb      	ldr	r3, [r7, #24]
 800f132:	4413      	add	r3, r2
 800f134:	460a      	mov	r2, r1
 800f136:	701a      	strb	r2, [r3, #0]
									if(!(m_temp_sample[k] & 0x01) && (x-k) != 0) {		//a
 800f138:	463a      	mov	r2, r7
 800f13a:	69bb      	ldr	r3, [r7, #24]
 800f13c:	4413      	add	r3, r2
 800f13e:	781b      	ldrb	r3, [r3, #0]
 800f140:	f003 0301 	and.w	r3, r3, #1
 800f144:	2b00      	cmp	r3, #0
 800f146:	d145      	bne.n	800f1d4 <make_smap+0x700>
 800f148:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f14c:	69ba      	ldr	r2, [r7, #24]
 800f14e:	429a      	cmp	r2, r3
 800f150:	d040      	beq.n	800f1d4 <make_smap+0x700>
//										if (smap[y][x-k-1] == 0x03e7) {						//a
										if(smap[y][x-k-1] >= (smap[y][x-k]+straight)){		//a
 800f152:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800f156:	f897 1037 	ldrb.w	r1, [r7, #55]	; 0x37
 800f15a:	69bb      	ldr	r3, [r7, #24]
 800f15c:	1acb      	subs	r3, r1, r3
 800f15e:	3b01      	subs	r3, #1
 800f160:	4937      	ldr	r1, [pc, #220]	; (800f240 <make_smap+0x76c>)
 800f162:	0112      	lsls	r2, r2, #4
 800f164:	4413      	add	r3, r2
 800f166:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f16a:	4618      	mov	r0, r3
 800f16c:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800f170:	f897 1037 	ldrb.w	r1, [r7, #55]	; 0x37
 800f174:	69bb      	ldr	r3, [r7, #24]
 800f176:	1acb      	subs	r3, r1, r3
 800f178:	4931      	ldr	r1, [pc, #196]	; (800f240 <make_smap+0x76c>)
 800f17a:	0112      	lsls	r2, r2, #4
 800f17c:	4413      	add	r3, r2
 800f17e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f182:	461a      	mov	r2, r3
 800f184:	697b      	ldr	r3, [r7, #20]
 800f186:	4413      	add	r3, r2
 800f188:	4298      	cmp	r0, r3
 800f18a:	db1b      	blt.n	800f1c4 <make_smap+0x6f0>
											smap[y][x-k-1] = smap[y][x-k] + straight;		//a
 800f18c:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800f190:	f897 1037 	ldrb.w	r1, [r7, #55]	; 0x37
 800f194:	69bb      	ldr	r3, [r7, #24]
 800f196:	1acb      	subs	r3, r1, r3
 800f198:	4929      	ldr	r1, [pc, #164]	; (800f240 <make_smap+0x76c>)
 800f19a:	0112      	lsls	r2, r2, #4
 800f19c:	4413      	add	r3, r2
 800f19e:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800f1a2:	697b      	ldr	r3, [r7, #20]
 800f1a4:	b299      	uxth	r1, r3
 800f1a6:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800f1aa:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 800f1ae:	69bb      	ldr	r3, [r7, #24]
 800f1b0:	1ae3      	subs	r3, r4, r3
 800f1b2:	3b01      	subs	r3, #1
 800f1b4:	4401      	add	r1, r0
 800f1b6:	b288      	uxth	r0, r1
 800f1b8:	4921      	ldr	r1, [pc, #132]	; (800f240 <make_smap+0x76c>)
 800f1ba:	0112      	lsls	r2, r2, #4
 800f1bc:	4413      	add	r3, r2
 800f1be:	4602      	mov	r2, r0
 800f1c0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								for(int k=1; k<x; k++) {						//a
 800f1c4:	69bb      	ldr	r3, [r7, #24]
 800f1c6:	3301      	adds	r3, #1
 800f1c8:	61bb      	str	r3, [r7, #24]
 800f1ca:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f1ce:	69ba      	ldr	r2, [r7, #24]
 800f1d0:	429a      	cmp	r2, r3
 800f1d2:	db8f      	blt.n	800f0f4 <make_smap+0x620>
			for(x = 0; x <= 15; x++){						//aX
 800f1d4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f1d8:	3301      	adds	r3, #1
 800f1da:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800f1de:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f1e2:	2b0f      	cmp	r3, #15
 800f1e4:	f67f acd5 	bls.w	800eb92 <make_smap+0xbe>
		for(y = 0; y <= 15; y++){							//aY
 800f1e8:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800f1ec:	3301      	adds	r3, #1
 800f1ee:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800f1f2:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800f1f6:	2b0f      	cmp	r3, #15
 800f1f8:	f67f acc7 	bls.w	800eb8a <make_smap+0xb6>
					}
				}
			}
		}
		//====a====
		m_step++;
 800f1fc:	4b11      	ldr	r3, [pc, #68]	; (800f244 <make_smap+0x770>)
 800f1fe:	881b      	ldrh	r3, [r3, #0]
 800f200:	3301      	adds	r3, #1
 800f202:	b29a      	uxth	r2, r3
 800f204:	4b0f      	ldr	r3, [pc, #60]	; (800f244 <make_smap+0x770>)
 800f206:	801a      	strh	r2, [r3, #0]
	}while(smap[mouse.y][mouse.x] == 0x03e7);					//a
 800f208:	4b0f      	ldr	r3, [pc, #60]	; (800f248 <make_smap+0x774>)
 800f20a:	785b      	ldrb	r3, [r3, #1]
 800f20c:	b2db      	uxtb	r3, r3
 800f20e:	4618      	mov	r0, r3
 800f210:	4b0d      	ldr	r3, [pc, #52]	; (800f248 <make_smap+0x774>)
 800f212:	781b      	ldrb	r3, [r3, #0]
 800f214:	b2db      	uxtb	r3, r3
 800f216:	4619      	mov	r1, r3
 800f218:	4a09      	ldr	r2, [pc, #36]	; (800f240 <make_smap+0x76c>)
 800f21a:	0103      	lsls	r3, r0, #4
 800f21c:	440b      	add	r3, r1
 800f21e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f222:	f240 32e7 	movw	r2, #999	; 0x3e7
 800f226:	4293      	cmp	r3, r2
 800f228:	f43f acab 	beq.w	800eb82 <make_smap+0xae>
}
 800f22c:	bf00      	nop
 800f22e:	3738      	adds	r7, #56	; 0x38
 800f230:	46bd      	mov	sp, r7
 800f232:	bc90      	pop	{r4, r7}
 800f234:	4770      	bx	lr
 800f236:	bf00      	nop
 800f238:	200001ac 	.word	0x200001ac
 800f23c:	20000f68 	.word	0x20000f68
 800f240:	20000d60 	.word	0x20000d60
 800f244:	2000034e 	.word	0x2000034e
 800f248:	20000c0c 	.word	0x20000c0c

0800f24c <make_route>:
//make_route
//a
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void make_route(){
 800f24c:	b580      	push	{r7, lr}
 800f24e:	b082      	sub	sp, #8
 800f250:	af00      	add	r7, sp, #0

	//====a====
	uint8_t x, y;												//XY
	uint8_t dir_temp =  mouse.dir;								//amouse.dirdir_temp
 800f252:	4b9f      	ldr	r3, [pc, #636]	; (800f4d0 <make_route+0x284>)
 800f254:	789b      	ldrb	r3, [r3, #2]
 800f256:	703b      	strb	r3, [r7, #0]

	//====a====
	uint16_t i;
	for(i = 0; i < 256; i++){
 800f258:	2300      	movs	r3, #0
 800f25a:	80bb      	strh	r3, [r7, #4]
 800f25c:	e006      	b.n	800f26c <make_route+0x20>
		route[i] = 0xff;										//route0xff
 800f25e:	88bb      	ldrh	r3, [r7, #4]
 800f260:	4a9c      	ldr	r2, [pc, #624]	; (800f4d4 <make_route+0x288>)
 800f262:	21ff      	movs	r1, #255	; 0xff
 800f264:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < 256; i++){
 800f266:	88bb      	ldrh	r3, [r7, #4]
 800f268:	3301      	adds	r3, #1
 800f26a:	80bb      	strh	r3, [r7, #4]
 800f26c:	88bb      	ldrh	r3, [r7, #4]
 800f26e:	2bff      	cmp	r3, #255	; 0xff
 800f270:	d9f5      	bls.n	800f25e <make_route+0x12>
	}

	//====a====
	uint16_t m_step = smap[mouse.y][mouse.x];					//a
 800f272:	4b97      	ldr	r3, [pc, #604]	; (800f4d0 <make_route+0x284>)
 800f274:	785b      	ldrb	r3, [r3, #1]
 800f276:	b2db      	uxtb	r3, r3
 800f278:	4618      	mov	r0, r3
 800f27a:	4b95      	ldr	r3, [pc, #596]	; (800f4d0 <make_route+0x284>)
 800f27c:	781b      	ldrb	r3, [r3, #0]
 800f27e:	b2db      	uxtb	r3, r3
 800f280:	4619      	mov	r1, r3
 800f282:	4a95      	ldr	r2, [pc, #596]	; (800f4d8 <make_route+0x28c>)
 800f284:	0103      	lsls	r3, r0, #4
 800f286:	440b      	add	r3, r1
 800f288:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f28c:	807b      	strh	r3, [r7, #2]

	//====x, y====
	x = mouse.x;
 800f28e:	4b90      	ldr	r3, [pc, #576]	; (800f4d0 <make_route+0x284>)
 800f290:	781b      	ldrb	r3, [r3, #0]
 800f292:	71fb      	strb	r3, [r7, #7]
	y = mouse.y;
 800f294:	4b8e      	ldr	r3, [pc, #568]	; (800f4d0 <make_route+0x284>)
 800f296:	785b      	ldrb	r3, [r3, #1]
 800f298:	71bb      	strb	r3, [r7, #6]

	//====a====
	if(pass_mode == 4){
 800f29a:	4b90      	ldr	r3, [pc, #576]	; (800f4dc <make_route+0x290>)
 800f29c:	781b      	ldrb	r3, [r3, #0]
 800f29e:	2b04      	cmp	r3, #4
 800f2a0:	d105      	bne.n	800f2ae <make_route+0x62>
		route[0] = 0x77;
 800f2a2:	4b8c      	ldr	r3, [pc, #560]	; (800f4d4 <make_route+0x288>)
 800f2a4:	2277      	movs	r2, #119	; 0x77
 800f2a6:	701a      	strb	r2, [r3, #0]
		i = 1;
 800f2a8:	2301      	movs	r3, #1
 800f2aa:	80bb      	strh	r3, [r7, #4]
 800f2ac:	e001      	b.n	800f2b2 <make_route+0x66>
	}else{
		i = 0;
 800f2ae:	2300      	movs	r3, #0
 800f2b0:	80bb      	strh	r3, [r7, #4]
	}

	do{
		uint8_t m_temp = map[y][x];								//a
 800f2b2:	79ba      	ldrb	r2, [r7, #6]
 800f2b4:	79fb      	ldrb	r3, [r7, #7]
 800f2b6:	498a      	ldr	r1, [pc, #552]	; (800f4e0 <make_route+0x294>)
 800f2b8:	0112      	lsls	r2, r2, #4
 800f2ba:	440a      	add	r2, r1
 800f2bc:	4413      	add	r3, r2
 800f2be:	781b      	ldrb	r3, [r3, #0]
 800f2c0:	707b      	strb	r3, [r7, #1]
		if(MF.FLAG.SCND){										//aMF.FLAG.SCND
 800f2c2:	4b88      	ldr	r3, [pc, #544]	; (800f4e4 <make_route+0x298>)
 800f2c4:	881b      	ldrh	r3, [r3, #0]
 800f2c6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800f2ca:	b2db      	uxtb	r3, r3
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d002      	beq.n	800f2d6 <make_route+0x8a>
			m_temp >>= 4;										//a4bit4bit
 800f2d0:	787b      	ldrb	r3, [r7, #1]
 800f2d2:	091b      	lsrs	r3, r3, #4
 800f2d4:	707b      	strb	r3, [r7, #1]
		}
		//----a----
		if(!(m_temp & 0x08) && (smap[y+1][x] < m_step)){		//a
 800f2d6:	787b      	ldrb	r3, [r7, #1]
 800f2d8:	f003 0308 	and.w	r3, r3, #8
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d122      	bne.n	800f326 <make_route+0xda>
 800f2e0:	79bb      	ldrb	r3, [r7, #6]
 800f2e2:	1c5a      	adds	r2, r3, #1
 800f2e4:	79fb      	ldrb	r3, [r7, #7]
 800f2e6:	497c      	ldr	r1, [pc, #496]	; (800f4d8 <make_route+0x28c>)
 800f2e8:	0112      	lsls	r2, r2, #4
 800f2ea:	4413      	add	r3, r2
 800f2ec:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f2f0:	887a      	ldrh	r2, [r7, #2]
 800f2f2:	429a      	cmp	r2, r3
 800f2f4:	d917      	bls.n	800f326 <make_route+0xda>
			route[i] = (0x00 - mouse.dir) & 0x03;				//route
 800f2f6:	4b76      	ldr	r3, [pc, #472]	; (800f4d0 <make_route+0x284>)
 800f2f8:	789b      	ldrb	r3, [r3, #2]
 800f2fa:	b2db      	uxtb	r3, r3
 800f2fc:	425b      	negs	r3, r3
 800f2fe:	b2da      	uxtb	r2, r3
 800f300:	88bb      	ldrh	r3, [r7, #4]
 800f302:	f002 0203 	and.w	r2, r2, #3
 800f306:	b2d1      	uxtb	r1, r2
 800f308:	4a72      	ldr	r2, [pc, #456]	; (800f4d4 <make_route+0x288>)
 800f30a:	54d1      	strb	r1, [r2, r3]
			m_step = smap[y+1][x];								//a
 800f30c:	79bb      	ldrb	r3, [r7, #6]
 800f30e:	1c5a      	adds	r2, r3, #1
 800f310:	79fb      	ldrb	r3, [r7, #7]
 800f312:	4971      	ldr	r1, [pc, #452]	; (800f4d8 <make_route+0x28c>)
 800f314:	0112      	lsls	r2, r2, #4
 800f316:	4413      	add	r3, r2
 800f318:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f31c:	807b      	strh	r3, [r7, #2]
			y++;												//aY
 800f31e:	79bb      	ldrb	r3, [r7, #6]
 800f320:	3301      	adds	r3, #1
 800f322:	71bb      	strb	r3, [r7, #6]
 800f324:	e079      	b.n	800f41a <make_route+0x1ce>
		}
		//----a----
		else if(!(m_temp & 0x04) && (smap[y][x+1] < m_step)){	//a
 800f326:	787b      	ldrb	r3, [r7, #1]
 800f328:	f003 0304 	and.w	r3, r3, #4
 800f32c:	2b00      	cmp	r3, #0
 800f32e:	d123      	bne.n	800f378 <make_route+0x12c>
 800f330:	79ba      	ldrb	r2, [r7, #6]
 800f332:	79fb      	ldrb	r3, [r7, #7]
 800f334:	3301      	adds	r3, #1
 800f336:	4968      	ldr	r1, [pc, #416]	; (800f4d8 <make_route+0x28c>)
 800f338:	0112      	lsls	r2, r2, #4
 800f33a:	4413      	add	r3, r2
 800f33c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f340:	887a      	ldrh	r2, [r7, #2]
 800f342:	429a      	cmp	r2, r3
 800f344:	d918      	bls.n	800f378 <make_route+0x12c>
			route[i] = (0x01 - mouse.dir) & 0x03;				//route
 800f346:	4b62      	ldr	r3, [pc, #392]	; (800f4d0 <make_route+0x284>)
 800f348:	789b      	ldrb	r3, [r3, #2]
 800f34a:	b2db      	uxtb	r3, r3
 800f34c:	f1c3 0301 	rsb	r3, r3, #1
 800f350:	b2da      	uxtb	r2, r3
 800f352:	88bb      	ldrh	r3, [r7, #4]
 800f354:	f002 0203 	and.w	r2, r2, #3
 800f358:	b2d1      	uxtb	r1, r2
 800f35a:	4a5e      	ldr	r2, [pc, #376]	; (800f4d4 <make_route+0x288>)
 800f35c:	54d1      	strb	r1, [r2, r3]
			m_step = smap[y][x+1];								//a
 800f35e:	79ba      	ldrb	r2, [r7, #6]
 800f360:	79fb      	ldrb	r3, [r7, #7]
 800f362:	3301      	adds	r3, #1
 800f364:	495c      	ldr	r1, [pc, #368]	; (800f4d8 <make_route+0x28c>)
 800f366:	0112      	lsls	r2, r2, #4
 800f368:	4413      	add	r3, r2
 800f36a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f36e:	807b      	strh	r3, [r7, #2]
			x++;												//aX
 800f370:	79fb      	ldrb	r3, [r7, #7]
 800f372:	3301      	adds	r3, #1
 800f374:	71fb      	strb	r3, [r7, #7]
 800f376:	e050      	b.n	800f41a <make_route+0x1ce>
		}
		//----a----
		else if(!(m_temp & 0x02) && (smap[y-1][x] < m_step)){	//a
 800f378:	787b      	ldrb	r3, [r7, #1]
 800f37a:	f003 0302 	and.w	r3, r3, #2
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d123      	bne.n	800f3ca <make_route+0x17e>
 800f382:	79bb      	ldrb	r3, [r7, #6]
 800f384:	1e5a      	subs	r2, r3, #1
 800f386:	79fb      	ldrb	r3, [r7, #7]
 800f388:	4953      	ldr	r1, [pc, #332]	; (800f4d8 <make_route+0x28c>)
 800f38a:	0112      	lsls	r2, r2, #4
 800f38c:	4413      	add	r3, r2
 800f38e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f392:	887a      	ldrh	r2, [r7, #2]
 800f394:	429a      	cmp	r2, r3
 800f396:	d918      	bls.n	800f3ca <make_route+0x17e>
			route[i] = (0x02 - mouse.dir) & 0x03;				//route
 800f398:	4b4d      	ldr	r3, [pc, #308]	; (800f4d0 <make_route+0x284>)
 800f39a:	789b      	ldrb	r3, [r3, #2]
 800f39c:	b2db      	uxtb	r3, r3
 800f39e:	f1c3 0302 	rsb	r3, r3, #2
 800f3a2:	b2da      	uxtb	r2, r3
 800f3a4:	88bb      	ldrh	r3, [r7, #4]
 800f3a6:	f002 0203 	and.w	r2, r2, #3
 800f3aa:	b2d1      	uxtb	r1, r2
 800f3ac:	4a49      	ldr	r2, [pc, #292]	; (800f4d4 <make_route+0x288>)
 800f3ae:	54d1      	strb	r1, [r2, r3]
			m_step = smap[y-1][x];								//a
 800f3b0:	79bb      	ldrb	r3, [r7, #6]
 800f3b2:	1e5a      	subs	r2, r3, #1
 800f3b4:	79fb      	ldrb	r3, [r7, #7]
 800f3b6:	4948      	ldr	r1, [pc, #288]	; (800f4d8 <make_route+0x28c>)
 800f3b8:	0112      	lsls	r2, r2, #4
 800f3ba:	4413      	add	r3, r2
 800f3bc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f3c0:	807b      	strh	r3, [r7, #2]
			y--;												//aY
 800f3c2:	79bb      	ldrb	r3, [r7, #6]
 800f3c4:	3b01      	subs	r3, #1
 800f3c6:	71bb      	strb	r3, [r7, #6]
 800f3c8:	e027      	b.n	800f41a <make_route+0x1ce>
		}
		//----a----
		else if(!(m_temp & 0x01) && (smap[y][x-1] < m_step)){	//a
 800f3ca:	787b      	ldrb	r3, [r7, #1]
 800f3cc:	f003 0301 	and.w	r3, r3, #1
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d122      	bne.n	800f41a <make_route+0x1ce>
 800f3d4:	79ba      	ldrb	r2, [r7, #6]
 800f3d6:	79fb      	ldrb	r3, [r7, #7]
 800f3d8:	3b01      	subs	r3, #1
 800f3da:	493f      	ldr	r1, [pc, #252]	; (800f4d8 <make_route+0x28c>)
 800f3dc:	0112      	lsls	r2, r2, #4
 800f3de:	4413      	add	r3, r2
 800f3e0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f3e4:	887a      	ldrh	r2, [r7, #2]
 800f3e6:	429a      	cmp	r2, r3
 800f3e8:	d917      	bls.n	800f41a <make_route+0x1ce>
			route[i] = (0x03 - mouse.dir) & 0x03;				//route
 800f3ea:	4b39      	ldr	r3, [pc, #228]	; (800f4d0 <make_route+0x284>)
 800f3ec:	789b      	ldrb	r3, [r3, #2]
 800f3ee:	b2db      	uxtb	r3, r3
 800f3f0:	f1c3 0303 	rsb	r3, r3, #3
 800f3f4:	b2da      	uxtb	r2, r3
 800f3f6:	88bb      	ldrh	r3, [r7, #4]
 800f3f8:	f002 0203 	and.w	r2, r2, #3
 800f3fc:	b2d1      	uxtb	r1, r2
 800f3fe:	4a35      	ldr	r2, [pc, #212]	; (800f4d4 <make_route+0x288>)
 800f400:	54d1      	strb	r1, [r2, r3]
			m_step = smap[y][x-1];								//a
 800f402:	79ba      	ldrb	r2, [r7, #6]
 800f404:	79fb      	ldrb	r3, [r7, #7]
 800f406:	3b01      	subs	r3, #1
 800f408:	4933      	ldr	r1, [pc, #204]	; (800f4d8 <make_route+0x28c>)
 800f40a:	0112      	lsls	r2, r2, #4
 800f40c:	4413      	add	r3, r2
 800f40e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f412:	807b      	strh	r3, [r7, #2]
			x--;												//aX
 800f414:	79fb      	ldrb	r3, [r7, #7]
 800f416:	3b01      	subs	r3, #1
 800f418:	71fb      	strb	r3, [r7, #7]
				y--;												//aY
			}*/

		}
		//----a----
		switch(route[i]){										//route
 800f41a:	88bb      	ldrh	r3, [r7, #4]
 800f41c:	4a2d      	ldr	r2, [pc, #180]	; (800f4d4 <make_route+0x288>)
 800f41e:	5cd3      	ldrb	r3, [r2, r3]
 800f420:	2b03      	cmp	r3, #3
 800f422:	d83c      	bhi.n	800f49e <make_route+0x252>
 800f424:	a201      	add	r2, pc, #4	; (adr r2, 800f42c <make_route+0x1e0>)
 800f426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f42a:	bf00      	nop
 800f42c:	0800f43d 	.word	0x0800f43d
 800f430:	0800f469 	.word	0x0800f469
 800f434:	0800f47b 	.word	0x0800f47b
 800f438:	0800f48d 	.word	0x0800f48d
		case 0x00:												//a
			if(pass_mode < 3){
 800f43c:	4b27      	ldr	r3, [pc, #156]	; (800f4dc <make_route+0x290>)
 800f43e:	781b      	ldrb	r3, [r3, #0]
 800f440:	2b02      	cmp	r3, #2
 800f442:	d804      	bhi.n	800f44e <make_route+0x202>
				route[i] = 0x88;									//a
 800f444:	88bb      	ldrh	r3, [r7, #4]
 800f446:	4a23      	ldr	r2, [pc, #140]	; (800f4d4 <make_route+0x288>)
 800f448:	2188      	movs	r1, #136	; 0x88
 800f44a:	54d1      	strb	r1, [r2, r3]
			}else{
				route[i] = 0x77;
				route[i+1] = 0x77;
				i++;
			}
			break;
 800f44c:	e02c      	b.n	800f4a8 <make_route+0x25c>
				route[i] = 0x77;
 800f44e:	88bb      	ldrh	r3, [r7, #4]
 800f450:	4a20      	ldr	r2, [pc, #128]	; (800f4d4 <make_route+0x288>)
 800f452:	2177      	movs	r1, #119	; 0x77
 800f454:	54d1      	strb	r1, [r2, r3]
				route[i+1] = 0x77;
 800f456:	88bb      	ldrh	r3, [r7, #4]
 800f458:	3301      	adds	r3, #1
 800f45a:	4a1e      	ldr	r2, [pc, #120]	; (800f4d4 <make_route+0x288>)
 800f45c:	2177      	movs	r1, #119	; 0x77
 800f45e:	54d1      	strb	r1, [r2, r3]
				i++;
 800f460:	88bb      	ldrh	r3, [r7, #4]
 800f462:	3301      	adds	r3, #1
 800f464:	80bb      	strh	r3, [r7, #4]
			break;
 800f466:	e01f      	b.n	800f4a8 <make_route+0x25c>
		case 0x01:												//a
			turn_dir(DIR_TURN_R90, 0);								//a90
 800f468:	2100      	movs	r1, #0
 800f46a:	2001      	movs	r0, #1
 800f46c:	f7ff fa66 	bl	800e93c <turn_dir>
			route[i] = 0x44;									//a
 800f470:	88bb      	ldrh	r3, [r7, #4]
 800f472:	4a18      	ldr	r2, [pc, #96]	; (800f4d4 <make_route+0x288>)
 800f474:	2144      	movs	r1, #68	; 0x44
 800f476:	54d1      	strb	r1, [r2, r3]
			break;
 800f478:	e016      	b.n	800f4a8 <make_route+0x25c>
		case 0x02:												//U
			turn_dir(DIR_TURN_180, 0);								//a180
 800f47a:	2100      	movs	r1, #0
 800f47c:	2002      	movs	r0, #2
 800f47e:	f7ff fa5d 	bl	800e93c <turn_dir>
			route[i] = 0x22;									//a
 800f482:	88bb      	ldrh	r3, [r7, #4]
 800f484:	4a13      	ldr	r2, [pc, #76]	; (800f4d4 <make_route+0x288>)
 800f486:	2122      	movs	r1, #34	; 0x22
 800f488:	54d1      	strb	r1, [r2, r3]
			break;
 800f48a:	e00d      	b.n	800f4a8 <make_route+0x25c>
		case 0x03:												//a
			turn_dir(DIR_TURN_L90, 0);								//a90
 800f48c:	2100      	movs	r1, #0
 800f48e:	20ff      	movs	r0, #255	; 0xff
 800f490:	f7ff fa54 	bl	800e93c <turn_dir>
			route[i] = 0x11;									//a
 800f494:	88bb      	ldrh	r3, [r7, #4]
 800f496:	4a0f      	ldr	r2, [pc, #60]	; (800f4d4 <make_route+0x288>)
 800f498:	2111      	movs	r1, #17
 800f49a:	54d1      	strb	r1, [r2, r3]
			break;
 800f49c:	e004      	b.n	800f4a8 <make_route+0x25c>
		default:												//a
			route[i] = 0x00;									//a
 800f49e:	88bb      	ldrh	r3, [r7, #4]
 800f4a0:	4a0c      	ldr	r2, [pc, #48]	; (800f4d4 <make_route+0x288>)
 800f4a2:	2100      	movs	r1, #0
 800f4a4:	54d1      	strb	r1, [r2, r3]
			break;
 800f4a6:	bf00      	nop
		}
		i++;													//a
 800f4a8:	88bb      	ldrh	r3, [r7, #4]
 800f4aa:	3301      	adds	r3, #1
 800f4ac:	80bb      	strh	r3, [r7, #4]
	}while(smap[y][x] != 0);									//a0=
 800f4ae:	79ba      	ldrb	r2, [r7, #6]
 800f4b0:	79fb      	ldrb	r3, [r7, #7]
 800f4b2:	4909      	ldr	r1, [pc, #36]	; (800f4d8 <make_route+0x28c>)
 800f4b4:	0112      	lsls	r2, r2, #4
 800f4b6:	4413      	add	r3, r2
 800f4b8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	f47f aef8 	bne.w	800f2b2 <make_route+0x66>
	mouse.dir = dir_temp;										//dir_tempmouse.dir
 800f4c2:	4a03      	ldr	r2, [pc, #12]	; (800f4d0 <make_route+0x284>)
 800f4c4:	783b      	ldrb	r3, [r7, #0]
 800f4c6:	7093      	strb	r3, [r2, #2]
}
 800f4c8:	bf00      	nop
 800f4ca:	3708      	adds	r7, #8
 800f4cc:	46bd      	mov	sp, r7
 800f4ce:	bd80      	pop	{r7, pc}
 800f4d0:	20000c0c 	.word	0x20000c0c
 800f4d4:	20000c54 	.word	0x20000c54
 800f4d8:	20000d60 	.word	0x20000d60
 800f4dc:	20000457 	.word	0x20000457
 800f4e0:	200001ac 	.word	0x200001ac
 800f4e4:	20000f68 	.word	0x20000f68

0800f4e8 <find_pregoal>:
//	(=goal)
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void find_pregoal()
{
 800f4e8:	b480      	push	{r7}
 800f4ea:	b085      	sub	sp, #20
 800f4ec:	af00      	add	r7, sp, #0
	//========
	uint8_t x, y;															//for
	uint8_t m_temp;															//
	//uint8_t m_temp_sample[16];
	uint8_t break_flag = 0;													//
 800f4ee:	2300      	movs	r3, #0
 800f4f0:	737b      	strb	r3, [r7, #13]

	//========
	for (y = 0; y <= 0x0f; y++) {											//Y
 800f4f2:	2300      	movs	r3, #0
 800f4f4:	73bb      	strb	r3, [r7, #14]
 800f4f6:	e014      	b.n	800f522 <find_pregoal+0x3a>
		for (x = 0; x <= 0x0f; x++) {										//X
 800f4f8:	2300      	movs	r3, #0
 800f4fa:	73fb      	strb	r3, [r7, #15]
 800f4fc:	e00b      	b.n	800f516 <find_pregoal+0x2e>
			smap[y][x] = 0x03e7;											//
 800f4fe:	7bba      	ldrb	r2, [r7, #14]
 800f500:	7bfb      	ldrb	r3, [r7, #15]
 800f502:	49a0      	ldr	r1, [pc, #640]	; (800f784 <find_pregoal+0x29c>)
 800f504:	0112      	lsls	r2, r2, #4
 800f506:	4413      	add	r3, r2
 800f508:	f240 32e7 	movw	r2, #999	; 0x3e7
 800f50c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (x = 0; x <= 0x0f; x++) {										//X
 800f510:	7bfb      	ldrb	r3, [r7, #15]
 800f512:	3301      	adds	r3, #1
 800f514:	73fb      	strb	r3, [r7, #15]
 800f516:	7bfb      	ldrb	r3, [r7, #15]
 800f518:	2b0f      	cmp	r3, #15
 800f51a:	d9f0      	bls.n	800f4fe <find_pregoal+0x16>
	for (y = 0; y <= 0x0f; y++) {											//Y
 800f51c:	7bbb      	ldrb	r3, [r7, #14]
 800f51e:	3301      	adds	r3, #1
 800f520:	73bb      	strb	r3, [r7, #14]
 800f522:	7bbb      	ldrb	r3, [r7, #14]
 800f524:	2b0f      	cmp	r3, #15
 800f526:	d9e7      	bls.n	800f4f8 <find_pregoal+0x10>
		}
	}

	//========
	MF2.FLAG.ALLMAP = 0;
 800f528:	4a97      	ldr	r2, [pc, #604]	; (800f788 <find_pregoal+0x2a0>)
 800f52a:	8813      	ldrh	r3, [r2, #0]
 800f52c:	f36f 0382 	bfc	r3, #2, #1
 800f530:	8013      	strh	r3, [r2, #0]

	//====0====
	smap[mouse.y][mouse.x] = 0;
 800f532:	4b96      	ldr	r3, [pc, #600]	; (800f78c <find_pregoal+0x2a4>)
 800f534:	785b      	ldrb	r3, [r3, #1]
 800f536:	b2db      	uxtb	r3, r3
 800f538:	4618      	mov	r0, r3
 800f53a:	4b94      	ldr	r3, [pc, #592]	; (800f78c <find_pregoal+0x2a4>)
 800f53c:	781b      	ldrb	r3, [r3, #0]
 800f53e:	b2db      	uxtb	r3, r3
 800f540:	4619      	mov	r1, r3
 800f542:	4a90      	ldr	r2, [pc, #576]	; (800f784 <find_pregoal+0x29c>)
 800f544:	0103      	lsls	r3, r0, #4
 800f546:	440b      	add	r3, r1
 800f548:	2100      	movs	r1, #0
 800f54a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

	//====0====
	m_step = 0;																//
 800f54e:	4b90      	ldr	r3, [pc, #576]	; (800f790 <find_pregoal+0x2a8>)
 800f550:	2200      	movs	r2, #0
 800f552:	801a      	strh	r2, [r3, #0]

	//========
	int straight = 3;
 800f554:	2303      	movs	r3, #3
 800f556:	60bb      	str	r3, [r7, #8]
	int turn = 1;
 800f558:	2301      	movs	r3, #1
 800f55a:	607b      	str	r3, [r7, #4]

	//========
	do {
		//--------
		for (y = 0; y <= 0x0f; y++) {										//Y
 800f55c:	2300      	movs	r3, #0
 800f55e:	73bb      	strb	r3, [r7, #14]
 800f560:	e180      	b.n	800f864 <find_pregoal+0x37c>
			for (x = 0; x <= 0x0f; x++) {									//X
 800f562:	2300      	movs	r3, #0
 800f564:	73fb      	strb	r3, [r7, #15]
 800f566:	e173      	b.n	800f850 <find_pregoal+0x368>
				//--------
				if (smap[y][x] == m_step) {									//m_step
 800f568:	7bba      	ldrb	r2, [r7, #14]
 800f56a:	7bfb      	ldrb	r3, [r7, #15]
 800f56c:	4985      	ldr	r1, [pc, #532]	; (800f784 <find_pregoal+0x29c>)
 800f56e:	0112      	lsls	r2, r2, #4
 800f570:	4413      	add	r3, r2
 800f572:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800f576:	4b86      	ldr	r3, [pc, #536]	; (800f790 <find_pregoal+0x2a8>)
 800f578:	881b      	ldrh	r3, [r3, #0]
 800f57a:	429a      	cmp	r2, r3
 800f57c:	f040 8165 	bne.w	800f84a <find_pregoal+0x362>
					m_temp = map[y][x];										//map
 800f580:	7bba      	ldrb	r2, [r7, #14]
 800f582:	7bfb      	ldrb	r3, [r7, #15]
 800f584:	4983      	ldr	r1, [pc, #524]	; (800f794 <find_pregoal+0x2ac>)
 800f586:	0112      	lsls	r2, r2, #4
 800f588:	440a      	add	r2, r1
 800f58a:	4413      	add	r3, r2
 800f58c:	781b      	ldrb	r3, [r3, #0]
 800f58e:	70fb      	strb	r3, [r7, #3]
					//--------
					if (!(m_temp & 0x08) && y != 0x0f) {					//
 800f590:	78fb      	ldrb	r3, [r7, #3]
 800f592:	f003 0308 	and.w	r3, r3, #8
 800f596:	2b00      	cmp	r3, #0
 800f598:	d14d      	bne.n	800f636 <find_pregoal+0x14e>
 800f59a:	7bbb      	ldrb	r3, [r7, #14]
 800f59c:	2b0f      	cmp	r3, #15
 800f59e:	d04a      	beq.n	800f636 <find_pregoal+0x14e>
						if (smap[y + 1][x] == 0x03e7) {						//
 800f5a0:	7bbb      	ldrb	r3, [r7, #14]
 800f5a2:	1c5a      	adds	r2, r3, #1
 800f5a4:	7bfb      	ldrb	r3, [r7, #15]
 800f5a6:	4977      	ldr	r1, [pc, #476]	; (800f784 <find_pregoal+0x29c>)
 800f5a8:	0112      	lsls	r2, r2, #4
 800f5aa:	4413      	add	r3, r2
 800f5ac:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f5b0:	f240 32e7 	movw	r2, #999	; 0x3e7
 800f5b4:	4293      	cmp	r3, r2
 800f5b6:	d13e      	bne.n	800f636 <find_pregoal+0x14e>
							smap[y + 1][x] = smap[y][x] + turn;				//
 800f5b8:	7bba      	ldrb	r2, [r7, #14]
 800f5ba:	7bfb      	ldrb	r3, [r7, #15]
 800f5bc:	4971      	ldr	r1, [pc, #452]	; (800f784 <find_pregoal+0x29c>)
 800f5be:	0112      	lsls	r2, r2, #4
 800f5c0:	4413      	add	r3, r2
 800f5c2:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	b299      	uxth	r1, r3
 800f5ca:	7bbb      	ldrb	r3, [r7, #14]
 800f5cc:	1c5a      	adds	r2, r3, #1
 800f5ce:	7bfb      	ldrb	r3, [r7, #15]
 800f5d0:	4401      	add	r1, r0
 800f5d2:	b288      	uxth	r0, r1
 800f5d4:	496b      	ldr	r1, [pc, #428]	; (800f784 <find_pregoal+0x29c>)
 800f5d6:	0112      	lsls	r2, r2, #4
 800f5d8:	4413      	add	r3, r2
 800f5da:	4602      	mov	r2, r0
 800f5dc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							if (((map[y + 1][x] & 0x0f ) << 4) != (map[y + 1][x] & 0xf0)) {		//map4bit4bit
 800f5e0:	7bbb      	ldrb	r3, [r7, #14]
 800f5e2:	1c5a      	adds	r2, r3, #1
 800f5e4:	7bfb      	ldrb	r3, [r7, #15]
 800f5e6:	496b      	ldr	r1, [pc, #428]	; (800f794 <find_pregoal+0x2ac>)
 800f5e8:	0112      	lsls	r2, r2, #4
 800f5ea:	440a      	add	r2, r1
 800f5ec:	4413      	add	r3, r2
 800f5ee:	781b      	ldrb	r3, [r3, #0]
 800f5f0:	011b      	lsls	r3, r3, #4
 800f5f2:	b2da      	uxtb	r2, r3
 800f5f4:	7bbb      	ldrb	r3, [r7, #14]
 800f5f6:	1c59      	adds	r1, r3, #1
 800f5f8:	7bfb      	ldrb	r3, [r7, #15]
 800f5fa:	4866      	ldr	r0, [pc, #408]	; (800f794 <find_pregoal+0x2ac>)
 800f5fc:	0109      	lsls	r1, r1, #4
 800f5fe:	4401      	add	r1, r0
 800f600:	440b      	add	r3, r1
 800f602:	781b      	ldrb	r3, [r3, #0]
 800f604:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f608:	429a      	cmp	r2, r3
 800f60a:	d014      	beq.n	800f636 <find_pregoal+0x14e>
								break_flag = 1;								//for
 800f60c:	2301      	movs	r3, #1
 800f60e:	737b      	strb	r3, [r7, #13]
								m_step2 = smap[y + 1][x];					//goal
 800f610:	7bbb      	ldrb	r3, [r7, #14]
 800f612:	1c5a      	adds	r2, r3, #1
 800f614:	7bfb      	ldrb	r3, [r7, #15]
 800f616:	495b      	ldr	r1, [pc, #364]	; (800f784 <find_pregoal+0x29c>)
 800f618:	0112      	lsls	r2, r2, #4
 800f61a:	4413      	add	r3, r2
 800f61c:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800f620:	4b5d      	ldr	r3, [pc, #372]	; (800f798 <find_pregoal+0x2b0>)
 800f622:	801a      	strh	r2, [r3, #0]
								pregoal_x = x;
 800f624:	4a5d      	ldr	r2, [pc, #372]	; (800f79c <find_pregoal+0x2b4>)
 800f626:	7bfb      	ldrb	r3, [r7, #15]
 800f628:	7013      	strb	r3, [r2, #0]
								pregoal_y = y + 1;							//goal
 800f62a:	7bbb      	ldrb	r3, [r7, #14]
 800f62c:	3301      	adds	r3, #1
 800f62e:	b2da      	uxtb	r2, r3
 800f630:	4b5b      	ldr	r3, [pc, #364]	; (800f7a0 <find_pregoal+0x2b8>)
 800f632:	701a      	strb	r2, [r3, #0]
								break;
 800f634:	e110      	b.n	800f858 <find_pregoal+0x370>
							}
						}
					}
					//--------
					if (!(m_temp & 0x04) && x != 0x0f) {					//
 800f636:	78fb      	ldrb	r3, [r7, #3]
 800f638:	f003 0304 	and.w	r3, r3, #4
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d14d      	bne.n	800f6dc <find_pregoal+0x1f4>
 800f640:	7bfb      	ldrb	r3, [r7, #15]
 800f642:	2b0f      	cmp	r3, #15
 800f644:	d04a      	beq.n	800f6dc <find_pregoal+0x1f4>
						if (smap[y][x + 1] == 0x03e7) {						//
 800f646:	7bba      	ldrb	r2, [r7, #14]
 800f648:	7bfb      	ldrb	r3, [r7, #15]
 800f64a:	3301      	adds	r3, #1
 800f64c:	494d      	ldr	r1, [pc, #308]	; (800f784 <find_pregoal+0x29c>)
 800f64e:	0112      	lsls	r2, r2, #4
 800f650:	4413      	add	r3, r2
 800f652:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f656:	f240 32e7 	movw	r2, #999	; 0x3e7
 800f65a:	4293      	cmp	r3, r2
 800f65c:	d13e      	bne.n	800f6dc <find_pregoal+0x1f4>
							smap[y][x + 1] = smap[y][x] + turn;				//
 800f65e:	7bba      	ldrb	r2, [r7, #14]
 800f660:	7bfb      	ldrb	r3, [r7, #15]
 800f662:	4948      	ldr	r1, [pc, #288]	; (800f784 <find_pregoal+0x29c>)
 800f664:	0112      	lsls	r2, r2, #4
 800f666:	4413      	add	r3, r2
 800f668:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	b299      	uxth	r1, r3
 800f670:	7bba      	ldrb	r2, [r7, #14]
 800f672:	7bfb      	ldrb	r3, [r7, #15]
 800f674:	3301      	adds	r3, #1
 800f676:	4401      	add	r1, r0
 800f678:	b288      	uxth	r0, r1
 800f67a:	4942      	ldr	r1, [pc, #264]	; (800f784 <find_pregoal+0x29c>)
 800f67c:	0112      	lsls	r2, r2, #4
 800f67e:	4413      	add	r3, r2
 800f680:	4602      	mov	r2, r0
 800f682:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							if (((map[y][x + 1] & 0x0f) << 4) != (map[y][x + 1] & 0xf0)) {		//map4bit4bit
 800f686:	7bba      	ldrb	r2, [r7, #14]
 800f688:	7bfb      	ldrb	r3, [r7, #15]
 800f68a:	3301      	adds	r3, #1
 800f68c:	4941      	ldr	r1, [pc, #260]	; (800f794 <find_pregoal+0x2ac>)
 800f68e:	0112      	lsls	r2, r2, #4
 800f690:	440a      	add	r2, r1
 800f692:	4413      	add	r3, r2
 800f694:	781b      	ldrb	r3, [r3, #0]
 800f696:	011b      	lsls	r3, r3, #4
 800f698:	b2da      	uxtb	r2, r3
 800f69a:	7bb9      	ldrb	r1, [r7, #14]
 800f69c:	7bfb      	ldrb	r3, [r7, #15]
 800f69e:	3301      	adds	r3, #1
 800f6a0:	483c      	ldr	r0, [pc, #240]	; (800f794 <find_pregoal+0x2ac>)
 800f6a2:	0109      	lsls	r1, r1, #4
 800f6a4:	4401      	add	r1, r0
 800f6a6:	440b      	add	r3, r1
 800f6a8:	781b      	ldrb	r3, [r3, #0]
 800f6aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f6ae:	429a      	cmp	r2, r3
 800f6b0:	d014      	beq.n	800f6dc <find_pregoal+0x1f4>
								break_flag = 1;								//for
 800f6b2:	2301      	movs	r3, #1
 800f6b4:	737b      	strb	r3, [r7, #13]
								m_step2 = smap[y][x + 1];					//
 800f6b6:	7bba      	ldrb	r2, [r7, #14]
 800f6b8:	7bfb      	ldrb	r3, [r7, #15]
 800f6ba:	3301      	adds	r3, #1
 800f6bc:	4931      	ldr	r1, [pc, #196]	; (800f784 <find_pregoal+0x29c>)
 800f6be:	0112      	lsls	r2, r2, #4
 800f6c0:	4413      	add	r3, r2
 800f6c2:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800f6c6:	4b34      	ldr	r3, [pc, #208]	; (800f798 <find_pregoal+0x2b0>)
 800f6c8:	801a      	strh	r2, [r3, #0]
								pregoal_x = x + 1;
 800f6ca:	7bfb      	ldrb	r3, [r7, #15]
 800f6cc:	3301      	adds	r3, #1
 800f6ce:	b2da      	uxtb	r2, r3
 800f6d0:	4b32      	ldr	r3, [pc, #200]	; (800f79c <find_pregoal+0x2b4>)
 800f6d2:	701a      	strb	r2, [r3, #0]
								pregoal_y = y;								//goal
 800f6d4:	4a32      	ldr	r2, [pc, #200]	; (800f7a0 <find_pregoal+0x2b8>)
 800f6d6:	7bbb      	ldrb	r3, [r7, #14]
 800f6d8:	7013      	strb	r3, [r2, #0]
								break;
 800f6da:	e0bd      	b.n	800f858 <find_pregoal+0x370>
							}
						}
					}
					//--------
					if (!(m_temp & 0x02) && y != 0) {						//
 800f6dc:	78fb      	ldrb	r3, [r7, #3]
 800f6de:	f003 0302 	and.w	r3, r3, #2
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d15e      	bne.n	800f7a4 <find_pregoal+0x2bc>
 800f6e6:	7bbb      	ldrb	r3, [r7, #14]
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d05b      	beq.n	800f7a4 <find_pregoal+0x2bc>
						if (smap[y - 1][x] == 0x03e7) {						//
 800f6ec:	7bbb      	ldrb	r3, [r7, #14]
 800f6ee:	1e5a      	subs	r2, r3, #1
 800f6f0:	7bfb      	ldrb	r3, [r7, #15]
 800f6f2:	4924      	ldr	r1, [pc, #144]	; (800f784 <find_pregoal+0x29c>)
 800f6f4:	0112      	lsls	r2, r2, #4
 800f6f6:	4413      	add	r3, r2
 800f6f8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f6fc:	f240 32e7 	movw	r2, #999	; 0x3e7
 800f700:	4293      	cmp	r3, r2
 800f702:	d14f      	bne.n	800f7a4 <find_pregoal+0x2bc>
							smap[y - 1][x] = smap[y][x] + turn;				//
 800f704:	7bba      	ldrb	r2, [r7, #14]
 800f706:	7bfb      	ldrb	r3, [r7, #15]
 800f708:	491e      	ldr	r1, [pc, #120]	; (800f784 <find_pregoal+0x29c>)
 800f70a:	0112      	lsls	r2, r2, #4
 800f70c:	4413      	add	r3, r2
 800f70e:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	b299      	uxth	r1, r3
 800f716:	7bbb      	ldrb	r3, [r7, #14]
 800f718:	1e5a      	subs	r2, r3, #1
 800f71a:	7bfb      	ldrb	r3, [r7, #15]
 800f71c:	4401      	add	r1, r0
 800f71e:	b288      	uxth	r0, r1
 800f720:	4918      	ldr	r1, [pc, #96]	; (800f784 <find_pregoal+0x29c>)
 800f722:	0112      	lsls	r2, r2, #4
 800f724:	4413      	add	r3, r2
 800f726:	4602      	mov	r2, r0
 800f728:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							if (((map[y - 1][x] & 0x0f) << 4) != (map[y - 1][x] & 0xf0)) {		//map4bit4bit
 800f72c:	7bbb      	ldrb	r3, [r7, #14]
 800f72e:	1e5a      	subs	r2, r3, #1
 800f730:	7bfb      	ldrb	r3, [r7, #15]
 800f732:	4918      	ldr	r1, [pc, #96]	; (800f794 <find_pregoal+0x2ac>)
 800f734:	0112      	lsls	r2, r2, #4
 800f736:	440a      	add	r2, r1
 800f738:	4413      	add	r3, r2
 800f73a:	781b      	ldrb	r3, [r3, #0]
 800f73c:	011b      	lsls	r3, r3, #4
 800f73e:	b2da      	uxtb	r2, r3
 800f740:	7bbb      	ldrb	r3, [r7, #14]
 800f742:	1e59      	subs	r1, r3, #1
 800f744:	7bfb      	ldrb	r3, [r7, #15]
 800f746:	4813      	ldr	r0, [pc, #76]	; (800f794 <find_pregoal+0x2ac>)
 800f748:	0109      	lsls	r1, r1, #4
 800f74a:	4401      	add	r1, r0
 800f74c:	440b      	add	r3, r1
 800f74e:	781b      	ldrb	r3, [r3, #0]
 800f750:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f754:	429a      	cmp	r2, r3
 800f756:	d025      	beq.n	800f7a4 <find_pregoal+0x2bc>
								break_flag = 1;								//for
 800f758:	2301      	movs	r3, #1
 800f75a:	737b      	strb	r3, [r7, #13]
								m_step2 = smap[y - 1][x];					//
 800f75c:	7bbb      	ldrb	r3, [r7, #14]
 800f75e:	1e5a      	subs	r2, r3, #1
 800f760:	7bfb      	ldrb	r3, [r7, #15]
 800f762:	4908      	ldr	r1, [pc, #32]	; (800f784 <find_pregoal+0x29c>)
 800f764:	0112      	lsls	r2, r2, #4
 800f766:	4413      	add	r3, r2
 800f768:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800f76c:	4b0a      	ldr	r3, [pc, #40]	; (800f798 <find_pregoal+0x2b0>)
 800f76e:	801a      	strh	r2, [r3, #0]
								pregoal_x = x;
 800f770:	4a0a      	ldr	r2, [pc, #40]	; (800f79c <find_pregoal+0x2b4>)
 800f772:	7bfb      	ldrb	r3, [r7, #15]
 800f774:	7013      	strb	r3, [r2, #0]
								pregoal_y = y - 1;							//goal
 800f776:	7bbb      	ldrb	r3, [r7, #14]
 800f778:	3b01      	subs	r3, #1
 800f77a:	b2da      	uxtb	r2, r3
 800f77c:	4b08      	ldr	r3, [pc, #32]	; (800f7a0 <find_pregoal+0x2b8>)
 800f77e:	701a      	strb	r2, [r3, #0]
								break;
 800f780:	e06a      	b.n	800f858 <find_pregoal+0x370>
 800f782:	bf00      	nop
 800f784:	20000d60 	.word	0x20000d60
 800f788:	20000f64 	.word	0x20000f64
 800f78c:	20000c0c 	.word	0x20000c0c
 800f790:	2000034e 	.word	0x2000034e
 800f794:	200001ac 	.word	0x200001ac
 800f798:	20000c04 	.word	0x20000c04
 800f79c:	20000d5c 	.word	0x20000d5c
 800f7a0:	200012a1 	.word	0x200012a1
							}
						}
					}
					//--------
					if (!(m_temp & 0x01) && x != 0) {						//
 800f7a4:	78fb      	ldrb	r3, [r7, #3]
 800f7a6:	f003 0301 	and.w	r3, r3, #1
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d14d      	bne.n	800f84a <find_pregoal+0x362>
 800f7ae:	7bfb      	ldrb	r3, [r7, #15]
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	d04a      	beq.n	800f84a <find_pregoal+0x362>
						if (smap[y][x - 1] == 0x03e7) {						//
 800f7b4:	7bba      	ldrb	r2, [r7, #14]
 800f7b6:	7bfb      	ldrb	r3, [r7, #15]
 800f7b8:	3b01      	subs	r3, #1
 800f7ba:	493e      	ldr	r1, [pc, #248]	; (800f8b4 <find_pregoal+0x3cc>)
 800f7bc:	0112      	lsls	r2, r2, #4
 800f7be:	4413      	add	r3, r2
 800f7c0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f7c4:	f240 32e7 	movw	r2, #999	; 0x3e7
 800f7c8:	4293      	cmp	r3, r2
 800f7ca:	d13e      	bne.n	800f84a <find_pregoal+0x362>
							smap[y][x - 1] = smap[y][x] + turn;				//
 800f7cc:	7bba      	ldrb	r2, [r7, #14]
 800f7ce:	7bfb      	ldrb	r3, [r7, #15]
 800f7d0:	4938      	ldr	r1, [pc, #224]	; (800f8b4 <find_pregoal+0x3cc>)
 800f7d2:	0112      	lsls	r2, r2, #4
 800f7d4:	4413      	add	r3, r2
 800f7d6:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	b299      	uxth	r1, r3
 800f7de:	7bba      	ldrb	r2, [r7, #14]
 800f7e0:	7bfb      	ldrb	r3, [r7, #15]
 800f7e2:	3b01      	subs	r3, #1
 800f7e4:	4401      	add	r1, r0
 800f7e6:	b288      	uxth	r0, r1
 800f7e8:	4932      	ldr	r1, [pc, #200]	; (800f8b4 <find_pregoal+0x3cc>)
 800f7ea:	0112      	lsls	r2, r2, #4
 800f7ec:	4413      	add	r3, r2
 800f7ee:	4602      	mov	r2, r0
 800f7f0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							if (((map[y][x - 1] & 0x0f) << 4) != (map[y][x - 1] & 0xf0)) {		//map4bit4bit
 800f7f4:	7bba      	ldrb	r2, [r7, #14]
 800f7f6:	7bfb      	ldrb	r3, [r7, #15]
 800f7f8:	3b01      	subs	r3, #1
 800f7fa:	492f      	ldr	r1, [pc, #188]	; (800f8b8 <find_pregoal+0x3d0>)
 800f7fc:	0112      	lsls	r2, r2, #4
 800f7fe:	440a      	add	r2, r1
 800f800:	4413      	add	r3, r2
 800f802:	781b      	ldrb	r3, [r3, #0]
 800f804:	011b      	lsls	r3, r3, #4
 800f806:	b2da      	uxtb	r2, r3
 800f808:	7bb9      	ldrb	r1, [r7, #14]
 800f80a:	7bfb      	ldrb	r3, [r7, #15]
 800f80c:	3b01      	subs	r3, #1
 800f80e:	482a      	ldr	r0, [pc, #168]	; (800f8b8 <find_pregoal+0x3d0>)
 800f810:	0109      	lsls	r1, r1, #4
 800f812:	4401      	add	r1, r0
 800f814:	440b      	add	r3, r1
 800f816:	781b      	ldrb	r3, [r3, #0]
 800f818:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f81c:	429a      	cmp	r2, r3
 800f81e:	d014      	beq.n	800f84a <find_pregoal+0x362>
								break_flag = 1;								//for
 800f820:	2301      	movs	r3, #1
 800f822:	737b      	strb	r3, [r7, #13]
								m_step2 = smap[y][x - 1];					//
 800f824:	7bba      	ldrb	r2, [r7, #14]
 800f826:	7bfb      	ldrb	r3, [r7, #15]
 800f828:	3b01      	subs	r3, #1
 800f82a:	4922      	ldr	r1, [pc, #136]	; (800f8b4 <find_pregoal+0x3cc>)
 800f82c:	0112      	lsls	r2, r2, #4
 800f82e:	4413      	add	r3, r2
 800f830:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800f834:	4b21      	ldr	r3, [pc, #132]	; (800f8bc <find_pregoal+0x3d4>)
 800f836:	801a      	strh	r2, [r3, #0]
								pregoal_x = x - 1;
 800f838:	7bfb      	ldrb	r3, [r7, #15]
 800f83a:	3b01      	subs	r3, #1
 800f83c:	b2da      	uxtb	r2, r3
 800f83e:	4b20      	ldr	r3, [pc, #128]	; (800f8c0 <find_pregoal+0x3d8>)
 800f840:	701a      	strb	r2, [r3, #0]
								pregoal_y = y;								//goal
 800f842:	4a20      	ldr	r2, [pc, #128]	; (800f8c4 <find_pregoal+0x3dc>)
 800f844:	7bbb      	ldrb	r3, [r7, #14]
 800f846:	7013      	strb	r3, [r2, #0]
								break;							}
 800f848:	e006      	b.n	800f858 <find_pregoal+0x370>
			for (x = 0; x <= 0x0f; x++) {									//X
 800f84a:	7bfb      	ldrb	r3, [r7, #15]
 800f84c:	3301      	adds	r3, #1
 800f84e:	73fb      	strb	r3, [r7, #15]
 800f850:	7bfb      	ldrb	r3, [r7, #15]
 800f852:	2b0f      	cmp	r3, #15
 800f854:	f67f ae88 	bls.w	800f568 <find_pregoal+0x80>
						}
					}
				}
			}
			if (break_flag) break;		//map4bit4bitfor
 800f858:	7b7b      	ldrb	r3, [r7, #13]
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d107      	bne.n	800f86e <find_pregoal+0x386>
		for (y = 0; y <= 0x0f; y++) {										//Y
 800f85e:	7bbb      	ldrb	r3, [r7, #14]
 800f860:	3301      	adds	r3, #1
 800f862:	73bb      	strb	r3, [r7, #14]
 800f864:	7bbb      	ldrb	r3, [r7, #14]
 800f866:	2b0f      	cmp	r3, #15
 800f868:	f67f ae7b 	bls.w	800f562 <find_pregoal+0x7a>
 800f86c:	e000      	b.n	800f870 <find_pregoal+0x388>
			if (break_flag) break;		//map4bit4bitfor
 800f86e:	bf00      	nop
		}
		//========
		m_step++;
 800f870:	4b15      	ldr	r3, [pc, #84]	; (800f8c8 <find_pregoal+0x3e0>)
 800f872:	881b      	ldrh	r3, [r3, #0]
 800f874:	3301      	adds	r3, #1
 800f876:	b29a      	uxth	r2, r3
 800f878:	4b13      	ldr	r3, [pc, #76]	; (800f8c8 <find_pregoal+0x3e0>)
 800f87a:	801a      	strh	r2, [r3, #0]
		if(m_step > 500) MF2.FLAG.ALLMAP = 1;
 800f87c:	4b12      	ldr	r3, [pc, #72]	; (800f8c8 <find_pregoal+0x3e0>)
 800f87e:	881b      	ldrh	r3, [r3, #0]
 800f880:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800f884:	d904      	bls.n	800f890 <find_pregoal+0x3a8>
 800f886:	4a11      	ldr	r2, [pc, #68]	; (800f8cc <find_pregoal+0x3e4>)
 800f888:	8813      	ldrh	r3, [r2, #0]
 800f88a:	f043 0304 	orr.w	r3, r3, #4
 800f88e:	8013      	strh	r3, [r2, #0]
	} while(break_flag == 0 && MF2.FLAG.ALLMAP != 1);		//
 800f890:	7b7b      	ldrb	r3, [r7, #13]
 800f892:	2b00      	cmp	r3, #0
 800f894:	d107      	bne.n	800f8a6 <find_pregoal+0x3be>
 800f896:	4b0d      	ldr	r3, [pc, #52]	; (800f8cc <find_pregoal+0x3e4>)
 800f898:	881b      	ldrh	r3, [r3, #0]
 800f89a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800f89e:	b2db      	uxtb	r3, r3
 800f8a0:	2b01      	cmp	r3, #1
 800f8a2:	f47f ae5b 	bne.w	800f55c <find_pregoal+0x74>
}
 800f8a6:	bf00      	nop
 800f8a8:	3714      	adds	r7, #20
 800f8aa:	46bd      	mov	sp, r7
 800f8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8b0:	4770      	bx	lr
 800f8b2:	bf00      	nop
 800f8b4:	20000d60 	.word	0x20000d60
 800f8b8:	200001ac 	.word	0x200001ac
 800f8bc:	20000c04 	.word	0x20000c04
 800f8c0:	20000d5c 	.word	0x20000d5c
 800f8c4:	200012a1 	.word	0x200012a1
 800f8c8:	2000034e 	.word	0x2000034e
 800f8cc:	20000f64 	.word	0x20000f64

0800f8d0 <make_smap2>:
//	
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void make_smap2()
{
 800f8d0:	b480      	push	{r7}
 800f8d2:	b085      	sub	sp, #20
 800f8d4:	af00      	add	r7, sp, #0
	//========
	uint8_t x, y;															//for
	uint8_t m_temp;															//

	//========
	for (y = 0; y <= 0x0f; y++) {											//Y
 800f8d6:	2300      	movs	r3, #0
 800f8d8:	73bb      	strb	r3, [r7, #14]
 800f8da:	e014      	b.n	800f906 <make_smap2+0x36>
		for (x = 0; x <= 0x0f; x++) {										//X
 800f8dc:	2300      	movs	r3, #0
 800f8de:	73fb      	strb	r3, [r7, #15]
 800f8e0:	e00b      	b.n	800f8fa <make_smap2+0x2a>
			smap[y][x] = 0x03e7;											//
 800f8e2:	7bba      	ldrb	r2, [r7, #14]
 800f8e4:	7bfb      	ldrb	r3, [r7, #15]
 800f8e6:	4986      	ldr	r1, [pc, #536]	; (800fb00 <make_smap2+0x230>)
 800f8e8:	0112      	lsls	r2, r2, #4
 800f8ea:	4413      	add	r3, r2
 800f8ec:	f240 32e7 	movw	r2, #999	; 0x3e7
 800f8f0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (x = 0; x <= 0x0f; x++) {										//X
 800f8f4:	7bfb      	ldrb	r3, [r7, #15]
 800f8f6:	3301      	adds	r3, #1
 800f8f8:	73fb      	strb	r3, [r7, #15]
 800f8fa:	7bfb      	ldrb	r3, [r7, #15]
 800f8fc:	2b0f      	cmp	r3, #15
 800f8fe:	d9f0      	bls.n	800f8e2 <make_smap2+0x12>
	for (y = 0; y <= 0x0f; y++) {											//Y
 800f900:	7bbb      	ldrb	r3, [r7, #14]
 800f902:	3301      	adds	r3, #1
 800f904:	73bb      	strb	r3, [r7, #14]
 800f906:	7bbb      	ldrb	r3, [r7, #14]
 800f908:	2b0f      	cmp	r3, #15
 800f90a:	d9e7      	bls.n	800f8dc <make_smap2+0xc>
		}
	}

	//====0====
	smap[pregoal_y][pregoal_x] = 0;
 800f90c:	4b7d      	ldr	r3, [pc, #500]	; (800fb04 <make_smap2+0x234>)
 800f90e:	781b      	ldrb	r3, [r3, #0]
 800f910:	4618      	mov	r0, r3
 800f912:	4b7d      	ldr	r3, [pc, #500]	; (800fb08 <make_smap2+0x238>)
 800f914:	781b      	ldrb	r3, [r3, #0]
 800f916:	4619      	mov	r1, r3
 800f918:	4a79      	ldr	r2, [pc, #484]	; (800fb00 <make_smap2+0x230>)
 800f91a:	0103      	lsls	r3, r0, #4
 800f91c:	440b      	add	r3, r1
 800f91e:	2100      	movs	r1, #0
 800f920:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

	//====0====
	m_step = 0;																//
 800f924:	4b79      	ldr	r3, [pc, #484]	; (800fb0c <make_smap2+0x23c>)
 800f926:	2200      	movs	r2, #0
 800f928:	801a      	strh	r2, [r3, #0]

	//========
	int straight = 3;
 800f92a:	2303      	movs	r3, #3
 800f92c:	60bb      	str	r3, [r7, #8]
	int turn = 5;
 800f92e:	2305      	movs	r3, #5
 800f930:	607b      	str	r3, [r7, #4]

	//========
	do {
		//--------
		for (y = 0; y <= 0x0f; y++) {										//Y
 800f932:	2300      	movs	r3, #0
 800f934:	73bb      	strb	r3, [r7, #14]
 800f936:	e0c0      	b.n	800faba <make_smap2+0x1ea>
			for (x = 0; x <= 0x0f; x++) {									//X
 800f938:	2300      	movs	r3, #0
 800f93a:	73fb      	strb	r3, [r7, #15]
 800f93c:	e0b6      	b.n	800faac <make_smap2+0x1dc>
				//--------
				if (smap[y][x] == m_step) {									//m_step
 800f93e:	7bba      	ldrb	r2, [r7, #14]
 800f940:	7bfb      	ldrb	r3, [r7, #15]
 800f942:	496f      	ldr	r1, [pc, #444]	; (800fb00 <make_smap2+0x230>)
 800f944:	0112      	lsls	r2, r2, #4
 800f946:	4413      	add	r3, r2
 800f948:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800f94c:	4b6f      	ldr	r3, [pc, #444]	; (800fb0c <make_smap2+0x23c>)
 800f94e:	881b      	ldrh	r3, [r3, #0]
 800f950:	429a      	cmp	r2, r3
 800f952:	f040 80a8 	bne.w	800faa6 <make_smap2+0x1d6>
					m_temp = map[y][x];										//map
 800f956:	7bba      	ldrb	r2, [r7, #14]
 800f958:	7bfb      	ldrb	r3, [r7, #15]
 800f95a:	496d      	ldr	r1, [pc, #436]	; (800fb10 <make_smap2+0x240>)
 800f95c:	0112      	lsls	r2, r2, #4
 800f95e:	440a      	add	r2, r1
 800f960:	4413      	add	r3, r2
 800f962:	781b      	ldrb	r3, [r3, #0]
 800f964:	70fb      	strb	r3, [r7, #3]
					//--------
					if (!(m_temp & 0x08) && y != 0x0f) {					//
 800f966:	78fb      	ldrb	r3, [r7, #3]
 800f968:	f003 0308 	and.w	r3, r3, #8
 800f96c:	2b00      	cmp	r3, #0
 800f96e:	d122      	bne.n	800f9b6 <make_smap2+0xe6>
 800f970:	7bbb      	ldrb	r3, [r7, #14]
 800f972:	2b0f      	cmp	r3, #15
 800f974:	d01f      	beq.n	800f9b6 <make_smap2+0xe6>
						if (smap[y + 1][x] == 0x03e7) {						//
 800f976:	7bbb      	ldrb	r3, [r7, #14]
 800f978:	1c5a      	adds	r2, r3, #1
 800f97a:	7bfb      	ldrb	r3, [r7, #15]
 800f97c:	4960      	ldr	r1, [pc, #384]	; (800fb00 <make_smap2+0x230>)
 800f97e:	0112      	lsls	r2, r2, #4
 800f980:	4413      	add	r3, r2
 800f982:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f986:	f240 32e7 	movw	r2, #999	; 0x3e7
 800f98a:	4293      	cmp	r3, r2
 800f98c:	d113      	bne.n	800f9b6 <make_smap2+0xe6>
							smap[y + 1][x] = smap[y][x] + turn;				//
 800f98e:	7bba      	ldrb	r2, [r7, #14]
 800f990:	7bfb      	ldrb	r3, [r7, #15]
 800f992:	495b      	ldr	r1, [pc, #364]	; (800fb00 <make_smap2+0x230>)
 800f994:	0112      	lsls	r2, r2, #4
 800f996:	4413      	add	r3, r2
 800f998:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	b299      	uxth	r1, r3
 800f9a0:	7bbb      	ldrb	r3, [r7, #14]
 800f9a2:	1c5a      	adds	r2, r3, #1
 800f9a4:	7bfb      	ldrb	r3, [r7, #15]
 800f9a6:	4401      	add	r1, r0
 800f9a8:	b288      	uxth	r0, r1
 800f9aa:	4955      	ldr	r1, [pc, #340]	; (800fb00 <make_smap2+0x230>)
 800f9ac:	0112      	lsls	r2, r2, #4
 800f9ae:	4413      	add	r3, r2
 800f9b0:	4602      	mov	r2, r0
 800f9b2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
						}
					}
					//--------
					if (!(m_temp & 0x04) && x != 0x0f) {					//
 800f9b6:	78fb      	ldrb	r3, [r7, #3]
 800f9b8:	f003 0304 	and.w	r3, r3, #4
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d122      	bne.n	800fa06 <make_smap2+0x136>
 800f9c0:	7bfb      	ldrb	r3, [r7, #15]
 800f9c2:	2b0f      	cmp	r3, #15
 800f9c4:	d01f      	beq.n	800fa06 <make_smap2+0x136>
						if (smap[y][x + 1] == 0x03e7) {						//
 800f9c6:	7bba      	ldrb	r2, [r7, #14]
 800f9c8:	7bfb      	ldrb	r3, [r7, #15]
 800f9ca:	3301      	adds	r3, #1
 800f9cc:	494c      	ldr	r1, [pc, #304]	; (800fb00 <make_smap2+0x230>)
 800f9ce:	0112      	lsls	r2, r2, #4
 800f9d0:	4413      	add	r3, r2
 800f9d2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f9d6:	f240 32e7 	movw	r2, #999	; 0x3e7
 800f9da:	4293      	cmp	r3, r2
 800f9dc:	d113      	bne.n	800fa06 <make_smap2+0x136>
							smap[y][x + 1] = smap[y][x] + turn;				//
 800f9de:	7bba      	ldrb	r2, [r7, #14]
 800f9e0:	7bfb      	ldrb	r3, [r7, #15]
 800f9e2:	4947      	ldr	r1, [pc, #284]	; (800fb00 <make_smap2+0x230>)
 800f9e4:	0112      	lsls	r2, r2, #4
 800f9e6:	4413      	add	r3, r2
 800f9e8:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	b299      	uxth	r1, r3
 800f9f0:	7bba      	ldrb	r2, [r7, #14]
 800f9f2:	7bfb      	ldrb	r3, [r7, #15]
 800f9f4:	3301      	adds	r3, #1
 800f9f6:	4401      	add	r1, r0
 800f9f8:	b288      	uxth	r0, r1
 800f9fa:	4941      	ldr	r1, [pc, #260]	; (800fb00 <make_smap2+0x230>)
 800f9fc:	0112      	lsls	r2, r2, #4
 800f9fe:	4413      	add	r3, r2
 800fa00:	4602      	mov	r2, r0
 800fa02:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
						}
					}
					//--------
					if (!(m_temp & 0x02) && y != 0) {						//
 800fa06:	78fb      	ldrb	r3, [r7, #3]
 800fa08:	f003 0302 	and.w	r3, r3, #2
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d122      	bne.n	800fa56 <make_smap2+0x186>
 800fa10:	7bbb      	ldrb	r3, [r7, #14]
 800fa12:	2b00      	cmp	r3, #0
 800fa14:	d01f      	beq.n	800fa56 <make_smap2+0x186>
						if (smap[y - 1][x] == 0x03e7) {						//
 800fa16:	7bbb      	ldrb	r3, [r7, #14]
 800fa18:	1e5a      	subs	r2, r3, #1
 800fa1a:	7bfb      	ldrb	r3, [r7, #15]
 800fa1c:	4938      	ldr	r1, [pc, #224]	; (800fb00 <make_smap2+0x230>)
 800fa1e:	0112      	lsls	r2, r2, #4
 800fa20:	4413      	add	r3, r2
 800fa22:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800fa26:	f240 32e7 	movw	r2, #999	; 0x3e7
 800fa2a:	4293      	cmp	r3, r2
 800fa2c:	d113      	bne.n	800fa56 <make_smap2+0x186>
							smap[y - 1][x] = smap[y][x] + turn;				//
 800fa2e:	7bba      	ldrb	r2, [r7, #14]
 800fa30:	7bfb      	ldrb	r3, [r7, #15]
 800fa32:	4933      	ldr	r1, [pc, #204]	; (800fb00 <make_smap2+0x230>)
 800fa34:	0112      	lsls	r2, r2, #4
 800fa36:	4413      	add	r3, r2
 800fa38:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	b299      	uxth	r1, r3
 800fa40:	7bbb      	ldrb	r3, [r7, #14]
 800fa42:	1e5a      	subs	r2, r3, #1
 800fa44:	7bfb      	ldrb	r3, [r7, #15]
 800fa46:	4401      	add	r1, r0
 800fa48:	b288      	uxth	r0, r1
 800fa4a:	492d      	ldr	r1, [pc, #180]	; (800fb00 <make_smap2+0x230>)
 800fa4c:	0112      	lsls	r2, r2, #4
 800fa4e:	4413      	add	r3, r2
 800fa50:	4602      	mov	r2, r0
 800fa52:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
						}
					}
					//--------
					if (!(m_temp & 0x01) && x != 0) {						//
 800fa56:	78fb      	ldrb	r3, [r7, #3]
 800fa58:	f003 0301 	and.w	r3, r3, #1
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d122      	bne.n	800faa6 <make_smap2+0x1d6>
 800fa60:	7bfb      	ldrb	r3, [r7, #15]
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d01f      	beq.n	800faa6 <make_smap2+0x1d6>
						if (smap[y][x - 1] == 0x03e7) {						//
 800fa66:	7bba      	ldrb	r2, [r7, #14]
 800fa68:	7bfb      	ldrb	r3, [r7, #15]
 800fa6a:	3b01      	subs	r3, #1
 800fa6c:	4924      	ldr	r1, [pc, #144]	; (800fb00 <make_smap2+0x230>)
 800fa6e:	0112      	lsls	r2, r2, #4
 800fa70:	4413      	add	r3, r2
 800fa72:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800fa76:	f240 32e7 	movw	r2, #999	; 0x3e7
 800fa7a:	4293      	cmp	r3, r2
 800fa7c:	d113      	bne.n	800faa6 <make_smap2+0x1d6>
							smap[y][x - 1] = smap[y][x] + turn;				//
 800fa7e:	7bba      	ldrb	r2, [r7, #14]
 800fa80:	7bfb      	ldrb	r3, [r7, #15]
 800fa82:	491f      	ldr	r1, [pc, #124]	; (800fb00 <make_smap2+0x230>)
 800fa84:	0112      	lsls	r2, r2, #4
 800fa86:	4413      	add	r3, r2
 800fa88:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	b299      	uxth	r1, r3
 800fa90:	7bba      	ldrb	r2, [r7, #14]
 800fa92:	7bfb      	ldrb	r3, [r7, #15]
 800fa94:	3b01      	subs	r3, #1
 800fa96:	4401      	add	r1, r0
 800fa98:	b288      	uxth	r0, r1
 800fa9a:	4919      	ldr	r1, [pc, #100]	; (800fb00 <make_smap2+0x230>)
 800fa9c:	0112      	lsls	r2, r2, #4
 800fa9e:	4413      	add	r3, r2
 800faa0:	4602      	mov	r2, r0
 800faa2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			for (x = 0; x <= 0x0f; x++) {									//X
 800faa6:	7bfb      	ldrb	r3, [r7, #15]
 800faa8:	3301      	adds	r3, #1
 800faaa:	73fb      	strb	r3, [r7, #15]
 800faac:	7bfb      	ldrb	r3, [r7, #15]
 800faae:	2b0f      	cmp	r3, #15
 800fab0:	f67f af45 	bls.w	800f93e <make_smap2+0x6e>
		for (y = 0; y <= 0x0f; y++) {										//Y
 800fab4:	7bbb      	ldrb	r3, [r7, #14]
 800fab6:	3301      	adds	r3, #1
 800fab8:	73bb      	strb	r3, [r7, #14]
 800faba:	7bbb      	ldrb	r3, [r7, #14]
 800fabc:	2b0f      	cmp	r3, #15
 800fabe:	f67f af3b 	bls.w	800f938 <make_smap2+0x68>
					}
				}
			}
		}
		//========
		m_step++;
 800fac2:	4b12      	ldr	r3, [pc, #72]	; (800fb0c <make_smap2+0x23c>)
 800fac4:	881b      	ldrh	r3, [r3, #0]
 800fac6:	3301      	adds	r3, #1
 800fac8:	b29a      	uxth	r2, r3
 800faca:	4b10      	ldr	r3, [pc, #64]	; (800fb0c <make_smap2+0x23c>)
 800facc:	801a      	strh	r2, [r3, #0]
	} while (smap[mouse.y][mouse.x] == 0x03e7);		//
 800face:	4b11      	ldr	r3, [pc, #68]	; (800fb14 <make_smap2+0x244>)
 800fad0:	785b      	ldrb	r3, [r3, #1]
 800fad2:	b2db      	uxtb	r3, r3
 800fad4:	4618      	mov	r0, r3
 800fad6:	4b0f      	ldr	r3, [pc, #60]	; (800fb14 <make_smap2+0x244>)
 800fad8:	781b      	ldrb	r3, [r3, #0]
 800fada:	b2db      	uxtb	r3, r3
 800fadc:	4619      	mov	r1, r3
 800fade:	4a08      	ldr	r2, [pc, #32]	; (800fb00 <make_smap2+0x230>)
 800fae0:	0103      	lsls	r3, r0, #4
 800fae2:	440b      	add	r3, r1
 800fae4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fae8:	f240 32e7 	movw	r2, #999	; 0x3e7
 800faec:	4293      	cmp	r3, r2
 800faee:	f43f af20 	beq.w	800f932 <make_smap2+0x62>
}
 800faf2:	bf00      	nop
 800faf4:	3714      	adds	r7, #20
 800faf6:	46bd      	mov	sp, r7
 800faf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fafc:	4770      	bx	lr
 800fafe:	bf00      	nop
 800fb00:	20000d60 	.word	0x20000d60
 800fb04:	200012a1 	.word	0x200012a1
 800fb08:	20000d5c 	.word	0x20000d5c
 800fb0c:	2000034e 	.word	0x2000034e
 800fb10:	200001ac 	.word	0x200001ac
 800fb14:	20000c0c 	.word	0x20000c0c

0800fb18 <pass_route2>:
//pass_route2
// routepass()
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void pass_route2(void){
 800fb18:	b480      	push	{r7}
 800fb1a:	b083      	sub	sp, #12
 800fb1c:	af00      	add	r7, sp, #0
	int i;
	uint8_t s_flag = 0;
 800fb1e:	2300      	movs	r3, #0
 800fb20:	70fb      	strb	r3, [r7, #3]
	for(i = 0; i < 256; i++){
 800fb22:	2300      	movs	r3, #0
 800fb24:	607b      	str	r3, [r7, #4]
 800fb26:	e007      	b.n	800fb38 <pass_route2+0x20>
		pass[i] = 0;								//pass
 800fb28:	4a83      	ldr	r2, [pc, #524]	; (800fd38 <pass_route2+0x220>)
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	4413      	add	r3, r2
 800fb2e:	2200      	movs	r2, #0
 800fb30:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 256; i++){
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	3301      	adds	r3, #1
 800fb36:	607b      	str	r3, [r7, #4]
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	2bff      	cmp	r3, #255	; 0xff
 800fb3c:	ddf4      	ble.n	800fb28 <pass_route2+0x10>
	}
	uint8_t p = 0;									//pass
 800fb3e:	2300      	movs	r3, #0
 800fb40:	70bb      	strb	r3, [r7, #2]
	i = 0;
 800fb42:	2300      	movs	r3, #0
 800fb44:	607b      	str	r3, [r7, #4]
	uint8_t s = 0;									//a
 800fb46:	2300      	movs	r3, #0
 800fb48:	707b      	strb	r3, [r7, #1]
	while(route[i-1] != 0xff){
 800fb4a:	e0e8      	b.n	800fd1e <pass_route2+0x206>
		s = 0;
 800fb4c:	2300      	movs	r3, #0
 800fb4e:	707b      	strb	r3, [r7, #1]
		if(route[i] == 0x44){
 800fb50:	4a7a      	ldr	r2, [pc, #488]	; (800fd3c <pass_route2+0x224>)
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	4413      	add	r3, r2
 800fb56:	781b      	ldrb	r3, [r3, #0]
 800fb58:	2b44      	cmp	r3, #68	; 0x44
 800fb5a:	d107      	bne.n	800fb6c <pass_route2+0x54>
			pass[p] = -1;							//a
 800fb5c:	78bb      	ldrb	r3, [r7, #2]
 800fb5e:	4a76      	ldr	r2, [pc, #472]	; (800fd38 <pass_route2+0x220>)
 800fb60:	21ff      	movs	r1, #255	; 0xff
 800fb62:	54d1      	strb	r1, [r2, r3]
			i++;
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	3301      	adds	r3, #1
 800fb68:	607b      	str	r3, [r7, #4]
 800fb6a:	e0d5      	b.n	800fd18 <pass_route2+0x200>
		}else if(route[i] == 0x11){
 800fb6c:	4a73      	ldr	r2, [pc, #460]	; (800fd3c <pass_route2+0x224>)
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	4413      	add	r3, r2
 800fb72:	781b      	ldrb	r3, [r3, #0]
 800fb74:	2b11      	cmp	r3, #17
 800fb76:	d107      	bne.n	800fb88 <pass_route2+0x70>
			pass[p] = -2;							//a
 800fb78:	78bb      	ldrb	r3, [r7, #2]
 800fb7a:	4a6f      	ldr	r2, [pc, #444]	; (800fd38 <pass_route2+0x220>)
 800fb7c:	21fe      	movs	r1, #254	; 0xfe
 800fb7e:	54d1      	strb	r1, [r2, r3]
			i++;
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	3301      	adds	r3, #1
 800fb84:	607b      	str	r3, [r7, #4]
 800fb86:	e0c7      	b.n	800fd18 <pass_route2+0x200>
		}else if(route[i] == 0x77 && route[i+1] == 0x44 && route[i+2] == 0x77){
 800fb88:	4a6c      	ldr	r2, [pc, #432]	; (800fd3c <pass_route2+0x224>)
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	4413      	add	r3, r2
 800fb8e:	781b      	ldrb	r3, [r3, #0]
 800fb90:	2b77      	cmp	r3, #119	; 0x77
 800fb92:	d115      	bne.n	800fbc0 <pass_route2+0xa8>
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	3301      	adds	r3, #1
 800fb98:	4a68      	ldr	r2, [pc, #416]	; (800fd3c <pass_route2+0x224>)
 800fb9a:	5cd3      	ldrb	r3, [r2, r3]
 800fb9c:	2b44      	cmp	r3, #68	; 0x44
 800fb9e:	d10f      	bne.n	800fbc0 <pass_route2+0xa8>
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	3302      	adds	r3, #2
 800fba4:	4a65      	ldr	r2, [pc, #404]	; (800fd3c <pass_route2+0x224>)
 800fba6:	5cd3      	ldrb	r3, [r2, r3]
 800fba8:	2b77      	cmp	r3, #119	; 0x77
 800fbaa:	d109      	bne.n	800fbc0 <pass_route2+0xa8>
			s_flag = 0;
 800fbac:	2300      	movs	r3, #0
 800fbae:	70fb      	strb	r3, [r7, #3]
			pass[p] = -3;							//a
 800fbb0:	78bb      	ldrb	r3, [r7, #2]
 800fbb2:	4a61      	ldr	r2, [pc, #388]	; (800fd38 <pass_route2+0x220>)
 800fbb4:	21fd      	movs	r1, #253	; 0xfd
 800fbb6:	54d1      	strb	r1, [r2, r3]
			i = i + 3;
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	3303      	adds	r3, #3
 800fbbc:	607b      	str	r3, [r7, #4]
 800fbbe:	e0ab      	b.n	800fd18 <pass_route2+0x200>
		}else if(route[i] == 0x77 && route[i+1] == 0x11 && route[i+2] == 0x77){
 800fbc0:	4a5e      	ldr	r2, [pc, #376]	; (800fd3c <pass_route2+0x224>)
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	4413      	add	r3, r2
 800fbc6:	781b      	ldrb	r3, [r3, #0]
 800fbc8:	2b77      	cmp	r3, #119	; 0x77
 800fbca:	d115      	bne.n	800fbf8 <pass_route2+0xe0>
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	3301      	adds	r3, #1
 800fbd0:	4a5a      	ldr	r2, [pc, #360]	; (800fd3c <pass_route2+0x224>)
 800fbd2:	5cd3      	ldrb	r3, [r2, r3]
 800fbd4:	2b11      	cmp	r3, #17
 800fbd6:	d10f      	bne.n	800fbf8 <pass_route2+0xe0>
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	3302      	adds	r3, #2
 800fbdc:	4a57      	ldr	r2, [pc, #348]	; (800fd3c <pass_route2+0x224>)
 800fbde:	5cd3      	ldrb	r3, [r2, r3]
 800fbe0:	2b77      	cmp	r3, #119	; 0x77
 800fbe2:	d109      	bne.n	800fbf8 <pass_route2+0xe0>
			s_flag = 0;
 800fbe4:	2300      	movs	r3, #0
 800fbe6:	70fb      	strb	r3, [r7, #3]
			pass[p] = -4;							//a
 800fbe8:	78bb      	ldrb	r3, [r7, #2]
 800fbea:	4a53      	ldr	r2, [pc, #332]	; (800fd38 <pass_route2+0x220>)
 800fbec:	21fc      	movs	r1, #252	; 0xfc
 800fbee:	54d1      	strb	r1, [r2, r3]
			i = i + 3;
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	3303      	adds	r3, #3
 800fbf4:	607b      	str	r3, [r7, #4]
 800fbf6:	e08f      	b.n	800fd18 <pass_route2+0x200>
		}else if(route[i] == 0x77 && route[i+1] == 0x44 && route[i+2] == 0x44 && route[i+3] == 0x77){
 800fbf8:	4a50      	ldr	r2, [pc, #320]	; (800fd3c <pass_route2+0x224>)
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	4413      	add	r3, r2
 800fbfe:	781b      	ldrb	r3, [r3, #0]
 800fc00:	2b77      	cmp	r3, #119	; 0x77
 800fc02:	d11b      	bne.n	800fc3c <pass_route2+0x124>
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	3301      	adds	r3, #1
 800fc08:	4a4c      	ldr	r2, [pc, #304]	; (800fd3c <pass_route2+0x224>)
 800fc0a:	5cd3      	ldrb	r3, [r2, r3]
 800fc0c:	2b44      	cmp	r3, #68	; 0x44
 800fc0e:	d115      	bne.n	800fc3c <pass_route2+0x124>
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	3302      	adds	r3, #2
 800fc14:	4a49      	ldr	r2, [pc, #292]	; (800fd3c <pass_route2+0x224>)
 800fc16:	5cd3      	ldrb	r3, [r2, r3]
 800fc18:	2b44      	cmp	r3, #68	; 0x44
 800fc1a:	d10f      	bne.n	800fc3c <pass_route2+0x124>
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	3303      	adds	r3, #3
 800fc20:	4a46      	ldr	r2, [pc, #280]	; (800fd3c <pass_route2+0x224>)
 800fc22:	5cd3      	ldrb	r3, [r2, r3]
 800fc24:	2b77      	cmp	r3, #119	; 0x77
 800fc26:	d109      	bne.n	800fc3c <pass_route2+0x124>
			s_flag = 0;
 800fc28:	2300      	movs	r3, #0
 800fc2a:	70fb      	strb	r3, [r7, #3]
			pass[p] = -5;							//a180
 800fc2c:	78bb      	ldrb	r3, [r7, #2]
 800fc2e:	4a42      	ldr	r2, [pc, #264]	; (800fd38 <pass_route2+0x220>)
 800fc30:	21fb      	movs	r1, #251	; 0xfb
 800fc32:	54d1      	strb	r1, [r2, r3]
			i = i + 4;
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	3304      	adds	r3, #4
 800fc38:	607b      	str	r3, [r7, #4]
 800fc3a:	e06d      	b.n	800fd18 <pass_route2+0x200>
		}else if(route[i] == 0x77 && route[i+1] == 0x11 && route[i+2] == 0x11 && route[i+3] == 0x77){
 800fc3c:	4a3f      	ldr	r2, [pc, #252]	; (800fd3c <pass_route2+0x224>)
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	4413      	add	r3, r2
 800fc42:	781b      	ldrb	r3, [r3, #0]
 800fc44:	2b77      	cmp	r3, #119	; 0x77
 800fc46:	d11b      	bne.n	800fc80 <pass_route2+0x168>
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	3301      	adds	r3, #1
 800fc4c:	4a3b      	ldr	r2, [pc, #236]	; (800fd3c <pass_route2+0x224>)
 800fc4e:	5cd3      	ldrb	r3, [r2, r3]
 800fc50:	2b11      	cmp	r3, #17
 800fc52:	d115      	bne.n	800fc80 <pass_route2+0x168>
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	3302      	adds	r3, #2
 800fc58:	4a38      	ldr	r2, [pc, #224]	; (800fd3c <pass_route2+0x224>)
 800fc5a:	5cd3      	ldrb	r3, [r2, r3]
 800fc5c:	2b11      	cmp	r3, #17
 800fc5e:	d10f      	bne.n	800fc80 <pass_route2+0x168>
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	3303      	adds	r3, #3
 800fc64:	4a35      	ldr	r2, [pc, #212]	; (800fd3c <pass_route2+0x224>)
 800fc66:	5cd3      	ldrb	r3, [r2, r3]
 800fc68:	2b77      	cmp	r3, #119	; 0x77
 800fc6a:	d109      	bne.n	800fc80 <pass_route2+0x168>
			s_flag = 0;
 800fc6c:	2300      	movs	r3, #0
 800fc6e:	70fb      	strb	r3, [r7, #3]
			pass[p] = -6;							//a180
 800fc70:	78bb      	ldrb	r3, [r7, #2]
 800fc72:	4a31      	ldr	r2, [pc, #196]	; (800fd38 <pass_route2+0x220>)
 800fc74:	21fa      	movs	r1, #250	; 0xfa
 800fc76:	54d1      	strb	r1, [r2, r3]
			i = i + 4;
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	3304      	adds	r3, #4
 800fc7c:	607b      	str	r3, [r7, #4]
 800fc7e:	e04b      	b.n	800fd18 <pass_route2+0x200>
		}else if(route[i] == 0xff){
 800fc80:	4a2e      	ldr	r2, [pc, #184]	; (800fd3c <pass_route2+0x224>)
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	4413      	add	r3, r2
 800fc86:	781b      	ldrb	r3, [r3, #0]
 800fc88:	2bff      	cmp	r3, #255	; 0xff
 800fc8a:	d107      	bne.n	800fc9c <pass_route2+0x184>
			pass[p] = -114;							//a
 800fc8c:	78bb      	ldrb	r3, [r7, #2]
 800fc8e:	4a2a      	ldr	r2, [pc, #168]	; (800fd38 <pass_route2+0x220>)
 800fc90:	218e      	movs	r1, #142	; 0x8e
 800fc92:	54d1      	strb	r1, [r2, r3]
			i++;
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	3301      	adds	r3, #1
 800fc98:	607b      	str	r3, [r7, #4]
 800fc9a:	e03d      	b.n	800fd18 <pass_route2+0x200>
		}else if(route[i] == 0x77){
 800fc9c:	4a27      	ldr	r2, [pc, #156]	; (800fd3c <pass_route2+0x224>)
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	4413      	add	r3, r2
 800fca2:	781b      	ldrb	r3, [r3, #0]
 800fca4:	2b77      	cmp	r3, #119	; 0x77
 800fca6:	d137      	bne.n	800fd18 <pass_route2+0x200>
			if(s_flag){
 800fca8:	78fb      	ldrb	r3, [r7, #3]
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d012      	beq.n	800fcd4 <pass_route2+0x1bc>
				pass[p-1]++;
 800fcae:	78bb      	ldrb	r3, [r7, #2]
 800fcb0:	3b01      	subs	r3, #1
 800fcb2:	4a21      	ldr	r2, [pc, #132]	; (800fd38 <pass_route2+0x220>)
 800fcb4:	56d2      	ldrsb	r2, [r2, r3]
 800fcb6:	b2d2      	uxtb	r2, r2
 800fcb8:	3201      	adds	r2, #1
 800fcba:	b2d2      	uxtb	r2, r2
 800fcbc:	b251      	sxtb	r1, r2
 800fcbe:	4a1e      	ldr	r2, [pc, #120]	; (800fd38 <pass_route2+0x220>)
 800fcc0:	54d1      	strb	r1, [r2, r3]
				p--;
 800fcc2:	78bb      	ldrb	r3, [r7, #2]
 800fcc4:	3b01      	subs	r3, #1
 800fcc6:	70bb      	strb	r3, [r7, #2]
				s_flag = 0;
 800fcc8:	2300      	movs	r3, #0
 800fcca:	70fb      	strb	r3, [r7, #3]
				i++;
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	3301      	adds	r3, #1
 800fcd0:	607b      	str	r3, [r7, #4]
 800fcd2:	e021      	b.n	800fd18 <pass_route2+0x200>
			}else{
				s++;
 800fcd4:	787b      	ldrb	r3, [r7, #1]
 800fcd6:	3301      	adds	r3, #1
 800fcd8:	707b      	strb	r3, [r7, #1]
				pass[p] = s;
 800fcda:	78bb      	ldrb	r3, [r7, #2]
 800fcdc:	f997 1001 	ldrsb.w	r1, [r7, #1]
 800fce0:	4a15      	ldr	r2, [pc, #84]	; (800fd38 <pass_route2+0x220>)
 800fce2:	54d1      	strb	r1, [r2, r3]
				while(route[i+1] == 0x77){
 800fce4:	e00c      	b.n	800fd00 <pass_route2+0x1e8>
					s_flag = 1;
 800fce6:	2301      	movs	r3, #1
 800fce8:	70fb      	strb	r3, [r7, #3]
					pass[p] = s;
 800fcea:	78bb      	ldrb	r3, [r7, #2]
 800fcec:	f997 1001 	ldrsb.w	r1, [r7, #1]
 800fcf0:	4a11      	ldr	r2, [pc, #68]	; (800fd38 <pass_route2+0x220>)
 800fcf2:	54d1      	strb	r1, [r2, r3]
					i++;
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	3301      	adds	r3, #1
 800fcf8:	607b      	str	r3, [r7, #4]
					s++;
 800fcfa:	787b      	ldrb	r3, [r7, #1]
 800fcfc:	3301      	adds	r3, #1
 800fcfe:	707b      	strb	r3, [r7, #1]
				while(route[i+1] == 0x77){
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	3301      	adds	r3, #1
 800fd04:	4a0d      	ldr	r2, [pc, #52]	; (800fd3c <pass_route2+0x224>)
 800fd06:	5cd3      	ldrb	r3, [r2, r3]
 800fd08:	2b77      	cmp	r3, #119	; 0x77
 800fd0a:	d0ec      	beq.n	800fce6 <pass_route2+0x1ce>
				}
				if(!s_flag){
 800fd0c:	78fb      	ldrb	r3, [r7, #3]
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d102      	bne.n	800fd18 <pass_route2+0x200>
					i++;
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	3301      	adds	r3, #1
 800fd16:	607b      	str	r3, [r7, #4]
				}
			}
		}
		p++;
 800fd18:	78bb      	ldrb	r3, [r7, #2]
 800fd1a:	3301      	adds	r3, #1
 800fd1c:	70bb      	strb	r3, [r7, #2]
	while(route[i-1] != 0xff){
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	3b01      	subs	r3, #1
 800fd22:	4a06      	ldr	r2, [pc, #24]	; (800fd3c <pass_route2+0x224>)
 800fd24:	5cd3      	ldrb	r3, [r2, r3]
 800fd26:	2bff      	cmp	r3, #255	; 0xff
 800fd28:	f47f af10 	bne.w	800fb4c <pass_route2+0x34>
	}
}
 800fd2c:	bf00      	nop
 800fd2e:	370c      	adds	r7, #12
 800fd30:	46bd      	mov	sp, r7
 800fd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd36:	4770      	bx	lr
 800fd38:	20000350 	.word	0x20000350
 800fd3c:	20000c54 	.word	0x20000c54

0800fd40 <pass_route3>:
//pass_route3
// routepass(+)
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void pass_route3(void){
 800fd40:	b480      	push	{r7}
 800fd42:	b083      	sub	sp, #12
 800fd44:	af00      	add	r7, sp, #0
	int i;
	uint8_t s_flag = 0;
 800fd46:	2300      	movs	r3, #0
 800fd48:	70fb      	strb	r3, [r7, #3]
	MF2.FLAG.V = 0;										//a
 800fd4a:	4a98      	ldr	r2, [pc, #608]	; (800ffac <pass_route3+0x26c>)
 800fd4c:	8813      	ldrh	r3, [r2, #0]
 800fd4e:	f36f 03c3 	bfc	r3, #3, #1
 800fd52:	8013      	strh	r3, [r2, #0]
	for(i = 0; i < 256; i++){
 800fd54:	2300      	movs	r3, #0
 800fd56:	607b      	str	r3, [r7, #4]
 800fd58:	e007      	b.n	800fd6a <pass_route3+0x2a>
		pass[i] = 0;								//pass
 800fd5a:	4a95      	ldr	r2, [pc, #596]	; (800ffb0 <pass_route3+0x270>)
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	4413      	add	r3, r2
 800fd60:	2200      	movs	r2, #0
 800fd62:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 256; i++){
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	3301      	adds	r3, #1
 800fd68:	607b      	str	r3, [r7, #4]
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	2bff      	cmp	r3, #255	; 0xff
 800fd6e:	ddf4      	ble.n	800fd5a <pass_route3+0x1a>
	}
	uint8_t p = 0;									//pass
 800fd70:	2300      	movs	r3, #0
 800fd72:	70bb      	strb	r3, [r7, #2]
	i = 0;
 800fd74:	2300      	movs	r3, #0
 800fd76:	607b      	str	r3, [r7, #4]
	uint8_t s = 0;									//a
 800fd78:	2300      	movs	r3, #0
 800fd7a:	707b      	strb	r3, [r7, #1]
	while(route[i-1] != 0xff){
 800fd7c:	e324      	b.n	80103c8 <pass_route3+0x688>
		s = 0;
 800fd7e:	2300      	movs	r3, #0
 800fd80:	707b      	strb	r3, [r7, #1]
		if(route[i] == 0x77 && route[i+1] == 0x44 && route[i+2] == 0x77){
 800fd82:	4a8c      	ldr	r2, [pc, #560]	; (800ffb4 <pass_route3+0x274>)
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	4413      	add	r3, r2
 800fd88:	781b      	ldrb	r3, [r3, #0]
 800fd8a:	2b77      	cmp	r3, #119	; 0x77
 800fd8c:	d11b      	bne.n	800fdc6 <pass_route3+0x86>
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	3301      	adds	r3, #1
 800fd92:	4a88      	ldr	r2, [pc, #544]	; (800ffb4 <pass_route3+0x274>)
 800fd94:	5cd3      	ldrb	r3, [r2, r3]
 800fd96:	2b44      	cmp	r3, #68	; 0x44
 800fd98:	d115      	bne.n	800fdc6 <pass_route3+0x86>
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	3302      	adds	r3, #2
 800fd9e:	4a85      	ldr	r2, [pc, #532]	; (800ffb4 <pass_route3+0x274>)
 800fda0:	5cd3      	ldrb	r3, [r2, r3]
 800fda2:	2b77      	cmp	r3, #119	; 0x77
 800fda4:	d10f      	bne.n	800fdc6 <pass_route3+0x86>
			s_flag = 0;
 800fda6:	2300      	movs	r3, #0
 800fda8:	70fb      	strb	r3, [r7, #3]
			pass[p] = -3;							//a90
 800fdaa:	78bb      	ldrb	r3, [r7, #2]
 800fdac:	4a80      	ldr	r2, [pc, #512]	; (800ffb0 <pass_route3+0x270>)
 800fdae:	21fd      	movs	r1, #253	; 0xfd
 800fdb0:	54d1      	strb	r1, [r2, r3]
			if(i == 0){								//a
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d102      	bne.n	800fdbe <pass_route3+0x7e>
				start_mode = 2;
 800fdb8:	4b7f      	ldr	r3, [pc, #508]	; (800ffb8 <pass_route3+0x278>)
 800fdba:	2202      	movs	r2, #2
 800fdbc:	701a      	strb	r2, [r3, #0]
			}
			i = i + 3;
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	3303      	adds	r3, #3
 800fdc2:	607b      	str	r3, [r7, #4]
 800fdc4:	e2fd      	b.n	80103c2 <pass_route3+0x682>
		}else if(route[i] == 0x77 && route[i+1] == 0x11 && route[i+2] == 0x77){
 800fdc6:	4a7b      	ldr	r2, [pc, #492]	; (800ffb4 <pass_route3+0x274>)
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	4413      	add	r3, r2
 800fdcc:	781b      	ldrb	r3, [r3, #0]
 800fdce:	2b77      	cmp	r3, #119	; 0x77
 800fdd0:	d11b      	bne.n	800fe0a <pass_route3+0xca>
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	3301      	adds	r3, #1
 800fdd6:	4a77      	ldr	r2, [pc, #476]	; (800ffb4 <pass_route3+0x274>)
 800fdd8:	5cd3      	ldrb	r3, [r2, r3]
 800fdda:	2b11      	cmp	r3, #17
 800fddc:	d115      	bne.n	800fe0a <pass_route3+0xca>
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	3302      	adds	r3, #2
 800fde2:	4a74      	ldr	r2, [pc, #464]	; (800ffb4 <pass_route3+0x274>)
 800fde4:	5cd3      	ldrb	r3, [r2, r3]
 800fde6:	2b77      	cmp	r3, #119	; 0x77
 800fde8:	d10f      	bne.n	800fe0a <pass_route3+0xca>
			s_flag = 0;
 800fdea:	2300      	movs	r3, #0
 800fdec:	70fb      	strb	r3, [r7, #3]
			pass[p] = -4;							//a90
 800fdee:	78bb      	ldrb	r3, [r7, #2]
 800fdf0:	4a6f      	ldr	r2, [pc, #444]	; (800ffb0 <pass_route3+0x270>)
 800fdf2:	21fc      	movs	r1, #252	; 0xfc
 800fdf4:	54d1      	strb	r1, [r2, r3]
			if(i == 0){								//a
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	d102      	bne.n	800fe02 <pass_route3+0xc2>
				start_mode = 2;
 800fdfc:	4b6e      	ldr	r3, [pc, #440]	; (800ffb8 <pass_route3+0x278>)
 800fdfe:	2202      	movs	r2, #2
 800fe00:	701a      	strb	r2, [r3, #0]
			}
			i = i + 3;
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	3303      	adds	r3, #3
 800fe06:	607b      	str	r3, [r7, #4]
 800fe08:	e2db      	b.n	80103c2 <pass_route3+0x682>
		}else if(route[i] == 0x77 && route[i+1] == 0x44 && route[i+2] == 0x44 && route[i+3] == 0x77){
 800fe0a:	4a6a      	ldr	r2, [pc, #424]	; (800ffb4 <pass_route3+0x274>)
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	4413      	add	r3, r2
 800fe10:	781b      	ldrb	r3, [r3, #0]
 800fe12:	2b77      	cmp	r3, #119	; 0x77
 800fe14:	d11b      	bne.n	800fe4e <pass_route3+0x10e>
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	3301      	adds	r3, #1
 800fe1a:	4a66      	ldr	r2, [pc, #408]	; (800ffb4 <pass_route3+0x274>)
 800fe1c:	5cd3      	ldrb	r3, [r2, r3]
 800fe1e:	2b44      	cmp	r3, #68	; 0x44
 800fe20:	d115      	bne.n	800fe4e <pass_route3+0x10e>
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	3302      	adds	r3, #2
 800fe26:	4a63      	ldr	r2, [pc, #396]	; (800ffb4 <pass_route3+0x274>)
 800fe28:	5cd3      	ldrb	r3, [r2, r3]
 800fe2a:	2b44      	cmp	r3, #68	; 0x44
 800fe2c:	d10f      	bne.n	800fe4e <pass_route3+0x10e>
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	3303      	adds	r3, #3
 800fe32:	4a60      	ldr	r2, [pc, #384]	; (800ffb4 <pass_route3+0x274>)
 800fe34:	5cd3      	ldrb	r3, [r2, r3]
 800fe36:	2b77      	cmp	r3, #119	; 0x77
 800fe38:	d109      	bne.n	800fe4e <pass_route3+0x10e>
			s_flag = 0;
 800fe3a:	2300      	movs	r3, #0
 800fe3c:	70fb      	strb	r3, [r7, #3]
			pass[p] = -5;							//a180
 800fe3e:	78bb      	ldrb	r3, [r7, #2]
 800fe40:	4a5b      	ldr	r2, [pc, #364]	; (800ffb0 <pass_route3+0x270>)
 800fe42:	21fb      	movs	r1, #251	; 0xfb
 800fe44:	54d1      	strb	r1, [r2, r3]
			i = i + 4;
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	3304      	adds	r3, #4
 800fe4a:	607b      	str	r3, [r7, #4]
 800fe4c:	e2b9      	b.n	80103c2 <pass_route3+0x682>
		}else if(route[i] == 0x77 && route[i+1] == 0x11 && route[i+2] == 0x11 && route[i+3] == 0x77){
 800fe4e:	4a59      	ldr	r2, [pc, #356]	; (800ffb4 <pass_route3+0x274>)
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	4413      	add	r3, r2
 800fe54:	781b      	ldrb	r3, [r3, #0]
 800fe56:	2b77      	cmp	r3, #119	; 0x77
 800fe58:	d11b      	bne.n	800fe92 <pass_route3+0x152>
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	3301      	adds	r3, #1
 800fe5e:	4a55      	ldr	r2, [pc, #340]	; (800ffb4 <pass_route3+0x274>)
 800fe60:	5cd3      	ldrb	r3, [r2, r3]
 800fe62:	2b11      	cmp	r3, #17
 800fe64:	d115      	bne.n	800fe92 <pass_route3+0x152>
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	3302      	adds	r3, #2
 800fe6a:	4a52      	ldr	r2, [pc, #328]	; (800ffb4 <pass_route3+0x274>)
 800fe6c:	5cd3      	ldrb	r3, [r2, r3]
 800fe6e:	2b11      	cmp	r3, #17
 800fe70:	d10f      	bne.n	800fe92 <pass_route3+0x152>
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	3303      	adds	r3, #3
 800fe76:	4a4f      	ldr	r2, [pc, #316]	; (800ffb4 <pass_route3+0x274>)
 800fe78:	5cd3      	ldrb	r3, [r2, r3]
 800fe7a:	2b77      	cmp	r3, #119	; 0x77
 800fe7c:	d109      	bne.n	800fe92 <pass_route3+0x152>
			s_flag = 0;
 800fe7e:	2300      	movs	r3, #0
 800fe80:	70fb      	strb	r3, [r7, #3]
			pass[p] = -6;							//a180
 800fe82:	78bb      	ldrb	r3, [r7, #2]
 800fe84:	4a4a      	ldr	r2, [pc, #296]	; (800ffb0 <pass_route3+0x270>)
 800fe86:	21fa      	movs	r1, #250	; 0xfa
 800fe88:	54d1      	strb	r1, [r2, r3]
			i = i + 4;
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	3304      	adds	r3, #4
 800fe8e:	607b      	str	r3, [r7, #4]
 800fe90:	e297      	b.n	80103c2 <pass_route3+0x682>
		}else if(route[i] == 0x77 && route[i+1] == 0x44 && route[i+2] == 0x11){
 800fe92:	4a48      	ldr	r2, [pc, #288]	; (800ffb4 <pass_route3+0x274>)
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	4413      	add	r3, r2
 800fe98:	781b      	ldrb	r3, [r3, #0]
 800fe9a:	2b77      	cmp	r3, #119	; 0x77
 800fe9c:	d120      	bne.n	800fee0 <pass_route3+0x1a0>
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	3301      	adds	r3, #1
 800fea2:	4a44      	ldr	r2, [pc, #272]	; (800ffb4 <pass_route3+0x274>)
 800fea4:	5cd3      	ldrb	r3, [r2, r3]
 800fea6:	2b44      	cmp	r3, #68	; 0x44
 800fea8:	d11a      	bne.n	800fee0 <pass_route3+0x1a0>
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	3302      	adds	r3, #2
 800feae:	4a41      	ldr	r2, [pc, #260]	; (800ffb4 <pass_route3+0x274>)
 800feb0:	5cd3      	ldrb	r3, [r2, r3]
 800feb2:	2b11      	cmp	r3, #17
 800feb4:	d114      	bne.n	800fee0 <pass_route3+0x1a0>
			s_flag = 0;
 800feb6:	2300      	movs	r3, #0
 800feb8:	70fb      	strb	r3, [r7, #3]
			pass[p] = -7;							//aV45in
 800feba:	78bb      	ldrb	r3, [r7, #2]
 800febc:	4a3c      	ldr	r2, [pc, #240]	; (800ffb0 <pass_route3+0x270>)
 800febe:	21f9      	movs	r1, #249	; 0xf9
 800fec0:	54d1      	strb	r1, [r2, r3]
			MF2.FLAG.V = 1;
 800fec2:	4a3a      	ldr	r2, [pc, #232]	; (800ffac <pass_route3+0x26c>)
 800fec4:	8813      	ldrh	r3, [r2, #0]
 800fec6:	f043 0308 	orr.w	r3, r3, #8
 800feca:	8013      	strh	r3, [r2, #0]
			if(i == 0){								//a
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	2b00      	cmp	r3, #0
 800fed0:	d102      	bne.n	800fed8 <pass_route3+0x198>
				start_mode = 2;
 800fed2:	4b39      	ldr	r3, [pc, #228]	; (800ffb8 <pass_route3+0x278>)
 800fed4:	2202      	movs	r2, #2
 800fed6:	701a      	strb	r2, [r3, #0]
			}
			i = i + 2;
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	3302      	adds	r3, #2
 800fedc:	607b      	str	r3, [r7, #4]
 800fede:	e270      	b.n	80103c2 <pass_route3+0x682>
		}else if(MF2.FLAG.V == 1 && route[i] == 0x44 && route[i+1] == 0x77){
 800fee0:	4b32      	ldr	r3, [pc, #200]	; (800ffac <pass_route3+0x26c>)
 800fee2:	881b      	ldrh	r3, [r3, #0]
 800fee4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800fee8:	b2db      	uxtb	r3, r3
 800feea:	2b01      	cmp	r3, #1
 800feec:	d11a      	bne.n	800ff24 <pass_route3+0x1e4>
 800feee:	4a31      	ldr	r2, [pc, #196]	; (800ffb4 <pass_route3+0x274>)
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	4413      	add	r3, r2
 800fef4:	781b      	ldrb	r3, [r3, #0]
 800fef6:	2b44      	cmp	r3, #68	; 0x44
 800fef8:	d114      	bne.n	800ff24 <pass_route3+0x1e4>
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	3301      	adds	r3, #1
 800fefe:	4a2d      	ldr	r2, [pc, #180]	; (800ffb4 <pass_route3+0x274>)
 800ff00:	5cd3      	ldrb	r3, [r2, r3]
 800ff02:	2b77      	cmp	r3, #119	; 0x77
 800ff04:	d10e      	bne.n	800ff24 <pass_route3+0x1e4>
			s_flag = 0;
 800ff06:	2300      	movs	r3, #0
 800ff08:	70fb      	strb	r3, [r7, #3]
			pass[p] = -7;							//aV45out
 800ff0a:	78bb      	ldrb	r3, [r7, #2]
 800ff0c:	4a28      	ldr	r2, [pc, #160]	; (800ffb0 <pass_route3+0x270>)
 800ff0e:	21f9      	movs	r1, #249	; 0xf9
 800ff10:	54d1      	strb	r1, [r2, r3]
			MF2.FLAG.V = 0;
 800ff12:	4a26      	ldr	r2, [pc, #152]	; (800ffac <pass_route3+0x26c>)
 800ff14:	8813      	ldrh	r3, [r2, #0]
 800ff16:	f36f 03c3 	bfc	r3, #3, #1
 800ff1a:	8013      	strh	r3, [r2, #0]
			i = i + 2;
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	3302      	adds	r3, #2
 800ff20:	607b      	str	r3, [r7, #4]
 800ff22:	e24e      	b.n	80103c2 <pass_route3+0x682>
		}else if(route[i] == 0x77 && route[i+1] == 0x11 && route[i+2] == 0x44){
 800ff24:	4a23      	ldr	r2, [pc, #140]	; (800ffb4 <pass_route3+0x274>)
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	4413      	add	r3, r2
 800ff2a:	781b      	ldrb	r3, [r3, #0]
 800ff2c:	2b77      	cmp	r3, #119	; 0x77
 800ff2e:	d11a      	bne.n	800ff66 <pass_route3+0x226>
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	3301      	adds	r3, #1
 800ff34:	4a1f      	ldr	r2, [pc, #124]	; (800ffb4 <pass_route3+0x274>)
 800ff36:	5cd3      	ldrb	r3, [r2, r3]
 800ff38:	2b11      	cmp	r3, #17
 800ff3a:	d114      	bne.n	800ff66 <pass_route3+0x226>
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	3302      	adds	r3, #2
 800ff40:	4a1c      	ldr	r2, [pc, #112]	; (800ffb4 <pass_route3+0x274>)
 800ff42:	5cd3      	ldrb	r3, [r2, r3]
 800ff44:	2b44      	cmp	r3, #68	; 0x44
 800ff46:	d10e      	bne.n	800ff66 <pass_route3+0x226>
			s_flag = 0;
 800ff48:	2300      	movs	r3, #0
 800ff4a:	70fb      	strb	r3, [r7, #3]
			pass[p] = -8;							//aV45in
 800ff4c:	78bb      	ldrb	r3, [r7, #2]
 800ff4e:	4a18      	ldr	r2, [pc, #96]	; (800ffb0 <pass_route3+0x270>)
 800ff50:	21f8      	movs	r1, #248	; 0xf8
 800ff52:	54d1      	strb	r1, [r2, r3]
			MF2.FLAG.V = 1;
 800ff54:	4a15      	ldr	r2, [pc, #84]	; (800ffac <pass_route3+0x26c>)
 800ff56:	8813      	ldrh	r3, [r2, #0]
 800ff58:	f043 0308 	orr.w	r3, r3, #8
 800ff5c:	8013      	strh	r3, [r2, #0]
			i = i + 2;
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	3302      	adds	r3, #2
 800ff62:	607b      	str	r3, [r7, #4]
 800ff64:	e22d      	b.n	80103c2 <pass_route3+0x682>
		}else if(MF2.FLAG.V == 1 && route[i] == 0x11 && route[i+1] == 0x77){
 800ff66:	4b11      	ldr	r3, [pc, #68]	; (800ffac <pass_route3+0x26c>)
 800ff68:	881b      	ldrh	r3, [r3, #0]
 800ff6a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800ff6e:	b2db      	uxtb	r3, r3
 800ff70:	2b01      	cmp	r3, #1
 800ff72:	d123      	bne.n	800ffbc <pass_route3+0x27c>
 800ff74:	4a0f      	ldr	r2, [pc, #60]	; (800ffb4 <pass_route3+0x274>)
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	4413      	add	r3, r2
 800ff7a:	781b      	ldrb	r3, [r3, #0]
 800ff7c:	2b11      	cmp	r3, #17
 800ff7e:	d11d      	bne.n	800ffbc <pass_route3+0x27c>
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	3301      	adds	r3, #1
 800ff84:	4a0b      	ldr	r2, [pc, #44]	; (800ffb4 <pass_route3+0x274>)
 800ff86:	5cd3      	ldrb	r3, [r2, r3]
 800ff88:	2b77      	cmp	r3, #119	; 0x77
 800ff8a:	d117      	bne.n	800ffbc <pass_route3+0x27c>
			s_flag = 0;
 800ff8c:	2300      	movs	r3, #0
 800ff8e:	70fb      	strb	r3, [r7, #3]
			pass[p] = -8;							//aV45out
 800ff90:	78bb      	ldrb	r3, [r7, #2]
 800ff92:	4a07      	ldr	r2, [pc, #28]	; (800ffb0 <pass_route3+0x270>)
 800ff94:	21f8      	movs	r1, #248	; 0xf8
 800ff96:	54d1      	strb	r1, [r2, r3]
			MF2.FLAG.V = 0;
 800ff98:	4a04      	ldr	r2, [pc, #16]	; (800ffac <pass_route3+0x26c>)
 800ff9a:	8813      	ldrh	r3, [r2, #0]
 800ff9c:	f36f 03c3 	bfc	r3, #3, #1
 800ffa0:	8013      	strh	r3, [r2, #0]
			i = i + 2;
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	3302      	adds	r3, #2
 800ffa6:	607b      	str	r3, [r7, #4]
 800ffa8:	e20b      	b.n	80103c2 <pass_route3+0x682>
 800ffaa:	bf00      	nop
 800ffac:	20000f64 	.word	0x20000f64
 800ffb0:	20000350 	.word	0x20000350
 800ffb4:	20000c54 	.word	0x20000c54
 800ffb8:	200015c8 	.word	0x200015c8
		}else if(MF2.FLAG.V == 1 && route[i] == 0x44 && route[i+1] == 0x44 && route[i+2] == 0x11){
 800ffbc:	4b99      	ldr	r3, [pc, #612]	; (8010224 <pass_route3+0x4e4>)
 800ffbe:	881b      	ldrh	r3, [r3, #0]
 800ffc0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800ffc4:	b2db      	uxtb	r3, r3
 800ffc6:	2b01      	cmp	r3, #1
 800ffc8:	d120      	bne.n	801000c <pass_route3+0x2cc>
 800ffca:	4a97      	ldr	r2, [pc, #604]	; (8010228 <pass_route3+0x4e8>)
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	4413      	add	r3, r2
 800ffd0:	781b      	ldrb	r3, [r3, #0]
 800ffd2:	2b44      	cmp	r3, #68	; 0x44
 800ffd4:	d11a      	bne.n	801000c <pass_route3+0x2cc>
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	3301      	adds	r3, #1
 800ffda:	4a93      	ldr	r2, [pc, #588]	; (8010228 <pass_route3+0x4e8>)
 800ffdc:	5cd3      	ldrb	r3, [r2, r3]
 800ffde:	2b44      	cmp	r3, #68	; 0x44
 800ffe0:	d114      	bne.n	801000c <pass_route3+0x2cc>
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	3302      	adds	r3, #2
 800ffe6:	4a90      	ldr	r2, [pc, #576]	; (8010228 <pass_route3+0x4e8>)
 800ffe8:	5cd3      	ldrb	r3, [r2, r3]
 800ffea:	2b11      	cmp	r3, #17
 800ffec:	d10e      	bne.n	801000c <pass_route3+0x2cc>
			s_flag = 0;
 800ffee:	2300      	movs	r3, #0
 800fff0:	70fb      	strb	r3, [r7, #3]
			pass[p] = -9;							//aV90
 800fff2:	78bb      	ldrb	r3, [r7, #2]
 800fff4:	4a8d      	ldr	r2, [pc, #564]	; (801022c <pass_route3+0x4ec>)
 800fff6:	21f7      	movs	r1, #247	; 0xf7
 800fff8:	54d1      	strb	r1, [r2, r3]
			MF2.FLAG.V = 1;
 800fffa:	4a8a      	ldr	r2, [pc, #552]	; (8010224 <pass_route3+0x4e4>)
 800fffc:	8813      	ldrh	r3, [r2, #0]
 800fffe:	f043 0308 	orr.w	r3, r3, #8
 8010002:	8013      	strh	r3, [r2, #0]
			i = i + 2;
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	3302      	adds	r3, #2
 8010008:	607b      	str	r3, [r7, #4]
 801000a:	e1da      	b.n	80103c2 <pass_route3+0x682>
		}else if(MF2.FLAG.V == 1 && route[i] == 0x11 && route[i+1] == 0x11 && route[i+2] == 0x44){
 801000c:	4b85      	ldr	r3, [pc, #532]	; (8010224 <pass_route3+0x4e4>)
 801000e:	881b      	ldrh	r3, [r3, #0]
 8010010:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8010014:	b2db      	uxtb	r3, r3
 8010016:	2b01      	cmp	r3, #1
 8010018:	d120      	bne.n	801005c <pass_route3+0x31c>
 801001a:	4a83      	ldr	r2, [pc, #524]	; (8010228 <pass_route3+0x4e8>)
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	4413      	add	r3, r2
 8010020:	781b      	ldrb	r3, [r3, #0]
 8010022:	2b11      	cmp	r3, #17
 8010024:	d11a      	bne.n	801005c <pass_route3+0x31c>
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	3301      	adds	r3, #1
 801002a:	4a7f      	ldr	r2, [pc, #508]	; (8010228 <pass_route3+0x4e8>)
 801002c:	5cd3      	ldrb	r3, [r2, r3]
 801002e:	2b11      	cmp	r3, #17
 8010030:	d114      	bne.n	801005c <pass_route3+0x31c>
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	3302      	adds	r3, #2
 8010036:	4a7c      	ldr	r2, [pc, #496]	; (8010228 <pass_route3+0x4e8>)
 8010038:	5cd3      	ldrb	r3, [r2, r3]
 801003a:	2b44      	cmp	r3, #68	; 0x44
 801003c:	d10e      	bne.n	801005c <pass_route3+0x31c>
			s_flag = 0;
 801003e:	2300      	movs	r3, #0
 8010040:	70fb      	strb	r3, [r7, #3]
			pass[p] = -10;							//aV90
 8010042:	78bb      	ldrb	r3, [r7, #2]
 8010044:	4a79      	ldr	r2, [pc, #484]	; (801022c <pass_route3+0x4ec>)
 8010046:	21f6      	movs	r1, #246	; 0xf6
 8010048:	54d1      	strb	r1, [r2, r3]
			MF2.FLAG.V = 1;
 801004a:	4a76      	ldr	r2, [pc, #472]	; (8010224 <pass_route3+0x4e4>)
 801004c:	8813      	ldrh	r3, [r2, #0]
 801004e:	f043 0308 	orr.w	r3, r3, #8
 8010052:	8013      	strh	r3, [r2, #0]
			i = i + 2;
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	3302      	adds	r3, #2
 8010058:	607b      	str	r3, [r7, #4]
 801005a:	e1b2      	b.n	80103c2 <pass_route3+0x682>
		}else if(route[i] == 0x77 && route[i+1] == 0x44 && route[i+2] == 0x44 && route[i+3] == 0x11){
 801005c:	4a72      	ldr	r2, [pc, #456]	; (8010228 <pass_route3+0x4e8>)
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	4413      	add	r3, r2
 8010062:	781b      	ldrb	r3, [r3, #0]
 8010064:	2b77      	cmp	r3, #119	; 0x77
 8010066:	d126      	bne.n	80100b6 <pass_route3+0x376>
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	3301      	adds	r3, #1
 801006c:	4a6e      	ldr	r2, [pc, #440]	; (8010228 <pass_route3+0x4e8>)
 801006e:	5cd3      	ldrb	r3, [r2, r3]
 8010070:	2b44      	cmp	r3, #68	; 0x44
 8010072:	d120      	bne.n	80100b6 <pass_route3+0x376>
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	3302      	adds	r3, #2
 8010078:	4a6b      	ldr	r2, [pc, #428]	; (8010228 <pass_route3+0x4e8>)
 801007a:	5cd3      	ldrb	r3, [r2, r3]
 801007c:	2b44      	cmp	r3, #68	; 0x44
 801007e:	d11a      	bne.n	80100b6 <pass_route3+0x376>
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	3303      	adds	r3, #3
 8010084:	4a68      	ldr	r2, [pc, #416]	; (8010228 <pass_route3+0x4e8>)
 8010086:	5cd3      	ldrb	r3, [r2, r3]
 8010088:	2b11      	cmp	r3, #17
 801008a:	d114      	bne.n	80100b6 <pass_route3+0x376>
			s_flag = 0;
 801008c:	2300      	movs	r3, #0
 801008e:	70fb      	strb	r3, [r7, #3]
			pass[p] = -11;							//aV135in
 8010090:	78bb      	ldrb	r3, [r7, #2]
 8010092:	4a66      	ldr	r2, [pc, #408]	; (801022c <pass_route3+0x4ec>)
 8010094:	21f5      	movs	r1, #245	; 0xf5
 8010096:	54d1      	strb	r1, [r2, r3]
			MF2.FLAG.V = 1;
 8010098:	4a62      	ldr	r2, [pc, #392]	; (8010224 <pass_route3+0x4e4>)
 801009a:	8813      	ldrh	r3, [r2, #0]
 801009c:	f043 0308 	orr.w	r3, r3, #8
 80100a0:	8013      	strh	r3, [r2, #0]
			if(i == 0){								//a
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	2b00      	cmp	r3, #0
 80100a6:	d102      	bne.n	80100ae <pass_route3+0x36e>
				start_mode = 2;
 80100a8:	4b61      	ldr	r3, [pc, #388]	; (8010230 <pass_route3+0x4f0>)
 80100aa:	2202      	movs	r2, #2
 80100ac:	701a      	strb	r2, [r3, #0]
			}
			i = i + 3;
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	3303      	adds	r3, #3
 80100b2:	607b      	str	r3, [r7, #4]
 80100b4:	e185      	b.n	80103c2 <pass_route3+0x682>
		}else if(MF2.FLAG.V == 1 && route[i] == 0x44 && route[i+1] == 0x44 && route[i+2] == 0x77){
 80100b6:	4b5b      	ldr	r3, [pc, #364]	; (8010224 <pass_route3+0x4e4>)
 80100b8:	881b      	ldrh	r3, [r3, #0]
 80100ba:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80100be:	b2db      	uxtb	r3, r3
 80100c0:	2b01      	cmp	r3, #1
 80100c2:	d120      	bne.n	8010106 <pass_route3+0x3c6>
 80100c4:	4a58      	ldr	r2, [pc, #352]	; (8010228 <pass_route3+0x4e8>)
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	4413      	add	r3, r2
 80100ca:	781b      	ldrb	r3, [r3, #0]
 80100cc:	2b44      	cmp	r3, #68	; 0x44
 80100ce:	d11a      	bne.n	8010106 <pass_route3+0x3c6>
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	3301      	adds	r3, #1
 80100d4:	4a54      	ldr	r2, [pc, #336]	; (8010228 <pass_route3+0x4e8>)
 80100d6:	5cd3      	ldrb	r3, [r2, r3]
 80100d8:	2b44      	cmp	r3, #68	; 0x44
 80100da:	d114      	bne.n	8010106 <pass_route3+0x3c6>
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	3302      	adds	r3, #2
 80100e0:	4a51      	ldr	r2, [pc, #324]	; (8010228 <pass_route3+0x4e8>)
 80100e2:	5cd3      	ldrb	r3, [r2, r3]
 80100e4:	2b77      	cmp	r3, #119	; 0x77
 80100e6:	d10e      	bne.n	8010106 <pass_route3+0x3c6>
			s_flag = 0;
 80100e8:	2300      	movs	r3, #0
 80100ea:	70fb      	strb	r3, [r7, #3]
			pass[p] = -11;							//aV135out
 80100ec:	78bb      	ldrb	r3, [r7, #2]
 80100ee:	4a4f      	ldr	r2, [pc, #316]	; (801022c <pass_route3+0x4ec>)
 80100f0:	21f5      	movs	r1, #245	; 0xf5
 80100f2:	54d1      	strb	r1, [r2, r3]
			MF2.FLAG.V = 0;
 80100f4:	4a4b      	ldr	r2, [pc, #300]	; (8010224 <pass_route3+0x4e4>)
 80100f6:	8813      	ldrh	r3, [r2, #0]
 80100f8:	f36f 03c3 	bfc	r3, #3, #1
 80100fc:	8013      	strh	r3, [r2, #0]
			i = i + 3;
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	3303      	adds	r3, #3
 8010102:	607b      	str	r3, [r7, #4]
 8010104:	e15d      	b.n	80103c2 <pass_route3+0x682>
		}else if(route[i] == 0x77 && route[i+1] == 0x11 && route[i+2] == 0x11 && route[i+3] == 0x44){
 8010106:	4a48      	ldr	r2, [pc, #288]	; (8010228 <pass_route3+0x4e8>)
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	4413      	add	r3, r2
 801010c:	781b      	ldrb	r3, [r3, #0]
 801010e:	2b77      	cmp	r3, #119	; 0x77
 8010110:	d120      	bne.n	8010154 <pass_route3+0x414>
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	3301      	adds	r3, #1
 8010116:	4a44      	ldr	r2, [pc, #272]	; (8010228 <pass_route3+0x4e8>)
 8010118:	5cd3      	ldrb	r3, [r2, r3]
 801011a:	2b11      	cmp	r3, #17
 801011c:	d11a      	bne.n	8010154 <pass_route3+0x414>
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	3302      	adds	r3, #2
 8010122:	4a41      	ldr	r2, [pc, #260]	; (8010228 <pass_route3+0x4e8>)
 8010124:	5cd3      	ldrb	r3, [r2, r3]
 8010126:	2b11      	cmp	r3, #17
 8010128:	d114      	bne.n	8010154 <pass_route3+0x414>
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	3303      	adds	r3, #3
 801012e:	4a3e      	ldr	r2, [pc, #248]	; (8010228 <pass_route3+0x4e8>)
 8010130:	5cd3      	ldrb	r3, [r2, r3]
 8010132:	2b44      	cmp	r3, #68	; 0x44
 8010134:	d10e      	bne.n	8010154 <pass_route3+0x414>
			s_flag = 0;
 8010136:	2300      	movs	r3, #0
 8010138:	70fb      	strb	r3, [r7, #3]
			pass[p] = -12;							//aV135in
 801013a:	78bb      	ldrb	r3, [r7, #2]
 801013c:	4a3b      	ldr	r2, [pc, #236]	; (801022c <pass_route3+0x4ec>)
 801013e:	21f4      	movs	r1, #244	; 0xf4
 8010140:	54d1      	strb	r1, [r2, r3]
			MF2.FLAG.V = 1;
 8010142:	4a38      	ldr	r2, [pc, #224]	; (8010224 <pass_route3+0x4e4>)
 8010144:	8813      	ldrh	r3, [r2, #0]
 8010146:	f043 0308 	orr.w	r3, r3, #8
 801014a:	8013      	strh	r3, [r2, #0]
			i = i + 3;
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	3303      	adds	r3, #3
 8010150:	607b      	str	r3, [r7, #4]
 8010152:	e136      	b.n	80103c2 <pass_route3+0x682>
		}else if(MF2.FLAG.V == 1 && route[i] == 0x11 && route[i+1] == 0x11 && route[i+2] == 0x77){
 8010154:	4b33      	ldr	r3, [pc, #204]	; (8010224 <pass_route3+0x4e4>)
 8010156:	881b      	ldrh	r3, [r3, #0]
 8010158:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801015c:	b2db      	uxtb	r3, r3
 801015e:	2b01      	cmp	r3, #1
 8010160:	d120      	bne.n	80101a4 <pass_route3+0x464>
 8010162:	4a31      	ldr	r2, [pc, #196]	; (8010228 <pass_route3+0x4e8>)
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	4413      	add	r3, r2
 8010168:	781b      	ldrb	r3, [r3, #0]
 801016a:	2b11      	cmp	r3, #17
 801016c:	d11a      	bne.n	80101a4 <pass_route3+0x464>
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	3301      	adds	r3, #1
 8010172:	4a2d      	ldr	r2, [pc, #180]	; (8010228 <pass_route3+0x4e8>)
 8010174:	5cd3      	ldrb	r3, [r2, r3]
 8010176:	2b11      	cmp	r3, #17
 8010178:	d114      	bne.n	80101a4 <pass_route3+0x464>
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	3302      	adds	r3, #2
 801017e:	4a2a      	ldr	r2, [pc, #168]	; (8010228 <pass_route3+0x4e8>)
 8010180:	5cd3      	ldrb	r3, [r2, r3]
 8010182:	2b77      	cmp	r3, #119	; 0x77
 8010184:	d10e      	bne.n	80101a4 <pass_route3+0x464>
			s_flag = 0;
 8010186:	2300      	movs	r3, #0
 8010188:	70fb      	strb	r3, [r7, #3]
			pass[p] = -12;							//aV135out
 801018a:	78bb      	ldrb	r3, [r7, #2]
 801018c:	4a27      	ldr	r2, [pc, #156]	; (801022c <pass_route3+0x4ec>)
 801018e:	21f4      	movs	r1, #244	; 0xf4
 8010190:	54d1      	strb	r1, [r2, r3]
			MF2.FLAG.V = 0;
 8010192:	4a24      	ldr	r2, [pc, #144]	; (8010224 <pass_route3+0x4e4>)
 8010194:	8813      	ldrh	r3, [r2, #0]
 8010196:	f36f 03c3 	bfc	r3, #3, #1
 801019a:	8013      	strh	r3, [r2, #0]
			i = i + 3;
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	3303      	adds	r3, #3
 80101a0:	607b      	str	r3, [r7, #4]
 80101a2:	e10e      	b.n	80103c2 <pass_route3+0x682>
		}else if(route[i] == 0xff){
 80101a4:	4a20      	ldr	r2, [pc, #128]	; (8010228 <pass_route3+0x4e8>)
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	4413      	add	r3, r2
 80101aa:	781b      	ldrb	r3, [r3, #0]
 80101ac:	2bff      	cmp	r3, #255	; 0xff
 80101ae:	d16a      	bne.n	8010286 <pass_route3+0x546>
			if(MF2.FLAG.V == 1){
 80101b0:	4b1c      	ldr	r3, [pc, #112]	; (8010224 <pass_route3+0x4e4>)
 80101b2:	881b      	ldrh	r3, [r3, #0]
 80101b4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80101b8:	b2db      	uxtb	r3, r3
 80101ba:	2b01      	cmp	r3, #1
 80101bc:	d15b      	bne.n	8010276 <pass_route3+0x536>
				if(pass[p-1] == -1 && pass[p-2] == -1){
 80101be:	78bb      	ldrb	r3, [r7, #2]
 80101c0:	3b01      	subs	r3, #1
 80101c2:	4a1a      	ldr	r2, [pc, #104]	; (801022c <pass_route3+0x4ec>)
 80101c4:	56d3      	ldrsb	r3, [r2, r3]
 80101c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101ca:	d111      	bne.n	80101f0 <pass_route3+0x4b0>
 80101cc:	78bb      	ldrb	r3, [r7, #2]
 80101ce:	3b02      	subs	r3, #2
 80101d0:	4a16      	ldr	r2, [pc, #88]	; (801022c <pass_route3+0x4ec>)
 80101d2:	56d3      	ldrsb	r3, [r2, r3]
 80101d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101d8:	d10a      	bne.n	80101f0 <pass_route3+0x4b0>
					pass[p-2] = -15;
 80101da:	78bb      	ldrb	r3, [r7, #2]
 80101dc:	3b02      	subs	r3, #2
 80101de:	4a13      	ldr	r2, [pc, #76]	; (801022c <pass_route3+0x4ec>)
 80101e0:	21f1      	movs	r1, #241	; 0xf1
 80101e2:	54d1      	strb	r1, [r2, r3]
					pass[p-1] = -114;
 80101e4:	78bb      	ldrb	r3, [r7, #2]
 80101e6:	3b01      	subs	r3, #1
 80101e8:	4a10      	ldr	r2, [pc, #64]	; (801022c <pass_route3+0x4ec>)
 80101ea:	218e      	movs	r1, #142	; 0x8e
 80101ec:	54d1      	strb	r1, [r2, r3]
 80101ee:	e042      	b.n	8010276 <pass_route3+0x536>
				}else if(pass[p-1] == -2 && pass[p-2] == -2){
 80101f0:	78bb      	ldrb	r3, [r7, #2]
 80101f2:	3b01      	subs	r3, #1
 80101f4:	4a0d      	ldr	r2, [pc, #52]	; (801022c <pass_route3+0x4ec>)
 80101f6:	56d3      	ldrsb	r3, [r2, r3]
 80101f8:	f113 0f02 	cmn.w	r3, #2
 80101fc:	d11a      	bne.n	8010234 <pass_route3+0x4f4>
 80101fe:	78bb      	ldrb	r3, [r7, #2]
 8010200:	3b02      	subs	r3, #2
 8010202:	4a0a      	ldr	r2, [pc, #40]	; (801022c <pass_route3+0x4ec>)
 8010204:	56d3      	ldrsb	r3, [r2, r3]
 8010206:	f113 0f02 	cmn.w	r3, #2
 801020a:	d113      	bne.n	8010234 <pass_route3+0x4f4>
					pass[p-2] = -16;
 801020c:	78bb      	ldrb	r3, [r7, #2]
 801020e:	3b02      	subs	r3, #2
 8010210:	4a06      	ldr	r2, [pc, #24]	; (801022c <pass_route3+0x4ec>)
 8010212:	21f0      	movs	r1, #240	; 0xf0
 8010214:	54d1      	strb	r1, [r2, r3]
					pass[p-1] = -114;
 8010216:	78bb      	ldrb	r3, [r7, #2]
 8010218:	3b01      	subs	r3, #1
 801021a:	4a04      	ldr	r2, [pc, #16]	; (801022c <pass_route3+0x4ec>)
 801021c:	218e      	movs	r1, #142	; 0x8e
 801021e:	54d1      	strb	r1, [r2, r3]
 8010220:	e029      	b.n	8010276 <pass_route3+0x536>
 8010222:	bf00      	nop
 8010224:	20000f64 	.word	0x20000f64
 8010228:	20000c54 	.word	0x20000c54
 801022c:	20000350 	.word	0x20000350
 8010230:	200015c8 	.word	0x200015c8
				}else if(pass[p-1] == -1){
 8010234:	78bb      	ldrb	r3, [r7, #2]
 8010236:	3b01      	subs	r3, #1
 8010238:	4a6a      	ldr	r2, [pc, #424]	; (80103e4 <pass_route3+0x6a4>)
 801023a:	56d3      	ldrsb	r3, [r2, r3]
 801023c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010240:	d109      	bne.n	8010256 <pass_route3+0x516>
					pass[p-1] = -13;
 8010242:	78bb      	ldrb	r3, [r7, #2]
 8010244:	3b01      	subs	r3, #1
 8010246:	4a67      	ldr	r2, [pc, #412]	; (80103e4 <pass_route3+0x6a4>)
 8010248:	21f3      	movs	r1, #243	; 0xf3
 801024a:	54d1      	strb	r1, [r2, r3]
					pass[p] = -114;
 801024c:	78bb      	ldrb	r3, [r7, #2]
 801024e:	4a65      	ldr	r2, [pc, #404]	; (80103e4 <pass_route3+0x6a4>)
 8010250:	218e      	movs	r1, #142	; 0x8e
 8010252:	54d1      	strb	r1, [r2, r3]
 8010254:	e00f      	b.n	8010276 <pass_route3+0x536>
				}else if(pass[p-1] == -2){
 8010256:	78bb      	ldrb	r3, [r7, #2]
 8010258:	3b01      	subs	r3, #1
 801025a:	4a62      	ldr	r2, [pc, #392]	; (80103e4 <pass_route3+0x6a4>)
 801025c:	56d3      	ldrsb	r3, [r2, r3]
 801025e:	f113 0f02 	cmn.w	r3, #2
 8010262:	d108      	bne.n	8010276 <pass_route3+0x536>
					pass[p-1] = -14;
 8010264:	78bb      	ldrb	r3, [r7, #2]
 8010266:	3b01      	subs	r3, #1
 8010268:	4a5e      	ldr	r2, [pc, #376]	; (80103e4 <pass_route3+0x6a4>)
 801026a:	21f2      	movs	r1, #242	; 0xf2
 801026c:	54d1      	strb	r1, [r2, r3]
					pass[p] = -114;
 801026e:	78bb      	ldrb	r3, [r7, #2]
 8010270:	4a5c      	ldr	r2, [pc, #368]	; (80103e4 <pass_route3+0x6a4>)
 8010272:	218e      	movs	r1, #142	; 0x8e
 8010274:	54d1      	strb	r1, [r2, r3]
				}
			}
			pass[p] = -114;							//a
 8010276:	78bb      	ldrb	r3, [r7, #2]
 8010278:	4a5a      	ldr	r2, [pc, #360]	; (80103e4 <pass_route3+0x6a4>)
 801027a:	218e      	movs	r1, #142	; 0x8e
 801027c:	54d1      	strb	r1, [r2, r3]
			i++;
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	3301      	adds	r3, #1
 8010282:	607b      	str	r3, [r7, #4]
 8010284:	e09d      	b.n	80103c2 <pass_route3+0x682>
		}else if(MF2.FLAG.V == 1 && route[i] == 0x44 && route[i+1] == 0x11){
 8010286:	4b58      	ldr	r3, [pc, #352]	; (80103e8 <pass_route3+0x6a8>)
 8010288:	881b      	ldrh	r3, [r3, #0]
 801028a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801028e:	b2db      	uxtb	r3, r3
 8010290:	2b01      	cmp	r3, #1
 8010292:	d11a      	bne.n	80102ca <pass_route3+0x58a>
 8010294:	4a55      	ldr	r2, [pc, #340]	; (80103ec <pass_route3+0x6ac>)
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	4413      	add	r3, r2
 801029a:	781b      	ldrb	r3, [r3, #0]
 801029c:	2b44      	cmp	r3, #68	; 0x44
 801029e:	d114      	bne.n	80102ca <pass_route3+0x58a>
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	3301      	adds	r3, #1
 80102a4:	4a51      	ldr	r2, [pc, #324]	; (80103ec <pass_route3+0x6ac>)
 80102a6:	5cd3      	ldrb	r3, [r2, r3]
 80102a8:	2b11      	cmp	r3, #17
 80102aa:	d10e      	bne.n	80102ca <pass_route3+0x58a>
			s_flag = 0;
 80102ac:	2300      	movs	r3, #0
 80102ae:	70fb      	strb	r3, [r7, #3]
			pass[p] = 64;							//a
 80102b0:	78bb      	ldrb	r3, [r7, #2]
 80102b2:	4a4c      	ldr	r2, [pc, #304]	; (80103e4 <pass_route3+0x6a4>)
 80102b4:	2140      	movs	r1, #64	; 0x40
 80102b6:	54d1      	strb	r1, [r2, r3]
			MF2.FLAG.V = 1;
 80102b8:	4a4b      	ldr	r2, [pc, #300]	; (80103e8 <pass_route3+0x6a8>)
 80102ba:	8813      	ldrh	r3, [r2, #0]
 80102bc:	f043 0308 	orr.w	r3, r3, #8
 80102c0:	8013      	strh	r3, [r2, #0]
			i++;
 80102c2:	687b      	ldr	r3, [r7, #4]
 80102c4:	3301      	adds	r3, #1
 80102c6:	607b      	str	r3, [r7, #4]
 80102c8:	e07b      	b.n	80103c2 <pass_route3+0x682>
		}else if(MF2.FLAG.V == 1 && route[i] == 0x11 && route[i+1] == 0x44){
 80102ca:	4b47      	ldr	r3, [pc, #284]	; (80103e8 <pass_route3+0x6a8>)
 80102cc:	881b      	ldrh	r3, [r3, #0]
 80102ce:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80102d2:	b2db      	uxtb	r3, r3
 80102d4:	2b01      	cmp	r3, #1
 80102d6:	d11a      	bne.n	801030e <pass_route3+0x5ce>
 80102d8:	4a44      	ldr	r2, [pc, #272]	; (80103ec <pass_route3+0x6ac>)
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	4413      	add	r3, r2
 80102de:	781b      	ldrb	r3, [r3, #0]
 80102e0:	2b11      	cmp	r3, #17
 80102e2:	d114      	bne.n	801030e <pass_route3+0x5ce>
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	3301      	adds	r3, #1
 80102e8:	4a40      	ldr	r2, [pc, #256]	; (80103ec <pass_route3+0x6ac>)
 80102ea:	5cd3      	ldrb	r3, [r2, r3]
 80102ec:	2b44      	cmp	r3, #68	; 0x44
 80102ee:	d10e      	bne.n	801030e <pass_route3+0x5ce>
			s_flag = 0;
 80102f0:	2300      	movs	r3, #0
 80102f2:	70fb      	strb	r3, [r7, #3]
			pass[p] = 64;							//a
 80102f4:	78bb      	ldrb	r3, [r7, #2]
 80102f6:	4a3b      	ldr	r2, [pc, #236]	; (80103e4 <pass_route3+0x6a4>)
 80102f8:	2140      	movs	r1, #64	; 0x40
 80102fa:	54d1      	strb	r1, [r2, r3]
			MF2.FLAG.V = 1;
 80102fc:	4a3a      	ldr	r2, [pc, #232]	; (80103e8 <pass_route3+0x6a8>)
 80102fe:	8813      	ldrh	r3, [r2, #0]
 8010300:	f043 0308 	orr.w	r3, r3, #8
 8010304:	8013      	strh	r3, [r2, #0]
			i++;
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	3301      	adds	r3, #1
 801030a:	607b      	str	r3, [r7, #4]
 801030c:	e059      	b.n	80103c2 <pass_route3+0x682>
		}else if(route[i] == 0x44){
 801030e:	4a37      	ldr	r2, [pc, #220]	; (80103ec <pass_route3+0x6ac>)
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	4413      	add	r3, r2
 8010314:	781b      	ldrb	r3, [r3, #0]
 8010316:	2b44      	cmp	r3, #68	; 0x44
 8010318:	d107      	bne.n	801032a <pass_route3+0x5ea>
			pass[p] = -1;							//a
 801031a:	78bb      	ldrb	r3, [r7, #2]
 801031c:	4a31      	ldr	r2, [pc, #196]	; (80103e4 <pass_route3+0x6a4>)
 801031e:	21ff      	movs	r1, #255	; 0xff
 8010320:	54d1      	strb	r1, [r2, r3]
			i++;
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	3301      	adds	r3, #1
 8010326:	607b      	str	r3, [r7, #4]
 8010328:	e04b      	b.n	80103c2 <pass_route3+0x682>
		}else if(route[i] == 0x11){
 801032a:	4a30      	ldr	r2, [pc, #192]	; (80103ec <pass_route3+0x6ac>)
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	4413      	add	r3, r2
 8010330:	781b      	ldrb	r3, [r3, #0]
 8010332:	2b11      	cmp	r3, #17
 8010334:	d107      	bne.n	8010346 <pass_route3+0x606>
			pass[p] = -2;							//a
 8010336:	78bb      	ldrb	r3, [r7, #2]
 8010338:	4a2a      	ldr	r2, [pc, #168]	; (80103e4 <pass_route3+0x6a4>)
 801033a:	21fe      	movs	r1, #254	; 0xfe
 801033c:	54d1      	strb	r1, [r2, r3]
			i++;
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	3301      	adds	r3, #1
 8010342:	607b      	str	r3, [r7, #4]
 8010344:	e03d      	b.n	80103c2 <pass_route3+0x682>
		}else if(route[i] == 0x77){
 8010346:	4a29      	ldr	r2, [pc, #164]	; (80103ec <pass_route3+0x6ac>)
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	4413      	add	r3, r2
 801034c:	781b      	ldrb	r3, [r3, #0]
 801034e:	2b77      	cmp	r3, #119	; 0x77
 8010350:	d137      	bne.n	80103c2 <pass_route3+0x682>
			if(s_flag){
 8010352:	78fb      	ldrb	r3, [r7, #3]
 8010354:	2b00      	cmp	r3, #0
 8010356:	d012      	beq.n	801037e <pass_route3+0x63e>
				pass[p-1]++;						//a
 8010358:	78bb      	ldrb	r3, [r7, #2]
 801035a:	3b01      	subs	r3, #1
 801035c:	4a21      	ldr	r2, [pc, #132]	; (80103e4 <pass_route3+0x6a4>)
 801035e:	56d2      	ldrsb	r2, [r2, r3]
 8010360:	b2d2      	uxtb	r2, r2
 8010362:	3201      	adds	r2, #1
 8010364:	b2d2      	uxtb	r2, r2
 8010366:	b251      	sxtb	r1, r2
 8010368:	4a1e      	ldr	r2, [pc, #120]	; (80103e4 <pass_route3+0x6a4>)
 801036a:	54d1      	strb	r1, [r2, r3]
				p--;
 801036c:	78bb      	ldrb	r3, [r7, #2]
 801036e:	3b01      	subs	r3, #1
 8010370:	70bb      	strb	r3, [r7, #2]
				s_flag = 0;
 8010372:	2300      	movs	r3, #0
 8010374:	70fb      	strb	r3, [r7, #3]
				i++;
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	3301      	adds	r3, #1
 801037a:	607b      	str	r3, [r7, #4]
 801037c:	e021      	b.n	80103c2 <pass_route3+0x682>
			}else{
				s++;
 801037e:	787b      	ldrb	r3, [r7, #1]
 8010380:	3301      	adds	r3, #1
 8010382:	707b      	strb	r3, [r7, #1]
				pass[p] = s;						//a1while
 8010384:	78bb      	ldrb	r3, [r7, #2]
 8010386:	f997 1001 	ldrsb.w	r1, [r7, #1]
 801038a:	4a16      	ldr	r2, [pc, #88]	; (80103e4 <pass_route3+0x6a4>)
 801038c:	54d1      	strb	r1, [r2, r3]
				while(route[i+1] == 0x77){
 801038e:	e00c      	b.n	80103aa <pass_route3+0x66a>
					s_flag = 1;
 8010390:	2301      	movs	r3, #1
 8010392:	70fb      	strb	r3, [r7, #3]
					pass[p] = s;					//a2
 8010394:	78bb      	ldrb	r3, [r7, #2]
 8010396:	f997 1001 	ldrsb.w	r1, [r7, #1]
 801039a:	4a12      	ldr	r2, [pc, #72]	; (80103e4 <pass_route3+0x6a4>)
 801039c:	54d1      	strb	r1, [r2, r3]
					i++;
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	3301      	adds	r3, #1
 80103a2:	607b      	str	r3, [r7, #4]
					s++;
 80103a4:	787b      	ldrb	r3, [r7, #1]
 80103a6:	3301      	adds	r3, #1
 80103a8:	707b      	strb	r3, [r7, #1]
				while(route[i+1] == 0x77){
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	3301      	adds	r3, #1
 80103ae:	4a0f      	ldr	r2, [pc, #60]	; (80103ec <pass_route3+0x6ac>)
 80103b0:	5cd3      	ldrb	r3, [r2, r3]
 80103b2:	2b77      	cmp	r3, #119	; 0x77
 80103b4:	d0ec      	beq.n	8010390 <pass_route3+0x650>
				}
				if(!s_flag){
 80103b6:	78fb      	ldrb	r3, [r7, #3]
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d102      	bne.n	80103c2 <pass_route3+0x682>
					i++;
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	3301      	adds	r3, #1
 80103c0:	607b      	str	r3, [r7, #4]
				}
			}
		}
		p++;
 80103c2:	78bb      	ldrb	r3, [r7, #2]
 80103c4:	3301      	adds	r3, #1
 80103c6:	70bb      	strb	r3, [r7, #2]
	while(route[i-1] != 0xff){
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	3b01      	subs	r3, #1
 80103cc:	4a07      	ldr	r2, [pc, #28]	; (80103ec <pass_route3+0x6ac>)
 80103ce:	5cd3      	ldrb	r3, [r2, r3]
 80103d0:	2bff      	cmp	r3, #255	; 0xff
 80103d2:	f47f acd4 	bne.w	800fd7e <pass_route3+0x3e>
	}
}
 80103d6:	bf00      	nop
 80103d8:	370c      	adds	r7, #12
 80103da:	46bd      	mov	sp, r7
 80103dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103e0:	4770      	bx	lr
 80103e2:	bf00      	nop
 80103e4:	20000350 	.word	0x20000350
 80103e8:	20000f64 	.word	0x20000f64
 80103ec:	20000c54 	.word	0x20000c54

080103f0 <store_map_in_eeprom>:
//store_map_in_eeprom
// mapeeprom
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void store_map_in_eeprom(void){
 80103f0:	b580      	push	{r7, lr}
 80103f2:	b082      	sub	sp, #8
 80103f4:	af00      	add	r7, sp, #0
	printf("eprom func start \n");
 80103f6:	4818      	ldr	r0, [pc, #96]	; (8010458 <store_map_in_eeprom+0x68>)
 80103f8:	f000 ff28 	bl	801124c <puts>
	eeprom_enable_write();
 80103fc:	f7fa fe54 	bl	800b0a8 <eeprom_enable_write>
	printf("eprom enable_write fin \n");
 8010400:	4816      	ldr	r0, [pc, #88]	; (801045c <store_map_in_eeprom+0x6c>)
 8010402:	f000 ff23 	bl	801124c <puts>
	int i;
	for(i = 0; i < 16; i++){
 8010406:	2300      	movs	r3, #0
 8010408:	607b      	str	r3, [r7, #4]
 801040a:	e01b      	b.n	8010444 <store_map_in_eeprom+0x54>
		int j;
		for(j = 0; j < 16; j++){
 801040c:	2300      	movs	r3, #0
 801040e:	603b      	str	r3, [r7, #0]
 8010410:	e012      	b.n	8010438 <store_map_in_eeprom+0x48>
			eeprom_write_halfword(i*16 + j, (uint16_t) map[i][j]);
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	011a      	lsls	r2, r3, #4
 8010416:	683b      	ldr	r3, [r7, #0]
 8010418:	4413      	add	r3, r2
 801041a:	4618      	mov	r0, r3
 801041c:	4a10      	ldr	r2, [pc, #64]	; (8010460 <store_map_in_eeprom+0x70>)
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	011b      	lsls	r3, r3, #4
 8010422:	441a      	add	r2, r3
 8010424:	683b      	ldr	r3, [r7, #0]
 8010426:	4413      	add	r3, r2
 8010428:	781b      	ldrb	r3, [r3, #0]
 801042a:	b29b      	uxth	r3, r3
 801042c:	4619      	mov	r1, r3
 801042e:	f7fa fe66 	bl	800b0fe <eeprom_write_halfword>
		for(j = 0; j < 16; j++){
 8010432:	683b      	ldr	r3, [r7, #0]
 8010434:	3301      	adds	r3, #1
 8010436:	603b      	str	r3, [r7, #0]
 8010438:	683b      	ldr	r3, [r7, #0]
 801043a:	2b0f      	cmp	r3, #15
 801043c:	dde9      	ble.n	8010412 <store_map_in_eeprom+0x22>
	for(i = 0; i < 16; i++){
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	3301      	adds	r3, #1
 8010442:	607b      	str	r3, [r7, #4]
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	2b0f      	cmp	r3, #15
 8010448:	dde0      	ble.n	801040c <store_map_in_eeprom+0x1c>
		}
	}
	eeprom_disable_write();
 801044a:	f7fa fe51 	bl	800b0f0 <eeprom_disable_write>
}
 801044e:	bf00      	nop
 8010450:	3708      	adds	r7, #8
 8010452:	46bd      	mov	sp, r7
 8010454:	bd80      	pop	{r7, pc}
 8010456:	bf00      	nop
 8010458:	08012794 	.word	0x08012794
 801045c:	080127a8 	.word	0x080127a8
 8010460:	200001ac 	.word	0x200001ac

08010464 <load_map_from_eeprom>:
//load_map_in_eeprom
// mapeeprom
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void load_map_from_eeprom(void){
 8010464:	b580      	push	{r7, lr}
 8010466:	b082      	sub	sp, #8
 8010468:	af00      	add	r7, sp, #0
	int i;
	for(i = 0; i < 16; i++){
 801046a:	2300      	movs	r3, #0
 801046c:	607b      	str	r3, [r7, #4]
 801046e:	e01c      	b.n	80104aa <load_map_from_eeprom+0x46>
		int j;
		for(j = 0; j < 16; j++){
 8010470:	2300      	movs	r3, #0
 8010472:	603b      	str	r3, [r7, #0]
 8010474:	e013      	b.n	801049e <load_map_from_eeprom+0x3a>
			map[i][j] = (uint8_t) eeprom_read_halfword(i*16 + j);
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	011a      	lsls	r2, r3, #4
 801047a:	683b      	ldr	r3, [r7, #0]
 801047c:	4413      	add	r3, r2
 801047e:	4618      	mov	r0, r3
 8010480:	f7fa fe5a 	bl	800b138 <eeprom_read_halfword>
 8010484:	4603      	mov	r3, r0
 8010486:	b2d9      	uxtb	r1, r3
 8010488:	4a0b      	ldr	r2, [pc, #44]	; (80104b8 <load_map_from_eeprom+0x54>)
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	011b      	lsls	r3, r3, #4
 801048e:	441a      	add	r2, r3
 8010490:	683b      	ldr	r3, [r7, #0]
 8010492:	4413      	add	r3, r2
 8010494:	460a      	mov	r2, r1
 8010496:	701a      	strb	r2, [r3, #0]
		for(j = 0; j < 16; j++){
 8010498:	683b      	ldr	r3, [r7, #0]
 801049a:	3301      	adds	r3, #1
 801049c:	603b      	str	r3, [r7, #0]
 801049e:	683b      	ldr	r3, [r7, #0]
 80104a0:	2b0f      	cmp	r3, #15
 80104a2:	dde8      	ble.n	8010476 <load_map_from_eeprom+0x12>
	for(i = 0; i < 16; i++){
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	3301      	adds	r3, #1
 80104a8:	607b      	str	r3, [r7, #4]
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	2b0f      	cmp	r3, #15
 80104ae:	dddf      	ble.n	8010470 <load_map_from_eeprom+0xc>
		}
	}
}
 80104b0:	bf00      	nop
 80104b2:	3708      	adds	r7, #8
 80104b4:	46bd      	mov	sp, r7
 80104b6:	bd80      	pop	{r7, pc}
 80104b8:	200001ac 	.word	0x200001ac

080104bc <sensor_init>:

#include "global.h"


void sensor_init(void){
 80104bc:	b480      	push	{r7}
 80104be:	af00      	add	r7, sp, #0
	tp = 0;
 80104c0:	4b0e      	ldr	r3, [pc, #56]	; (80104fc <sensor_init+0x40>)
 80104c2:	2200      	movs	r2, #0
 80104c4:	701a      	strb	r2, [r3, #0]
	ad_l = ad_r = ad_fr = ad_fl = 0;
 80104c6:	4b0e      	ldr	r3, [pc, #56]	; (8010500 <sensor_init+0x44>)
 80104c8:	2200      	movs	r2, #0
 80104ca:	601a      	str	r2, [r3, #0]
 80104cc:	4b0c      	ldr	r3, [pc, #48]	; (8010500 <sensor_init+0x44>)
 80104ce:	681b      	ldr	r3, [r3, #0]
 80104d0:	4a0c      	ldr	r2, [pc, #48]	; (8010504 <sensor_init+0x48>)
 80104d2:	6013      	str	r3, [r2, #0]
 80104d4:	4b0b      	ldr	r3, [pc, #44]	; (8010504 <sensor_init+0x48>)
 80104d6:	681b      	ldr	r3, [r3, #0]
 80104d8:	4a0b      	ldr	r2, [pc, #44]	; (8010508 <sensor_init+0x4c>)
 80104da:	6013      	str	r3, [r2, #0]
 80104dc:	4b0a      	ldr	r3, [pc, #40]	; (8010508 <sensor_init+0x4c>)
 80104de:	681b      	ldr	r3, [r3, #0]
 80104e0:	4a0a      	ldr	r2, [pc, #40]	; (801050c <sensor_init+0x50>)
 80104e2:	6013      	str	r3, [r2, #0]
	base_l = base_r = 0;
 80104e4:	4b0a      	ldr	r3, [pc, #40]	; (8010510 <sensor_init+0x54>)
 80104e6:	2200      	movs	r2, #0
 80104e8:	801a      	strh	r2, [r3, #0]
 80104ea:	4b09      	ldr	r3, [pc, #36]	; (8010510 <sensor_init+0x54>)
 80104ec:	881a      	ldrh	r2, [r3, #0]
 80104ee:	4b09      	ldr	r3, [pc, #36]	; (8010514 <sensor_init+0x58>)
 80104f0:	801a      	strh	r2, [r3, #0]
}
 80104f2:	bf00      	nop
 80104f4:	46bd      	mov	sp, r7
 80104f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104fa:	4770      	bx	lr
 80104fc:	200012a0 	.word	0x200012a0
 8010500:	20000d54 	.word	0x20000d54
 8010504:	20000c00 	.word	0x20000c00
 8010508:	20000f60 	.word	0x20000f60
 801050c:	20000afc 	.word	0x20000afc
 8010510:	200002c0 	.word	0x200002c0
 8010514:	2000034c 	.word	0x2000034c

08010518 <get_base>:


uint8_t get_base(){
 8010518:	b480      	push	{r7}
 801051a:	b083      	sub	sp, #12
 801051c:	af00      	add	r7, sp, #0
	uint8_t res = 1;									//for return
 801051e:	2301      	movs	r3, #1
 8010520:	71fb      	strb	r3, [r7, #7]

	base_l = ad_l;										//sensor value base L
 8010522:	4b08      	ldr	r3, [pc, #32]	; (8010544 <get_base+0x2c>)
 8010524:	681b      	ldr	r3, [r3, #0]
 8010526:	b29a      	uxth	r2, r3
 8010528:	4b07      	ldr	r3, [pc, #28]	; (8010548 <get_base+0x30>)
 801052a:	801a      	strh	r2, [r3, #0]
	base_r = ad_r;										//sensor value base R
 801052c:	4b07      	ldr	r3, [pc, #28]	; (801054c <get_base+0x34>)
 801052e:	681b      	ldr	r3, [r3, #0]
 8010530:	b29a      	uxth	r2, r3
 8010532:	4b07      	ldr	r3, [pc, #28]	; (8010550 <get_base+0x38>)
 8010534:	801a      	strh	r2, [r3, #0]

	return res;											//
 8010536:	79fb      	ldrb	r3, [r7, #7]
}
 8010538:	4618      	mov	r0, r3
 801053a:	370c      	adds	r7, #12
 801053c:	46bd      	mov	sp, r7
 801053e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010542:	4770      	bx	lr
 8010544:	20000afc 	.word	0x20000afc
 8010548:	2000034c 	.word	0x2000034c
 801054c:	20000f60 	.word	0x20000f60
 8010550:	200002c0 	.word	0x200002c0

08010554 <get_wall_info>:


void get_wall_info(){
 8010554:	b480      	push	{r7}
 8010556:	af00      	add	r7, sp, #0

	//----reset----
	wall_info = 0x00;									//wall
 8010558:	4b16      	ldr	r3, [pc, #88]	; (80105b4 <get_wall_info+0x60>)
 801055a:	2200      	movs	r2, #0
 801055c:	701a      	strb	r2, [r3, #0]
	//----look forward----
	if(ad_fr > WALL_BASE_FR || ad_fl > WALL_BASE_FL){
 801055e:	4b16      	ldr	r3, [pc, #88]	; (80105b8 <get_wall_info+0x64>)
 8010560:	681b      	ldr	r3, [r3, #0]
 8010562:	2b78      	cmp	r3, #120	; 0x78
 8010564:	d803      	bhi.n	801056e <get_wall_info+0x1a>
 8010566:	4b15      	ldr	r3, [pc, #84]	; (80105bc <get_wall_info+0x68>)
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	2bc8      	cmp	r3, #200	; 0xc8
 801056c:	d906      	bls.n	801057c <get_wall_info+0x28>
		wall_info |= 0x88;								//forward check
 801056e:	4b11      	ldr	r3, [pc, #68]	; (80105b4 <get_wall_info+0x60>)
 8010570:	781b      	ldrb	r3, [r3, #0]
 8010572:	f063 0377 	orn	r3, r3, #119	; 0x77
 8010576:	b2da      	uxtb	r2, r3
 8010578:	4b0e      	ldr	r3, [pc, #56]	; (80105b4 <get_wall_info+0x60>)
 801057a:	701a      	strb	r2, [r3, #0]
	}
	//----look right----
	if(ad_r > WALL_BASE_R){
 801057c:	4b10      	ldr	r3, [pc, #64]	; (80105c0 <get_wall_info+0x6c>)
 801057e:	681b      	ldr	r3, [r3, #0]
 8010580:	2b78      	cmp	r3, #120	; 0x78
 8010582:	d906      	bls.n	8010592 <get_wall_info+0x3e>
		wall_info |= 0x44;								//right check
 8010584:	4b0b      	ldr	r3, [pc, #44]	; (80105b4 <get_wall_info+0x60>)
 8010586:	781b      	ldrb	r3, [r3, #0]
 8010588:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 801058c:	b2da      	uxtb	r2, r3
 801058e:	4b09      	ldr	r3, [pc, #36]	; (80105b4 <get_wall_info+0x60>)
 8010590:	701a      	strb	r2, [r3, #0]
	}
	//----look left----
	if(ad_l > WALL_BASE_L){
 8010592:	4b0c      	ldr	r3, [pc, #48]	; (80105c4 <get_wall_info+0x70>)
 8010594:	681b      	ldr	r3, [r3, #0]
 8010596:	2b8c      	cmp	r3, #140	; 0x8c
 8010598:	d906      	bls.n	80105a8 <get_wall_info+0x54>
		wall_info |= 0x11;								//light check
 801059a:	4b06      	ldr	r3, [pc, #24]	; (80105b4 <get_wall_info+0x60>)
 801059c:	781b      	ldrb	r3, [r3, #0]
 801059e:	f043 0311 	orr.w	r3, r3, #17
 80105a2:	b2da      	uxtb	r2, r3
 80105a4:	4b03      	ldr	r3, [pc, #12]	; (80105b4 <get_wall_info+0x60>)
 80105a6:	701a      	strb	r2, [r3, #0]
	}
}
 80105a8:	bf00      	nop
 80105aa:	46bd      	mov	sp, r7
 80105ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105b0:	4770      	bx	lr
 80105b2:	bf00      	nop
 80105b4:	200002c8 	.word	0x200002c8
 80105b8:	20000c00 	.word	0x20000c00
 80105bc:	20000d54 	.word	0x20000d54
 80105c0:	20000f60 	.word	0x20000f60
 80105c4:	20000afc 	.word	0x20000afc

080105c8 <led_write>:
//led_write
//aLEDON-OFF
//aled1(0=>OFF, 1=>ON), led2(0=>OFF, 1=>ON), led3(0=>OFF, 1=>ON)
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void led_write(uint8_t led1, uint8_t led2, uint8_t led3){
 80105c8:	b580      	push	{r7, lr}
 80105ca:	b082      	sub	sp, #8
 80105cc:	af00      	add	r7, sp, #0
 80105ce:	4603      	mov	r3, r0
 80105d0:	71fb      	strb	r3, [r7, #7]
 80105d2:	460b      	mov	r3, r1
 80105d4:	71bb      	strb	r3, [r7, #6]
 80105d6:	4613      	mov	r3, r2
 80105d8:	717b      	strb	r3, [r7, #5]
	if(led1) HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80105da:	79fb      	ldrb	r3, [r7, #7]
 80105dc:	2b00      	cmp	r3, #0
 80105de:	d005      	beq.n	80105ec <led_write+0x24>
 80105e0:	2201      	movs	r2, #1
 80105e2:	2110      	movs	r1, #16
 80105e4:	4814      	ldr	r0, [pc, #80]	; (8010638 <led_write+0x70>)
 80105e6:	f7f1 fe8d 	bl	8002304 <HAL_GPIO_WritePin>
 80105ea:	e004      	b.n	80105f6 <led_write+0x2e>
	else HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80105ec:	2200      	movs	r2, #0
 80105ee:	2110      	movs	r1, #16
 80105f0:	4811      	ldr	r0, [pc, #68]	; (8010638 <led_write+0x70>)
 80105f2:	f7f1 fe87 	bl	8002304 <HAL_GPIO_WritePin>

	if(led2) HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80105f6:	79bb      	ldrb	r3, [r7, #6]
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	d005      	beq.n	8010608 <led_write+0x40>
 80105fc:	2201      	movs	r2, #1
 80105fe:	2140      	movs	r1, #64	; 0x40
 8010600:	480d      	ldr	r0, [pc, #52]	; (8010638 <led_write+0x70>)
 8010602:	f7f1 fe7f 	bl	8002304 <HAL_GPIO_WritePin>
 8010606:	e004      	b.n	8010612 <led_write+0x4a>
	else HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8010608:	2200      	movs	r2, #0
 801060a:	2140      	movs	r1, #64	; 0x40
 801060c:	480a      	ldr	r0, [pc, #40]	; (8010638 <led_write+0x70>)
 801060e:	f7f1 fe79 	bl	8002304 <HAL_GPIO_WritePin>

	if(led3) HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8010612:	797b      	ldrb	r3, [r7, #5]
 8010614:	2b00      	cmp	r3, #0
 8010616:	d005      	beq.n	8010624 <led_write+0x5c>
 8010618:	2201      	movs	r2, #1
 801061a:	2180      	movs	r1, #128	; 0x80
 801061c:	4806      	ldr	r0, [pc, #24]	; (8010638 <led_write+0x70>)
 801061e:	f7f1 fe71 	bl	8002304 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
}
 8010622:	e004      	b.n	801062e <led_write+0x66>
	else HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8010624:	2200      	movs	r2, #0
 8010626:	2180      	movs	r1, #128	; 0x80
 8010628:	4803      	ldr	r0, [pc, #12]	; (8010638 <led_write+0x70>)
 801062a:	f7f1 fe6b 	bl	8002304 <HAL_GPIO_WritePin>
}
 801062e:	bf00      	nop
 8010630:	3708      	adds	r7, #8
 8010632:	46bd      	mov	sp, r7
 8010634:	bd80      	pop	{r7, pc}
 8010636:	bf00      	nop
 8010638:	40020000 	.word	0x40020000

0801063c <full_led_write>:
//full_led_write
//aLED
//afulled(0=>OFF, 1=>a, 2=>, 3=>, 4=>, 5=>, 6=>, 7=>)
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void full_led_write(uint8_t fulled){
 801063c:	b580      	push	{r7, lr}
 801063e:	b082      	sub	sp, #8
 8010640:	af00      	add	r7, sp, #0
 8010642:	4603      	mov	r3, r0
 8010644:	71fb      	strb	r3, [r7, #7]
	if(fulled == 0){
 8010646:	79fb      	ldrb	r3, [r7, #7]
 8010648:	2b00      	cmp	r3, #0
 801064a:	d112      	bne.n	8010672 <full_led_write+0x36>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 801064c:	2201      	movs	r2, #1
 801064e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8010652:	4856      	ldr	r0, [pc, #344]	; (80107ac <full_led_write+0x170>)
 8010654:	f7f1 fe56 	bl	8002304 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8010658:	2201      	movs	r2, #1
 801065a:	f44f 7100 	mov.w	r1, #512	; 0x200
 801065e:	4853      	ldr	r0, [pc, #332]	; (80107ac <full_led_write+0x170>)
 8010660:	f7f1 fe50 	bl	8002304 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8010664:	2201      	movs	r2, #1
 8010666:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801066a:	4851      	ldr	r0, [pc, #324]	; (80107b0 <full_led_write+0x174>)
 801066c:	f7f1 fe4a 	bl	8002304 <HAL_GPIO_WritePin>
	else if(fulled == 7){
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
	}
}
 8010670:	e098      	b.n	80107a4 <full_led_write+0x168>
	else if(fulled == 1){
 8010672:	79fb      	ldrb	r3, [r7, #7]
 8010674:	2b01      	cmp	r3, #1
 8010676:	d112      	bne.n	801069e <full_led_write+0x62>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8010678:	2201      	movs	r2, #1
 801067a:	f44f 7180 	mov.w	r1, #256	; 0x100
 801067e:	484b      	ldr	r0, [pc, #300]	; (80107ac <full_led_write+0x170>)
 8010680:	f7f1 fe40 	bl	8002304 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8010684:	2201      	movs	r2, #1
 8010686:	f44f 7100 	mov.w	r1, #512	; 0x200
 801068a:	4848      	ldr	r0, [pc, #288]	; (80107ac <full_led_write+0x170>)
 801068c:	f7f1 fe3a 	bl	8002304 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8010690:	2200      	movs	r2, #0
 8010692:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8010696:	4846      	ldr	r0, [pc, #280]	; (80107b0 <full_led_write+0x174>)
 8010698:	f7f1 fe34 	bl	8002304 <HAL_GPIO_WritePin>
}
 801069c:	e082      	b.n	80107a4 <full_led_write+0x168>
	else if(fulled == 2){
 801069e:	79fb      	ldrb	r3, [r7, #7]
 80106a0:	2b02      	cmp	r3, #2
 80106a2:	d112      	bne.n	80106ca <full_led_write+0x8e>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 80106a4:	2201      	movs	r2, #1
 80106a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80106aa:	4840      	ldr	r0, [pc, #256]	; (80107ac <full_led_write+0x170>)
 80106ac:	f7f1 fe2a 	bl	8002304 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80106b0:	2200      	movs	r2, #0
 80106b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80106b6:	483d      	ldr	r0, [pc, #244]	; (80107ac <full_led_write+0x170>)
 80106b8:	f7f1 fe24 	bl	8002304 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80106bc:	2201      	movs	r2, #1
 80106be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80106c2:	483b      	ldr	r0, [pc, #236]	; (80107b0 <full_led_write+0x174>)
 80106c4:	f7f1 fe1e 	bl	8002304 <HAL_GPIO_WritePin>
}
 80106c8:	e06c      	b.n	80107a4 <full_led_write+0x168>
	else if(fulled == 3){
 80106ca:	79fb      	ldrb	r3, [r7, #7]
 80106cc:	2b03      	cmp	r3, #3
 80106ce:	d112      	bne.n	80106f6 <full_led_write+0xba>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 80106d0:	2200      	movs	r2, #0
 80106d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80106d6:	4835      	ldr	r0, [pc, #212]	; (80107ac <full_led_write+0x170>)
 80106d8:	f7f1 fe14 	bl	8002304 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 80106dc:	2201      	movs	r2, #1
 80106de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80106e2:	4832      	ldr	r0, [pc, #200]	; (80107ac <full_led_write+0x170>)
 80106e4:	f7f1 fe0e 	bl	8002304 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80106e8:	2201      	movs	r2, #1
 80106ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80106ee:	4830      	ldr	r0, [pc, #192]	; (80107b0 <full_led_write+0x174>)
 80106f0:	f7f1 fe08 	bl	8002304 <HAL_GPIO_WritePin>
}
 80106f4:	e056      	b.n	80107a4 <full_led_write+0x168>
	else if(fulled == 4){
 80106f6:	79fb      	ldrb	r3, [r7, #7]
 80106f8:	2b04      	cmp	r3, #4
 80106fa:	d112      	bne.n	8010722 <full_led_write+0xe6>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 80106fc:	2200      	movs	r2, #0
 80106fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8010702:	482a      	ldr	r0, [pc, #168]	; (80107ac <full_led_write+0x170>)
 8010704:	f7f1 fdfe 	bl	8002304 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8010708:	2200      	movs	r2, #0
 801070a:	f44f 7100 	mov.w	r1, #512	; 0x200
 801070e:	4827      	ldr	r0, [pc, #156]	; (80107ac <full_led_write+0x170>)
 8010710:	f7f1 fdf8 	bl	8002304 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8010714:	2201      	movs	r2, #1
 8010716:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801071a:	4825      	ldr	r0, [pc, #148]	; (80107b0 <full_led_write+0x174>)
 801071c:	f7f1 fdf2 	bl	8002304 <HAL_GPIO_WritePin>
}
 8010720:	e040      	b.n	80107a4 <full_led_write+0x168>
	else if(fulled == 5){
 8010722:	79fb      	ldrb	r3, [r7, #7]
 8010724:	2b05      	cmp	r3, #5
 8010726:	d112      	bne.n	801074e <full_led_write+0x112>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8010728:	2200      	movs	r2, #0
 801072a:	f44f 7180 	mov.w	r1, #256	; 0x100
 801072e:	481f      	ldr	r0, [pc, #124]	; (80107ac <full_led_write+0x170>)
 8010730:	f7f1 fde8 	bl	8002304 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8010734:	2201      	movs	r2, #1
 8010736:	f44f 7100 	mov.w	r1, #512	; 0x200
 801073a:	481c      	ldr	r0, [pc, #112]	; (80107ac <full_led_write+0x170>)
 801073c:	f7f1 fde2 	bl	8002304 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8010740:	2200      	movs	r2, #0
 8010742:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8010746:	481a      	ldr	r0, [pc, #104]	; (80107b0 <full_led_write+0x174>)
 8010748:	f7f1 fddc 	bl	8002304 <HAL_GPIO_WritePin>
}
 801074c:	e02a      	b.n	80107a4 <full_led_write+0x168>
	else if(fulled == 6){
 801074e:	79fb      	ldrb	r3, [r7, #7]
 8010750:	2b06      	cmp	r3, #6
 8010752:	d112      	bne.n	801077a <full_led_write+0x13e>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8010754:	2201      	movs	r2, #1
 8010756:	f44f 7180 	mov.w	r1, #256	; 0x100
 801075a:	4814      	ldr	r0, [pc, #80]	; (80107ac <full_led_write+0x170>)
 801075c:	f7f1 fdd2 	bl	8002304 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8010760:	2200      	movs	r2, #0
 8010762:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010766:	4811      	ldr	r0, [pc, #68]	; (80107ac <full_led_write+0x170>)
 8010768:	f7f1 fdcc 	bl	8002304 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 801076c:	2200      	movs	r2, #0
 801076e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8010772:	480f      	ldr	r0, [pc, #60]	; (80107b0 <full_led_write+0x174>)
 8010774:	f7f1 fdc6 	bl	8002304 <HAL_GPIO_WritePin>
}
 8010778:	e014      	b.n	80107a4 <full_led_write+0x168>
	else if(fulled == 7){
 801077a:	79fb      	ldrb	r3, [r7, #7]
 801077c:	2b07      	cmp	r3, #7
 801077e:	d111      	bne.n	80107a4 <full_led_write+0x168>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8010780:	2200      	movs	r2, #0
 8010782:	f44f 7180 	mov.w	r1, #256	; 0x100
 8010786:	4809      	ldr	r0, [pc, #36]	; (80107ac <full_led_write+0x170>)
 8010788:	f7f1 fdbc 	bl	8002304 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 801078c:	2200      	movs	r2, #0
 801078e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010792:	4806      	ldr	r0, [pc, #24]	; (80107ac <full_led_write+0x170>)
 8010794:	f7f1 fdb6 	bl	8002304 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8010798:	2200      	movs	r2, #0
 801079a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801079e:	4804      	ldr	r0, [pc, #16]	; (80107b0 <full_led_write+0x174>)
 80107a0:	f7f1 fdb0 	bl	8002304 <HAL_GPIO_WritePin>
}
 80107a4:	bf00      	nop
 80107a6:	3708      	adds	r7, #8
 80107a8:	46bd      	mov	sp, r7
 80107aa:	bd80      	pop	{r7, pc}
 80107ac:	40020400 	.word	0x40020400
 80107b0:	40020800 	.word	0x40020800

080107b4 <sensor_test>:
//sensor_test
//a
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void sensor_test(){
 80107b4:	b580      	push	{r7, lr}
 80107b6:	b08c      	sub	sp, #48	; 0x30
 80107b8:	af02      	add	r7, sp, #8

	int mode = 0;
 80107ba:	2300      	movs	r3, #0
 80107bc:	627b      	str	r3, [r7, #36]	; 0x24
	printf("Mode : %d\n", mode);
 80107be:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80107c0:	4881      	ldr	r0, [pc, #516]	; (80109c8 <sensor_test+0x214>)
 80107c2:	f000 fccf 	bl	8011164 <iprintf>

	while(1){
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 80107c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107c8:	b2db      	uxtb	r3, r3
 80107ca:	f003 0301 	and.w	r3, r3, #1
 80107ce:	b2d8      	uxtb	r0, r3
 80107d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107d2:	b2db      	uxtb	r3, r3
 80107d4:	f003 0302 	and.w	r3, r3, #2
 80107d8:	b2d9      	uxtb	r1, r3
 80107da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107dc:	b2db      	uxtb	r3, r3
 80107de:	f003 0304 	and.w	r3, r3, #4
 80107e2:	b2db      	uxtb	r3, r3
 80107e4:	461a      	mov	r2, r3
 80107e6:	f7ff feef 	bl	80105c8 <led_write>
		  if(dist_r >= 20){
 80107ea:	4b78      	ldr	r3, [pc, #480]	; (80109cc <sensor_test+0x218>)
 80107ec:	edd3 7a00 	vldr	s15, [r3]
 80107f0:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80107f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80107f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107fc:	db0f      	blt.n	801081e <sensor_test+0x6a>
			  mode++;
 80107fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010800:	3301      	adds	r3, #1
 8010802:	627b      	str	r3, [r7, #36]	; 0x24
			  dist_r = 0;
 8010804:	4b71      	ldr	r3, [pc, #452]	; (80109cc <sensor_test+0x218>)
 8010806:	f04f 0200 	mov.w	r2, #0
 801080a:	601a      	str	r2, [r3, #0]
			  if(mode > 7){
 801080c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801080e:	2b07      	cmp	r3, #7
 8010810:	dd01      	ble.n	8010816 <sensor_test+0x62>
				  mode = 0;
 8010812:	2300      	movs	r3, #0
 8010814:	627b      	str	r3, [r7, #36]	; 0x24
			  }
			  printf("Mode : %d\n", mode);
 8010816:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010818:	486b      	ldr	r0, [pc, #428]	; (80109c8 <sensor_test+0x214>)
 801081a:	f000 fca3 	bl	8011164 <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(dist_r <= -20){
 801081e:	4b6b      	ldr	r3, [pc, #428]	; (80109cc <sensor_test+0x218>)
 8010820:	edd3 7a00 	vldr	s15, [r3]
 8010824:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8010828:	eef4 7ac7 	vcmpe.f32	s15, s14
 801082c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010830:	d80f      	bhi.n	8010852 <sensor_test+0x9e>
			  mode--;
 8010832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010834:	3b01      	subs	r3, #1
 8010836:	627b      	str	r3, [r7, #36]	; 0x24
			  dist_r = 0;
 8010838:	4b64      	ldr	r3, [pc, #400]	; (80109cc <sensor_test+0x218>)
 801083a:	f04f 0200 	mov.w	r2, #0
 801083e:	601a      	str	r2, [r3, #0]
			  if(mode < 0){
 8010840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010842:	2b00      	cmp	r3, #0
 8010844:	da01      	bge.n	801084a <sensor_test+0x96>
				  mode = 7;
 8010846:	2307      	movs	r3, #7
 8010848:	627b      	str	r3, [r7, #36]	; 0x24
			  }
			  printf("Mode : %d\n", mode);
 801084a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801084c:	485e      	ldr	r0, [pc, #376]	; (80109c8 <sensor_test+0x214>)
 801084e:	f000 fc89 	bl	8011164 <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 8010852:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8010856:	485e      	ldr	r0, [pc, #376]	; (80109d0 <sensor_test+0x21c>)
 8010858:	f7f1 fd3c 	bl	80022d4 <HAL_GPIO_ReadPin>
 801085c:	4603      	mov	r3, r0
 801085e:	2b00      	cmp	r3, #0
 8010860:	d1b1      	bne.n	80107c6 <sensor_test+0x12>
			  HAL_Delay(50);
 8010862:	2032      	movs	r0, #50	; 0x32
 8010864:	f7f0 fbda 	bl	800101c <HAL_Delay>
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 8010868:	bf00      	nop
 801086a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 801086e:	4858      	ldr	r0, [pc, #352]	; (80109d0 <sensor_test+0x21c>)
 8010870:	f7f1 fd30 	bl	80022d4 <HAL_GPIO_ReadPin>
 8010874:	4603      	mov	r3, r0
 8010876:	2b00      	cmp	r3, #0
 8010878:	d0f7      	beq.n	801086a <sensor_test+0xb6>

			  drive_ready();
 801087a:	f7f4 fa01 	bl	8004c80 <drive_ready>

			  switch(mode){
 801087e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010880:	2b07      	cmp	r3, #7
 8010882:	d8a0      	bhi.n	80107c6 <sensor_test+0x12>
 8010884:	a201      	add	r2, pc, #4	; (adr r2, 801088c <sensor_test+0xd8>)
 8010886:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801088a:	bf00      	nop
 801088c:	080108ad 	.word	0x080108ad
 8010890:	080108b3 	.word	0x080108b3
 8010894:	08010905 	.word	0x08010905
 8010898:	080107c7 	.word	0x080107c7
 801089c:	080107c7 	.word	0x080107c7
 80108a0:	080107c7 	.word	0x080107c7
 80108a4:	080107c7 	.word	0x080107c7
 80108a8:	080107c7 	.word	0x080107c7
				case 0:
					get_base();
 80108ac:	f7ff fe34 	bl	8010518 <get_base>
					break;
 80108b0:	e089      	b.n	80109c6 <sensor_test+0x212>
				case 1:
			  		  //----Wall sensor check----
			  		  printf("Wall Sensor Check.\n");
 80108b2:	4848      	ldr	r0, [pc, #288]	; (80109d4 <sensor_test+0x220>)
 80108b4:	f000 fcca 	bl	801124c <puts>
			  		  while(1){
			  			  get_wall_info();
 80108b8:	f7ff fe4c 	bl	8010554 <get_wall_info>
			  			  led_write(wall_info & 0x11, wall_info & 0x88, wall_info & 0x44);
 80108bc:	4b46      	ldr	r3, [pc, #280]	; (80109d8 <sensor_test+0x224>)
 80108be:	781b      	ldrb	r3, [r3, #0]
 80108c0:	f003 0311 	and.w	r3, r3, #17
 80108c4:	b2d8      	uxtb	r0, r3
 80108c6:	4b44      	ldr	r3, [pc, #272]	; (80109d8 <sensor_test+0x224>)
 80108c8:	781b      	ldrb	r3, [r3, #0]
 80108ca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80108ce:	b2d9      	uxtb	r1, r3
 80108d0:	4b41      	ldr	r3, [pc, #260]	; (80109d8 <sensor_test+0x224>)
 80108d2:	781b      	ldrb	r3, [r3, #0]
 80108d4:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80108d8:	b2db      	uxtb	r3, r3
 80108da:	461a      	mov	r2, r3
 80108dc:	f7ff fe74 	bl	80105c8 <led_write>
			  			  printf("ad_l : %d, ad_fl : %d, ad_fr : %d, ad_r : %d\n", ad_l, ad_fl, ad_fr, ad_r);
 80108e0:	4b3e      	ldr	r3, [pc, #248]	; (80109dc <sensor_test+0x228>)
 80108e2:	6819      	ldr	r1, [r3, #0]
 80108e4:	4b3e      	ldr	r3, [pc, #248]	; (80109e0 <sensor_test+0x22c>)
 80108e6:	681a      	ldr	r2, [r3, #0]
 80108e8:	4b3e      	ldr	r3, [pc, #248]	; (80109e4 <sensor_test+0x230>)
 80108ea:	6818      	ldr	r0, [r3, #0]
 80108ec:	4b3e      	ldr	r3, [pc, #248]	; (80109e8 <sensor_test+0x234>)
 80108ee:	681b      	ldr	r3, [r3, #0]
 80108f0:	9300      	str	r3, [sp, #0]
 80108f2:	4603      	mov	r3, r0
 80108f4:	483d      	ldr	r0, [pc, #244]	; (80109ec <sensor_test+0x238>)
 80108f6:	f000 fc35 	bl	8011164 <iprintf>
			  			  HAL_Delay(333);
 80108fa:	f240 104d 	movw	r0, #333	; 0x14d
 80108fe:	f7f0 fb8d 	bl	800101c <HAL_Delay>
			  			  get_wall_info();
 8010902:	e7d9      	b.n	80108b8 <sensor_test+0x104>
						}
					break;
				case 2:
					//----Gyro sensor check----
					printf("Gyro Sensor Check.\n");
 8010904:	483a      	ldr	r0, [pc, #232]	; (80109f0 <sensor_test+0x23c>)
 8010906:	f000 fca1 	bl	801124c <puts>
					int accel_x, accel_y, accel_z;
					int gyro_x, gyro_y, gyro_z;
					int deg_x, deg_y, deg_z;
			  		  while(1){
			  			  accel_x = accel_read_x();
 801090a:	f7fa fcbd 	bl	800b288 <accel_read_x>
 801090e:	eef0 7a40 	vmov.f32	s15, s0
 8010912:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010916:	ee17 3a90 	vmov	r3, s15
 801091a:	623b      	str	r3, [r7, #32]
			  			  accel_y = accel_read_y();
 801091c:	f7fa fcda 	bl	800b2d4 <accel_read_y>
 8010920:	eef0 7a40 	vmov.f32	s15, s0
 8010924:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010928:	ee17 3a90 	vmov	r3, s15
 801092c:	61fb      	str	r3, [r7, #28]
			  			  accel_z = accel_read_z();
 801092e:	f7fa fcf7 	bl	800b320 <accel_read_z>
 8010932:	eef0 7a40 	vmov.f32	s15, s0
 8010936:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801093a:	ee17 3a90 	vmov	r3, s15
 801093e:	61bb      	str	r3, [r7, #24]
			  			  gyro_x = gyro_read_x();
 8010940:	f7fa fd16 	bl	800b370 <gyro_read_x>
 8010944:	eef0 7a40 	vmov.f32	s15, s0
 8010948:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801094c:	ee17 3a90 	vmov	r3, s15
 8010950:	617b      	str	r3, [r7, #20]
			  			  gyro_y = gyro_read_y();
 8010952:	f7fa fd49 	bl	800b3e8 <gyro_read_y>
 8010956:	eef0 7a40 	vmov.f32	s15, s0
 801095a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801095e:	ee17 3a90 	vmov	r3, s15
 8010962:	613b      	str	r3, [r7, #16]
			  			  gyro_z = gyro_read_z();
 8010964:	f7fa fd7c 	bl	800b460 <gyro_read_z>
 8010968:	eef0 7a40 	vmov.f32	s15, s0
 801096c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010970:	ee17 3a90 	vmov	r3, s15
 8010974:	60fb      	str	r3, [r7, #12]
			  			  deg_x = degree_x;
 8010976:	4b1f      	ldr	r3, [pc, #124]	; (80109f4 <sensor_test+0x240>)
 8010978:	edd3 7a00 	vldr	s15, [r3]
 801097c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010980:	ee17 3a90 	vmov	r3, s15
 8010984:	60bb      	str	r3, [r7, #8]
			  			  deg_y = degree_y;
 8010986:	4b1c      	ldr	r3, [pc, #112]	; (80109f8 <sensor_test+0x244>)
 8010988:	edd3 7a00 	vldr	s15, [r3]
 801098c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010990:	ee17 3a90 	vmov	r3, s15
 8010994:	607b      	str	r3, [r7, #4]
			  			  deg_z = degree_z;
 8010996:	4b19      	ldr	r3, [pc, #100]	; (80109fc <sensor_test+0x248>)
 8010998:	edd3 7a00 	vldr	s15, [r3]
 801099c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80109a0:	ee17 3a90 	vmov	r3, s15
 80109a4:	603b      	str	r3, [r7, #0]

			  			  //printf("Accel x: %3d, y: %3d, z: %3d\n", accel_x, accel_y, accel_z);
			  			  printf("Gyro  x: %3d, y: %3d, z: %3d\n", gyro_x, gyro_y, gyro_z);
 80109a6:	68fb      	ldr	r3, [r7, #12]
 80109a8:	693a      	ldr	r2, [r7, #16]
 80109aa:	6979      	ldr	r1, [r7, #20]
 80109ac:	4814      	ldr	r0, [pc, #80]	; (8010a00 <sensor_test+0x24c>)
 80109ae:	f000 fbd9 	bl	8011164 <iprintf>
			  			  printf("Deg   x: %3d, y: %3d, z: %3d\n", deg_x, deg_y, deg_z);
 80109b2:	683b      	ldr	r3, [r7, #0]
 80109b4:	687a      	ldr	r2, [r7, #4]
 80109b6:	68b9      	ldr	r1, [r7, #8]
 80109b8:	4812      	ldr	r0, [pc, #72]	; (8010a04 <sensor_test+0x250>)
 80109ba:	f000 fbd3 	bl	8011164 <iprintf>
			  			  HAL_Delay(111);
 80109be:	206f      	movs	r0, #111	; 0x6f
 80109c0:	f7f0 fb2c 	bl	800101c <HAL_Delay>
			  			  accel_x = accel_read_x();
 80109c4:	e7a1      	b.n	801090a <sensor_test+0x156>
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 80109c6:	e6fe      	b.n	80107c6 <sensor_test+0x12>
 80109c8:	080127c0 	.word	0x080127c0
 80109cc:	20000aec 	.word	0x20000aec
 80109d0:	40020000 	.word	0x40020000
 80109d4:	080127cc 	.word	0x080127cc
 80109d8:	200002c8 	.word	0x200002c8
 80109dc:	20000afc 	.word	0x20000afc
 80109e0:	20000d54 	.word	0x20000d54
 80109e4:	20000c00 	.word	0x20000c00
 80109e8:	20000f60 	.word	0x20000f60
 80109ec:	080127e0 	.word	0x080127e0
 80109f0:	08012810 	.word	0x08012810
 80109f4:	20000450 	.word	0x20000450
 80109f8:	20000f70 	.word	0x20000f70
 80109fc:	20000b5c 	.word	0x20000b5c
 8010a00:	08012824 	.word	0x08012824
 8010a04:	08012844 	.word	0x08012844

08010a08 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8010a08:	b480      	push	{r7}
 8010a0a:	b083      	sub	sp, #12
 8010a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8010a0e:	2300      	movs	r3, #0
 8010a10:	607b      	str	r3, [r7, #4]
 8010a12:	4b10      	ldr	r3, [pc, #64]	; (8010a54 <HAL_MspInit+0x4c>)
 8010a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010a16:	4a0f      	ldr	r2, [pc, #60]	; (8010a54 <HAL_MspInit+0x4c>)
 8010a18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010a1c:	6453      	str	r3, [r2, #68]	; 0x44
 8010a1e:	4b0d      	ldr	r3, [pc, #52]	; (8010a54 <HAL_MspInit+0x4c>)
 8010a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010a22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010a26:	607b      	str	r3, [r7, #4]
 8010a28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8010a2a:	2300      	movs	r3, #0
 8010a2c:	603b      	str	r3, [r7, #0]
 8010a2e:	4b09      	ldr	r3, [pc, #36]	; (8010a54 <HAL_MspInit+0x4c>)
 8010a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010a32:	4a08      	ldr	r2, [pc, #32]	; (8010a54 <HAL_MspInit+0x4c>)
 8010a34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010a38:	6413      	str	r3, [r2, #64]	; 0x40
 8010a3a:	4b06      	ldr	r3, [pc, #24]	; (8010a54 <HAL_MspInit+0x4c>)
 8010a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010a3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010a42:	603b      	str	r3, [r7, #0]
 8010a44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8010a46:	bf00      	nop
 8010a48:	370c      	adds	r7, #12
 8010a4a:	46bd      	mov	sp, r7
 8010a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a50:	4770      	bx	lr
 8010a52:	bf00      	nop
 8010a54:	40023800 	.word	0x40023800

08010a58 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8010a58:	b580      	push	{r7, lr}
 8010a5a:	b08a      	sub	sp, #40	; 0x28
 8010a5c:	af00      	add	r7, sp, #0
 8010a5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010a60:	f107 0314 	add.w	r3, r7, #20
 8010a64:	2200      	movs	r2, #0
 8010a66:	601a      	str	r2, [r3, #0]
 8010a68:	605a      	str	r2, [r3, #4]
 8010a6a:	609a      	str	r2, [r3, #8]
 8010a6c:	60da      	str	r2, [r3, #12]
 8010a6e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	681b      	ldr	r3, [r3, #0]
 8010a74:	4a17      	ldr	r2, [pc, #92]	; (8010ad4 <HAL_ADC_MspInit+0x7c>)
 8010a76:	4293      	cmp	r3, r2
 8010a78:	d127      	bne.n	8010aca <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8010a7a:	2300      	movs	r3, #0
 8010a7c:	613b      	str	r3, [r7, #16]
 8010a7e:	4b16      	ldr	r3, [pc, #88]	; (8010ad8 <HAL_ADC_MspInit+0x80>)
 8010a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010a82:	4a15      	ldr	r2, [pc, #84]	; (8010ad8 <HAL_ADC_MspInit+0x80>)
 8010a84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010a88:	6453      	str	r3, [r2, #68]	; 0x44
 8010a8a:	4b13      	ldr	r3, [pc, #76]	; (8010ad8 <HAL_ADC_MspInit+0x80>)
 8010a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010a8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010a92:	613b      	str	r3, [r7, #16]
 8010a94:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010a96:	2300      	movs	r3, #0
 8010a98:	60fb      	str	r3, [r7, #12]
 8010a9a:	4b0f      	ldr	r3, [pc, #60]	; (8010ad8 <HAL_ADC_MspInit+0x80>)
 8010a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010a9e:	4a0e      	ldr	r2, [pc, #56]	; (8010ad8 <HAL_ADC_MspInit+0x80>)
 8010aa0:	f043 0301 	orr.w	r3, r3, #1
 8010aa4:	6313      	str	r3, [r2, #48]	; 0x30
 8010aa6:	4b0c      	ldr	r3, [pc, #48]	; (8010ad8 <HAL_ADC_MspInit+0x80>)
 8010aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010aaa:	f003 0301 	and.w	r3, r3, #1
 8010aae:	60fb      	str	r3, [r7, #12]
 8010ab0:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8010ab2:	230f      	movs	r3, #15
 8010ab4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8010ab6:	2303      	movs	r3, #3
 8010ab8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010aba:	2300      	movs	r3, #0
 8010abc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010abe:	f107 0314 	add.w	r3, r7, #20
 8010ac2:	4619      	mov	r1, r3
 8010ac4:	4805      	ldr	r0, [pc, #20]	; (8010adc <HAL_ADC_MspInit+0x84>)
 8010ac6:	f7f1 fa6b 	bl	8001fa0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8010aca:	bf00      	nop
 8010acc:	3728      	adds	r7, #40	; 0x28
 8010ace:	46bd      	mov	sp, r7
 8010ad0:	bd80      	pop	{r7, pc}
 8010ad2:	bf00      	nop
 8010ad4:	40012000 	.word	0x40012000
 8010ad8:	40023800 	.word	0x40023800
 8010adc:	40020000 	.word	0x40020000

08010ae0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8010ae0:	b580      	push	{r7, lr}
 8010ae2:	b08a      	sub	sp, #40	; 0x28
 8010ae4:	af00      	add	r7, sp, #0
 8010ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010ae8:	f107 0314 	add.w	r3, r7, #20
 8010aec:	2200      	movs	r2, #0
 8010aee:	601a      	str	r2, [r3, #0]
 8010af0:	605a      	str	r2, [r3, #4]
 8010af2:	609a      	str	r2, [r3, #8]
 8010af4:	60da      	str	r2, [r3, #12]
 8010af6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8010af8:	687b      	ldr	r3, [r7, #4]
 8010afa:	681b      	ldr	r3, [r3, #0]
 8010afc:	4a19      	ldr	r2, [pc, #100]	; (8010b64 <HAL_SPI_MspInit+0x84>)
 8010afe:	4293      	cmp	r3, r2
 8010b00:	d12c      	bne.n	8010b5c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8010b02:	2300      	movs	r3, #0
 8010b04:	613b      	str	r3, [r7, #16]
 8010b06:	4b18      	ldr	r3, [pc, #96]	; (8010b68 <HAL_SPI_MspInit+0x88>)
 8010b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b0a:	4a17      	ldr	r2, [pc, #92]	; (8010b68 <HAL_SPI_MspInit+0x88>)
 8010b0c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010b10:	6413      	str	r3, [r2, #64]	; 0x40
 8010b12:	4b15      	ldr	r3, [pc, #84]	; (8010b68 <HAL_SPI_MspInit+0x88>)
 8010b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b16:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8010b1a:	613b      	str	r3, [r7, #16]
 8010b1c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8010b1e:	2300      	movs	r3, #0
 8010b20:	60fb      	str	r3, [r7, #12]
 8010b22:	4b11      	ldr	r3, [pc, #68]	; (8010b68 <HAL_SPI_MspInit+0x88>)
 8010b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010b26:	4a10      	ldr	r2, [pc, #64]	; (8010b68 <HAL_SPI_MspInit+0x88>)
 8010b28:	f043 0304 	orr.w	r3, r3, #4
 8010b2c:	6313      	str	r3, [r2, #48]	; 0x30
 8010b2e:	4b0e      	ldr	r3, [pc, #56]	; (8010b68 <HAL_SPI_MspInit+0x88>)
 8010b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010b32:	f003 0304 	and.w	r3, r3, #4
 8010b36:	60fb      	str	r3, [r7, #12]
 8010b38:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8010b3a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8010b3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010b40:	2302      	movs	r3, #2
 8010b42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010b44:	2300      	movs	r3, #0
 8010b46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010b48:	2303      	movs	r3, #3
 8010b4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8010b4c:	2306      	movs	r3, #6
 8010b4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010b50:	f107 0314 	add.w	r3, r7, #20
 8010b54:	4619      	mov	r1, r3
 8010b56:	4805      	ldr	r0, [pc, #20]	; (8010b6c <HAL_SPI_MspInit+0x8c>)
 8010b58:	f7f1 fa22 	bl	8001fa0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8010b5c:	bf00      	nop
 8010b5e:	3728      	adds	r7, #40	; 0x28
 8010b60:	46bd      	mov	sp, r7
 8010b62:	bd80      	pop	{r7, pc}
 8010b64:	40003c00 	.word	0x40003c00
 8010b68:	40023800 	.word	0x40023800
 8010b6c:	40020800 	.word	0x40020800

08010b70 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8010b70:	b580      	push	{r7, lr}
 8010b72:	b086      	sub	sp, #24
 8010b74:	af00      	add	r7, sp, #0
 8010b76:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	681b      	ldr	r3, [r3, #0]
 8010b7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010b80:	d10e      	bne.n	8010ba0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8010b82:	2300      	movs	r3, #0
 8010b84:	617b      	str	r3, [r7, #20]
 8010b86:	4b20      	ldr	r3, [pc, #128]	; (8010c08 <HAL_TIM_Base_MspInit+0x98>)
 8010b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b8a:	4a1f      	ldr	r2, [pc, #124]	; (8010c08 <HAL_TIM_Base_MspInit+0x98>)
 8010b8c:	f043 0301 	orr.w	r3, r3, #1
 8010b90:	6413      	str	r3, [r2, #64]	; 0x40
 8010b92:	4b1d      	ldr	r3, [pc, #116]	; (8010c08 <HAL_TIM_Base_MspInit+0x98>)
 8010b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b96:	f003 0301 	and.w	r3, r3, #1
 8010b9a:	617b      	str	r3, [r7, #20]
 8010b9c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8010b9e:	e02e      	b.n	8010bfe <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM3)
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	681b      	ldr	r3, [r3, #0]
 8010ba4:	4a19      	ldr	r2, [pc, #100]	; (8010c0c <HAL_TIM_Base_MspInit+0x9c>)
 8010ba6:	4293      	cmp	r3, r2
 8010ba8:	d10e      	bne.n	8010bc8 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8010baa:	2300      	movs	r3, #0
 8010bac:	613b      	str	r3, [r7, #16]
 8010bae:	4b16      	ldr	r3, [pc, #88]	; (8010c08 <HAL_TIM_Base_MspInit+0x98>)
 8010bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010bb2:	4a15      	ldr	r2, [pc, #84]	; (8010c08 <HAL_TIM_Base_MspInit+0x98>)
 8010bb4:	f043 0302 	orr.w	r3, r3, #2
 8010bb8:	6413      	str	r3, [r2, #64]	; 0x40
 8010bba:	4b13      	ldr	r3, [pc, #76]	; (8010c08 <HAL_TIM_Base_MspInit+0x98>)
 8010bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010bbe:	f003 0302 	and.w	r3, r3, #2
 8010bc2:	613b      	str	r3, [r7, #16]
 8010bc4:	693b      	ldr	r3, [r7, #16]
}
 8010bc6:	e01a      	b.n	8010bfe <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM6)
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	681b      	ldr	r3, [r3, #0]
 8010bcc:	4a10      	ldr	r2, [pc, #64]	; (8010c10 <HAL_TIM_Base_MspInit+0xa0>)
 8010bce:	4293      	cmp	r3, r2
 8010bd0:	d115      	bne.n	8010bfe <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8010bd2:	2300      	movs	r3, #0
 8010bd4:	60fb      	str	r3, [r7, #12]
 8010bd6:	4b0c      	ldr	r3, [pc, #48]	; (8010c08 <HAL_TIM_Base_MspInit+0x98>)
 8010bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010bda:	4a0b      	ldr	r2, [pc, #44]	; (8010c08 <HAL_TIM_Base_MspInit+0x98>)
 8010bdc:	f043 0310 	orr.w	r3, r3, #16
 8010be0:	6413      	str	r3, [r2, #64]	; 0x40
 8010be2:	4b09      	ldr	r3, [pc, #36]	; (8010c08 <HAL_TIM_Base_MspInit+0x98>)
 8010be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010be6:	f003 0310 	and.w	r3, r3, #16
 8010bea:	60fb      	str	r3, [r7, #12]
 8010bec:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8010bee:	2200      	movs	r2, #0
 8010bf0:	2100      	movs	r1, #0
 8010bf2:	2036      	movs	r0, #54	; 0x36
 8010bf4:	f7f0 fec9 	bl	800198a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8010bf8:	2036      	movs	r0, #54	; 0x36
 8010bfa:	f7f0 fee2 	bl	80019c2 <HAL_NVIC_EnableIRQ>
}
 8010bfe:	bf00      	nop
 8010c00:	3718      	adds	r7, #24
 8010c02:	46bd      	mov	sp, r7
 8010c04:	bd80      	pop	{r7, pc}
 8010c06:	bf00      	nop
 8010c08:	40023800 	.word	0x40023800
 8010c0c:	40000400 	.word	0x40000400
 8010c10:	40001000 	.word	0x40001000

08010c14 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8010c14:	b580      	push	{r7, lr}
 8010c16:	b08c      	sub	sp, #48	; 0x30
 8010c18:	af00      	add	r7, sp, #0
 8010c1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010c1c:	f107 031c 	add.w	r3, r7, #28
 8010c20:	2200      	movs	r2, #0
 8010c22:	601a      	str	r2, [r3, #0]
 8010c24:	605a      	str	r2, [r3, #4]
 8010c26:	609a      	str	r2, [r3, #8]
 8010c28:	60da      	str	r2, [r3, #12]
 8010c2a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	681b      	ldr	r3, [r3, #0]
 8010c30:	4a32      	ldr	r2, [pc, #200]	; (8010cfc <HAL_TIM_Encoder_MspInit+0xe8>)
 8010c32:	4293      	cmp	r3, r2
 8010c34:	d12c      	bne.n	8010c90 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8010c36:	2300      	movs	r3, #0
 8010c38:	61bb      	str	r3, [r7, #24]
 8010c3a:	4b31      	ldr	r3, [pc, #196]	; (8010d00 <HAL_TIM_Encoder_MspInit+0xec>)
 8010c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010c3e:	4a30      	ldr	r2, [pc, #192]	; (8010d00 <HAL_TIM_Encoder_MspInit+0xec>)
 8010c40:	f043 0304 	orr.w	r3, r3, #4
 8010c44:	6413      	str	r3, [r2, #64]	; 0x40
 8010c46:	4b2e      	ldr	r3, [pc, #184]	; (8010d00 <HAL_TIM_Encoder_MspInit+0xec>)
 8010c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010c4a:	f003 0304 	and.w	r3, r3, #4
 8010c4e:	61bb      	str	r3, [r7, #24]
 8010c50:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8010c52:	2300      	movs	r3, #0
 8010c54:	617b      	str	r3, [r7, #20]
 8010c56:	4b2a      	ldr	r3, [pc, #168]	; (8010d00 <HAL_TIM_Encoder_MspInit+0xec>)
 8010c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010c5a:	4a29      	ldr	r2, [pc, #164]	; (8010d00 <HAL_TIM_Encoder_MspInit+0xec>)
 8010c5c:	f043 0302 	orr.w	r3, r3, #2
 8010c60:	6313      	str	r3, [r2, #48]	; 0x30
 8010c62:	4b27      	ldr	r3, [pc, #156]	; (8010d00 <HAL_TIM_Encoder_MspInit+0xec>)
 8010c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010c66:	f003 0302 	and.w	r3, r3, #2
 8010c6a:	617b      	str	r3, [r7, #20]
 8010c6c:	697b      	ldr	r3, [r7, #20]
    /**TIM4 GPIO Configuration    
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8010c6e:	23c0      	movs	r3, #192	; 0xc0
 8010c70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010c72:	2302      	movs	r3, #2
 8010c74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010c76:	2300      	movs	r3, #0
 8010c78:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010c7a:	2300      	movs	r3, #0
 8010c7c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8010c7e:	2302      	movs	r3, #2
 8010c80:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010c82:	f107 031c 	add.w	r3, r7, #28
 8010c86:	4619      	mov	r1, r3
 8010c88:	481e      	ldr	r0, [pc, #120]	; (8010d04 <HAL_TIM_Encoder_MspInit+0xf0>)
 8010c8a:	f7f1 f989 	bl	8001fa0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8010c8e:	e030      	b.n	8010cf2 <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM8)
 8010c90:	687b      	ldr	r3, [r7, #4]
 8010c92:	681b      	ldr	r3, [r3, #0]
 8010c94:	4a1c      	ldr	r2, [pc, #112]	; (8010d08 <HAL_TIM_Encoder_MspInit+0xf4>)
 8010c96:	4293      	cmp	r3, r2
 8010c98:	d12b      	bne.n	8010cf2 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8010c9a:	2300      	movs	r3, #0
 8010c9c:	613b      	str	r3, [r7, #16]
 8010c9e:	4b18      	ldr	r3, [pc, #96]	; (8010d00 <HAL_TIM_Encoder_MspInit+0xec>)
 8010ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010ca2:	4a17      	ldr	r2, [pc, #92]	; (8010d00 <HAL_TIM_Encoder_MspInit+0xec>)
 8010ca4:	f043 0302 	orr.w	r3, r3, #2
 8010ca8:	6453      	str	r3, [r2, #68]	; 0x44
 8010caa:	4b15      	ldr	r3, [pc, #84]	; (8010d00 <HAL_TIM_Encoder_MspInit+0xec>)
 8010cac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010cae:	f003 0302 	and.w	r3, r3, #2
 8010cb2:	613b      	str	r3, [r7, #16]
 8010cb4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8010cb6:	2300      	movs	r3, #0
 8010cb8:	60fb      	str	r3, [r7, #12]
 8010cba:	4b11      	ldr	r3, [pc, #68]	; (8010d00 <HAL_TIM_Encoder_MspInit+0xec>)
 8010cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010cbe:	4a10      	ldr	r2, [pc, #64]	; (8010d00 <HAL_TIM_Encoder_MspInit+0xec>)
 8010cc0:	f043 0304 	orr.w	r3, r3, #4
 8010cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8010cc6:	4b0e      	ldr	r3, [pc, #56]	; (8010d00 <HAL_TIM_Encoder_MspInit+0xec>)
 8010cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010cca:	f003 0304 	and.w	r3, r3, #4
 8010cce:	60fb      	str	r3, [r7, #12]
 8010cd0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8010cd2:	23c0      	movs	r3, #192	; 0xc0
 8010cd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010cd6:	2302      	movs	r3, #2
 8010cd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010cda:	2300      	movs	r3, #0
 8010cdc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010cde:	2300      	movs	r3, #0
 8010ce0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8010ce2:	2303      	movs	r3, #3
 8010ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010ce6:	f107 031c 	add.w	r3, r7, #28
 8010cea:	4619      	mov	r1, r3
 8010cec:	4807      	ldr	r0, [pc, #28]	; (8010d0c <HAL_TIM_Encoder_MspInit+0xf8>)
 8010cee:	f7f1 f957 	bl	8001fa0 <HAL_GPIO_Init>
}
 8010cf2:	bf00      	nop
 8010cf4:	3730      	adds	r7, #48	; 0x30
 8010cf6:	46bd      	mov	sp, r7
 8010cf8:	bd80      	pop	{r7, pc}
 8010cfa:	bf00      	nop
 8010cfc:	40000800 	.word	0x40000800
 8010d00:	40023800 	.word	0x40023800
 8010d04:	40020400 	.word	0x40020400
 8010d08:	40010400 	.word	0x40010400
 8010d0c:	40020800 	.word	0x40020800

08010d10 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8010d10:	b580      	push	{r7, lr}
 8010d12:	b08a      	sub	sp, #40	; 0x28
 8010d14:	af00      	add	r7, sp, #0
 8010d16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010d18:	f107 0314 	add.w	r3, r7, #20
 8010d1c:	2200      	movs	r2, #0
 8010d1e:	601a      	str	r2, [r3, #0]
 8010d20:	605a      	str	r2, [r3, #4]
 8010d22:	609a      	str	r2, [r3, #8]
 8010d24:	60da      	str	r2, [r3, #12]
 8010d26:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	681b      	ldr	r3, [r3, #0]
 8010d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010d30:	d13d      	bne.n	8010dae <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010d32:	2300      	movs	r3, #0
 8010d34:	613b      	str	r3, [r7, #16]
 8010d36:	4b31      	ldr	r3, [pc, #196]	; (8010dfc <HAL_TIM_MspPostInit+0xec>)
 8010d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010d3a:	4a30      	ldr	r2, [pc, #192]	; (8010dfc <HAL_TIM_MspPostInit+0xec>)
 8010d3c:	f043 0301 	orr.w	r3, r3, #1
 8010d40:	6313      	str	r3, [r2, #48]	; 0x30
 8010d42:	4b2e      	ldr	r3, [pc, #184]	; (8010dfc <HAL_TIM_MspPostInit+0xec>)
 8010d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010d46:	f003 0301 	and.w	r3, r3, #1
 8010d4a:	613b      	str	r3, [r7, #16]
 8010d4c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8010d4e:	2300      	movs	r3, #0
 8010d50:	60fb      	str	r3, [r7, #12]
 8010d52:	4b2a      	ldr	r3, [pc, #168]	; (8010dfc <HAL_TIM_MspPostInit+0xec>)
 8010d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010d56:	4a29      	ldr	r2, [pc, #164]	; (8010dfc <HAL_TIM_MspPostInit+0xec>)
 8010d58:	f043 0302 	orr.w	r3, r3, #2
 8010d5c:	6313      	str	r3, [r2, #48]	; 0x30
 8010d5e:	4b27      	ldr	r3, [pc, #156]	; (8010dfc <HAL_TIM_MspPostInit+0xec>)
 8010d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010d62:	f003 0302 	and.w	r3, r3, #2
 8010d66:	60fb      	str	r3, [r7, #12]
 8010d68:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA5     ------> TIM2_CH1
    PB11     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8010d6a:	2320      	movs	r3, #32
 8010d6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010d6e:	2302      	movs	r3, #2
 8010d70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010d72:	2300      	movs	r3, #0
 8010d74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010d76:	2300      	movs	r3, #0
 8010d78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8010d7a:	2301      	movs	r3, #1
 8010d7c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010d7e:	f107 0314 	add.w	r3, r7, #20
 8010d82:	4619      	mov	r1, r3
 8010d84:	481e      	ldr	r0, [pc, #120]	; (8010e00 <HAL_TIM_MspPostInit+0xf0>)
 8010d86:	f7f1 f90b 	bl	8001fa0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8010d8a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010d8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010d90:	2302      	movs	r3, #2
 8010d92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010d94:	2300      	movs	r3, #0
 8010d96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010d98:	2300      	movs	r3, #0
 8010d9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8010d9c:	2301      	movs	r3, #1
 8010d9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010da0:	f107 0314 	add.w	r3, r7, #20
 8010da4:	4619      	mov	r1, r3
 8010da6:	4817      	ldr	r0, [pc, #92]	; (8010e04 <HAL_TIM_MspPostInit+0xf4>)
 8010da8:	f7f1 f8fa 	bl	8001fa0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8010dac:	e022      	b.n	8010df4 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	681b      	ldr	r3, [r3, #0]
 8010db2:	4a15      	ldr	r2, [pc, #84]	; (8010e08 <HAL_TIM_MspPostInit+0xf8>)
 8010db4:	4293      	cmp	r3, r2
 8010db6:	d11d      	bne.n	8010df4 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8010db8:	2300      	movs	r3, #0
 8010dba:	60bb      	str	r3, [r7, #8]
 8010dbc:	4b0f      	ldr	r3, [pc, #60]	; (8010dfc <HAL_TIM_MspPostInit+0xec>)
 8010dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010dc0:	4a0e      	ldr	r2, [pc, #56]	; (8010dfc <HAL_TIM_MspPostInit+0xec>)
 8010dc2:	f043 0302 	orr.w	r3, r3, #2
 8010dc6:	6313      	str	r3, [r2, #48]	; 0x30
 8010dc8:	4b0c      	ldr	r3, [pc, #48]	; (8010dfc <HAL_TIM_MspPostInit+0xec>)
 8010dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010dcc:	f003 0302 	and.w	r3, r3, #2
 8010dd0:	60bb      	str	r3, [r7, #8]
 8010dd2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8010dd4:	2320      	movs	r3, #32
 8010dd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010dd8:	2302      	movs	r3, #2
 8010dda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010ddc:	2300      	movs	r3, #0
 8010dde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010de0:	2300      	movs	r3, #0
 8010de2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8010de4:	2302      	movs	r3, #2
 8010de6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010de8:	f107 0314 	add.w	r3, r7, #20
 8010dec:	4619      	mov	r1, r3
 8010dee:	4805      	ldr	r0, [pc, #20]	; (8010e04 <HAL_TIM_MspPostInit+0xf4>)
 8010df0:	f7f1 f8d6 	bl	8001fa0 <HAL_GPIO_Init>
}
 8010df4:	bf00      	nop
 8010df6:	3728      	adds	r7, #40	; 0x28
 8010df8:	46bd      	mov	sp, r7
 8010dfa:	bd80      	pop	{r7, pc}
 8010dfc:	40023800 	.word	0x40023800
 8010e00:	40020000 	.word	0x40020000
 8010e04:	40020400 	.word	0x40020400
 8010e08:	40000400 	.word	0x40000400

08010e0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8010e0c:	b580      	push	{r7, lr}
 8010e0e:	b08a      	sub	sp, #40	; 0x28
 8010e10:	af00      	add	r7, sp, #0
 8010e12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010e14:	f107 0314 	add.w	r3, r7, #20
 8010e18:	2200      	movs	r2, #0
 8010e1a:	601a      	str	r2, [r3, #0]
 8010e1c:	605a      	str	r2, [r3, #4]
 8010e1e:	609a      	str	r2, [r3, #8]
 8010e20:	60da      	str	r2, [r3, #12]
 8010e22:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	681b      	ldr	r3, [r3, #0]
 8010e28:	4a19      	ldr	r2, [pc, #100]	; (8010e90 <HAL_UART_MspInit+0x84>)
 8010e2a:	4293      	cmp	r3, r2
 8010e2c:	d12c      	bne.n	8010e88 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8010e2e:	2300      	movs	r3, #0
 8010e30:	613b      	str	r3, [r7, #16]
 8010e32:	4b18      	ldr	r3, [pc, #96]	; (8010e94 <HAL_UART_MspInit+0x88>)
 8010e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010e36:	4a17      	ldr	r2, [pc, #92]	; (8010e94 <HAL_UART_MspInit+0x88>)
 8010e38:	f043 0310 	orr.w	r3, r3, #16
 8010e3c:	6453      	str	r3, [r2, #68]	; 0x44
 8010e3e:	4b15      	ldr	r3, [pc, #84]	; (8010e94 <HAL_UART_MspInit+0x88>)
 8010e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010e42:	f003 0310 	and.w	r3, r3, #16
 8010e46:	613b      	str	r3, [r7, #16]
 8010e48:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010e4a:	2300      	movs	r3, #0
 8010e4c:	60fb      	str	r3, [r7, #12]
 8010e4e:	4b11      	ldr	r3, [pc, #68]	; (8010e94 <HAL_UART_MspInit+0x88>)
 8010e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e52:	4a10      	ldr	r2, [pc, #64]	; (8010e94 <HAL_UART_MspInit+0x88>)
 8010e54:	f043 0301 	orr.w	r3, r3, #1
 8010e58:	6313      	str	r3, [r2, #48]	; 0x30
 8010e5a:	4b0e      	ldr	r3, [pc, #56]	; (8010e94 <HAL_UART_MspInit+0x88>)
 8010e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e5e:	f003 0301 	and.w	r3, r3, #1
 8010e62:	60fb      	str	r3, [r7, #12]
 8010e64:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8010e66:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8010e6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010e6c:	2302      	movs	r3, #2
 8010e6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8010e70:	2301      	movs	r3, #1
 8010e72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010e74:	2303      	movs	r3, #3
 8010e76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8010e78:	2307      	movs	r3, #7
 8010e7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010e7c:	f107 0314 	add.w	r3, r7, #20
 8010e80:	4619      	mov	r1, r3
 8010e82:	4805      	ldr	r0, [pc, #20]	; (8010e98 <HAL_UART_MspInit+0x8c>)
 8010e84:	f7f1 f88c 	bl	8001fa0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8010e88:	bf00      	nop
 8010e8a:	3728      	adds	r7, #40	; 0x28
 8010e8c:	46bd      	mov	sp, r7
 8010e8e:	bd80      	pop	{r7, pc}
 8010e90:	40011000 	.word	0x40011000
 8010e94:	40023800 	.word	0x40023800
 8010e98:	40020000 	.word	0x40020000

08010e9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8010e9c:	b480      	push	{r7}
 8010e9e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8010ea0:	bf00      	nop
 8010ea2:	46bd      	mov	sp, r7
 8010ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ea8:	4770      	bx	lr

08010eaa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8010eaa:	b480      	push	{r7}
 8010eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8010eae:	e7fe      	b.n	8010eae <HardFault_Handler+0x4>

08010eb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8010eb0:	b480      	push	{r7}
 8010eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8010eb4:	e7fe      	b.n	8010eb4 <MemManage_Handler+0x4>

08010eb6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8010eb6:	b480      	push	{r7}
 8010eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8010eba:	e7fe      	b.n	8010eba <BusFault_Handler+0x4>

08010ebc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8010ebc:	b480      	push	{r7}
 8010ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8010ec0:	e7fe      	b.n	8010ec0 <UsageFault_Handler+0x4>

08010ec2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8010ec2:	b480      	push	{r7}
 8010ec4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8010ec6:	bf00      	nop
 8010ec8:	46bd      	mov	sp, r7
 8010eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ece:	4770      	bx	lr

08010ed0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8010ed0:	b480      	push	{r7}
 8010ed2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8010ed4:	bf00      	nop
 8010ed6:	46bd      	mov	sp, r7
 8010ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010edc:	4770      	bx	lr

08010ede <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8010ede:	b480      	push	{r7}
 8010ee0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8010ee2:	bf00      	nop
 8010ee4:	46bd      	mov	sp, r7
 8010ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eea:	4770      	bx	lr

08010eec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8010eec:	b580      	push	{r7, lr}
 8010eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8010ef0:	f7f0 f874 	bl	8000fdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8010ef4:	bf00      	nop
 8010ef6:	bd80      	pop	{r7, pc}

08010ef8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8010ef8:	b580      	push	{r7, lr}
 8010efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8010efc:	4802      	ldr	r0, [pc, #8]	; (8010f08 <TIM6_DAC_IRQHandler+0x10>)
 8010efe:	f7f2 fd5c 	bl	80039ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8010f02:	bf00      	nop
 8010f04:	bd80      	pop	{r7, pc}
 8010f06:	bf00      	nop
 8010f08:	20000bb4 	.word	0x20000bb4

08010f0c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8010f0c:	b580      	push	{r7, lr}
 8010f0e:	b086      	sub	sp, #24
 8010f10:	af00      	add	r7, sp, #0
 8010f12:	60f8      	str	r0, [r7, #12]
 8010f14:	60b9      	str	r1, [r7, #8]
 8010f16:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8010f18:	2300      	movs	r3, #0
 8010f1a:	617b      	str	r3, [r7, #20]
 8010f1c:	e00a      	b.n	8010f34 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8010f1e:	f3af 8000 	nop.w
 8010f22:	4601      	mov	r1, r0
 8010f24:	68bb      	ldr	r3, [r7, #8]
 8010f26:	1c5a      	adds	r2, r3, #1
 8010f28:	60ba      	str	r2, [r7, #8]
 8010f2a:	b2ca      	uxtb	r2, r1
 8010f2c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8010f2e:	697b      	ldr	r3, [r7, #20]
 8010f30:	3301      	adds	r3, #1
 8010f32:	617b      	str	r3, [r7, #20]
 8010f34:	697a      	ldr	r2, [r7, #20]
 8010f36:	687b      	ldr	r3, [r7, #4]
 8010f38:	429a      	cmp	r2, r3
 8010f3a:	dbf0      	blt.n	8010f1e <_read+0x12>
	}

return len;
 8010f3c:	687b      	ldr	r3, [r7, #4]
}
 8010f3e:	4618      	mov	r0, r3
 8010f40:	3718      	adds	r7, #24
 8010f42:	46bd      	mov	sp, r7
 8010f44:	bd80      	pop	{r7, pc}

08010f46 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8010f46:	b580      	push	{r7, lr}
 8010f48:	b086      	sub	sp, #24
 8010f4a:	af00      	add	r7, sp, #0
 8010f4c:	60f8      	str	r0, [r7, #12]
 8010f4e:	60b9      	str	r1, [r7, #8]
 8010f50:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8010f52:	2300      	movs	r3, #0
 8010f54:	617b      	str	r3, [r7, #20]
 8010f56:	e009      	b.n	8010f6c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8010f58:	68bb      	ldr	r3, [r7, #8]
 8010f5a:	1c5a      	adds	r2, r3, #1
 8010f5c:	60ba      	str	r2, [r7, #8]
 8010f5e:	781b      	ldrb	r3, [r3, #0]
 8010f60:	4618      	mov	r0, r3
 8010f62:	f7fa fabf 	bl	800b4e4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8010f66:	697b      	ldr	r3, [r7, #20]
 8010f68:	3301      	adds	r3, #1
 8010f6a:	617b      	str	r3, [r7, #20]
 8010f6c:	697a      	ldr	r2, [r7, #20]
 8010f6e:	687b      	ldr	r3, [r7, #4]
 8010f70:	429a      	cmp	r2, r3
 8010f72:	dbf1      	blt.n	8010f58 <_write+0x12>
	}
	return len;
 8010f74:	687b      	ldr	r3, [r7, #4]
}
 8010f76:	4618      	mov	r0, r3
 8010f78:	3718      	adds	r7, #24
 8010f7a:	46bd      	mov	sp, r7
 8010f7c:	bd80      	pop	{r7, pc}

08010f7e <_close>:

int _close(int file)
{
 8010f7e:	b480      	push	{r7}
 8010f80:	b083      	sub	sp, #12
 8010f82:	af00      	add	r7, sp, #0
 8010f84:	6078      	str	r0, [r7, #4]
	return -1;
 8010f86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010f8a:	4618      	mov	r0, r3
 8010f8c:	370c      	adds	r7, #12
 8010f8e:	46bd      	mov	sp, r7
 8010f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f94:	4770      	bx	lr

08010f96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8010f96:	b480      	push	{r7}
 8010f98:	b083      	sub	sp, #12
 8010f9a:	af00      	add	r7, sp, #0
 8010f9c:	6078      	str	r0, [r7, #4]
 8010f9e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8010fa0:	683b      	ldr	r3, [r7, #0]
 8010fa2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8010fa6:	605a      	str	r2, [r3, #4]
	return 0;
 8010fa8:	2300      	movs	r3, #0
}
 8010faa:	4618      	mov	r0, r3
 8010fac:	370c      	adds	r7, #12
 8010fae:	46bd      	mov	sp, r7
 8010fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fb4:	4770      	bx	lr

08010fb6 <_isatty>:

int _isatty(int file)
{
 8010fb6:	b480      	push	{r7}
 8010fb8:	b083      	sub	sp, #12
 8010fba:	af00      	add	r7, sp, #0
 8010fbc:	6078      	str	r0, [r7, #4]
	return 1;
 8010fbe:	2301      	movs	r3, #1
}
 8010fc0:	4618      	mov	r0, r3
 8010fc2:	370c      	adds	r7, #12
 8010fc4:	46bd      	mov	sp, r7
 8010fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fca:	4770      	bx	lr

08010fcc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8010fcc:	b480      	push	{r7}
 8010fce:	b085      	sub	sp, #20
 8010fd0:	af00      	add	r7, sp, #0
 8010fd2:	60f8      	str	r0, [r7, #12]
 8010fd4:	60b9      	str	r1, [r7, #8]
 8010fd6:	607a      	str	r2, [r7, #4]
	return 0;
 8010fd8:	2300      	movs	r3, #0
}
 8010fda:	4618      	mov	r0, r3
 8010fdc:	3714      	adds	r7, #20
 8010fde:	46bd      	mov	sp, r7
 8010fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fe4:	4770      	bx	lr
	...

08010fe8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8010fe8:	b580      	push	{r7, lr}
 8010fea:	b084      	sub	sp, #16
 8010fec:	af00      	add	r7, sp, #0
 8010fee:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8010ff0:	4b11      	ldr	r3, [pc, #68]	; (8011038 <_sbrk+0x50>)
 8010ff2:	681b      	ldr	r3, [r3, #0]
 8010ff4:	2b00      	cmp	r3, #0
 8010ff6:	d102      	bne.n	8010ffe <_sbrk+0x16>
		heap_end = &end;
 8010ff8:	4b0f      	ldr	r3, [pc, #60]	; (8011038 <_sbrk+0x50>)
 8010ffa:	4a10      	ldr	r2, [pc, #64]	; (801103c <_sbrk+0x54>)
 8010ffc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8010ffe:	4b0e      	ldr	r3, [pc, #56]	; (8011038 <_sbrk+0x50>)
 8011000:	681b      	ldr	r3, [r3, #0]
 8011002:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8011004:	4b0c      	ldr	r3, [pc, #48]	; (8011038 <_sbrk+0x50>)
 8011006:	681a      	ldr	r2, [r3, #0]
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	4413      	add	r3, r2
 801100c:	466a      	mov	r2, sp
 801100e:	4293      	cmp	r3, r2
 8011010:	d907      	bls.n	8011022 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8011012:	f000 f875 	bl	8011100 <__errno>
 8011016:	4602      	mov	r2, r0
 8011018:	230c      	movs	r3, #12
 801101a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 801101c:	f04f 33ff 	mov.w	r3, #4294967295
 8011020:	e006      	b.n	8011030 <_sbrk+0x48>
	}

	heap_end += incr;
 8011022:	4b05      	ldr	r3, [pc, #20]	; (8011038 <_sbrk+0x50>)
 8011024:	681a      	ldr	r2, [r3, #0]
 8011026:	687b      	ldr	r3, [r7, #4]
 8011028:	4413      	add	r3, r2
 801102a:	4a03      	ldr	r2, [pc, #12]	; (8011038 <_sbrk+0x50>)
 801102c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 801102e:	68fb      	ldr	r3, [r7, #12]
}
 8011030:	4618      	mov	r0, r3
 8011032:	3710      	adds	r7, #16
 8011034:	46bd      	mov	sp, r7
 8011036:	bd80      	pop	{r7, pc}
 8011038:	20000114 	.word	0x20000114
 801103c:	200015e0 	.word	0x200015e0

08011040 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8011040:	b480      	push	{r7}
 8011042:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8011044:	4b16      	ldr	r3, [pc, #88]	; (80110a0 <SystemInit+0x60>)
 8011046:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801104a:	4a15      	ldr	r2, [pc, #84]	; (80110a0 <SystemInit+0x60>)
 801104c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8011050:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8011054:	4b13      	ldr	r3, [pc, #76]	; (80110a4 <SystemInit+0x64>)
 8011056:	681b      	ldr	r3, [r3, #0]
 8011058:	4a12      	ldr	r2, [pc, #72]	; (80110a4 <SystemInit+0x64>)
 801105a:	f043 0301 	orr.w	r3, r3, #1
 801105e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8011060:	4b10      	ldr	r3, [pc, #64]	; (80110a4 <SystemInit+0x64>)
 8011062:	2200      	movs	r2, #0
 8011064:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8011066:	4b0f      	ldr	r3, [pc, #60]	; (80110a4 <SystemInit+0x64>)
 8011068:	681b      	ldr	r3, [r3, #0]
 801106a:	4a0e      	ldr	r2, [pc, #56]	; (80110a4 <SystemInit+0x64>)
 801106c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8011070:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011074:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8011076:	4b0b      	ldr	r3, [pc, #44]	; (80110a4 <SystemInit+0x64>)
 8011078:	4a0b      	ldr	r2, [pc, #44]	; (80110a8 <SystemInit+0x68>)
 801107a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 801107c:	4b09      	ldr	r3, [pc, #36]	; (80110a4 <SystemInit+0x64>)
 801107e:	681b      	ldr	r3, [r3, #0]
 8011080:	4a08      	ldr	r2, [pc, #32]	; (80110a4 <SystemInit+0x64>)
 8011082:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8011086:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8011088:	4b06      	ldr	r3, [pc, #24]	; (80110a4 <SystemInit+0x64>)
 801108a:	2200      	movs	r2, #0
 801108c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 801108e:	4b04      	ldr	r3, [pc, #16]	; (80110a0 <SystemInit+0x60>)
 8011090:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8011094:	609a      	str	r2, [r3, #8]
#endif
}
 8011096:	bf00      	nop
 8011098:	46bd      	mov	sp, r7
 801109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801109e:	4770      	bx	lr
 80110a0:	e000ed00 	.word	0xe000ed00
 80110a4:	40023800 	.word	0x40023800
 80110a8:	24003010 	.word	0x24003010

080110ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80110ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80110e4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80110b0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80110b2:	e003      	b.n	80110bc <LoopCopyDataInit>

080110b4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80110b4:	4b0c      	ldr	r3, [pc, #48]	; (80110e8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80110b6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80110b8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80110ba:	3104      	adds	r1, #4

080110bc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80110bc:	480b      	ldr	r0, [pc, #44]	; (80110ec <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80110be:	4b0c      	ldr	r3, [pc, #48]	; (80110f0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80110c0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80110c2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80110c4:	d3f6      	bcc.n	80110b4 <CopyDataInit>
  ldr  r2, =_sbss
 80110c6:	4a0b      	ldr	r2, [pc, #44]	; (80110f4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80110c8:	e002      	b.n	80110d0 <LoopFillZerobss>

080110ca <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80110ca:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80110cc:	f842 3b04 	str.w	r3, [r2], #4

080110d0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80110d0:	4b09      	ldr	r3, [pc, #36]	; (80110f8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80110d2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80110d4:	d3f9      	bcc.n	80110ca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80110d6:	f7ff ffb3 	bl	8011040 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80110da:	f000 f817 	bl	801110c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80110de:	f7fb fd23 	bl	800cb28 <main>
  bx  lr    
 80110e2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80110e4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80110e8:	08012928 	.word	0x08012928
  ldr  r0, =_sdata
 80110ec:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80110f0:	200000ec 	.word	0x200000ec
  ldr  r2, =_sbss
 80110f4:	200000ec 	.word	0x200000ec
  ldr  r3, = _ebss
 80110f8:	200015dc 	.word	0x200015dc

080110fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80110fc:	e7fe      	b.n	80110fc <ADC_IRQHandler>
	...

08011100 <__errno>:
 8011100:	4b01      	ldr	r3, [pc, #4]	; (8011108 <__errno+0x8>)
 8011102:	6818      	ldr	r0, [r3, #0]
 8011104:	4770      	bx	lr
 8011106:	bf00      	nop
 8011108:	20000084 	.word	0x20000084

0801110c <__libc_init_array>:
 801110c:	b570      	push	{r4, r5, r6, lr}
 801110e:	4e0d      	ldr	r6, [pc, #52]	; (8011144 <__libc_init_array+0x38>)
 8011110:	4c0d      	ldr	r4, [pc, #52]	; (8011148 <__libc_init_array+0x3c>)
 8011112:	1ba4      	subs	r4, r4, r6
 8011114:	10a4      	asrs	r4, r4, #2
 8011116:	2500      	movs	r5, #0
 8011118:	42a5      	cmp	r5, r4
 801111a:	d109      	bne.n	8011130 <__libc_init_array+0x24>
 801111c:	4e0b      	ldr	r6, [pc, #44]	; (801114c <__libc_init_array+0x40>)
 801111e:	4c0c      	ldr	r4, [pc, #48]	; (8011150 <__libc_init_array+0x44>)
 8011120:	f001 f932 	bl	8012388 <_init>
 8011124:	1ba4      	subs	r4, r4, r6
 8011126:	10a4      	asrs	r4, r4, #2
 8011128:	2500      	movs	r5, #0
 801112a:	42a5      	cmp	r5, r4
 801112c:	d105      	bne.n	801113a <__libc_init_array+0x2e>
 801112e:	bd70      	pop	{r4, r5, r6, pc}
 8011130:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011134:	4798      	blx	r3
 8011136:	3501      	adds	r5, #1
 8011138:	e7ee      	b.n	8011118 <__libc_init_array+0xc>
 801113a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801113e:	4798      	blx	r3
 8011140:	3501      	adds	r5, #1
 8011142:	e7f2      	b.n	801112a <__libc_init_array+0x1e>
 8011144:	08012920 	.word	0x08012920
 8011148:	08012920 	.word	0x08012920
 801114c:	08012920 	.word	0x08012920
 8011150:	08012924 	.word	0x08012924

08011154 <memset>:
 8011154:	4402      	add	r2, r0
 8011156:	4603      	mov	r3, r0
 8011158:	4293      	cmp	r3, r2
 801115a:	d100      	bne.n	801115e <memset+0xa>
 801115c:	4770      	bx	lr
 801115e:	f803 1b01 	strb.w	r1, [r3], #1
 8011162:	e7f9      	b.n	8011158 <memset+0x4>

08011164 <iprintf>:
 8011164:	b40f      	push	{r0, r1, r2, r3}
 8011166:	4b0a      	ldr	r3, [pc, #40]	; (8011190 <iprintf+0x2c>)
 8011168:	b513      	push	{r0, r1, r4, lr}
 801116a:	681c      	ldr	r4, [r3, #0]
 801116c:	b124      	cbz	r4, 8011178 <iprintf+0x14>
 801116e:	69a3      	ldr	r3, [r4, #24]
 8011170:	b913      	cbnz	r3, 8011178 <iprintf+0x14>
 8011172:	4620      	mov	r0, r4
 8011174:	f000 fad8 	bl	8011728 <__sinit>
 8011178:	ab05      	add	r3, sp, #20
 801117a:	9a04      	ldr	r2, [sp, #16]
 801117c:	68a1      	ldr	r1, [r4, #8]
 801117e:	9301      	str	r3, [sp, #4]
 8011180:	4620      	mov	r0, r4
 8011182:	f000 fc99 	bl	8011ab8 <_vfiprintf_r>
 8011186:	b002      	add	sp, #8
 8011188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801118c:	b004      	add	sp, #16
 801118e:	4770      	bx	lr
 8011190:	20000084 	.word	0x20000084

08011194 <_puts_r>:
 8011194:	b570      	push	{r4, r5, r6, lr}
 8011196:	460e      	mov	r6, r1
 8011198:	4605      	mov	r5, r0
 801119a:	b118      	cbz	r0, 80111a4 <_puts_r+0x10>
 801119c:	6983      	ldr	r3, [r0, #24]
 801119e:	b90b      	cbnz	r3, 80111a4 <_puts_r+0x10>
 80111a0:	f000 fac2 	bl	8011728 <__sinit>
 80111a4:	69ab      	ldr	r3, [r5, #24]
 80111a6:	68ac      	ldr	r4, [r5, #8]
 80111a8:	b913      	cbnz	r3, 80111b0 <_puts_r+0x1c>
 80111aa:	4628      	mov	r0, r5
 80111ac:	f000 fabc 	bl	8011728 <__sinit>
 80111b0:	4b23      	ldr	r3, [pc, #140]	; (8011240 <_puts_r+0xac>)
 80111b2:	429c      	cmp	r4, r3
 80111b4:	d117      	bne.n	80111e6 <_puts_r+0x52>
 80111b6:	686c      	ldr	r4, [r5, #4]
 80111b8:	89a3      	ldrh	r3, [r4, #12]
 80111ba:	071b      	lsls	r3, r3, #28
 80111bc:	d51d      	bpl.n	80111fa <_puts_r+0x66>
 80111be:	6923      	ldr	r3, [r4, #16]
 80111c0:	b1db      	cbz	r3, 80111fa <_puts_r+0x66>
 80111c2:	3e01      	subs	r6, #1
 80111c4:	68a3      	ldr	r3, [r4, #8]
 80111c6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80111ca:	3b01      	subs	r3, #1
 80111cc:	60a3      	str	r3, [r4, #8]
 80111ce:	b9e9      	cbnz	r1, 801120c <_puts_r+0x78>
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	da2e      	bge.n	8011232 <_puts_r+0x9e>
 80111d4:	4622      	mov	r2, r4
 80111d6:	210a      	movs	r1, #10
 80111d8:	4628      	mov	r0, r5
 80111da:	f000 f8f5 	bl	80113c8 <__swbuf_r>
 80111de:	3001      	adds	r0, #1
 80111e0:	d011      	beq.n	8011206 <_puts_r+0x72>
 80111e2:	200a      	movs	r0, #10
 80111e4:	e011      	b.n	801120a <_puts_r+0x76>
 80111e6:	4b17      	ldr	r3, [pc, #92]	; (8011244 <_puts_r+0xb0>)
 80111e8:	429c      	cmp	r4, r3
 80111ea:	d101      	bne.n	80111f0 <_puts_r+0x5c>
 80111ec:	68ac      	ldr	r4, [r5, #8]
 80111ee:	e7e3      	b.n	80111b8 <_puts_r+0x24>
 80111f0:	4b15      	ldr	r3, [pc, #84]	; (8011248 <_puts_r+0xb4>)
 80111f2:	429c      	cmp	r4, r3
 80111f4:	bf08      	it	eq
 80111f6:	68ec      	ldreq	r4, [r5, #12]
 80111f8:	e7de      	b.n	80111b8 <_puts_r+0x24>
 80111fa:	4621      	mov	r1, r4
 80111fc:	4628      	mov	r0, r5
 80111fe:	f000 f935 	bl	801146c <__swsetup_r>
 8011202:	2800      	cmp	r0, #0
 8011204:	d0dd      	beq.n	80111c2 <_puts_r+0x2e>
 8011206:	f04f 30ff 	mov.w	r0, #4294967295
 801120a:	bd70      	pop	{r4, r5, r6, pc}
 801120c:	2b00      	cmp	r3, #0
 801120e:	da04      	bge.n	801121a <_puts_r+0x86>
 8011210:	69a2      	ldr	r2, [r4, #24]
 8011212:	429a      	cmp	r2, r3
 8011214:	dc06      	bgt.n	8011224 <_puts_r+0x90>
 8011216:	290a      	cmp	r1, #10
 8011218:	d004      	beq.n	8011224 <_puts_r+0x90>
 801121a:	6823      	ldr	r3, [r4, #0]
 801121c:	1c5a      	adds	r2, r3, #1
 801121e:	6022      	str	r2, [r4, #0]
 8011220:	7019      	strb	r1, [r3, #0]
 8011222:	e7cf      	b.n	80111c4 <_puts_r+0x30>
 8011224:	4622      	mov	r2, r4
 8011226:	4628      	mov	r0, r5
 8011228:	f000 f8ce 	bl	80113c8 <__swbuf_r>
 801122c:	3001      	adds	r0, #1
 801122e:	d1c9      	bne.n	80111c4 <_puts_r+0x30>
 8011230:	e7e9      	b.n	8011206 <_puts_r+0x72>
 8011232:	6823      	ldr	r3, [r4, #0]
 8011234:	200a      	movs	r0, #10
 8011236:	1c5a      	adds	r2, r3, #1
 8011238:	6022      	str	r2, [r4, #0]
 801123a:	7018      	strb	r0, [r3, #0]
 801123c:	e7e5      	b.n	801120a <_puts_r+0x76>
 801123e:	bf00      	nop
 8011240:	080128a0 	.word	0x080128a0
 8011244:	080128c0 	.word	0x080128c0
 8011248:	08012880 	.word	0x08012880

0801124c <puts>:
 801124c:	4b02      	ldr	r3, [pc, #8]	; (8011258 <puts+0xc>)
 801124e:	4601      	mov	r1, r0
 8011250:	6818      	ldr	r0, [r3, #0]
 8011252:	f7ff bf9f 	b.w	8011194 <_puts_r>
 8011256:	bf00      	nop
 8011258:	20000084 	.word	0x20000084

0801125c <setbuf>:
 801125c:	2900      	cmp	r1, #0
 801125e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011262:	bf0c      	ite	eq
 8011264:	2202      	moveq	r2, #2
 8011266:	2200      	movne	r2, #0
 8011268:	f000 b800 	b.w	801126c <setvbuf>

0801126c <setvbuf>:
 801126c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011270:	461d      	mov	r5, r3
 8011272:	4b51      	ldr	r3, [pc, #324]	; (80113b8 <setvbuf+0x14c>)
 8011274:	681e      	ldr	r6, [r3, #0]
 8011276:	4604      	mov	r4, r0
 8011278:	460f      	mov	r7, r1
 801127a:	4690      	mov	r8, r2
 801127c:	b126      	cbz	r6, 8011288 <setvbuf+0x1c>
 801127e:	69b3      	ldr	r3, [r6, #24]
 8011280:	b913      	cbnz	r3, 8011288 <setvbuf+0x1c>
 8011282:	4630      	mov	r0, r6
 8011284:	f000 fa50 	bl	8011728 <__sinit>
 8011288:	4b4c      	ldr	r3, [pc, #304]	; (80113bc <setvbuf+0x150>)
 801128a:	429c      	cmp	r4, r3
 801128c:	d152      	bne.n	8011334 <setvbuf+0xc8>
 801128e:	6874      	ldr	r4, [r6, #4]
 8011290:	f1b8 0f02 	cmp.w	r8, #2
 8011294:	d006      	beq.n	80112a4 <setvbuf+0x38>
 8011296:	f1b8 0f01 	cmp.w	r8, #1
 801129a:	f200 8089 	bhi.w	80113b0 <setvbuf+0x144>
 801129e:	2d00      	cmp	r5, #0
 80112a0:	f2c0 8086 	blt.w	80113b0 <setvbuf+0x144>
 80112a4:	4621      	mov	r1, r4
 80112a6:	4630      	mov	r0, r6
 80112a8:	f000 f9d4 	bl	8011654 <_fflush_r>
 80112ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80112ae:	b141      	cbz	r1, 80112c2 <setvbuf+0x56>
 80112b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80112b4:	4299      	cmp	r1, r3
 80112b6:	d002      	beq.n	80112be <setvbuf+0x52>
 80112b8:	4630      	mov	r0, r6
 80112ba:	f000 fb2b 	bl	8011914 <_free_r>
 80112be:	2300      	movs	r3, #0
 80112c0:	6363      	str	r3, [r4, #52]	; 0x34
 80112c2:	2300      	movs	r3, #0
 80112c4:	61a3      	str	r3, [r4, #24]
 80112c6:	6063      	str	r3, [r4, #4]
 80112c8:	89a3      	ldrh	r3, [r4, #12]
 80112ca:	061b      	lsls	r3, r3, #24
 80112cc:	d503      	bpl.n	80112d6 <setvbuf+0x6a>
 80112ce:	6921      	ldr	r1, [r4, #16]
 80112d0:	4630      	mov	r0, r6
 80112d2:	f000 fb1f 	bl	8011914 <_free_r>
 80112d6:	89a3      	ldrh	r3, [r4, #12]
 80112d8:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80112dc:	f023 0303 	bic.w	r3, r3, #3
 80112e0:	f1b8 0f02 	cmp.w	r8, #2
 80112e4:	81a3      	strh	r3, [r4, #12]
 80112e6:	d05d      	beq.n	80113a4 <setvbuf+0x138>
 80112e8:	ab01      	add	r3, sp, #4
 80112ea:	466a      	mov	r2, sp
 80112ec:	4621      	mov	r1, r4
 80112ee:	4630      	mov	r0, r6
 80112f0:	f000 faa4 	bl	801183c <__swhatbuf_r>
 80112f4:	89a3      	ldrh	r3, [r4, #12]
 80112f6:	4318      	orrs	r0, r3
 80112f8:	81a0      	strh	r0, [r4, #12]
 80112fa:	bb2d      	cbnz	r5, 8011348 <setvbuf+0xdc>
 80112fc:	9d00      	ldr	r5, [sp, #0]
 80112fe:	4628      	mov	r0, r5
 8011300:	f000 fb00 	bl	8011904 <malloc>
 8011304:	4607      	mov	r7, r0
 8011306:	2800      	cmp	r0, #0
 8011308:	d14e      	bne.n	80113a8 <setvbuf+0x13c>
 801130a:	f8dd 9000 	ldr.w	r9, [sp]
 801130e:	45a9      	cmp	r9, r5
 8011310:	d13c      	bne.n	801138c <setvbuf+0x120>
 8011312:	f04f 30ff 	mov.w	r0, #4294967295
 8011316:	89a3      	ldrh	r3, [r4, #12]
 8011318:	f043 0302 	orr.w	r3, r3, #2
 801131c:	81a3      	strh	r3, [r4, #12]
 801131e:	2300      	movs	r3, #0
 8011320:	60a3      	str	r3, [r4, #8]
 8011322:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011326:	6023      	str	r3, [r4, #0]
 8011328:	6123      	str	r3, [r4, #16]
 801132a:	2301      	movs	r3, #1
 801132c:	6163      	str	r3, [r4, #20]
 801132e:	b003      	add	sp, #12
 8011330:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011334:	4b22      	ldr	r3, [pc, #136]	; (80113c0 <setvbuf+0x154>)
 8011336:	429c      	cmp	r4, r3
 8011338:	d101      	bne.n	801133e <setvbuf+0xd2>
 801133a:	68b4      	ldr	r4, [r6, #8]
 801133c:	e7a8      	b.n	8011290 <setvbuf+0x24>
 801133e:	4b21      	ldr	r3, [pc, #132]	; (80113c4 <setvbuf+0x158>)
 8011340:	429c      	cmp	r4, r3
 8011342:	bf08      	it	eq
 8011344:	68f4      	ldreq	r4, [r6, #12]
 8011346:	e7a3      	b.n	8011290 <setvbuf+0x24>
 8011348:	2f00      	cmp	r7, #0
 801134a:	d0d8      	beq.n	80112fe <setvbuf+0x92>
 801134c:	69b3      	ldr	r3, [r6, #24]
 801134e:	b913      	cbnz	r3, 8011356 <setvbuf+0xea>
 8011350:	4630      	mov	r0, r6
 8011352:	f000 f9e9 	bl	8011728 <__sinit>
 8011356:	f1b8 0f01 	cmp.w	r8, #1
 801135a:	bf08      	it	eq
 801135c:	89a3      	ldrheq	r3, [r4, #12]
 801135e:	6027      	str	r7, [r4, #0]
 8011360:	bf04      	itt	eq
 8011362:	f043 0301 	orreq.w	r3, r3, #1
 8011366:	81a3      	strheq	r3, [r4, #12]
 8011368:	89a3      	ldrh	r3, [r4, #12]
 801136a:	f013 0008 	ands.w	r0, r3, #8
 801136e:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8011372:	d01b      	beq.n	80113ac <setvbuf+0x140>
 8011374:	f013 0001 	ands.w	r0, r3, #1
 8011378:	bf18      	it	ne
 801137a:	426d      	negne	r5, r5
 801137c:	f04f 0300 	mov.w	r3, #0
 8011380:	bf1d      	ittte	ne
 8011382:	60a3      	strne	r3, [r4, #8]
 8011384:	61a5      	strne	r5, [r4, #24]
 8011386:	4618      	movne	r0, r3
 8011388:	60a5      	streq	r5, [r4, #8]
 801138a:	e7d0      	b.n	801132e <setvbuf+0xc2>
 801138c:	4648      	mov	r0, r9
 801138e:	f000 fab9 	bl	8011904 <malloc>
 8011392:	4607      	mov	r7, r0
 8011394:	2800      	cmp	r0, #0
 8011396:	d0bc      	beq.n	8011312 <setvbuf+0xa6>
 8011398:	89a3      	ldrh	r3, [r4, #12]
 801139a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801139e:	81a3      	strh	r3, [r4, #12]
 80113a0:	464d      	mov	r5, r9
 80113a2:	e7d3      	b.n	801134c <setvbuf+0xe0>
 80113a4:	2000      	movs	r0, #0
 80113a6:	e7b6      	b.n	8011316 <setvbuf+0xaa>
 80113a8:	46a9      	mov	r9, r5
 80113aa:	e7f5      	b.n	8011398 <setvbuf+0x12c>
 80113ac:	60a0      	str	r0, [r4, #8]
 80113ae:	e7be      	b.n	801132e <setvbuf+0xc2>
 80113b0:	f04f 30ff 	mov.w	r0, #4294967295
 80113b4:	e7bb      	b.n	801132e <setvbuf+0xc2>
 80113b6:	bf00      	nop
 80113b8:	20000084 	.word	0x20000084
 80113bc:	080128a0 	.word	0x080128a0
 80113c0:	080128c0 	.word	0x080128c0
 80113c4:	08012880 	.word	0x08012880

080113c8 <__swbuf_r>:
 80113c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80113ca:	460e      	mov	r6, r1
 80113cc:	4614      	mov	r4, r2
 80113ce:	4605      	mov	r5, r0
 80113d0:	b118      	cbz	r0, 80113da <__swbuf_r+0x12>
 80113d2:	6983      	ldr	r3, [r0, #24]
 80113d4:	b90b      	cbnz	r3, 80113da <__swbuf_r+0x12>
 80113d6:	f000 f9a7 	bl	8011728 <__sinit>
 80113da:	4b21      	ldr	r3, [pc, #132]	; (8011460 <__swbuf_r+0x98>)
 80113dc:	429c      	cmp	r4, r3
 80113de:	d12a      	bne.n	8011436 <__swbuf_r+0x6e>
 80113e0:	686c      	ldr	r4, [r5, #4]
 80113e2:	69a3      	ldr	r3, [r4, #24]
 80113e4:	60a3      	str	r3, [r4, #8]
 80113e6:	89a3      	ldrh	r3, [r4, #12]
 80113e8:	071a      	lsls	r2, r3, #28
 80113ea:	d52e      	bpl.n	801144a <__swbuf_r+0x82>
 80113ec:	6923      	ldr	r3, [r4, #16]
 80113ee:	b363      	cbz	r3, 801144a <__swbuf_r+0x82>
 80113f0:	6923      	ldr	r3, [r4, #16]
 80113f2:	6820      	ldr	r0, [r4, #0]
 80113f4:	1ac0      	subs	r0, r0, r3
 80113f6:	6963      	ldr	r3, [r4, #20]
 80113f8:	b2f6      	uxtb	r6, r6
 80113fa:	4283      	cmp	r3, r0
 80113fc:	4637      	mov	r7, r6
 80113fe:	dc04      	bgt.n	801140a <__swbuf_r+0x42>
 8011400:	4621      	mov	r1, r4
 8011402:	4628      	mov	r0, r5
 8011404:	f000 f926 	bl	8011654 <_fflush_r>
 8011408:	bb28      	cbnz	r0, 8011456 <__swbuf_r+0x8e>
 801140a:	68a3      	ldr	r3, [r4, #8]
 801140c:	3b01      	subs	r3, #1
 801140e:	60a3      	str	r3, [r4, #8]
 8011410:	6823      	ldr	r3, [r4, #0]
 8011412:	1c5a      	adds	r2, r3, #1
 8011414:	6022      	str	r2, [r4, #0]
 8011416:	701e      	strb	r6, [r3, #0]
 8011418:	6963      	ldr	r3, [r4, #20]
 801141a:	3001      	adds	r0, #1
 801141c:	4283      	cmp	r3, r0
 801141e:	d004      	beq.n	801142a <__swbuf_r+0x62>
 8011420:	89a3      	ldrh	r3, [r4, #12]
 8011422:	07db      	lsls	r3, r3, #31
 8011424:	d519      	bpl.n	801145a <__swbuf_r+0x92>
 8011426:	2e0a      	cmp	r6, #10
 8011428:	d117      	bne.n	801145a <__swbuf_r+0x92>
 801142a:	4621      	mov	r1, r4
 801142c:	4628      	mov	r0, r5
 801142e:	f000 f911 	bl	8011654 <_fflush_r>
 8011432:	b190      	cbz	r0, 801145a <__swbuf_r+0x92>
 8011434:	e00f      	b.n	8011456 <__swbuf_r+0x8e>
 8011436:	4b0b      	ldr	r3, [pc, #44]	; (8011464 <__swbuf_r+0x9c>)
 8011438:	429c      	cmp	r4, r3
 801143a:	d101      	bne.n	8011440 <__swbuf_r+0x78>
 801143c:	68ac      	ldr	r4, [r5, #8]
 801143e:	e7d0      	b.n	80113e2 <__swbuf_r+0x1a>
 8011440:	4b09      	ldr	r3, [pc, #36]	; (8011468 <__swbuf_r+0xa0>)
 8011442:	429c      	cmp	r4, r3
 8011444:	bf08      	it	eq
 8011446:	68ec      	ldreq	r4, [r5, #12]
 8011448:	e7cb      	b.n	80113e2 <__swbuf_r+0x1a>
 801144a:	4621      	mov	r1, r4
 801144c:	4628      	mov	r0, r5
 801144e:	f000 f80d 	bl	801146c <__swsetup_r>
 8011452:	2800      	cmp	r0, #0
 8011454:	d0cc      	beq.n	80113f0 <__swbuf_r+0x28>
 8011456:	f04f 37ff 	mov.w	r7, #4294967295
 801145a:	4638      	mov	r0, r7
 801145c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801145e:	bf00      	nop
 8011460:	080128a0 	.word	0x080128a0
 8011464:	080128c0 	.word	0x080128c0
 8011468:	08012880 	.word	0x08012880

0801146c <__swsetup_r>:
 801146c:	4b32      	ldr	r3, [pc, #200]	; (8011538 <__swsetup_r+0xcc>)
 801146e:	b570      	push	{r4, r5, r6, lr}
 8011470:	681d      	ldr	r5, [r3, #0]
 8011472:	4606      	mov	r6, r0
 8011474:	460c      	mov	r4, r1
 8011476:	b125      	cbz	r5, 8011482 <__swsetup_r+0x16>
 8011478:	69ab      	ldr	r3, [r5, #24]
 801147a:	b913      	cbnz	r3, 8011482 <__swsetup_r+0x16>
 801147c:	4628      	mov	r0, r5
 801147e:	f000 f953 	bl	8011728 <__sinit>
 8011482:	4b2e      	ldr	r3, [pc, #184]	; (801153c <__swsetup_r+0xd0>)
 8011484:	429c      	cmp	r4, r3
 8011486:	d10f      	bne.n	80114a8 <__swsetup_r+0x3c>
 8011488:	686c      	ldr	r4, [r5, #4]
 801148a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801148e:	b29a      	uxth	r2, r3
 8011490:	0715      	lsls	r5, r2, #28
 8011492:	d42c      	bmi.n	80114ee <__swsetup_r+0x82>
 8011494:	06d0      	lsls	r0, r2, #27
 8011496:	d411      	bmi.n	80114bc <__swsetup_r+0x50>
 8011498:	2209      	movs	r2, #9
 801149a:	6032      	str	r2, [r6, #0]
 801149c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80114a0:	81a3      	strh	r3, [r4, #12]
 80114a2:	f04f 30ff 	mov.w	r0, #4294967295
 80114a6:	e03e      	b.n	8011526 <__swsetup_r+0xba>
 80114a8:	4b25      	ldr	r3, [pc, #148]	; (8011540 <__swsetup_r+0xd4>)
 80114aa:	429c      	cmp	r4, r3
 80114ac:	d101      	bne.n	80114b2 <__swsetup_r+0x46>
 80114ae:	68ac      	ldr	r4, [r5, #8]
 80114b0:	e7eb      	b.n	801148a <__swsetup_r+0x1e>
 80114b2:	4b24      	ldr	r3, [pc, #144]	; (8011544 <__swsetup_r+0xd8>)
 80114b4:	429c      	cmp	r4, r3
 80114b6:	bf08      	it	eq
 80114b8:	68ec      	ldreq	r4, [r5, #12]
 80114ba:	e7e6      	b.n	801148a <__swsetup_r+0x1e>
 80114bc:	0751      	lsls	r1, r2, #29
 80114be:	d512      	bpl.n	80114e6 <__swsetup_r+0x7a>
 80114c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80114c2:	b141      	cbz	r1, 80114d6 <__swsetup_r+0x6a>
 80114c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80114c8:	4299      	cmp	r1, r3
 80114ca:	d002      	beq.n	80114d2 <__swsetup_r+0x66>
 80114cc:	4630      	mov	r0, r6
 80114ce:	f000 fa21 	bl	8011914 <_free_r>
 80114d2:	2300      	movs	r3, #0
 80114d4:	6363      	str	r3, [r4, #52]	; 0x34
 80114d6:	89a3      	ldrh	r3, [r4, #12]
 80114d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80114dc:	81a3      	strh	r3, [r4, #12]
 80114de:	2300      	movs	r3, #0
 80114e0:	6063      	str	r3, [r4, #4]
 80114e2:	6923      	ldr	r3, [r4, #16]
 80114e4:	6023      	str	r3, [r4, #0]
 80114e6:	89a3      	ldrh	r3, [r4, #12]
 80114e8:	f043 0308 	orr.w	r3, r3, #8
 80114ec:	81a3      	strh	r3, [r4, #12]
 80114ee:	6923      	ldr	r3, [r4, #16]
 80114f0:	b94b      	cbnz	r3, 8011506 <__swsetup_r+0x9a>
 80114f2:	89a3      	ldrh	r3, [r4, #12]
 80114f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80114f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80114fc:	d003      	beq.n	8011506 <__swsetup_r+0x9a>
 80114fe:	4621      	mov	r1, r4
 8011500:	4630      	mov	r0, r6
 8011502:	f000 f9bf 	bl	8011884 <__smakebuf_r>
 8011506:	89a2      	ldrh	r2, [r4, #12]
 8011508:	f012 0301 	ands.w	r3, r2, #1
 801150c:	d00c      	beq.n	8011528 <__swsetup_r+0xbc>
 801150e:	2300      	movs	r3, #0
 8011510:	60a3      	str	r3, [r4, #8]
 8011512:	6963      	ldr	r3, [r4, #20]
 8011514:	425b      	negs	r3, r3
 8011516:	61a3      	str	r3, [r4, #24]
 8011518:	6923      	ldr	r3, [r4, #16]
 801151a:	b953      	cbnz	r3, 8011532 <__swsetup_r+0xc6>
 801151c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011520:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8011524:	d1ba      	bne.n	801149c <__swsetup_r+0x30>
 8011526:	bd70      	pop	{r4, r5, r6, pc}
 8011528:	0792      	lsls	r2, r2, #30
 801152a:	bf58      	it	pl
 801152c:	6963      	ldrpl	r3, [r4, #20]
 801152e:	60a3      	str	r3, [r4, #8]
 8011530:	e7f2      	b.n	8011518 <__swsetup_r+0xac>
 8011532:	2000      	movs	r0, #0
 8011534:	e7f7      	b.n	8011526 <__swsetup_r+0xba>
 8011536:	bf00      	nop
 8011538:	20000084 	.word	0x20000084
 801153c:	080128a0 	.word	0x080128a0
 8011540:	080128c0 	.word	0x080128c0
 8011544:	08012880 	.word	0x08012880

08011548 <__sflush_r>:
 8011548:	898a      	ldrh	r2, [r1, #12]
 801154a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801154e:	4605      	mov	r5, r0
 8011550:	0710      	lsls	r0, r2, #28
 8011552:	460c      	mov	r4, r1
 8011554:	d458      	bmi.n	8011608 <__sflush_r+0xc0>
 8011556:	684b      	ldr	r3, [r1, #4]
 8011558:	2b00      	cmp	r3, #0
 801155a:	dc05      	bgt.n	8011568 <__sflush_r+0x20>
 801155c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801155e:	2b00      	cmp	r3, #0
 8011560:	dc02      	bgt.n	8011568 <__sflush_r+0x20>
 8011562:	2000      	movs	r0, #0
 8011564:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011568:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801156a:	2e00      	cmp	r6, #0
 801156c:	d0f9      	beq.n	8011562 <__sflush_r+0x1a>
 801156e:	2300      	movs	r3, #0
 8011570:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011574:	682f      	ldr	r7, [r5, #0]
 8011576:	6a21      	ldr	r1, [r4, #32]
 8011578:	602b      	str	r3, [r5, #0]
 801157a:	d032      	beq.n	80115e2 <__sflush_r+0x9a>
 801157c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801157e:	89a3      	ldrh	r3, [r4, #12]
 8011580:	075a      	lsls	r2, r3, #29
 8011582:	d505      	bpl.n	8011590 <__sflush_r+0x48>
 8011584:	6863      	ldr	r3, [r4, #4]
 8011586:	1ac0      	subs	r0, r0, r3
 8011588:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801158a:	b10b      	cbz	r3, 8011590 <__sflush_r+0x48>
 801158c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801158e:	1ac0      	subs	r0, r0, r3
 8011590:	2300      	movs	r3, #0
 8011592:	4602      	mov	r2, r0
 8011594:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011596:	6a21      	ldr	r1, [r4, #32]
 8011598:	4628      	mov	r0, r5
 801159a:	47b0      	blx	r6
 801159c:	1c43      	adds	r3, r0, #1
 801159e:	89a3      	ldrh	r3, [r4, #12]
 80115a0:	d106      	bne.n	80115b0 <__sflush_r+0x68>
 80115a2:	6829      	ldr	r1, [r5, #0]
 80115a4:	291d      	cmp	r1, #29
 80115a6:	d848      	bhi.n	801163a <__sflush_r+0xf2>
 80115a8:	4a29      	ldr	r2, [pc, #164]	; (8011650 <__sflush_r+0x108>)
 80115aa:	40ca      	lsrs	r2, r1
 80115ac:	07d6      	lsls	r6, r2, #31
 80115ae:	d544      	bpl.n	801163a <__sflush_r+0xf2>
 80115b0:	2200      	movs	r2, #0
 80115b2:	6062      	str	r2, [r4, #4]
 80115b4:	04d9      	lsls	r1, r3, #19
 80115b6:	6922      	ldr	r2, [r4, #16]
 80115b8:	6022      	str	r2, [r4, #0]
 80115ba:	d504      	bpl.n	80115c6 <__sflush_r+0x7e>
 80115bc:	1c42      	adds	r2, r0, #1
 80115be:	d101      	bne.n	80115c4 <__sflush_r+0x7c>
 80115c0:	682b      	ldr	r3, [r5, #0]
 80115c2:	b903      	cbnz	r3, 80115c6 <__sflush_r+0x7e>
 80115c4:	6560      	str	r0, [r4, #84]	; 0x54
 80115c6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80115c8:	602f      	str	r7, [r5, #0]
 80115ca:	2900      	cmp	r1, #0
 80115cc:	d0c9      	beq.n	8011562 <__sflush_r+0x1a>
 80115ce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80115d2:	4299      	cmp	r1, r3
 80115d4:	d002      	beq.n	80115dc <__sflush_r+0x94>
 80115d6:	4628      	mov	r0, r5
 80115d8:	f000 f99c 	bl	8011914 <_free_r>
 80115dc:	2000      	movs	r0, #0
 80115de:	6360      	str	r0, [r4, #52]	; 0x34
 80115e0:	e7c0      	b.n	8011564 <__sflush_r+0x1c>
 80115e2:	2301      	movs	r3, #1
 80115e4:	4628      	mov	r0, r5
 80115e6:	47b0      	blx	r6
 80115e8:	1c41      	adds	r1, r0, #1
 80115ea:	d1c8      	bne.n	801157e <__sflush_r+0x36>
 80115ec:	682b      	ldr	r3, [r5, #0]
 80115ee:	2b00      	cmp	r3, #0
 80115f0:	d0c5      	beq.n	801157e <__sflush_r+0x36>
 80115f2:	2b1d      	cmp	r3, #29
 80115f4:	d001      	beq.n	80115fa <__sflush_r+0xb2>
 80115f6:	2b16      	cmp	r3, #22
 80115f8:	d101      	bne.n	80115fe <__sflush_r+0xb6>
 80115fa:	602f      	str	r7, [r5, #0]
 80115fc:	e7b1      	b.n	8011562 <__sflush_r+0x1a>
 80115fe:	89a3      	ldrh	r3, [r4, #12]
 8011600:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011604:	81a3      	strh	r3, [r4, #12]
 8011606:	e7ad      	b.n	8011564 <__sflush_r+0x1c>
 8011608:	690f      	ldr	r7, [r1, #16]
 801160a:	2f00      	cmp	r7, #0
 801160c:	d0a9      	beq.n	8011562 <__sflush_r+0x1a>
 801160e:	0793      	lsls	r3, r2, #30
 8011610:	680e      	ldr	r6, [r1, #0]
 8011612:	bf08      	it	eq
 8011614:	694b      	ldreq	r3, [r1, #20]
 8011616:	600f      	str	r7, [r1, #0]
 8011618:	bf18      	it	ne
 801161a:	2300      	movne	r3, #0
 801161c:	eba6 0807 	sub.w	r8, r6, r7
 8011620:	608b      	str	r3, [r1, #8]
 8011622:	f1b8 0f00 	cmp.w	r8, #0
 8011626:	dd9c      	ble.n	8011562 <__sflush_r+0x1a>
 8011628:	4643      	mov	r3, r8
 801162a:	463a      	mov	r2, r7
 801162c:	6a21      	ldr	r1, [r4, #32]
 801162e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011630:	4628      	mov	r0, r5
 8011632:	47b0      	blx	r6
 8011634:	2800      	cmp	r0, #0
 8011636:	dc06      	bgt.n	8011646 <__sflush_r+0xfe>
 8011638:	89a3      	ldrh	r3, [r4, #12]
 801163a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801163e:	81a3      	strh	r3, [r4, #12]
 8011640:	f04f 30ff 	mov.w	r0, #4294967295
 8011644:	e78e      	b.n	8011564 <__sflush_r+0x1c>
 8011646:	4407      	add	r7, r0
 8011648:	eba8 0800 	sub.w	r8, r8, r0
 801164c:	e7e9      	b.n	8011622 <__sflush_r+0xda>
 801164e:	bf00      	nop
 8011650:	20400001 	.word	0x20400001

08011654 <_fflush_r>:
 8011654:	b538      	push	{r3, r4, r5, lr}
 8011656:	690b      	ldr	r3, [r1, #16]
 8011658:	4605      	mov	r5, r0
 801165a:	460c      	mov	r4, r1
 801165c:	b1db      	cbz	r3, 8011696 <_fflush_r+0x42>
 801165e:	b118      	cbz	r0, 8011668 <_fflush_r+0x14>
 8011660:	6983      	ldr	r3, [r0, #24]
 8011662:	b90b      	cbnz	r3, 8011668 <_fflush_r+0x14>
 8011664:	f000 f860 	bl	8011728 <__sinit>
 8011668:	4b0c      	ldr	r3, [pc, #48]	; (801169c <_fflush_r+0x48>)
 801166a:	429c      	cmp	r4, r3
 801166c:	d109      	bne.n	8011682 <_fflush_r+0x2e>
 801166e:	686c      	ldr	r4, [r5, #4]
 8011670:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011674:	b17b      	cbz	r3, 8011696 <_fflush_r+0x42>
 8011676:	4621      	mov	r1, r4
 8011678:	4628      	mov	r0, r5
 801167a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801167e:	f7ff bf63 	b.w	8011548 <__sflush_r>
 8011682:	4b07      	ldr	r3, [pc, #28]	; (80116a0 <_fflush_r+0x4c>)
 8011684:	429c      	cmp	r4, r3
 8011686:	d101      	bne.n	801168c <_fflush_r+0x38>
 8011688:	68ac      	ldr	r4, [r5, #8]
 801168a:	e7f1      	b.n	8011670 <_fflush_r+0x1c>
 801168c:	4b05      	ldr	r3, [pc, #20]	; (80116a4 <_fflush_r+0x50>)
 801168e:	429c      	cmp	r4, r3
 8011690:	bf08      	it	eq
 8011692:	68ec      	ldreq	r4, [r5, #12]
 8011694:	e7ec      	b.n	8011670 <_fflush_r+0x1c>
 8011696:	2000      	movs	r0, #0
 8011698:	bd38      	pop	{r3, r4, r5, pc}
 801169a:	bf00      	nop
 801169c:	080128a0 	.word	0x080128a0
 80116a0:	080128c0 	.word	0x080128c0
 80116a4:	08012880 	.word	0x08012880

080116a8 <std>:
 80116a8:	2300      	movs	r3, #0
 80116aa:	b510      	push	{r4, lr}
 80116ac:	4604      	mov	r4, r0
 80116ae:	e9c0 3300 	strd	r3, r3, [r0]
 80116b2:	6083      	str	r3, [r0, #8]
 80116b4:	8181      	strh	r1, [r0, #12]
 80116b6:	6643      	str	r3, [r0, #100]	; 0x64
 80116b8:	81c2      	strh	r2, [r0, #14]
 80116ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80116be:	6183      	str	r3, [r0, #24]
 80116c0:	4619      	mov	r1, r3
 80116c2:	2208      	movs	r2, #8
 80116c4:	305c      	adds	r0, #92	; 0x5c
 80116c6:	f7ff fd45 	bl	8011154 <memset>
 80116ca:	4b05      	ldr	r3, [pc, #20]	; (80116e0 <std+0x38>)
 80116cc:	6263      	str	r3, [r4, #36]	; 0x24
 80116ce:	4b05      	ldr	r3, [pc, #20]	; (80116e4 <std+0x3c>)
 80116d0:	62a3      	str	r3, [r4, #40]	; 0x28
 80116d2:	4b05      	ldr	r3, [pc, #20]	; (80116e8 <std+0x40>)
 80116d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80116d6:	4b05      	ldr	r3, [pc, #20]	; (80116ec <std+0x44>)
 80116d8:	6224      	str	r4, [r4, #32]
 80116da:	6323      	str	r3, [r4, #48]	; 0x30
 80116dc:	bd10      	pop	{r4, pc}
 80116de:	bf00      	nop
 80116e0:	08012015 	.word	0x08012015
 80116e4:	08012037 	.word	0x08012037
 80116e8:	0801206f 	.word	0x0801206f
 80116ec:	08012093 	.word	0x08012093

080116f0 <_cleanup_r>:
 80116f0:	4901      	ldr	r1, [pc, #4]	; (80116f8 <_cleanup_r+0x8>)
 80116f2:	f000 b885 	b.w	8011800 <_fwalk_reent>
 80116f6:	bf00      	nop
 80116f8:	08011655 	.word	0x08011655

080116fc <__sfmoreglue>:
 80116fc:	b570      	push	{r4, r5, r6, lr}
 80116fe:	1e4a      	subs	r2, r1, #1
 8011700:	2568      	movs	r5, #104	; 0x68
 8011702:	4355      	muls	r5, r2
 8011704:	460e      	mov	r6, r1
 8011706:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801170a:	f000 f951 	bl	80119b0 <_malloc_r>
 801170e:	4604      	mov	r4, r0
 8011710:	b140      	cbz	r0, 8011724 <__sfmoreglue+0x28>
 8011712:	2100      	movs	r1, #0
 8011714:	e9c0 1600 	strd	r1, r6, [r0]
 8011718:	300c      	adds	r0, #12
 801171a:	60a0      	str	r0, [r4, #8]
 801171c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011720:	f7ff fd18 	bl	8011154 <memset>
 8011724:	4620      	mov	r0, r4
 8011726:	bd70      	pop	{r4, r5, r6, pc}

08011728 <__sinit>:
 8011728:	6983      	ldr	r3, [r0, #24]
 801172a:	b510      	push	{r4, lr}
 801172c:	4604      	mov	r4, r0
 801172e:	bb33      	cbnz	r3, 801177e <__sinit+0x56>
 8011730:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8011734:	6503      	str	r3, [r0, #80]	; 0x50
 8011736:	4b12      	ldr	r3, [pc, #72]	; (8011780 <__sinit+0x58>)
 8011738:	4a12      	ldr	r2, [pc, #72]	; (8011784 <__sinit+0x5c>)
 801173a:	681b      	ldr	r3, [r3, #0]
 801173c:	6282      	str	r2, [r0, #40]	; 0x28
 801173e:	4298      	cmp	r0, r3
 8011740:	bf04      	itt	eq
 8011742:	2301      	moveq	r3, #1
 8011744:	6183      	streq	r3, [r0, #24]
 8011746:	f000 f81f 	bl	8011788 <__sfp>
 801174a:	6060      	str	r0, [r4, #4]
 801174c:	4620      	mov	r0, r4
 801174e:	f000 f81b 	bl	8011788 <__sfp>
 8011752:	60a0      	str	r0, [r4, #8]
 8011754:	4620      	mov	r0, r4
 8011756:	f000 f817 	bl	8011788 <__sfp>
 801175a:	2200      	movs	r2, #0
 801175c:	60e0      	str	r0, [r4, #12]
 801175e:	2104      	movs	r1, #4
 8011760:	6860      	ldr	r0, [r4, #4]
 8011762:	f7ff ffa1 	bl	80116a8 <std>
 8011766:	2201      	movs	r2, #1
 8011768:	2109      	movs	r1, #9
 801176a:	68a0      	ldr	r0, [r4, #8]
 801176c:	f7ff ff9c 	bl	80116a8 <std>
 8011770:	2202      	movs	r2, #2
 8011772:	2112      	movs	r1, #18
 8011774:	68e0      	ldr	r0, [r4, #12]
 8011776:	f7ff ff97 	bl	80116a8 <std>
 801177a:	2301      	movs	r3, #1
 801177c:	61a3      	str	r3, [r4, #24]
 801177e:	bd10      	pop	{r4, pc}
 8011780:	0801287c 	.word	0x0801287c
 8011784:	080116f1 	.word	0x080116f1

08011788 <__sfp>:
 8011788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801178a:	4b1b      	ldr	r3, [pc, #108]	; (80117f8 <__sfp+0x70>)
 801178c:	681e      	ldr	r6, [r3, #0]
 801178e:	69b3      	ldr	r3, [r6, #24]
 8011790:	4607      	mov	r7, r0
 8011792:	b913      	cbnz	r3, 801179a <__sfp+0x12>
 8011794:	4630      	mov	r0, r6
 8011796:	f7ff ffc7 	bl	8011728 <__sinit>
 801179a:	3648      	adds	r6, #72	; 0x48
 801179c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80117a0:	3b01      	subs	r3, #1
 80117a2:	d503      	bpl.n	80117ac <__sfp+0x24>
 80117a4:	6833      	ldr	r3, [r6, #0]
 80117a6:	b133      	cbz	r3, 80117b6 <__sfp+0x2e>
 80117a8:	6836      	ldr	r6, [r6, #0]
 80117aa:	e7f7      	b.n	801179c <__sfp+0x14>
 80117ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80117b0:	b16d      	cbz	r5, 80117ce <__sfp+0x46>
 80117b2:	3468      	adds	r4, #104	; 0x68
 80117b4:	e7f4      	b.n	80117a0 <__sfp+0x18>
 80117b6:	2104      	movs	r1, #4
 80117b8:	4638      	mov	r0, r7
 80117ba:	f7ff ff9f 	bl	80116fc <__sfmoreglue>
 80117be:	6030      	str	r0, [r6, #0]
 80117c0:	2800      	cmp	r0, #0
 80117c2:	d1f1      	bne.n	80117a8 <__sfp+0x20>
 80117c4:	230c      	movs	r3, #12
 80117c6:	603b      	str	r3, [r7, #0]
 80117c8:	4604      	mov	r4, r0
 80117ca:	4620      	mov	r0, r4
 80117cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80117ce:	4b0b      	ldr	r3, [pc, #44]	; (80117fc <__sfp+0x74>)
 80117d0:	6665      	str	r5, [r4, #100]	; 0x64
 80117d2:	e9c4 5500 	strd	r5, r5, [r4]
 80117d6:	60a5      	str	r5, [r4, #8]
 80117d8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80117dc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80117e0:	2208      	movs	r2, #8
 80117e2:	4629      	mov	r1, r5
 80117e4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80117e8:	f7ff fcb4 	bl	8011154 <memset>
 80117ec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80117f0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80117f4:	e7e9      	b.n	80117ca <__sfp+0x42>
 80117f6:	bf00      	nop
 80117f8:	0801287c 	.word	0x0801287c
 80117fc:	ffff0001 	.word	0xffff0001

08011800 <_fwalk_reent>:
 8011800:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011804:	4680      	mov	r8, r0
 8011806:	4689      	mov	r9, r1
 8011808:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801180c:	2600      	movs	r6, #0
 801180e:	b914      	cbnz	r4, 8011816 <_fwalk_reent+0x16>
 8011810:	4630      	mov	r0, r6
 8011812:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011816:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801181a:	3f01      	subs	r7, #1
 801181c:	d501      	bpl.n	8011822 <_fwalk_reent+0x22>
 801181e:	6824      	ldr	r4, [r4, #0]
 8011820:	e7f5      	b.n	801180e <_fwalk_reent+0xe>
 8011822:	89ab      	ldrh	r3, [r5, #12]
 8011824:	2b01      	cmp	r3, #1
 8011826:	d907      	bls.n	8011838 <_fwalk_reent+0x38>
 8011828:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801182c:	3301      	adds	r3, #1
 801182e:	d003      	beq.n	8011838 <_fwalk_reent+0x38>
 8011830:	4629      	mov	r1, r5
 8011832:	4640      	mov	r0, r8
 8011834:	47c8      	blx	r9
 8011836:	4306      	orrs	r6, r0
 8011838:	3568      	adds	r5, #104	; 0x68
 801183a:	e7ee      	b.n	801181a <_fwalk_reent+0x1a>

0801183c <__swhatbuf_r>:
 801183c:	b570      	push	{r4, r5, r6, lr}
 801183e:	460e      	mov	r6, r1
 8011840:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011844:	2900      	cmp	r1, #0
 8011846:	b096      	sub	sp, #88	; 0x58
 8011848:	4614      	mov	r4, r2
 801184a:	461d      	mov	r5, r3
 801184c:	da07      	bge.n	801185e <__swhatbuf_r+0x22>
 801184e:	2300      	movs	r3, #0
 8011850:	602b      	str	r3, [r5, #0]
 8011852:	89b3      	ldrh	r3, [r6, #12]
 8011854:	061a      	lsls	r2, r3, #24
 8011856:	d410      	bmi.n	801187a <__swhatbuf_r+0x3e>
 8011858:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801185c:	e00e      	b.n	801187c <__swhatbuf_r+0x40>
 801185e:	466a      	mov	r2, sp
 8011860:	f000 fc3e 	bl	80120e0 <_fstat_r>
 8011864:	2800      	cmp	r0, #0
 8011866:	dbf2      	blt.n	801184e <__swhatbuf_r+0x12>
 8011868:	9a01      	ldr	r2, [sp, #4]
 801186a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801186e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011872:	425a      	negs	r2, r3
 8011874:	415a      	adcs	r2, r3
 8011876:	602a      	str	r2, [r5, #0]
 8011878:	e7ee      	b.n	8011858 <__swhatbuf_r+0x1c>
 801187a:	2340      	movs	r3, #64	; 0x40
 801187c:	2000      	movs	r0, #0
 801187e:	6023      	str	r3, [r4, #0]
 8011880:	b016      	add	sp, #88	; 0x58
 8011882:	bd70      	pop	{r4, r5, r6, pc}

08011884 <__smakebuf_r>:
 8011884:	898b      	ldrh	r3, [r1, #12]
 8011886:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011888:	079d      	lsls	r5, r3, #30
 801188a:	4606      	mov	r6, r0
 801188c:	460c      	mov	r4, r1
 801188e:	d507      	bpl.n	80118a0 <__smakebuf_r+0x1c>
 8011890:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011894:	6023      	str	r3, [r4, #0]
 8011896:	6123      	str	r3, [r4, #16]
 8011898:	2301      	movs	r3, #1
 801189a:	6163      	str	r3, [r4, #20]
 801189c:	b002      	add	sp, #8
 801189e:	bd70      	pop	{r4, r5, r6, pc}
 80118a0:	ab01      	add	r3, sp, #4
 80118a2:	466a      	mov	r2, sp
 80118a4:	f7ff ffca 	bl	801183c <__swhatbuf_r>
 80118a8:	9900      	ldr	r1, [sp, #0]
 80118aa:	4605      	mov	r5, r0
 80118ac:	4630      	mov	r0, r6
 80118ae:	f000 f87f 	bl	80119b0 <_malloc_r>
 80118b2:	b948      	cbnz	r0, 80118c8 <__smakebuf_r+0x44>
 80118b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80118b8:	059a      	lsls	r2, r3, #22
 80118ba:	d4ef      	bmi.n	801189c <__smakebuf_r+0x18>
 80118bc:	f023 0303 	bic.w	r3, r3, #3
 80118c0:	f043 0302 	orr.w	r3, r3, #2
 80118c4:	81a3      	strh	r3, [r4, #12]
 80118c6:	e7e3      	b.n	8011890 <__smakebuf_r+0xc>
 80118c8:	4b0d      	ldr	r3, [pc, #52]	; (8011900 <__smakebuf_r+0x7c>)
 80118ca:	62b3      	str	r3, [r6, #40]	; 0x28
 80118cc:	89a3      	ldrh	r3, [r4, #12]
 80118ce:	6020      	str	r0, [r4, #0]
 80118d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80118d4:	81a3      	strh	r3, [r4, #12]
 80118d6:	9b00      	ldr	r3, [sp, #0]
 80118d8:	6163      	str	r3, [r4, #20]
 80118da:	9b01      	ldr	r3, [sp, #4]
 80118dc:	6120      	str	r0, [r4, #16]
 80118de:	b15b      	cbz	r3, 80118f8 <__smakebuf_r+0x74>
 80118e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80118e4:	4630      	mov	r0, r6
 80118e6:	f000 fc0d 	bl	8012104 <_isatty_r>
 80118ea:	b128      	cbz	r0, 80118f8 <__smakebuf_r+0x74>
 80118ec:	89a3      	ldrh	r3, [r4, #12]
 80118ee:	f023 0303 	bic.w	r3, r3, #3
 80118f2:	f043 0301 	orr.w	r3, r3, #1
 80118f6:	81a3      	strh	r3, [r4, #12]
 80118f8:	89a3      	ldrh	r3, [r4, #12]
 80118fa:	431d      	orrs	r5, r3
 80118fc:	81a5      	strh	r5, [r4, #12]
 80118fe:	e7cd      	b.n	801189c <__smakebuf_r+0x18>
 8011900:	080116f1 	.word	0x080116f1

08011904 <malloc>:
 8011904:	4b02      	ldr	r3, [pc, #8]	; (8011910 <malloc+0xc>)
 8011906:	4601      	mov	r1, r0
 8011908:	6818      	ldr	r0, [r3, #0]
 801190a:	f000 b851 	b.w	80119b0 <_malloc_r>
 801190e:	bf00      	nop
 8011910:	20000084 	.word	0x20000084

08011914 <_free_r>:
 8011914:	b538      	push	{r3, r4, r5, lr}
 8011916:	4605      	mov	r5, r0
 8011918:	2900      	cmp	r1, #0
 801191a:	d045      	beq.n	80119a8 <_free_r+0x94>
 801191c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011920:	1f0c      	subs	r4, r1, #4
 8011922:	2b00      	cmp	r3, #0
 8011924:	bfb8      	it	lt
 8011926:	18e4      	addlt	r4, r4, r3
 8011928:	f000 fc0e 	bl	8012148 <__malloc_lock>
 801192c:	4a1f      	ldr	r2, [pc, #124]	; (80119ac <_free_r+0x98>)
 801192e:	6813      	ldr	r3, [r2, #0]
 8011930:	4610      	mov	r0, r2
 8011932:	b933      	cbnz	r3, 8011942 <_free_r+0x2e>
 8011934:	6063      	str	r3, [r4, #4]
 8011936:	6014      	str	r4, [r2, #0]
 8011938:	4628      	mov	r0, r5
 801193a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801193e:	f000 bc04 	b.w	801214a <__malloc_unlock>
 8011942:	42a3      	cmp	r3, r4
 8011944:	d90c      	bls.n	8011960 <_free_r+0x4c>
 8011946:	6821      	ldr	r1, [r4, #0]
 8011948:	1862      	adds	r2, r4, r1
 801194a:	4293      	cmp	r3, r2
 801194c:	bf04      	itt	eq
 801194e:	681a      	ldreq	r2, [r3, #0]
 8011950:	685b      	ldreq	r3, [r3, #4]
 8011952:	6063      	str	r3, [r4, #4]
 8011954:	bf04      	itt	eq
 8011956:	1852      	addeq	r2, r2, r1
 8011958:	6022      	streq	r2, [r4, #0]
 801195a:	6004      	str	r4, [r0, #0]
 801195c:	e7ec      	b.n	8011938 <_free_r+0x24>
 801195e:	4613      	mov	r3, r2
 8011960:	685a      	ldr	r2, [r3, #4]
 8011962:	b10a      	cbz	r2, 8011968 <_free_r+0x54>
 8011964:	42a2      	cmp	r2, r4
 8011966:	d9fa      	bls.n	801195e <_free_r+0x4a>
 8011968:	6819      	ldr	r1, [r3, #0]
 801196a:	1858      	adds	r0, r3, r1
 801196c:	42a0      	cmp	r0, r4
 801196e:	d10b      	bne.n	8011988 <_free_r+0x74>
 8011970:	6820      	ldr	r0, [r4, #0]
 8011972:	4401      	add	r1, r0
 8011974:	1858      	adds	r0, r3, r1
 8011976:	4282      	cmp	r2, r0
 8011978:	6019      	str	r1, [r3, #0]
 801197a:	d1dd      	bne.n	8011938 <_free_r+0x24>
 801197c:	6810      	ldr	r0, [r2, #0]
 801197e:	6852      	ldr	r2, [r2, #4]
 8011980:	605a      	str	r2, [r3, #4]
 8011982:	4401      	add	r1, r0
 8011984:	6019      	str	r1, [r3, #0]
 8011986:	e7d7      	b.n	8011938 <_free_r+0x24>
 8011988:	d902      	bls.n	8011990 <_free_r+0x7c>
 801198a:	230c      	movs	r3, #12
 801198c:	602b      	str	r3, [r5, #0]
 801198e:	e7d3      	b.n	8011938 <_free_r+0x24>
 8011990:	6820      	ldr	r0, [r4, #0]
 8011992:	1821      	adds	r1, r4, r0
 8011994:	428a      	cmp	r2, r1
 8011996:	bf04      	itt	eq
 8011998:	6811      	ldreq	r1, [r2, #0]
 801199a:	6852      	ldreq	r2, [r2, #4]
 801199c:	6062      	str	r2, [r4, #4]
 801199e:	bf04      	itt	eq
 80119a0:	1809      	addeq	r1, r1, r0
 80119a2:	6021      	streq	r1, [r4, #0]
 80119a4:	605c      	str	r4, [r3, #4]
 80119a6:	e7c7      	b.n	8011938 <_free_r+0x24>
 80119a8:	bd38      	pop	{r3, r4, r5, pc}
 80119aa:	bf00      	nop
 80119ac:	20000118 	.word	0x20000118

080119b0 <_malloc_r>:
 80119b0:	b570      	push	{r4, r5, r6, lr}
 80119b2:	1ccd      	adds	r5, r1, #3
 80119b4:	f025 0503 	bic.w	r5, r5, #3
 80119b8:	3508      	adds	r5, #8
 80119ba:	2d0c      	cmp	r5, #12
 80119bc:	bf38      	it	cc
 80119be:	250c      	movcc	r5, #12
 80119c0:	2d00      	cmp	r5, #0
 80119c2:	4606      	mov	r6, r0
 80119c4:	db01      	blt.n	80119ca <_malloc_r+0x1a>
 80119c6:	42a9      	cmp	r1, r5
 80119c8:	d903      	bls.n	80119d2 <_malloc_r+0x22>
 80119ca:	230c      	movs	r3, #12
 80119cc:	6033      	str	r3, [r6, #0]
 80119ce:	2000      	movs	r0, #0
 80119d0:	bd70      	pop	{r4, r5, r6, pc}
 80119d2:	f000 fbb9 	bl	8012148 <__malloc_lock>
 80119d6:	4a21      	ldr	r2, [pc, #132]	; (8011a5c <_malloc_r+0xac>)
 80119d8:	6814      	ldr	r4, [r2, #0]
 80119da:	4621      	mov	r1, r4
 80119dc:	b991      	cbnz	r1, 8011a04 <_malloc_r+0x54>
 80119de:	4c20      	ldr	r4, [pc, #128]	; (8011a60 <_malloc_r+0xb0>)
 80119e0:	6823      	ldr	r3, [r4, #0]
 80119e2:	b91b      	cbnz	r3, 80119ec <_malloc_r+0x3c>
 80119e4:	4630      	mov	r0, r6
 80119e6:	f000 fb05 	bl	8011ff4 <_sbrk_r>
 80119ea:	6020      	str	r0, [r4, #0]
 80119ec:	4629      	mov	r1, r5
 80119ee:	4630      	mov	r0, r6
 80119f0:	f000 fb00 	bl	8011ff4 <_sbrk_r>
 80119f4:	1c43      	adds	r3, r0, #1
 80119f6:	d124      	bne.n	8011a42 <_malloc_r+0x92>
 80119f8:	230c      	movs	r3, #12
 80119fa:	6033      	str	r3, [r6, #0]
 80119fc:	4630      	mov	r0, r6
 80119fe:	f000 fba4 	bl	801214a <__malloc_unlock>
 8011a02:	e7e4      	b.n	80119ce <_malloc_r+0x1e>
 8011a04:	680b      	ldr	r3, [r1, #0]
 8011a06:	1b5b      	subs	r3, r3, r5
 8011a08:	d418      	bmi.n	8011a3c <_malloc_r+0x8c>
 8011a0a:	2b0b      	cmp	r3, #11
 8011a0c:	d90f      	bls.n	8011a2e <_malloc_r+0x7e>
 8011a0e:	600b      	str	r3, [r1, #0]
 8011a10:	50cd      	str	r5, [r1, r3]
 8011a12:	18cc      	adds	r4, r1, r3
 8011a14:	4630      	mov	r0, r6
 8011a16:	f000 fb98 	bl	801214a <__malloc_unlock>
 8011a1a:	f104 000b 	add.w	r0, r4, #11
 8011a1e:	1d23      	adds	r3, r4, #4
 8011a20:	f020 0007 	bic.w	r0, r0, #7
 8011a24:	1ac3      	subs	r3, r0, r3
 8011a26:	d0d3      	beq.n	80119d0 <_malloc_r+0x20>
 8011a28:	425a      	negs	r2, r3
 8011a2a:	50e2      	str	r2, [r4, r3]
 8011a2c:	e7d0      	b.n	80119d0 <_malloc_r+0x20>
 8011a2e:	428c      	cmp	r4, r1
 8011a30:	684b      	ldr	r3, [r1, #4]
 8011a32:	bf16      	itet	ne
 8011a34:	6063      	strne	r3, [r4, #4]
 8011a36:	6013      	streq	r3, [r2, #0]
 8011a38:	460c      	movne	r4, r1
 8011a3a:	e7eb      	b.n	8011a14 <_malloc_r+0x64>
 8011a3c:	460c      	mov	r4, r1
 8011a3e:	6849      	ldr	r1, [r1, #4]
 8011a40:	e7cc      	b.n	80119dc <_malloc_r+0x2c>
 8011a42:	1cc4      	adds	r4, r0, #3
 8011a44:	f024 0403 	bic.w	r4, r4, #3
 8011a48:	42a0      	cmp	r0, r4
 8011a4a:	d005      	beq.n	8011a58 <_malloc_r+0xa8>
 8011a4c:	1a21      	subs	r1, r4, r0
 8011a4e:	4630      	mov	r0, r6
 8011a50:	f000 fad0 	bl	8011ff4 <_sbrk_r>
 8011a54:	3001      	adds	r0, #1
 8011a56:	d0cf      	beq.n	80119f8 <_malloc_r+0x48>
 8011a58:	6025      	str	r5, [r4, #0]
 8011a5a:	e7db      	b.n	8011a14 <_malloc_r+0x64>
 8011a5c:	20000118 	.word	0x20000118
 8011a60:	2000011c 	.word	0x2000011c

08011a64 <__sfputc_r>:
 8011a64:	6893      	ldr	r3, [r2, #8]
 8011a66:	3b01      	subs	r3, #1
 8011a68:	2b00      	cmp	r3, #0
 8011a6a:	b410      	push	{r4}
 8011a6c:	6093      	str	r3, [r2, #8]
 8011a6e:	da08      	bge.n	8011a82 <__sfputc_r+0x1e>
 8011a70:	6994      	ldr	r4, [r2, #24]
 8011a72:	42a3      	cmp	r3, r4
 8011a74:	db01      	blt.n	8011a7a <__sfputc_r+0x16>
 8011a76:	290a      	cmp	r1, #10
 8011a78:	d103      	bne.n	8011a82 <__sfputc_r+0x1e>
 8011a7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a7e:	f7ff bca3 	b.w	80113c8 <__swbuf_r>
 8011a82:	6813      	ldr	r3, [r2, #0]
 8011a84:	1c58      	adds	r0, r3, #1
 8011a86:	6010      	str	r0, [r2, #0]
 8011a88:	7019      	strb	r1, [r3, #0]
 8011a8a:	4608      	mov	r0, r1
 8011a8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a90:	4770      	bx	lr

08011a92 <__sfputs_r>:
 8011a92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a94:	4606      	mov	r6, r0
 8011a96:	460f      	mov	r7, r1
 8011a98:	4614      	mov	r4, r2
 8011a9a:	18d5      	adds	r5, r2, r3
 8011a9c:	42ac      	cmp	r4, r5
 8011a9e:	d101      	bne.n	8011aa4 <__sfputs_r+0x12>
 8011aa0:	2000      	movs	r0, #0
 8011aa2:	e007      	b.n	8011ab4 <__sfputs_r+0x22>
 8011aa4:	463a      	mov	r2, r7
 8011aa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011aaa:	4630      	mov	r0, r6
 8011aac:	f7ff ffda 	bl	8011a64 <__sfputc_r>
 8011ab0:	1c43      	adds	r3, r0, #1
 8011ab2:	d1f3      	bne.n	8011a9c <__sfputs_r+0xa>
 8011ab4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011ab8 <_vfiprintf_r>:
 8011ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011abc:	460c      	mov	r4, r1
 8011abe:	b09d      	sub	sp, #116	; 0x74
 8011ac0:	4617      	mov	r7, r2
 8011ac2:	461d      	mov	r5, r3
 8011ac4:	4606      	mov	r6, r0
 8011ac6:	b118      	cbz	r0, 8011ad0 <_vfiprintf_r+0x18>
 8011ac8:	6983      	ldr	r3, [r0, #24]
 8011aca:	b90b      	cbnz	r3, 8011ad0 <_vfiprintf_r+0x18>
 8011acc:	f7ff fe2c 	bl	8011728 <__sinit>
 8011ad0:	4b7c      	ldr	r3, [pc, #496]	; (8011cc4 <_vfiprintf_r+0x20c>)
 8011ad2:	429c      	cmp	r4, r3
 8011ad4:	d158      	bne.n	8011b88 <_vfiprintf_r+0xd0>
 8011ad6:	6874      	ldr	r4, [r6, #4]
 8011ad8:	89a3      	ldrh	r3, [r4, #12]
 8011ada:	0718      	lsls	r0, r3, #28
 8011adc:	d55e      	bpl.n	8011b9c <_vfiprintf_r+0xe4>
 8011ade:	6923      	ldr	r3, [r4, #16]
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d05b      	beq.n	8011b9c <_vfiprintf_r+0xe4>
 8011ae4:	2300      	movs	r3, #0
 8011ae6:	9309      	str	r3, [sp, #36]	; 0x24
 8011ae8:	2320      	movs	r3, #32
 8011aea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011aee:	2330      	movs	r3, #48	; 0x30
 8011af0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011af4:	9503      	str	r5, [sp, #12]
 8011af6:	f04f 0b01 	mov.w	fp, #1
 8011afa:	46b8      	mov	r8, r7
 8011afc:	4645      	mov	r5, r8
 8011afe:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011b02:	b10b      	cbz	r3, 8011b08 <_vfiprintf_r+0x50>
 8011b04:	2b25      	cmp	r3, #37	; 0x25
 8011b06:	d154      	bne.n	8011bb2 <_vfiprintf_r+0xfa>
 8011b08:	ebb8 0a07 	subs.w	sl, r8, r7
 8011b0c:	d00b      	beq.n	8011b26 <_vfiprintf_r+0x6e>
 8011b0e:	4653      	mov	r3, sl
 8011b10:	463a      	mov	r2, r7
 8011b12:	4621      	mov	r1, r4
 8011b14:	4630      	mov	r0, r6
 8011b16:	f7ff ffbc 	bl	8011a92 <__sfputs_r>
 8011b1a:	3001      	adds	r0, #1
 8011b1c:	f000 80c2 	beq.w	8011ca4 <_vfiprintf_r+0x1ec>
 8011b20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011b22:	4453      	add	r3, sl
 8011b24:	9309      	str	r3, [sp, #36]	; 0x24
 8011b26:	f898 3000 	ldrb.w	r3, [r8]
 8011b2a:	2b00      	cmp	r3, #0
 8011b2c:	f000 80ba 	beq.w	8011ca4 <_vfiprintf_r+0x1ec>
 8011b30:	2300      	movs	r3, #0
 8011b32:	f04f 32ff 	mov.w	r2, #4294967295
 8011b36:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011b3a:	9304      	str	r3, [sp, #16]
 8011b3c:	9307      	str	r3, [sp, #28]
 8011b3e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011b42:	931a      	str	r3, [sp, #104]	; 0x68
 8011b44:	46a8      	mov	r8, r5
 8011b46:	2205      	movs	r2, #5
 8011b48:	f818 1b01 	ldrb.w	r1, [r8], #1
 8011b4c:	485e      	ldr	r0, [pc, #376]	; (8011cc8 <_vfiprintf_r+0x210>)
 8011b4e:	f7ee fb3f 	bl	80001d0 <memchr>
 8011b52:	9b04      	ldr	r3, [sp, #16]
 8011b54:	bb78      	cbnz	r0, 8011bb6 <_vfiprintf_r+0xfe>
 8011b56:	06d9      	lsls	r1, r3, #27
 8011b58:	bf44      	itt	mi
 8011b5a:	2220      	movmi	r2, #32
 8011b5c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011b60:	071a      	lsls	r2, r3, #28
 8011b62:	bf44      	itt	mi
 8011b64:	222b      	movmi	r2, #43	; 0x2b
 8011b66:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011b6a:	782a      	ldrb	r2, [r5, #0]
 8011b6c:	2a2a      	cmp	r2, #42	; 0x2a
 8011b6e:	d02a      	beq.n	8011bc6 <_vfiprintf_r+0x10e>
 8011b70:	9a07      	ldr	r2, [sp, #28]
 8011b72:	46a8      	mov	r8, r5
 8011b74:	2000      	movs	r0, #0
 8011b76:	250a      	movs	r5, #10
 8011b78:	4641      	mov	r1, r8
 8011b7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011b7e:	3b30      	subs	r3, #48	; 0x30
 8011b80:	2b09      	cmp	r3, #9
 8011b82:	d969      	bls.n	8011c58 <_vfiprintf_r+0x1a0>
 8011b84:	b360      	cbz	r0, 8011be0 <_vfiprintf_r+0x128>
 8011b86:	e024      	b.n	8011bd2 <_vfiprintf_r+0x11a>
 8011b88:	4b50      	ldr	r3, [pc, #320]	; (8011ccc <_vfiprintf_r+0x214>)
 8011b8a:	429c      	cmp	r4, r3
 8011b8c:	d101      	bne.n	8011b92 <_vfiprintf_r+0xda>
 8011b8e:	68b4      	ldr	r4, [r6, #8]
 8011b90:	e7a2      	b.n	8011ad8 <_vfiprintf_r+0x20>
 8011b92:	4b4f      	ldr	r3, [pc, #316]	; (8011cd0 <_vfiprintf_r+0x218>)
 8011b94:	429c      	cmp	r4, r3
 8011b96:	bf08      	it	eq
 8011b98:	68f4      	ldreq	r4, [r6, #12]
 8011b9a:	e79d      	b.n	8011ad8 <_vfiprintf_r+0x20>
 8011b9c:	4621      	mov	r1, r4
 8011b9e:	4630      	mov	r0, r6
 8011ba0:	f7ff fc64 	bl	801146c <__swsetup_r>
 8011ba4:	2800      	cmp	r0, #0
 8011ba6:	d09d      	beq.n	8011ae4 <_vfiprintf_r+0x2c>
 8011ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8011bac:	b01d      	add	sp, #116	; 0x74
 8011bae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011bb2:	46a8      	mov	r8, r5
 8011bb4:	e7a2      	b.n	8011afc <_vfiprintf_r+0x44>
 8011bb6:	4a44      	ldr	r2, [pc, #272]	; (8011cc8 <_vfiprintf_r+0x210>)
 8011bb8:	1a80      	subs	r0, r0, r2
 8011bba:	fa0b f000 	lsl.w	r0, fp, r0
 8011bbe:	4318      	orrs	r0, r3
 8011bc0:	9004      	str	r0, [sp, #16]
 8011bc2:	4645      	mov	r5, r8
 8011bc4:	e7be      	b.n	8011b44 <_vfiprintf_r+0x8c>
 8011bc6:	9a03      	ldr	r2, [sp, #12]
 8011bc8:	1d11      	adds	r1, r2, #4
 8011bca:	6812      	ldr	r2, [r2, #0]
 8011bcc:	9103      	str	r1, [sp, #12]
 8011bce:	2a00      	cmp	r2, #0
 8011bd0:	db01      	blt.n	8011bd6 <_vfiprintf_r+0x11e>
 8011bd2:	9207      	str	r2, [sp, #28]
 8011bd4:	e004      	b.n	8011be0 <_vfiprintf_r+0x128>
 8011bd6:	4252      	negs	r2, r2
 8011bd8:	f043 0302 	orr.w	r3, r3, #2
 8011bdc:	9207      	str	r2, [sp, #28]
 8011bde:	9304      	str	r3, [sp, #16]
 8011be0:	f898 3000 	ldrb.w	r3, [r8]
 8011be4:	2b2e      	cmp	r3, #46	; 0x2e
 8011be6:	d10e      	bne.n	8011c06 <_vfiprintf_r+0x14e>
 8011be8:	f898 3001 	ldrb.w	r3, [r8, #1]
 8011bec:	2b2a      	cmp	r3, #42	; 0x2a
 8011bee:	d138      	bne.n	8011c62 <_vfiprintf_r+0x1aa>
 8011bf0:	9b03      	ldr	r3, [sp, #12]
 8011bf2:	1d1a      	adds	r2, r3, #4
 8011bf4:	681b      	ldr	r3, [r3, #0]
 8011bf6:	9203      	str	r2, [sp, #12]
 8011bf8:	2b00      	cmp	r3, #0
 8011bfa:	bfb8      	it	lt
 8011bfc:	f04f 33ff 	movlt.w	r3, #4294967295
 8011c00:	f108 0802 	add.w	r8, r8, #2
 8011c04:	9305      	str	r3, [sp, #20]
 8011c06:	4d33      	ldr	r5, [pc, #204]	; (8011cd4 <_vfiprintf_r+0x21c>)
 8011c08:	f898 1000 	ldrb.w	r1, [r8]
 8011c0c:	2203      	movs	r2, #3
 8011c0e:	4628      	mov	r0, r5
 8011c10:	f7ee fade 	bl	80001d0 <memchr>
 8011c14:	b140      	cbz	r0, 8011c28 <_vfiprintf_r+0x170>
 8011c16:	2340      	movs	r3, #64	; 0x40
 8011c18:	1b40      	subs	r0, r0, r5
 8011c1a:	fa03 f000 	lsl.w	r0, r3, r0
 8011c1e:	9b04      	ldr	r3, [sp, #16]
 8011c20:	4303      	orrs	r3, r0
 8011c22:	f108 0801 	add.w	r8, r8, #1
 8011c26:	9304      	str	r3, [sp, #16]
 8011c28:	f898 1000 	ldrb.w	r1, [r8]
 8011c2c:	482a      	ldr	r0, [pc, #168]	; (8011cd8 <_vfiprintf_r+0x220>)
 8011c2e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011c32:	2206      	movs	r2, #6
 8011c34:	f108 0701 	add.w	r7, r8, #1
 8011c38:	f7ee faca 	bl	80001d0 <memchr>
 8011c3c:	2800      	cmp	r0, #0
 8011c3e:	d037      	beq.n	8011cb0 <_vfiprintf_r+0x1f8>
 8011c40:	4b26      	ldr	r3, [pc, #152]	; (8011cdc <_vfiprintf_r+0x224>)
 8011c42:	bb1b      	cbnz	r3, 8011c8c <_vfiprintf_r+0x1d4>
 8011c44:	9b03      	ldr	r3, [sp, #12]
 8011c46:	3307      	adds	r3, #7
 8011c48:	f023 0307 	bic.w	r3, r3, #7
 8011c4c:	3308      	adds	r3, #8
 8011c4e:	9303      	str	r3, [sp, #12]
 8011c50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011c52:	444b      	add	r3, r9
 8011c54:	9309      	str	r3, [sp, #36]	; 0x24
 8011c56:	e750      	b.n	8011afa <_vfiprintf_r+0x42>
 8011c58:	fb05 3202 	mla	r2, r5, r2, r3
 8011c5c:	2001      	movs	r0, #1
 8011c5e:	4688      	mov	r8, r1
 8011c60:	e78a      	b.n	8011b78 <_vfiprintf_r+0xc0>
 8011c62:	2300      	movs	r3, #0
 8011c64:	f108 0801 	add.w	r8, r8, #1
 8011c68:	9305      	str	r3, [sp, #20]
 8011c6a:	4619      	mov	r1, r3
 8011c6c:	250a      	movs	r5, #10
 8011c6e:	4640      	mov	r0, r8
 8011c70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011c74:	3a30      	subs	r2, #48	; 0x30
 8011c76:	2a09      	cmp	r2, #9
 8011c78:	d903      	bls.n	8011c82 <_vfiprintf_r+0x1ca>
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	d0c3      	beq.n	8011c06 <_vfiprintf_r+0x14e>
 8011c7e:	9105      	str	r1, [sp, #20]
 8011c80:	e7c1      	b.n	8011c06 <_vfiprintf_r+0x14e>
 8011c82:	fb05 2101 	mla	r1, r5, r1, r2
 8011c86:	2301      	movs	r3, #1
 8011c88:	4680      	mov	r8, r0
 8011c8a:	e7f0      	b.n	8011c6e <_vfiprintf_r+0x1b6>
 8011c8c:	ab03      	add	r3, sp, #12
 8011c8e:	9300      	str	r3, [sp, #0]
 8011c90:	4622      	mov	r2, r4
 8011c92:	4b13      	ldr	r3, [pc, #76]	; (8011ce0 <_vfiprintf_r+0x228>)
 8011c94:	a904      	add	r1, sp, #16
 8011c96:	4630      	mov	r0, r6
 8011c98:	f3af 8000 	nop.w
 8011c9c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011ca0:	4681      	mov	r9, r0
 8011ca2:	d1d5      	bne.n	8011c50 <_vfiprintf_r+0x198>
 8011ca4:	89a3      	ldrh	r3, [r4, #12]
 8011ca6:	065b      	lsls	r3, r3, #25
 8011ca8:	f53f af7e 	bmi.w	8011ba8 <_vfiprintf_r+0xf0>
 8011cac:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011cae:	e77d      	b.n	8011bac <_vfiprintf_r+0xf4>
 8011cb0:	ab03      	add	r3, sp, #12
 8011cb2:	9300      	str	r3, [sp, #0]
 8011cb4:	4622      	mov	r2, r4
 8011cb6:	4b0a      	ldr	r3, [pc, #40]	; (8011ce0 <_vfiprintf_r+0x228>)
 8011cb8:	a904      	add	r1, sp, #16
 8011cba:	4630      	mov	r0, r6
 8011cbc:	f000 f888 	bl	8011dd0 <_printf_i>
 8011cc0:	e7ec      	b.n	8011c9c <_vfiprintf_r+0x1e4>
 8011cc2:	bf00      	nop
 8011cc4:	080128a0 	.word	0x080128a0
 8011cc8:	080128e0 	.word	0x080128e0
 8011ccc:	080128c0 	.word	0x080128c0
 8011cd0:	08012880 	.word	0x08012880
 8011cd4:	080128e6 	.word	0x080128e6
 8011cd8:	080128ea 	.word	0x080128ea
 8011cdc:	00000000 	.word	0x00000000
 8011ce0:	08011a93 	.word	0x08011a93

08011ce4 <_printf_common>:
 8011ce4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011ce8:	4691      	mov	r9, r2
 8011cea:	461f      	mov	r7, r3
 8011cec:	688a      	ldr	r2, [r1, #8]
 8011cee:	690b      	ldr	r3, [r1, #16]
 8011cf0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011cf4:	4293      	cmp	r3, r2
 8011cf6:	bfb8      	it	lt
 8011cf8:	4613      	movlt	r3, r2
 8011cfa:	f8c9 3000 	str.w	r3, [r9]
 8011cfe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011d02:	4606      	mov	r6, r0
 8011d04:	460c      	mov	r4, r1
 8011d06:	b112      	cbz	r2, 8011d0e <_printf_common+0x2a>
 8011d08:	3301      	adds	r3, #1
 8011d0a:	f8c9 3000 	str.w	r3, [r9]
 8011d0e:	6823      	ldr	r3, [r4, #0]
 8011d10:	0699      	lsls	r1, r3, #26
 8011d12:	bf42      	ittt	mi
 8011d14:	f8d9 3000 	ldrmi.w	r3, [r9]
 8011d18:	3302      	addmi	r3, #2
 8011d1a:	f8c9 3000 	strmi.w	r3, [r9]
 8011d1e:	6825      	ldr	r5, [r4, #0]
 8011d20:	f015 0506 	ands.w	r5, r5, #6
 8011d24:	d107      	bne.n	8011d36 <_printf_common+0x52>
 8011d26:	f104 0a19 	add.w	sl, r4, #25
 8011d2a:	68e3      	ldr	r3, [r4, #12]
 8011d2c:	f8d9 2000 	ldr.w	r2, [r9]
 8011d30:	1a9b      	subs	r3, r3, r2
 8011d32:	42ab      	cmp	r3, r5
 8011d34:	dc28      	bgt.n	8011d88 <_printf_common+0xa4>
 8011d36:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8011d3a:	6822      	ldr	r2, [r4, #0]
 8011d3c:	3300      	adds	r3, #0
 8011d3e:	bf18      	it	ne
 8011d40:	2301      	movne	r3, #1
 8011d42:	0692      	lsls	r2, r2, #26
 8011d44:	d42d      	bmi.n	8011da2 <_printf_common+0xbe>
 8011d46:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011d4a:	4639      	mov	r1, r7
 8011d4c:	4630      	mov	r0, r6
 8011d4e:	47c0      	blx	r8
 8011d50:	3001      	adds	r0, #1
 8011d52:	d020      	beq.n	8011d96 <_printf_common+0xb2>
 8011d54:	6823      	ldr	r3, [r4, #0]
 8011d56:	68e5      	ldr	r5, [r4, #12]
 8011d58:	f8d9 2000 	ldr.w	r2, [r9]
 8011d5c:	f003 0306 	and.w	r3, r3, #6
 8011d60:	2b04      	cmp	r3, #4
 8011d62:	bf08      	it	eq
 8011d64:	1aad      	subeq	r5, r5, r2
 8011d66:	68a3      	ldr	r3, [r4, #8]
 8011d68:	6922      	ldr	r2, [r4, #16]
 8011d6a:	bf0c      	ite	eq
 8011d6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011d70:	2500      	movne	r5, #0
 8011d72:	4293      	cmp	r3, r2
 8011d74:	bfc4      	itt	gt
 8011d76:	1a9b      	subgt	r3, r3, r2
 8011d78:	18ed      	addgt	r5, r5, r3
 8011d7a:	f04f 0900 	mov.w	r9, #0
 8011d7e:	341a      	adds	r4, #26
 8011d80:	454d      	cmp	r5, r9
 8011d82:	d11a      	bne.n	8011dba <_printf_common+0xd6>
 8011d84:	2000      	movs	r0, #0
 8011d86:	e008      	b.n	8011d9a <_printf_common+0xb6>
 8011d88:	2301      	movs	r3, #1
 8011d8a:	4652      	mov	r2, sl
 8011d8c:	4639      	mov	r1, r7
 8011d8e:	4630      	mov	r0, r6
 8011d90:	47c0      	blx	r8
 8011d92:	3001      	adds	r0, #1
 8011d94:	d103      	bne.n	8011d9e <_printf_common+0xba>
 8011d96:	f04f 30ff 	mov.w	r0, #4294967295
 8011d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d9e:	3501      	adds	r5, #1
 8011da0:	e7c3      	b.n	8011d2a <_printf_common+0x46>
 8011da2:	18e1      	adds	r1, r4, r3
 8011da4:	1c5a      	adds	r2, r3, #1
 8011da6:	2030      	movs	r0, #48	; 0x30
 8011da8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011dac:	4422      	add	r2, r4
 8011dae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011db2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011db6:	3302      	adds	r3, #2
 8011db8:	e7c5      	b.n	8011d46 <_printf_common+0x62>
 8011dba:	2301      	movs	r3, #1
 8011dbc:	4622      	mov	r2, r4
 8011dbe:	4639      	mov	r1, r7
 8011dc0:	4630      	mov	r0, r6
 8011dc2:	47c0      	blx	r8
 8011dc4:	3001      	adds	r0, #1
 8011dc6:	d0e6      	beq.n	8011d96 <_printf_common+0xb2>
 8011dc8:	f109 0901 	add.w	r9, r9, #1
 8011dcc:	e7d8      	b.n	8011d80 <_printf_common+0x9c>
	...

08011dd0 <_printf_i>:
 8011dd0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011dd4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8011dd8:	460c      	mov	r4, r1
 8011dda:	7e09      	ldrb	r1, [r1, #24]
 8011ddc:	b085      	sub	sp, #20
 8011dde:	296e      	cmp	r1, #110	; 0x6e
 8011de0:	4617      	mov	r7, r2
 8011de2:	4606      	mov	r6, r0
 8011de4:	4698      	mov	r8, r3
 8011de6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011de8:	f000 80b3 	beq.w	8011f52 <_printf_i+0x182>
 8011dec:	d822      	bhi.n	8011e34 <_printf_i+0x64>
 8011dee:	2963      	cmp	r1, #99	; 0x63
 8011df0:	d036      	beq.n	8011e60 <_printf_i+0x90>
 8011df2:	d80a      	bhi.n	8011e0a <_printf_i+0x3a>
 8011df4:	2900      	cmp	r1, #0
 8011df6:	f000 80b9 	beq.w	8011f6c <_printf_i+0x19c>
 8011dfa:	2958      	cmp	r1, #88	; 0x58
 8011dfc:	f000 8083 	beq.w	8011f06 <_printf_i+0x136>
 8011e00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011e04:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8011e08:	e032      	b.n	8011e70 <_printf_i+0xa0>
 8011e0a:	2964      	cmp	r1, #100	; 0x64
 8011e0c:	d001      	beq.n	8011e12 <_printf_i+0x42>
 8011e0e:	2969      	cmp	r1, #105	; 0x69
 8011e10:	d1f6      	bne.n	8011e00 <_printf_i+0x30>
 8011e12:	6820      	ldr	r0, [r4, #0]
 8011e14:	6813      	ldr	r3, [r2, #0]
 8011e16:	0605      	lsls	r5, r0, #24
 8011e18:	f103 0104 	add.w	r1, r3, #4
 8011e1c:	d52a      	bpl.n	8011e74 <_printf_i+0xa4>
 8011e1e:	681b      	ldr	r3, [r3, #0]
 8011e20:	6011      	str	r1, [r2, #0]
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	da03      	bge.n	8011e2e <_printf_i+0x5e>
 8011e26:	222d      	movs	r2, #45	; 0x2d
 8011e28:	425b      	negs	r3, r3
 8011e2a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8011e2e:	486f      	ldr	r0, [pc, #444]	; (8011fec <_printf_i+0x21c>)
 8011e30:	220a      	movs	r2, #10
 8011e32:	e039      	b.n	8011ea8 <_printf_i+0xd8>
 8011e34:	2973      	cmp	r1, #115	; 0x73
 8011e36:	f000 809d 	beq.w	8011f74 <_printf_i+0x1a4>
 8011e3a:	d808      	bhi.n	8011e4e <_printf_i+0x7e>
 8011e3c:	296f      	cmp	r1, #111	; 0x6f
 8011e3e:	d020      	beq.n	8011e82 <_printf_i+0xb2>
 8011e40:	2970      	cmp	r1, #112	; 0x70
 8011e42:	d1dd      	bne.n	8011e00 <_printf_i+0x30>
 8011e44:	6823      	ldr	r3, [r4, #0]
 8011e46:	f043 0320 	orr.w	r3, r3, #32
 8011e4a:	6023      	str	r3, [r4, #0]
 8011e4c:	e003      	b.n	8011e56 <_printf_i+0x86>
 8011e4e:	2975      	cmp	r1, #117	; 0x75
 8011e50:	d017      	beq.n	8011e82 <_printf_i+0xb2>
 8011e52:	2978      	cmp	r1, #120	; 0x78
 8011e54:	d1d4      	bne.n	8011e00 <_printf_i+0x30>
 8011e56:	2378      	movs	r3, #120	; 0x78
 8011e58:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011e5c:	4864      	ldr	r0, [pc, #400]	; (8011ff0 <_printf_i+0x220>)
 8011e5e:	e055      	b.n	8011f0c <_printf_i+0x13c>
 8011e60:	6813      	ldr	r3, [r2, #0]
 8011e62:	1d19      	adds	r1, r3, #4
 8011e64:	681b      	ldr	r3, [r3, #0]
 8011e66:	6011      	str	r1, [r2, #0]
 8011e68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011e6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011e70:	2301      	movs	r3, #1
 8011e72:	e08c      	b.n	8011f8e <_printf_i+0x1be>
 8011e74:	681b      	ldr	r3, [r3, #0]
 8011e76:	6011      	str	r1, [r2, #0]
 8011e78:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011e7c:	bf18      	it	ne
 8011e7e:	b21b      	sxthne	r3, r3
 8011e80:	e7cf      	b.n	8011e22 <_printf_i+0x52>
 8011e82:	6813      	ldr	r3, [r2, #0]
 8011e84:	6825      	ldr	r5, [r4, #0]
 8011e86:	1d18      	adds	r0, r3, #4
 8011e88:	6010      	str	r0, [r2, #0]
 8011e8a:	0628      	lsls	r0, r5, #24
 8011e8c:	d501      	bpl.n	8011e92 <_printf_i+0xc2>
 8011e8e:	681b      	ldr	r3, [r3, #0]
 8011e90:	e002      	b.n	8011e98 <_printf_i+0xc8>
 8011e92:	0668      	lsls	r0, r5, #25
 8011e94:	d5fb      	bpl.n	8011e8e <_printf_i+0xbe>
 8011e96:	881b      	ldrh	r3, [r3, #0]
 8011e98:	4854      	ldr	r0, [pc, #336]	; (8011fec <_printf_i+0x21c>)
 8011e9a:	296f      	cmp	r1, #111	; 0x6f
 8011e9c:	bf14      	ite	ne
 8011e9e:	220a      	movne	r2, #10
 8011ea0:	2208      	moveq	r2, #8
 8011ea2:	2100      	movs	r1, #0
 8011ea4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011ea8:	6865      	ldr	r5, [r4, #4]
 8011eaa:	60a5      	str	r5, [r4, #8]
 8011eac:	2d00      	cmp	r5, #0
 8011eae:	f2c0 8095 	blt.w	8011fdc <_printf_i+0x20c>
 8011eb2:	6821      	ldr	r1, [r4, #0]
 8011eb4:	f021 0104 	bic.w	r1, r1, #4
 8011eb8:	6021      	str	r1, [r4, #0]
 8011eba:	2b00      	cmp	r3, #0
 8011ebc:	d13d      	bne.n	8011f3a <_printf_i+0x16a>
 8011ebe:	2d00      	cmp	r5, #0
 8011ec0:	f040 808e 	bne.w	8011fe0 <_printf_i+0x210>
 8011ec4:	4665      	mov	r5, ip
 8011ec6:	2a08      	cmp	r2, #8
 8011ec8:	d10b      	bne.n	8011ee2 <_printf_i+0x112>
 8011eca:	6823      	ldr	r3, [r4, #0]
 8011ecc:	07db      	lsls	r3, r3, #31
 8011ece:	d508      	bpl.n	8011ee2 <_printf_i+0x112>
 8011ed0:	6923      	ldr	r3, [r4, #16]
 8011ed2:	6862      	ldr	r2, [r4, #4]
 8011ed4:	429a      	cmp	r2, r3
 8011ed6:	bfde      	ittt	le
 8011ed8:	2330      	movle	r3, #48	; 0x30
 8011eda:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011ede:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011ee2:	ebac 0305 	sub.w	r3, ip, r5
 8011ee6:	6123      	str	r3, [r4, #16]
 8011ee8:	f8cd 8000 	str.w	r8, [sp]
 8011eec:	463b      	mov	r3, r7
 8011eee:	aa03      	add	r2, sp, #12
 8011ef0:	4621      	mov	r1, r4
 8011ef2:	4630      	mov	r0, r6
 8011ef4:	f7ff fef6 	bl	8011ce4 <_printf_common>
 8011ef8:	3001      	adds	r0, #1
 8011efa:	d14d      	bne.n	8011f98 <_printf_i+0x1c8>
 8011efc:	f04f 30ff 	mov.w	r0, #4294967295
 8011f00:	b005      	add	sp, #20
 8011f02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011f06:	4839      	ldr	r0, [pc, #228]	; (8011fec <_printf_i+0x21c>)
 8011f08:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8011f0c:	6813      	ldr	r3, [r2, #0]
 8011f0e:	6821      	ldr	r1, [r4, #0]
 8011f10:	1d1d      	adds	r5, r3, #4
 8011f12:	681b      	ldr	r3, [r3, #0]
 8011f14:	6015      	str	r5, [r2, #0]
 8011f16:	060a      	lsls	r2, r1, #24
 8011f18:	d50b      	bpl.n	8011f32 <_printf_i+0x162>
 8011f1a:	07ca      	lsls	r2, r1, #31
 8011f1c:	bf44      	itt	mi
 8011f1e:	f041 0120 	orrmi.w	r1, r1, #32
 8011f22:	6021      	strmi	r1, [r4, #0]
 8011f24:	b91b      	cbnz	r3, 8011f2e <_printf_i+0x15e>
 8011f26:	6822      	ldr	r2, [r4, #0]
 8011f28:	f022 0220 	bic.w	r2, r2, #32
 8011f2c:	6022      	str	r2, [r4, #0]
 8011f2e:	2210      	movs	r2, #16
 8011f30:	e7b7      	b.n	8011ea2 <_printf_i+0xd2>
 8011f32:	064d      	lsls	r5, r1, #25
 8011f34:	bf48      	it	mi
 8011f36:	b29b      	uxthmi	r3, r3
 8011f38:	e7ef      	b.n	8011f1a <_printf_i+0x14a>
 8011f3a:	4665      	mov	r5, ip
 8011f3c:	fbb3 f1f2 	udiv	r1, r3, r2
 8011f40:	fb02 3311 	mls	r3, r2, r1, r3
 8011f44:	5cc3      	ldrb	r3, [r0, r3]
 8011f46:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8011f4a:	460b      	mov	r3, r1
 8011f4c:	2900      	cmp	r1, #0
 8011f4e:	d1f5      	bne.n	8011f3c <_printf_i+0x16c>
 8011f50:	e7b9      	b.n	8011ec6 <_printf_i+0xf6>
 8011f52:	6813      	ldr	r3, [r2, #0]
 8011f54:	6825      	ldr	r5, [r4, #0]
 8011f56:	6961      	ldr	r1, [r4, #20]
 8011f58:	1d18      	adds	r0, r3, #4
 8011f5a:	6010      	str	r0, [r2, #0]
 8011f5c:	0628      	lsls	r0, r5, #24
 8011f5e:	681b      	ldr	r3, [r3, #0]
 8011f60:	d501      	bpl.n	8011f66 <_printf_i+0x196>
 8011f62:	6019      	str	r1, [r3, #0]
 8011f64:	e002      	b.n	8011f6c <_printf_i+0x19c>
 8011f66:	066a      	lsls	r2, r5, #25
 8011f68:	d5fb      	bpl.n	8011f62 <_printf_i+0x192>
 8011f6a:	8019      	strh	r1, [r3, #0]
 8011f6c:	2300      	movs	r3, #0
 8011f6e:	6123      	str	r3, [r4, #16]
 8011f70:	4665      	mov	r5, ip
 8011f72:	e7b9      	b.n	8011ee8 <_printf_i+0x118>
 8011f74:	6813      	ldr	r3, [r2, #0]
 8011f76:	1d19      	adds	r1, r3, #4
 8011f78:	6011      	str	r1, [r2, #0]
 8011f7a:	681d      	ldr	r5, [r3, #0]
 8011f7c:	6862      	ldr	r2, [r4, #4]
 8011f7e:	2100      	movs	r1, #0
 8011f80:	4628      	mov	r0, r5
 8011f82:	f7ee f925 	bl	80001d0 <memchr>
 8011f86:	b108      	cbz	r0, 8011f8c <_printf_i+0x1bc>
 8011f88:	1b40      	subs	r0, r0, r5
 8011f8a:	6060      	str	r0, [r4, #4]
 8011f8c:	6863      	ldr	r3, [r4, #4]
 8011f8e:	6123      	str	r3, [r4, #16]
 8011f90:	2300      	movs	r3, #0
 8011f92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011f96:	e7a7      	b.n	8011ee8 <_printf_i+0x118>
 8011f98:	6923      	ldr	r3, [r4, #16]
 8011f9a:	462a      	mov	r2, r5
 8011f9c:	4639      	mov	r1, r7
 8011f9e:	4630      	mov	r0, r6
 8011fa0:	47c0      	blx	r8
 8011fa2:	3001      	adds	r0, #1
 8011fa4:	d0aa      	beq.n	8011efc <_printf_i+0x12c>
 8011fa6:	6823      	ldr	r3, [r4, #0]
 8011fa8:	079b      	lsls	r3, r3, #30
 8011faa:	d413      	bmi.n	8011fd4 <_printf_i+0x204>
 8011fac:	68e0      	ldr	r0, [r4, #12]
 8011fae:	9b03      	ldr	r3, [sp, #12]
 8011fb0:	4298      	cmp	r0, r3
 8011fb2:	bfb8      	it	lt
 8011fb4:	4618      	movlt	r0, r3
 8011fb6:	e7a3      	b.n	8011f00 <_printf_i+0x130>
 8011fb8:	2301      	movs	r3, #1
 8011fba:	464a      	mov	r2, r9
 8011fbc:	4639      	mov	r1, r7
 8011fbe:	4630      	mov	r0, r6
 8011fc0:	47c0      	blx	r8
 8011fc2:	3001      	adds	r0, #1
 8011fc4:	d09a      	beq.n	8011efc <_printf_i+0x12c>
 8011fc6:	3501      	adds	r5, #1
 8011fc8:	68e3      	ldr	r3, [r4, #12]
 8011fca:	9a03      	ldr	r2, [sp, #12]
 8011fcc:	1a9b      	subs	r3, r3, r2
 8011fce:	42ab      	cmp	r3, r5
 8011fd0:	dcf2      	bgt.n	8011fb8 <_printf_i+0x1e8>
 8011fd2:	e7eb      	b.n	8011fac <_printf_i+0x1dc>
 8011fd4:	2500      	movs	r5, #0
 8011fd6:	f104 0919 	add.w	r9, r4, #25
 8011fda:	e7f5      	b.n	8011fc8 <_printf_i+0x1f8>
 8011fdc:	2b00      	cmp	r3, #0
 8011fde:	d1ac      	bne.n	8011f3a <_printf_i+0x16a>
 8011fe0:	7803      	ldrb	r3, [r0, #0]
 8011fe2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011fe6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011fea:	e76c      	b.n	8011ec6 <_printf_i+0xf6>
 8011fec:	080128f1 	.word	0x080128f1
 8011ff0:	08012902 	.word	0x08012902

08011ff4 <_sbrk_r>:
 8011ff4:	b538      	push	{r3, r4, r5, lr}
 8011ff6:	4c06      	ldr	r4, [pc, #24]	; (8012010 <_sbrk_r+0x1c>)
 8011ff8:	2300      	movs	r3, #0
 8011ffa:	4605      	mov	r5, r0
 8011ffc:	4608      	mov	r0, r1
 8011ffe:	6023      	str	r3, [r4, #0]
 8012000:	f7fe fff2 	bl	8010fe8 <_sbrk>
 8012004:	1c43      	adds	r3, r0, #1
 8012006:	d102      	bne.n	801200e <_sbrk_r+0x1a>
 8012008:	6823      	ldr	r3, [r4, #0]
 801200a:	b103      	cbz	r3, 801200e <_sbrk_r+0x1a>
 801200c:	602b      	str	r3, [r5, #0]
 801200e:	bd38      	pop	{r3, r4, r5, pc}
 8012010:	200015d8 	.word	0x200015d8

08012014 <__sread>:
 8012014:	b510      	push	{r4, lr}
 8012016:	460c      	mov	r4, r1
 8012018:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801201c:	f000 f896 	bl	801214c <_read_r>
 8012020:	2800      	cmp	r0, #0
 8012022:	bfab      	itete	ge
 8012024:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012026:	89a3      	ldrhlt	r3, [r4, #12]
 8012028:	181b      	addge	r3, r3, r0
 801202a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801202e:	bfac      	ite	ge
 8012030:	6563      	strge	r3, [r4, #84]	; 0x54
 8012032:	81a3      	strhlt	r3, [r4, #12]
 8012034:	bd10      	pop	{r4, pc}

08012036 <__swrite>:
 8012036:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801203a:	461f      	mov	r7, r3
 801203c:	898b      	ldrh	r3, [r1, #12]
 801203e:	05db      	lsls	r3, r3, #23
 8012040:	4605      	mov	r5, r0
 8012042:	460c      	mov	r4, r1
 8012044:	4616      	mov	r6, r2
 8012046:	d505      	bpl.n	8012054 <__swrite+0x1e>
 8012048:	2302      	movs	r3, #2
 801204a:	2200      	movs	r2, #0
 801204c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012050:	f000 f868 	bl	8012124 <_lseek_r>
 8012054:	89a3      	ldrh	r3, [r4, #12]
 8012056:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801205a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801205e:	81a3      	strh	r3, [r4, #12]
 8012060:	4632      	mov	r2, r6
 8012062:	463b      	mov	r3, r7
 8012064:	4628      	mov	r0, r5
 8012066:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801206a:	f000 b817 	b.w	801209c <_write_r>

0801206e <__sseek>:
 801206e:	b510      	push	{r4, lr}
 8012070:	460c      	mov	r4, r1
 8012072:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012076:	f000 f855 	bl	8012124 <_lseek_r>
 801207a:	1c43      	adds	r3, r0, #1
 801207c:	89a3      	ldrh	r3, [r4, #12]
 801207e:	bf15      	itete	ne
 8012080:	6560      	strne	r0, [r4, #84]	; 0x54
 8012082:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012086:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801208a:	81a3      	strheq	r3, [r4, #12]
 801208c:	bf18      	it	ne
 801208e:	81a3      	strhne	r3, [r4, #12]
 8012090:	bd10      	pop	{r4, pc}

08012092 <__sclose>:
 8012092:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012096:	f000 b813 	b.w	80120c0 <_close_r>
	...

0801209c <_write_r>:
 801209c:	b538      	push	{r3, r4, r5, lr}
 801209e:	4c07      	ldr	r4, [pc, #28]	; (80120bc <_write_r+0x20>)
 80120a0:	4605      	mov	r5, r0
 80120a2:	4608      	mov	r0, r1
 80120a4:	4611      	mov	r1, r2
 80120a6:	2200      	movs	r2, #0
 80120a8:	6022      	str	r2, [r4, #0]
 80120aa:	461a      	mov	r2, r3
 80120ac:	f7fe ff4b 	bl	8010f46 <_write>
 80120b0:	1c43      	adds	r3, r0, #1
 80120b2:	d102      	bne.n	80120ba <_write_r+0x1e>
 80120b4:	6823      	ldr	r3, [r4, #0]
 80120b6:	b103      	cbz	r3, 80120ba <_write_r+0x1e>
 80120b8:	602b      	str	r3, [r5, #0]
 80120ba:	bd38      	pop	{r3, r4, r5, pc}
 80120bc:	200015d8 	.word	0x200015d8

080120c0 <_close_r>:
 80120c0:	b538      	push	{r3, r4, r5, lr}
 80120c2:	4c06      	ldr	r4, [pc, #24]	; (80120dc <_close_r+0x1c>)
 80120c4:	2300      	movs	r3, #0
 80120c6:	4605      	mov	r5, r0
 80120c8:	4608      	mov	r0, r1
 80120ca:	6023      	str	r3, [r4, #0]
 80120cc:	f7fe ff57 	bl	8010f7e <_close>
 80120d0:	1c43      	adds	r3, r0, #1
 80120d2:	d102      	bne.n	80120da <_close_r+0x1a>
 80120d4:	6823      	ldr	r3, [r4, #0]
 80120d6:	b103      	cbz	r3, 80120da <_close_r+0x1a>
 80120d8:	602b      	str	r3, [r5, #0]
 80120da:	bd38      	pop	{r3, r4, r5, pc}
 80120dc:	200015d8 	.word	0x200015d8

080120e0 <_fstat_r>:
 80120e0:	b538      	push	{r3, r4, r5, lr}
 80120e2:	4c07      	ldr	r4, [pc, #28]	; (8012100 <_fstat_r+0x20>)
 80120e4:	2300      	movs	r3, #0
 80120e6:	4605      	mov	r5, r0
 80120e8:	4608      	mov	r0, r1
 80120ea:	4611      	mov	r1, r2
 80120ec:	6023      	str	r3, [r4, #0]
 80120ee:	f7fe ff52 	bl	8010f96 <_fstat>
 80120f2:	1c43      	adds	r3, r0, #1
 80120f4:	d102      	bne.n	80120fc <_fstat_r+0x1c>
 80120f6:	6823      	ldr	r3, [r4, #0]
 80120f8:	b103      	cbz	r3, 80120fc <_fstat_r+0x1c>
 80120fa:	602b      	str	r3, [r5, #0]
 80120fc:	bd38      	pop	{r3, r4, r5, pc}
 80120fe:	bf00      	nop
 8012100:	200015d8 	.word	0x200015d8

08012104 <_isatty_r>:
 8012104:	b538      	push	{r3, r4, r5, lr}
 8012106:	4c06      	ldr	r4, [pc, #24]	; (8012120 <_isatty_r+0x1c>)
 8012108:	2300      	movs	r3, #0
 801210a:	4605      	mov	r5, r0
 801210c:	4608      	mov	r0, r1
 801210e:	6023      	str	r3, [r4, #0]
 8012110:	f7fe ff51 	bl	8010fb6 <_isatty>
 8012114:	1c43      	adds	r3, r0, #1
 8012116:	d102      	bne.n	801211e <_isatty_r+0x1a>
 8012118:	6823      	ldr	r3, [r4, #0]
 801211a:	b103      	cbz	r3, 801211e <_isatty_r+0x1a>
 801211c:	602b      	str	r3, [r5, #0]
 801211e:	bd38      	pop	{r3, r4, r5, pc}
 8012120:	200015d8 	.word	0x200015d8

08012124 <_lseek_r>:
 8012124:	b538      	push	{r3, r4, r5, lr}
 8012126:	4c07      	ldr	r4, [pc, #28]	; (8012144 <_lseek_r+0x20>)
 8012128:	4605      	mov	r5, r0
 801212a:	4608      	mov	r0, r1
 801212c:	4611      	mov	r1, r2
 801212e:	2200      	movs	r2, #0
 8012130:	6022      	str	r2, [r4, #0]
 8012132:	461a      	mov	r2, r3
 8012134:	f7fe ff4a 	bl	8010fcc <_lseek>
 8012138:	1c43      	adds	r3, r0, #1
 801213a:	d102      	bne.n	8012142 <_lseek_r+0x1e>
 801213c:	6823      	ldr	r3, [r4, #0]
 801213e:	b103      	cbz	r3, 8012142 <_lseek_r+0x1e>
 8012140:	602b      	str	r3, [r5, #0]
 8012142:	bd38      	pop	{r3, r4, r5, pc}
 8012144:	200015d8 	.word	0x200015d8

08012148 <__malloc_lock>:
 8012148:	4770      	bx	lr

0801214a <__malloc_unlock>:
 801214a:	4770      	bx	lr

0801214c <_read_r>:
 801214c:	b538      	push	{r3, r4, r5, lr}
 801214e:	4c07      	ldr	r4, [pc, #28]	; (801216c <_read_r+0x20>)
 8012150:	4605      	mov	r5, r0
 8012152:	4608      	mov	r0, r1
 8012154:	4611      	mov	r1, r2
 8012156:	2200      	movs	r2, #0
 8012158:	6022      	str	r2, [r4, #0]
 801215a:	461a      	mov	r2, r3
 801215c:	f7fe fed6 	bl	8010f0c <_read>
 8012160:	1c43      	adds	r3, r0, #1
 8012162:	d102      	bne.n	801216a <_read_r+0x1e>
 8012164:	6823      	ldr	r3, [r4, #0]
 8012166:	b103      	cbz	r3, 801216a <_read_r+0x1e>
 8012168:	602b      	str	r3, [r5, #0]
 801216a:	bd38      	pop	{r3, r4, r5, pc}
 801216c:	200015d8 	.word	0x200015d8

08012170 <sqrt>:
 8012170:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012174:	ed2d 8b02 	vpush	{d8}
 8012178:	b08b      	sub	sp, #44	; 0x2c
 801217a:	ec55 4b10 	vmov	r4, r5, d0
 801217e:	f000 f851 	bl	8012224 <__ieee754_sqrt>
 8012182:	4b26      	ldr	r3, [pc, #152]	; (801221c <sqrt+0xac>)
 8012184:	eeb0 8a40 	vmov.f32	s16, s0
 8012188:	eef0 8a60 	vmov.f32	s17, s1
 801218c:	f993 6000 	ldrsb.w	r6, [r3]
 8012190:	1c73      	adds	r3, r6, #1
 8012192:	d02a      	beq.n	80121ea <sqrt+0x7a>
 8012194:	4622      	mov	r2, r4
 8012196:	462b      	mov	r3, r5
 8012198:	4620      	mov	r0, r4
 801219a:	4629      	mov	r1, r5
 801219c:	f7ee fcbe 	bl	8000b1c <__aeabi_dcmpun>
 80121a0:	4607      	mov	r7, r0
 80121a2:	bb10      	cbnz	r0, 80121ea <sqrt+0x7a>
 80121a4:	f04f 0800 	mov.w	r8, #0
 80121a8:	f04f 0900 	mov.w	r9, #0
 80121ac:	4642      	mov	r2, r8
 80121ae:	464b      	mov	r3, r9
 80121b0:	4620      	mov	r0, r4
 80121b2:	4629      	mov	r1, r5
 80121b4:	f7ee fc8a 	bl	8000acc <__aeabi_dcmplt>
 80121b8:	b1b8      	cbz	r0, 80121ea <sqrt+0x7a>
 80121ba:	2301      	movs	r3, #1
 80121bc:	9300      	str	r3, [sp, #0]
 80121be:	4b18      	ldr	r3, [pc, #96]	; (8012220 <sqrt+0xb0>)
 80121c0:	9301      	str	r3, [sp, #4]
 80121c2:	9708      	str	r7, [sp, #32]
 80121c4:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80121c8:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80121cc:	b9b6      	cbnz	r6, 80121fc <sqrt+0x8c>
 80121ce:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80121d2:	4668      	mov	r0, sp
 80121d4:	f000 f8d6 	bl	8012384 <matherr>
 80121d8:	b1d0      	cbz	r0, 8012210 <sqrt+0xa0>
 80121da:	9b08      	ldr	r3, [sp, #32]
 80121dc:	b11b      	cbz	r3, 80121e6 <sqrt+0x76>
 80121de:	f7fe ff8f 	bl	8011100 <__errno>
 80121e2:	9b08      	ldr	r3, [sp, #32]
 80121e4:	6003      	str	r3, [r0, #0]
 80121e6:	ed9d 8b06 	vldr	d8, [sp, #24]
 80121ea:	eeb0 0a48 	vmov.f32	s0, s16
 80121ee:	eef0 0a68 	vmov.f32	s1, s17
 80121f2:	b00b      	add	sp, #44	; 0x2c
 80121f4:	ecbd 8b02 	vpop	{d8}
 80121f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80121fc:	4642      	mov	r2, r8
 80121fe:	464b      	mov	r3, r9
 8012200:	4640      	mov	r0, r8
 8012202:	4649      	mov	r1, r9
 8012204:	f7ee fb1a 	bl	800083c <__aeabi_ddiv>
 8012208:	2e02      	cmp	r6, #2
 801220a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801220e:	d1e0      	bne.n	80121d2 <sqrt+0x62>
 8012210:	f7fe ff76 	bl	8011100 <__errno>
 8012214:	2321      	movs	r3, #33	; 0x21
 8012216:	6003      	str	r3, [r0, #0]
 8012218:	e7df      	b.n	80121da <sqrt+0x6a>
 801221a:	bf00      	nop
 801221c:	200000e8 	.word	0x200000e8
 8012220:	08012913 	.word	0x08012913

08012224 <__ieee754_sqrt>:
 8012224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012228:	4955      	ldr	r1, [pc, #340]	; (8012380 <__ieee754_sqrt+0x15c>)
 801222a:	ec55 4b10 	vmov	r4, r5, d0
 801222e:	43a9      	bics	r1, r5
 8012230:	462b      	mov	r3, r5
 8012232:	462a      	mov	r2, r5
 8012234:	d112      	bne.n	801225c <__ieee754_sqrt+0x38>
 8012236:	ee10 2a10 	vmov	r2, s0
 801223a:	ee10 0a10 	vmov	r0, s0
 801223e:	4629      	mov	r1, r5
 8012240:	f7ee f9d2 	bl	80005e8 <__aeabi_dmul>
 8012244:	4602      	mov	r2, r0
 8012246:	460b      	mov	r3, r1
 8012248:	4620      	mov	r0, r4
 801224a:	4629      	mov	r1, r5
 801224c:	f7ee f816 	bl	800027c <__adddf3>
 8012250:	4604      	mov	r4, r0
 8012252:	460d      	mov	r5, r1
 8012254:	ec45 4b10 	vmov	d0, r4, r5
 8012258:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801225c:	2d00      	cmp	r5, #0
 801225e:	ee10 0a10 	vmov	r0, s0
 8012262:	4621      	mov	r1, r4
 8012264:	dc0f      	bgt.n	8012286 <__ieee754_sqrt+0x62>
 8012266:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801226a:	4330      	orrs	r0, r6
 801226c:	d0f2      	beq.n	8012254 <__ieee754_sqrt+0x30>
 801226e:	b155      	cbz	r5, 8012286 <__ieee754_sqrt+0x62>
 8012270:	ee10 2a10 	vmov	r2, s0
 8012274:	4620      	mov	r0, r4
 8012276:	4629      	mov	r1, r5
 8012278:	f7ed fffe 	bl	8000278 <__aeabi_dsub>
 801227c:	4602      	mov	r2, r0
 801227e:	460b      	mov	r3, r1
 8012280:	f7ee fadc 	bl	800083c <__aeabi_ddiv>
 8012284:	e7e4      	b.n	8012250 <__ieee754_sqrt+0x2c>
 8012286:	151b      	asrs	r3, r3, #20
 8012288:	d073      	beq.n	8012372 <__ieee754_sqrt+0x14e>
 801228a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801228e:	07dd      	lsls	r5, r3, #31
 8012290:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8012294:	bf48      	it	mi
 8012296:	0fc8      	lsrmi	r0, r1, #31
 8012298:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801229c:	bf44      	itt	mi
 801229e:	0049      	lslmi	r1, r1, #1
 80122a0:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 80122a4:	2500      	movs	r5, #0
 80122a6:	1058      	asrs	r0, r3, #1
 80122a8:	0fcb      	lsrs	r3, r1, #31
 80122aa:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80122ae:	0049      	lsls	r1, r1, #1
 80122b0:	2316      	movs	r3, #22
 80122b2:	462c      	mov	r4, r5
 80122b4:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80122b8:	19a7      	adds	r7, r4, r6
 80122ba:	4297      	cmp	r7, r2
 80122bc:	bfde      	ittt	le
 80122be:	19bc      	addle	r4, r7, r6
 80122c0:	1bd2      	suble	r2, r2, r7
 80122c2:	19ad      	addle	r5, r5, r6
 80122c4:	0fcf      	lsrs	r7, r1, #31
 80122c6:	3b01      	subs	r3, #1
 80122c8:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 80122cc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80122d0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80122d4:	d1f0      	bne.n	80122b8 <__ieee754_sqrt+0x94>
 80122d6:	f04f 0c20 	mov.w	ip, #32
 80122da:	469e      	mov	lr, r3
 80122dc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80122e0:	42a2      	cmp	r2, r4
 80122e2:	eb06 070e 	add.w	r7, r6, lr
 80122e6:	dc02      	bgt.n	80122ee <__ieee754_sqrt+0xca>
 80122e8:	d112      	bne.n	8012310 <__ieee754_sqrt+0xec>
 80122ea:	428f      	cmp	r7, r1
 80122ec:	d810      	bhi.n	8012310 <__ieee754_sqrt+0xec>
 80122ee:	2f00      	cmp	r7, #0
 80122f0:	eb07 0e06 	add.w	lr, r7, r6
 80122f4:	da42      	bge.n	801237c <__ieee754_sqrt+0x158>
 80122f6:	f1be 0f00 	cmp.w	lr, #0
 80122fa:	db3f      	blt.n	801237c <__ieee754_sqrt+0x158>
 80122fc:	f104 0801 	add.w	r8, r4, #1
 8012300:	1b12      	subs	r2, r2, r4
 8012302:	428f      	cmp	r7, r1
 8012304:	bf88      	it	hi
 8012306:	f102 32ff 	addhi.w	r2, r2, #4294967295
 801230a:	1bc9      	subs	r1, r1, r7
 801230c:	4433      	add	r3, r6
 801230e:	4644      	mov	r4, r8
 8012310:	0052      	lsls	r2, r2, #1
 8012312:	f1bc 0c01 	subs.w	ip, ip, #1
 8012316:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 801231a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801231e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8012322:	d1dd      	bne.n	80122e0 <__ieee754_sqrt+0xbc>
 8012324:	430a      	orrs	r2, r1
 8012326:	d006      	beq.n	8012336 <__ieee754_sqrt+0x112>
 8012328:	1c5c      	adds	r4, r3, #1
 801232a:	bf13      	iteet	ne
 801232c:	3301      	addne	r3, #1
 801232e:	3501      	addeq	r5, #1
 8012330:	4663      	moveq	r3, ip
 8012332:	f023 0301 	bicne.w	r3, r3, #1
 8012336:	106a      	asrs	r2, r5, #1
 8012338:	085b      	lsrs	r3, r3, #1
 801233a:	07e9      	lsls	r1, r5, #31
 801233c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8012340:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8012344:	bf48      	it	mi
 8012346:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 801234a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 801234e:	461c      	mov	r4, r3
 8012350:	e780      	b.n	8012254 <__ieee754_sqrt+0x30>
 8012352:	0aca      	lsrs	r2, r1, #11
 8012354:	3815      	subs	r0, #21
 8012356:	0549      	lsls	r1, r1, #21
 8012358:	2a00      	cmp	r2, #0
 801235a:	d0fa      	beq.n	8012352 <__ieee754_sqrt+0x12e>
 801235c:	02d6      	lsls	r6, r2, #11
 801235e:	d50a      	bpl.n	8012376 <__ieee754_sqrt+0x152>
 8012360:	f1c3 0420 	rsb	r4, r3, #32
 8012364:	fa21 f404 	lsr.w	r4, r1, r4
 8012368:	1e5d      	subs	r5, r3, #1
 801236a:	4099      	lsls	r1, r3
 801236c:	4322      	orrs	r2, r4
 801236e:	1b43      	subs	r3, r0, r5
 8012370:	e78b      	b.n	801228a <__ieee754_sqrt+0x66>
 8012372:	4618      	mov	r0, r3
 8012374:	e7f0      	b.n	8012358 <__ieee754_sqrt+0x134>
 8012376:	0052      	lsls	r2, r2, #1
 8012378:	3301      	adds	r3, #1
 801237a:	e7ef      	b.n	801235c <__ieee754_sqrt+0x138>
 801237c:	46a0      	mov	r8, r4
 801237e:	e7bf      	b.n	8012300 <__ieee754_sqrt+0xdc>
 8012380:	7ff00000 	.word	0x7ff00000

08012384 <matherr>:
 8012384:	2000      	movs	r0, #0
 8012386:	4770      	bx	lr

08012388 <_init>:
 8012388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801238a:	bf00      	nop
 801238c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801238e:	bc08      	pop	{r3}
 8012390:	469e      	mov	lr, r3
 8012392:	4770      	bx	lr

08012394 <_fini>:
 8012394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012396:	bf00      	nop
 8012398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801239a:	bc08      	pop	{r3}
 801239c:	469e      	mov	lr, r3
 801239e:	4770      	bx	lr
