This folder contains the design of the four filters and the VHDL code of the filter implementation. 
There is also testbench code for filter function simulation, including input data for testing.
