{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 15 19:26:05 2021 " "Info: Processing started: Thu Apr 15 19:26:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprogramming-ALU -c microprogramming-ALU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off microprogramming-ALU -c microprogramming-ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../HeRui/ALU-16/ALU-16.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../HeRui/ALU-16/ALU-16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU-16 " "Info: Found entity 1: ALU-16" {  } { { "../../HeRui/ALU-16/ALU-16.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/HeRui/ALU-16/ALU-16.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../HeRui/IR-16/IR-8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../HeRui/IR-16/IR-8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR-8 " "Info: Found entity 1: IR-8" {  } { { "../../HeRui/IR-16/IR-8.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../counter/counter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../counter/counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "../counter/counter.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprogramming-ALU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file microprogramming-ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 microprogramming-ALU " "Info: Found entity 1: microprogramming-ALU" {  } { { "microprogramming-ALU.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprogramming-ALU " "Info: Elaborating entity \"microprogramming-ALU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst4 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:inst4\"" {  } { { "microprogramming-ALU.bdf" "inst4" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 104 760 856 296 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR-8 IR-8:inst3 " "Info: Elaborating entity \"IR-8\" for hierarchy \"IR-8:inst3\"" {  } { { "microprogramming-ALU.bdf" "inst3" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 632 1688 1784 856 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU-16 ALU-16:inst " "Info: Elaborating entity \"ALU-16\" for hierarchy \"ALU-16:inst\"" {  } { { "microprogramming-ALU.bdf" "inst" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/GaoYue/microprogramming-ALU/microprogramming-ALU.bdf" { { 568 1144 1256 1240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU-16:inst\|74182:inst1 " "Info: Elaborating entity \"74182\" for hierarchy \"ALU-16:inst\|74182:inst1\"" {  } { { "../../HeRui/ALU-16/ALU-16.bdf" "inst1" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/HeRui/ALU-16/ALU-16.bdf" { { 584 1360 1464 760 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU-16:inst\|74182:inst1 " "Info: Elaborated megafunction instantiation \"ALU-16:inst\|74182:inst1\"" {  } { { "../../HeRui/ALU-16/ALU-16.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/HeRui/ALU-16/ALU-16.bdf" { { 584 1360 1464 760 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU-16:inst\|74181:inst3 " "Info: Elaborating entity \"74181\" for hierarchy \"ALU-16:inst\|74181:inst3\"" {  } { { "../../HeRui/ALU-16/ALU-16.bdf" "inst3" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/HeRui/ALU-16/ALU-16.bdf" { { 840 944 1064 1096 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU-16:inst\|74181:inst3 " "Info: Elaborated megafunction instantiation \"ALU-16:inst\|74181:inst3\"" {  } { { "../../HeRui/ALU-16/ALU-16.bdf" "" { Schematic "D:/sdu-computer-organization-project/sdu-computer-organization-project/HeRui/ALU-16/ALU-16.bdf" { { 840 944 1064 1096 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "30 " "Info: Ignored 30 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Info: Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Info: Implemented 60 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 15 19:26:06 2021 " "Info: Processing ended: Thu Apr 15 19:26:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
