
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparison of schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 483, vs. lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 523



%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedule

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Found schedule of length 134 with 331 nodes

n1--1326:IUSHR : [0:0]
n4--1104:IADD : [0:0]
n74--1843:IUSHR : [0:0]
n96--1415:IAND : [0:0]
n183--1019:IUSHR : [0:0]
n282--731:IUSHR : [0:0]
n261--1919:IUSHR : [0:0]
n53--1095:IUSHR : [0:0]
n283--497:IMUL : [0:3]
n56--403:IMUL : [0:3]
n231--1608:IUSHR : [0:0]
n330--267:IFGE : [0:0]
n177--1507:IUSHR : [0:0]
n130--837:DMA_LOAD : [0:1]
n214--763:IUSHR : [0:0]
n299--1767:IUSHR : [0:0]
n277--433:IUSHR : [0:0]
n135--1864:IUSHR : [0:0]
n256--630:IUSHR : [0:0]
n157--1475:IUSHR : [0:0]
n317--1074:IUSHR : [0:0]
n314--1788:IUSHR : [0:0]
n238--1718:IAND : [0:0]
n319--1700:IAND : [0:0]
n61--873:IAND : [0:0]
n271--1940:IUSHR : [0:0]
n21--284:DMA_LOAD : [0:1]
n23--943:IUSHR : [0:0]
n292--998:IUSHR : [0:0]
n265--855:IAND : [0:0]
n100--529:IUSHR : [0:0]
n320--1278:IUSHR : [0:0]
n185--1640:IUSHR : [0:0]
n103--481:IUSHR : [0:0]
n147--1236:IAND : [0:0]
n169--885:IMUL : [0:3]
n126--922:IUSHR : [0:0]
n288--570:IAND : [0:0]
n108--391:IAND : [0:0]
n328--1443:IUSHR : [0:0]
n127--1374:IUSHR : [0:0]
n325--795:IUSHR : [0:0]
n326--1035:IMUL : [0:3]
n205--662:IUSHR : [0:0]
n208--703:IAND : [0:0]
n307--1548:IAND : [0:0]
n209--598:IUSHR : [0:0]
n308--1576:IUSHR : [0:0]
n0--1330:IAND : [1:1]
n180--1078:IAND : [1:1]
n7--602:IAND : [1:1]
n52--1099:IAND : [1:1]
n260--1944:IAND : [1:1]
n31--1378:IAND : [1:1]
n184--1644:IAND : [1:1]
n97--1112:IFGE : [1:1]
n182--1023:IAND : [1:1]
n99--533:IAND : [1:1]
n281--735:IAND : [1:1]
n154--437:IAND : [1:1]
n176--1511:IAND : [1:1]
n254--1923:IAND : [1:1]
n298--1771:IAND : [1:1]
n79--767:IAND : [1:1]
n251--1792:IAND : [1:1]
n273--1949:IADD : [1:1]
n230--1612:IAND : [1:1]
n213--1002:IAND : [1:1]
n114--1479:IAND : [1:1]
n17--485:IAND : [1:1]
n255--634:IAND : [1:1]
n85--1868:IAND : [1:1]
n40--1847:IAND : [1:1]
n22--947:IAND : [1:1]
n125--926:IAND : [1:1]
n145--799:IAND : [1:1]
n223--1282:IAND : [1:1]
n267--1580:IAND : [1:1]
n228--1447:IAND : [1:1]
n204--666:IAND : [1:1]
n293--338:IAND : [2:2]
n87--1183:IAND : [2:2]
n20--1166:IAND : [2:2]
n141--321:IAND : [2:2]
n302--1902:DMA_LOAD : [2:3]
n203--1750:DMA_LOAD : [2:3]
n178--1149:IAND : [2:2]
n156--304:IAND : [2:2]
n311--288:IAND : [2:2]
n139--1133:IAND : [2:2]
n140--323:IFNE : [3:3]
n86--1185:IFNE : [3:3]
n67--1168:IFNE : [3:3]
n297--340:IFNE : [3:3]
n155--306:IFNE : [3:3]
n295--1151:IFNE : [3:3]
n310--289:IFNE : [3:3]
n322--1134:IFNE : [3:3]
n36--1039:IADD : [4:4]
n111--501:IADD : [4:4]
n133--1294:IMUL : [4:7]
n137--1826:DMA_LOAD : [4:5]
n167--1880:IMUL : [4:7]
n233--905:DMA_LOAD : [4:5]
n168--887:IADD : [4:4]
n54--1804:IMUL : [4:7]
n55--405:IADD : [4:4]
n33--449:IMUL : [4:7]
n19--1682:DMA_LOAD : [6:7]
n98--981:DMA_LOAD : [6:7]
n166--1884:IADD : [8:8]
n142--1730:IMUL : [8:11]
n159--959:IMUL : [8:11]
n70--1298:IADD : [8:8]
n80--1248:IMUL : [8:11]
n239--1342:IMUL : [8:11]
n51--984:DMA_LOAD : [8:9]
n32--453:IADD : [8:8]
n43--1808:IADD : [8:8]
n150--1057:DMA_LOAD : [8:9]
n232--908:DMA_LOAD : [10:11]
n50--988:IAND : [10:10]
n294--1905:DMA_LOAD : [10:11]
n194--1004:IXOR : [11:11]
n253--1909:IAND : [12:12]
n14--1664:IMUL : [12:15]
n165--1207:IMUL : [12:15]
n121--819:IMUL : [12:15]
n131--1250:IADD : [12:12]
n158--963:IADD : [12:12]
n202--1753:DMA_LOAD : [12:13]
n18--1685:DMA_LOAD : [12:13]
n247--1346:IADD : [12:12]
n324--362:IMUL : [12:15]
n244--1732:IADD : [12:12]
n216--912:IAND : [12:12]
n252--1925:IXOR : [13:13]
n215--928:IXOR : [13:13]
n275--1757:IAND : [14:14]
n26--1689:IAND : [14:14]
n136--1829:DMA_LOAD : [14:15]
n129--840:DMA_LOAD : [14:15]
n301--1702:IXOR : [15:15]
n119--1773:IXOR : [15:15]
n188--844:IAND : [16:16]
n39--1833:IAND : [16:16]
n91--464:DMA_LOAD : [16:17]
n149--1060:DMA_LOAD : [16:17]
n264--857:IXOR : [17:17]
n38--1849:IXOR : [17:17]
n76--416:DMA_LOAD : [18:19]
n173--1261:DMA_LOAD : [18:19]
n160--1064:IAND : [18:18]
n179--1080:IXOR : [19:19]
n58--373:DMA_LOAD : [20:21]
n193--974:DMA_LOAD : [20:21]
n284--898:DMA_LOAD : [22:23]
n269--1895:DMA_LOAD : [22:23]
n321--512:DMA_LOAD : [24:25]
n300--1675:DMA_LOAD : [24:25]
n124--1819:DMA_LOAD : [26:27]
n118--1743:DMA_LOAD : [26:27]
n316--830:DMA_LOAD : [28:29]
n327--1357:DMA_LOAD : [28:29]
n138--1309:DMA_LOAD : [30:31]
n249--1218:DMA_LOAD : [30:31]
n90--467:DMA_LOAD : [32:33]
n329--1050:DMA_LOAD : [32:33]
n110--356:DMA_LOAD(ref) : [34:35]
n16--471:IAND : [34:34]
n75--419:DMA_LOAD : [34:35]
n15--487:IXOR : [35:35]
n57--376:DMA_LOAD : [36:37]
n35--813:DMA_LOAD(ref) : [36:37]
n115--423:IAND : [36:36]
n153--439:IXOR : [37:37]
n274--929:DMA_LOAD : [38:39]
n211--515:DMA_LOAD : [38:39]
n107--380:IAND : [38:38]
n49--393:IXOR : [39:39]
n25--933:IAND : [40:40]
n210--519:IAND : [40:40]
n234--1221:DMA_LOAD : [40:41]
n218--1703:DMA_LOAD : [40:41]
n24--949:IXOR : [41:41]
n64--535:IXOR : [41:41]
n146--1225:IAND : [42:42]
n217--1707:IAND : [42:42]
n116--1360:DMA_LOAD : [42:43]
n117--1774:DMA_LOAD : [42:43]
n237--1720:IXOR : [43:43]
n106--1238:IXOR : [43:43]
n132--1778:IAND : [44:44]
n82--1312:DMA_LOAD : [44:45]
n30--1364:IAND : [44:44]
n315--858:DMA_LOAD : [44:45]
n221--1794:IXOR : [45:45]
n29--1380:IXOR : [45:45]
n81--1316:IAND : [46:46]
n60--862:IAND : [46:46]
n172--1264:DMA_LOAD : [46:47]
n42--1658:DMA_LOAD(ref) : [46:47]
n59--875:IXOR : [47:47]
n10--1332:IXOR : [47:47]
n222--1268:IAND : [48:48]
n89--1926:DMA_LOAD : [48:49]
n171--1081:DMA_LOAD : [48:49]
n73--1284:IXOR : [49:49]
n69--1201:DMA_LOAD(ref) : [50:51]
n164--1005:DMA_LOAD : [50:51]
n170--1085:IAND : [50:50]
n88--1930:IAND : [50:50]
n175--1101:IXOR : [51:51]
n259--1946:IXOR : [51:51]
n163--1009:IAND : [52:52]
n3--1426:DMA_LOAD : [52:53]
n123--1850:DMA_LOAD : [52:53]
n13--1025:IXOR : [53:53]
n198--581:DMA_LOAD : [54:55]
n93--645:DMA_LOAD : [54:55]
n84--1854:IAND : [54:54]
n83--1870:IXOR : [55:55]
n235--1559:DMA_LOAD : [56:57]
n313--552:DMA_LOAD : [56:57]
n290--613:DMA_LOAD : [58:59]
n66--1623:DMA_LOAD : [58:59]
n242--778:DMA_LOAD : [60:61]
n187--746:DMA_LOAD : [60:61]
n46--1530:DMA_LOAD : [62:63]
n262--1397:DMA_LOAD : [62:63]
n263--714:DMA_LOAD : [64:65]
n28--1591:DMA_LOAD : [64:65]
n248--1490:DMA_LOAD : [66:67]
n304--1458:DMA_LOAD : [66:67]
n2--1429:DMA_LOAD : [68:69]
n309--685:DMA_LOAD : [68:69]
n92--648:DMA_LOAD : [70:71]
n227--1433:IAND : [70:70]
n9--1300:DMA_LOAD(ref) : [70:71]
n226--1449:IXOR : [71:71]
n268--652:IAND : [72:72]
n12--965:DMA_LOAD(ref) : [72:73]
n181--781:DMA_LOAD : [72:73]
n291--668:IXOR : [73:73]
n144--785:IAND : [74:74]
n174--1041:DMA_LOAD(ref) : [74:75]
n296--1666:DMA_LOAD(ref) : [74:75]
n143--801:IXOR : [75:75]
n258--1886:DMA_LOAD(ref) : [76:77]
n134--821:DMA_LOAD(ref) : [76:77]
n63--503:DMA_LOAD(ref) : [78:79]
n65--1626:DMA_LOAD : [78:79]
n27--1594:DMA_LOAD : [80:81]
n148--1630:IAND : [80:80]
n201--1348:DMA_LOAD(ref) : [80:81]
n272--1646:IXOR : [81:81]
n289--616:DMA_LOAD : [82:83]
n128--1400:DMA_LOAD : [82:83]
n250--1598:IAND : [82:82]
n276--1614:IXOR : [83:83]
n279--620:IAND : [84:84]
n72--1252:DMA_LOAD(ref) : [84:85]
n95--1404:IAND : [84:84]
n162--1493:DMA_LOAD : [84:85]
n278--636:IXOR : [85:85]
n94--1417:IXOR : [85:85]
n199--455:DMA_LOAD(ref) : [86:87]
n152--1562:DMA_LOAD : [86:87]
n161--1497:IAND : [86:86]
n280--1513:IXOR : [87:87]
n197--584:DMA_LOAD : [88:89]
n312--555:DMA_LOAD : [88:89]
n151--1566:IAND : [88:88]
n266--1582:IXOR : [89:89]
n287--559:IAND : [90:90]
n236--407:DMA_LOAD(ref) : [90:91]
n6--588:IAND : [90:90]
n318--889:DMA_LOAD(ref) : [90:91]
n286--572:IXOR : [91:91]
n5--604:IXOR : [91:91]
n220--1734:DMA_LOAD(ref) : [92:93]
n45--1533:DMA_LOAD : [92:93]
n48--364:DMA_LOAD(ref) : [94:95]
n186--749:DMA_LOAD : [94:95]
n206--1537:IAND : [94:94]
n306--1550:IXOR : [95:95]
n225--717:DMA_LOAD : [96:97]
n102--688:DMA_LOAD : [96:97]
n78--753:IAND : [96:96]
n77--769:IXOR : [97:97]
n224--721:IAND : [98:98]
n101--692:IAND : [98:98]
n229--1810:DMA_LOAD(ref) : [98:99]
n105--1209:DMA_LOAD(ref) : [98:99]
n305--737:IXOR : [99:99]
n207--705:IXOR : [99:99]
n303--1461:DMA_LOAD : [100:101]
n8--1333:DMA_LOAD : [100:101]
n257--1947:DMA_LOAD : [102:103]
n113--1465:IAND : [102:102]
n11--1026:DMA_LOAD : [102:103]
n112--1481:IXOR : [103:103]
n62--536:DMA_LOAD : [104:105]
n219--1795:DMA_LOAD : [104:105]
n122--876:DMA_LOAD : [106:107]
n246--1721:DMA_LOAD : [106:107]
n200--1381:DMA_LOAD : [108:109]
n71--1285:DMA_LOAD : [108:109]
n196--950:DMA_LOAD : [110:111]
n37--1102:DMA_LOAD : [110:111]
n190--440:DMA_LOAD : [112:113]
n192--488:DMA_LOAD : [112:113]
n47--394:DMA_LOAD : [114:115]
n44--1871:DMA_LOAD : [114:115]
n104--1239:DMA_LOAD : [116:117]
n34--1103:DMA_STORE : [116:117]
n212--1240:DMA_STORE : [118:119]
n191--489:DMA_STORE : [118:119]
n41--1872:DMA_STORE : [120:121]
n195--951:DMA_STORE : [120:121]
n243--1796:DMA_STORE : [122:123]
n270--1948:DMA_STORE : [122:123]
n68--1334:DMA_STORE : [124:125]
n240--1027:DMA_STORE : [124:125]
n120--877:DMA_STORE : [126:127]
n241--1286:DMA_STORE : [126:127]
n285--1382:DMA_STORE : [128:129]
n323--395:DMA_STORE : [128:129]
n189--441:DMA_STORE : [130:131]
n245--1722:DMA_STORE : [130:131]
n109--537:DMA_STORE : [132:133]


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing BULB trees

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 134
Initial best latency: 134
330 out of 331 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 523 milliseconds

Print BULB tree: 
l_bound: 134, u_bound: 134; investigated partial schedule: {}; 
└── l_bound: 134, u_bound: 134; investigated n130--837:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n130--837:DMA_LOAD], 1=[n130--837:DMA_LOAD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 134
Initial best latency: 134
330 out of 331 DFG nodes could be skipped to find best schedule
It took -1 milliseconds to converge
Scheduling took 483 milliseconds

Print BULB tree: 
l_bound: 134, u_bound: 134; investigated partial schedule: {}; 
└── l_bound: 134, u_bound: 134; investigated n130--837:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n130--837:DMA_LOAD], 1=[n130--837:DMA_LOAD]}; 

