

================================================================
== Vitis HLS Report for 'ISPpipeline'
================================================================
* Date:           Wed Sep  4 19:39:30 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.239 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+----------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline |
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type   |
    +---------+---------+----------+----------+---------+---------+----------+
    |  2084559|  2097981|  6.879 ms|  6.923 ms|  2084403|  2097967|  dataflow|
    +---------+---------+----------+----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                      |                                                     |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                       Instance                       |                        Module                       |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |entry_proc_U0                                         |entry_proc                                           |        0|        0|       0 ns|       0 ns|        0|        0|       no|
        |ISPpipeline_Block_entry1_proc_U0                      |ISPpipeline_Block_entry1_proc                        |       14|       14|  46.200 ns|  46.200 ns|       14|       14|       no|
        |AXIVideo2BayerMat_13_1080_1920_1_U0                   |AXIVideo2BayerMat_13_1080_1920_1_s                   |        6|  2084406|  19.800 ns|   6.879 ms|        6|  2084406|       no|
        |blackLevelCorrection_13_1080_1920_1_16_15_1_9_U0      |blackLevelCorrection_13_1080_1920_1_16_15_1_9        |  2073612|  2073612|   6.843 ms|   6.843 ms|  2073612|  2073612|       no|
        |gaincontrol_3_13_1080_1920_1_U0                       |gaincontrol_3_13_1080_1920_1_s                       |  2082241|  2082241|   6.871 ms|   6.871 ms|  2082241|  2082241|       no|
        |demosaicing_3_13_17_1080_1920_1_false_U0              |demosaicing_3_13_17_1080_1920_1_false_s              |    14646|  2097966|  48.332 us|   6.923 ms|    14646|  2097966|       no|
        |function_awb_17_17_1080_1920_1_U0                     |function_awb_17_17_1080_1920_1_s                     |  2077923|  2089150|   6.857 ms|   6.894 ms|  2077923|  2089150|       no|
        |colorcorrectionmatrix_0_17_17_1080_1920_1_2_U0        |colorcorrectionmatrix_0_17_17_1080_1920_1_2_s        |  2084402|  2084402|   6.879 ms|   6.879 ms|  2084402|  2084402|       no|
        |xf_QuatizationDithering_17_9_1080_1920_256_1024_1_U0  |xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s  |  2075532|  2075532|   6.849 ms|   6.849 ms|  2075532|  2075532|       no|
        |gammacorrection_9_9_1080_1920_1_U0                    |gammacorrection_9_9_1080_1920_1_s                    |  2081934|  2081934|   6.870 ms|   6.870 ms|  2081934|  2081934|       no|
        |ColorMat2AXIvideo_9_1080_1920_1_U0                    |ColorMat2AXIvideo_9_1080_1920_1_s                    |        1|  2079001|   3.300 ns|   6.861 ms|        1|  2079001|       no|
        +------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     104|    -|
|FIFO             |        -|     -|    3069|    2062|    -|
|Instance         |       26|    34|   10807|   14425|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     189|    -|
|Register         |        -|     -|      21|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       26|    34|   13897|   16780|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        9|     2|       5|      14|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |                       Instance                       |                        Module                       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |AXIVideo2BayerMat_13_1080_1920_1_U0                   |AXIVideo2BayerMat_13_1080_1920_1_s                   |        0|   0|   115|   457|    0|
    |ColorMat2AXIvideo_9_1080_1920_1_U0                    |ColorMat2AXIvideo_9_1080_1920_1_s                    |        0|   0|    59|   228|    0|
    |ISPpipeline_Block_entry1_proc_U0                      |ISPpipeline_Block_entry1_proc                        |        0|   3|   455|   375|    0|
    |blackLevelCorrection_13_1080_1920_1_16_15_1_9_U0      |blackLevelCorrection_13_1080_1920_1_16_15_1_9        |        0|   2|   150|   264|    0|
    |colorcorrectionmatrix_0_17_17_1080_1920_1_2_U0        |colorcorrectionmatrix_0_17_17_1080_1920_1_2_s        |        0|   9|   896|   891|    0|
    |demosaicing_3_13_17_1080_1920_1_false_U0              |demosaicing_3_13_17_1080_1920_1_false_s              |        8|   0|  2137|  3151|    0|
    |entry_proc_U0                                         |entry_proc                                           |        0|   0|     2|    29|    0|
    |function_awb_17_17_1080_1920_1_U0                     |function_awb_17_17_1080_1920_1_s                     |       12|  17|  5719|  6907|    0|
    |gaincontrol_3_13_1080_1920_1_U0                       |gaincontrol_3_13_1080_1920_1_s                       |        0|   2|   252|   322|    0|
    |gammacorrection_9_9_1080_1920_1_U0                    |gammacorrection_9_9_1080_1920_1_s                    |        3|   0|   270|   526|    0|
    |xf_QuatizationDithering_17_9_1080_1920_256_1024_1_U0  |xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s  |        3|   1|   752|  1275|    0|
    +------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |Total                                                 |                                                     |       26|  34| 10807| 14425|    0|
    +------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------------+---------+----+----+-----+------+-----+---------+
    |             Name             | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------------+---------+----+----+-----+------+-----+---------+
    |aecin_cols_channel_U          |        0|  99|   0|    -|     9|   11|       99|
    |aecin_data_U                  |        0|  99|   0|    -|     2|   24|       48|
    |aecin_rows_channel_U          |        0|  99|   0|    -|     9|   11|       99|
    |bgain_c_U                     |        0|  99|   0|    -|     5|   16|       80|
    |demosaic_out_cols_channel_U   |        0|  99|   0|    -|     6|   11|       66|
    |demosaic_out_data_U           |        0|  99|   0|    -|     2|   30|       60|
    |demosaic_out_rows_channel_U   |        0|  99|   0|    -|     6|   11|       66|
    |gain_out_cols_channel_U       |        0|  99|   0|    -|     5|   11|       55|
    |gain_out_data_U               |        0|  99|   0|    -|     2|   10|       20|
    |gain_out_rows_channel_U       |        0|  99|   0|    -|     5|   11|       55|
    |imgInput1_cols_c22_channel_U  |        0|  99|   0|    -|     2|   11|       22|
    |imgInput1_cols_c_U            |        0|  99|   0|    -|     2|   11|       22|
    |imgInput1_data_U              |        0|  99|   0|    -|     2|   10|       20|
    |imgInput1_rows_c21_channel_U  |        0|  99|   0|    -|     2|   11|       22|
    |imgInput1_rows_c_U            |        0|  99|   0|    -|     2|   11|       22|
    |imgInput2_cols_channel_U      |        0|  99|   0|    -|     4|   11|       44|
    |imgInput2_data_U              |        0|  99|   0|    -|     2|   10|       20|
    |imgInput2_rows_channel_U      |        0|  99|   0|    -|     4|   11|       44|
    |lsc_out_cols_channel_U        |        0|  99|   0|    -|     8|   11|       88|
    |lsc_out_data_U                |        0|  99|   0|    -|     2|   30|       60|
    |lsc_out_rows_channel_U        |        0|  99|   0|    -|     8|   11|       88|
    |ltm_in_cols_c24_channel_U     |        0|  99|   0|    -|     6|   11|       66|
    |ltm_in_cols_c_U               |        0|  99|   0|    -|     2|   11|       22|
    |ltm_in_data_U                 |        0|  99|   0|    -|     2|   30|       60|
    |ltm_in_rows_c23_channel_U     |        0|  99|   0|    -|     6|   11|       66|
    |ltm_in_rows_c_U               |        0|  99|   0|    -|     2|   11|       22|
    |p_dst_cols_channel_U          |        0|  99|   0|    -|    10|   11|      110|
    |p_dst_data_U                  |        0|  99|   0|    -|     2|   24|       48|
    |p_dst_rows_channel_U          |        0|  99|   0|    -|    10|   11|      110|
    |rgain_c_U                     |        0|  99|   0|    -|     5|   16|       80|
    |thresh_loc_channel_U          |        0|  99|   0|    -|     6|   32|      192|
    +------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                         |        0|3069|   0|    0|   140|  452|     1876|
    +------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                         Variable Name                         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------+----------+----+---+----+------------+------------+
    |AXIVideo2BayerMat_13_1080_1920_1_U0_ap_start                   |       and|   0|  0|   2|           1|           1|
    |ColorMat2AXIvideo_9_1080_1920_1_U0_ap_start                    |       and|   0|  0|   2|           1|           1|
    |ISPpipeline_Block_entry1_proc_U0_ap_continue                   |       and|   0|  0|   2|           1|           1|
    |ISPpipeline_Block_entry1_proc_U0_ap_start                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_aecin_cols_channel                             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_aecin_rows_channel                             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_demosaic_out_cols_channel                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_demosaic_out_rows_channel                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_gain_out_cols_channel                          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_gain_out_rows_channel                          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_imgInput1_cols_c22_channel                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_imgInput1_rows_c21_channel                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_imgInput2_cols_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_imgInput2_rows_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_lsc_out_cols_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_lsc_out_rows_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_ltm_in_cols_c24_channel                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_ltm_in_rows_c23_channel                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_dst_cols_channel                             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_dst_rows_channel                             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_thresh_loc_channel                             |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                                               |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                                                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                                  |       and|   0|  0|   2|           1|           1|
    |demosaicing_3_13_17_1080_1920_1_false_U0_ap_start              |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                                         |       and|   0|  0|   2|           1|           1|
    |function_awb_17_17_1080_1920_1_U0_ap_start                     |       and|   0|  0|   2|           1|           1|
    |gaincontrol_3_13_1080_1920_1_U0_ap_start                       |       and|   0|  0|   2|           1|           1|
    |gammacorrection_9_9_1080_1920_1_U0_ap_start                    |       and|   0|  0|   2|           1|           1|
    |xf_QuatizationDithering_17_9_1080_1920_256_1024_1_U0_ap_start  |       and|   0|  0|   2|           1|           1|
    |ap_sync_ISPpipeline_Block_entry1_proc_U0_ap_ready              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_aecin_cols_channel                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_aecin_rows_channel                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_demosaic_out_cols_channel                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_demosaic_out_rows_channel                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_gain_out_cols_channel                    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_gain_out_rows_channel                    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_imgInput1_cols_c22_channel               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_imgInput1_rows_c21_channel               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_imgInput2_cols_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_imgInput2_rows_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_lsc_out_cols_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_lsc_out_rows_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_ltm_in_cols_c24_channel                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_ltm_in_rows_c23_channel                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_dst_cols_channel                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_dst_rows_channel                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_thresh_loc_channel                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_function_awb_17_17_1080_1920_1_U0_ap_ready             |        or|   0|  0|   2|           1|           1|
    |ap_sync_gammacorrection_9_9_1080_1920_1_U0_ap_ready            |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                          |          |   0|  0| 104|          52|          52|
    +---------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                          | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_ISPpipeline_Block_entry1_proc_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_aecin_cols_channel             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_aecin_rows_channel             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_demosaic_out_cols_channel      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_demosaic_out_rows_channel      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_gain_out_cols_channel          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_gain_out_rows_channel          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_imgInput1_cols_c22_channel     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_imgInput1_rows_c21_channel     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_imgInput2_cols_channel         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_imgInput2_rows_channel         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_lsc_out_cols_channel           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_lsc_out_rows_channel           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ltm_in_cols_c24_channel        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ltm_in_rows_c23_channel        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_dst_cols_channel             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_dst_rows_channel             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_thresh_loc_channel             |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                       |   9|          2|    1|          2|
    |ap_sync_reg_function_awb_17_17_1080_1920_1_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_gammacorrection_9_9_1080_1920_1_U0_ap_ready  |   9|          2|    1|          2|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                    | 189|         42|   21|         42|
    +---------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+---+----+-----+-----------+
    |                           Name                          | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_ISPpipeline_Block_entry1_proc_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_aecin_cols_channel             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_aecin_rows_channel             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_demosaic_out_cols_channel      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_demosaic_out_rows_channel      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_gain_out_cols_channel          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_gain_out_rows_channel          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_imgInput1_cols_c22_channel     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_imgInput1_rows_c21_channel     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_imgInput2_cols_channel         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_imgInput2_rows_channel         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_lsc_out_cols_channel           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_lsc_out_rows_channel           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ltm_in_cols_c24_channel        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ltm_in_rows_c23_channel        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_dst_cols_channel             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_dst_rows_channel             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_thresh_loc_channel             |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                       |  1|   0|    1|          0|
    |ap_sync_reg_function_awb_17_17_1080_1920_1_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_gammacorrection_9_9_1080_1920_1_U0_ap_ready  |  1|   0|    1|          0|
    +---------------------------------------------------------+---+----+-----+-----------+
    |Total                                                    | 21|   0|   21|          0|
    +---------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|s_axis_video_TDATA   |   in|   16|        axis|  s_axis_video_V_data_V|       pointer|
|s_axis_video_TKEEP   |   in|    2|        axis|  s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB   |   in|    2|        axis|  s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER   |   in|    1|        axis|  s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST   |   in|    1|        axis|  s_axis_video_V_last_V|       pointer|
|s_axis_video_TID     |   in|    1|        axis|    s_axis_video_V_id_V|       pointer|
|s_axis_video_TDEST   |   in|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TVALID  |   in|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TREADY  |  out|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|m_axis_video_TDATA   |  out|   24|        axis|  m_axis_video_V_data_V|       pointer|
|m_axis_video_TKEEP   |  out|    3|        axis|  m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB   |  out|    3|        axis|  m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER   |  out|    1|        axis|  m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST   |  out|    1|        axis|  m_axis_video_V_last_V|       pointer|
|m_axis_video_TID     |  out|    1|        axis|    m_axis_video_V_id_V|       pointer|
|m_axis_video_TDEST   |  out|    1|        axis|  m_axis_video_V_dest_V|       pointer|
|m_axis_video_TVALID  |  out|    1|        axis|  m_axis_video_V_dest_V|       pointer|
|m_axis_video_TREADY  |   in|    1|        axis|  m_axis_video_V_dest_V|       pointer|
|height               |   in|   11|     ap_none|                 height|        scalar|
|height_ap_vld        |   in|    1|     ap_none|                 height|        scalar|
|width                |   in|   11|     ap_none|                  width|        scalar|
|width_ap_vld         |   in|    1|     ap_none|                  width|        scalar|
|hist0_0_address0     |  out|   10|   ap_memory|                hist0_0|         array|
|hist0_0_ce0          |  out|    1|   ap_memory|                hist0_0|         array|
|hist0_0_d0           |  out|   32|   ap_memory|                hist0_0|         array|
|hist0_0_q0           |   in|   32|   ap_memory|                hist0_0|         array|
|hist0_0_we0          |  out|    1|   ap_memory|                hist0_0|         array|
|hist0_0_address1     |  out|   10|   ap_memory|                hist0_0|         array|
|hist0_0_ce1          |  out|    1|   ap_memory|                hist0_0|         array|
|hist0_0_d1           |  out|   32|   ap_memory|                hist0_0|         array|
|hist0_0_q1           |   in|   32|   ap_memory|                hist0_0|         array|
|hist0_0_we1          |  out|    1|   ap_memory|                hist0_0|         array|
|hist0_1_address0     |  out|   10|   ap_memory|                hist0_1|         array|
|hist0_1_ce0          |  out|    1|   ap_memory|                hist0_1|         array|
|hist0_1_d0           |  out|   32|   ap_memory|                hist0_1|         array|
|hist0_1_q0           |   in|   32|   ap_memory|                hist0_1|         array|
|hist0_1_we0          |  out|    1|   ap_memory|                hist0_1|         array|
|hist0_1_address1     |  out|   10|   ap_memory|                hist0_1|         array|
|hist0_1_ce1          |  out|    1|   ap_memory|                hist0_1|         array|
|hist0_1_d1           |  out|   32|   ap_memory|                hist0_1|         array|
|hist0_1_q1           |   in|   32|   ap_memory|                hist0_1|         array|
|hist0_1_we1          |  out|    1|   ap_memory|                hist0_1|         array|
|hist0_2_address0     |  out|   10|   ap_memory|                hist0_2|         array|
|hist0_2_ce0          |  out|    1|   ap_memory|                hist0_2|         array|
|hist0_2_d0           |  out|   32|   ap_memory|                hist0_2|         array|
|hist0_2_q0           |   in|   32|   ap_memory|                hist0_2|         array|
|hist0_2_we0          |  out|    1|   ap_memory|                hist0_2|         array|
|hist0_2_address1     |  out|   10|   ap_memory|                hist0_2|         array|
|hist0_2_ce1          |  out|    1|   ap_memory|                hist0_2|         array|
|hist0_2_d1           |  out|   32|   ap_memory|                hist0_2|         array|
|hist0_2_q1           |   in|   32|   ap_memory|                hist0_2|         array|
|hist0_2_we1          |  out|    1|   ap_memory|                hist0_2|         array|
|hist1_0_address0     |  out|   10|   ap_memory|                hist1_0|         array|
|hist1_0_ce0          |  out|    1|   ap_memory|                hist1_0|         array|
|hist1_0_d0           |  out|   32|   ap_memory|                hist1_0|         array|
|hist1_0_q0           |   in|   32|   ap_memory|                hist1_0|         array|
|hist1_0_we0          |  out|    1|   ap_memory|                hist1_0|         array|
|hist1_0_address1     |  out|   10|   ap_memory|                hist1_0|         array|
|hist1_0_ce1          |  out|    1|   ap_memory|                hist1_0|         array|
|hist1_0_d1           |  out|   32|   ap_memory|                hist1_0|         array|
|hist1_0_q1           |   in|   32|   ap_memory|                hist1_0|         array|
|hist1_0_we1          |  out|    1|   ap_memory|                hist1_0|         array|
|hist1_1_address0     |  out|   10|   ap_memory|                hist1_1|         array|
|hist1_1_ce0          |  out|    1|   ap_memory|                hist1_1|         array|
|hist1_1_d0           |  out|   32|   ap_memory|                hist1_1|         array|
|hist1_1_q0           |   in|   32|   ap_memory|                hist1_1|         array|
|hist1_1_we0          |  out|    1|   ap_memory|                hist1_1|         array|
|hist1_1_address1     |  out|   10|   ap_memory|                hist1_1|         array|
|hist1_1_ce1          |  out|    1|   ap_memory|                hist1_1|         array|
|hist1_1_d1           |  out|   32|   ap_memory|                hist1_1|         array|
|hist1_1_q1           |   in|   32|   ap_memory|                hist1_1|         array|
|hist1_1_we1          |  out|    1|   ap_memory|                hist1_1|         array|
|hist1_2_address0     |  out|   10|   ap_memory|                hist1_2|         array|
|hist1_2_ce0          |  out|    1|   ap_memory|                hist1_2|         array|
|hist1_2_d0           |  out|   32|   ap_memory|                hist1_2|         array|
|hist1_2_q0           |   in|   32|   ap_memory|                hist1_2|         array|
|hist1_2_we0          |  out|    1|   ap_memory|                hist1_2|         array|
|hist1_2_address1     |  out|   10|   ap_memory|                hist1_2|         array|
|hist1_2_ce1          |  out|    1|   ap_memory|                hist1_2|         array|
|hist1_2_d1           |  out|   32|   ap_memory|                hist1_2|         array|
|hist1_2_q1           |   in|   32|   ap_memory|                hist1_2|         array|
|hist1_2_we1          |  out|    1|   ap_memory|                hist1_2|         array|
|rgain                |   in|   16|     ap_none|                  rgain|        scalar|
|rgain_ap_vld         |   in|    1|     ap_none|                  rgain|        scalar|
|bgain                |   in|   16|     ap_none|                  bgain|        scalar|
|bgain_ap_vld         |   in|    1|     ap_none|                  bgain|        scalar|
|gamma_lut_address0   |  out|   10|   ap_memory|              gamma_lut|         array|
|gamma_lut_ce0        |  out|    1|   ap_memory|              gamma_lut|         array|
|gamma_lut_d0         |  out|    8|   ap_memory|              gamma_lut|         array|
|gamma_lut_q0         |   in|    8|   ap_memory|              gamma_lut|         array|
|gamma_lut_we0        |  out|    1|   ap_memory|              gamma_lut|         array|
|mode_reg             |   in|    1|     ap_none|               mode_reg|        scalar|
|mode_reg_ap_vld      |   in|    1|     ap_none|               mode_reg|        scalar|
|pawb                 |   in|   16|     ap_none|                   pawb|        scalar|
|pawb_ap_vld          |   in|    1|     ap_none|                   pawb|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_hs|            ISPpipeline|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|            ISPpipeline|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|            ISPpipeline|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|            ISPpipeline|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|            ISPpipeline|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|            ISPpipeline|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|            ISPpipeline|  return value|
+---------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pawb_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %pawb"   --->   Operation 21 'read' 'pawb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bgain_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bgain"   --->   Operation 22 'read' 'bgain_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rgain_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %rgain"   --->   Operation 23 'read' 'rgain_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%width_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %width"   --->   Operation 24 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%height_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %height"   --->   Operation 25 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ltm_in_cols_c = alloca i64 1"   --->   Operation 26 'alloca' 'ltm_in_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ltm_in_rows_c = alloca i64 1"   --->   Operation 27 'alloca' 'ltm_in_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%imgInput1_cols_c = alloca i64 1"   --->   Operation 28 'alloca' 'imgInput1_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%imgInput1_rows_c = alloca i64 1"   --->   Operation 29 'alloca' 'imgInput1_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%bgain_c = alloca i64 1"   --->   Operation 30 'alloca' 'bgain_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rgain_c = alloca i64 1"   --->   Operation 31 'alloca' 'rgain_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%imgInput1_data = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:346]   --->   Operation 32 'alloca' 'imgInput1_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%imgInput2_data = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:347]   --->   Operation 33 'alloca' 'imgInput2_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%gain_out_data = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:349]   --->   Operation 34 'alloca' 'gain_out_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%demosaic_out_data = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:350]   --->   Operation 35 'alloca' 'demosaic_out_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%ltm_in_data = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:352]   --->   Operation 36 'alloca' 'ltm_in_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%lsc_out_data = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:353]   --->   Operation 37 'alloca' 'lsc_out_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_dst_data = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:354]   --->   Operation 38 'alloca' 'p_dst_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%aecin_data = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:355]   --->   Operation 39 'alloca' 'aecin_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (1.20ns)   --->   "%call_ln0 = call void @entry_proc, i16 %rgain_read, i16 %rgain_c, i16 %bgain_read, i16 %bgain_c"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 41 [2/2] (3.23ns)   --->   "%call_ret = call i208 @ISPpipeline_Block_entry1_proc, i11 %height_read, i11 %width_read, i16 %pawb_read"   --->   Operation 41 'call' 'call_ret' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.72>
ST_2 : Operation 42 [1/2] (1.72ns)   --->   "%call_ret = call i208 @ISPpipeline_Block_entry1_proc, i11 %height_read, i11 %width_read, i16 %pawb_read"   --->   Operation 42 'call' 'call_ret' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ltm_in_cols_c24_channel = extractvalue i208 %call_ret"   --->   Operation 43 'extractvalue' 'ltm_in_cols_c24_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 6> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ltm_in_rows_c23_channel = extractvalue i208 %call_ret"   --->   Operation 44 'extractvalue' 'ltm_in_rows_c23_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 6> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%imgInput1_cols_c22_channel = extractvalue i208 %call_ret"   --->   Operation 45 'extractvalue' 'imgInput1_cols_c22_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%imgInput1_rows_c21_channel = extractvalue i208 %call_ret"   --->   Operation 46 'extractvalue' 'imgInput1_rows_c21_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%thresh_loc_channel = extractvalue i208 %call_ret"   --->   Operation 47 'extractvalue' 'thresh_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%aecin_cols_channel = extractvalue i208 %call_ret"   --->   Operation 48 'extractvalue' 'aecin_cols_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 9> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%aecin_rows_channel = extractvalue i208 %call_ret"   --->   Operation 49 'extractvalue' 'aecin_rows_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 9> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_dst_cols_channel = extractvalue i208 %call_ret"   --->   Operation 50 'extractvalue' 'p_dst_cols_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 10> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_dst_rows_channel = extractvalue i208 %call_ret"   --->   Operation 51 'extractvalue' 'p_dst_rows_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 10> <FIFO>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%lsc_out_cols_channel = extractvalue i208 %call_ret"   --->   Operation 52 'extractvalue' 'lsc_out_cols_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 8> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%lsc_out_rows_channel = extractvalue i208 %call_ret"   --->   Operation 53 'extractvalue' 'lsc_out_rows_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 8> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%gain_out_cols_channel = extractvalue i208 %call_ret"   --->   Operation 54 'extractvalue' 'gain_out_cols_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 5> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%gain_out_rows_channel = extractvalue i208 %call_ret"   --->   Operation 55 'extractvalue' 'gain_out_rows_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 5> <FIFO>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%imgInput2_cols_channel = extractvalue i208 %call_ret"   --->   Operation 56 'extractvalue' 'imgInput2_cols_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 4> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%imgInput2_rows_channel = extractvalue i208 %call_ret"   --->   Operation 57 'extractvalue' 'imgInput2_rows_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 4> <FIFO>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%demosaic_out_rows_channel = extractvalue i208 %call_ret"   --->   Operation 58 'extractvalue' 'demosaic_out_rows_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 6> <FIFO>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%demosaic_out_cols_channel = extractvalue i208 %call_ret"   --->   Operation 59 'extractvalue' 'demosaic_out_cols_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 6> <FIFO>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 60 [2/2] (2.40ns)   --->   "%call_ln369 = call void @AXIVideo2BayerMat<13, 1080, 1920, 1>, i16 %s_axis_video_V_data_V, i2 %s_axis_video_V_keep_V, i2 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i11 %imgInput1_rows_c21_channel, i11 %imgInput1_cols_c22_channel, i10 %imgInput1_data, i11 %imgInput1_rows_c, i11 %imgInput1_cols_c" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:369]   --->   Operation 60 'call' 'call_ln369' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln369 = call void @AXIVideo2BayerMat<13, 1080, 1920, 1>, i16 %s_axis_video_V_data_V, i2 %s_axis_video_V_keep_V, i2 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i11 %imgInput1_rows_c21_channel, i11 %imgInput1_cols_c22_channel, i10 %imgInput1_data, i11 %imgInput1_rows_c, i11 %imgInput1_cols_c" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:369]   --->   Operation 61 'call' 'call_ln369' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln370 = call void @blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9, i11 %imgInput1_rows_c, i11 %imgInput1_cols_c, i10 %imgInput1_data, i10 %imgInput2_data" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:370]   --->   Operation 62 'call' 'call_ln370' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln370 = call void @blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9, i11 %imgInput1_rows_c, i11 %imgInput1_cols_c, i10 %imgInput1_data, i10 %imgInput2_data" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:370]   --->   Operation 63 'call' 'call_ln370' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.20>
ST_7 : Operation 64 [2/2] (1.20ns)   --->   "%call_ln373 = call void @gaincontrol<3, 13, 1080, 1920, 1>, i11 %imgInput2_rows_channel, i11 %imgInput2_cols_channel, i10 %imgInput2_data, i10 %gain_out_data, i16 %rgain_c, i16 %bgain_c" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:373]   --->   Operation 64 'call' 'call_ln373' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln373 = call void @gaincontrol<3, 13, 1080, 1920, 1>, i11 %imgInput2_rows_channel, i11 %imgInput2_cols_channel, i10 %imgInput2_data, i10 %gain_out_data, i16 %rgain_c, i16 %bgain_c" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:373]   --->   Operation 65 'call' 'call_ln373' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.20>
ST_9 : Operation 66 [2/2] (1.20ns)   --->   "%call_ln374 = call void @demosaicing<3, 13, 17, 1080, 1920, 1, false>, i11 %gain_out_rows_channel, i11 %gain_out_cols_channel, i10 %gain_out_data, i30 %demosaic_out_data" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:374]   --->   Operation 66 'call' 'call_ln374' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln374 = call void @demosaicing<3, 13, 17, 1080, 1920, 1, false>, i11 %gain_out_rows_channel, i11 %gain_out_cols_channel, i10 %gain_out_data, i30 %demosaic_out_data" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:374]   --->   Operation 67 'call' 'call_ln374' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.40>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%mode_reg_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mode_reg"   --->   Operation 68 'read' 'mode_reg_read' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [2/2] (2.40ns)   --->   "%call_ln376 = call void @function_awb<17, 17, 1080, 1920, 1>, i11 %demosaic_out_rows_channel, i11 %demosaic_out_cols_channel, i30 %demosaic_out_data, i11 %ltm_in_rows_c23_channel, i11 %ltm_in_cols_c24_channel, i30 %ltm_in_data, i32 %hist0_0, i32 %hist0_1, i32 %hist0_2, i32 %hist1_0, i32 %hist1_1, i32 %hist1_2, i11 %height_read, i11 %width_read, i1 %mode_reg_read, i32 %thresh_loc_channel, i11 %ltm_in_rows_c, i11 %ltm_in_cols_c, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:376]   --->   Operation 69 'call' 'call_ln376' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln376 = call void @function_awb<17, 17, 1080, 1920, 1>, i11 %demosaic_out_rows_channel, i11 %demosaic_out_cols_channel, i30 %demosaic_out_data, i11 %ltm_in_rows_c23_channel, i11 %ltm_in_cols_c24_channel, i30 %ltm_in_data, i32 %hist0_0, i32 %hist0_1, i32 %hist0_2, i32 %hist1_0, i32 %hist1_1, i32 %hist1_2, i11 %height_read, i11 %width_read, i1 %mode_reg_read, i32 %thresh_loc_channel, i11 %ltm_in_rows_c, i11 %ltm_in_cols_c, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:376]   --->   Operation 70 'call' 'call_ln376' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln379 = call void @colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2>, i11 %ltm_in_rows_c, i11 %ltm_in_cols_c, i30 %ltm_in_data, i30 %lsc_out_data" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:379]   --->   Operation 71 'call' 'call_ln379' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln379 = call void @colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2>, i11 %ltm_in_rows_c, i11 %ltm_in_cols_c, i30 %ltm_in_data, i30 %lsc_out_data" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:379]   --->   Operation 72 'call' 'call_ln379' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.73>
ST_15 : Operation 73 [2/2] (1.73ns)   --->   "%call_ln384 = call void @xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>, i11 %lsc_out_rows_channel, i11 %lsc_out_cols_channel, i30 %lsc_out_data, i24 %aecin_data" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:384]   --->   Operation 73 'call' 'call_ln384' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln384 = call void @xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>, i11 %lsc_out_rows_channel, i11 %lsc_out_cols_channel, i30 %lsc_out_data, i24 %aecin_data" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:384]   --->   Operation 74 'call' 'call_ln384' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.20>
ST_17 : Operation 75 [2/2] (1.20ns)   --->   "%call_ln386 = call void @gammacorrection<9, 9, 1080, 1920, 1>, i11 %aecin_rows_channel, i11 %aecin_cols_channel, i24 %aecin_data, i24 %p_dst_data, i8 %gamma_lut" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:386]   --->   Operation 75 'call' 'call_ln386' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln386 = call void @gammacorrection<9, 9, 1080, 1920, 1>, i11 %aecin_rows_channel, i11 %aecin_cols_channel, i24 %aecin_data, i24 %p_dst_data, i8 %gamma_lut" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:386]   --->   Operation 76 'call' 'call_ln386' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 2.14>
ST_19 : Operation 77 [2/2] (2.14ns)   --->   "%call_ln387 = call void @ColorMat2AXIvideo<9, 1080, 1920, 1>, i11 %p_dst_rows_channel, i11 %p_dst_cols_channel, i24 %p_dst_data, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:387]   --->   Operation 77 'call' 'call_ln387' <Predicate = true> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 78 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @ltm_in_OC_cols_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %ltm_in_cols_c, i11 %ltm_in_cols_c"   --->   Operation 78 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %ltm_in_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 80 [1/1] (0.00ns)   --->   "%empty_261 = specchannel i32 @_ssdm_op_SpecChannel, void @ltm_in_OC_rows_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %ltm_in_rows_c, i11 %ltm_in_rows_c"   --->   Operation 80 'specchannel' 'empty_261' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %ltm_in_rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 82 [1/1] (0.00ns)   --->   "%empty_262 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput1_OC_cols_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %imgInput1_cols_c, i11 %imgInput1_cols_c"   --->   Operation 82 'specchannel' 'empty_262' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %imgInput1_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 84 [1/1] (0.00ns)   --->   "%empty_263 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput1_OC_rows_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %imgInput1_rows_c, i11 %imgInput1_rows_c"   --->   Operation 84 'specchannel' 'empty_263' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %imgInput1_rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 86 [1/1] (0.00ns)   --->   "%empty_264 = specchannel i32 @_ssdm_op_SpecChannel, void @bgain_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i16 %bgain_c, i16 %bgain_c"   --->   Operation 86 'specchannel' 'empty_264' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bgain_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 88 [1/1] (0.00ns)   --->   "%empty_265 = specchannel i32 @_ssdm_op_SpecChannel, void @rgain_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i16 %rgain_c, i16 %rgain_c"   --->   Operation 88 'specchannel' 'empty_265' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rgain_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 90 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_18"   --->   Operation 90 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %gamma_lut, i64 666, i64 207, i64 1"   --->   Operation 91 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gamma_lut, void @empty, i32 0, i32 0, void @empty_18, i32 1, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_video_V_dest_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_user_V, i3 %m_axis_video_V_strb_V, i3 %m_axis_video_V_keep_V, i24 %m_axis_video_V_data_V, void @empty_3, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_dest_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_user_V, i2 %s_axis_video_V_strb_V, i2 %s_axis_video_V_keep_V, i16 %s_axis_video_V_data_V, void @empty_3, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 95 [1/1] (0.00ns)   --->   "%empty_266 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput1_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i10 %imgInput1_data, i10 %imgInput1_data"   --->   Operation 95 'specchannel' 'empty_266' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %imgInput1_data, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 97 [1/1] (0.00ns)   --->   "%empty_267 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput2_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i10 %imgInput2_data, i10 %imgInput2_data"   --->   Operation 97 'specchannel' 'empty_267' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %imgInput2_data, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "%empty_268 = specchannel i32 @_ssdm_op_SpecChannel, void @gain_out_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i10 %gain_out_data, i10 %gain_out_data"   --->   Operation 99 'specchannel' 'empty_268' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %gain_out_data, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 101 [1/1] (0.00ns)   --->   "%empty_269 = specchannel i32 @_ssdm_op_SpecChannel, void @demosaic_out_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i30 %demosaic_out_data, i30 %demosaic_out_data"   --->   Operation 101 'specchannel' 'empty_269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %demosaic_out_data, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "%empty_270 = specchannel i32 @_ssdm_op_SpecChannel, void @ltm_in_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i30 %ltm_in_data, i30 %ltm_in_data"   --->   Operation 103 'specchannel' 'empty_270' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ltm_in_data, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "%empty_271 = specchannel i32 @_ssdm_op_SpecChannel, void @lsc_out_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i30 %lsc_out_data, i30 %lsc_out_data"   --->   Operation 105 'specchannel' 'empty_271' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %lsc_out_data, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "%empty_272 = specchannel i32 @_ssdm_op_SpecChannel, void @p_dst_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %p_dst_data, i24 %p_dst_data"   --->   Operation 107 'specchannel' 'empty_272' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %p_dst_data, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "%empty_273 = specchannel i32 @_ssdm_op_SpecChannel, void @aecin_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %aecin_data, i24 %aecin_data"   --->   Operation 109 'specchannel' 'empty_273' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %aecin_data, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln387 = call void @ColorMat2AXIvideo<9, 1080, 1920, 1>, i11 %p_dst_rows_channel, i11 %p_dst_cols_channel, i24 %p_dst_data, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:387]   --->   Operation 111 'call' 'call_ln387' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "%ret_ln391 = ret" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:391]   --->   Operation 112 'ret' 'ret_ln391' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hist0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ hist0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ hist0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ hist1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ hist1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ hist1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rgain]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bgain]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gamma_lut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mode_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pawb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pawb_read                  (read                ) [ 001000000000000000000]
bgain_read                 (read                ) [ 000000000000000000000]
rgain_read                 (read                ) [ 000000000000000000000]
width_read                 (read                ) [ 001111111111100000000]
height_read                (read                ) [ 001111111111100000000]
ltm_in_cols_c              (alloca              ) [ 001111111111111111111]
ltm_in_rows_c              (alloca              ) [ 001111111111111111111]
imgInput1_cols_c           (alloca              ) [ 001111111111111111111]
imgInput1_rows_c           (alloca              ) [ 001111111111111111111]
bgain_c                    (alloca              ) [ 011111111111111111111]
rgain_c                    (alloca              ) [ 011111111111111111111]
imgInput1_data             (alloca              ) [ 001111111111111111111]
imgInput2_data             (alloca              ) [ 001111111111111111111]
gain_out_data              (alloca              ) [ 001111111111111111111]
demosaic_out_data          (alloca              ) [ 001111111111111111111]
ltm_in_data                (alloca              ) [ 001111111111111111111]
lsc_out_data               (alloca              ) [ 001111111111111111111]
p_dst_data                 (alloca              ) [ 001111111111111111111]
aecin_data                 (alloca              ) [ 001111111111111111111]
call_ln0                   (call                ) [ 000000000000000000000]
call_ret                   (call                ) [ 000000000000000000000]
ltm_in_cols_c24_channel    (extractvalue        ) [ 000111111111100000000]
ltm_in_rows_c23_channel    (extractvalue        ) [ 000111111111100000000]
imgInput1_cols_c22_channel (extractvalue        ) [ 000110000000000000000]
imgInput1_rows_c21_channel (extractvalue        ) [ 000110000000000000000]
thresh_loc_channel         (extractvalue        ) [ 000111111111100000000]
aecin_cols_channel         (extractvalue        ) [ 000111111111111111100]
aecin_rows_channel         (extractvalue        ) [ 000111111111111111100]
p_dst_cols_channel         (extractvalue        ) [ 000111111111111111111]
p_dst_rows_channel         (extractvalue        ) [ 000111111111111111111]
lsc_out_cols_channel       (extractvalue        ) [ 000111111111111110000]
lsc_out_rows_channel       (extractvalue        ) [ 000111111111111110000]
gain_out_cols_channel      (extractvalue        ) [ 000111111110000000000]
gain_out_rows_channel      (extractvalue        ) [ 000111111110000000000]
imgInput2_cols_channel     (extractvalue        ) [ 000111111000000000000]
imgInput2_rows_channel     (extractvalue        ) [ 000111111000000000000]
demosaic_out_rows_channel  (extractvalue        ) [ 000111111111100000000]
demosaic_out_cols_channel  (extractvalue        ) [ 000111111111100000000]
call_ln369                 (call                ) [ 000000000000000000000]
call_ln370                 (call                ) [ 000000000000000000000]
call_ln373                 (call                ) [ 000000000000000000000]
call_ln374                 (call                ) [ 000000000000000000000]
mode_reg_read              (read                ) [ 000000000000100000000]
call_ln376                 (call                ) [ 000000000000000000000]
call_ln379                 (call                ) [ 000000000000000000000]
call_ln384                 (call                ) [ 000000000000000000000]
call_ln386                 (call                ) [ 000000000000000000000]
empty                      (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_261                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_262                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_263                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_264                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_265                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
specdataflowpipeline_ln0   (specdataflowpipeline) [ 000000000000000000000]
specmemcore_ln0            (specmemcore         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_266                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_267                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_268                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_269                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_270                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_271                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_272                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_273                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
call_ln387                 (call                ) [ 000000000000000000000]
ret_ln391                  (ret                 ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="height">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="width">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="hist0_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="hist0_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="hist0_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="hist1_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="hist1_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="hist1_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="rgain">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgain"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="bgain">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bgain"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="gamma_lut">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gamma_lut"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="mode_reg">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_reg"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="pawb">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pawb"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ISPpipeline_Block_entry1_proc"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIVideo2BayerMat<13, 1080, 1920, 1>"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gaincontrol<3, 13, 1080, 1920, 1>"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="demosaicing<3, 13, 17, 1080, 1920, 1, false>"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="function_awb<17, 17, 1080, 1920, 1>"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2>"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1>"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gammacorrection<9, 9, 1080, 1920, 1>"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColorMat2AXIvideo<9, 1080, 1920, 1>"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ltm_in_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ltm_in_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput1_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput1_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bgain_c_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgain_c_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput1_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput2_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gain_out_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demosaic_out_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ltm_in_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lsc_out_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="aecin_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1004" name="ltm_in_cols_c_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ltm_in_cols_c/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="ltm_in_rows_c_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ltm_in_rows_c/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="imgInput1_cols_c_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput1_cols_c/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="imgInput1_rows_c_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput1_rows_c/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="bgain_c_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bgain_c/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="rgain_c_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rgain_c/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="imgInput1_data_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput1_data/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="imgInput2_data_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput2_data/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="gain_out_data_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gain_out_data/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="demosaic_out_data_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="30" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="demosaic_out_data/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="ltm_in_data_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="30" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ltm_in_data/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="lsc_out_data_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="30" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lsc_out_data/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_dst_data_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="24" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dst_data/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="aecin_data_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="24" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aecin_data/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="pawb_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pawb_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="bgain_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bgain_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="rgain_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rgain_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="width_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="11" slack="0"/>
<pin id="250" dir="0" index="1" bw="11" slack="0"/>
<pin id="251" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="height_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="0"/>
<pin id="256" dir="0" index="1" bw="11" slack="0"/>
<pin id="257" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mode_reg_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_reg_read/11 "/>
</bind>
</comp>

<comp id="266" class="1004" name="call_ln0_entry_proc_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="0" index="2" bw="16" slack="0"/>
<pin id="270" dir="0" index="3" bw="16" slack="0"/>
<pin id="271" dir="0" index="4" bw="16" slack="0"/>
<pin id="272" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_ISPpipeline_Block_entry1_proc_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="208" slack="0"/>
<pin id="278" dir="0" index="1" bw="11" slack="0"/>
<pin id="279" dir="0" index="2" bw="11" slack="0"/>
<pin id="280" dir="0" index="3" bw="16" slack="0"/>
<pin id="281" dir="1" index="4" bw="208" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_AXIVideo2BayerMat_13_1080_1920_1_s_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="0"/>
<pin id="289" dir="0" index="2" bw="2" slack="0"/>
<pin id="290" dir="0" index="3" bw="2" slack="0"/>
<pin id="291" dir="0" index="4" bw="1" slack="0"/>
<pin id="292" dir="0" index="5" bw="1" slack="0"/>
<pin id="293" dir="0" index="6" bw="1" slack="0"/>
<pin id="294" dir="0" index="7" bw="1" slack="0"/>
<pin id="295" dir="0" index="8" bw="11" slack="1"/>
<pin id="296" dir="0" index="9" bw="11" slack="1"/>
<pin id="297" dir="0" index="10" bw="10" slack="2"/>
<pin id="298" dir="0" index="11" bw="11" slack="2"/>
<pin id="299" dir="0" index="12" bw="11" slack="2"/>
<pin id="300" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln369/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_blackLevelCorrection_13_1080_1920_1_16_15_1_9_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="0" slack="0"/>
<pin id="311" dir="0" index="1" bw="11" slack="4"/>
<pin id="312" dir="0" index="2" bw="11" slack="4"/>
<pin id="313" dir="0" index="3" bw="10" slack="4"/>
<pin id="314" dir="0" index="4" bw="10" slack="4"/>
<pin id="315" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln370/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_gaincontrol_3_13_1080_1920_1_s_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="0" slack="0"/>
<pin id="319" dir="0" index="1" bw="11" slack="5"/>
<pin id="320" dir="0" index="2" bw="11" slack="5"/>
<pin id="321" dir="0" index="3" bw="10" slack="6"/>
<pin id="322" dir="0" index="4" bw="10" slack="6"/>
<pin id="323" dir="0" index="5" bw="16" slack="6"/>
<pin id="324" dir="0" index="6" bw="16" slack="6"/>
<pin id="325" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln373/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_demosaicing_3_13_17_1080_1920_1_false_s_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="0" slack="0"/>
<pin id="329" dir="0" index="1" bw="11" slack="7"/>
<pin id="330" dir="0" index="2" bw="11" slack="7"/>
<pin id="331" dir="0" index="3" bw="10" slack="8"/>
<pin id="332" dir="0" index="4" bw="30" slack="8"/>
<pin id="333" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln374/9 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_function_awb_17_17_1080_1920_1_s_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="0" slack="0"/>
<pin id="337" dir="0" index="1" bw="11" slack="9"/>
<pin id="338" dir="0" index="2" bw="11" slack="9"/>
<pin id="339" dir="0" index="3" bw="30" slack="10"/>
<pin id="340" dir="0" index="4" bw="11" slack="9"/>
<pin id="341" dir="0" index="5" bw="11" slack="9"/>
<pin id="342" dir="0" index="6" bw="30" slack="10"/>
<pin id="343" dir="0" index="7" bw="32" slack="0"/>
<pin id="344" dir="0" index="8" bw="32" slack="0"/>
<pin id="345" dir="0" index="9" bw="32" slack="0"/>
<pin id="346" dir="0" index="10" bw="32" slack="0"/>
<pin id="347" dir="0" index="11" bw="32" slack="0"/>
<pin id="348" dir="0" index="12" bw="32" slack="0"/>
<pin id="349" dir="0" index="13" bw="11" slack="10"/>
<pin id="350" dir="0" index="14" bw="11" slack="10"/>
<pin id="351" dir="0" index="15" bw="1" slack="0"/>
<pin id="352" dir="0" index="16" bw="32" slack="9"/>
<pin id="353" dir="0" index="17" bw="11" slack="10"/>
<pin id="354" dir="0" index="18" bw="11" slack="10"/>
<pin id="355" dir="0" index="19" bw="32" slack="0"/>
<pin id="356" dir="0" index="20" bw="32" slack="0"/>
<pin id="357" dir="0" index="21" bw="32" slack="0"/>
<pin id="358" dir="0" index="22" bw="32" slack="0"/>
<pin id="359" dir="0" index="23" bw="32" slack="0"/>
<pin id="360" dir="0" index="24" bw="32" slack="0"/>
<pin id="361" dir="0" index="25" bw="32" slack="0"/>
<pin id="362" dir="0" index="26" bw="32" slack="0"/>
<pin id="363" dir="0" index="27" bw="32" slack="0"/>
<pin id="364" dir="0" index="28" bw="32" slack="0"/>
<pin id="365" dir="0" index="29" bw="32" slack="0"/>
<pin id="366" dir="0" index="30" bw="32" slack="0"/>
<pin id="367" dir="1" index="31" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln376/11 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_colorcorrectionmatrix_0_17_17_1080_1920_1_2_s_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="0" slack="0"/>
<pin id="390" dir="0" index="1" bw="11" slack="12"/>
<pin id="391" dir="0" index="2" bw="11" slack="12"/>
<pin id="392" dir="0" index="3" bw="30" slack="12"/>
<pin id="393" dir="0" index="4" bw="30" slack="12"/>
<pin id="394" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln379/13 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="0" slack="0"/>
<pin id="398" dir="0" index="1" bw="11" slack="13"/>
<pin id="399" dir="0" index="2" bw="11" slack="13"/>
<pin id="400" dir="0" index="3" bw="30" slack="14"/>
<pin id="401" dir="0" index="4" bw="24" slack="14"/>
<pin id="402" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln384/15 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_gammacorrection_9_9_1080_1920_1_s_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="0" slack="0"/>
<pin id="406" dir="0" index="1" bw="11" slack="15"/>
<pin id="407" dir="0" index="2" bw="11" slack="15"/>
<pin id="408" dir="0" index="3" bw="24" slack="16"/>
<pin id="409" dir="0" index="4" bw="24" slack="16"/>
<pin id="410" dir="0" index="5" bw="8" slack="0"/>
<pin id="411" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln386/17 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_ColorMat2AXIvideo_9_1080_1920_1_s_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="0" slack="0"/>
<pin id="416" dir="0" index="1" bw="11" slack="17"/>
<pin id="417" dir="0" index="2" bw="11" slack="17"/>
<pin id="418" dir="0" index="3" bw="24" slack="18"/>
<pin id="419" dir="0" index="4" bw="24" slack="0"/>
<pin id="420" dir="0" index="5" bw="3" slack="0"/>
<pin id="421" dir="0" index="6" bw="3" slack="0"/>
<pin id="422" dir="0" index="7" bw="1" slack="0"/>
<pin id="423" dir="0" index="8" bw="1" slack="0"/>
<pin id="424" dir="0" index="9" bw="1" slack="0"/>
<pin id="425" dir="0" index="10" bw="1" slack="0"/>
<pin id="426" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln387/19 "/>
</bind>
</comp>

<comp id="435" class="1004" name="ltm_in_cols_c24_channel_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="208" slack="0"/>
<pin id="437" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ltm_in_cols_c24_channel/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="ltm_in_rows_c23_channel_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="208" slack="0"/>
<pin id="441" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ltm_in_rows_c23_channel/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="imgInput1_cols_c22_channel_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="208" slack="0"/>
<pin id="445" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="imgInput1_cols_c22_channel/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="imgInput1_rows_c21_channel_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="208" slack="0"/>
<pin id="449" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="imgInput1_rows_c21_channel/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="thresh_loc_channel_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="208" slack="0"/>
<pin id="453" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="thresh_loc_channel/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="aecin_cols_channel_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="208" slack="0"/>
<pin id="457" dir="1" index="1" bw="11" slack="15"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="aecin_cols_channel/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="aecin_rows_channel_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="208" slack="0"/>
<pin id="461" dir="1" index="1" bw="11" slack="15"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="aecin_rows_channel/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_dst_cols_channel_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="208" slack="0"/>
<pin id="465" dir="1" index="1" bw="11" slack="17"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_dst_cols_channel/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="p_dst_rows_channel_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="208" slack="0"/>
<pin id="469" dir="1" index="1" bw="11" slack="17"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_dst_rows_channel/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="lsc_out_cols_channel_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="208" slack="0"/>
<pin id="473" dir="1" index="1" bw="11" slack="13"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="lsc_out_cols_channel/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="lsc_out_rows_channel_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="208" slack="0"/>
<pin id="477" dir="1" index="1" bw="11" slack="13"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="lsc_out_rows_channel/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="gain_out_cols_channel_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="208" slack="0"/>
<pin id="481" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="gain_out_cols_channel/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="gain_out_rows_channel_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="208" slack="0"/>
<pin id="485" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="gain_out_rows_channel/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="imgInput2_cols_channel_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="208" slack="0"/>
<pin id="489" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="imgInput2_cols_channel/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="imgInput2_rows_channel_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="208" slack="0"/>
<pin id="493" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="imgInput2_rows_channel/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="demosaic_out_rows_channel_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="208" slack="0"/>
<pin id="497" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="demosaic_out_rows_channel/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="demosaic_out_cols_channel_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="208" slack="0"/>
<pin id="501" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="demosaic_out_cols_channel/2 "/>
</bind>
</comp>

<comp id="503" class="1005" name="pawb_read_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="1"/>
<pin id="505" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pawb_read "/>
</bind>
</comp>

<comp id="508" class="1005" name="width_read_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="11" slack="1"/>
<pin id="510" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="514" class="1005" name="height_read_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="11" slack="1"/>
<pin id="516" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="520" class="1005" name="ltm_in_cols_c_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="11" slack="10"/>
<pin id="522" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opset="ltm_in_cols_c "/>
</bind>
</comp>

<comp id="526" class="1005" name="ltm_in_rows_c_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="11" slack="10"/>
<pin id="528" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opset="ltm_in_rows_c "/>
</bind>
</comp>

<comp id="532" class="1005" name="imgInput1_cols_c_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="11" slack="2"/>
<pin id="534" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="imgInput1_cols_c "/>
</bind>
</comp>

<comp id="538" class="1005" name="imgInput1_rows_c_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="11" slack="2"/>
<pin id="540" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="imgInput1_rows_c "/>
</bind>
</comp>

<comp id="544" class="1005" name="bgain_c_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="0"/>
<pin id="546" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="bgain_c "/>
</bind>
</comp>

<comp id="550" class="1005" name="rgain_c_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="0"/>
<pin id="552" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="rgain_c "/>
</bind>
</comp>

<comp id="556" class="1005" name="imgInput1_data_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="10" slack="2"/>
<pin id="558" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="imgInput1_data "/>
</bind>
</comp>

<comp id="562" class="1005" name="imgInput2_data_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="10" slack="4"/>
<pin id="564" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="imgInput2_data "/>
</bind>
</comp>

<comp id="568" class="1005" name="gain_out_data_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="10" slack="6"/>
<pin id="570" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="gain_out_data "/>
</bind>
</comp>

<comp id="574" class="1005" name="demosaic_out_data_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="30" slack="8"/>
<pin id="576" dir="1" index="1" bw="30" slack="8"/>
</pin_list>
<bind>
<opset="demosaic_out_data "/>
</bind>
</comp>

<comp id="580" class="1005" name="ltm_in_data_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="30" slack="10"/>
<pin id="582" dir="1" index="1" bw="30" slack="10"/>
</pin_list>
<bind>
<opset="ltm_in_data "/>
</bind>
</comp>

<comp id="586" class="1005" name="lsc_out_data_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="30" slack="12"/>
<pin id="588" dir="1" index="1" bw="30" slack="12"/>
</pin_list>
<bind>
<opset="lsc_out_data "/>
</bind>
</comp>

<comp id="592" class="1005" name="p_dst_data_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="24" slack="16"/>
<pin id="594" dir="1" index="1" bw="24" slack="16"/>
</pin_list>
<bind>
<opset="p_dst_data "/>
</bind>
</comp>

<comp id="598" class="1005" name="aecin_data_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="24" slack="14"/>
<pin id="600" dir="1" index="1" bw="24" slack="14"/>
</pin_list>
<bind>
<opset="aecin_data "/>
</bind>
</comp>

<comp id="604" class="1005" name="ltm_in_cols_c24_channel_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="11" slack="9"/>
<pin id="606" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opset="ltm_in_cols_c24_channel "/>
</bind>
</comp>

<comp id="609" class="1005" name="ltm_in_rows_c23_channel_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="11" slack="9"/>
<pin id="611" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opset="ltm_in_rows_c23_channel "/>
</bind>
</comp>

<comp id="614" class="1005" name="imgInput1_cols_c22_channel_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="11" slack="1"/>
<pin id="616" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="imgInput1_cols_c22_channel "/>
</bind>
</comp>

<comp id="619" class="1005" name="imgInput1_rows_c21_channel_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="11" slack="1"/>
<pin id="621" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="imgInput1_rows_c21_channel "/>
</bind>
</comp>

<comp id="624" class="1005" name="thresh_loc_channel_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="9"/>
<pin id="626" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="thresh_loc_channel "/>
</bind>
</comp>

<comp id="629" class="1005" name="aecin_cols_channel_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="11" slack="15"/>
<pin id="631" dir="1" index="1" bw="11" slack="15"/>
</pin_list>
<bind>
<opset="aecin_cols_channel "/>
</bind>
</comp>

<comp id="634" class="1005" name="aecin_rows_channel_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="11" slack="15"/>
<pin id="636" dir="1" index="1" bw="11" slack="15"/>
</pin_list>
<bind>
<opset="aecin_rows_channel "/>
</bind>
</comp>

<comp id="639" class="1005" name="p_dst_cols_channel_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="11" slack="17"/>
<pin id="641" dir="1" index="1" bw="11" slack="17"/>
</pin_list>
<bind>
<opset="p_dst_cols_channel "/>
</bind>
</comp>

<comp id="644" class="1005" name="p_dst_rows_channel_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="11" slack="17"/>
<pin id="646" dir="1" index="1" bw="11" slack="17"/>
</pin_list>
<bind>
<opset="p_dst_rows_channel "/>
</bind>
</comp>

<comp id="649" class="1005" name="lsc_out_cols_channel_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="11" slack="13"/>
<pin id="651" dir="1" index="1" bw="11" slack="13"/>
</pin_list>
<bind>
<opset="lsc_out_cols_channel "/>
</bind>
</comp>

<comp id="654" class="1005" name="lsc_out_rows_channel_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="11" slack="13"/>
<pin id="656" dir="1" index="1" bw="11" slack="13"/>
</pin_list>
<bind>
<opset="lsc_out_rows_channel "/>
</bind>
</comp>

<comp id="659" class="1005" name="gain_out_cols_channel_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="11" slack="7"/>
<pin id="661" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="gain_out_cols_channel "/>
</bind>
</comp>

<comp id="664" class="1005" name="gain_out_rows_channel_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="11" slack="7"/>
<pin id="666" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="gain_out_rows_channel "/>
</bind>
</comp>

<comp id="669" class="1005" name="imgInput2_cols_channel_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="11" slack="5"/>
<pin id="671" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="imgInput2_cols_channel "/>
</bind>
</comp>

<comp id="674" class="1005" name="imgInput2_rows_channel_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="11" slack="5"/>
<pin id="676" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="imgInput2_rows_channel "/>
</bind>
</comp>

<comp id="679" class="1005" name="demosaic_out_rows_channel_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="11" slack="9"/>
<pin id="681" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opset="demosaic_out_rows_channel "/>
</bind>
</comp>

<comp id="684" class="1005" name="demosaic_out_cols_channel_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="11" slack="9"/>
<pin id="686" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opset="demosaic_out_cols_channel "/>
</bind>
</comp>

<comp id="689" class="1005" name="mode_reg_read_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="1"/>
<pin id="691" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="mode_reg_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="177"><net_src comp="82" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="82" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="82" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="82" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="82" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="82" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="82" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="82" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="82" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="82" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="82" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="82" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="82" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="82" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="78" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="52" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="78" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="78" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="80" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="80" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="96" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="50" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="273"><net_src comp="84" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="242" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="236" pin="2"/><net_sink comp="266" pin=3"/></net>

<net id="282"><net_src comp="86" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="254" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="248" pin="2"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="230" pin="2"/><net_sink comp="276" pin=3"/></net>

<net id="301"><net_src comp="88" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="302"><net_src comp="0" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="303"><net_src comp="2" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="304"><net_src comp="4" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="305"><net_src comp="6" pin="0"/><net_sink comp="286" pin=4"/></net>

<net id="306"><net_src comp="8" pin="0"/><net_sink comp="286" pin=5"/></net>

<net id="307"><net_src comp="10" pin="0"/><net_sink comp="286" pin=6"/></net>

<net id="308"><net_src comp="12" pin="0"/><net_sink comp="286" pin=7"/></net>

<net id="316"><net_src comp="90" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="326"><net_src comp="92" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="334"><net_src comp="94" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="368"><net_src comp="98" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="369"><net_src comp="32" pin="0"/><net_sink comp="335" pin=7"/></net>

<net id="370"><net_src comp="34" pin="0"/><net_sink comp="335" pin=8"/></net>

<net id="371"><net_src comp="36" pin="0"/><net_sink comp="335" pin=9"/></net>

<net id="372"><net_src comp="38" pin="0"/><net_sink comp="335" pin=10"/></net>

<net id="373"><net_src comp="40" pin="0"/><net_sink comp="335" pin=11"/></net>

<net id="374"><net_src comp="42" pin="0"/><net_sink comp="335" pin=12"/></net>

<net id="375"><net_src comp="260" pin="2"/><net_sink comp="335" pin=15"/></net>

<net id="376"><net_src comp="54" pin="0"/><net_sink comp="335" pin=19"/></net>

<net id="377"><net_src comp="56" pin="0"/><net_sink comp="335" pin=20"/></net>

<net id="378"><net_src comp="58" pin="0"/><net_sink comp="335" pin=21"/></net>

<net id="379"><net_src comp="60" pin="0"/><net_sink comp="335" pin=22"/></net>

<net id="380"><net_src comp="62" pin="0"/><net_sink comp="335" pin=23"/></net>

<net id="381"><net_src comp="64" pin="0"/><net_sink comp="335" pin=24"/></net>

<net id="382"><net_src comp="66" pin="0"/><net_sink comp="335" pin=25"/></net>

<net id="383"><net_src comp="68" pin="0"/><net_sink comp="335" pin=26"/></net>

<net id="384"><net_src comp="70" pin="0"/><net_sink comp="335" pin=27"/></net>

<net id="385"><net_src comp="72" pin="0"/><net_sink comp="335" pin=28"/></net>

<net id="386"><net_src comp="74" pin="0"/><net_sink comp="335" pin=29"/></net>

<net id="387"><net_src comp="76" pin="0"/><net_sink comp="335" pin=30"/></net>

<net id="395"><net_src comp="100" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="403"><net_src comp="102" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="412"><net_src comp="104" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="48" pin="0"/><net_sink comp="404" pin=5"/></net>

<net id="427"><net_src comp="106" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="428"><net_src comp="14" pin="0"/><net_sink comp="414" pin=4"/></net>

<net id="429"><net_src comp="16" pin="0"/><net_sink comp="414" pin=5"/></net>

<net id="430"><net_src comp="18" pin="0"/><net_sink comp="414" pin=6"/></net>

<net id="431"><net_src comp="20" pin="0"/><net_sink comp="414" pin=7"/></net>

<net id="432"><net_src comp="22" pin="0"/><net_sink comp="414" pin=8"/></net>

<net id="433"><net_src comp="24" pin="0"/><net_sink comp="414" pin=9"/></net>

<net id="434"><net_src comp="26" pin="0"/><net_sink comp="414" pin=10"/></net>

<net id="438"><net_src comp="276" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="276" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="276" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="276" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="276" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="276" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="276" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="276" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="276" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="276" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="276" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="276" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="276" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="276" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="276" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="276" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="276" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="230" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="276" pin=3"/></net>

<net id="511"><net_src comp="248" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="335" pin=14"/></net>

<net id="517"><net_src comp="254" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="335" pin=13"/></net>

<net id="523"><net_src comp="174" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="335" pin=18"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="529"><net_src comp="178" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="335" pin=17"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="535"><net_src comp="182" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="286" pin=12"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="541"><net_src comp="186" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="286" pin=11"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="547"><net_src comp="190" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="266" pin=4"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="317" pin=6"/></net>

<net id="553"><net_src comp="194" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="317" pin=5"/></net>

<net id="559"><net_src comp="198" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="286" pin=10"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="309" pin=3"/></net>

<net id="565"><net_src comp="202" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="309" pin=4"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="317" pin=3"/></net>

<net id="571"><net_src comp="206" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="317" pin=4"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="327" pin=3"/></net>

<net id="577"><net_src comp="210" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="327" pin=4"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="335" pin=3"/></net>

<net id="583"><net_src comp="214" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="335" pin=6"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="388" pin=3"/></net>

<net id="589"><net_src comp="218" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="388" pin=4"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="396" pin=3"/></net>

<net id="595"><net_src comp="222" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="404" pin=4"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="414" pin=3"/></net>

<net id="601"><net_src comp="226" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="396" pin=4"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="404" pin=3"/></net>

<net id="607"><net_src comp="435" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="335" pin=5"/></net>

<net id="612"><net_src comp="439" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="335" pin=4"/></net>

<net id="617"><net_src comp="443" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="286" pin=9"/></net>

<net id="622"><net_src comp="447" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="286" pin=8"/></net>

<net id="627"><net_src comp="451" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="335" pin=16"/></net>

<net id="632"><net_src comp="455" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="637"><net_src comp="459" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="642"><net_src comp="463" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="647"><net_src comp="467" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="652"><net_src comp="471" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="657"><net_src comp="475" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="662"><net_src comp="479" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="667"><net_src comp="483" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="672"><net_src comp="487" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="677"><net_src comp="491" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="682"><net_src comp="495" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="687"><net_src comp="499" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="692"><net_src comp="260" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="335" pin=15"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_axis_video_V_data_V | {}
	Port: s_axis_video_V_keep_V | {}
	Port: s_axis_video_V_strb_V | {}
	Port: s_axis_video_V_user_V | {}
	Port: s_axis_video_V_last_V | {}
	Port: s_axis_video_V_id_V | {}
	Port: s_axis_video_V_dest_V | {}
	Port: m_axis_video_V_data_V | {19 20 }
	Port: m_axis_video_V_keep_V | {19 20 }
	Port: m_axis_video_V_strb_V | {19 20 }
	Port: m_axis_video_V_user_V | {19 20 }
	Port: m_axis_video_V_last_V | {19 20 }
	Port: m_axis_video_V_id_V | {19 20 }
	Port: m_axis_video_V_dest_V | {19 20 }
	Port: hist0_0 | {11 12 }
	Port: hist0_1 | {11 12 }
	Port: hist0_2 | {11 12 }
	Port: hist1_0 | {}
	Port: hist1_1 | {}
	Port: hist1_2 | {}
	Port: gamma_lut | {}
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5 | {11 12 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2 | {11 12 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11 | {11 12 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8 | {11 12 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4 | {11 12 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1 | {11 12 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10 | {11 12 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7 | {11 12 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3 | {11 12 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float | {11 12 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9 | {11 12 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6 | {11 12 }
 - Input state : 
	Port: ISPpipeline : s_axis_video_V_data_V | {3 4 }
	Port: ISPpipeline : s_axis_video_V_keep_V | {3 4 }
	Port: ISPpipeline : s_axis_video_V_strb_V | {3 4 }
	Port: ISPpipeline : s_axis_video_V_user_V | {3 4 }
	Port: ISPpipeline : s_axis_video_V_last_V | {3 4 }
	Port: ISPpipeline : s_axis_video_V_id_V | {3 4 }
	Port: ISPpipeline : s_axis_video_V_dest_V | {3 4 }
	Port: ISPpipeline : m_axis_video_V_data_V | {}
	Port: ISPpipeline : m_axis_video_V_keep_V | {}
	Port: ISPpipeline : m_axis_video_V_strb_V | {}
	Port: ISPpipeline : m_axis_video_V_user_V | {}
	Port: ISPpipeline : m_axis_video_V_last_V | {}
	Port: ISPpipeline : m_axis_video_V_id_V | {}
	Port: ISPpipeline : m_axis_video_V_dest_V | {}
	Port: ISPpipeline : height | {1 }
	Port: ISPpipeline : width | {1 }
	Port: ISPpipeline : hist0_0 | {}
	Port: ISPpipeline : hist0_1 | {}
	Port: ISPpipeline : hist0_2 | {}
	Port: ISPpipeline : hist1_0 | {11 12 }
	Port: ISPpipeline : hist1_1 | {11 12 }
	Port: ISPpipeline : hist1_2 | {11 12 }
	Port: ISPpipeline : rgain | {1 }
	Port: ISPpipeline : bgain | {1 }
	Port: ISPpipeline : gamma_lut | {17 18 }
	Port: ISPpipeline : mode_reg | {11 }
	Port: ISPpipeline : pawb | {1 }
	Port: ISPpipeline : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5 | {11 12 }
	Port: ISPpipeline : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2 | {11 12 }
	Port: ISPpipeline : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11 | {11 12 }
	Port: ISPpipeline : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8 | {11 12 }
	Port: ISPpipeline : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4 | {11 12 }
	Port: ISPpipeline : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1 | {11 12 }
	Port: ISPpipeline : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10 | {11 12 }
	Port: ISPpipeline : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7 | {11 12 }
	Port: ISPpipeline : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3 | {11 12 }
	Port: ISPpipeline : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float | {11 12 }
	Port: ISPpipeline : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9 | {11 12 }
	Port: ISPpipeline : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6 | {11 12 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
		ltm_in_cols_c24_channel : 1
		ltm_in_rows_c23_channel : 1
		imgInput1_cols_c22_channel : 1
		imgInput1_rows_c21_channel : 1
		thresh_loc_channel : 1
		aecin_cols_channel : 1
		aecin_rows_channel : 1
		p_dst_cols_channel : 1
		p_dst_rows_channel : 1
		lsc_out_cols_channel : 1
		lsc_out_rows_channel : 1
		gain_out_cols_channel : 1
		gain_out_rows_channel : 1
		imgInput2_cols_channel : 1
		imgInput2_rows_channel : 1
		demosaic_out_rows_channel : 1
		demosaic_out_cols_channel : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                         Functional Unit                        |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   call_ln0_entry_proc_fu_266                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            grp_ISPpipeline_Block_entry1_proc_fu_276            |    0    |    3    |  0.427  |   263   |   155   |    0    |
|          |          grp_AXIVideo2BayerMat_13_1080_1920_1_s_fu_286         |    0    |    0    |  0.427  |   136   |    80   |    0    |
|          |    grp_blackLevelCorrection_13_1080_1920_1_16_15_1_9_fu_309    |    0    |    2    |  1.281  |   136   |   117   |    0    |
|          |            grp_gaincontrol_3_13_1080_1920_1_s_fu_317           |    0    |    2    |  1.281  |   178   |   151   |    0    |
|   call   |       grp_demosaicing_3_13_17_1080_1920_1_false_s_fu_327       |    8    |    0    |  22.204 |   1433  |   2229  |    0    |
|          |           grp_function_awb_17_17_1080_1920_1_s_fu_335          |    12   |    17   |  30.611 |   6787  |   4290  |    0    |
|          |    grp_colorcorrectionmatrix_0_17_17_1080_1920_1_2_s_fu_388    |    0    |    9    |  4.697  |   1178  |   807   |    0    |
|          | grp_xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s_fu_396 |    3    |    1    |  2.562  |   474   |   724   |    0    |
|          |          grp_gammacorrection_9_9_1080_1920_1_s_fu_404          |    3    |    0    |  1.708  |   177   |   186   |    0    |
|          |          grp_ColorMat2AXIvideo_9_1080_1920_1_s_fu_414          |    0    |    0    |    0    |    73   |    99   |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                      pawb_read_read_fu_230                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     bgain_read_read_fu_236                     |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |                     rgain_read_read_fu_242                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     width_read_read_fu_248                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     height_read_read_fu_254                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    mode_reg_read_read_fu_260                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                 ltm_in_cols_c24_channel_fu_435                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 ltm_in_rows_c23_channel_fu_439                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                imgInput1_cols_c22_channel_fu_443               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                imgInput1_rows_c21_channel_fu_447               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    thresh_loc_channel_fu_451                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    aecin_cols_channel_fu_455                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    aecin_rows_channel_fu_459                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    p_dst_cols_channel_fu_463                   |    0    |    0    |    0    |    0    |    0    |    0    |
|extractvalue|                    p_dst_rows_channel_fu_467                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   lsc_out_cols_channel_fu_471                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   lsc_out_rows_channel_fu_475                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  gain_out_cols_channel_fu_479                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  gain_out_rows_channel_fu_483                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  imgInput2_cols_channel_fu_487                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  imgInput2_rows_channel_fu_491                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                demosaic_out_rows_channel_fu_495                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                demosaic_out_cols_channel_fu_499                |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                |    26   |    34   |  65.198 |  10835  |   8838  |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|    aecin_cols_channel_reg_629    |   11   |
|        aecin_data_reg_598        |   24   |
|    aecin_rows_channel_reg_634    |   11   |
|          bgain_c_reg_544         |   16   |
| demosaic_out_cols_channel_reg_684|   11   |
|     demosaic_out_data_reg_574    |   30   |
| demosaic_out_rows_channel_reg_679|   11   |
|   gain_out_cols_channel_reg_659  |   11   |
|       gain_out_data_reg_568      |   10   |
|   gain_out_rows_channel_reg_664  |   11   |
|        height_read_reg_514       |   11   |
|imgInput1_cols_c22_channel_reg_614|   11   |
|     imgInput1_cols_c_reg_532     |   11   |
|      imgInput1_data_reg_556      |   10   |
|imgInput1_rows_c21_channel_reg_619|   11   |
|     imgInput1_rows_c_reg_538     |   11   |
|  imgInput2_cols_channel_reg_669  |   11   |
|      imgInput2_data_reg_562      |   10   |
|  imgInput2_rows_channel_reg_674  |   11   |
|   lsc_out_cols_channel_reg_649   |   11   |
|       lsc_out_data_reg_586       |   30   |
|   lsc_out_rows_channel_reg_654   |   11   |
|  ltm_in_cols_c24_channel_reg_604 |   11   |
|       ltm_in_cols_c_reg_520      |   11   |
|        ltm_in_data_reg_580       |   30   |
|  ltm_in_rows_c23_channel_reg_609 |   11   |
|       ltm_in_rows_c_reg_526      |   11   |
|       mode_reg_read_reg_689      |    1   |
|    p_dst_cols_channel_reg_639    |   11   |
|        p_dst_data_reg_592        |   24   |
|    p_dst_rows_channel_reg_644    |   11   |
|         pawb_read_reg_503        |   16   |
|          rgain_c_reg_550         |   16   |
|    thresh_loc_channel_reg_624    |   32   |
|        width_read_reg_508        |   11   |
+----------------------------------+--------+
|               Total              |   491  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|   grp_ISPpipeline_Block_entry1_proc_fu_276  |  p1  |   2  |  11  |   22   ||    9    |
|   grp_ISPpipeline_Block_entry1_proc_fu_276  |  p2  |   2  |  11  |   22   ||    9    |
|   grp_ISPpipeline_Block_entry1_proc_fu_276  |  p3  |   2  |  16  |   32   ||    9    |
| grp_function_awb_17_17_1080_1920_1_s_fu_335 |  p15 |   2  |   1  |    2   ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   78   ||  1.708  ||    36   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   26   |   34   |   65   |  10835 |  8838  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   491  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   26   |   34   |   66   |  11326 |  8874  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
