{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1667726089830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667726089830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 17:14:49 2022 " "Processing started: Sun Nov 06 17:14:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667726089830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1667726089830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Add_Counter -c Add_Counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Add_Counter -c Add_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1667726089830 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1667726089984 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Add_Counter.v(12) " "Verilog HDL information at Add_Counter.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/Add_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_4/task_2/rtl/Add_Counter.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1667726089999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_4/task_2/rtl/add_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_4/task_2/rtl/add_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_Counter " "Found entity 1: Add_Counter" {  } { { "../rtl/Add_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_4/task_2/rtl/Add_Counter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667726089999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667726089999 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Q packed Add_Counter.v(9) " "Verilog HDL Port Declaration warning at Add_Counter.v(9): data type declaration for \"Q\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Add_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_4/task_2/rtl/Add_Counter.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1667726089999 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Q Add_Counter.v(8) " "HDL info at Add_Counter.v(8): see declaration for object \"Q\"" {  } { { "../rtl/Add_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_4/task_2/rtl/Add_Counter.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667726089999 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "CY packed Add_Counter.v(10) " "Verilog HDL Port Declaration warning at Add_Counter.v(10): data type declaration for \"CY\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Add_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_4/task_2/rtl/Add_Counter.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1667726089999 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "CY Add_Counter.v(8) " "HDL info at Add_Counter.v(8): see declaration for object \"CY\"" {  } { { "../rtl/Add_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_4/task_2/rtl/Add_Counter.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667726089999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Add_Counter " "Elaborating entity \"Add_Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1667726090015 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Add_Counter.v(28) " "Verilog HDL assignment warning at Add_Counter.v(28): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/Add_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_4/task_2/rtl/Add_Counter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1667726090015 "|Add_Counter"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CY\[1\] GND " "Pin \"CY\[1\]\" is stuck at GND" {  } { { "../rtl/Add_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_4/task_2/rtl/Add_Counter.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667726090156 "|Add_Counter|CY[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1667726090156 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/code/digital-electronic-technology/lab/experiment_4/task_2/par/output_files/Add_Counter.map.smsg " "Generated suppressed messages file H:/code/digital-electronic-technology/lab/experiment_4/task_2/par/output_files/Add_Counter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1667726090187 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1667726090219 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667726090219 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1667726090244 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1667726090244 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1667726090244 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1667726090244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667726090244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 17:14:50 2022 " "Processing ended: Sun Nov 06 17:14:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667726090244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667726090244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667726090244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667726090244 ""}
