{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 17:49:59 2022 " "Info: Processing started: Tue Nov 29 17:49:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_lcd_parallel.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fsm_lcd_parallel.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_lcd_parallel " "Info: Found entity 1: fsm_lcd_parallel" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider1hz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_divider1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider1Hz " "Info: Found entity 1: clock_divider1Hz" {  } { { "clock_divider1Hz.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/clock_divider1Hz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider400hz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_divider400hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider400Hz " "Info: Found entity 1: clock_divider400Hz" {  } { { "clock_divider400Hz.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/clock_divider400Hz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Info: Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/pll1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_mod.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file timer_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_mod " "Info: Found entity 1: timer_mod" {  } { { "timer_mod.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/timer_mod.v" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin6_to_dec.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bin6_to_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin6_to_dec " "Info: Found entity 1: bin6_to_dec" {  } { { "bin6_to_dec.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/bin6_to_dec.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_parallel.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd_parallel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_parallel " "Info: Found entity 1: lcd_parallel" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ff1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff1 " "Info: Found entity 1: ff1" {  } { { "ff1.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/ff1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/lpm_mux0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_dmux0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file my_dmux0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_dmux0 " "Info: Found entity 1: my_dmux0" {  } { { "my_dmux0.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/my_dmux0.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduletest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file moduletest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ModuleTest " "Info: Found entity 1: ModuleTest" {  } { { "ModuleTest.bdf" "" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/ModuleTest.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_verilog.v(56) " "Warning (10268): Verilog HDL information at uart_verilog.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "uart_verilog.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/uart_verilog.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_verilog.v(93) " "Warning (10268): Verilog HDL information at uart_verilog.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "uart_verilog.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/uart_verilog.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_verilog.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_verilog " "Info: Found entity 1: uart_verilog" {  } { { "uart_verilog.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/uart_verilog.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_counter0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/lpm_counter0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd_parallel " "Info: Elaborating entity \"lcd_parallel\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_lcd_parallel fsm_lcd_parallel:inst " "Info: Elaborating entity \"fsm_lcd_parallel\" for hierarchy \"fsm_lcd_parallel:inst\"" {  } { { "lcd_parallel.bdf" "inst" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 80 504 736 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addressIN fsm_lcd_parallel.v(166) " "Warning (10235): Verilog HDL Always Construct warning at fsm_lcd_parallel.v(166): variable \"addressIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addressIN fsm_lcd_parallel.v(171) " "Warning (10235): Verilog HDL Always Construct warning at fsm_lcd_parallel.v(171): variable \"addressIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "uart_rx_data_ready fsm_lcd_parallel.v(176) " "Warning (10235): Verilog HDL Always Construct warning at fsm_lcd_parallel.v(176): variable \"uart_rx_data_ready\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "characterIN fsm_lcd_parallel.v(180) " "Warning (10235): Verilog HDL Always Construct warning at fsm_lcd_parallel.v(180): variable \"characterIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "characterIN fsm_lcd_parallel.v(187) " "Warning (10235): Verilog HDL Always Construct warning at fsm_lcd_parallel.v(187): variable \"characterIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 187 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LCD_EN fsm_lcd_parallel.v(50) " "Warning (10240): Verilog HDL Always Construct warning at fsm_lcd_parallel.v(50): inferring latch(es) for variable \"LCD_EN\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LCD_RS fsm_lcd_parallel.v(50) " "Warning (10240): Verilog HDL Always Construct warning at fsm_lcd_parallel.v(50): inferring latch(es) for variable \"LCD_RS\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LCD_DATA_VALUE fsm_lcd_parallel.v(50) " "Warning (10240): Verilog HDL Always Construct warning at fsm_lcd_parallel.v(50): inferring latch(es) for variable \"LCD_DATA_VALUE\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_DATA_VALUE\[0\] fsm_lcd_parallel.v(50) " "Info (10041): Inferred latch for \"LCD_DATA_VALUE\[0\]\" at fsm_lcd_parallel.v(50)" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_DATA_VALUE\[1\] fsm_lcd_parallel.v(50) " "Info (10041): Inferred latch for \"LCD_DATA_VALUE\[1\]\" at fsm_lcd_parallel.v(50)" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_DATA_VALUE\[2\] fsm_lcd_parallel.v(50) " "Info (10041): Inferred latch for \"LCD_DATA_VALUE\[2\]\" at fsm_lcd_parallel.v(50)" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_DATA_VALUE\[3\] fsm_lcd_parallel.v(50) " "Info (10041): Inferred latch for \"LCD_DATA_VALUE\[3\]\" at fsm_lcd_parallel.v(50)" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_DATA_VALUE\[4\] fsm_lcd_parallel.v(50) " "Info (10041): Inferred latch for \"LCD_DATA_VALUE\[4\]\" at fsm_lcd_parallel.v(50)" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_DATA_VALUE\[5\] fsm_lcd_parallel.v(50) " "Info (10041): Inferred latch for \"LCD_DATA_VALUE\[5\]\" at fsm_lcd_parallel.v(50)" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_DATA_VALUE\[6\] fsm_lcd_parallel.v(50) " "Info (10041): Inferred latch for \"LCD_DATA_VALUE\[6\]\" at fsm_lcd_parallel.v(50)" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_DATA_VALUE\[7\] fsm_lcd_parallel.v(50) " "Info (10041): Inferred latch for \"LCD_DATA_VALUE\[7\]\" at fsm_lcd_parallel.v(50)" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_RS fsm_lcd_parallel.v(50) " "Info (10041): Inferred latch for \"LCD_RS\" at fsm_lcd_parallel.v(50)" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_EN fsm_lcd_parallel.v(50) " "Info (10041): Inferred latch for \"LCD_EN\" at fsm_lcd_parallel.v(50)" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider400Hz clock_divider400Hz:inst6 " "Info: Elaborating entity \"clock_divider400Hz\" for hierarchy \"clock_divider400Hz:inst6\"" {  } { { "lcd_parallel.bdf" "inst6" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { -24 288 384 72 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:inst5 " "Info: Elaborating entity \"pll1\" for hierarchy \"pll1:inst5\"" {  } { { "lcd_parallel.bdf" "inst5" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { -56 8 264 104 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:inst5\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll1:inst5\|altpll:altpll_component\"" {  } { { "pll1.v" "altpll_component" { Text "C:/Users/student/Downloads/Schemas-main/lcd/pll1.v" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:inst5\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll1:inst5\|altpll:altpll_component\"" {  } { { "pll1.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/pll1.v" 99 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:inst5\|altpll:altpll_component " "Info: Instantiated megafunction \"pll1:inst5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 12500 " "Info: Parameter \"clk0_divide_by\" = \"12500\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll1.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/pll1.v" 99 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Info: Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/db/pll1_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated " "Info: Elaborating entity \"pll1_altpll\" for hierarchy \"pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_verilog uart_verilog:inst1 " "Info: Elaborating entity \"uart_verilog\" for hierarchy \"uart_verilog:inst1\"" {  } { { "lcd_parallel.bdf" "inst1" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 200 -96 72 328 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "uart_rx_dr uart_verilog.v(32) " "Warning (10855): Verilog HDL warning at uart_verilog.v(32): initial value for variable uart_rx_dr should be constant" {  } { { "uart_verilog.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/uart_verilog.v" 32 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff1 ff1:inst4 " "Info: Elaborating entity \"ff1\" for hierarchy \"ff1:inst4\"" {  } { { "lcd_parallel.bdf" "inst4" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 248 312 456 328 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff ff1:inst4\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"ff1:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "ff1.v" "lpm_ff_component" { Text "C:/Users/student/Downloads/Schemas-main/lcd/ff1.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ff1:inst4\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"ff1:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "ff1.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/ff1.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ff1:inst4\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"ff1:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ff1.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/ff1.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst3 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst3\"" {  } { { "lcd_parallel.bdf" "inst3" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 328 96 240 424 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst3\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst3\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.v" "lpm_counter_component" { Text "C:/Users/student/Downloads/Schemas-main/lcd/lpm_counter0.v" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst3\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst3\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/lpm_counter0.v" 66 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst3\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter0:inst3\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/lpm_counter0.v" 66 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5ei.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_5ei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5ei " "Info: Found entity 1: cntr_5ei" {  } { { "db/cntr_5ei.tdf" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/db/cntr_5ei.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5ei lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_5ei:auto_generated " "Info: Elaborating entity \"cntr_5ei\" for hierarchy \"lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_5ei:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fsm_lcd_parallel:inst\|LCD_DATA_VALUE\[7\] " "Warning: LATCH primitive \"fsm_lcd_parallel:inst\|LCD_DATA_VALUE\[7\]\" is permanently enabled" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 50 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fsm_lcd_parallel:inst\|LCD_DATA_VALUE\[5\] " "Warning: LATCH primitive \"fsm_lcd_parallel:inst\|LCD_DATA_VALUE\[5\]\" is permanently enabled" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 50 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fsm_lcd_parallel:inst\|LCD_DATA_VALUE\[4\] " "Warning: LATCH primitive \"fsm_lcd_parallel:inst\|LCD_DATA_VALUE\[4\]\" is permanently enabled" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 50 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fsm_lcd_parallel:inst\|LCD_DATA_VALUE\[3\] " "Warning: LATCH primitive \"fsm_lcd_parallel:inst\|LCD_DATA_VALUE\[3\]\" is permanently enabled" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 50 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fsm_lcd_parallel:inst\|LCD_DATA_VALUE\[2\] " "Warning: LATCH primitive \"fsm_lcd_parallel:inst\|LCD_DATA_VALUE\[2\]\" is permanently enabled" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 50 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fsm_lcd_parallel:inst\|LCD_DATA_VALUE\[1\] " "Warning: LATCH primitive \"fsm_lcd_parallel:inst\|LCD_DATA_VALUE\[1\]\" is permanently enabled" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 50 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fsm_lcd_parallel:inst\|LCD_DATA_VALUE\[0\] " "Warning: LATCH primitive \"fsm_lcd_parallel:inst\|LCD_DATA_VALUE\[0\]\" is permanently enabled" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 50 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fsm_lcd_parallel:inst\|LCD_DATA_VALUE\[6\] " "Warning: LATCH primitive \"fsm_lcd_parallel:inst\|LCD_DATA_VALUE\[6\]\" is permanently enabled" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 50 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fsm_lcd_parallel:inst\|LCD_RS " "Warning: LATCH primitive \"fsm_lcd_parallel:inst\|LCD_RS\" is permanently enabled" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 22 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fsm_lcd_parallel:inst\|LCD_EN " "Warning: LATCH primitive \"fsm_lcd_parallel:inst\|LCD_EN\" is permanently enabled" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 22 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fsm_lcd_parallel:inst\|LCD_DATA\[7\] LCD_DATA\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"fsm_lcd_parallel:inst\|LCD_DATA\[7\]\" to the node \"LCD_DATA\[7\]\" into a wire" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 23 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fsm_lcd_parallel:inst\|LCD_DATA\[6\] LCD_DATA\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"fsm_lcd_parallel:inst\|LCD_DATA\[6\]\" to the node \"LCD_DATA\[6\]\" into a wire" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 23 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fsm_lcd_parallel:inst\|LCD_DATA\[5\] LCD_DATA\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"fsm_lcd_parallel:inst\|LCD_DATA\[5\]\" to the node \"LCD_DATA\[5\]\" into a wire" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 23 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fsm_lcd_parallel:inst\|LCD_DATA\[4\] LCD_DATA\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"fsm_lcd_parallel:inst\|LCD_DATA\[4\]\" to the node \"LCD_DATA\[4\]\" into a wire" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 23 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fsm_lcd_parallel:inst\|LCD_DATA\[3\] LCD_DATA\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"fsm_lcd_parallel:inst\|LCD_DATA\[3\]\" to the node \"LCD_DATA\[3\]\" into a wire" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 23 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fsm_lcd_parallel:inst\|LCD_DATA\[2\] LCD_DATA\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"fsm_lcd_parallel:inst\|LCD_DATA\[2\]\" to the node \"LCD_DATA\[2\]\" into a wire" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 23 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fsm_lcd_parallel:inst\|LCD_DATA\[1\] LCD_DATA\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"fsm_lcd_parallel:inst\|LCD_DATA\[1\]\" to the node \"LCD_DATA\[1\]\" into a wire" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 23 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fsm_lcd_parallel:inst\|LCD_DATA\[0\] LCD_DATA\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"fsm_lcd_parallel:inst\|LCD_DATA\[0\]\" to the node \"LCD_DATA\[0\]\" into a wire" {  } { { "fsm_lcd_parallel.v" "" { Text "C:/Users/student/Downloads/Schemas-main/lcd/fsm_lcd_parallel.v" 23 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 104 752 928 120 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 168 752 928 184 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON GND " "Warning (13410): Pin \"LCD_BLON\" is stuck at GND" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 120 752 928 136 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 400 280 456 416 "LEDR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 400 280 456 416 "LEDR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning (13410): Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 400 280 456 416 "LEDR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 400 280 456 416 "LEDR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 400 280 456 416 "LEDR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 400 280 456 416 "LEDR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning (13410): Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 400 280 456 416 "LEDR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 400 280 456 416 "LEDR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm_lcd_parallel:inst\|p_state~4 " "Info: Register \"fsm_lcd_parallel:inst\|p_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm_lcd_parallel:inst\|p_state~5 " "Info: Register \"fsm_lcd_parallel:inst\|p_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm_lcd_parallel:inst\|p_state~6 " "Info: Register \"fsm_lcd_parallel:inst\|p_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm_lcd_parallel:inst\|p_state~7 " "Info: Register \"fsm_lcd_parallel:inst\|p_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm_lcd_parallel:inst\|p_state~8 " "Info: Register \"fsm_lcd_parallel:inst\|p_state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm_lcd_parallel:inst\|p_state~9 " "Info: Register \"fsm_lcd_parallel:inst\|p_state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/student/Downloads/Schemas-main/lcd/lcd.map.smsg " "Info: Generated suppressed messages file C:/Users/student/Downloads/Schemas-main/lcd/lcd.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Warning: Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 120 312 480 136 "KEY\[0\]" "" } { 56 -248 -80 72 "KEY\[1\]" "" } { 432 104 272 448 "KEY\[3\]" "" } { 240 -264 -96 256 "KEY\[2\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 256 -264 -96 272 "SW\[7..0\]" "" } { 376 432 600 392 "SW\[15..8\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 256 -264 -96 272 "SW\[7..0\]" "" } { 376 432 600 392 "SW\[15..8\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 256 -264 -96 272 "SW\[7..0\]" "" } { 376 432 600 392 "SW\[15..8\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 256 -264 -96 272 "SW\[7..0\]" "" } { 376 432 600 392 "SW\[15..8\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 256 -264 -96 272 "SW\[7..0\]" "" } { 376 432 600 392 "SW\[15..8\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 256 -264 -96 272 "SW\[7..0\]" "" } { 376 432 600 392 "SW\[15..8\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 256 -264 -96 272 "SW\[7..0\]" "" } { 376 432 600 392 "SW\[15..8\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "lcd_parallel.bdf" "" { Schematic "C:/Users/student/Downloads/Schemas-main/lcd/lcd_parallel.bdf" { { 256 -264 -96 272 "SW\[7..0\]" "" } { 376 432 600 392 "SW\[15..8\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "175 " "Info: Implemented 175 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Info: Implemented 22 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Info: Implemented 130 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 17:50:02 2022 " "Info: Processing ended: Tue Nov 29 17:50:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
