# system info jtag_uart_sys_tb on 2019.06.05.09:25:36
system_info:
name,value
DEVICE,EP2C35F672C6
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1559737522
#
#
# Files generated for jtag_uart_sys_tb on 2019.06.05.09:25:36
files:
filepath,kind,attributes,module,is_top
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/jtag_uart_sys_tb.vhd,VHDL,,jtag_uart_sys_tb,true
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys.vhd,VHDL,,jtag_uart_sys,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_memory_s1_translator.vhd,VHDL,,jtag_uart_sys,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_jtag_uart_avalon_jtag_slave_translator.vhd,VHDL,,jtag_uart_sys,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cpu_data_master_translator.vhd,VHDL,,jtag_uart_sys,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cpu_instruction_master_translator.vhd,VHDL,,jtag_uart_sys,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_memory.hex,HEX,,jtag_uart_sys_memory,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_memory.vhd,VHDL,,jtag_uart_sys_memory,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cpu.vhd,VHDL,,jtag_uart_sys_cpu,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cpu_nios2_waves.do,OTHER,,jtag_uart_sys_cpu,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cpu_rf_ram_a.dat,DAT,,jtag_uart_sys_cpu,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cpu_rf_ram_a.hex,HEX,,jtag_uart_sys_cpu,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cpu_rf_ram_a.mif,MIF,,jtag_uart_sys_cpu,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cpu_rf_ram_b.dat,DAT,,jtag_uart_sys_cpu,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cpu_rf_ram_b.hex,HEX,,jtag_uart_sys_cpu,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cpu_rf_ram_b.mif,MIF,,jtag_uart_sys_cpu,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cpu_test_bench.vhd,VHDL,,jtag_uart_sys_cpu,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_jtag_uart.vhd,VHDL,,jtag_uart_sys_jtag_uart,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,jtag_uart_sys_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_addr_router.vho,VHDL,,jtag_uart_sys_addr_router,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_addr_router_001.vho,VHDL,,jtag_uart_sys_addr_router_001,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_id_router.vho,VHDL,,jtag_uart_sys_id_router,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_id_router_001.vho,VHDL,,jtag_uart_sys_id_router_001,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cmd_xbar_demux.vho,VHDL,,jtag_uart_sys_cmd_xbar_demux,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cmd_xbar_demux_001.vho,VHDL,,jtag_uart_sys_cmd_xbar_demux_001,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cmd_xbar_mux.vho,VHDL,,jtag_uart_sys_cmd_xbar_mux,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_rsp_xbar_mux.vho,VHDL,,jtag_uart_sys_rsp_xbar_mux,false
jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_irq_mapper.vho,VHDL,,jtag_uart_sys_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
jtag_uart_sys_tb.jtag_uart_sys_inst,jtag_uart_sys
jtag_uart_sys_tb.jtag_uart_sys_inst.memory,jtag_uart_sys_memory
jtag_uart_sys_tb.jtag_uart_sys_inst.cpu,jtag_uart_sys_cpu
jtag_uart_sys_tb.jtag_uart_sys_inst.jtag_uart,jtag_uart_sys_jtag_uart
jtag_uart_sys_tb.jtag_uart_sys_inst.cpu_data_master_translator,altera_merlin_master_translator
jtag_uart_sys_tb.jtag_uart_sys_inst.cpu_instruction_master_translator,altera_merlin_master_translator
jtag_uart_sys_tb.jtag_uart_sys_inst.cpu_data_master_translator,altera_merlin_master_translator
jtag_uart_sys_tb.jtag_uart_sys_inst.cpu_instruction_master_translator,altera_merlin_master_translator
jtag_uart_sys_tb.jtag_uart_sys_inst.memory_s1_translator,altera_merlin_slave_translator
jtag_uart_sys_tb.jtag_uart_sys_inst.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
jtag_uart_sys_tb.jtag_uart_sys_inst.memory_s1_translator,altera_merlin_slave_translator
jtag_uart_sys_tb.jtag_uart_sys_inst.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
jtag_uart_sys_tb.jtag_uart_sys_inst.cpu_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
jtag_uart_sys_tb.jtag_uart_sys_inst.cpu_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
jtag_uart_sys_tb.jtag_uart_sys_inst.memory_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
jtag_uart_sys_tb.jtag_uart_sys_inst.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
jtag_uart_sys_tb.jtag_uart_sys_inst.memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,jtag_uart_sys_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
jtag_uart_sys_tb.jtag_uart_sys_inst.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,jtag_uart_sys_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
jtag_uart_sys_tb.jtag_uart_sys_inst.addr_router,jtag_uart_sys_addr_router
jtag_uart_sys_tb.jtag_uart_sys_inst.addr_router_001,jtag_uart_sys_addr_router_001
jtag_uart_sys_tb.jtag_uart_sys_inst.id_router,jtag_uart_sys_id_router
jtag_uart_sys_tb.jtag_uart_sys_inst.id_router_001,jtag_uart_sys_id_router_001
jtag_uart_sys_tb.jtag_uart_sys_inst.rst_controller,altera_reset_controller
jtag_uart_sys_tb.jtag_uart_sys_inst.cmd_xbar_demux,jtag_uart_sys_cmd_xbar_demux
jtag_uart_sys_tb.jtag_uart_sys_inst.rsp_xbar_demux,jtag_uart_sys_cmd_xbar_demux
jtag_uart_sys_tb.jtag_uart_sys_inst.cmd_xbar_demux_001,jtag_uart_sys_cmd_xbar_demux_001
jtag_uart_sys_tb.jtag_uart_sys_inst.rsp_xbar_demux_001,jtag_uart_sys_cmd_xbar_demux_001
jtag_uart_sys_tb.jtag_uart_sys_inst.cmd_xbar_mux,jtag_uart_sys_cmd_xbar_mux
jtag_uart_sys_tb.jtag_uart_sys_inst.rsp_xbar_mux,jtag_uart_sys_rsp_xbar_mux
jtag_uart_sys_tb.jtag_uart_sys_inst.irq_mapper,jtag_uart_sys_irq_mapper
jtag_uart_sys_tb.jtag_uart_sys_inst_clk_bfm,altera_avalon_clock_source
jtag_uart_sys_tb.jtag_uart_sys_inst_reset_bfm,altera_avalon_reset_source
