( ( nil
  version "2.1"
  mapType "incremental"
  repList "$default"
  stopList "spectre spice verilog verilogNetlist"
  hierDelim "."
 )
( net
( "Rack<1>" "Rack_1" )
( "B0q<0>" "B0q_0" )
( "R1<0>" "R1_0" )
( "~R1<3>" "\\~R1_3" )
( "B0<1>" "B0_1" )
( "Out1<2>" "Out1_2" )
( "R1q<1>" "R1q_1" )
( "R1q<0>" "R1q_0" )
( "B0<2>" "B0_2" )
( "Out0<1>" "Out0_1" )
( "Lack<1>" "Lack_1" )
( "B1p<3>" "B1p_3" )
( "R1q<3>" "R1q_3" )
( "B1q<2>" "B1q_2" )
( "~R0<1>" "\\~R0_1" )
( "R0<0>" "R0_0" )
( "R1q<2>" "R1q_2" )
( "B1q<3>" "B1q_3" )
( "R0q<0>" "R0q_0" )
( "R0<2>" "R0_2" )
( "WAck<0>" "WAck_0" )
( "~R1<0>" "\\~R1_0" )
( "R1_1of4<0>" "R1_1of4_0" )
( "W0<3>" "W0_3" )
( "Out1<3>" "Out1_3" )
( "Out0<0>" "Out0_0" )
( "R0q<3>" "R0q_3" )
( "W0<2>" "W0_2" )
( "~R0<3>" "\\~R0_3" )
( "R1_1of4<3>" "R1_1of4_3" )
( "Rack<2>" "Rack_2" )
( "B1q<1>" "B1q_1" )
( "R1<3>" "R1_3" )
( "RpAck<1>" "RpAck_1" )
( "B1<1>" "B1_1" )
( "W0<0>" "W0_0" )
( "B0p<1>" "B0p_1" )
( "RW<1>" "RW_1" )
( "RAck<0>" "RAck_0" )
( "W2_1of4<0>" "W2_1of4_0" )
( "W1<2>" "W1_2" )
( "B1<3>" "B1_3" )
( "RW<0>" "RW_0" )
( "W1_1of4<3>" "W1_1of4_3" )
( "B0q<3>" "B0q_3" )
( "R2_1of4<2>" "R2_1of4_2" )
( "R0<3>" "R0_3" )
( "Rack<3>" "Rack_3" )
( "B0q<1>" "B0q_1" )
( "B1p<2>" "B1p_2" )
( "W1_1of4<2>" "W1_1of4_2" )
( "W2_1of4<2>" "W2_1of4_2" )
( "~R0<0>" "\\~R0_0" )
( "W2_1of4<3>" "W2_1of4_3" )
( "R1_1of4<2>" "R1_1of4_2" )
( "W1<0>" "W1_0" )
( "B0p<2>" "B0p_2" )
( "R2_1of4<0>" "R2_1of4_0" )
( "wack<1>" "wack_1" )
( "Lack<0>" "Lack_0" )
( "W1_1of4<0>" "W1_1of4_0" )
( "B1<0>" "B1_0" )
( "B1p<1>" "B1p_1" )
( "B1<2>" "B1_2" )
( "RpAck<2>" "RpAck_2" )
( "wack<3>" "wack_3" )
( "R2_1of4<1>" "R2_1of4_1" )
( "wack<2>" "wack_2" )
( "R0q<2>" "R0q_2" )
( "wack<0>" "wack_0" )
( "B0q<2>" "B0q_2" )
( "R1<1>" "R1_1" )
( "Out1<1>" "Out1_1" )
( "~R1<1>" "\\~R1_1" )
( "W1_1of4<1>" "W1_1of4_1" )
( "B0<0>" "B0_0" )
( "R1<2>" "R1_2" )
( "B1p<0>" "B1p_0" )
( "B0p<0>" "B0p_0" )
( "RpAck<0>" "RpAck_0" )
( "R0q<1>" "R0q_1" )
( "RpAck<3>" "RpAck_3" )
( "~R1<2>" "\\~R1_2" )
( "W2_1of4<1>" "W2_1of4_1" )
( "Out1<0>" "Out1_0" )
( "R2_1of4<3>" "R2_1of4_3" )
( "Out0<3>" "Out0_3" )
( "R1_1of4<1>" "R1_1of4_1" )
( "Out0<2>" "Out0_2" )
( "W0<1>" "W0_1" )
( "B0<3>" "B0_3" )
( "R0<1>" "R0_1" )
( "Lack<2>" "Lack_2" )
( "Lack<3>" "Lack_3" )
( "WAck<1>" "WAck_1" )
( "W1<3>" "W1_3" )
( "B0p<3>" "B0p_3" )
( "B1q<0>" "B1q_0" )
( "Rack<0>" "Rack_0" )
( "RAck<1>" "RAck_1" )
( "~R0<2>" "\\~R0_2" )
( "vdd!" "vdd!" )
( "W1<1>" "W1_1" )
 )
( inst
( "M0<2>" "M0_2" )
( "I78<1>" "I78_1" )
( "I35<3>" "I35_3" )
( "M0<0>" "M0_0" )
( "I67<3>" "I67_3" )
( "I34<2>" "I34_2" )
( "I78<0>" "I78_0" )
( "I67<0>" "I67_0" )
( "I77<3>" "I77_3" )
( "I80<1>" "I80_1" )
( "I67<1>" "I67_1" )
( "M1<1>" "M1_1" )
( "I35<0>" "I35_0" )
( "I34<1>" "I34_1" )
( "M0<3>" "M0_3" )
( "I35<1>" "I35_1" )
( "M1<0>" "M1_0" )
( "I77<0>" "I77_0" )
( "I78<3>" "I78_3" )
( "I34<0>" "I34_0" )
( "I77<1>" "I77_1" )
( "I80<3>" "I80_3" )
( "I34<3>" "I34_3" )
( "M1<2>" "M1_2" )
( "I78<2>" "I78_2" )
( "I67<2>" "I67_2" )
( "M0<1>" "M0_1" )
( "I77<2>" "I77_2" )
( "M1<3>" "M1_3" )
( "I80<0>" "I80_0" )
( "I35<2>" "I35_2" )
( "I80<2>" "I80_2" )
 )
( model
( "6T_DATA" "_sub59" )
( "WCHB~" "_sub58" )
 )
( term
 )
( param
 )
 )
