Information: Updating design information... (UID-85)
Warning: Design 'LSQ' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : design
Design : LSQ
Version: G-2012.06
Date   : Fri Apr 12 19:52:06 2013
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    lec25dscc25_TT (File: /afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db)

Local Link Library:

    {lec25dscc25_TT.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : nom_pvt
    Library : lec25dscc25_TT
    Process :   1.00
    Temperature :  25.00
    Voltage :   2.50
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected manually by the user.

Name           :   tsmcwire
Location       :   lec25dscc25_TT
Resistance     :   0.2642
Capacitance    :   0.000132782
Area           :   0.27
Slope          :   0.74
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1     0.89
     2     1.48
     3     2.44
     4     3.18
     5     3.92



Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : area
Design : LSQ
Version: G-2012.06
Date   : Fri Apr 12 19:52:06 2013
****************************************

Library(s) Used:

    lec25dscc25_TT (File: /afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db)

Number of ports:                          438
Number of nets:                          7599
Number of cells:                         2995
Number of combinational cells:           2953
Number of sequential cells:                10
Number of macros:                           0
Number of buf/inv:                       1154
Number of references:                      59

Combinational area:       796814.319118
Noncombinational area:    690344.555664
Net Interconnect area:    11047.776513 

Total cell area:          1487158.874783
Total area:               1498206.651295
1
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 2
        -transition_time
Design : LSQ
Version: G-2012.06
Date   : Fri Apr 12 19:52:06 2013
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: lec25dscc25_TT
Wire Load Model Mode: top

  Startpoint: LSQ_tail_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: LSQENTRIES[25].entries/stored_value_reg[3]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LSQ                tsmcwire              lec25dscc25_TT

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  LSQ_tail_reg[0]/CLK (dffs1)                             0.00      0.00 #     0.00 r
  LSQ_tail_reg[0]/Q (dffs1)                               0.17      0.18       0.18 f
  n2037 (net)                                   1                   0.00       0.18 f
  LSQ_tail_reg[0]/QN (dffs1)                              0.56      0.23       0.42 r
  n2035 (net)                                  12                   0.00       0.42 r
  U870/DIN (ib1s1)                                        0.56      0.00       0.42 r
  U870/Q (ib1s1)                                          0.69      0.36       0.78 f
  n2033 (net)                                  15                   0.00       0.78 f
  add_335/U1_1_1/BIN (hadd1s1)                            0.69      0.00       0.78 f
  add_335/U1_1_1/OUTC (hadd1s1)                           0.08      0.27       1.05 f
  add_335/carry[2] (net)                        1                   0.00       1.05 f
  add_335/U1_1_2/BIN (hadd1s1)                            0.08      0.00       1.05 f
  add_335/U1_1_2/OUTC (hadd1s1)                           0.08      0.17       1.23 f
  add_335/carry[3] (net)                        1                   0.00       1.23 f
  add_335/U1_1_3/BIN (hadd1s1)                            0.08      0.00       1.23 f
  add_335/U1_1_3/OUTC (hadd1s1)                           0.08      0.18       1.40 f
  add_335/carry[4] (net)                        1                   0.00       1.40 f
  U353/DIN1 (xnr2s1)                                      0.08      0.00       1.41 f
  U353/Q (xnr2s1)                                         0.24      0.18       1.59 f
  n363 (net)                                    3                   0.00       1.59 f
  U1009/DIN (ib1s1)                                       0.24      0.00       1.59 f
  U1009/Q (ib1s1)                                         0.69      0.29       1.88 r
  n2053 (net)                                  16                   0.00       1.88 r
  U963/DIN2 (nnd4s1)                                      0.69      0.00       1.88 r
  U963/Q (nnd4s1)                                         0.50      0.16       2.04 f
  n403 (net)                                    2                   0.00       2.04 f
  U909/DIN2 (nor2s1)                                      0.50      0.00       2.04 f
  U909/Q (nor2s1)                                         0.85      0.35       2.39 r
  N166 (net)                                    8                   0.00       2.39 r
  LSQENTRIES[25].entries/store_ROB_1 (LSQ_entry_6)                  0.00       2.39 r
  LSQENTRIES[25].entries/store_ROB_1 (net)                          0.00       2.39 r
  LSQENTRIES[25].entries/U318/DIN1 (nor2s1)               0.85      0.00       2.39 r
  LSQENTRIES[25].entries/U318/Q (nor2s1)                  0.67      0.40       2.79 f
  LSQENTRIES[25].entries/n159 (net)             7                   0.00       2.79 f
  LSQENTRIES[25].entries/U310/DIN4 (aoi222s1)             0.67      0.00       2.79 f
  LSQENTRIES[25].entries/U310/Q (aoi222s1)                0.54      0.27       3.06 r
  LSQENTRIES[25].entries/n172 (net)             2                   0.00       3.06 r
  LSQENTRIES[25].entries/U294/DIN (hi1s1)                 0.54      0.00       3.06 r
  LSQENTRIES[25].entries/U294/Q (hi1s1)                   0.67      0.35       3.41 f
  LSQENTRIES[25].entries/n317 (net)             2                   0.00       3.41 f
  LSQENTRIES[25].entries/U293/DIN2 (xnr2s1)               0.67      0.01       3.42 f
  LSQENTRIES[25].entries/U293/Q (xnr2s1)                  0.25      0.32       3.73 f
  LSQENTRIES[25].entries/n171 (net)             1                   0.00       3.73 f
  LSQENTRIES[25].entries/U292/DIN2 (nnd2s1)               0.25      0.00       3.74 f
  LSQENTRIES[25].entries/U292/Q (nnd2s1)                  0.21      0.11       3.84 r
  LSQENTRIES[25].entries/n167 (net)             1                   0.00       3.84 r
  LSQENTRIES[25].entries/U290/DIN3 (aoi211s1)             0.21      0.00       3.85 r
  LSQENTRIES[25].entries/U290/Q (aoi211s1)                0.38      0.13       3.97 f
  LSQENTRIES[25].entries/n166 (net)             1                   0.00       3.97 f
  LSQENTRIES[25].entries/U289/DIN4 (nnd4s1)               0.38      0.00       3.98 f
  LSQENTRIES[25].entries/U289/Q (nnd4s1)                  0.56      0.28       4.26 r
  LSQENTRIES[25].entries/n154 (net)             3                   0.00       4.26 r
  LSQENTRIES[25].entries/U288/DIN1 (nor2s1)               0.56      0.00       4.26 r
  LSQENTRIES[25].entries/U288/Q (nor2s1)                  1.12      0.57       4.84 f
  LSQENTRIES[25].entries/n26 (net)             14                   0.00       4.84 f
  LSQENTRIES[25].entries/U5/DIN (ib1s1)                   1.12      0.00       4.84 f
  LSQENTRIES[25].entries/U5/Q (ib1s1)                     0.57      0.30       5.14 r
  LSQENTRIES[25].entries/n9 (net)               7                   0.00       5.14 r
  LSQENTRIES[25].entries/U24/DIN (ib1s1)                  0.57      0.00       5.14 r
  LSQENTRIES[25].entries/U24/Q (ib1s1)                    0.87      0.45       5.59 f
  LSQENTRIES[25].entries/n4 (net)              20                   0.00       5.59 f
  LSQENTRIES[25].entries/U174/DIN2 (aoi222s1)             0.87      0.00       5.59 f
  LSQENTRIES[25].entries/U174/Q (aoi222s1)                0.50      0.21       5.81 r
  LSQENTRIES[25].entries/n99 (net)              1                   0.00       5.81 r
  LSQENTRIES[25].entries/U173/DIN (hi1s1)                 0.50      0.00       5.81 r
  LSQENTRIES[25].entries/U173/Q (hi1s1)                   0.53      0.28       6.10 f
  LSQENTRIES[25].entries/n258 (net)             1                   0.00       6.10 f
  LSQENTRIES[25].entries/stored_value_reg[3]/DIN (dffs1)     0.53     0.01     6.10 f
  data arrival time                                                            6.10

  clock clock (rise edge)                                          13.57      13.57
  clock network delay (ideal)                                       0.00      13.57
  clock uncertainty                                                -0.10      13.47
  LSQENTRIES[25].entries/stored_value_reg[3]/CLK (dffs1)            0.00      13.47 r
  library setup time                                               -0.19      13.28
  data required time                                                          13.28
  ------------------------------------------------------------------------------------
  data required time                                                          13.28
  data arrival time                                                           -6.10
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.18


  Startpoint: LSQ_tail_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: LSQENTRIES[25].entries/stored_value_reg[6]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LSQ                tsmcwire              lec25dscc25_TT

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  LSQ_tail_reg[0]/CLK (dffs1)                             0.00      0.00 #     0.00 r
  LSQ_tail_reg[0]/Q (dffs1)                               0.17      0.18       0.18 f
  n2037 (net)                                   1                   0.00       0.18 f
  LSQ_tail_reg[0]/QN (dffs1)                              0.56      0.23       0.42 r
  n2035 (net)                                  12                   0.00       0.42 r
  U870/DIN (ib1s1)                                        0.56      0.00       0.42 r
  U870/Q (ib1s1)                                          0.69      0.36       0.78 f
  n2033 (net)                                  15                   0.00       0.78 f
  add_335/U1_1_1/BIN (hadd1s1)                            0.69      0.00       0.78 f
  add_335/U1_1_1/OUTC (hadd1s1)                           0.08      0.27       1.05 f
  add_335/carry[2] (net)                        1                   0.00       1.05 f
  add_335/U1_1_2/BIN (hadd1s1)                            0.08      0.00       1.05 f
  add_335/U1_1_2/OUTC (hadd1s1)                           0.08      0.17       1.23 f
  add_335/carry[3] (net)                        1                   0.00       1.23 f
  add_335/U1_1_3/BIN (hadd1s1)                            0.08      0.00       1.23 f
  add_335/U1_1_3/OUTC (hadd1s1)                           0.08      0.18       1.40 f
  add_335/carry[4] (net)                        1                   0.00       1.40 f
  U353/DIN1 (xnr2s1)                                      0.08      0.00       1.41 f
  U353/Q (xnr2s1)                                         0.24      0.18       1.59 f
  n363 (net)                                    3                   0.00       1.59 f
  U1009/DIN (ib1s1)                                       0.24      0.00       1.59 f
  U1009/Q (ib1s1)                                         0.69      0.29       1.88 r
  n2053 (net)                                  16                   0.00       1.88 r
  U963/DIN2 (nnd4s1)                                      0.69      0.00       1.88 r
  U963/Q (nnd4s1)                                         0.50      0.16       2.04 f
  n403 (net)                                    2                   0.00       2.04 f
  U909/DIN2 (nor2s1)                                      0.50      0.00       2.04 f
  U909/Q (nor2s1)                                         0.85      0.35       2.39 r
  N166 (net)                                    8                   0.00       2.39 r
  LSQENTRIES[25].entries/store_ROB_1 (LSQ_entry_6)                  0.00       2.39 r
  LSQENTRIES[25].entries/store_ROB_1 (net)                          0.00       2.39 r
  LSQENTRIES[25].entries/U318/DIN1 (nor2s1)               0.85      0.00       2.39 r
  LSQENTRIES[25].entries/U318/Q (nor2s1)                  0.67      0.40       2.79 f
  LSQENTRIES[25].entries/n159 (net)             7                   0.00       2.79 f
  LSQENTRIES[25].entries/U310/DIN4 (aoi222s1)             0.67      0.00       2.79 f
  LSQENTRIES[25].entries/U310/Q (aoi222s1)                0.54      0.27       3.06 r
  LSQENTRIES[25].entries/n172 (net)             2                   0.00       3.06 r
  LSQENTRIES[25].entries/U294/DIN (hi1s1)                 0.54      0.00       3.06 r
  LSQENTRIES[25].entries/U294/Q (hi1s1)                   0.67      0.35       3.41 f
  LSQENTRIES[25].entries/n317 (net)             2                   0.00       3.41 f
  LSQENTRIES[25].entries/U293/DIN2 (xnr2s1)               0.67      0.01       3.42 f
  LSQENTRIES[25].entries/U293/Q (xnr2s1)                  0.25      0.32       3.73 f
  LSQENTRIES[25].entries/n171 (net)             1                   0.00       3.73 f
  LSQENTRIES[25].entries/U292/DIN2 (nnd2s1)               0.25      0.00       3.74 f
  LSQENTRIES[25].entries/U292/Q (nnd2s1)                  0.21      0.11       3.84 r
  LSQENTRIES[25].entries/n167 (net)             1                   0.00       3.84 r
  LSQENTRIES[25].entries/U290/DIN3 (aoi211s1)             0.21      0.00       3.85 r
  LSQENTRIES[25].entries/U290/Q (aoi211s1)                0.38      0.13       3.97 f
  LSQENTRIES[25].entries/n166 (net)             1                   0.00       3.97 f
  LSQENTRIES[25].entries/U289/DIN4 (nnd4s1)               0.38      0.00       3.98 f
  LSQENTRIES[25].entries/U289/Q (nnd4s1)                  0.56      0.28       4.26 r
  LSQENTRIES[25].entries/n154 (net)             3                   0.00       4.26 r
  LSQENTRIES[25].entries/U288/DIN1 (nor2s1)               0.56      0.00       4.26 r
  LSQENTRIES[25].entries/U288/Q (nor2s1)                  1.12      0.57       4.84 f
  LSQENTRIES[25].entries/n26 (net)             14                   0.00       4.84 f
  LSQENTRIES[25].entries/U5/DIN (ib1s1)                   1.12      0.00       4.84 f
  LSQENTRIES[25].entries/U5/Q (ib1s1)                     0.57      0.30       5.14 r
  LSQENTRIES[25].entries/n9 (net)               7                   0.00       5.14 r
  LSQENTRIES[25].entries/U24/DIN (ib1s1)                  0.57      0.00       5.14 r
  LSQENTRIES[25].entries/U24/Q (ib1s1)                    0.87      0.45       5.59 f
  LSQENTRIES[25].entries/n4 (net)              20                   0.00       5.59 f
  LSQENTRIES[25].entries/U180/DIN2 (aoi222s1)             0.87      0.00       5.59 f
  LSQENTRIES[25].entries/U180/Q (aoi222s1)                0.50      0.21       5.81 r
  LSQENTRIES[25].entries/n102 (net)             1                   0.00       5.81 r
  LSQENTRIES[25].entries/U179/DIN (hi1s1)                 0.50      0.00       5.81 r
  LSQENTRIES[25].entries/U179/Q (hi1s1)                   0.53      0.28       6.10 f
  LSQENTRIES[25].entries/n261 (net)             1                   0.00       6.10 f
  LSQENTRIES[25].entries/stored_value_reg[6]/DIN (dffs1)     0.53     0.01     6.10 f
  data arrival time                                                            6.10

  clock clock (rise edge)                                          13.57      13.57
  clock network delay (ideal)                                       0.00      13.57
  clock uncertainty                                                -0.10      13.47
  LSQENTRIES[25].entries/stored_value_reg[6]/CLK (dffs1)            0.00      13.47 r
  library setup time                                               -0.19      13.28
  data required time                                                          13.28
  ------------------------------------------------------------------------------------
  data required time                                                          13.28
  data arrival time                                                           -6.10
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.18


  Startpoint: rd_mem_in_2
              (input port clocked by clock)
  Endpoint: LSQENTRIES[25].entries/stored_value_reg[3]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LSQ                tsmcwire              lec25dscc25_TT

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rd_mem_in_2 (in)                                        0.19      0.02       0.12 f
  rd_mem_in_2 (net)                             1                   0.00       0.12 f
  U406/DIN (ib1s1)                                        0.19      0.00       0.12 f
  U406/Q (ib1s1)                                          0.22      0.10       0.22 r
  n2855 (net)                                   3                   0.00       0.22 r
  U1012/DIN (ib1s1)                                       0.22      0.00       0.22 r
  U1012/Q (ib1s1)                                         0.86      0.40       0.63 f
  n2852 (net)                                  13                   0.00       0.63 f
  U1585/DIN1 (oai21s2)                                    0.86      0.00       0.63 f
  U1585/Q (oai21s2)                                       0.58      0.27       0.90 r
  n292 (net)                                    3                   0.00       0.90 r
  U1010/DIN2 (nor2s1)                                     0.58      0.00       0.90 r
  U1010/Q (nor2s1)                                        0.91      0.37       1.27 f
  n281 (net)                                    8                   0.00       1.27 f
  U871/DIN (ib1s1)                                        0.91      0.00       1.27 f
  U871/Q (ib1s1)                                          0.73      0.39       1.66 r
  n2025 (net)                                  13                   0.00       1.66 r
  U337/DIN1 (oai22s2)                                     0.73      0.00       1.66 r
  U337/Q (oai22s2)                                        0.38      0.17       1.83 f
  N169 (net)                                    2                   0.00       1.83 f
  LSQENTRIES[25].entries/store_ROB_2 (LSQ_entry_6)                  0.00       1.83 f
  LSQENTRIES[25].entries/store_ROB_2 (net)                          0.00       1.83 f
  LSQENTRIES[25].entries/U320/DIN (hi1s1)                 0.38      0.00       1.83 f
  LSQENTRIES[25].entries/U320/Q (hi1s1)                   0.28      0.15       1.99 r
  LSQENTRIES[25].entries/n184 (net)             1                   0.00       1.99 r
  LSQENTRIES[25].entries/U319/DIN1 (nor2s1)               0.28      0.00       1.99 r
  LSQENTRIES[25].entries/U319/Q (nor2s1)                  0.55      0.26       2.25 f
  LSQENTRIES[25].entries/n181 (net)             5                   0.00       2.25 f
  LSQENTRIES[25].entries/U310/DIN2 (aoi222s1)             0.55      0.00       2.25 f
  LSQENTRIES[25].entries/U310/Q (aoi222s1)                0.54      0.21       2.46 r
  LSQENTRIES[25].entries/n172 (net)             2                   0.00       2.46 r
  LSQENTRIES[25].entries/U294/DIN (hi1s1)                 0.54      0.00       2.46 r
  LSQENTRIES[25].entries/U294/Q (hi1s1)                   0.67      0.35       2.81 f
  LSQENTRIES[25].entries/n317 (net)             2                   0.00       2.81 f
  LSQENTRIES[25].entries/U293/DIN2 (xnr2s1)               0.67      0.01       2.82 f
  LSQENTRIES[25].entries/U293/Q (xnr2s1)                  0.25      0.32       3.14 f
  LSQENTRIES[25].entries/n171 (net)             1                   0.00       3.14 f
  LSQENTRIES[25].entries/U292/DIN2 (nnd2s1)               0.25      0.00       3.14 f
  LSQENTRIES[25].entries/U292/Q (nnd2s1)                  0.21      0.11       3.25 r
  LSQENTRIES[25].entries/n167 (net)             1                   0.00       3.25 r
  LSQENTRIES[25].entries/U290/DIN3 (aoi211s1)             0.21      0.00       3.25 r
  LSQENTRIES[25].entries/U290/Q (aoi211s1)                0.38      0.13       3.38 f
  LSQENTRIES[25].entries/n166 (net)             1                   0.00       3.38 f
  LSQENTRIES[25].entries/U289/DIN4 (nnd4s1)               0.38      0.00       3.38 f
  LSQENTRIES[25].entries/U289/Q (nnd4s1)                  0.56      0.28       3.66 r
  LSQENTRIES[25].entries/n154 (net)             3                   0.00       3.66 r
  LSQENTRIES[25].entries/U288/DIN1 (nor2s1)               0.56      0.00       3.66 r
  LSQENTRIES[25].entries/U288/Q (nor2s1)                  1.12      0.57       4.24 f
  LSQENTRIES[25].entries/n26 (net)             14                   0.00       4.24 f
  LSQENTRIES[25].entries/U5/DIN (ib1s1)                   1.12      0.00       4.24 f
  LSQENTRIES[25].entries/U5/Q (ib1s1)                     0.57      0.30       4.54 r
  LSQENTRIES[25].entries/n9 (net)               7                   0.00       4.54 r
  LSQENTRIES[25].entries/U24/DIN (ib1s1)                  0.57      0.00       4.54 r
  LSQENTRIES[25].entries/U24/Q (ib1s1)                    0.87      0.45       4.99 f
  LSQENTRIES[25].entries/n4 (net)              20                   0.00       4.99 f
  LSQENTRIES[25].entries/U174/DIN2 (aoi222s1)             0.87      0.00       5.00 f
  LSQENTRIES[25].entries/U174/Q (aoi222s1)                0.50      0.21       5.21 r
  LSQENTRIES[25].entries/n99 (net)              1                   0.00       5.21 r
  LSQENTRIES[25].entries/U173/DIN (hi1s1)                 0.50      0.00       5.21 r
  LSQENTRIES[25].entries/U173/Q (hi1s1)                   0.53      0.28       5.50 f
  LSQENTRIES[25].entries/n258 (net)             1                   0.00       5.50 f
  LSQENTRIES[25].entries/stored_value_reg[3]/DIN (dffs1)     0.53     0.01     5.50 f
  data arrival time                                                            5.50

  clock clock (rise edge)                                          13.57      13.57
  clock network delay (ideal)                                       0.00      13.57
  clock uncertainty                                                -0.10      13.47
  LSQENTRIES[25].entries/stored_value_reg[3]/CLK (dffs1)            0.00      13.47 r
  library setup time                                               -0.19      13.28
  data required time                                                          13.28
  ------------------------------------------------------------------------------------
  data required time                                                          13.28
  data arrival time                                                           -5.50
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.78


  Startpoint: rd_mem_in_2
              (input port clocked by clock)
  Endpoint: LSQENTRIES[25].entries/stored_value_reg[6]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LSQ                tsmcwire              lec25dscc25_TT

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  rd_mem_in_2 (in)                                        0.19      0.02       0.12 f
  rd_mem_in_2 (net)                             1                   0.00       0.12 f
  U406/DIN (ib1s1)                                        0.19      0.00       0.12 f
  U406/Q (ib1s1)                                          0.22      0.10       0.22 r
  n2855 (net)                                   3                   0.00       0.22 r
  U1012/DIN (ib1s1)                                       0.22      0.00       0.22 r
  U1012/Q (ib1s1)                                         0.86      0.40       0.63 f
  n2852 (net)                                  13                   0.00       0.63 f
  U1585/DIN1 (oai21s2)                                    0.86      0.00       0.63 f
  U1585/Q (oai21s2)                                       0.58      0.27       0.90 r
  n292 (net)                                    3                   0.00       0.90 r
  U1010/DIN2 (nor2s1)                                     0.58      0.00       0.90 r
  U1010/Q (nor2s1)                                        0.91      0.37       1.27 f
  n281 (net)                                    8                   0.00       1.27 f
  U871/DIN (ib1s1)                                        0.91      0.00       1.27 f
  U871/Q (ib1s1)                                          0.73      0.39       1.66 r
  n2025 (net)                                  13                   0.00       1.66 r
  U337/DIN1 (oai22s2)                                     0.73      0.00       1.66 r
  U337/Q (oai22s2)                                        0.38      0.17       1.83 f
  N169 (net)                                    2                   0.00       1.83 f
  LSQENTRIES[25].entries/store_ROB_2 (LSQ_entry_6)                  0.00       1.83 f
  LSQENTRIES[25].entries/store_ROB_2 (net)                          0.00       1.83 f
  LSQENTRIES[25].entries/U320/DIN (hi1s1)                 0.38      0.00       1.83 f
  LSQENTRIES[25].entries/U320/Q (hi1s1)                   0.28      0.15       1.99 r
  LSQENTRIES[25].entries/n184 (net)             1                   0.00       1.99 r
  LSQENTRIES[25].entries/U319/DIN1 (nor2s1)               0.28      0.00       1.99 r
  LSQENTRIES[25].entries/U319/Q (nor2s1)                  0.55      0.26       2.25 f
  LSQENTRIES[25].entries/n181 (net)             5                   0.00       2.25 f
  LSQENTRIES[25].entries/U310/DIN2 (aoi222s1)             0.55      0.00       2.25 f
  LSQENTRIES[25].entries/U310/Q (aoi222s1)                0.54      0.21       2.46 r
  LSQENTRIES[25].entries/n172 (net)             2                   0.00       2.46 r
  LSQENTRIES[25].entries/U294/DIN (hi1s1)                 0.54      0.00       2.46 r
  LSQENTRIES[25].entries/U294/Q (hi1s1)                   0.67      0.35       2.81 f
  LSQENTRIES[25].entries/n317 (net)             2                   0.00       2.81 f
  LSQENTRIES[25].entries/U293/DIN2 (xnr2s1)               0.67      0.01       2.82 f
  LSQENTRIES[25].entries/U293/Q (xnr2s1)                  0.25      0.32       3.14 f
  LSQENTRIES[25].entries/n171 (net)             1                   0.00       3.14 f
  LSQENTRIES[25].entries/U292/DIN2 (nnd2s1)               0.25      0.00       3.14 f
  LSQENTRIES[25].entries/U292/Q (nnd2s1)                  0.21      0.11       3.25 r
  LSQENTRIES[25].entries/n167 (net)             1                   0.00       3.25 r
  LSQENTRIES[25].entries/U290/DIN3 (aoi211s1)             0.21      0.00       3.25 r
  LSQENTRIES[25].entries/U290/Q (aoi211s1)                0.38      0.13       3.38 f
  LSQENTRIES[25].entries/n166 (net)             1                   0.00       3.38 f
  LSQENTRIES[25].entries/U289/DIN4 (nnd4s1)               0.38      0.00       3.38 f
  LSQENTRIES[25].entries/U289/Q (nnd4s1)                  0.56      0.28       3.66 r
  LSQENTRIES[25].entries/n154 (net)             3                   0.00       3.66 r
  LSQENTRIES[25].entries/U288/DIN1 (nor2s1)               0.56      0.00       3.66 r
  LSQENTRIES[25].entries/U288/Q (nor2s1)                  1.12      0.57       4.24 f
  LSQENTRIES[25].entries/n26 (net)             14                   0.00       4.24 f
  LSQENTRIES[25].entries/U5/DIN (ib1s1)                   1.12      0.00       4.24 f
  LSQENTRIES[25].entries/U5/Q (ib1s1)                     0.57      0.30       4.54 r
  LSQENTRIES[25].entries/n9 (net)               7                   0.00       4.54 r
  LSQENTRIES[25].entries/U24/DIN (ib1s1)                  0.57      0.00       4.54 r
  LSQENTRIES[25].entries/U24/Q (ib1s1)                    0.87      0.45       4.99 f
  LSQENTRIES[25].entries/n4 (net)              20                   0.00       4.99 f
  LSQENTRIES[25].entries/U180/DIN2 (aoi222s1)             0.87      0.00       5.00 f
  LSQENTRIES[25].entries/U180/Q (aoi222s1)                0.50      0.21       5.21 r
  LSQENTRIES[25].entries/n102 (net)             1                   0.00       5.21 r
  LSQENTRIES[25].entries/U179/DIN (hi1s1)                 0.50      0.00       5.21 r
  LSQENTRIES[25].entries/U179/Q (hi1s1)                   0.53      0.28       5.50 f
  LSQENTRIES[25].entries/n261 (net)             1                   0.00       5.50 f
  LSQENTRIES[25].entries/stored_value_reg[6]/DIN (dffs1)     0.53     0.01     5.50 f
  data arrival time                                                            5.50

  clock clock (rise edge)                                          13.57      13.57
  clock network delay (ideal)                                       0.00      13.57
  clock uncertainty                                                -0.10      13.47
  LSQENTRIES[25].entries/stored_value_reg[6]/CLK (dffs1)            0.00      13.47 r
  library setup time                                               -0.19      13.28
  data required time                                                          13.28
  ------------------------------------------------------------------------------------
  data required time                                                          13.28
  data arrival time                                                           -5.50
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  7.78


  Startpoint: LSQ_head_reg[1]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: valid_out (output port clocked by clock)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LSQ                tsmcwire              lec25dscc25_TT

  Point                        Fanout     Trans      Incr       Path
  ---------------------------------------------------------------------
  LSQ_head_reg[1]/CLK (dffs1)              0.00      0.00 #     0.00 r
  LSQ_head_reg[1]/Q (dffs1)                0.26      0.24       0.24 f
  n2897 (net)                    6                   0.00       0.24 f
  U984/DIN (ib1s1)                         0.26      0.00       0.24 f
  U984/Q (ib1s1)                           0.15      0.07       0.31 r
  n1884 (net)                    1                   0.00       0.31 r
  U983/DIN (ib1s1)                         0.15      0.00       0.31 r
  U983/Q (ib1s1)                           0.11      0.05       0.37 f
  n1885 (net)                    1                   0.00       0.37 f
  U875/DIN (ib1s1)                         0.11      0.00       0.37 f
  U875/Q (ib1s1)                           0.16      0.07       0.44 r
  n1886 (net)                    2                   0.00       0.44 r
  U855/DIN (ib1s1)                         0.16      0.00       0.44 r
  U855/Q (ib1s1)                           0.18      0.09       0.53 f
  n1887 (net)                    3                   0.00       0.53 f
  U363/DIN (ib1s1)                         0.18      0.00       0.53 f
  U363/Q (ib1s1)                           0.22      0.10       0.63 r
  n1904 (net)                    3                   0.00       0.63 r
  U689/DIN (ib1s1)                         0.22      0.00       0.63 r
  U689/Q (ib1s1)                           0.42      0.21       0.84 f
  n1909 (net)                   13                   0.00       0.84 f
  U1623/SIN0 (mxi41s1)                     0.42      0.00       0.84 f
  U1623/Q (mxi41s1)                        0.34      0.42       1.27 f
  n492 (net)                     1                   0.00       1.27 f
  U1643/DIN3 (mxi41s1)                     0.34      0.00       1.27 f
  U1643/Q (mxi41s1)                        0.15      0.27       1.54 r
  n489 (net)                     1                   0.00       1.54 r
  U1641/DIN2 (dsmxc31s2)                   0.15      0.00       1.54 r
  U1641/Q (dsmxc31s2)                      0.68      0.41       1.95 r
  tag_out[0] (net)               2                   0.00       1.95 r
  U1015/DIN (ib1s1)                        0.68      0.00       1.95 r
  U1015/Q (ib1s1)                          0.32      0.15       2.10 f
  n2911 (net)                    4                   0.00       2.10 f
  U3181/DIN1 (nor2s1)                      0.32      0.00       2.11 f
  U3181/Q (nor2s1)                         0.24      0.11       2.21 r
  n2912 (net)                    2                   0.00       2.21 r
  U3182/DIN3 (oai22s1)                     0.24      0.00       2.22 r
  U3182/Q (oai22s1)                        0.39      0.21       2.43 f
  n2913 (net)                    1                   0.00       2.43 f
  U3183/DIN4 (nnd4s1)                      0.39      0.00       2.43 f
  U3183/Q (nnd4s1)                         0.39      0.22       2.64 r
  n2920 (net)                    1                   0.00       2.64 r
  U3187/DIN1 (nor5s1)                      0.39      0.00       2.65 r
  U3187/Q (nor5s1)                         0.15      0.34       2.98 f
  head_2_true (net)              2                   0.00       2.98 f
  U1588/DIN (ib1s1)                        0.15      0.00       2.98 f
  U1588/Q (ib1s1)                          0.12      0.05       3.04 r
  n2990 (net)                    1                   0.00       3.04 r
  U408/DIN4 (oai321s1)                     0.12      0.00       3.04 r
  U408/Q (oai321s1)                        0.52      0.36       3.40 f
  n322 (net)                     3                   0.00       3.40 f
  U1013/DIN (ib1s1)                        0.52      0.00       3.40 f
  U1013/Q (ib1s1)                          0.71      0.34       3.74 r
  valid_out (net)                3                   0.00       3.74 r
  valid_out (out)                          0.71      0.02       3.76 r
  data arrival time                                             3.76

  max_delay                                         13.57      13.57
  clock uncertainty                                 -0.10      13.47
  output external delay                             -0.10      13.37
  data required time                                           13.37
  ---------------------------------------------------------------------
  data required time                                           13.37
  data arrival time                                            -3.76
  ---------------------------------------------------------------------
  slack (MET)                                                   9.61


  Startpoint: LSQ_tail_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: stall (output port clocked by clock)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LSQ                tsmcwire              lec25dscc25_TT

  Point                        Fanout     Trans      Incr       Path
  ---------------------------------------------------------------------
  LSQ_tail_reg[0]/CLK (dffs1)              0.00      0.00 #     0.00 r
  LSQ_tail_reg[0]/Q (dffs1)                0.17      0.18       0.18 f
  n2037 (net)                    1                   0.00       0.18 f
  LSQ_tail_reg[0]/QN (dffs1)               0.56      0.23       0.42 r
  n2035 (net)                   12                   0.00       0.42 r
  U870/DIN (ib1s1)                         0.56      0.00       0.42 r
  U870/Q (ib1s1)                           0.69      0.36       0.78 f
  n2033 (net)                   15                   0.00       0.78 f
  add_335/U1_1_1/BIN (hadd1s1)             0.69      0.00       0.78 f
  add_335/U1_1_1/OUTC (hadd1s1)            0.08      0.27       1.05 f
  add_335/carry[2] (net)         1                   0.00       1.05 f
  add_335/U1_1_2/BIN (hadd1s1)             0.08      0.00       1.05 f
  add_335/U1_1_2/OUTC (hadd1s1)            0.08      0.17       1.23 f
  add_335/carry[3] (net)         1                   0.00       1.23 f
  add_335/U1_1_3/BIN (hadd1s1)             0.08      0.00       1.23 f
  add_335/U1_1_3/OUTS (hadd1s1)            0.29      0.42       1.65 r
  next_entry_1[3] (net)          9                   0.00       1.65 r
  U396/DIN (ib1s1)                         0.29      0.00       1.65 r
  U396/Q (ib1s1)                           0.26      0.14       1.79 f
  n2051 (net)                    5                   0.00       1.79 f
  U975/DIN (ib1s1)                         0.26      0.00       1.79 f
  U975/Q (ib1s1)                           0.99      0.40       2.19 r
  n2050 (net)                   22                   0.00       2.19 r
  U3201/DIN1 (xor2s1)                      0.99      0.00       2.19 r
  U3201/Q (xor2s1)                         0.25      0.32       2.51 r
  n2933 (net)                    1                   0.00       2.51 r
  U3203/DIN1 (nor2s1)                      0.25      0.00       2.51 r
  U3203/Q (nor2s1)                         0.22      0.13       2.64 f
  n2934 (net)                    1                   0.00       2.64 f
  U1057/DIN4 (nnd4s1)                      0.22      0.00       2.65 f
  U1057/Q (nnd4s1)                         0.40      0.19       2.84 r
  n425 (net)                     1                   0.00       2.84 r
  U1056/DIN1 (nnd2s2)                      0.40      0.00       2.84 r
  U1056/Q (nnd2s2)                         0.47      0.23       3.07 f
  stall (net)                    1                   0.00       3.07 f
  stall (out)                              0.47      0.02       3.09 f
  data arrival time                                             3.09

  max_delay                                         13.57      13.57
  clock uncertainty                                 -0.10      13.47
  output external delay                             -0.10      13.37
  data required time                                           13.37
  ---------------------------------------------------------------------
  data required time                                           13.37
  data arrival time                                            -3.09
  ---------------------------------------------------------------------
  slack (MET)                                                  10.28


1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : LSQ
Version: G-2012.06
Date   : Fri Apr 12 19:52:06 2013
****************************************

This design has no violated constraints.

1
Information: Updating graph... (UID-83)
Warning: Design 'LSQ' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : reference
Design : LSQ
Version: G-2012.06
Date   : Fri Apr 12 19:52:12 2013
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
LSQ_entry_0                   39497.984203       1  39497.984203  h, n
LSQ_entry_1                   39497.984203       1  39497.984203  h, n
LSQ_entry_2                   39497.984203       1  39497.984203  h, n
LSQ_entry_3                   39497.984203       1  39497.984203  h, n
LSQ_entry_4                   39497.984203       1  39497.984203  h, n
LSQ_entry_5                   39497.984203       1  39497.984203  h, n
LSQ_entry_6                   39489.689804       1  39489.689804  h, n
LSQ_entry_7                   39497.984203       1  39497.984203  h, n
LSQ_entry_8                   39497.984203       1  39497.984203  h, n
LSQ_entry_9                   39497.984203       1  39497.984203  h, n
LSQ_entry_10                  39497.984203       1  39497.984203  h, n
LSQ_entry_11                  39497.984203       1  39497.984203  h, n
LSQ_entry_12                  39497.984203       1  39497.984203  h, n
LSQ_entry_13                  39497.984203       1  39497.984203  h, n
LSQ_entry_14                  39497.984203       1  39497.984203  h, n
LSQ_entry_15                  39497.984203       1  39497.984203  h, n
LSQ_entry_16                  39497.984203       1  39497.984203  h, n
LSQ_entry_17                  39497.984203       1  39497.984203  h, n
LSQ_entry_18                  39497.984203       1  39497.984203  h, n
LSQ_entry_19                  39497.984203       1  39497.984203  h, n
LSQ_entry_20                  39497.984203       1  39497.984203  h, n
LSQ_entry_21                  39497.984203       1  39497.984203  h, n
LSQ_entry_22                  39497.984203       1  39497.984203  h, n
LSQ_entry_23                  39497.984203       1  39497.984203  h, n
LSQ_entry_24                  39497.984203       1  39497.984203  h, n
LSQ_entry_25                  39497.984203       1  39497.984203  h, n
LSQ_entry_26                  39497.984203       1  39497.984203  h, n
LSQ_entry_27                  39497.984203       1  39497.984203  h, n
LSQ_entry_28                  39497.984203       1  39497.984203  h, n
LSQ_entry_29                  39497.984203       1  39497.984203  h, n
LSQ_entry_30                  39497.984203       1  39497.984203  h, n
LSQ_entry_31                  39497.984203       1  39497.984203  h, n
and2s1             lec25dscc25_TT    49.766399      16   796.262390
aoi13s2            lec25dscc25_TT    58.060799      32  1857.945557
aoi21s1            lec25dscc25_TT    49.766399       2    99.532799
aoi22s2            lec25dscc25_TT    58.060799       5   290.303993
dffs1              lec25dscc25_TT   157.593994      10  1575.939941 n
dsmxc31s2          lec25dscc25_TT    66.355202     135  8957.952232
hadd1s1            lec25dscc25_TT    62.181000       6   373.085999 r
i1s3               lec25dscc25_TT    41.472000       7   290.304001
ib1s1              lec25dscc25_TT    33.177601    1145 37988.352985
mxi41s1            lec25dscc25_TT   116.122002    1350 156764.702225
nb1s1              lec25dscc25_TT    41.472000       1    41.472000
nb1s2              lec25dscc25_TT    49.766399       1    49.766399
nnd2s1             lec25dscc25_TT    41.472000      22   912.384003
nnd2s2             lec25dscc25_TT    41.472000      14   580.608002
nnd3s2             lec25dscc25_TT    49.766399       1    49.766399
nnd4s1             lec25dscc25_TT    58.060799      36  2090.188751
nor2s1             lec25dscc25_TT    41.472000      78  3234.816010
nor5s1             lec25dscc25_TT    99.532799       2   199.065598
oai21s2            lec25dscc25_TT    49.766399      11   547.430393
oai22s1            lec25dscc25_TT    58.060799       6   348.364792
oai22s2            lec25dscc25_TT    58.060799      32  1857.945557
oai211s2           lec25dscc25_TT    58.060799       1    58.060799
oai321s1           lec25dscc25_TT   103.635002       1   103.635002
or4s1              lec25dscc25_TT    82.944000      20  1658.880005
or5s1              lec25dscc25_TT    91.238403      12  1094.860840
xnr2s1             lec25dscc25_TT    82.944000      11   912.384003
xor2s1             lec25dscc25_TT    82.944000       6   497.664001
-----------------------------------------------------------------------------
Total 59 references                                 1487158.874783
1
