
Test OS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005cb0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08005e80  08005e80  00015e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f7c  08005f7c  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08005f7c  08005f7c  00015f7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f84  08005f84  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f84  08005f84  00015f84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005f88  08005f88  00015f88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005f8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b14  20000074  08006000  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004b88  08006000  00024b88  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019b6d  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034bc  00000000  00000000  00039c11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001498  00000000  00000000  0003d0d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001370  00000000  00000000  0003e568  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000032f8  00000000  00000000  0003f8d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000165d8  00000000  00000000  00042bd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088dce  00000000  00000000  000591a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e1f76  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059f0  00000000  00000000  000e1fc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005e68 	.word	0x08005e68

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	08005e68 	.word	0x08005e68

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b974 	b.w	8000510 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	468e      	mov	lr, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	d14d      	bne.n	80002ea <__udivmoddi4+0xaa>
 800024e:	428a      	cmp	r2, r1
 8000250:	4694      	mov	ip, r2
 8000252:	d969      	bls.n	8000328 <__udivmoddi4+0xe8>
 8000254:	fab2 f282 	clz	r2, r2
 8000258:	b152      	cbz	r2, 8000270 <__udivmoddi4+0x30>
 800025a:	fa01 f302 	lsl.w	r3, r1, r2
 800025e:	f1c2 0120 	rsb	r1, r2, #32
 8000262:	fa20 f101 	lsr.w	r1, r0, r1
 8000266:	fa0c fc02 	lsl.w	ip, ip, r2
 800026a:	ea41 0e03 	orr.w	lr, r1, r3
 800026e:	4094      	lsls	r4, r2
 8000270:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000274:	0c21      	lsrs	r1, r4, #16
 8000276:	fbbe f6f8 	udiv	r6, lr, r8
 800027a:	fa1f f78c 	uxth.w	r7, ip
 800027e:	fb08 e316 	mls	r3, r8, r6, lr
 8000282:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000286:	fb06 f107 	mul.w	r1, r6, r7
 800028a:	4299      	cmp	r1, r3
 800028c:	d90a      	bls.n	80002a4 <__udivmoddi4+0x64>
 800028e:	eb1c 0303 	adds.w	r3, ip, r3
 8000292:	f106 30ff 	add.w	r0, r6, #4294967295
 8000296:	f080 811f 	bcs.w	80004d8 <__udivmoddi4+0x298>
 800029a:	4299      	cmp	r1, r3
 800029c:	f240 811c 	bls.w	80004d8 <__udivmoddi4+0x298>
 80002a0:	3e02      	subs	r6, #2
 80002a2:	4463      	add	r3, ip
 80002a4:	1a5b      	subs	r3, r3, r1
 80002a6:	b2a4      	uxth	r4, r4
 80002a8:	fbb3 f0f8 	udiv	r0, r3, r8
 80002ac:	fb08 3310 	mls	r3, r8, r0, r3
 80002b0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b4:	fb00 f707 	mul.w	r7, r0, r7
 80002b8:	42a7      	cmp	r7, r4
 80002ba:	d90a      	bls.n	80002d2 <__udivmoddi4+0x92>
 80002bc:	eb1c 0404 	adds.w	r4, ip, r4
 80002c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80002c4:	f080 810a 	bcs.w	80004dc <__udivmoddi4+0x29c>
 80002c8:	42a7      	cmp	r7, r4
 80002ca:	f240 8107 	bls.w	80004dc <__udivmoddi4+0x29c>
 80002ce:	4464      	add	r4, ip
 80002d0:	3802      	subs	r0, #2
 80002d2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d6:	1be4      	subs	r4, r4, r7
 80002d8:	2600      	movs	r6, #0
 80002da:	b11d      	cbz	r5, 80002e4 <__udivmoddi4+0xa4>
 80002dc:	40d4      	lsrs	r4, r2
 80002de:	2300      	movs	r3, #0
 80002e0:	e9c5 4300 	strd	r4, r3, [r5]
 80002e4:	4631      	mov	r1, r6
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0xc2>
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	f000 80ef 	beq.w	80004d2 <__udivmoddi4+0x292>
 80002f4:	2600      	movs	r6, #0
 80002f6:	e9c5 0100 	strd	r0, r1, [r5]
 80002fa:	4630      	mov	r0, r6
 80002fc:	4631      	mov	r1, r6
 80002fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000302:	fab3 f683 	clz	r6, r3
 8000306:	2e00      	cmp	r6, #0
 8000308:	d14a      	bne.n	80003a0 <__udivmoddi4+0x160>
 800030a:	428b      	cmp	r3, r1
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xd4>
 800030e:	4282      	cmp	r2, r0
 8000310:	f200 80f9 	bhi.w	8000506 <__udivmoddi4+0x2c6>
 8000314:	1a84      	subs	r4, r0, r2
 8000316:	eb61 0303 	sbc.w	r3, r1, r3
 800031a:	2001      	movs	r0, #1
 800031c:	469e      	mov	lr, r3
 800031e:	2d00      	cmp	r5, #0
 8000320:	d0e0      	beq.n	80002e4 <__udivmoddi4+0xa4>
 8000322:	e9c5 4e00 	strd	r4, lr, [r5]
 8000326:	e7dd      	b.n	80002e4 <__udivmoddi4+0xa4>
 8000328:	b902      	cbnz	r2, 800032c <__udivmoddi4+0xec>
 800032a:	deff      	udf	#255	; 0xff
 800032c:	fab2 f282 	clz	r2, r2
 8000330:	2a00      	cmp	r2, #0
 8000332:	f040 8092 	bne.w	800045a <__udivmoddi4+0x21a>
 8000336:	eba1 010c 	sub.w	r1, r1, ip
 800033a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033e:	fa1f fe8c 	uxth.w	lr, ip
 8000342:	2601      	movs	r6, #1
 8000344:	0c20      	lsrs	r0, r4, #16
 8000346:	fbb1 f3f7 	udiv	r3, r1, r7
 800034a:	fb07 1113 	mls	r1, r7, r3, r1
 800034e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000352:	fb0e f003 	mul.w	r0, lr, r3
 8000356:	4288      	cmp	r0, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0x12c>
 800035a:	eb1c 0101 	adds.w	r1, ip, r1
 800035e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x12a>
 8000364:	4288      	cmp	r0, r1
 8000366:	f200 80cb 	bhi.w	8000500 <__udivmoddi4+0x2c0>
 800036a:	4643      	mov	r3, r8
 800036c:	1a09      	subs	r1, r1, r0
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb1 f0f7 	udiv	r0, r1, r7
 8000374:	fb07 1110 	mls	r1, r7, r0, r1
 8000378:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800037c:	fb0e fe00 	mul.w	lr, lr, r0
 8000380:	45a6      	cmp	lr, r4
 8000382:	d908      	bls.n	8000396 <__udivmoddi4+0x156>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 31ff 	add.w	r1, r0, #4294967295
 800038c:	d202      	bcs.n	8000394 <__udivmoddi4+0x154>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f200 80bb 	bhi.w	800050a <__udivmoddi4+0x2ca>
 8000394:	4608      	mov	r0, r1
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800039e:	e79c      	b.n	80002da <__udivmoddi4+0x9a>
 80003a0:	f1c6 0720 	rsb	r7, r6, #32
 80003a4:	40b3      	lsls	r3, r6
 80003a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ae:	fa20 f407 	lsr.w	r4, r0, r7
 80003b2:	fa01 f306 	lsl.w	r3, r1, r6
 80003b6:	431c      	orrs	r4, r3
 80003b8:	40f9      	lsrs	r1, r7
 80003ba:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003be:	fa00 f306 	lsl.w	r3, r0, r6
 80003c2:	fbb1 f8f9 	udiv	r8, r1, r9
 80003c6:	0c20      	lsrs	r0, r4, #16
 80003c8:	fa1f fe8c 	uxth.w	lr, ip
 80003cc:	fb09 1118 	mls	r1, r9, r8, r1
 80003d0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d4:	fb08 f00e 	mul.w	r0, r8, lr
 80003d8:	4288      	cmp	r0, r1
 80003da:	fa02 f206 	lsl.w	r2, r2, r6
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b8>
 80003e0:	eb1c 0101 	adds.w	r1, ip, r1
 80003e4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003e8:	f080 8088 	bcs.w	80004fc <__udivmoddi4+0x2bc>
 80003ec:	4288      	cmp	r0, r1
 80003ee:	f240 8085 	bls.w	80004fc <__udivmoddi4+0x2bc>
 80003f2:	f1a8 0802 	sub.w	r8, r8, #2
 80003f6:	4461      	add	r1, ip
 80003f8:	1a09      	subs	r1, r1, r0
 80003fa:	b2a4      	uxth	r4, r4
 80003fc:	fbb1 f0f9 	udiv	r0, r1, r9
 8000400:	fb09 1110 	mls	r1, r9, r0, r1
 8000404:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000408:	fb00 fe0e 	mul.w	lr, r0, lr
 800040c:	458e      	cmp	lr, r1
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1e2>
 8000410:	eb1c 0101 	adds.w	r1, ip, r1
 8000414:	f100 34ff 	add.w	r4, r0, #4294967295
 8000418:	d26c      	bcs.n	80004f4 <__udivmoddi4+0x2b4>
 800041a:	458e      	cmp	lr, r1
 800041c:	d96a      	bls.n	80004f4 <__udivmoddi4+0x2b4>
 800041e:	3802      	subs	r0, #2
 8000420:	4461      	add	r1, ip
 8000422:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000426:	fba0 9402 	umull	r9, r4, r0, r2
 800042a:	eba1 010e 	sub.w	r1, r1, lr
 800042e:	42a1      	cmp	r1, r4
 8000430:	46c8      	mov	r8, r9
 8000432:	46a6      	mov	lr, r4
 8000434:	d356      	bcc.n	80004e4 <__udivmoddi4+0x2a4>
 8000436:	d053      	beq.n	80004e0 <__udivmoddi4+0x2a0>
 8000438:	b15d      	cbz	r5, 8000452 <__udivmoddi4+0x212>
 800043a:	ebb3 0208 	subs.w	r2, r3, r8
 800043e:	eb61 010e 	sbc.w	r1, r1, lr
 8000442:	fa01 f707 	lsl.w	r7, r1, r7
 8000446:	fa22 f306 	lsr.w	r3, r2, r6
 800044a:	40f1      	lsrs	r1, r6
 800044c:	431f      	orrs	r7, r3
 800044e:	e9c5 7100 	strd	r7, r1, [r5]
 8000452:	2600      	movs	r6, #0
 8000454:	4631      	mov	r1, r6
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	f1c2 0320 	rsb	r3, r2, #32
 800045e:	40d8      	lsrs	r0, r3
 8000460:	fa0c fc02 	lsl.w	ip, ip, r2
 8000464:	fa21 f303 	lsr.w	r3, r1, r3
 8000468:	4091      	lsls	r1, r2
 800046a:	4301      	orrs	r1, r0
 800046c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000470:	fa1f fe8c 	uxth.w	lr, ip
 8000474:	fbb3 f0f7 	udiv	r0, r3, r7
 8000478:	fb07 3610 	mls	r6, r7, r0, r3
 800047c:	0c0b      	lsrs	r3, r1, #16
 800047e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000482:	fb00 f60e 	mul.w	r6, r0, lr
 8000486:	429e      	cmp	r6, r3
 8000488:	fa04 f402 	lsl.w	r4, r4, r2
 800048c:	d908      	bls.n	80004a0 <__udivmoddi4+0x260>
 800048e:	eb1c 0303 	adds.w	r3, ip, r3
 8000492:	f100 38ff 	add.w	r8, r0, #4294967295
 8000496:	d22f      	bcs.n	80004f8 <__udivmoddi4+0x2b8>
 8000498:	429e      	cmp	r6, r3
 800049a:	d92d      	bls.n	80004f8 <__udivmoddi4+0x2b8>
 800049c:	3802      	subs	r0, #2
 800049e:	4463      	add	r3, ip
 80004a0:	1b9b      	subs	r3, r3, r6
 80004a2:	b289      	uxth	r1, r1
 80004a4:	fbb3 f6f7 	udiv	r6, r3, r7
 80004a8:	fb07 3316 	mls	r3, r7, r6, r3
 80004ac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b0:	fb06 f30e 	mul.w	r3, r6, lr
 80004b4:	428b      	cmp	r3, r1
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x28a>
 80004b8:	eb1c 0101 	adds.w	r1, ip, r1
 80004bc:	f106 38ff 	add.w	r8, r6, #4294967295
 80004c0:	d216      	bcs.n	80004f0 <__udivmoddi4+0x2b0>
 80004c2:	428b      	cmp	r3, r1
 80004c4:	d914      	bls.n	80004f0 <__udivmoddi4+0x2b0>
 80004c6:	3e02      	subs	r6, #2
 80004c8:	4461      	add	r1, ip
 80004ca:	1ac9      	subs	r1, r1, r3
 80004cc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004d0:	e738      	b.n	8000344 <__udivmoddi4+0x104>
 80004d2:	462e      	mov	r6, r5
 80004d4:	4628      	mov	r0, r5
 80004d6:	e705      	b.n	80002e4 <__udivmoddi4+0xa4>
 80004d8:	4606      	mov	r6, r0
 80004da:	e6e3      	b.n	80002a4 <__udivmoddi4+0x64>
 80004dc:	4618      	mov	r0, r3
 80004de:	e6f8      	b.n	80002d2 <__udivmoddi4+0x92>
 80004e0:	454b      	cmp	r3, r9
 80004e2:	d2a9      	bcs.n	8000438 <__udivmoddi4+0x1f8>
 80004e4:	ebb9 0802 	subs.w	r8, r9, r2
 80004e8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004ec:	3801      	subs	r0, #1
 80004ee:	e7a3      	b.n	8000438 <__udivmoddi4+0x1f8>
 80004f0:	4646      	mov	r6, r8
 80004f2:	e7ea      	b.n	80004ca <__udivmoddi4+0x28a>
 80004f4:	4620      	mov	r0, r4
 80004f6:	e794      	b.n	8000422 <__udivmoddi4+0x1e2>
 80004f8:	4640      	mov	r0, r8
 80004fa:	e7d1      	b.n	80004a0 <__udivmoddi4+0x260>
 80004fc:	46d0      	mov	r8, sl
 80004fe:	e77b      	b.n	80003f8 <__udivmoddi4+0x1b8>
 8000500:	3b02      	subs	r3, #2
 8000502:	4461      	add	r1, ip
 8000504:	e732      	b.n	800036c <__udivmoddi4+0x12c>
 8000506:	4630      	mov	r0, r6
 8000508:	e709      	b.n	800031e <__udivmoddi4+0xde>
 800050a:	4464      	add	r4, ip
 800050c:	3802      	subs	r0, #2
 800050e:	e742      	b.n	8000396 <__udivmoddi4+0x156>

08000510 <__aeabi_idiv0>:
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000518:	f000 fae8 	bl	8000aec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800051c:	f000 f828 	bl	8000570 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000520:	f000 f8fc 	bl	800071c <MX_GPIO_Init>
  MX_TIM5_Init();
 8000524:	f000 f882 	bl	800062c <MX_TIM5_Init>
  MX_USART1_UART_Init();
 8000528:	f000 f8ce 	bl	80006c8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  int true;
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800052c:	f002 fe26 	bl	800317c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of checkDistance */
  checkDistanceHandle = osThreadNew(StartDefaultTask, NULL, &checkDistance_attributes);
 8000530:	4a09      	ldr	r2, [pc, #36]	; (8000558 <main+0x44>)
 8000532:	2100      	movs	r1, #0
 8000534:	4809      	ldr	r0, [pc, #36]	; (800055c <main+0x48>)
 8000536:	f002 fe6b 	bl	8003210 <osThreadNew>
 800053a:	4603      	mov	r3, r0
 800053c:	4a08      	ldr	r2, [pc, #32]	; (8000560 <main+0x4c>)
 800053e:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 8000540:	4a08      	ldr	r2, [pc, #32]	; (8000564 <main+0x50>)
 8000542:	2100      	movs	r1, #0
 8000544:	4808      	ldr	r0, [pc, #32]	; (8000568 <main+0x54>)
 8000546:	f002 fe63 	bl	8003210 <osThreadNew>
 800054a:	4603      	mov	r3, r0
 800054c:	4a07      	ldr	r2, [pc, #28]	; (800056c <main+0x58>)
 800054e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000550:	f002 fe38 	bl	80031c4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000554:	e7fe      	b.n	8000554 <main+0x40>
 8000556:	bf00      	nop
 8000558:	08005ebc 	.word	0x08005ebc
 800055c:	08000781 	.word	0x08000781
 8000560:	2000011c 	.word	0x2000011c
 8000564:	08005ee0 	.word	0x08005ee0
 8000568:	080007bd 	.word	0x080007bd
 800056c:	20000120 	.word	0x20000120

08000570 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b094      	sub	sp, #80	; 0x50
 8000574:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000576:	f107 031c 	add.w	r3, r7, #28
 800057a:	2234      	movs	r2, #52	; 0x34
 800057c:	2100      	movs	r1, #0
 800057e:	4618      	mov	r0, r3
 8000580:	f005 fba8 	bl	8005cd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000584:	f107 0308 	add.w	r3, r7, #8
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	605a      	str	r2, [r3, #4]
 800058e:	609a      	str	r2, [r3, #8]
 8000590:	60da      	str	r2, [r3, #12]
 8000592:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000594:	2300      	movs	r3, #0
 8000596:	607b      	str	r3, [r7, #4]
 8000598:	4b22      	ldr	r3, [pc, #136]	; (8000624 <SystemClock_Config+0xb4>)
 800059a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800059c:	4a21      	ldr	r2, [pc, #132]	; (8000624 <SystemClock_Config+0xb4>)
 800059e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005a2:	6413      	str	r3, [r2, #64]	; 0x40
 80005a4:	4b1f      	ldr	r3, [pc, #124]	; (8000624 <SystemClock_Config+0xb4>)
 80005a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005ac:	607b      	str	r3, [r7, #4]
 80005ae:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005b0:	2300      	movs	r3, #0
 80005b2:	603b      	str	r3, [r7, #0]
 80005b4:	4b1c      	ldr	r3, [pc, #112]	; (8000628 <SystemClock_Config+0xb8>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4a1b      	ldr	r2, [pc, #108]	; (8000628 <SystemClock_Config+0xb8>)
 80005ba:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80005be:	6013      	str	r3, [r2, #0]
 80005c0:	4b19      	ldr	r3, [pc, #100]	; (8000628 <SystemClock_Config+0xb8>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80005c8:	603b      	str	r3, [r7, #0]
 80005ca:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005cc:	2302      	movs	r3, #2
 80005ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005d0:	2301      	movs	r3, #1
 80005d2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005d4:	2310      	movs	r3, #16
 80005d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005d8:	2300      	movs	r3, #0
 80005da:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005dc:	f107 031c 	add.w	r3, r7, #28
 80005e0:	4618      	mov	r0, r3
 80005e2:	f000 fff3 	bl	80015cc <HAL_RCC_OscConfig>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d001      	beq.n	80005f0 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80005ec:	f000 f902 	bl	80007f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005f0:	230f      	movs	r3, #15
 80005f2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005f4:	2300      	movs	r3, #0
 80005f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005f8:	2300      	movs	r3, #0
 80005fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005fc:	2300      	movs	r3, #0
 80005fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000600:	2300      	movs	r3, #0
 8000602:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000604:	f107 0308 	add.w	r3, r7, #8
 8000608:	2100      	movs	r1, #0
 800060a:	4618      	mov	r0, r3
 800060c:	f000 fdcc 	bl	80011a8 <HAL_RCC_ClockConfig>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	d001      	beq.n	800061a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000616:	f000 f8ed 	bl	80007f4 <Error_Handler>
  }
}
 800061a:	bf00      	nop
 800061c:	3750      	adds	r7, #80	; 0x50
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	40023800 	.word	0x40023800
 8000628:	40007000 	.word	0x40007000

0800062c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b086      	sub	sp, #24
 8000630:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000632:	f107 0308 	add.w	r3, r7, #8
 8000636:	2200      	movs	r2, #0
 8000638:	601a      	str	r2, [r3, #0]
 800063a:	605a      	str	r2, [r3, #4]
 800063c:	609a      	str	r2, [r3, #8]
 800063e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000640:	463b      	mov	r3, r7
 8000642:	2200      	movs	r2, #0
 8000644:	601a      	str	r2, [r3, #0]
 8000646:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000648:	4b1d      	ldr	r3, [pc, #116]	; (80006c0 <MX_TIM5_Init+0x94>)
 800064a:	4a1e      	ldr	r2, [pc, #120]	; (80006c4 <MX_TIM5_Init+0x98>)
 800064c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 249;
 800064e:	4b1c      	ldr	r3, [pc, #112]	; (80006c0 <MX_TIM5_Init+0x94>)
 8000650:	22f9      	movs	r2, #249	; 0xf9
 8000652:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000654:	4b1a      	ldr	r3, [pc, #104]	; (80006c0 <MX_TIM5_Init+0x94>)
 8000656:	2200      	movs	r2, #0
 8000658:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 800065a:	4b19      	ldr	r3, [pc, #100]	; (80006c0 <MX_TIM5_Init+0x94>)
 800065c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000660:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000662:	4b17      	ldr	r3, [pc, #92]	; (80006c0 <MX_TIM5_Init+0x94>)
 8000664:	2200      	movs	r2, #0
 8000666:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000668:	4b15      	ldr	r3, [pc, #84]	; (80006c0 <MX_TIM5_Init+0x94>)
 800066a:	2200      	movs	r2, #0
 800066c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800066e:	4814      	ldr	r0, [pc, #80]	; (80006c0 <MX_TIM5_Init+0x94>)
 8000670:	f001 fa30 	bl	8001ad4 <HAL_TIM_Base_Init>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 800067a:	f000 f8bb 	bl	80007f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800067e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000682:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8000684:	f107 0308 	add.w	r3, r7, #8
 8000688:	4619      	mov	r1, r3
 800068a:	480d      	ldr	r0, [pc, #52]	; (80006c0 <MX_TIM5_Init+0x94>)
 800068c:	f001 fbc8 	bl	8001e20 <HAL_TIM_ConfigClockSource>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8000696:	f000 f8ad 	bl	80007f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800069a:	2300      	movs	r3, #0
 800069c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800069e:	2300      	movs	r3, #0
 80006a0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80006a2:	463b      	mov	r3, r7
 80006a4:	4619      	mov	r1, r3
 80006a6:	4806      	ldr	r0, [pc, #24]	; (80006c0 <MX_TIM5_Init+0x94>)
 80006a8:	f001 fda2 	bl	80021f0 <HAL_TIMEx_MasterConfigSynchronization>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80006b2:	f000 f89f 	bl	80007f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80006b6:	bf00      	nop
 80006b8:	3718      	adds	r7, #24
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	20000090 	.word	0x20000090
 80006c4:	40000c00 	.word	0x40000c00

080006c8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80006cc:	4b11      	ldr	r3, [pc, #68]	; (8000714 <MX_USART1_UART_Init+0x4c>)
 80006ce:	4a12      	ldr	r2, [pc, #72]	; (8000718 <MX_USART1_UART_Init+0x50>)
 80006d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80006d2:	4b10      	ldr	r3, [pc, #64]	; (8000714 <MX_USART1_UART_Init+0x4c>)
 80006d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006da:	4b0e      	ldr	r3, [pc, #56]	; (8000714 <MX_USART1_UART_Init+0x4c>)
 80006dc:	2200      	movs	r2, #0
 80006de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80006e0:	4b0c      	ldr	r3, [pc, #48]	; (8000714 <MX_USART1_UART_Init+0x4c>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80006e6:	4b0b      	ldr	r3, [pc, #44]	; (8000714 <MX_USART1_UART_Init+0x4c>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006ec:	4b09      	ldr	r3, [pc, #36]	; (8000714 <MX_USART1_UART_Init+0x4c>)
 80006ee:	220c      	movs	r2, #12
 80006f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006f2:	4b08      	ldr	r3, [pc, #32]	; (8000714 <MX_USART1_UART_Init+0x4c>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006f8:	4b06      	ldr	r3, [pc, #24]	; (8000714 <MX_USART1_UART_Init+0x4c>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006fe:	4805      	ldr	r0, [pc, #20]	; (8000714 <MX_USART1_UART_Init+0x4c>)
 8000700:	f001 fde4 	bl	80022cc <HAL_UART_Init>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800070a:	f000 f873 	bl	80007f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800070e:	bf00      	nop
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	200000d8 	.word	0x200000d8
 8000718:	40011000 	.word	0x40011000

0800071c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b086      	sub	sp, #24
 8000720:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000722:	1d3b      	adds	r3, r7, #4
 8000724:	2200      	movs	r2, #0
 8000726:	601a      	str	r2, [r3, #0]
 8000728:	605a      	str	r2, [r3, #4]
 800072a:	609a      	str	r2, [r3, #8]
 800072c:	60da      	str	r2, [r3, #12]
 800072e:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000730:	2300      	movs	r3, #0
 8000732:	603b      	str	r3, [r7, #0]
 8000734:	4b10      	ldr	r3, [pc, #64]	; (8000778 <MX_GPIO_Init+0x5c>)
 8000736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000738:	4a0f      	ldr	r2, [pc, #60]	; (8000778 <MX_GPIO_Init+0x5c>)
 800073a:	f043 0301 	orr.w	r3, r3, #1
 800073e:	6313      	str	r3, [r2, #48]	; 0x30
 8000740:	4b0d      	ldr	r3, [pc, #52]	; (8000778 <MX_GPIO_Init+0x5c>)
 8000742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000744:	f003 0301 	and.w	r3, r3, #1
 8000748:	603b      	str	r3, [r7, #0]
 800074a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800074c:	2200      	movs	r2, #0
 800074e:	2120      	movs	r1, #32
 8000750:	480a      	ldr	r0, [pc, #40]	; (800077c <MX_GPIO_Init+0x60>)
 8000752:	f000 fcf5 	bl	8001140 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000756:	2320      	movs	r3, #32
 8000758:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800075a:	2301      	movs	r3, #1
 800075c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075e:	2300      	movs	r3, #0
 8000760:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000762:	2300      	movs	r3, #0
 8000764:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000766:	1d3b      	adds	r3, r7, #4
 8000768:	4619      	mov	r1, r3
 800076a:	4804      	ldr	r0, [pc, #16]	; (800077c <MX_GPIO_Init+0x60>)
 800076c:	f000 fb74 	bl	8000e58 <HAL_GPIO_Init>

}
 8000770:	bf00      	nop
 8000772:	3718      	adds	r7, #24
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	40023800 	.word	0x40023800
 800077c:	40020000 	.word	0x40020000

08000780 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b086      	sub	sp, #24
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint8_t n = 0;
 8000788:	2300      	movs	r3, #0
 800078a:	75fb      	strb	r3, [r7, #23]
	int dist = 4;
 800078c:	2304      	movs	r3, #4
 800078e:	613b      	str	r3, [r7, #16]
	float angle = 90;
 8000790:	4b08      	ldr	r3, [pc, #32]	; (80007b4 <StartDefaultTask+0x34>)
 8000792:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  n+= 10;
 8000794:	7dfb      	ldrb	r3, [r7, #23]
 8000796:	330a      	adds	r3, #10
 8000798:	75fb      	strb	r3, [r7, #23]
	  //double * distance = positionRelative(n, dist, angle);
	  if(n > 100) HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800079a:	7dfb      	ldrb	r3, [r7, #23]
 800079c:	2b64      	cmp	r3, #100	; 0x64
 800079e:	d903      	bls.n	80007a8 <StartDefaultTask+0x28>
 80007a0:	2120      	movs	r1, #32
 80007a2:	4805      	ldr	r0, [pc, #20]	; (80007b8 <StartDefaultTask+0x38>)
 80007a4:	f000 fce5 	bl	8001172 <HAL_GPIO_TogglePin>
	  osDelay(500);
 80007a8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007ac:	f002 fdc2 	bl	8003334 <osDelay>
	  n+= 10;
 80007b0:	e7f0      	b.n	8000794 <StartDefaultTask+0x14>
 80007b2:	bf00      	nop
 80007b4:	42b40000 	.word	0x42b40000
 80007b8:	40020000 	.word	0x40020000

080007bc <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
    osDelay(500);
 80007c4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007c8:	f002 fdb4 	bl	8003334 <osDelay>
 80007cc:	e7fa      	b.n	80007c4 <StartTask02+0x8>
	...

080007d0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a04      	ldr	r2, [pc, #16]	; (80007f0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80007de:	4293      	cmp	r3, r2
 80007e0:	d101      	bne.n	80007e6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80007e2:	f000 f9a5 	bl	8000b30 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80007e6:	bf00      	nop
 80007e8:	3708      	adds	r7, #8
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	40010000 	.word	0x40010000

080007f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007f8:	b672      	cpsid	i
}
 80007fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007fc:	e7fe      	b.n	80007fc <Error_Handler+0x8>
	...

08000800 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	607b      	str	r3, [r7, #4]
 800080a:	4b12      	ldr	r3, [pc, #72]	; (8000854 <HAL_MspInit+0x54>)
 800080c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800080e:	4a11      	ldr	r2, [pc, #68]	; (8000854 <HAL_MspInit+0x54>)
 8000810:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000814:	6453      	str	r3, [r2, #68]	; 0x44
 8000816:	4b0f      	ldr	r3, [pc, #60]	; (8000854 <HAL_MspInit+0x54>)
 8000818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800081a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800081e:	607b      	str	r3, [r7, #4]
 8000820:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	603b      	str	r3, [r7, #0]
 8000826:	4b0b      	ldr	r3, [pc, #44]	; (8000854 <HAL_MspInit+0x54>)
 8000828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800082a:	4a0a      	ldr	r2, [pc, #40]	; (8000854 <HAL_MspInit+0x54>)
 800082c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000830:	6413      	str	r3, [r2, #64]	; 0x40
 8000832:	4b08      	ldr	r3, [pc, #32]	; (8000854 <HAL_MspInit+0x54>)
 8000834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000836:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800083a:	603b      	str	r3, [r7, #0]
 800083c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800083e:	2200      	movs	r2, #0
 8000840:	210f      	movs	r1, #15
 8000842:	f06f 0001 	mvn.w	r0, #1
 8000846:	f000 fa4b 	bl	8000ce0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800084a:	bf00      	nop
 800084c:	3708      	adds	r7, #8
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	40023800 	.word	0x40023800

08000858 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000858:	b480      	push	{r7}
 800085a:	b085      	sub	sp, #20
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	4a0b      	ldr	r2, [pc, #44]	; (8000894 <HAL_TIM_Base_MspInit+0x3c>)
 8000866:	4293      	cmp	r3, r2
 8000868:	d10d      	bne.n	8000886 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800086a:	2300      	movs	r3, #0
 800086c:	60fb      	str	r3, [r7, #12]
 800086e:	4b0a      	ldr	r3, [pc, #40]	; (8000898 <HAL_TIM_Base_MspInit+0x40>)
 8000870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000872:	4a09      	ldr	r2, [pc, #36]	; (8000898 <HAL_TIM_Base_MspInit+0x40>)
 8000874:	f043 0308 	orr.w	r3, r3, #8
 8000878:	6413      	str	r3, [r2, #64]	; 0x40
 800087a:	4b07      	ldr	r3, [pc, #28]	; (8000898 <HAL_TIM_Base_MspInit+0x40>)
 800087c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800087e:	f003 0308 	and.w	r3, r3, #8
 8000882:	60fb      	str	r3, [r7, #12]
 8000884:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8000886:	bf00      	nop
 8000888:	3714      	adds	r7, #20
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop
 8000894:	40000c00 	.word	0x40000c00
 8000898:	40023800 	.word	0x40023800

0800089c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b08a      	sub	sp, #40	; 0x28
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a4:	f107 0314 	add.w	r3, r7, #20
 80008a8:	2200      	movs	r2, #0
 80008aa:	601a      	str	r2, [r3, #0]
 80008ac:	605a      	str	r2, [r3, #4]
 80008ae:	609a      	str	r2, [r3, #8]
 80008b0:	60da      	str	r2, [r3, #12]
 80008b2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4a1d      	ldr	r2, [pc, #116]	; (8000930 <HAL_UART_MspInit+0x94>)
 80008ba:	4293      	cmp	r3, r2
 80008bc:	d134      	bne.n	8000928 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80008be:	2300      	movs	r3, #0
 80008c0:	613b      	str	r3, [r7, #16]
 80008c2:	4b1c      	ldr	r3, [pc, #112]	; (8000934 <HAL_UART_MspInit+0x98>)
 80008c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008c6:	4a1b      	ldr	r2, [pc, #108]	; (8000934 <HAL_UART_MspInit+0x98>)
 80008c8:	f043 0310 	orr.w	r3, r3, #16
 80008cc:	6453      	str	r3, [r2, #68]	; 0x44
 80008ce:	4b19      	ldr	r3, [pc, #100]	; (8000934 <HAL_UART_MspInit+0x98>)
 80008d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008d2:	f003 0310 	and.w	r3, r3, #16
 80008d6:	613b      	str	r3, [r7, #16]
 80008d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008da:	2300      	movs	r3, #0
 80008dc:	60fb      	str	r3, [r7, #12]
 80008de:	4b15      	ldr	r3, [pc, #84]	; (8000934 <HAL_UART_MspInit+0x98>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e2:	4a14      	ldr	r2, [pc, #80]	; (8000934 <HAL_UART_MspInit+0x98>)
 80008e4:	f043 0301 	orr.w	r3, r3, #1
 80008e8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ea:	4b12      	ldr	r3, [pc, #72]	; (8000934 <HAL_UART_MspInit+0x98>)
 80008ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ee:	f003 0301 	and.w	r3, r3, #1
 80008f2:	60fb      	str	r3, [r7, #12]
 80008f4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80008f6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80008fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008fc:	2302      	movs	r3, #2
 80008fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000900:	2300      	movs	r3, #0
 8000902:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000904:	2303      	movs	r3, #3
 8000906:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000908:	2307      	movs	r3, #7
 800090a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800090c:	f107 0314 	add.w	r3, r7, #20
 8000910:	4619      	mov	r1, r3
 8000912:	4809      	ldr	r0, [pc, #36]	; (8000938 <HAL_UART_MspInit+0x9c>)
 8000914:	f000 faa0 	bl	8000e58 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000918:	2200      	movs	r2, #0
 800091a:	2105      	movs	r1, #5
 800091c:	2025      	movs	r0, #37	; 0x25
 800091e:	f000 f9df 	bl	8000ce0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000922:	2025      	movs	r0, #37	; 0x25
 8000924:	f000 f9f8 	bl	8000d18 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000928:	bf00      	nop
 800092a:	3728      	adds	r7, #40	; 0x28
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	40011000 	.word	0x40011000
 8000934:	40023800 	.word	0x40023800
 8000938:	40020000 	.word	0x40020000

0800093c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b08c      	sub	sp, #48	; 0x30
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000944:	2300      	movs	r3, #0
 8000946:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000948:	2300      	movs	r3, #0
 800094a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800094c:	2300      	movs	r3, #0
 800094e:	60bb      	str	r3, [r7, #8]
 8000950:	4b2e      	ldr	r3, [pc, #184]	; (8000a0c <HAL_InitTick+0xd0>)
 8000952:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000954:	4a2d      	ldr	r2, [pc, #180]	; (8000a0c <HAL_InitTick+0xd0>)
 8000956:	f043 0301 	orr.w	r3, r3, #1
 800095a:	6453      	str	r3, [r2, #68]	; 0x44
 800095c:	4b2b      	ldr	r3, [pc, #172]	; (8000a0c <HAL_InitTick+0xd0>)
 800095e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000960:	f003 0301 	and.w	r3, r3, #1
 8000964:	60bb      	str	r3, [r7, #8]
 8000966:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000968:	f107 020c 	add.w	r2, r7, #12
 800096c:	f107 0310 	add.w	r3, r7, #16
 8000970:	4611      	mov	r1, r2
 8000972:	4618      	mov	r0, r3
 8000974:	f000 fdf8 	bl	8001568 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000978:	f000 fde2 	bl	8001540 <HAL_RCC_GetPCLK2Freq>
 800097c:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800097e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000980:	4a23      	ldr	r2, [pc, #140]	; (8000a10 <HAL_InitTick+0xd4>)
 8000982:	fba2 2303 	umull	r2, r3, r2, r3
 8000986:	0c9b      	lsrs	r3, r3, #18
 8000988:	3b01      	subs	r3, #1
 800098a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800098c:	4b21      	ldr	r3, [pc, #132]	; (8000a14 <HAL_InitTick+0xd8>)
 800098e:	4a22      	ldr	r2, [pc, #136]	; (8000a18 <HAL_InitTick+0xdc>)
 8000990:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000992:	4b20      	ldr	r3, [pc, #128]	; (8000a14 <HAL_InitTick+0xd8>)
 8000994:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000998:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800099a:	4a1e      	ldr	r2, [pc, #120]	; (8000a14 <HAL_InitTick+0xd8>)
 800099c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800099e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80009a0:	4b1c      	ldr	r3, [pc, #112]	; (8000a14 <HAL_InitTick+0xd8>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009a6:	4b1b      	ldr	r3, [pc, #108]	; (8000a14 <HAL_InitTick+0xd8>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009ac:	4b19      	ldr	r3, [pc, #100]	; (8000a14 <HAL_InitTick+0xd8>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80009b2:	4818      	ldr	r0, [pc, #96]	; (8000a14 <HAL_InitTick+0xd8>)
 80009b4:	f001 f88e 	bl	8001ad4 <HAL_TIM_Base_Init>
 80009b8:	4603      	mov	r3, r0
 80009ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80009be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d11b      	bne.n	80009fe <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80009c6:	4813      	ldr	r0, [pc, #76]	; (8000a14 <HAL_InitTick+0xd8>)
 80009c8:	f001 f8d4 	bl	8001b74 <HAL_TIM_Base_Start_IT>
 80009cc:	4603      	mov	r3, r0
 80009ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80009d2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d111      	bne.n	80009fe <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80009da:	2019      	movs	r0, #25
 80009dc:	f000 f99c 	bl	8000d18 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	2b0f      	cmp	r3, #15
 80009e4:	d808      	bhi.n	80009f8 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 80009e6:	2200      	movs	r2, #0
 80009e8:	6879      	ldr	r1, [r7, #4]
 80009ea:	2019      	movs	r0, #25
 80009ec:	f000 f978 	bl	8000ce0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009f0:	4a0a      	ldr	r2, [pc, #40]	; (8000a1c <HAL_InitTick+0xe0>)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	6013      	str	r3, [r2, #0]
 80009f6:	e002      	b.n	80009fe <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80009f8:	2301      	movs	r3, #1
 80009fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80009fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	3730      	adds	r7, #48	; 0x30
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	40023800 	.word	0x40023800
 8000a10:	431bde83 	.word	0x431bde83
 8000a14:	20000124 	.word	0x20000124
 8000a18:	40010000 	.word	0x40010000
 8000a1c:	20000004 	.word	0x20000004

08000a20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a24:	e7fe      	b.n	8000a24 <NMI_Handler+0x4>

08000a26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a26:	b480      	push	{r7}
 8000a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a2a:	e7fe      	b.n	8000a2a <HardFault_Handler+0x4>

08000a2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a30:	e7fe      	b.n	8000a30 <MemManage_Handler+0x4>

08000a32 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a32:	b480      	push	{r7}
 8000a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a36:	e7fe      	b.n	8000a36 <BusFault_Handler+0x4>

08000a38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a3c:	e7fe      	b.n	8000a3c <UsageFault_Handler+0x4>

08000a3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a3e:	b480      	push	{r7}
 8000a40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a42:	bf00      	nop
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr

08000a4c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000a50:	4802      	ldr	r0, [pc, #8]	; (8000a5c <TIM1_UP_IRQHandler+0x10>)
 8000a52:	f001 f8dd 	bl	8001c10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000a56:	bf00      	nop
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	20000124 	.word	0x20000124

08000a60 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000a64:	4802      	ldr	r0, [pc, #8]	; (8000a70 <USART1_IRQHandler+0x10>)
 8000a66:	f001 fc7f 	bl	8002368 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000a6a:	bf00      	nop
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	200000d8 	.word	0x200000d8

08000a74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a78:	4b06      	ldr	r3, [pc, #24]	; (8000a94 <SystemInit+0x20>)
 8000a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a7e:	4a05      	ldr	r2, [pc, #20]	; (8000a94 <SystemInit+0x20>)
 8000a80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a88:	bf00      	nop
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	e000ed00 	.word	0xe000ed00

08000a98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8000a98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ad0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a9c:	480d      	ldr	r0, [pc, #52]	; (8000ad4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000a9e:	490e      	ldr	r1, [pc, #56]	; (8000ad8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000aa0:	4a0e      	ldr	r2, [pc, #56]	; (8000adc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000aa2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aa4:	e002      	b.n	8000aac <LoopCopyDataInit>

08000aa6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aa6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000aa8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aaa:	3304      	adds	r3, #4

08000aac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000aac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ab0:	d3f9      	bcc.n	8000aa6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ab2:	4a0b      	ldr	r2, [pc, #44]	; (8000ae0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000ab4:	4c0b      	ldr	r4, [pc, #44]	; (8000ae4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000ab6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ab8:	e001      	b.n	8000abe <LoopFillZerobss>

08000aba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000abc:	3204      	adds	r2, #4

08000abe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000abe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ac0:	d3fb      	bcc.n	8000aba <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000ac2:	f7ff ffd7 	bl	8000a74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ac6:	f005 f8d1 	bl	8005c6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000aca:	f7ff fd23 	bl	8000514 <main>
  bx  lr    
 8000ace:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000ad0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000ad4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ad8:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000adc:	08005f8c 	.word	0x08005f8c
  ldr r2, =_sbss
 8000ae0:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000ae4:	20004b88 	.word	0x20004b88

08000ae8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ae8:	e7fe      	b.n	8000ae8 <ADC_IRQHandler>
	...

08000aec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000af0:	4b0e      	ldr	r3, [pc, #56]	; (8000b2c <HAL_Init+0x40>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a0d      	ldr	r2, [pc, #52]	; (8000b2c <HAL_Init+0x40>)
 8000af6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000afa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000afc:	4b0b      	ldr	r3, [pc, #44]	; (8000b2c <HAL_Init+0x40>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a0a      	ldr	r2, [pc, #40]	; (8000b2c <HAL_Init+0x40>)
 8000b02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b08:	4b08      	ldr	r3, [pc, #32]	; (8000b2c <HAL_Init+0x40>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a07      	ldr	r2, [pc, #28]	; (8000b2c <HAL_Init+0x40>)
 8000b0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b14:	2003      	movs	r0, #3
 8000b16:	f000 f8d8 	bl	8000cca <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b1a:	200f      	movs	r0, #15
 8000b1c:	f7ff ff0e 	bl	800093c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b20:	f7ff fe6e 	bl	8000800 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b24:	2300      	movs	r3, #0
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	40023c00 	.word	0x40023c00

08000b30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b34:	4b06      	ldr	r3, [pc, #24]	; (8000b50 <HAL_IncTick+0x20>)
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	461a      	mov	r2, r3
 8000b3a:	4b06      	ldr	r3, [pc, #24]	; (8000b54 <HAL_IncTick+0x24>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	4413      	add	r3, r2
 8000b40:	4a04      	ldr	r2, [pc, #16]	; (8000b54 <HAL_IncTick+0x24>)
 8000b42:	6013      	str	r3, [r2, #0]
}
 8000b44:	bf00      	nop
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	20000008 	.word	0x20000008
 8000b54:	2000016c 	.word	0x2000016c

08000b58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b5c:	4b03      	ldr	r3, [pc, #12]	; (8000b6c <HAL_GetTick+0x14>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
}
 8000b60:	4618      	mov	r0, r3
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop
 8000b6c:	2000016c 	.word	0x2000016c

08000b70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b085      	sub	sp, #20
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	f003 0307 	and.w	r3, r3, #7
 8000b7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b80:	4b0c      	ldr	r3, [pc, #48]	; (8000bb4 <__NVIC_SetPriorityGrouping+0x44>)
 8000b82:	68db      	ldr	r3, [r3, #12]
 8000b84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b86:	68ba      	ldr	r2, [r7, #8]
 8000b88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b94:	68bb      	ldr	r3, [r7, #8]
 8000b96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ba0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ba2:	4a04      	ldr	r2, [pc, #16]	; (8000bb4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	60d3      	str	r3, [r2, #12]
}
 8000ba8:	bf00      	nop
 8000baa:	3714      	adds	r7, #20
 8000bac:	46bd      	mov	sp, r7
 8000bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb2:	4770      	bx	lr
 8000bb4:	e000ed00 	.word	0xe000ed00

08000bb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bbc:	4b04      	ldr	r3, [pc, #16]	; (8000bd0 <__NVIC_GetPriorityGrouping+0x18>)
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	0a1b      	lsrs	r3, r3, #8
 8000bc2:	f003 0307 	and.w	r3, r3, #7
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr
 8000bd0:	e000ed00 	.word	0xe000ed00

08000bd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	4603      	mov	r3, r0
 8000bdc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	db0b      	blt.n	8000bfe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000be6:	79fb      	ldrb	r3, [r7, #7]
 8000be8:	f003 021f 	and.w	r2, r3, #31
 8000bec:	4907      	ldr	r1, [pc, #28]	; (8000c0c <__NVIC_EnableIRQ+0x38>)
 8000bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf2:	095b      	lsrs	r3, r3, #5
 8000bf4:	2001      	movs	r0, #1
 8000bf6:	fa00 f202 	lsl.w	r2, r0, r2
 8000bfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000bfe:	bf00      	nop
 8000c00:	370c      	adds	r7, #12
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	e000e100 	.word	0xe000e100

08000c10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	6039      	str	r1, [r7, #0]
 8000c1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	db0a      	blt.n	8000c3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	b2da      	uxtb	r2, r3
 8000c28:	490c      	ldr	r1, [pc, #48]	; (8000c5c <__NVIC_SetPriority+0x4c>)
 8000c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c2e:	0112      	lsls	r2, r2, #4
 8000c30:	b2d2      	uxtb	r2, r2
 8000c32:	440b      	add	r3, r1
 8000c34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c38:	e00a      	b.n	8000c50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	b2da      	uxtb	r2, r3
 8000c3e:	4908      	ldr	r1, [pc, #32]	; (8000c60 <__NVIC_SetPriority+0x50>)
 8000c40:	79fb      	ldrb	r3, [r7, #7]
 8000c42:	f003 030f 	and.w	r3, r3, #15
 8000c46:	3b04      	subs	r3, #4
 8000c48:	0112      	lsls	r2, r2, #4
 8000c4a:	b2d2      	uxtb	r2, r2
 8000c4c:	440b      	add	r3, r1
 8000c4e:	761a      	strb	r2, [r3, #24]
}
 8000c50:	bf00      	nop
 8000c52:	370c      	adds	r7, #12
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr
 8000c5c:	e000e100 	.word	0xe000e100
 8000c60:	e000ed00 	.word	0xe000ed00

08000c64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c64:	b480      	push	{r7}
 8000c66:	b089      	sub	sp, #36	; 0x24
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	60f8      	str	r0, [r7, #12]
 8000c6c:	60b9      	str	r1, [r7, #8]
 8000c6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	f003 0307 	and.w	r3, r3, #7
 8000c76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c78:	69fb      	ldr	r3, [r7, #28]
 8000c7a:	f1c3 0307 	rsb	r3, r3, #7
 8000c7e:	2b04      	cmp	r3, #4
 8000c80:	bf28      	it	cs
 8000c82:	2304      	movcs	r3, #4
 8000c84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c86:	69fb      	ldr	r3, [r7, #28]
 8000c88:	3304      	adds	r3, #4
 8000c8a:	2b06      	cmp	r3, #6
 8000c8c:	d902      	bls.n	8000c94 <NVIC_EncodePriority+0x30>
 8000c8e:	69fb      	ldr	r3, [r7, #28]
 8000c90:	3b03      	subs	r3, #3
 8000c92:	e000      	b.n	8000c96 <NVIC_EncodePriority+0x32>
 8000c94:	2300      	movs	r3, #0
 8000c96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c98:	f04f 32ff 	mov.w	r2, #4294967295
 8000c9c:	69bb      	ldr	r3, [r7, #24]
 8000c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca2:	43da      	mvns	r2, r3
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	401a      	ands	r2, r3
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cac:	f04f 31ff 	mov.w	r1, #4294967295
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cb6:	43d9      	mvns	r1, r3
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cbc:	4313      	orrs	r3, r2
         );
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3724      	adds	r7, #36	; 0x24
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr

08000cca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cca:	b580      	push	{r7, lr}
 8000ccc:	b082      	sub	sp, #8
 8000cce:	af00      	add	r7, sp, #0
 8000cd0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cd2:	6878      	ldr	r0, [r7, #4]
 8000cd4:	f7ff ff4c 	bl	8000b70 <__NVIC_SetPriorityGrouping>
}
 8000cd8:	bf00      	nop
 8000cda:	3708      	adds	r7, #8
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}

08000ce0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b086      	sub	sp, #24
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	60b9      	str	r1, [r7, #8]
 8000cea:	607a      	str	r2, [r7, #4]
 8000cec:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cf2:	f7ff ff61 	bl	8000bb8 <__NVIC_GetPriorityGrouping>
 8000cf6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cf8:	687a      	ldr	r2, [r7, #4]
 8000cfa:	68b9      	ldr	r1, [r7, #8]
 8000cfc:	6978      	ldr	r0, [r7, #20]
 8000cfe:	f7ff ffb1 	bl	8000c64 <NVIC_EncodePriority>
 8000d02:	4602      	mov	r2, r0
 8000d04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d08:	4611      	mov	r1, r2
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f7ff ff80 	bl	8000c10 <__NVIC_SetPriority>
}
 8000d10:	bf00      	nop
 8000d12:	3718      	adds	r7, #24
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}

08000d18 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	4603      	mov	r3, r0
 8000d20:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d26:	4618      	mov	r0, r3
 8000d28:	f7ff ff54 	bl	8000bd4 <__NVIC_EnableIRQ>
}
 8000d2c:	bf00      	nop
 8000d2e:	3708      	adds	r7, #8
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}

08000d34 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b084      	sub	sp, #16
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d40:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000d42:	f7ff ff09 	bl	8000b58 <HAL_GetTick>
 8000d46:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	2b02      	cmp	r3, #2
 8000d52:	d008      	beq.n	8000d66 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	2280      	movs	r2, #128	; 0x80
 8000d58:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8000d62:	2301      	movs	r3, #1
 8000d64:	e052      	b.n	8000e0c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	681a      	ldr	r2, [r3, #0]
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f022 0216 	bic.w	r2, r2, #22
 8000d74:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	695a      	ldr	r2, [r3, #20]
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000d84:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d103      	bne.n	8000d96 <HAL_DMA_Abort+0x62>
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d007      	beq.n	8000da6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f022 0208 	bic.w	r2, r2, #8
 8000da4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	f022 0201 	bic.w	r2, r2, #1
 8000db4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000db6:	e013      	b.n	8000de0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000db8:	f7ff fece 	bl	8000b58 <HAL_GetTick>
 8000dbc:	4602      	mov	r2, r0
 8000dbe:	68bb      	ldr	r3, [r7, #8]
 8000dc0:	1ad3      	subs	r3, r2, r3
 8000dc2:	2b05      	cmp	r3, #5
 8000dc4:	d90c      	bls.n	8000de0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	2220      	movs	r2, #32
 8000dca:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	2203      	movs	r2, #3
 8000dd0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8000ddc:	2303      	movs	r3, #3
 8000dde:	e015      	b.n	8000e0c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f003 0301 	and.w	r3, r3, #1
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d1e4      	bne.n	8000db8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000df2:	223f      	movs	r2, #63	; 0x3f
 8000df4:	409a      	lsls	r2, r3
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	2200      	movs	r2, #0
 8000e06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8000e0a:	2300      	movs	r3, #0
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3710      	adds	r7, #16
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000e22:	b2db      	uxtb	r3, r3
 8000e24:	2b02      	cmp	r3, #2
 8000e26:	d004      	beq.n	8000e32 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2280      	movs	r2, #128	; 0x80
 8000e2c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	e00c      	b.n	8000e4c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	2205      	movs	r2, #5
 8000e36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	681a      	ldr	r2, [r3, #0]
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f022 0201 	bic.w	r2, r2, #1
 8000e48:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000e4a:	2300      	movs	r3, #0
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	370c      	adds	r7, #12
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr

08000e58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b089      	sub	sp, #36	; 0x24
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
 8000e60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e62:	2300      	movs	r3, #0
 8000e64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e66:	2300      	movs	r3, #0
 8000e68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e6e:	2300      	movs	r3, #0
 8000e70:	61fb      	str	r3, [r7, #28]
 8000e72:	e14d      	b.n	8001110 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e74:	2201      	movs	r2, #1
 8000e76:	69fb      	ldr	r3, [r7, #28]
 8000e78:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	697a      	ldr	r2, [r7, #20]
 8000e84:	4013      	ands	r3, r2
 8000e86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e88:	693a      	ldr	r2, [r7, #16]
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	f040 813c 	bne.w	800110a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	f003 0303 	and.w	r3, r3, #3
 8000e9a:	2b01      	cmp	r3, #1
 8000e9c:	d005      	beq.n	8000eaa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	685b      	ldr	r3, [r3, #4]
 8000ea2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ea6:	2b02      	cmp	r3, #2
 8000ea8:	d130      	bne.n	8000f0c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	689b      	ldr	r3, [r3, #8]
 8000eae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000eb0:	69fb      	ldr	r3, [r7, #28]
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	2203      	movs	r2, #3
 8000eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eba:	43db      	mvns	r3, r3
 8000ebc:	69ba      	ldr	r2, [r7, #24]
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	68da      	ldr	r2, [r3, #12]
 8000ec6:	69fb      	ldr	r3, [r7, #28]
 8000ec8:	005b      	lsls	r3, r3, #1
 8000eca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ece:	69ba      	ldr	r2, [r7, #24]
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	69ba      	ldr	r2, [r7, #24]
 8000ed8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	69fb      	ldr	r3, [r7, #28]
 8000ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee8:	43db      	mvns	r3, r3
 8000eea:	69ba      	ldr	r2, [r7, #24]
 8000eec:	4013      	ands	r3, r2
 8000eee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	091b      	lsrs	r3, r3, #4
 8000ef6:	f003 0201 	and.w	r2, r3, #1
 8000efa:	69fb      	ldr	r3, [r7, #28]
 8000efc:	fa02 f303 	lsl.w	r3, r2, r3
 8000f00:	69ba      	ldr	r2, [r7, #24]
 8000f02:	4313      	orrs	r3, r2
 8000f04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	69ba      	ldr	r2, [r7, #24]
 8000f0a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	f003 0303 	and.w	r3, r3, #3
 8000f14:	2b03      	cmp	r3, #3
 8000f16:	d017      	beq.n	8000f48 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	68db      	ldr	r3, [r3, #12]
 8000f1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	005b      	lsls	r3, r3, #1
 8000f22:	2203      	movs	r2, #3
 8000f24:	fa02 f303 	lsl.w	r3, r2, r3
 8000f28:	43db      	mvns	r3, r3
 8000f2a:	69ba      	ldr	r2, [r7, #24]
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	689a      	ldr	r2, [r3, #8]
 8000f34:	69fb      	ldr	r3, [r7, #28]
 8000f36:	005b      	lsls	r3, r3, #1
 8000f38:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3c:	69ba      	ldr	r2, [r7, #24]
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	69ba      	ldr	r2, [r7, #24]
 8000f46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f003 0303 	and.w	r3, r3, #3
 8000f50:	2b02      	cmp	r3, #2
 8000f52:	d123      	bne.n	8000f9c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f54:	69fb      	ldr	r3, [r7, #28]
 8000f56:	08da      	lsrs	r2, r3, #3
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	3208      	adds	r2, #8
 8000f5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f62:	69fb      	ldr	r3, [r7, #28]
 8000f64:	f003 0307 	and.w	r3, r3, #7
 8000f68:	009b      	lsls	r3, r3, #2
 8000f6a:	220f      	movs	r2, #15
 8000f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f70:	43db      	mvns	r3, r3
 8000f72:	69ba      	ldr	r2, [r7, #24]
 8000f74:	4013      	ands	r3, r2
 8000f76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	691a      	ldr	r2, [r3, #16]
 8000f7c:	69fb      	ldr	r3, [r7, #28]
 8000f7e:	f003 0307 	and.w	r3, r3, #7
 8000f82:	009b      	lsls	r3, r3, #2
 8000f84:	fa02 f303 	lsl.w	r3, r2, r3
 8000f88:	69ba      	ldr	r2, [r7, #24]
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	08da      	lsrs	r2, r3, #3
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	3208      	adds	r2, #8
 8000f96:	69b9      	ldr	r1, [r7, #24]
 8000f98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	2203      	movs	r2, #3
 8000fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fac:	43db      	mvns	r3, r3
 8000fae:	69ba      	ldr	r2, [r7, #24]
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	f003 0203 	and.w	r2, r3, #3
 8000fbc:	69fb      	ldr	r3, [r7, #28]
 8000fbe:	005b      	lsls	r3, r3, #1
 8000fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc4:	69ba      	ldr	r2, [r7, #24]
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	69ba      	ldr	r2, [r7, #24]
 8000fce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	f000 8096 	beq.w	800110a <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fde:	2300      	movs	r3, #0
 8000fe0:	60fb      	str	r3, [r7, #12]
 8000fe2:	4b51      	ldr	r3, [pc, #324]	; (8001128 <HAL_GPIO_Init+0x2d0>)
 8000fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fe6:	4a50      	ldr	r2, [pc, #320]	; (8001128 <HAL_GPIO_Init+0x2d0>)
 8000fe8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fec:	6453      	str	r3, [r2, #68]	; 0x44
 8000fee:	4b4e      	ldr	r3, [pc, #312]	; (8001128 <HAL_GPIO_Init+0x2d0>)
 8000ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ff2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ffa:	4a4c      	ldr	r2, [pc, #304]	; (800112c <HAL_GPIO_Init+0x2d4>)
 8000ffc:	69fb      	ldr	r3, [r7, #28]
 8000ffe:	089b      	lsrs	r3, r3, #2
 8001000:	3302      	adds	r3, #2
 8001002:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001006:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001008:	69fb      	ldr	r3, [r7, #28]
 800100a:	f003 0303 	and.w	r3, r3, #3
 800100e:	009b      	lsls	r3, r3, #2
 8001010:	220f      	movs	r2, #15
 8001012:	fa02 f303 	lsl.w	r3, r2, r3
 8001016:	43db      	mvns	r3, r3
 8001018:	69ba      	ldr	r2, [r7, #24]
 800101a:	4013      	ands	r3, r2
 800101c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4a43      	ldr	r2, [pc, #268]	; (8001130 <HAL_GPIO_Init+0x2d8>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d00d      	beq.n	8001042 <HAL_GPIO_Init+0x1ea>
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	4a42      	ldr	r2, [pc, #264]	; (8001134 <HAL_GPIO_Init+0x2dc>)
 800102a:	4293      	cmp	r3, r2
 800102c:	d007      	beq.n	800103e <HAL_GPIO_Init+0x1e6>
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4a41      	ldr	r2, [pc, #260]	; (8001138 <HAL_GPIO_Init+0x2e0>)
 8001032:	4293      	cmp	r3, r2
 8001034:	d101      	bne.n	800103a <HAL_GPIO_Init+0x1e2>
 8001036:	2302      	movs	r3, #2
 8001038:	e004      	b.n	8001044 <HAL_GPIO_Init+0x1ec>
 800103a:	2307      	movs	r3, #7
 800103c:	e002      	b.n	8001044 <HAL_GPIO_Init+0x1ec>
 800103e:	2301      	movs	r3, #1
 8001040:	e000      	b.n	8001044 <HAL_GPIO_Init+0x1ec>
 8001042:	2300      	movs	r3, #0
 8001044:	69fa      	ldr	r2, [r7, #28]
 8001046:	f002 0203 	and.w	r2, r2, #3
 800104a:	0092      	lsls	r2, r2, #2
 800104c:	4093      	lsls	r3, r2
 800104e:	69ba      	ldr	r2, [r7, #24]
 8001050:	4313      	orrs	r3, r2
 8001052:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001054:	4935      	ldr	r1, [pc, #212]	; (800112c <HAL_GPIO_Init+0x2d4>)
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	089b      	lsrs	r3, r3, #2
 800105a:	3302      	adds	r3, #2
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001062:	4b36      	ldr	r3, [pc, #216]	; (800113c <HAL_GPIO_Init+0x2e4>)
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	43db      	mvns	r3, r3
 800106c:	69ba      	ldr	r2, [r7, #24]
 800106e:	4013      	ands	r3, r2
 8001070:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800107a:	2b00      	cmp	r3, #0
 800107c:	d003      	beq.n	8001086 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	4313      	orrs	r3, r2
 8001084:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001086:	4a2d      	ldr	r2, [pc, #180]	; (800113c <HAL_GPIO_Init+0x2e4>)
 8001088:	69bb      	ldr	r3, [r7, #24]
 800108a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800108c:	4b2b      	ldr	r3, [pc, #172]	; (800113c <HAL_GPIO_Init+0x2e4>)
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	43db      	mvns	r3, r3
 8001096:	69ba      	ldr	r2, [r7, #24]
 8001098:	4013      	ands	r3, r2
 800109a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d003      	beq.n	80010b0 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 80010a8:	69ba      	ldr	r2, [r7, #24]
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	4313      	orrs	r3, r2
 80010ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80010b0:	4a22      	ldr	r2, [pc, #136]	; (800113c <HAL_GPIO_Init+0x2e4>)
 80010b2:	69bb      	ldr	r3, [r7, #24]
 80010b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80010b6:	4b21      	ldr	r3, [pc, #132]	; (800113c <HAL_GPIO_Init+0x2e4>)
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010bc:	693b      	ldr	r3, [r7, #16]
 80010be:	43db      	mvns	r3, r3
 80010c0:	69ba      	ldr	r2, [r7, #24]
 80010c2:	4013      	ands	r3, r2
 80010c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d003      	beq.n	80010da <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80010d2:	69ba      	ldr	r2, [r7, #24]
 80010d4:	693b      	ldr	r3, [r7, #16]
 80010d6:	4313      	orrs	r3, r2
 80010d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010da:	4a18      	ldr	r2, [pc, #96]	; (800113c <HAL_GPIO_Init+0x2e4>)
 80010dc:	69bb      	ldr	r3, [r7, #24]
 80010de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010e0:	4b16      	ldr	r3, [pc, #88]	; (800113c <HAL_GPIO_Init+0x2e4>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010e6:	693b      	ldr	r3, [r7, #16]
 80010e8:	43db      	mvns	r3, r3
 80010ea:	69ba      	ldr	r2, [r7, #24]
 80010ec:	4013      	ands	r3, r2
 80010ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d003      	beq.n	8001104 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80010fc:	69ba      	ldr	r2, [r7, #24]
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	4313      	orrs	r3, r2
 8001102:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001104:	4a0d      	ldr	r2, [pc, #52]	; (800113c <HAL_GPIO_Init+0x2e4>)
 8001106:	69bb      	ldr	r3, [r7, #24]
 8001108:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	3301      	adds	r3, #1
 800110e:	61fb      	str	r3, [r7, #28]
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	2b0f      	cmp	r3, #15
 8001114:	f67f aeae 	bls.w	8000e74 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001118:	bf00      	nop
 800111a:	bf00      	nop
 800111c:	3724      	adds	r7, #36	; 0x24
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	40023800 	.word	0x40023800
 800112c:	40013800 	.word	0x40013800
 8001130:	40020000 	.word	0x40020000
 8001134:	40020400 	.word	0x40020400
 8001138:	40020800 	.word	0x40020800
 800113c:	40013c00 	.word	0x40013c00

08001140 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	460b      	mov	r3, r1
 800114a:	807b      	strh	r3, [r7, #2]
 800114c:	4613      	mov	r3, r2
 800114e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001150:	787b      	ldrb	r3, [r7, #1]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d003      	beq.n	800115e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001156:	887a      	ldrh	r2, [r7, #2]
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800115c:	e003      	b.n	8001166 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800115e:	887b      	ldrh	r3, [r7, #2]
 8001160:	041a      	lsls	r2, r3, #16
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	619a      	str	r2, [r3, #24]
}
 8001166:	bf00      	nop
 8001168:	370c      	adds	r7, #12
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr

08001172 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001172:	b480      	push	{r7}
 8001174:	b085      	sub	sp, #20
 8001176:	af00      	add	r7, sp, #0
 8001178:	6078      	str	r0, [r7, #4]
 800117a:	460b      	mov	r3, r1
 800117c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	695b      	ldr	r3, [r3, #20]
 8001182:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001184:	887a      	ldrh	r2, [r7, #2]
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	4013      	ands	r3, r2
 800118a:	041a      	lsls	r2, r3, #16
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	43d9      	mvns	r1, r3
 8001190:	887b      	ldrh	r3, [r7, #2]
 8001192:	400b      	ands	r3, r1
 8001194:	431a      	orrs	r2, r3
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	619a      	str	r2, [r3, #24]
}
 800119a:	bf00      	nop
 800119c:	3714      	adds	r7, #20
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr
	...

080011a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d101      	bne.n	80011bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011b8:	2301      	movs	r3, #1
 80011ba:	e0cc      	b.n	8001356 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80011bc:	4b68      	ldr	r3, [pc, #416]	; (8001360 <HAL_RCC_ClockConfig+0x1b8>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f003 0307 	and.w	r3, r3, #7
 80011c4:	683a      	ldr	r2, [r7, #0]
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d90c      	bls.n	80011e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011ca:	4b65      	ldr	r3, [pc, #404]	; (8001360 <HAL_RCC_ClockConfig+0x1b8>)
 80011cc:	683a      	ldr	r2, [r7, #0]
 80011ce:	b2d2      	uxtb	r2, r2
 80011d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011d2:	4b63      	ldr	r3, [pc, #396]	; (8001360 <HAL_RCC_ClockConfig+0x1b8>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f003 0307 	and.w	r3, r3, #7
 80011da:	683a      	ldr	r2, [r7, #0]
 80011dc:	429a      	cmp	r2, r3
 80011de:	d001      	beq.n	80011e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80011e0:	2301      	movs	r3, #1
 80011e2:	e0b8      	b.n	8001356 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f003 0302 	and.w	r3, r3, #2
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d020      	beq.n	8001232 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f003 0304 	and.w	r3, r3, #4
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d005      	beq.n	8001208 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80011fc:	4b59      	ldr	r3, [pc, #356]	; (8001364 <HAL_RCC_ClockConfig+0x1bc>)
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	4a58      	ldr	r2, [pc, #352]	; (8001364 <HAL_RCC_ClockConfig+0x1bc>)
 8001202:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001206:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f003 0308 	and.w	r3, r3, #8
 8001210:	2b00      	cmp	r3, #0
 8001212:	d005      	beq.n	8001220 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001214:	4b53      	ldr	r3, [pc, #332]	; (8001364 <HAL_RCC_ClockConfig+0x1bc>)
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	4a52      	ldr	r2, [pc, #328]	; (8001364 <HAL_RCC_ClockConfig+0x1bc>)
 800121a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800121e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001220:	4b50      	ldr	r3, [pc, #320]	; (8001364 <HAL_RCC_ClockConfig+0x1bc>)
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	689b      	ldr	r3, [r3, #8]
 800122c:	494d      	ldr	r1, [pc, #308]	; (8001364 <HAL_RCC_ClockConfig+0x1bc>)
 800122e:	4313      	orrs	r3, r2
 8001230:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f003 0301 	and.w	r3, r3, #1
 800123a:	2b00      	cmp	r3, #0
 800123c:	d044      	beq.n	80012c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	2b01      	cmp	r3, #1
 8001244:	d107      	bne.n	8001256 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001246:	4b47      	ldr	r3, [pc, #284]	; (8001364 <HAL_RCC_ClockConfig+0x1bc>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800124e:	2b00      	cmp	r3, #0
 8001250:	d119      	bne.n	8001286 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001252:	2301      	movs	r3, #1
 8001254:	e07f      	b.n	8001356 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	2b02      	cmp	r3, #2
 800125c:	d003      	beq.n	8001266 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001262:	2b03      	cmp	r3, #3
 8001264:	d107      	bne.n	8001276 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001266:	4b3f      	ldr	r3, [pc, #252]	; (8001364 <HAL_RCC_ClockConfig+0x1bc>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800126e:	2b00      	cmp	r3, #0
 8001270:	d109      	bne.n	8001286 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001272:	2301      	movs	r3, #1
 8001274:	e06f      	b.n	8001356 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001276:	4b3b      	ldr	r3, [pc, #236]	; (8001364 <HAL_RCC_ClockConfig+0x1bc>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f003 0302 	and.w	r3, r3, #2
 800127e:	2b00      	cmp	r3, #0
 8001280:	d101      	bne.n	8001286 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	e067      	b.n	8001356 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001286:	4b37      	ldr	r3, [pc, #220]	; (8001364 <HAL_RCC_ClockConfig+0x1bc>)
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	f023 0203 	bic.w	r2, r3, #3
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	4934      	ldr	r1, [pc, #208]	; (8001364 <HAL_RCC_ClockConfig+0x1bc>)
 8001294:	4313      	orrs	r3, r2
 8001296:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001298:	f7ff fc5e 	bl	8000b58 <HAL_GetTick>
 800129c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800129e:	e00a      	b.n	80012b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012a0:	f7ff fc5a 	bl	8000b58 <HAL_GetTick>
 80012a4:	4602      	mov	r2, r0
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d901      	bls.n	80012b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012b2:	2303      	movs	r3, #3
 80012b4:	e04f      	b.n	8001356 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012b6:	4b2b      	ldr	r3, [pc, #172]	; (8001364 <HAL_RCC_ClockConfig+0x1bc>)
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	f003 020c 	and.w	r2, r3, #12
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d1eb      	bne.n	80012a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80012c8:	4b25      	ldr	r3, [pc, #148]	; (8001360 <HAL_RCC_ClockConfig+0x1b8>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f003 0307 	and.w	r3, r3, #7
 80012d0:	683a      	ldr	r2, [r7, #0]
 80012d2:	429a      	cmp	r2, r3
 80012d4:	d20c      	bcs.n	80012f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012d6:	4b22      	ldr	r3, [pc, #136]	; (8001360 <HAL_RCC_ClockConfig+0x1b8>)
 80012d8:	683a      	ldr	r2, [r7, #0]
 80012da:	b2d2      	uxtb	r2, r2
 80012dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012de:	4b20      	ldr	r3, [pc, #128]	; (8001360 <HAL_RCC_ClockConfig+0x1b8>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f003 0307 	and.w	r3, r3, #7
 80012e6:	683a      	ldr	r2, [r7, #0]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d001      	beq.n	80012f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80012ec:	2301      	movs	r3, #1
 80012ee:	e032      	b.n	8001356 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 0304 	and.w	r3, r3, #4
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d008      	beq.n	800130e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012fc:	4b19      	ldr	r3, [pc, #100]	; (8001364 <HAL_RCC_ClockConfig+0x1bc>)
 80012fe:	689b      	ldr	r3, [r3, #8]
 8001300:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	68db      	ldr	r3, [r3, #12]
 8001308:	4916      	ldr	r1, [pc, #88]	; (8001364 <HAL_RCC_ClockConfig+0x1bc>)
 800130a:	4313      	orrs	r3, r2
 800130c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f003 0308 	and.w	r3, r3, #8
 8001316:	2b00      	cmp	r3, #0
 8001318:	d009      	beq.n	800132e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800131a:	4b12      	ldr	r3, [pc, #72]	; (8001364 <HAL_RCC_ClockConfig+0x1bc>)
 800131c:	689b      	ldr	r3, [r3, #8]
 800131e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	691b      	ldr	r3, [r3, #16]
 8001326:	00db      	lsls	r3, r3, #3
 8001328:	490e      	ldr	r1, [pc, #56]	; (8001364 <HAL_RCC_ClockConfig+0x1bc>)
 800132a:	4313      	orrs	r3, r2
 800132c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800132e:	f000 f821 	bl	8001374 <HAL_RCC_GetSysClockFreq>
 8001332:	4602      	mov	r2, r0
 8001334:	4b0b      	ldr	r3, [pc, #44]	; (8001364 <HAL_RCC_ClockConfig+0x1bc>)
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	091b      	lsrs	r3, r3, #4
 800133a:	f003 030f 	and.w	r3, r3, #15
 800133e:	490a      	ldr	r1, [pc, #40]	; (8001368 <HAL_RCC_ClockConfig+0x1c0>)
 8001340:	5ccb      	ldrb	r3, [r1, r3]
 8001342:	fa22 f303 	lsr.w	r3, r2, r3
 8001346:	4a09      	ldr	r2, [pc, #36]	; (800136c <HAL_RCC_ClockConfig+0x1c4>)
 8001348:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800134a:	4b09      	ldr	r3, [pc, #36]	; (8001370 <HAL_RCC_ClockConfig+0x1c8>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4618      	mov	r0, r3
 8001350:	f7ff faf4 	bl	800093c <HAL_InitTick>

  return HAL_OK;
 8001354:	2300      	movs	r3, #0
}
 8001356:	4618      	mov	r0, r3
 8001358:	3710      	adds	r7, #16
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	40023c00 	.word	0x40023c00
 8001364:	40023800 	.word	0x40023800
 8001368:	08005f04 	.word	0x08005f04
 800136c:	20000000 	.word	0x20000000
 8001370:	20000004 	.word	0x20000004

08001374 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001374:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001378:	b090      	sub	sp, #64	; 0x40
 800137a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800137c:	2300      	movs	r3, #0
 800137e:	637b      	str	r3, [r7, #52]	; 0x34
 8001380:	2300      	movs	r3, #0
 8001382:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001384:	2300      	movs	r3, #0
 8001386:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001388:	2300      	movs	r3, #0
 800138a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800138c:	4b59      	ldr	r3, [pc, #356]	; (80014f4 <HAL_RCC_GetSysClockFreq+0x180>)
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	f003 030c 	and.w	r3, r3, #12
 8001394:	2b08      	cmp	r3, #8
 8001396:	d00d      	beq.n	80013b4 <HAL_RCC_GetSysClockFreq+0x40>
 8001398:	2b08      	cmp	r3, #8
 800139a:	f200 80a1 	bhi.w	80014e0 <HAL_RCC_GetSysClockFreq+0x16c>
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d002      	beq.n	80013a8 <HAL_RCC_GetSysClockFreq+0x34>
 80013a2:	2b04      	cmp	r3, #4
 80013a4:	d003      	beq.n	80013ae <HAL_RCC_GetSysClockFreq+0x3a>
 80013a6:	e09b      	b.n	80014e0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80013a8:	4b53      	ldr	r3, [pc, #332]	; (80014f8 <HAL_RCC_GetSysClockFreq+0x184>)
 80013aa:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80013ac:	e09b      	b.n	80014e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80013ae:	4b53      	ldr	r3, [pc, #332]	; (80014fc <HAL_RCC_GetSysClockFreq+0x188>)
 80013b0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80013b2:	e098      	b.n	80014e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80013b4:	4b4f      	ldr	r3, [pc, #316]	; (80014f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80013bc:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80013be:	4b4d      	ldr	r3, [pc, #308]	; (80014f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d028      	beq.n	800141c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013ca:	4b4a      	ldr	r3, [pc, #296]	; (80014f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	099b      	lsrs	r3, r3, #6
 80013d0:	2200      	movs	r2, #0
 80013d2:	623b      	str	r3, [r7, #32]
 80013d4:	627a      	str	r2, [r7, #36]	; 0x24
 80013d6:	6a3b      	ldr	r3, [r7, #32]
 80013d8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80013dc:	2100      	movs	r1, #0
 80013de:	4b47      	ldr	r3, [pc, #284]	; (80014fc <HAL_RCC_GetSysClockFreq+0x188>)
 80013e0:	fb03 f201 	mul.w	r2, r3, r1
 80013e4:	2300      	movs	r3, #0
 80013e6:	fb00 f303 	mul.w	r3, r0, r3
 80013ea:	4413      	add	r3, r2
 80013ec:	4a43      	ldr	r2, [pc, #268]	; (80014fc <HAL_RCC_GetSysClockFreq+0x188>)
 80013ee:	fba0 1202 	umull	r1, r2, r0, r2
 80013f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80013f4:	460a      	mov	r2, r1
 80013f6:	62ba      	str	r2, [r7, #40]	; 0x28
 80013f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80013fa:	4413      	add	r3, r2
 80013fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80013fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001400:	2200      	movs	r2, #0
 8001402:	61bb      	str	r3, [r7, #24]
 8001404:	61fa      	str	r2, [r7, #28]
 8001406:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800140a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800140e:	f7fe feff 	bl	8000210 <__aeabi_uldivmod>
 8001412:	4602      	mov	r2, r0
 8001414:	460b      	mov	r3, r1
 8001416:	4613      	mov	r3, r2
 8001418:	63fb      	str	r3, [r7, #60]	; 0x3c
 800141a:	e053      	b.n	80014c4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800141c:	4b35      	ldr	r3, [pc, #212]	; (80014f4 <HAL_RCC_GetSysClockFreq+0x180>)
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	099b      	lsrs	r3, r3, #6
 8001422:	2200      	movs	r2, #0
 8001424:	613b      	str	r3, [r7, #16]
 8001426:	617a      	str	r2, [r7, #20]
 8001428:	693b      	ldr	r3, [r7, #16]
 800142a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800142e:	f04f 0b00 	mov.w	fp, #0
 8001432:	4652      	mov	r2, sl
 8001434:	465b      	mov	r3, fp
 8001436:	f04f 0000 	mov.w	r0, #0
 800143a:	f04f 0100 	mov.w	r1, #0
 800143e:	0159      	lsls	r1, r3, #5
 8001440:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001444:	0150      	lsls	r0, r2, #5
 8001446:	4602      	mov	r2, r0
 8001448:	460b      	mov	r3, r1
 800144a:	ebb2 080a 	subs.w	r8, r2, sl
 800144e:	eb63 090b 	sbc.w	r9, r3, fp
 8001452:	f04f 0200 	mov.w	r2, #0
 8001456:	f04f 0300 	mov.w	r3, #0
 800145a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800145e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001462:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001466:	ebb2 0408 	subs.w	r4, r2, r8
 800146a:	eb63 0509 	sbc.w	r5, r3, r9
 800146e:	f04f 0200 	mov.w	r2, #0
 8001472:	f04f 0300 	mov.w	r3, #0
 8001476:	00eb      	lsls	r3, r5, #3
 8001478:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800147c:	00e2      	lsls	r2, r4, #3
 800147e:	4614      	mov	r4, r2
 8001480:	461d      	mov	r5, r3
 8001482:	eb14 030a 	adds.w	r3, r4, sl
 8001486:	603b      	str	r3, [r7, #0]
 8001488:	eb45 030b 	adc.w	r3, r5, fp
 800148c:	607b      	str	r3, [r7, #4]
 800148e:	f04f 0200 	mov.w	r2, #0
 8001492:	f04f 0300 	mov.w	r3, #0
 8001496:	e9d7 4500 	ldrd	r4, r5, [r7]
 800149a:	4629      	mov	r1, r5
 800149c:	028b      	lsls	r3, r1, #10
 800149e:	4621      	mov	r1, r4
 80014a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80014a4:	4621      	mov	r1, r4
 80014a6:	028a      	lsls	r2, r1, #10
 80014a8:	4610      	mov	r0, r2
 80014aa:	4619      	mov	r1, r3
 80014ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014ae:	2200      	movs	r2, #0
 80014b0:	60bb      	str	r3, [r7, #8]
 80014b2:	60fa      	str	r2, [r7, #12]
 80014b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80014b8:	f7fe feaa 	bl	8000210 <__aeabi_uldivmod>
 80014bc:	4602      	mov	r2, r0
 80014be:	460b      	mov	r3, r1
 80014c0:	4613      	mov	r3, r2
 80014c2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80014c4:	4b0b      	ldr	r3, [pc, #44]	; (80014f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	0c1b      	lsrs	r3, r3, #16
 80014ca:	f003 0303 	and.w	r3, r3, #3
 80014ce:	3301      	adds	r3, #1
 80014d0:	005b      	lsls	r3, r3, #1
 80014d2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80014d4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80014d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80014dc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80014de:	e002      	b.n	80014e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80014e0:	4b05      	ldr	r3, [pc, #20]	; (80014f8 <HAL_RCC_GetSysClockFreq+0x184>)
 80014e2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80014e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80014e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3740      	adds	r7, #64	; 0x40
 80014ec:	46bd      	mov	sp, r7
 80014ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80014f2:	bf00      	nop
 80014f4:	40023800 	.word	0x40023800
 80014f8:	00f42400 	.word	0x00f42400
 80014fc:	017d7840 	.word	0x017d7840

08001500 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001504:	4b03      	ldr	r3, [pc, #12]	; (8001514 <HAL_RCC_GetHCLKFreq+0x14>)
 8001506:	681b      	ldr	r3, [r3, #0]
}
 8001508:	4618      	mov	r0, r3
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	20000000 	.word	0x20000000

08001518 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800151c:	f7ff fff0 	bl	8001500 <HAL_RCC_GetHCLKFreq>
 8001520:	4602      	mov	r2, r0
 8001522:	4b05      	ldr	r3, [pc, #20]	; (8001538 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	0a9b      	lsrs	r3, r3, #10
 8001528:	f003 0307 	and.w	r3, r3, #7
 800152c:	4903      	ldr	r1, [pc, #12]	; (800153c <HAL_RCC_GetPCLK1Freq+0x24>)
 800152e:	5ccb      	ldrb	r3, [r1, r3]
 8001530:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001534:	4618      	mov	r0, r3
 8001536:	bd80      	pop	{r7, pc}
 8001538:	40023800 	.word	0x40023800
 800153c:	08005f14 	.word	0x08005f14

08001540 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001544:	f7ff ffdc 	bl	8001500 <HAL_RCC_GetHCLKFreq>
 8001548:	4602      	mov	r2, r0
 800154a:	4b05      	ldr	r3, [pc, #20]	; (8001560 <HAL_RCC_GetPCLK2Freq+0x20>)
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	0b5b      	lsrs	r3, r3, #13
 8001550:	f003 0307 	and.w	r3, r3, #7
 8001554:	4903      	ldr	r1, [pc, #12]	; (8001564 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001556:	5ccb      	ldrb	r3, [r1, r3]
 8001558:	fa22 f303 	lsr.w	r3, r2, r3
}
 800155c:	4618      	mov	r0, r3
 800155e:	bd80      	pop	{r7, pc}
 8001560:	40023800 	.word	0x40023800
 8001564:	08005f14 	.word	0x08005f14

08001568 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	220f      	movs	r2, #15
 8001576:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001578:	4b12      	ldr	r3, [pc, #72]	; (80015c4 <HAL_RCC_GetClockConfig+0x5c>)
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	f003 0203 	and.w	r2, r3, #3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001584:	4b0f      	ldr	r3, [pc, #60]	; (80015c4 <HAL_RCC_GetClockConfig+0x5c>)
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001590:	4b0c      	ldr	r3, [pc, #48]	; (80015c4 <HAL_RCC_GetClockConfig+0x5c>)
 8001592:	689b      	ldr	r3, [r3, #8]
 8001594:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800159c:	4b09      	ldr	r3, [pc, #36]	; (80015c4 <HAL_RCC_GetClockConfig+0x5c>)
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	08db      	lsrs	r3, r3, #3
 80015a2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80015aa:	4b07      	ldr	r3, [pc, #28]	; (80015c8 <HAL_RCC_GetClockConfig+0x60>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f003 0207 	and.w	r2, r3, #7
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	601a      	str	r2, [r3, #0]
}
 80015b6:	bf00      	nop
 80015b8:	370c      	adds	r7, #12
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	40023800 	.word	0x40023800
 80015c8:	40023c00 	.word	0x40023c00

080015cc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b086      	sub	sp, #24
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d101      	bne.n	80015de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	e273      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d075      	beq.n	80016d6 <HAL_RCC_OscConfig+0x10a>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80015ea:	4b88      	ldr	r3, [pc, #544]	; (800180c <HAL_RCC_OscConfig+0x240>)
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	f003 030c 	and.w	r3, r3, #12
 80015f2:	2b04      	cmp	r3, #4
 80015f4:	d00c      	beq.n	8001610 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015f6:	4b85      	ldr	r3, [pc, #532]	; (800180c <HAL_RCC_OscConfig+0x240>)
 80015f8:	689b      	ldr	r3, [r3, #8]
 80015fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80015fe:	2b08      	cmp	r3, #8
 8001600:	d112      	bne.n	8001628 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001602:	4b82      	ldr	r3, [pc, #520]	; (800180c <HAL_RCC_OscConfig+0x240>)
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800160a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800160e:	d10b      	bne.n	8001628 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001610:	4b7e      	ldr	r3, [pc, #504]	; (800180c <HAL_RCC_OscConfig+0x240>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001618:	2b00      	cmp	r3, #0
 800161a:	d05b      	beq.n	80016d4 <HAL_RCC_OscConfig+0x108>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d157      	bne.n	80016d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001624:	2301      	movs	r3, #1
 8001626:	e24e      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001630:	d106      	bne.n	8001640 <HAL_RCC_OscConfig+0x74>
 8001632:	4b76      	ldr	r3, [pc, #472]	; (800180c <HAL_RCC_OscConfig+0x240>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a75      	ldr	r2, [pc, #468]	; (800180c <HAL_RCC_OscConfig+0x240>)
 8001638:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800163c:	6013      	str	r3, [r2, #0]
 800163e:	e01d      	b.n	800167c <HAL_RCC_OscConfig+0xb0>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001648:	d10c      	bne.n	8001664 <HAL_RCC_OscConfig+0x98>
 800164a:	4b70      	ldr	r3, [pc, #448]	; (800180c <HAL_RCC_OscConfig+0x240>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a6f      	ldr	r2, [pc, #444]	; (800180c <HAL_RCC_OscConfig+0x240>)
 8001650:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001654:	6013      	str	r3, [r2, #0]
 8001656:	4b6d      	ldr	r3, [pc, #436]	; (800180c <HAL_RCC_OscConfig+0x240>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a6c      	ldr	r2, [pc, #432]	; (800180c <HAL_RCC_OscConfig+0x240>)
 800165c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001660:	6013      	str	r3, [r2, #0]
 8001662:	e00b      	b.n	800167c <HAL_RCC_OscConfig+0xb0>
 8001664:	4b69      	ldr	r3, [pc, #420]	; (800180c <HAL_RCC_OscConfig+0x240>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a68      	ldr	r2, [pc, #416]	; (800180c <HAL_RCC_OscConfig+0x240>)
 800166a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800166e:	6013      	str	r3, [r2, #0]
 8001670:	4b66      	ldr	r3, [pc, #408]	; (800180c <HAL_RCC_OscConfig+0x240>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a65      	ldr	r2, [pc, #404]	; (800180c <HAL_RCC_OscConfig+0x240>)
 8001676:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800167a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d013      	beq.n	80016ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001684:	f7ff fa68 	bl	8000b58 <HAL_GetTick>
 8001688:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800168a:	e008      	b.n	800169e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800168c:	f7ff fa64 	bl	8000b58 <HAL_GetTick>
 8001690:	4602      	mov	r2, r0
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	2b64      	cmp	r3, #100	; 0x64
 8001698:	d901      	bls.n	800169e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800169a:	2303      	movs	r3, #3
 800169c:	e213      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800169e:	4b5b      	ldr	r3, [pc, #364]	; (800180c <HAL_RCC_OscConfig+0x240>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d0f0      	beq.n	800168c <HAL_RCC_OscConfig+0xc0>
 80016aa:	e014      	b.n	80016d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016ac:	f7ff fa54 	bl	8000b58 <HAL_GetTick>
 80016b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016b2:	e008      	b.n	80016c6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016b4:	f7ff fa50 	bl	8000b58 <HAL_GetTick>
 80016b8:	4602      	mov	r2, r0
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	2b64      	cmp	r3, #100	; 0x64
 80016c0:	d901      	bls.n	80016c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80016c2:	2303      	movs	r3, #3
 80016c4:	e1ff      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016c6:	4b51      	ldr	r3, [pc, #324]	; (800180c <HAL_RCC_OscConfig+0x240>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d1f0      	bne.n	80016b4 <HAL_RCC_OscConfig+0xe8>
 80016d2:	e000      	b.n	80016d6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 0302 	and.w	r3, r3, #2
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d063      	beq.n	80017aa <HAL_RCC_OscConfig+0x1de>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80016e2:	4b4a      	ldr	r3, [pc, #296]	; (800180c <HAL_RCC_OscConfig+0x240>)
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	f003 030c 	and.w	r3, r3, #12
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d00b      	beq.n	8001706 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016ee:	4b47      	ldr	r3, [pc, #284]	; (800180c <HAL_RCC_OscConfig+0x240>)
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80016f6:	2b08      	cmp	r3, #8
 80016f8:	d11c      	bne.n	8001734 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016fa:	4b44      	ldr	r3, [pc, #272]	; (800180c <HAL_RCC_OscConfig+0x240>)
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d116      	bne.n	8001734 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001706:	4b41      	ldr	r3, [pc, #260]	; (800180c <HAL_RCC_OscConfig+0x240>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f003 0302 	and.w	r3, r3, #2
 800170e:	2b00      	cmp	r3, #0
 8001710:	d005      	beq.n	800171e <HAL_RCC_OscConfig+0x152>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	68db      	ldr	r3, [r3, #12]
 8001716:	2b01      	cmp	r3, #1
 8001718:	d001      	beq.n	800171e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	e1d3      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800171e:	4b3b      	ldr	r3, [pc, #236]	; (800180c <HAL_RCC_OscConfig+0x240>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	691b      	ldr	r3, [r3, #16]
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	4937      	ldr	r1, [pc, #220]	; (800180c <HAL_RCC_OscConfig+0x240>)
 800172e:	4313      	orrs	r3, r2
 8001730:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001732:	e03a      	b.n	80017aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d020      	beq.n	800177e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800173c:	4b34      	ldr	r3, [pc, #208]	; (8001810 <HAL_RCC_OscConfig+0x244>)
 800173e:	2201      	movs	r2, #1
 8001740:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001742:	f7ff fa09 	bl	8000b58 <HAL_GetTick>
 8001746:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001748:	e008      	b.n	800175c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800174a:	f7ff fa05 	bl	8000b58 <HAL_GetTick>
 800174e:	4602      	mov	r2, r0
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	1ad3      	subs	r3, r2, r3
 8001754:	2b02      	cmp	r3, #2
 8001756:	d901      	bls.n	800175c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001758:	2303      	movs	r3, #3
 800175a:	e1b4      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800175c:	4b2b      	ldr	r3, [pc, #172]	; (800180c <HAL_RCC_OscConfig+0x240>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f003 0302 	and.w	r3, r3, #2
 8001764:	2b00      	cmp	r3, #0
 8001766:	d0f0      	beq.n	800174a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001768:	4b28      	ldr	r3, [pc, #160]	; (800180c <HAL_RCC_OscConfig+0x240>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	691b      	ldr	r3, [r3, #16]
 8001774:	00db      	lsls	r3, r3, #3
 8001776:	4925      	ldr	r1, [pc, #148]	; (800180c <HAL_RCC_OscConfig+0x240>)
 8001778:	4313      	orrs	r3, r2
 800177a:	600b      	str	r3, [r1, #0]
 800177c:	e015      	b.n	80017aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800177e:	4b24      	ldr	r3, [pc, #144]	; (8001810 <HAL_RCC_OscConfig+0x244>)
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001784:	f7ff f9e8 	bl	8000b58 <HAL_GetTick>
 8001788:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800178a:	e008      	b.n	800179e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800178c:	f7ff f9e4 	bl	8000b58 <HAL_GetTick>
 8001790:	4602      	mov	r2, r0
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	2b02      	cmp	r3, #2
 8001798:	d901      	bls.n	800179e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800179a:	2303      	movs	r3, #3
 800179c:	e193      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800179e:	4b1b      	ldr	r3, [pc, #108]	; (800180c <HAL_RCC_OscConfig+0x240>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f003 0302 	and.w	r3, r3, #2
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d1f0      	bne.n	800178c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f003 0308 	and.w	r3, r3, #8
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d036      	beq.n	8001824 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	695b      	ldr	r3, [r3, #20]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d016      	beq.n	80017ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017be:	4b15      	ldr	r3, [pc, #84]	; (8001814 <HAL_RCC_OscConfig+0x248>)
 80017c0:	2201      	movs	r2, #1
 80017c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017c4:	f7ff f9c8 	bl	8000b58 <HAL_GetTick>
 80017c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017ca:	e008      	b.n	80017de <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017cc:	f7ff f9c4 	bl	8000b58 <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	d901      	bls.n	80017de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e173      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017de:	4b0b      	ldr	r3, [pc, #44]	; (800180c <HAL_RCC_OscConfig+0x240>)
 80017e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d0f0      	beq.n	80017cc <HAL_RCC_OscConfig+0x200>
 80017ea:	e01b      	b.n	8001824 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017ec:	4b09      	ldr	r3, [pc, #36]	; (8001814 <HAL_RCC_OscConfig+0x248>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017f2:	f7ff f9b1 	bl	8000b58 <HAL_GetTick>
 80017f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017f8:	e00e      	b.n	8001818 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017fa:	f7ff f9ad 	bl	8000b58 <HAL_GetTick>
 80017fe:	4602      	mov	r2, r0
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	2b02      	cmp	r3, #2
 8001806:	d907      	bls.n	8001818 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001808:	2303      	movs	r3, #3
 800180a:	e15c      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4fa>
 800180c:	40023800 	.word	0x40023800
 8001810:	42470000 	.word	0x42470000
 8001814:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001818:	4b8a      	ldr	r3, [pc, #552]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 800181a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800181c:	f003 0302 	and.w	r3, r3, #2
 8001820:	2b00      	cmp	r3, #0
 8001822:	d1ea      	bne.n	80017fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 0304 	and.w	r3, r3, #4
 800182c:	2b00      	cmp	r3, #0
 800182e:	f000 8097 	beq.w	8001960 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001832:	2300      	movs	r3, #0
 8001834:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001836:	4b83      	ldr	r3, [pc, #524]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 8001838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800183a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d10f      	bne.n	8001862 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001842:	2300      	movs	r3, #0
 8001844:	60bb      	str	r3, [r7, #8]
 8001846:	4b7f      	ldr	r3, [pc, #508]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 8001848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184a:	4a7e      	ldr	r2, [pc, #504]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 800184c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001850:	6413      	str	r3, [r2, #64]	; 0x40
 8001852:	4b7c      	ldr	r3, [pc, #496]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 8001854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001856:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800185a:	60bb      	str	r3, [r7, #8]
 800185c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800185e:	2301      	movs	r3, #1
 8001860:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001862:	4b79      	ldr	r3, [pc, #484]	; (8001a48 <HAL_RCC_OscConfig+0x47c>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800186a:	2b00      	cmp	r3, #0
 800186c:	d118      	bne.n	80018a0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800186e:	4b76      	ldr	r3, [pc, #472]	; (8001a48 <HAL_RCC_OscConfig+0x47c>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a75      	ldr	r2, [pc, #468]	; (8001a48 <HAL_RCC_OscConfig+0x47c>)
 8001874:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001878:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800187a:	f7ff f96d 	bl	8000b58 <HAL_GetTick>
 800187e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001880:	e008      	b.n	8001894 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001882:	f7ff f969 	bl	8000b58 <HAL_GetTick>
 8001886:	4602      	mov	r2, r0
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	1ad3      	subs	r3, r2, r3
 800188c:	2b02      	cmp	r3, #2
 800188e:	d901      	bls.n	8001894 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001890:	2303      	movs	r3, #3
 8001892:	e118      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4fa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001894:	4b6c      	ldr	r3, [pc, #432]	; (8001a48 <HAL_RCC_OscConfig+0x47c>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800189c:	2b00      	cmp	r3, #0
 800189e:	d0f0      	beq.n	8001882 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d106      	bne.n	80018b6 <HAL_RCC_OscConfig+0x2ea>
 80018a8:	4b66      	ldr	r3, [pc, #408]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 80018aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018ac:	4a65      	ldr	r2, [pc, #404]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 80018ae:	f043 0301 	orr.w	r3, r3, #1
 80018b2:	6713      	str	r3, [r2, #112]	; 0x70
 80018b4:	e01c      	b.n	80018f0 <HAL_RCC_OscConfig+0x324>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	2b05      	cmp	r3, #5
 80018bc:	d10c      	bne.n	80018d8 <HAL_RCC_OscConfig+0x30c>
 80018be:	4b61      	ldr	r3, [pc, #388]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 80018c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018c2:	4a60      	ldr	r2, [pc, #384]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 80018c4:	f043 0304 	orr.w	r3, r3, #4
 80018c8:	6713      	str	r3, [r2, #112]	; 0x70
 80018ca:	4b5e      	ldr	r3, [pc, #376]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 80018cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018ce:	4a5d      	ldr	r2, [pc, #372]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 80018d0:	f043 0301 	orr.w	r3, r3, #1
 80018d4:	6713      	str	r3, [r2, #112]	; 0x70
 80018d6:	e00b      	b.n	80018f0 <HAL_RCC_OscConfig+0x324>
 80018d8:	4b5a      	ldr	r3, [pc, #360]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 80018da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018dc:	4a59      	ldr	r2, [pc, #356]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 80018de:	f023 0301 	bic.w	r3, r3, #1
 80018e2:	6713      	str	r3, [r2, #112]	; 0x70
 80018e4:	4b57      	ldr	r3, [pc, #348]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 80018e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018e8:	4a56      	ldr	r2, [pc, #344]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 80018ea:	f023 0304 	bic.w	r3, r3, #4
 80018ee:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d015      	beq.n	8001924 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018f8:	f7ff f92e 	bl	8000b58 <HAL_GetTick>
 80018fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018fe:	e00a      	b.n	8001916 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001900:	f7ff f92a 	bl	8000b58 <HAL_GetTick>
 8001904:	4602      	mov	r2, r0
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	f241 3288 	movw	r2, #5000	; 0x1388
 800190e:	4293      	cmp	r3, r2
 8001910:	d901      	bls.n	8001916 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e0d7      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001916:	4b4b      	ldr	r3, [pc, #300]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 8001918:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800191a:	f003 0302 	and.w	r3, r3, #2
 800191e:	2b00      	cmp	r3, #0
 8001920:	d0ee      	beq.n	8001900 <HAL_RCC_OscConfig+0x334>
 8001922:	e014      	b.n	800194e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001924:	f7ff f918 	bl	8000b58 <HAL_GetTick>
 8001928:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800192a:	e00a      	b.n	8001942 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800192c:	f7ff f914 	bl	8000b58 <HAL_GetTick>
 8001930:	4602      	mov	r2, r0
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	f241 3288 	movw	r2, #5000	; 0x1388
 800193a:	4293      	cmp	r3, r2
 800193c:	d901      	bls.n	8001942 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e0c1      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001942:	4b40      	ldr	r3, [pc, #256]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 8001944:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001946:	f003 0302 	and.w	r3, r3, #2
 800194a:	2b00      	cmp	r3, #0
 800194c:	d1ee      	bne.n	800192c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800194e:	7dfb      	ldrb	r3, [r7, #23]
 8001950:	2b01      	cmp	r3, #1
 8001952:	d105      	bne.n	8001960 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001954:	4b3b      	ldr	r3, [pc, #236]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 8001956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001958:	4a3a      	ldr	r2, [pc, #232]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 800195a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800195e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	699b      	ldr	r3, [r3, #24]
 8001964:	2b00      	cmp	r3, #0
 8001966:	f000 80ad 	beq.w	8001ac4 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800196a:	4b36      	ldr	r3, [pc, #216]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	f003 030c 	and.w	r3, r3, #12
 8001972:	2b08      	cmp	r3, #8
 8001974:	d060      	beq.n	8001a38 <HAL_RCC_OscConfig+0x46c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	699b      	ldr	r3, [r3, #24]
 800197a:	2b02      	cmp	r3, #2
 800197c:	d145      	bne.n	8001a0a <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800197e:	4b33      	ldr	r3, [pc, #204]	; (8001a4c <HAL_RCC_OscConfig+0x480>)
 8001980:	2200      	movs	r2, #0
 8001982:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001984:	f7ff f8e8 	bl	8000b58 <HAL_GetTick>
 8001988:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800198a:	e008      	b.n	800199e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800198c:	f7ff f8e4 	bl	8000b58 <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	2b02      	cmp	r3, #2
 8001998:	d901      	bls.n	800199e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800199a:	2303      	movs	r3, #3
 800199c:	e093      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800199e:	4b29      	ldr	r3, [pc, #164]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d1f0      	bne.n	800198c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	69da      	ldr	r2, [r3, #28]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6a1b      	ldr	r3, [r3, #32]
 80019b2:	431a      	orrs	r2, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b8:	019b      	lsls	r3, r3, #6
 80019ba:	431a      	orrs	r2, r3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019c0:	085b      	lsrs	r3, r3, #1
 80019c2:	3b01      	subs	r3, #1
 80019c4:	041b      	lsls	r3, r3, #16
 80019c6:	431a      	orrs	r2, r3
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019cc:	061b      	lsls	r3, r3, #24
 80019ce:	431a      	orrs	r2, r3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d4:	071b      	lsls	r3, r3, #28
 80019d6:	491b      	ldr	r1, [pc, #108]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 80019d8:	4313      	orrs	r3, r2
 80019da:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019dc:	4b1b      	ldr	r3, [pc, #108]	; (8001a4c <HAL_RCC_OscConfig+0x480>)
 80019de:	2201      	movs	r2, #1
 80019e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019e2:	f7ff f8b9 	bl	8000b58 <HAL_GetTick>
 80019e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019e8:	e008      	b.n	80019fc <HAL_RCC_OscConfig+0x430>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019ea:	f7ff f8b5 	bl	8000b58 <HAL_GetTick>
 80019ee:	4602      	mov	r2, r0
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	1ad3      	subs	r3, r2, r3
 80019f4:	2b02      	cmp	r3, #2
 80019f6:	d901      	bls.n	80019fc <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 80019f8:	2303      	movs	r3, #3
 80019fa:	e064      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019fc:	4b11      	ldr	r3, [pc, #68]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d0f0      	beq.n	80019ea <HAL_RCC_OscConfig+0x41e>
 8001a08:	e05c      	b.n	8001ac4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a0a:	4b10      	ldr	r3, [pc, #64]	; (8001a4c <HAL_RCC_OscConfig+0x480>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a10:	f7ff f8a2 	bl	8000b58 <HAL_GetTick>
 8001a14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a16:	e008      	b.n	8001a2a <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a18:	f7ff f89e 	bl	8000b58 <HAL_GetTick>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d901      	bls.n	8001a2a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8001a26:	2303      	movs	r3, #3
 8001a28:	e04d      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a2a:	4b06      	ldr	r3, [pc, #24]	; (8001a44 <HAL_RCC_OscConfig+0x478>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d1f0      	bne.n	8001a18 <HAL_RCC_OscConfig+0x44c>
 8001a36:	e045      	b.n	8001ac4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	699b      	ldr	r3, [r3, #24]
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d107      	bne.n	8001a50 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e040      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4fa>
 8001a44:	40023800 	.word	0x40023800
 8001a48:	40007000 	.word	0x40007000
 8001a4c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001a50:	4b1f      	ldr	r3, [pc, #124]	; (8001ad0 <HAL_RCC_OscConfig+0x504>)
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	699b      	ldr	r3, [r3, #24]
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d030      	beq.n	8001ac0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d129      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d122      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a7a:	68fa      	ldr	r2, [r7, #12]
 8001a7c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001a80:	4013      	ands	r3, r2
 8001a82:	687a      	ldr	r2, [r7, #4]
 8001a84:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001a86:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d119      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a96:	085b      	lsrs	r3, r3, #1
 8001a98:	3b01      	subs	r3, #1
 8001a9a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d10f      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001aaa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d107      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aba:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d001      	beq.n	8001ac4 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e000      	b.n	8001ac6 <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8001ac4:	2300      	movs	r3, #0
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3718      	adds	r7, #24
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	40023800 	.word	0x40023800

08001ad4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d101      	bne.n	8001ae6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e041      	b.n	8001b6a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d106      	bne.n	8001b00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2200      	movs	r2, #0
 8001af6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f7fe feac 	bl	8000858 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2202      	movs	r2, #2
 8001b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	3304      	adds	r3, #4
 8001b10:	4619      	mov	r1, r3
 8001b12:	4610      	mov	r0, r2
 8001b14:	f000 fa74 	bl	8002000 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2201      	movs	r2, #1
 8001b24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2201      	movs	r2, #1
 8001b34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2201      	movs	r2, #1
 8001b44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2201      	movs	r2, #1
 8001b54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2201      	movs	r2, #1
 8001b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b68:	2300      	movs	r3, #0
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
	...

08001b74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b085      	sub	sp, #20
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d001      	beq.n	8001b8c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	e035      	b.n	8001bf8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2202      	movs	r2, #2
 8001b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	68da      	ldr	r2, [r3, #12]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f042 0201 	orr.w	r2, r2, #1
 8001ba2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a16      	ldr	r2, [pc, #88]	; (8001c04 <HAL_TIM_Base_Start_IT+0x90>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d009      	beq.n	8001bc2 <HAL_TIM_Base_Start_IT+0x4e>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a15      	ldr	r2, [pc, #84]	; (8001c08 <HAL_TIM_Base_Start_IT+0x94>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d004      	beq.n	8001bc2 <HAL_TIM_Base_Start_IT+0x4e>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a13      	ldr	r2, [pc, #76]	; (8001c0c <HAL_TIM_Base_Start_IT+0x98>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d111      	bne.n	8001be6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	f003 0307 	and.w	r3, r3, #7
 8001bcc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	2b06      	cmp	r3, #6
 8001bd2:	d010      	beq.n	8001bf6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f042 0201 	orr.w	r2, r2, #1
 8001be2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001be4:	e007      	b.n	8001bf6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f042 0201 	orr.w	r2, r2, #1
 8001bf4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001bf6:	2300      	movs	r3, #0
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3714      	adds	r7, #20
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr
 8001c04:	40010000 	.word	0x40010000
 8001c08:	40000c00 	.word	0x40000c00
 8001c0c:	40014000 	.word	0x40014000

08001c10 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	691b      	ldr	r3, [r3, #16]
 8001c1e:	f003 0302 	and.w	r3, r3, #2
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d122      	bne.n	8001c6c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	f003 0302 	and.w	r3, r3, #2
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d11b      	bne.n	8001c6c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f06f 0202 	mvn.w	r2, #2
 8001c3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2201      	movs	r2, #1
 8001c42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	699b      	ldr	r3, [r3, #24]
 8001c4a:	f003 0303 	and.w	r3, r3, #3
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d003      	beq.n	8001c5a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f000 f9b5 	bl	8001fc2 <HAL_TIM_IC_CaptureCallback>
 8001c58:	e005      	b.n	8001c66 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	f000 f9a7 	bl	8001fae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c60:	6878      	ldr	r0, [r7, #4]
 8001c62:	f000 f9b8 	bl	8001fd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	691b      	ldr	r3, [r3, #16]
 8001c72:	f003 0304 	and.w	r3, r3, #4
 8001c76:	2b04      	cmp	r3, #4
 8001c78:	d122      	bne.n	8001cc0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	f003 0304 	and.w	r3, r3, #4
 8001c84:	2b04      	cmp	r3, #4
 8001c86:	d11b      	bne.n	8001cc0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f06f 0204 	mvn.w	r2, #4
 8001c90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2202      	movs	r2, #2
 8001c96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	699b      	ldr	r3, [r3, #24]
 8001c9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d003      	beq.n	8001cae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f000 f98b 	bl	8001fc2 <HAL_TIM_IC_CaptureCallback>
 8001cac:	e005      	b.n	8001cba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	f000 f97d 	bl	8001fae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f000 f98e 	bl	8001fd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	691b      	ldr	r3, [r3, #16]
 8001cc6:	f003 0308 	and.w	r3, r3, #8
 8001cca:	2b08      	cmp	r3, #8
 8001ccc:	d122      	bne.n	8001d14 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	f003 0308 	and.w	r3, r3, #8
 8001cd8:	2b08      	cmp	r3, #8
 8001cda:	d11b      	bne.n	8001d14 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f06f 0208 	mvn.w	r2, #8
 8001ce4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2204      	movs	r2, #4
 8001cea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	69db      	ldr	r3, [r3, #28]
 8001cf2:	f003 0303 	and.w	r3, r3, #3
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d003      	beq.n	8001d02 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f000 f961 	bl	8001fc2 <HAL_TIM_IC_CaptureCallback>
 8001d00:	e005      	b.n	8001d0e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f000 f953 	bl	8001fae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f000 f964 	bl	8001fd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2200      	movs	r2, #0
 8001d12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	691b      	ldr	r3, [r3, #16]
 8001d1a:	f003 0310 	and.w	r3, r3, #16
 8001d1e:	2b10      	cmp	r3, #16
 8001d20:	d122      	bne.n	8001d68 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	f003 0310 	and.w	r3, r3, #16
 8001d2c:	2b10      	cmp	r3, #16
 8001d2e:	d11b      	bne.n	8001d68 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f06f 0210 	mvn.w	r2, #16
 8001d38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2208      	movs	r2, #8
 8001d3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	69db      	ldr	r3, [r3, #28]
 8001d46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d003      	beq.n	8001d56 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f000 f937 	bl	8001fc2 <HAL_TIM_IC_CaptureCallback>
 8001d54:	e005      	b.n	8001d62 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d56:	6878      	ldr	r0, [r7, #4]
 8001d58:	f000 f929 	bl	8001fae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d5c:	6878      	ldr	r0, [r7, #4]
 8001d5e:	f000 f93a 	bl	8001fd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2200      	movs	r2, #0
 8001d66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	691b      	ldr	r3, [r3, #16]
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d10e      	bne.n	8001d94 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	f003 0301 	and.w	r3, r3, #1
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d107      	bne.n	8001d94 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f06f 0201 	mvn.w	r2, #1
 8001d8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f7fe fd1e 	bl	80007d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	691b      	ldr	r3, [r3, #16]
 8001d9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d9e:	2b80      	cmp	r3, #128	; 0x80
 8001da0:	d10e      	bne.n	8001dc0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dac:	2b80      	cmp	r3, #128	; 0x80
 8001dae:	d107      	bne.n	8001dc0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001db8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f000 fa7c 	bl	80022b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	691b      	ldr	r3, [r3, #16]
 8001dc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dca:	2b40      	cmp	r3, #64	; 0x40
 8001dcc:	d10e      	bne.n	8001dec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dd8:	2b40      	cmp	r3, #64	; 0x40
 8001dda:	d107      	bne.n	8001dec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001de4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f000 f8ff 	bl	8001fea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	691b      	ldr	r3, [r3, #16]
 8001df2:	f003 0320 	and.w	r3, r3, #32
 8001df6:	2b20      	cmp	r3, #32
 8001df8:	d10e      	bne.n	8001e18 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	f003 0320 	and.w	r3, r3, #32
 8001e04:	2b20      	cmp	r3, #32
 8001e06:	d107      	bne.n	8001e18 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f06f 0220 	mvn.w	r2, #32
 8001e10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f000 fa46 	bl	80022a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e18:	bf00      	nop
 8001e1a:	3708      	adds	r7, #8
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d101      	bne.n	8001e3c <HAL_TIM_ConfigClockSource+0x1c>
 8001e38:	2302      	movs	r3, #2
 8001e3a:	e0b4      	b.n	8001fa6 <HAL_TIM_ConfigClockSource+0x186>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2201      	movs	r2, #1
 8001e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2202      	movs	r2, #2
 8001e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001e5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001e62:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	68ba      	ldr	r2, [r7, #8]
 8001e6a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e74:	d03e      	beq.n	8001ef4 <HAL_TIM_ConfigClockSource+0xd4>
 8001e76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e7a:	f200 8087 	bhi.w	8001f8c <HAL_TIM_ConfigClockSource+0x16c>
 8001e7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e82:	f000 8086 	beq.w	8001f92 <HAL_TIM_ConfigClockSource+0x172>
 8001e86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e8a:	d87f      	bhi.n	8001f8c <HAL_TIM_ConfigClockSource+0x16c>
 8001e8c:	2b70      	cmp	r3, #112	; 0x70
 8001e8e:	d01a      	beq.n	8001ec6 <HAL_TIM_ConfigClockSource+0xa6>
 8001e90:	2b70      	cmp	r3, #112	; 0x70
 8001e92:	d87b      	bhi.n	8001f8c <HAL_TIM_ConfigClockSource+0x16c>
 8001e94:	2b60      	cmp	r3, #96	; 0x60
 8001e96:	d050      	beq.n	8001f3a <HAL_TIM_ConfigClockSource+0x11a>
 8001e98:	2b60      	cmp	r3, #96	; 0x60
 8001e9a:	d877      	bhi.n	8001f8c <HAL_TIM_ConfigClockSource+0x16c>
 8001e9c:	2b50      	cmp	r3, #80	; 0x50
 8001e9e:	d03c      	beq.n	8001f1a <HAL_TIM_ConfigClockSource+0xfa>
 8001ea0:	2b50      	cmp	r3, #80	; 0x50
 8001ea2:	d873      	bhi.n	8001f8c <HAL_TIM_ConfigClockSource+0x16c>
 8001ea4:	2b40      	cmp	r3, #64	; 0x40
 8001ea6:	d058      	beq.n	8001f5a <HAL_TIM_ConfigClockSource+0x13a>
 8001ea8:	2b40      	cmp	r3, #64	; 0x40
 8001eaa:	d86f      	bhi.n	8001f8c <HAL_TIM_ConfigClockSource+0x16c>
 8001eac:	2b30      	cmp	r3, #48	; 0x30
 8001eae:	d064      	beq.n	8001f7a <HAL_TIM_ConfigClockSource+0x15a>
 8001eb0:	2b30      	cmp	r3, #48	; 0x30
 8001eb2:	d86b      	bhi.n	8001f8c <HAL_TIM_ConfigClockSource+0x16c>
 8001eb4:	2b20      	cmp	r3, #32
 8001eb6:	d060      	beq.n	8001f7a <HAL_TIM_ConfigClockSource+0x15a>
 8001eb8:	2b20      	cmp	r3, #32
 8001eba:	d867      	bhi.n	8001f8c <HAL_TIM_ConfigClockSource+0x16c>
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d05c      	beq.n	8001f7a <HAL_TIM_ConfigClockSource+0x15a>
 8001ec0:	2b10      	cmp	r3, #16
 8001ec2:	d05a      	beq.n	8001f7a <HAL_TIM_ConfigClockSource+0x15a>
 8001ec4:	e062      	b.n	8001f8c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6818      	ldr	r0, [r3, #0]
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	6899      	ldr	r1, [r3, #8]
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	685a      	ldr	r2, [r3, #4]
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	68db      	ldr	r3, [r3, #12]
 8001ed6:	f000 f96b 	bl	80021b0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001ee8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	68ba      	ldr	r2, [r7, #8]
 8001ef0:	609a      	str	r2, [r3, #8]
      break;
 8001ef2:	e04f      	b.n	8001f94 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6818      	ldr	r0, [r3, #0]
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	6899      	ldr	r1, [r3, #8]
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	f000 f954 	bl	80021b0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	689a      	ldr	r2, [r3, #8]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001f16:	609a      	str	r2, [r3, #8]
      break;
 8001f18:	e03c      	b.n	8001f94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6818      	ldr	r0, [r3, #0]
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	6859      	ldr	r1, [r3, #4]
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	68db      	ldr	r3, [r3, #12]
 8001f26:	461a      	mov	r2, r3
 8001f28:	f000 f8c8 	bl	80020bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2150      	movs	r1, #80	; 0x50
 8001f32:	4618      	mov	r0, r3
 8001f34:	f000 f921 	bl	800217a <TIM_ITRx_SetConfig>
      break;
 8001f38:	e02c      	b.n	8001f94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6818      	ldr	r0, [r3, #0]
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	6859      	ldr	r1, [r3, #4]
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	68db      	ldr	r3, [r3, #12]
 8001f46:	461a      	mov	r2, r3
 8001f48:	f000 f8e7 	bl	800211a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	2160      	movs	r1, #96	; 0x60
 8001f52:	4618      	mov	r0, r3
 8001f54:	f000 f911 	bl	800217a <TIM_ITRx_SetConfig>
      break;
 8001f58:	e01c      	b.n	8001f94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6818      	ldr	r0, [r3, #0]
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	6859      	ldr	r1, [r3, #4]
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	68db      	ldr	r3, [r3, #12]
 8001f66:	461a      	mov	r2, r3
 8001f68:	f000 f8a8 	bl	80020bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2140      	movs	r1, #64	; 0x40
 8001f72:	4618      	mov	r0, r3
 8001f74:	f000 f901 	bl	800217a <TIM_ITRx_SetConfig>
      break;
 8001f78:	e00c      	b.n	8001f94 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4619      	mov	r1, r3
 8001f84:	4610      	mov	r0, r2
 8001f86:	f000 f8f8 	bl	800217a <TIM_ITRx_SetConfig>
      break;
 8001f8a:	e003      	b.n	8001f94 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	73fb      	strb	r3, [r7, #15]
      break;
 8001f90:	e000      	b.n	8001f94 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001f92:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2201      	movs	r2, #1
 8001f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001fa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3710      	adds	r7, #16
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}

08001fae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	b083      	sub	sp, #12
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001fb6:	bf00      	nop
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr

08001fc2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	b083      	sub	sp, #12
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001fca:	bf00      	nop
 8001fcc:	370c      	adds	r7, #12
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr

08001fd6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001fd6:	b480      	push	{r7}
 8001fd8:	b083      	sub	sp, #12
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001fde:	bf00      	nop
 8001fe0:	370c      	adds	r7, #12
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr

08001fea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001fea:	b480      	push	{r7}
 8001fec:	b083      	sub	sp, #12
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001ff2:	bf00      	nop
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
	...

08002000 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002000:	b480      	push	{r7}
 8002002:	b085      	sub	sp, #20
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4a26      	ldr	r2, [pc, #152]	; (80020ac <TIM_Base_SetConfig+0xac>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d003      	beq.n	8002020 <TIM_Base_SetConfig+0x20>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	4a25      	ldr	r2, [pc, #148]	; (80020b0 <TIM_Base_SetConfig+0xb0>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d108      	bne.n	8002032 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002026:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	68fa      	ldr	r2, [r7, #12]
 800202e:	4313      	orrs	r3, r2
 8002030:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4a1d      	ldr	r2, [pc, #116]	; (80020ac <TIM_Base_SetConfig+0xac>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d00b      	beq.n	8002052 <TIM_Base_SetConfig+0x52>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	4a1c      	ldr	r2, [pc, #112]	; (80020b0 <TIM_Base_SetConfig+0xb0>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d007      	beq.n	8002052 <TIM_Base_SetConfig+0x52>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4a1b      	ldr	r2, [pc, #108]	; (80020b4 <TIM_Base_SetConfig+0xb4>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d003      	beq.n	8002052 <TIM_Base_SetConfig+0x52>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a1a      	ldr	r2, [pc, #104]	; (80020b8 <TIM_Base_SetConfig+0xb8>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d108      	bne.n	8002064 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002058:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	68db      	ldr	r3, [r3, #12]
 800205e:	68fa      	ldr	r2, [r7, #12]
 8002060:	4313      	orrs	r3, r2
 8002062:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	695b      	ldr	r3, [r3, #20]
 800206e:	4313      	orrs	r3, r2
 8002070:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	68fa      	ldr	r2, [r7, #12]
 8002076:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	689a      	ldr	r2, [r3, #8]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	4a08      	ldr	r2, [pc, #32]	; (80020ac <TIM_Base_SetConfig+0xac>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d103      	bne.n	8002098 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	691a      	ldr	r2, [r3, #16]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2201      	movs	r2, #1
 800209c:	615a      	str	r2, [r3, #20]
}
 800209e:	bf00      	nop
 80020a0:	3714      	adds	r7, #20
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	40010000 	.word	0x40010000
 80020b0:	40000c00 	.word	0x40000c00
 80020b4:	40014000 	.word	0x40014000
 80020b8:	40014800 	.word	0x40014800

080020bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80020bc:	b480      	push	{r7}
 80020be:	b087      	sub	sp, #28
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	60f8      	str	r0, [r7, #12]
 80020c4:	60b9      	str	r1, [r7, #8]
 80020c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	6a1b      	ldr	r3, [r3, #32]
 80020cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	6a1b      	ldr	r3, [r3, #32]
 80020d2:	f023 0201 	bic.w	r2, r3, #1
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	699b      	ldr	r3, [r3, #24]
 80020de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80020e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	011b      	lsls	r3, r3, #4
 80020ec:	693a      	ldr	r2, [r7, #16]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	f023 030a 	bic.w	r3, r3, #10
 80020f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80020fa:	697a      	ldr	r2, [r7, #20]
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	4313      	orrs	r3, r2
 8002100:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	693a      	ldr	r2, [r7, #16]
 8002106:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	697a      	ldr	r2, [r7, #20]
 800210c:	621a      	str	r2, [r3, #32]
}
 800210e:	bf00      	nop
 8002110:	371c      	adds	r7, #28
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr

0800211a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800211a:	b480      	push	{r7}
 800211c:	b087      	sub	sp, #28
 800211e:	af00      	add	r7, sp, #0
 8002120:	60f8      	str	r0, [r7, #12]
 8002122:	60b9      	str	r1, [r7, #8]
 8002124:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	6a1b      	ldr	r3, [r3, #32]
 800212a:	f023 0210 	bic.w	r2, r3, #16
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	699b      	ldr	r3, [r3, #24]
 8002136:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	6a1b      	ldr	r3, [r3, #32]
 800213c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002144:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	031b      	lsls	r3, r3, #12
 800214a:	697a      	ldr	r2, [r7, #20]
 800214c:	4313      	orrs	r3, r2
 800214e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002156:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	011b      	lsls	r3, r3, #4
 800215c:	693a      	ldr	r2, [r7, #16]
 800215e:	4313      	orrs	r3, r2
 8002160:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	697a      	ldr	r2, [r7, #20]
 8002166:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	693a      	ldr	r2, [r7, #16]
 800216c:	621a      	str	r2, [r3, #32]
}
 800216e:	bf00      	nop
 8002170:	371c      	adds	r7, #28
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr

0800217a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800217a:	b480      	push	{r7}
 800217c:	b085      	sub	sp, #20
 800217e:	af00      	add	r7, sp, #0
 8002180:	6078      	str	r0, [r7, #4]
 8002182:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002190:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002192:	683a      	ldr	r2, [r7, #0]
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	4313      	orrs	r3, r2
 8002198:	f043 0307 	orr.w	r3, r3, #7
 800219c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	68fa      	ldr	r2, [r7, #12]
 80021a2:	609a      	str	r2, [r3, #8]
}
 80021a4:	bf00      	nop
 80021a6:	3714      	adds	r7, #20
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b087      	sub	sp, #28
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	60f8      	str	r0, [r7, #12]
 80021b8:	60b9      	str	r1, [r7, #8]
 80021ba:	607a      	str	r2, [r7, #4]
 80021bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80021ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	021a      	lsls	r2, r3, #8
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	431a      	orrs	r2, r3
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	697a      	ldr	r2, [r7, #20]
 80021da:	4313      	orrs	r3, r2
 80021dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	697a      	ldr	r2, [r7, #20]
 80021e2:	609a      	str	r2, [r3, #8]
}
 80021e4:	bf00      	nop
 80021e6:	371c      	adds	r7, #28
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b085      	sub	sp, #20
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002200:	2b01      	cmp	r3, #1
 8002202:	d101      	bne.n	8002208 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002204:	2302      	movs	r3, #2
 8002206:	e041      	b.n	800228c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2201      	movs	r2, #1
 800220c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2202      	movs	r2, #2
 8002214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800222e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	68fa      	ldr	r2, [r7, #12]
 8002236:	4313      	orrs	r3, r2
 8002238:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	68fa      	ldr	r2, [r7, #12]
 8002240:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a14      	ldr	r2, [pc, #80]	; (8002298 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d009      	beq.n	8002260 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a12      	ldr	r2, [pc, #72]	; (800229c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d004      	beq.n	8002260 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a11      	ldr	r2, [pc, #68]	; (80022a0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d10c      	bne.n	800227a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002266:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	68ba      	ldr	r2, [r7, #8]
 800226e:	4313      	orrs	r3, r2
 8002270:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	68ba      	ldr	r2, [r7, #8]
 8002278:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2201      	movs	r2, #1
 800227e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800228a:	2300      	movs	r3, #0
}
 800228c:	4618      	mov	r0, r3
 800228e:	3714      	adds	r7, #20
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr
 8002298:	40010000 	.word	0x40010000
 800229c:	40000c00 	.word	0x40000c00
 80022a0:	40014000 	.word	0x40014000

080022a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80022ac:	bf00      	nop
 80022ae:	370c      	adds	r7, #12
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr

080022b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80022c0:	bf00      	nop
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d101      	bne.n	80022de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e03f      	b.n	800235e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d106      	bne.n	80022f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2200      	movs	r2, #0
 80022ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f7fe fad2 	bl	800089c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2224      	movs	r2, #36	; 0x24
 80022fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	68da      	ldr	r2, [r3, #12]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800230e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	f000 fc7b 	bl	8002c0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	691a      	ldr	r2, [r3, #16]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002324:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	695a      	ldr	r2, [r3, #20]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002334:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	68da      	ldr	r2, [r3, #12]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002344:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2220      	movs	r2, #32
 8002350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2220      	movs	r2, #32
 8002358:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	3708      	adds	r7, #8
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
	...

08002368 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b0ba      	sub	sp, #232	; 0xe8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	695b      	ldr	r3, [r3, #20]
 800238a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800238e:	2300      	movs	r3, #0
 8002390:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002394:	2300      	movs	r3, #0
 8002396:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800239a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800239e:	f003 030f 	and.w	r3, r3, #15
 80023a2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80023a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d10f      	bne.n	80023ce <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80023ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023b2:	f003 0320 	and.w	r3, r3, #32
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d009      	beq.n	80023ce <HAL_UART_IRQHandler+0x66>
 80023ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80023be:	f003 0320 	and.w	r3, r3, #32
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d003      	beq.n	80023ce <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f000 fb65 	bl	8002a96 <UART_Receive_IT>
      return;
 80023cc:	e256      	b.n	800287c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80023ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	f000 80de 	beq.w	8002594 <HAL_UART_IRQHandler+0x22c>
 80023d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80023dc:	f003 0301 	and.w	r3, r3, #1
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d106      	bne.n	80023f2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80023e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80023e8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	f000 80d1 	beq.w	8002594 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80023f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023f6:	f003 0301 	and.w	r3, r3, #1
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d00b      	beq.n	8002416 <HAL_UART_IRQHandler+0xae>
 80023fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002402:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002406:	2b00      	cmp	r3, #0
 8002408:	d005      	beq.n	8002416 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240e:	f043 0201 	orr.w	r2, r3, #1
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002416:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800241a:	f003 0304 	and.w	r3, r3, #4
 800241e:	2b00      	cmp	r3, #0
 8002420:	d00b      	beq.n	800243a <HAL_UART_IRQHandler+0xd2>
 8002422:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002426:	f003 0301 	and.w	r3, r3, #1
 800242a:	2b00      	cmp	r3, #0
 800242c:	d005      	beq.n	800243a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002432:	f043 0202 	orr.w	r2, r3, #2
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800243a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	2b00      	cmp	r3, #0
 8002444:	d00b      	beq.n	800245e <HAL_UART_IRQHandler+0xf6>
 8002446:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800244a:	f003 0301 	and.w	r3, r3, #1
 800244e:	2b00      	cmp	r3, #0
 8002450:	d005      	beq.n	800245e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002456:	f043 0204 	orr.w	r2, r3, #4
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800245e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002462:	f003 0308 	and.w	r3, r3, #8
 8002466:	2b00      	cmp	r3, #0
 8002468:	d011      	beq.n	800248e <HAL_UART_IRQHandler+0x126>
 800246a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800246e:	f003 0320 	and.w	r3, r3, #32
 8002472:	2b00      	cmp	r3, #0
 8002474:	d105      	bne.n	8002482 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002476:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	2b00      	cmp	r3, #0
 8002480:	d005      	beq.n	800248e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002486:	f043 0208 	orr.w	r2, r3, #8
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002492:	2b00      	cmp	r3, #0
 8002494:	f000 81ed 	beq.w	8002872 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002498:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800249c:	f003 0320 	and.w	r3, r3, #32
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d008      	beq.n	80024b6 <HAL_UART_IRQHandler+0x14e>
 80024a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80024a8:	f003 0320 	and.w	r3, r3, #32
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d002      	beq.n	80024b6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f000 faf0 	bl	8002a96 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	695b      	ldr	r3, [r3, #20]
 80024bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024c0:	2b40      	cmp	r3, #64	; 0x40
 80024c2:	bf0c      	ite	eq
 80024c4:	2301      	moveq	r3, #1
 80024c6:	2300      	movne	r3, #0
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d2:	f003 0308 	and.w	r3, r3, #8
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d103      	bne.n	80024e2 <HAL_UART_IRQHandler+0x17a>
 80024da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d04f      	beq.n	8002582 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f000 f9f8 	bl	80028d8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	695b      	ldr	r3, [r3, #20]
 80024ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024f2:	2b40      	cmp	r3, #64	; 0x40
 80024f4:	d141      	bne.n	800257a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	3314      	adds	r3, #20
 80024fc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002500:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002504:	e853 3f00 	ldrex	r3, [r3]
 8002508:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800250c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002510:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002514:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	3314      	adds	r3, #20
 800251e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002522:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002526:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800252a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800252e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002532:	e841 2300 	strex	r3, r2, [r1]
 8002536:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800253a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d1d9      	bne.n	80024f6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002546:	2b00      	cmp	r3, #0
 8002548:	d013      	beq.n	8002572 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800254e:	4a7d      	ldr	r2, [pc, #500]	; (8002744 <HAL_UART_IRQHandler+0x3dc>)
 8002550:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002556:	4618      	mov	r0, r3
 8002558:	f7fe fc5c 	bl	8000e14 <HAL_DMA_Abort_IT>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d016      	beq.n	8002590 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002566:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800256c:	4610      	mov	r0, r2
 800256e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002570:	e00e      	b.n	8002590 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f000 f99a 	bl	80028ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002578:	e00a      	b.n	8002590 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f000 f996 	bl	80028ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002580:	e006      	b.n	8002590 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f000 f992 	bl	80028ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2200      	movs	r2, #0
 800258c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800258e:	e170      	b.n	8002872 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002590:	bf00      	nop
    return;
 8002592:	e16e      	b.n	8002872 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002598:	2b01      	cmp	r3, #1
 800259a:	f040 814a 	bne.w	8002832 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800259e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80025a2:	f003 0310 	and.w	r3, r3, #16
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	f000 8143 	beq.w	8002832 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80025ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80025b0:	f003 0310 	and.w	r3, r3, #16
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	f000 813c 	beq.w	8002832 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80025ba:	2300      	movs	r3, #0
 80025bc:	60bb      	str	r3, [r7, #8]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	60bb      	str	r3, [r7, #8]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	60bb      	str	r3, [r7, #8]
 80025ce:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	695b      	ldr	r3, [r3, #20]
 80025d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025da:	2b40      	cmp	r3, #64	; 0x40
 80025dc:	f040 80b4 	bne.w	8002748 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80025ec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	f000 8140 	beq.w	8002876 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80025fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80025fe:	429a      	cmp	r2, r3
 8002600:	f080 8139 	bcs.w	8002876 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800260a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002610:	69db      	ldr	r3, [r3, #28]
 8002612:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002616:	f000 8088 	beq.w	800272a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	330c      	adds	r3, #12
 8002620:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002624:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002628:	e853 3f00 	ldrex	r3, [r3]
 800262c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002630:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002634:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002638:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	330c      	adds	r3, #12
 8002642:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002646:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800264a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800264e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002652:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002656:	e841 2300 	strex	r3, r2, [r1]
 800265a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800265e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002662:	2b00      	cmp	r3, #0
 8002664:	d1d9      	bne.n	800261a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	3314      	adds	r3, #20
 800266c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800266e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002670:	e853 3f00 	ldrex	r3, [r3]
 8002674:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002676:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002678:	f023 0301 	bic.w	r3, r3, #1
 800267c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	3314      	adds	r3, #20
 8002686:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800268a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800268e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002690:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002692:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002696:	e841 2300 	strex	r3, r2, [r1]
 800269a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800269c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d1e1      	bne.n	8002666 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	3314      	adds	r3, #20
 80026a8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80026ac:	e853 3f00 	ldrex	r3, [r3]
 80026b0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80026b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80026b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80026b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	3314      	adds	r3, #20
 80026c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80026c6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80026c8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026ca:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80026cc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80026ce:	e841 2300 	strex	r3, r2, [r1]
 80026d2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80026d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d1e3      	bne.n	80026a2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2220      	movs	r2, #32
 80026de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	330c      	adds	r3, #12
 80026ee:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80026f2:	e853 3f00 	ldrex	r3, [r3]
 80026f6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80026f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80026fa:	f023 0310 	bic.w	r3, r3, #16
 80026fe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	330c      	adds	r3, #12
 8002708:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800270c:	65ba      	str	r2, [r7, #88]	; 0x58
 800270e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002710:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002712:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002714:	e841 2300 	strex	r3, r2, [r1]
 8002718:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800271a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800271c:	2b00      	cmp	r3, #0
 800271e:	d1e3      	bne.n	80026e8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002724:	4618      	mov	r0, r3
 8002726:	f7fe fb05 	bl	8000d34 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002732:	b29b      	uxth	r3, r3
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	b29b      	uxth	r3, r3
 8002738:	4619      	mov	r1, r3
 800273a:	6878      	ldr	r0, [r7, #4]
 800273c:	f000 f8c0 	bl	80028c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002740:	e099      	b.n	8002876 <HAL_UART_IRQHandler+0x50e>
 8002742:	bf00      	nop
 8002744:	0800299f 	.word	0x0800299f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002750:	b29b      	uxth	r3, r3
 8002752:	1ad3      	subs	r3, r2, r3
 8002754:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800275c:	b29b      	uxth	r3, r3
 800275e:	2b00      	cmp	r3, #0
 8002760:	f000 808b 	beq.w	800287a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002764:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002768:	2b00      	cmp	r3, #0
 800276a:	f000 8086 	beq.w	800287a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	330c      	adds	r3, #12
 8002774:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002778:	e853 3f00 	ldrex	r3, [r3]
 800277c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800277e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002780:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002784:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	330c      	adds	r3, #12
 800278e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002792:	647a      	str	r2, [r7, #68]	; 0x44
 8002794:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002796:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002798:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800279a:	e841 2300 	strex	r3, r2, [r1]
 800279e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80027a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d1e3      	bne.n	800276e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	3314      	adds	r3, #20
 80027ac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b0:	e853 3f00 	ldrex	r3, [r3]
 80027b4:	623b      	str	r3, [r7, #32]
   return(result);
 80027b6:	6a3b      	ldr	r3, [r7, #32]
 80027b8:	f023 0301 	bic.w	r3, r3, #1
 80027bc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	3314      	adds	r3, #20
 80027c6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80027ca:	633a      	str	r2, [r7, #48]	; 0x30
 80027cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80027d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80027d2:	e841 2300 	strex	r3, r2, [r1]
 80027d6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80027d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d1e3      	bne.n	80027a6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2220      	movs	r2, #32
 80027e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2200      	movs	r2, #0
 80027ea:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	330c      	adds	r3, #12
 80027f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	e853 3f00 	ldrex	r3, [r3]
 80027fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	f023 0310 	bic.w	r3, r3, #16
 8002802:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	330c      	adds	r3, #12
 800280c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002810:	61fa      	str	r2, [r7, #28]
 8002812:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002814:	69b9      	ldr	r1, [r7, #24]
 8002816:	69fa      	ldr	r2, [r7, #28]
 8002818:	e841 2300 	strex	r3, r2, [r1]
 800281c:	617b      	str	r3, [r7, #20]
   return(result);
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d1e3      	bne.n	80027ec <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002824:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002828:	4619      	mov	r1, r3
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f000 f848 	bl	80028c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002830:	e023      	b.n	800287a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002832:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002836:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800283a:	2b00      	cmp	r3, #0
 800283c:	d009      	beq.n	8002852 <HAL_UART_IRQHandler+0x4ea>
 800283e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002842:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002846:	2b00      	cmp	r3, #0
 8002848:	d003      	beq.n	8002852 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f000 f8bb 	bl	80029c6 <UART_Transmit_IT>
    return;
 8002850:	e014      	b.n	800287c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002852:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002856:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800285a:	2b00      	cmp	r3, #0
 800285c:	d00e      	beq.n	800287c <HAL_UART_IRQHandler+0x514>
 800285e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002862:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002866:	2b00      	cmp	r3, #0
 8002868:	d008      	beq.n	800287c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f000 f8fb 	bl	8002a66 <UART_EndTransmit_IT>
    return;
 8002870:	e004      	b.n	800287c <HAL_UART_IRQHandler+0x514>
    return;
 8002872:	bf00      	nop
 8002874:	e002      	b.n	800287c <HAL_UART_IRQHandler+0x514>
      return;
 8002876:	bf00      	nop
 8002878:	e000      	b.n	800287c <HAL_UART_IRQHandler+0x514>
      return;
 800287a:	bf00      	nop
  }
}
 800287c:	37e8      	adds	r7, #232	; 0xe8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop

08002884 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800288c:	bf00      	nop
 800288e:	370c      	adds	r7, #12
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80028a0:	bf00      	nop
 80028a2:	370c      	adds	r7, #12
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr

080028ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b083      	sub	sp, #12
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80028b4:	bf00      	nop
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr

080028c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	460b      	mov	r3, r1
 80028ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80028cc:	bf00      	nop
 80028ce:	370c      	adds	r7, #12
 80028d0:	46bd      	mov	sp, r7
 80028d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d6:	4770      	bx	lr

080028d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80028d8:	b480      	push	{r7}
 80028da:	b095      	sub	sp, #84	; 0x54
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	330c      	adds	r3, #12
 80028e6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028ea:	e853 3f00 	ldrex	r3, [r3]
 80028ee:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80028f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028f2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80028f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	330c      	adds	r3, #12
 80028fe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002900:	643a      	str	r2, [r7, #64]	; 0x40
 8002902:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002904:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002906:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002908:	e841 2300 	strex	r3, r2, [r1]
 800290c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800290e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002910:	2b00      	cmp	r3, #0
 8002912:	d1e5      	bne.n	80028e0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	3314      	adds	r3, #20
 800291a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800291c:	6a3b      	ldr	r3, [r7, #32]
 800291e:	e853 3f00 	ldrex	r3, [r3]
 8002922:	61fb      	str	r3, [r7, #28]
   return(result);
 8002924:	69fb      	ldr	r3, [r7, #28]
 8002926:	f023 0301 	bic.w	r3, r3, #1
 800292a:	64bb      	str	r3, [r7, #72]	; 0x48
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	3314      	adds	r3, #20
 8002932:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002934:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002936:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002938:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800293a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800293c:	e841 2300 	strex	r3, r2, [r1]
 8002940:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002944:	2b00      	cmp	r3, #0
 8002946:	d1e5      	bne.n	8002914 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800294c:	2b01      	cmp	r3, #1
 800294e:	d119      	bne.n	8002984 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	330c      	adds	r3, #12
 8002956:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	e853 3f00 	ldrex	r3, [r3]
 800295e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	f023 0310 	bic.w	r3, r3, #16
 8002966:	647b      	str	r3, [r7, #68]	; 0x44
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	330c      	adds	r3, #12
 800296e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002970:	61ba      	str	r2, [r7, #24]
 8002972:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002974:	6979      	ldr	r1, [r7, #20]
 8002976:	69ba      	ldr	r2, [r7, #24]
 8002978:	e841 2300 	strex	r3, r2, [r1]
 800297c:	613b      	str	r3, [r7, #16]
   return(result);
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d1e5      	bne.n	8002950 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2220      	movs	r2, #32
 8002988:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2200      	movs	r2, #0
 8002990:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002992:	bf00      	nop
 8002994:	3754      	adds	r7, #84	; 0x54
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr

0800299e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800299e:	b580      	push	{r7, lr}
 80029a0:	b084      	sub	sp, #16
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029aa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2200      	movs	r2, #0
 80029b0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2200      	movs	r2, #0
 80029b6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80029b8:	68f8      	ldr	r0, [r7, #12]
 80029ba:	f7ff ff77 	bl	80028ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80029be:	bf00      	nop
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}

080029c6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80029c6:	b480      	push	{r7}
 80029c8:	b085      	sub	sp, #20
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	2b21      	cmp	r3, #33	; 0x21
 80029d8:	d13e      	bne.n	8002a58 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029e2:	d114      	bne.n	8002a0e <UART_Transmit_IT+0x48>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	691b      	ldr	r3, [r3, #16]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d110      	bne.n	8002a0e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6a1b      	ldr	r3, [r3, #32]
 80029f0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	881b      	ldrh	r3, [r3, #0]
 80029f6:	461a      	mov	r2, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a00:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6a1b      	ldr	r3, [r3, #32]
 8002a06:	1c9a      	adds	r2, r3, #2
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	621a      	str	r2, [r3, #32]
 8002a0c:	e008      	b.n	8002a20 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6a1b      	ldr	r3, [r3, #32]
 8002a12:	1c59      	adds	r1, r3, #1
 8002a14:	687a      	ldr	r2, [r7, #4]
 8002a16:	6211      	str	r1, [r2, #32]
 8002a18:	781a      	ldrb	r2, [r3, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a24:	b29b      	uxth	r3, r3
 8002a26:	3b01      	subs	r3, #1
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d10f      	bne.n	8002a54 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	68da      	ldr	r2, [r3, #12]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a42:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	68da      	ldr	r2, [r3, #12]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a52:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002a54:	2300      	movs	r3, #0
 8002a56:	e000      	b.n	8002a5a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002a58:	2302      	movs	r3, #2
  }
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3714      	adds	r7, #20
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr

08002a66 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b082      	sub	sp, #8
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	68da      	ldr	r2, [r3, #12]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a7c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2220      	movs	r2, #32
 8002a82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f7ff fefc 	bl	8002884 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3708      	adds	r7, #8
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b08c      	sub	sp, #48	; 0x30
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	2b22      	cmp	r3, #34	; 0x22
 8002aa8:	f040 80ab 	bne.w	8002c02 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ab4:	d117      	bne.n	8002ae6 <UART_Receive_IT+0x50>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	691b      	ldr	r3, [r3, #16]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d113      	bne.n	8002ae6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ac6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ad4:	b29a      	uxth	r2, r3
 8002ad6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ad8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ade:	1c9a      	adds	r2, r3, #2
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	629a      	str	r2, [r3, #40]	; 0x28
 8002ae4:	e026      	b.n	8002b34 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aea:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002aec:	2300      	movs	r3, #0
 8002aee:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002af8:	d007      	beq.n	8002b0a <UART_Receive_IT+0x74>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d10a      	bne.n	8002b18 <UART_Receive_IT+0x82>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	691b      	ldr	r3, [r3, #16]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d106      	bne.n	8002b18 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	b2da      	uxtb	r2, r3
 8002b12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b14:	701a      	strb	r2, [r3, #0]
 8002b16:	e008      	b.n	8002b2a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b24:	b2da      	uxtb	r2, r3
 8002b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b28:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b2e:	1c5a      	adds	r2, r3, #1
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002b38:	b29b      	uxth	r3, r3
 8002b3a:	3b01      	subs	r3, #1
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	4619      	mov	r1, r3
 8002b42:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d15a      	bne.n	8002bfe <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	68da      	ldr	r2, [r3, #12]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f022 0220 	bic.w	r2, r2, #32
 8002b56:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	68da      	ldr	r2, [r3, #12]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b66:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	695a      	ldr	r2, [r3, #20]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f022 0201 	bic.w	r2, r2, #1
 8002b76:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2220      	movs	r2, #32
 8002b7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d135      	bne.n	8002bf4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	330c      	adds	r3, #12
 8002b94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	e853 3f00 	ldrex	r3, [r3]
 8002b9c:	613b      	str	r3, [r7, #16]
   return(result);
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	f023 0310 	bic.w	r3, r3, #16
 8002ba4:	627b      	str	r3, [r7, #36]	; 0x24
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	330c      	adds	r3, #12
 8002bac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bae:	623a      	str	r2, [r7, #32]
 8002bb0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bb2:	69f9      	ldr	r1, [r7, #28]
 8002bb4:	6a3a      	ldr	r2, [r7, #32]
 8002bb6:	e841 2300 	strex	r3, r2, [r1]
 8002bba:	61bb      	str	r3, [r7, #24]
   return(result);
 8002bbc:	69bb      	ldr	r3, [r7, #24]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d1e5      	bne.n	8002b8e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0310 	and.w	r3, r3, #16
 8002bcc:	2b10      	cmp	r3, #16
 8002bce:	d10a      	bne.n	8002be6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	60fb      	str	r3, [r7, #12]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	60fb      	str	r3, [r7, #12]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	60fb      	str	r3, [r7, #12]
 8002be4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002bea:	4619      	mov	r1, r3
 8002bec:	6878      	ldr	r0, [r7, #4]
 8002bee:	f7ff fe67 	bl	80028c0 <HAL_UARTEx_RxEventCallback>
 8002bf2:	e002      	b.n	8002bfa <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f7ff fe4f 	bl	8002898 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	e002      	b.n	8002c04 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	e000      	b.n	8002c04 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8002c02:	2302      	movs	r3, #2
  }
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3730      	adds	r7, #48	; 0x30
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}

08002c0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c10:	b0c0      	sub	sp, #256	; 0x100
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	691b      	ldr	r3, [r3, #16]
 8002c20:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002c24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c28:	68d9      	ldr	r1, [r3, #12]
 8002c2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	ea40 0301 	orr.w	r3, r0, r1
 8002c34:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002c36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c3a:	689a      	ldr	r2, [r3, #8]
 8002c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c40:	691b      	ldr	r3, [r3, #16]
 8002c42:	431a      	orrs	r2, r3
 8002c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c48:	695b      	ldr	r3, [r3, #20]
 8002c4a:	431a      	orrs	r2, r3
 8002c4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c50:	69db      	ldr	r3, [r3, #28]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002c64:	f021 010c 	bic.w	r1, r1, #12
 8002c68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002c72:	430b      	orrs	r3, r1
 8002c74:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	695b      	ldr	r3, [r3, #20]
 8002c7e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002c82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c86:	6999      	ldr	r1, [r3, #24]
 8002c88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	ea40 0301 	orr.w	r3, r0, r1
 8002c92:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	4b8f      	ldr	r3, [pc, #572]	; (8002ed8 <UART_SetConfig+0x2cc>)
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d005      	beq.n	8002cac <UART_SetConfig+0xa0>
 8002ca0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	4b8d      	ldr	r3, [pc, #564]	; (8002edc <UART_SetConfig+0x2d0>)
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d104      	bne.n	8002cb6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002cac:	f7fe fc48 	bl	8001540 <HAL_RCC_GetPCLK2Freq>
 8002cb0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002cb4:	e003      	b.n	8002cbe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002cb6:	f7fe fc2f 	bl	8001518 <HAL_RCC_GetPCLK1Freq>
 8002cba:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002cbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cc2:	69db      	ldr	r3, [r3, #28]
 8002cc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002cc8:	f040 810c 	bne.w	8002ee4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002ccc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002cd6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002cda:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002cde:	4622      	mov	r2, r4
 8002ce0:	462b      	mov	r3, r5
 8002ce2:	1891      	adds	r1, r2, r2
 8002ce4:	65b9      	str	r1, [r7, #88]	; 0x58
 8002ce6:	415b      	adcs	r3, r3
 8002ce8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002cea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002cee:	4621      	mov	r1, r4
 8002cf0:	eb12 0801 	adds.w	r8, r2, r1
 8002cf4:	4629      	mov	r1, r5
 8002cf6:	eb43 0901 	adc.w	r9, r3, r1
 8002cfa:	f04f 0200 	mov.w	r2, #0
 8002cfe:	f04f 0300 	mov.w	r3, #0
 8002d02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d0e:	4690      	mov	r8, r2
 8002d10:	4699      	mov	r9, r3
 8002d12:	4623      	mov	r3, r4
 8002d14:	eb18 0303 	adds.w	r3, r8, r3
 8002d18:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002d1c:	462b      	mov	r3, r5
 8002d1e:	eb49 0303 	adc.w	r3, r9, r3
 8002d22:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002d26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002d32:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002d36:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002d3a:	460b      	mov	r3, r1
 8002d3c:	18db      	adds	r3, r3, r3
 8002d3e:	653b      	str	r3, [r7, #80]	; 0x50
 8002d40:	4613      	mov	r3, r2
 8002d42:	eb42 0303 	adc.w	r3, r2, r3
 8002d46:	657b      	str	r3, [r7, #84]	; 0x54
 8002d48:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002d4c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002d50:	f7fd fa5e 	bl	8000210 <__aeabi_uldivmod>
 8002d54:	4602      	mov	r2, r0
 8002d56:	460b      	mov	r3, r1
 8002d58:	4b61      	ldr	r3, [pc, #388]	; (8002ee0 <UART_SetConfig+0x2d4>)
 8002d5a:	fba3 2302 	umull	r2, r3, r3, r2
 8002d5e:	095b      	lsrs	r3, r3, #5
 8002d60:	011c      	lsls	r4, r3, #4
 8002d62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d66:	2200      	movs	r2, #0
 8002d68:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002d6c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002d70:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002d74:	4642      	mov	r2, r8
 8002d76:	464b      	mov	r3, r9
 8002d78:	1891      	adds	r1, r2, r2
 8002d7a:	64b9      	str	r1, [r7, #72]	; 0x48
 8002d7c:	415b      	adcs	r3, r3
 8002d7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d80:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002d84:	4641      	mov	r1, r8
 8002d86:	eb12 0a01 	adds.w	sl, r2, r1
 8002d8a:	4649      	mov	r1, r9
 8002d8c:	eb43 0b01 	adc.w	fp, r3, r1
 8002d90:	f04f 0200 	mov.w	r2, #0
 8002d94:	f04f 0300 	mov.w	r3, #0
 8002d98:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002d9c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002da0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002da4:	4692      	mov	sl, r2
 8002da6:	469b      	mov	fp, r3
 8002da8:	4643      	mov	r3, r8
 8002daa:	eb1a 0303 	adds.w	r3, sl, r3
 8002dae:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002db2:	464b      	mov	r3, r9
 8002db4:	eb4b 0303 	adc.w	r3, fp, r3
 8002db8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002dc8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002dcc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	18db      	adds	r3, r3, r3
 8002dd4:	643b      	str	r3, [r7, #64]	; 0x40
 8002dd6:	4613      	mov	r3, r2
 8002dd8:	eb42 0303 	adc.w	r3, r2, r3
 8002ddc:	647b      	str	r3, [r7, #68]	; 0x44
 8002dde:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002de2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002de6:	f7fd fa13 	bl	8000210 <__aeabi_uldivmod>
 8002dea:	4602      	mov	r2, r0
 8002dec:	460b      	mov	r3, r1
 8002dee:	4611      	mov	r1, r2
 8002df0:	4b3b      	ldr	r3, [pc, #236]	; (8002ee0 <UART_SetConfig+0x2d4>)
 8002df2:	fba3 2301 	umull	r2, r3, r3, r1
 8002df6:	095b      	lsrs	r3, r3, #5
 8002df8:	2264      	movs	r2, #100	; 0x64
 8002dfa:	fb02 f303 	mul.w	r3, r2, r3
 8002dfe:	1acb      	subs	r3, r1, r3
 8002e00:	00db      	lsls	r3, r3, #3
 8002e02:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002e06:	4b36      	ldr	r3, [pc, #216]	; (8002ee0 <UART_SetConfig+0x2d4>)
 8002e08:	fba3 2302 	umull	r2, r3, r3, r2
 8002e0c:	095b      	lsrs	r3, r3, #5
 8002e0e:	005b      	lsls	r3, r3, #1
 8002e10:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002e14:	441c      	add	r4, r3
 8002e16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002e20:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002e24:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002e28:	4642      	mov	r2, r8
 8002e2a:	464b      	mov	r3, r9
 8002e2c:	1891      	adds	r1, r2, r2
 8002e2e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002e30:	415b      	adcs	r3, r3
 8002e32:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e34:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002e38:	4641      	mov	r1, r8
 8002e3a:	1851      	adds	r1, r2, r1
 8002e3c:	6339      	str	r1, [r7, #48]	; 0x30
 8002e3e:	4649      	mov	r1, r9
 8002e40:	414b      	adcs	r3, r1
 8002e42:	637b      	str	r3, [r7, #52]	; 0x34
 8002e44:	f04f 0200 	mov.w	r2, #0
 8002e48:	f04f 0300 	mov.w	r3, #0
 8002e4c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002e50:	4659      	mov	r1, fp
 8002e52:	00cb      	lsls	r3, r1, #3
 8002e54:	4651      	mov	r1, sl
 8002e56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e5a:	4651      	mov	r1, sl
 8002e5c:	00ca      	lsls	r2, r1, #3
 8002e5e:	4610      	mov	r0, r2
 8002e60:	4619      	mov	r1, r3
 8002e62:	4603      	mov	r3, r0
 8002e64:	4642      	mov	r2, r8
 8002e66:	189b      	adds	r3, r3, r2
 8002e68:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002e6c:	464b      	mov	r3, r9
 8002e6e:	460a      	mov	r2, r1
 8002e70:	eb42 0303 	adc.w	r3, r2, r3
 8002e74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002e84:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002e88:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	18db      	adds	r3, r3, r3
 8002e90:	62bb      	str	r3, [r7, #40]	; 0x28
 8002e92:	4613      	mov	r3, r2
 8002e94:	eb42 0303 	adc.w	r3, r2, r3
 8002e98:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e9a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002e9e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002ea2:	f7fd f9b5 	bl	8000210 <__aeabi_uldivmod>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	460b      	mov	r3, r1
 8002eaa:	4b0d      	ldr	r3, [pc, #52]	; (8002ee0 <UART_SetConfig+0x2d4>)
 8002eac:	fba3 1302 	umull	r1, r3, r3, r2
 8002eb0:	095b      	lsrs	r3, r3, #5
 8002eb2:	2164      	movs	r1, #100	; 0x64
 8002eb4:	fb01 f303 	mul.w	r3, r1, r3
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	3332      	adds	r3, #50	; 0x32
 8002ebe:	4a08      	ldr	r2, [pc, #32]	; (8002ee0 <UART_SetConfig+0x2d4>)
 8002ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ec4:	095b      	lsrs	r3, r3, #5
 8002ec6:	f003 0207 	and.w	r2, r3, #7
 8002eca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4422      	add	r2, r4
 8002ed2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002ed4:	e105      	b.n	80030e2 <UART_SetConfig+0x4d6>
 8002ed6:	bf00      	nop
 8002ed8:	40011000 	.word	0x40011000
 8002edc:	40011400 	.word	0x40011400
 8002ee0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ee4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002eee:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002ef2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002ef6:	4642      	mov	r2, r8
 8002ef8:	464b      	mov	r3, r9
 8002efa:	1891      	adds	r1, r2, r2
 8002efc:	6239      	str	r1, [r7, #32]
 8002efe:	415b      	adcs	r3, r3
 8002f00:	627b      	str	r3, [r7, #36]	; 0x24
 8002f02:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002f06:	4641      	mov	r1, r8
 8002f08:	1854      	adds	r4, r2, r1
 8002f0a:	4649      	mov	r1, r9
 8002f0c:	eb43 0501 	adc.w	r5, r3, r1
 8002f10:	f04f 0200 	mov.w	r2, #0
 8002f14:	f04f 0300 	mov.w	r3, #0
 8002f18:	00eb      	lsls	r3, r5, #3
 8002f1a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f1e:	00e2      	lsls	r2, r4, #3
 8002f20:	4614      	mov	r4, r2
 8002f22:	461d      	mov	r5, r3
 8002f24:	4643      	mov	r3, r8
 8002f26:	18e3      	adds	r3, r4, r3
 8002f28:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002f2c:	464b      	mov	r3, r9
 8002f2e:	eb45 0303 	adc.w	r3, r5, r3
 8002f32:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002f36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002f42:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002f46:	f04f 0200 	mov.w	r2, #0
 8002f4a:	f04f 0300 	mov.w	r3, #0
 8002f4e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002f52:	4629      	mov	r1, r5
 8002f54:	008b      	lsls	r3, r1, #2
 8002f56:	4621      	mov	r1, r4
 8002f58:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f5c:	4621      	mov	r1, r4
 8002f5e:	008a      	lsls	r2, r1, #2
 8002f60:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002f64:	f7fd f954 	bl	8000210 <__aeabi_uldivmod>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	460b      	mov	r3, r1
 8002f6c:	4b60      	ldr	r3, [pc, #384]	; (80030f0 <UART_SetConfig+0x4e4>)
 8002f6e:	fba3 2302 	umull	r2, r3, r3, r2
 8002f72:	095b      	lsrs	r3, r3, #5
 8002f74:	011c      	lsls	r4, r3, #4
 8002f76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002f80:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002f84:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002f88:	4642      	mov	r2, r8
 8002f8a:	464b      	mov	r3, r9
 8002f8c:	1891      	adds	r1, r2, r2
 8002f8e:	61b9      	str	r1, [r7, #24]
 8002f90:	415b      	adcs	r3, r3
 8002f92:	61fb      	str	r3, [r7, #28]
 8002f94:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f98:	4641      	mov	r1, r8
 8002f9a:	1851      	adds	r1, r2, r1
 8002f9c:	6139      	str	r1, [r7, #16]
 8002f9e:	4649      	mov	r1, r9
 8002fa0:	414b      	adcs	r3, r1
 8002fa2:	617b      	str	r3, [r7, #20]
 8002fa4:	f04f 0200 	mov.w	r2, #0
 8002fa8:	f04f 0300 	mov.w	r3, #0
 8002fac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002fb0:	4659      	mov	r1, fp
 8002fb2:	00cb      	lsls	r3, r1, #3
 8002fb4:	4651      	mov	r1, sl
 8002fb6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002fba:	4651      	mov	r1, sl
 8002fbc:	00ca      	lsls	r2, r1, #3
 8002fbe:	4610      	mov	r0, r2
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	4642      	mov	r2, r8
 8002fc6:	189b      	adds	r3, r3, r2
 8002fc8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002fcc:	464b      	mov	r3, r9
 8002fce:	460a      	mov	r2, r1
 8002fd0:	eb42 0303 	adc.w	r3, r2, r3
 8002fd4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	67bb      	str	r3, [r7, #120]	; 0x78
 8002fe2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002fe4:	f04f 0200 	mov.w	r2, #0
 8002fe8:	f04f 0300 	mov.w	r3, #0
 8002fec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002ff0:	4649      	mov	r1, r9
 8002ff2:	008b      	lsls	r3, r1, #2
 8002ff4:	4641      	mov	r1, r8
 8002ff6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ffa:	4641      	mov	r1, r8
 8002ffc:	008a      	lsls	r2, r1, #2
 8002ffe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003002:	f7fd f905 	bl	8000210 <__aeabi_uldivmod>
 8003006:	4602      	mov	r2, r0
 8003008:	460b      	mov	r3, r1
 800300a:	4b39      	ldr	r3, [pc, #228]	; (80030f0 <UART_SetConfig+0x4e4>)
 800300c:	fba3 1302 	umull	r1, r3, r3, r2
 8003010:	095b      	lsrs	r3, r3, #5
 8003012:	2164      	movs	r1, #100	; 0x64
 8003014:	fb01 f303 	mul.w	r3, r1, r3
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	011b      	lsls	r3, r3, #4
 800301c:	3332      	adds	r3, #50	; 0x32
 800301e:	4a34      	ldr	r2, [pc, #208]	; (80030f0 <UART_SetConfig+0x4e4>)
 8003020:	fba2 2303 	umull	r2, r3, r2, r3
 8003024:	095b      	lsrs	r3, r3, #5
 8003026:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800302a:	441c      	add	r4, r3
 800302c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003030:	2200      	movs	r2, #0
 8003032:	673b      	str	r3, [r7, #112]	; 0x70
 8003034:	677a      	str	r2, [r7, #116]	; 0x74
 8003036:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800303a:	4642      	mov	r2, r8
 800303c:	464b      	mov	r3, r9
 800303e:	1891      	adds	r1, r2, r2
 8003040:	60b9      	str	r1, [r7, #8]
 8003042:	415b      	adcs	r3, r3
 8003044:	60fb      	str	r3, [r7, #12]
 8003046:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800304a:	4641      	mov	r1, r8
 800304c:	1851      	adds	r1, r2, r1
 800304e:	6039      	str	r1, [r7, #0]
 8003050:	4649      	mov	r1, r9
 8003052:	414b      	adcs	r3, r1
 8003054:	607b      	str	r3, [r7, #4]
 8003056:	f04f 0200 	mov.w	r2, #0
 800305a:	f04f 0300 	mov.w	r3, #0
 800305e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003062:	4659      	mov	r1, fp
 8003064:	00cb      	lsls	r3, r1, #3
 8003066:	4651      	mov	r1, sl
 8003068:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800306c:	4651      	mov	r1, sl
 800306e:	00ca      	lsls	r2, r1, #3
 8003070:	4610      	mov	r0, r2
 8003072:	4619      	mov	r1, r3
 8003074:	4603      	mov	r3, r0
 8003076:	4642      	mov	r2, r8
 8003078:	189b      	adds	r3, r3, r2
 800307a:	66bb      	str	r3, [r7, #104]	; 0x68
 800307c:	464b      	mov	r3, r9
 800307e:	460a      	mov	r2, r1
 8003080:	eb42 0303 	adc.w	r3, r2, r3
 8003084:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	663b      	str	r3, [r7, #96]	; 0x60
 8003090:	667a      	str	r2, [r7, #100]	; 0x64
 8003092:	f04f 0200 	mov.w	r2, #0
 8003096:	f04f 0300 	mov.w	r3, #0
 800309a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800309e:	4649      	mov	r1, r9
 80030a0:	008b      	lsls	r3, r1, #2
 80030a2:	4641      	mov	r1, r8
 80030a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80030a8:	4641      	mov	r1, r8
 80030aa:	008a      	lsls	r2, r1, #2
 80030ac:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80030b0:	f7fd f8ae 	bl	8000210 <__aeabi_uldivmod>
 80030b4:	4602      	mov	r2, r0
 80030b6:	460b      	mov	r3, r1
 80030b8:	4b0d      	ldr	r3, [pc, #52]	; (80030f0 <UART_SetConfig+0x4e4>)
 80030ba:	fba3 1302 	umull	r1, r3, r3, r2
 80030be:	095b      	lsrs	r3, r3, #5
 80030c0:	2164      	movs	r1, #100	; 0x64
 80030c2:	fb01 f303 	mul.w	r3, r1, r3
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	011b      	lsls	r3, r3, #4
 80030ca:	3332      	adds	r3, #50	; 0x32
 80030cc:	4a08      	ldr	r2, [pc, #32]	; (80030f0 <UART_SetConfig+0x4e4>)
 80030ce:	fba2 2303 	umull	r2, r3, r2, r3
 80030d2:	095b      	lsrs	r3, r3, #5
 80030d4:	f003 020f 	and.w	r2, r3, #15
 80030d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4422      	add	r2, r4
 80030e0:	609a      	str	r2, [r3, #8]
}
 80030e2:	bf00      	nop
 80030e4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80030e8:	46bd      	mov	sp, r7
 80030ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030ee:	bf00      	nop
 80030f0:	51eb851f 	.word	0x51eb851f

080030f4 <__NVIC_SetPriority>:
{
 80030f4:	b480      	push	{r7}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	4603      	mov	r3, r0
 80030fc:	6039      	str	r1, [r7, #0]
 80030fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003100:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003104:	2b00      	cmp	r3, #0
 8003106:	db0a      	blt.n	800311e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	b2da      	uxtb	r2, r3
 800310c:	490c      	ldr	r1, [pc, #48]	; (8003140 <__NVIC_SetPriority+0x4c>)
 800310e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003112:	0112      	lsls	r2, r2, #4
 8003114:	b2d2      	uxtb	r2, r2
 8003116:	440b      	add	r3, r1
 8003118:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800311c:	e00a      	b.n	8003134 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	b2da      	uxtb	r2, r3
 8003122:	4908      	ldr	r1, [pc, #32]	; (8003144 <__NVIC_SetPriority+0x50>)
 8003124:	79fb      	ldrb	r3, [r7, #7]
 8003126:	f003 030f 	and.w	r3, r3, #15
 800312a:	3b04      	subs	r3, #4
 800312c:	0112      	lsls	r2, r2, #4
 800312e:	b2d2      	uxtb	r2, r2
 8003130:	440b      	add	r3, r1
 8003132:	761a      	strb	r2, [r3, #24]
}
 8003134:	bf00      	nop
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr
 8003140:	e000e100 	.word	0xe000e100
 8003144:	e000ed00 	.word	0xe000ed00

08003148 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800314c:	4b05      	ldr	r3, [pc, #20]	; (8003164 <SysTick_Handler+0x1c>)
 800314e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003150:	f001 fd28 	bl	8004ba4 <xTaskGetSchedulerState>
 8003154:	4603      	mov	r3, r0
 8003156:	2b01      	cmp	r3, #1
 8003158:	d001      	beq.n	800315e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800315a:	f002 fb0d 	bl	8005778 <xPortSysTickHandler>
  }
}
 800315e:	bf00      	nop
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	e000e010 	.word	0xe000e010

08003168 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003168:	b580      	push	{r7, lr}
 800316a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800316c:	2100      	movs	r1, #0
 800316e:	f06f 0004 	mvn.w	r0, #4
 8003172:	f7ff ffbf 	bl	80030f4 <__NVIC_SetPriority>
#endif
}
 8003176:	bf00      	nop
 8003178:	bd80      	pop	{r7, pc}
	...

0800317c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003182:	f3ef 8305 	mrs	r3, IPSR
 8003186:	603b      	str	r3, [r7, #0]
  return(result);
 8003188:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800318a:	2b00      	cmp	r3, #0
 800318c:	d003      	beq.n	8003196 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800318e:	f06f 0305 	mvn.w	r3, #5
 8003192:	607b      	str	r3, [r7, #4]
 8003194:	e00c      	b.n	80031b0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003196:	4b0a      	ldr	r3, [pc, #40]	; (80031c0 <osKernelInitialize+0x44>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d105      	bne.n	80031aa <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800319e:	4b08      	ldr	r3, [pc, #32]	; (80031c0 <osKernelInitialize+0x44>)
 80031a0:	2201      	movs	r2, #1
 80031a2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80031a4:	2300      	movs	r3, #0
 80031a6:	607b      	str	r3, [r7, #4]
 80031a8:	e002      	b.n	80031b0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80031aa:	f04f 33ff 	mov.w	r3, #4294967295
 80031ae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80031b0:	687b      	ldr	r3, [r7, #4]
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	370c      	adds	r7, #12
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	20000170 	.word	0x20000170

080031c4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b082      	sub	sp, #8
 80031c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80031ca:	f3ef 8305 	mrs	r3, IPSR
 80031ce:	603b      	str	r3, [r7, #0]
  return(result);
 80031d0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d003      	beq.n	80031de <osKernelStart+0x1a>
    stat = osErrorISR;
 80031d6:	f06f 0305 	mvn.w	r3, #5
 80031da:	607b      	str	r3, [r7, #4]
 80031dc:	e010      	b.n	8003200 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80031de:	4b0b      	ldr	r3, [pc, #44]	; (800320c <osKernelStart+0x48>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d109      	bne.n	80031fa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80031e6:	f7ff ffbf 	bl	8003168 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80031ea:	4b08      	ldr	r3, [pc, #32]	; (800320c <osKernelStart+0x48>)
 80031ec:	2202      	movs	r2, #2
 80031ee:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80031f0:	f001 f87c 	bl	80042ec <vTaskStartScheduler>
      stat = osOK;
 80031f4:	2300      	movs	r3, #0
 80031f6:	607b      	str	r3, [r7, #4]
 80031f8:	e002      	b.n	8003200 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80031fa:	f04f 33ff 	mov.w	r3, #4294967295
 80031fe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003200:	687b      	ldr	r3, [r7, #4]
}
 8003202:	4618      	mov	r0, r3
 8003204:	3708      	adds	r7, #8
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	20000170 	.word	0x20000170

08003210 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003210:	b580      	push	{r7, lr}
 8003212:	b08e      	sub	sp, #56	; 0x38
 8003214:	af04      	add	r7, sp, #16
 8003216:	60f8      	str	r0, [r7, #12]
 8003218:	60b9      	str	r1, [r7, #8]
 800321a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800321c:	2300      	movs	r3, #0
 800321e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003220:	f3ef 8305 	mrs	r3, IPSR
 8003224:	617b      	str	r3, [r7, #20]
  return(result);
 8003226:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003228:	2b00      	cmp	r3, #0
 800322a:	d17e      	bne.n	800332a <osThreadNew+0x11a>
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d07b      	beq.n	800332a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003232:	2380      	movs	r3, #128	; 0x80
 8003234:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003236:	2318      	movs	r3, #24
 8003238:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800323a:	2300      	movs	r3, #0
 800323c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800323e:	f04f 33ff 	mov.w	r3, #4294967295
 8003242:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d045      	beq.n	80032d6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d002      	beq.n	8003258 <osThreadNew+0x48>
        name = attr->name;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	699b      	ldr	r3, [r3, #24]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d002      	beq.n	8003266 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	699b      	ldr	r3, [r3, #24]
 8003264:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d008      	beq.n	800327e <osThreadNew+0x6e>
 800326c:	69fb      	ldr	r3, [r7, #28]
 800326e:	2b38      	cmp	r3, #56	; 0x38
 8003270:	d805      	bhi.n	800327e <osThreadNew+0x6e>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	f003 0301 	and.w	r3, r3, #1
 800327a:	2b00      	cmp	r3, #0
 800327c:	d001      	beq.n	8003282 <osThreadNew+0x72>
        return (NULL);
 800327e:	2300      	movs	r3, #0
 8003280:	e054      	b.n	800332c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	695b      	ldr	r3, [r3, #20]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d003      	beq.n	8003292 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	695b      	ldr	r3, [r3, #20]
 800328e:	089b      	lsrs	r3, r3, #2
 8003290:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d00e      	beq.n	80032b8 <osThreadNew+0xa8>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	68db      	ldr	r3, [r3, #12]
 800329e:	2bbb      	cmp	r3, #187	; 0xbb
 80032a0:	d90a      	bls.n	80032b8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d006      	beq.n	80032b8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	695b      	ldr	r3, [r3, #20]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d002      	beq.n	80032b8 <osThreadNew+0xa8>
        mem = 1;
 80032b2:	2301      	movs	r3, #1
 80032b4:	61bb      	str	r3, [r7, #24]
 80032b6:	e010      	b.n	80032da <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d10c      	bne.n	80032da <osThreadNew+0xca>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d108      	bne.n	80032da <osThreadNew+0xca>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	691b      	ldr	r3, [r3, #16]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d104      	bne.n	80032da <osThreadNew+0xca>
          mem = 0;
 80032d0:	2300      	movs	r3, #0
 80032d2:	61bb      	str	r3, [r7, #24]
 80032d4:	e001      	b.n	80032da <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80032d6:	2300      	movs	r3, #0
 80032d8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d110      	bne.n	8003302 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80032e4:	687a      	ldr	r2, [r7, #4]
 80032e6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80032e8:	9202      	str	r2, [sp, #8]
 80032ea:	9301      	str	r3, [sp, #4]
 80032ec:	69fb      	ldr	r3, [r7, #28]
 80032ee:	9300      	str	r3, [sp, #0]
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	6a3a      	ldr	r2, [r7, #32]
 80032f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80032f6:	68f8      	ldr	r0, [r7, #12]
 80032f8:	f000 fe0c 	bl	8003f14 <xTaskCreateStatic>
 80032fc:	4603      	mov	r3, r0
 80032fe:	613b      	str	r3, [r7, #16]
 8003300:	e013      	b.n	800332a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d110      	bne.n	800332a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003308:	6a3b      	ldr	r3, [r7, #32]
 800330a:	b29a      	uxth	r2, r3
 800330c:	f107 0310 	add.w	r3, r7, #16
 8003310:	9301      	str	r3, [sp, #4]
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	9300      	str	r3, [sp, #0]
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800331a:	68f8      	ldr	r0, [r7, #12]
 800331c:	f000 fe57 	bl	8003fce <xTaskCreate>
 8003320:	4603      	mov	r3, r0
 8003322:	2b01      	cmp	r3, #1
 8003324:	d001      	beq.n	800332a <osThreadNew+0x11a>
            hTask = NULL;
 8003326:	2300      	movs	r3, #0
 8003328:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800332a:	693b      	ldr	r3, [r7, #16]
}
 800332c:	4618      	mov	r0, r3
 800332e:	3728      	adds	r7, #40	; 0x28
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003334:	b580      	push	{r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800333c:	f3ef 8305 	mrs	r3, IPSR
 8003340:	60bb      	str	r3, [r7, #8]
  return(result);
 8003342:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003344:	2b00      	cmp	r3, #0
 8003346:	d003      	beq.n	8003350 <osDelay+0x1c>
    stat = osErrorISR;
 8003348:	f06f 0305 	mvn.w	r3, #5
 800334c:	60fb      	str	r3, [r7, #12]
 800334e:	e007      	b.n	8003360 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003350:	2300      	movs	r3, #0
 8003352:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d002      	beq.n	8003360 <osDelay+0x2c>
      vTaskDelay(ticks);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f000 ff92 	bl	8004284 <vTaskDelay>
    }
  }

  return (stat);
 8003360:	68fb      	ldr	r3, [r7, #12]
}
 8003362:	4618      	mov	r0, r3
 8003364:	3710      	adds	r7, #16
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
	...

0800336c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800336c:	b480      	push	{r7}
 800336e:	b085      	sub	sp, #20
 8003370:	af00      	add	r7, sp, #0
 8003372:	60f8      	str	r0, [r7, #12]
 8003374:	60b9      	str	r1, [r7, #8]
 8003376:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	4a07      	ldr	r2, [pc, #28]	; (8003398 <vApplicationGetIdleTaskMemory+0x2c>)
 800337c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	4a06      	ldr	r2, [pc, #24]	; (800339c <vApplicationGetIdleTaskMemory+0x30>)
 8003382:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2280      	movs	r2, #128	; 0x80
 8003388:	601a      	str	r2, [r3, #0]
}
 800338a:	bf00      	nop
 800338c:	3714      	adds	r7, #20
 800338e:	46bd      	mov	sp, r7
 8003390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop
 8003398:	20000174 	.word	0x20000174
 800339c:	20000230 	.word	0x20000230

080033a0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80033a0:	b480      	push	{r7}
 80033a2:	b085      	sub	sp, #20
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	4a07      	ldr	r2, [pc, #28]	; (80033cc <vApplicationGetTimerTaskMemory+0x2c>)
 80033b0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	4a06      	ldr	r2, [pc, #24]	; (80033d0 <vApplicationGetTimerTaskMemory+0x30>)
 80033b6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80033be:	601a      	str	r2, [r3, #0]
}
 80033c0:	bf00      	nop
 80033c2:	3714      	adds	r7, #20
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr
 80033cc:	20000430 	.word	0x20000430
 80033d0:	200004ec 	.word	0x200004ec

080033d4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80033d4:	b480      	push	{r7}
 80033d6:	b083      	sub	sp, #12
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f103 0208 	add.w	r2, r3, #8
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f04f 32ff 	mov.w	r2, #4294967295
 80033ec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	f103 0208 	add.w	r2, r3, #8
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f103 0208 	add.w	r2, r3, #8
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003408:	bf00      	nop
 800340a:	370c      	adds	r7, #12
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr

08003414 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003422:	bf00      	nop
 8003424:	370c      	adds	r7, #12
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr

0800342e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800342e:	b480      	push	{r7}
 8003430:	b085      	sub	sp, #20
 8003432:	af00      	add	r7, sp, #0
 8003434:	6078      	str	r0, [r7, #4]
 8003436:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	68fa      	ldr	r2, [r7, #12]
 8003442:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	689a      	ldr	r2, [r3, #8]
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	683a      	ldr	r2, [r7, #0]
 8003452:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	683a      	ldr	r2, [r7, #0]
 8003458:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	687a      	ldr	r2, [r7, #4]
 800345e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	1c5a      	adds	r2, r3, #1
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	601a      	str	r2, [r3, #0]
}
 800346a:	bf00      	nop
 800346c:	3714      	adds	r7, #20
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr

08003476 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003476:	b480      	push	{r7}
 8003478:	b085      	sub	sp, #20
 800347a:	af00      	add	r7, sp, #0
 800347c:	6078      	str	r0, [r7, #4]
 800347e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	f1b3 3fff 	cmp.w	r3, #4294967295
 800348c:	d103      	bne.n	8003496 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	691b      	ldr	r3, [r3, #16]
 8003492:	60fb      	str	r3, [r7, #12]
 8003494:	e00c      	b.n	80034b0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	3308      	adds	r3, #8
 800349a:	60fb      	str	r3, [r7, #12]
 800349c:	e002      	b.n	80034a4 <vListInsert+0x2e>
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	60fb      	str	r3, [r7, #12]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	68ba      	ldr	r2, [r7, #8]
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d2f6      	bcs.n	800349e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	685a      	ldr	r2, [r3, #4]
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	683a      	ldr	r2, [r7, #0]
 80034be:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	68fa      	ldr	r2, [r7, #12]
 80034c4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	683a      	ldr	r2, [r7, #0]
 80034ca:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	1c5a      	adds	r2, r3, #1
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	601a      	str	r2, [r3, #0]
}
 80034dc:	bf00      	nop
 80034de:	3714      	adds	r7, #20
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr

080034e8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80034e8:	b480      	push	{r7}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	691b      	ldr	r3, [r3, #16]
 80034f4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	6892      	ldr	r2, [r2, #8]
 80034fe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	687a      	ldr	r2, [r7, #4]
 8003506:	6852      	ldr	r2, [r2, #4]
 8003508:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	429a      	cmp	r2, r3
 8003512:	d103      	bne.n	800351c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	689a      	ldr	r2, [r3, #8]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	1e5a      	subs	r2, r3, #1
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
}
 8003530:	4618      	mov	r0, r3
 8003532:	3714      	adds	r7, #20
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr

0800353c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
 8003544:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d10a      	bne.n	8003566 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003554:	f383 8811 	msr	BASEPRI, r3
 8003558:	f3bf 8f6f 	isb	sy
 800355c:	f3bf 8f4f 	dsb	sy
 8003560:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003562:	bf00      	nop
 8003564:	e7fe      	b.n	8003564 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003566:	f002 f875 	bl	8005654 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003572:	68f9      	ldr	r1, [r7, #12]
 8003574:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003576:	fb01 f303 	mul.w	r3, r1, r3
 800357a:	441a      	add	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2200      	movs	r2, #0
 8003584:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003596:	3b01      	subs	r3, #1
 8003598:	68f9      	ldr	r1, [r7, #12]
 800359a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800359c:	fb01 f303 	mul.w	r3, r1, r3
 80035a0:	441a      	add	r2, r3
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	22ff      	movs	r2, #255	; 0xff
 80035aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	22ff      	movs	r2, #255	; 0xff
 80035b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d114      	bne.n	80035e6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	691b      	ldr	r3, [r3, #16]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d01a      	beq.n	80035fa <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	3310      	adds	r3, #16
 80035c8:	4618      	mov	r0, r3
 80035ca:	f001 f929 	bl	8004820 <xTaskRemoveFromEventList>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d012      	beq.n	80035fa <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80035d4:	4b0c      	ldr	r3, [pc, #48]	; (8003608 <xQueueGenericReset+0xcc>)
 80035d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035da:	601a      	str	r2, [r3, #0]
 80035dc:	f3bf 8f4f 	dsb	sy
 80035e0:	f3bf 8f6f 	isb	sy
 80035e4:	e009      	b.n	80035fa <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	3310      	adds	r3, #16
 80035ea:	4618      	mov	r0, r3
 80035ec:	f7ff fef2 	bl	80033d4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	3324      	adds	r3, #36	; 0x24
 80035f4:	4618      	mov	r0, r3
 80035f6:	f7ff feed 	bl	80033d4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80035fa:	f002 f85b 	bl	80056b4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80035fe:	2301      	movs	r3, #1
}
 8003600:	4618      	mov	r0, r3
 8003602:	3710      	adds	r7, #16
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}
 8003608:	e000ed04 	.word	0xe000ed04

0800360c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800360c:	b580      	push	{r7, lr}
 800360e:	b08e      	sub	sp, #56	; 0x38
 8003610:	af02      	add	r7, sp, #8
 8003612:	60f8      	str	r0, [r7, #12]
 8003614:	60b9      	str	r1, [r7, #8]
 8003616:	607a      	str	r2, [r7, #4]
 8003618:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d10a      	bne.n	8003636 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8003620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003624:	f383 8811 	msr	BASEPRI, r3
 8003628:	f3bf 8f6f 	isb	sy
 800362c:	f3bf 8f4f 	dsb	sy
 8003630:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003632:	bf00      	nop
 8003634:	e7fe      	b.n	8003634 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d10a      	bne.n	8003652 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800363c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003640:	f383 8811 	msr	BASEPRI, r3
 8003644:	f3bf 8f6f 	isb	sy
 8003648:	f3bf 8f4f 	dsb	sy
 800364c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800364e:	bf00      	nop
 8003650:	e7fe      	b.n	8003650 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d002      	beq.n	800365e <xQueueGenericCreateStatic+0x52>
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d001      	beq.n	8003662 <xQueueGenericCreateStatic+0x56>
 800365e:	2301      	movs	r3, #1
 8003660:	e000      	b.n	8003664 <xQueueGenericCreateStatic+0x58>
 8003662:	2300      	movs	r3, #0
 8003664:	2b00      	cmp	r3, #0
 8003666:	d10a      	bne.n	800367e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8003668:	f04f 0350 	mov.w	r3, #80	; 0x50
 800366c:	f383 8811 	msr	BASEPRI, r3
 8003670:	f3bf 8f6f 	isb	sy
 8003674:	f3bf 8f4f 	dsb	sy
 8003678:	623b      	str	r3, [r7, #32]
}
 800367a:	bf00      	nop
 800367c:	e7fe      	b.n	800367c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d102      	bne.n	800368a <xQueueGenericCreateStatic+0x7e>
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d101      	bne.n	800368e <xQueueGenericCreateStatic+0x82>
 800368a:	2301      	movs	r3, #1
 800368c:	e000      	b.n	8003690 <xQueueGenericCreateStatic+0x84>
 800368e:	2300      	movs	r3, #0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d10a      	bne.n	80036aa <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003698:	f383 8811 	msr	BASEPRI, r3
 800369c:	f3bf 8f6f 	isb	sy
 80036a0:	f3bf 8f4f 	dsb	sy
 80036a4:	61fb      	str	r3, [r7, #28]
}
 80036a6:	bf00      	nop
 80036a8:	e7fe      	b.n	80036a8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80036aa:	2350      	movs	r3, #80	; 0x50
 80036ac:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80036ae:	697b      	ldr	r3, [r7, #20]
 80036b0:	2b50      	cmp	r3, #80	; 0x50
 80036b2:	d00a      	beq.n	80036ca <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80036b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036b8:	f383 8811 	msr	BASEPRI, r3
 80036bc:	f3bf 8f6f 	isb	sy
 80036c0:	f3bf 8f4f 	dsb	sy
 80036c4:	61bb      	str	r3, [r7, #24]
}
 80036c6:	bf00      	nop
 80036c8:	e7fe      	b.n	80036c8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80036ca:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80036d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00d      	beq.n	80036f2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80036d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036d8:	2201      	movs	r2, #1
 80036da:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80036de:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80036e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036e4:	9300      	str	r3, [sp, #0]
 80036e6:	4613      	mov	r3, r2
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	68b9      	ldr	r1, [r7, #8]
 80036ec:	68f8      	ldr	r0, [r7, #12]
 80036ee:	f000 f805 	bl	80036fc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80036f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3730      	adds	r7, #48	; 0x30
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}

080036fc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b084      	sub	sp, #16
 8003700:	af00      	add	r7, sp, #0
 8003702:	60f8      	str	r0, [r7, #12]
 8003704:	60b9      	str	r1, [r7, #8]
 8003706:	607a      	str	r2, [r7, #4]
 8003708:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d103      	bne.n	8003718 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	69ba      	ldr	r2, [r7, #24]
 8003714:	601a      	str	r2, [r3, #0]
 8003716:	e002      	b.n	800371e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	687a      	ldr	r2, [r7, #4]
 800371c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800371e:	69bb      	ldr	r3, [r7, #24]
 8003720:	68fa      	ldr	r2, [r7, #12]
 8003722:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003724:	69bb      	ldr	r3, [r7, #24]
 8003726:	68ba      	ldr	r2, [r7, #8]
 8003728:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800372a:	2101      	movs	r1, #1
 800372c:	69b8      	ldr	r0, [r7, #24]
 800372e:	f7ff ff05 	bl	800353c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003732:	69bb      	ldr	r3, [r7, #24]
 8003734:	78fa      	ldrb	r2, [r7, #3]
 8003736:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800373a:	bf00      	nop
 800373c:	3710      	adds	r7, #16
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
	...

08003744 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b08e      	sub	sp, #56	; 0x38
 8003748:	af00      	add	r7, sp, #0
 800374a:	60f8      	str	r0, [r7, #12]
 800374c:	60b9      	str	r1, [r7, #8]
 800374e:	607a      	str	r2, [r7, #4]
 8003750:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003752:	2300      	movs	r3, #0
 8003754:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800375a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800375c:	2b00      	cmp	r3, #0
 800375e:	d10a      	bne.n	8003776 <xQueueGenericSend+0x32>
	__asm volatile
 8003760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003764:	f383 8811 	msr	BASEPRI, r3
 8003768:	f3bf 8f6f 	isb	sy
 800376c:	f3bf 8f4f 	dsb	sy
 8003770:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003772:	bf00      	nop
 8003774:	e7fe      	b.n	8003774 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d103      	bne.n	8003784 <xQueueGenericSend+0x40>
 800377c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800377e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003780:	2b00      	cmp	r3, #0
 8003782:	d101      	bne.n	8003788 <xQueueGenericSend+0x44>
 8003784:	2301      	movs	r3, #1
 8003786:	e000      	b.n	800378a <xQueueGenericSend+0x46>
 8003788:	2300      	movs	r3, #0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d10a      	bne.n	80037a4 <xQueueGenericSend+0x60>
	__asm volatile
 800378e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003792:	f383 8811 	msr	BASEPRI, r3
 8003796:	f3bf 8f6f 	isb	sy
 800379a:	f3bf 8f4f 	dsb	sy
 800379e:	627b      	str	r3, [r7, #36]	; 0x24
}
 80037a0:	bf00      	nop
 80037a2:	e7fe      	b.n	80037a2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d103      	bne.n	80037b2 <xQueueGenericSend+0x6e>
 80037aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d101      	bne.n	80037b6 <xQueueGenericSend+0x72>
 80037b2:	2301      	movs	r3, #1
 80037b4:	e000      	b.n	80037b8 <xQueueGenericSend+0x74>
 80037b6:	2300      	movs	r3, #0
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d10a      	bne.n	80037d2 <xQueueGenericSend+0x8e>
	__asm volatile
 80037bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037c0:	f383 8811 	msr	BASEPRI, r3
 80037c4:	f3bf 8f6f 	isb	sy
 80037c8:	f3bf 8f4f 	dsb	sy
 80037cc:	623b      	str	r3, [r7, #32]
}
 80037ce:	bf00      	nop
 80037d0:	e7fe      	b.n	80037d0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80037d2:	f001 f9e7 	bl	8004ba4 <xTaskGetSchedulerState>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d102      	bne.n	80037e2 <xQueueGenericSend+0x9e>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d101      	bne.n	80037e6 <xQueueGenericSend+0xa2>
 80037e2:	2301      	movs	r3, #1
 80037e4:	e000      	b.n	80037e8 <xQueueGenericSend+0xa4>
 80037e6:	2300      	movs	r3, #0
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d10a      	bne.n	8003802 <xQueueGenericSend+0xbe>
	__asm volatile
 80037ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037f0:	f383 8811 	msr	BASEPRI, r3
 80037f4:	f3bf 8f6f 	isb	sy
 80037f8:	f3bf 8f4f 	dsb	sy
 80037fc:	61fb      	str	r3, [r7, #28]
}
 80037fe:	bf00      	nop
 8003800:	e7fe      	b.n	8003800 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003802:	f001 ff27 	bl	8005654 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003808:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800380a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800380c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800380e:	429a      	cmp	r2, r3
 8003810:	d302      	bcc.n	8003818 <xQueueGenericSend+0xd4>
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	2b02      	cmp	r3, #2
 8003816:	d129      	bne.n	800386c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003818:	683a      	ldr	r2, [r7, #0]
 800381a:	68b9      	ldr	r1, [r7, #8]
 800381c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800381e:	f000 fa0b 	bl	8003c38 <prvCopyDataToQueue>
 8003822:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003828:	2b00      	cmp	r3, #0
 800382a:	d010      	beq.n	800384e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800382c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800382e:	3324      	adds	r3, #36	; 0x24
 8003830:	4618      	mov	r0, r3
 8003832:	f000 fff5 	bl	8004820 <xTaskRemoveFromEventList>
 8003836:	4603      	mov	r3, r0
 8003838:	2b00      	cmp	r3, #0
 800383a:	d013      	beq.n	8003864 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800383c:	4b3f      	ldr	r3, [pc, #252]	; (800393c <xQueueGenericSend+0x1f8>)
 800383e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003842:	601a      	str	r2, [r3, #0]
 8003844:	f3bf 8f4f 	dsb	sy
 8003848:	f3bf 8f6f 	isb	sy
 800384c:	e00a      	b.n	8003864 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800384e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003850:	2b00      	cmp	r3, #0
 8003852:	d007      	beq.n	8003864 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003854:	4b39      	ldr	r3, [pc, #228]	; (800393c <xQueueGenericSend+0x1f8>)
 8003856:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800385a:	601a      	str	r2, [r3, #0]
 800385c:	f3bf 8f4f 	dsb	sy
 8003860:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003864:	f001 ff26 	bl	80056b4 <vPortExitCritical>
				return pdPASS;
 8003868:	2301      	movs	r3, #1
 800386a:	e063      	b.n	8003934 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d103      	bne.n	800387a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003872:	f001 ff1f 	bl	80056b4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003876:	2300      	movs	r3, #0
 8003878:	e05c      	b.n	8003934 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800387a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800387c:	2b00      	cmp	r3, #0
 800387e:	d106      	bne.n	800388e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003880:	f107 0314 	add.w	r3, r7, #20
 8003884:	4618      	mov	r0, r3
 8003886:	f001 f82f 	bl	80048e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800388a:	2301      	movs	r3, #1
 800388c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800388e:	f001 ff11 	bl	80056b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003892:	f000 fd9b 	bl	80043cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003896:	f001 fedd 	bl	8005654 <vPortEnterCritical>
 800389a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800389c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80038a0:	b25b      	sxtb	r3, r3
 80038a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038a6:	d103      	bne.n	80038b0 <xQueueGenericSend+0x16c>
 80038a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038aa:	2200      	movs	r2, #0
 80038ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80038b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80038b6:	b25b      	sxtb	r3, r3
 80038b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038bc:	d103      	bne.n	80038c6 <xQueueGenericSend+0x182>
 80038be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038c0:	2200      	movs	r2, #0
 80038c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80038c6:	f001 fef5 	bl	80056b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80038ca:	1d3a      	adds	r2, r7, #4
 80038cc:	f107 0314 	add.w	r3, r7, #20
 80038d0:	4611      	mov	r1, r2
 80038d2:	4618      	mov	r0, r3
 80038d4:	f001 f81e 	bl	8004914 <xTaskCheckForTimeOut>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d124      	bne.n	8003928 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80038de:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80038e0:	f000 faa2 	bl	8003e28 <prvIsQueueFull>
 80038e4:	4603      	mov	r3, r0
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d018      	beq.n	800391c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80038ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038ec:	3310      	adds	r3, #16
 80038ee:	687a      	ldr	r2, [r7, #4]
 80038f0:	4611      	mov	r1, r2
 80038f2:	4618      	mov	r0, r3
 80038f4:	f000 ff44 	bl	8004780 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80038f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80038fa:	f000 fa2d 	bl	8003d58 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80038fe:	f000 fd73 	bl	80043e8 <xTaskResumeAll>
 8003902:	4603      	mov	r3, r0
 8003904:	2b00      	cmp	r3, #0
 8003906:	f47f af7c 	bne.w	8003802 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800390a:	4b0c      	ldr	r3, [pc, #48]	; (800393c <xQueueGenericSend+0x1f8>)
 800390c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003910:	601a      	str	r2, [r3, #0]
 8003912:	f3bf 8f4f 	dsb	sy
 8003916:	f3bf 8f6f 	isb	sy
 800391a:	e772      	b.n	8003802 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800391c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800391e:	f000 fa1b 	bl	8003d58 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003922:	f000 fd61 	bl	80043e8 <xTaskResumeAll>
 8003926:	e76c      	b.n	8003802 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003928:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800392a:	f000 fa15 	bl	8003d58 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800392e:	f000 fd5b 	bl	80043e8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003932:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003934:	4618      	mov	r0, r3
 8003936:	3738      	adds	r7, #56	; 0x38
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	e000ed04 	.word	0xe000ed04

08003940 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b090      	sub	sp, #64	; 0x40
 8003944:	af00      	add	r7, sp, #0
 8003946:	60f8      	str	r0, [r7, #12]
 8003948:	60b9      	str	r1, [r7, #8]
 800394a:	607a      	str	r2, [r7, #4]
 800394c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8003952:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003954:	2b00      	cmp	r3, #0
 8003956:	d10a      	bne.n	800396e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8003958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800395c:	f383 8811 	msr	BASEPRI, r3
 8003960:	f3bf 8f6f 	isb	sy
 8003964:	f3bf 8f4f 	dsb	sy
 8003968:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800396a:	bf00      	nop
 800396c:	e7fe      	b.n	800396c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d103      	bne.n	800397c <xQueueGenericSendFromISR+0x3c>
 8003974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003978:	2b00      	cmp	r3, #0
 800397a:	d101      	bne.n	8003980 <xQueueGenericSendFromISR+0x40>
 800397c:	2301      	movs	r3, #1
 800397e:	e000      	b.n	8003982 <xQueueGenericSendFromISR+0x42>
 8003980:	2300      	movs	r3, #0
 8003982:	2b00      	cmp	r3, #0
 8003984:	d10a      	bne.n	800399c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8003986:	f04f 0350 	mov.w	r3, #80	; 0x50
 800398a:	f383 8811 	msr	BASEPRI, r3
 800398e:	f3bf 8f6f 	isb	sy
 8003992:	f3bf 8f4f 	dsb	sy
 8003996:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003998:	bf00      	nop
 800399a:	e7fe      	b.n	800399a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	2b02      	cmp	r3, #2
 80039a0:	d103      	bne.n	80039aa <xQueueGenericSendFromISR+0x6a>
 80039a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d101      	bne.n	80039ae <xQueueGenericSendFromISR+0x6e>
 80039aa:	2301      	movs	r3, #1
 80039ac:	e000      	b.n	80039b0 <xQueueGenericSendFromISR+0x70>
 80039ae:	2300      	movs	r3, #0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d10a      	bne.n	80039ca <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80039b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039b8:	f383 8811 	msr	BASEPRI, r3
 80039bc:	f3bf 8f6f 	isb	sy
 80039c0:	f3bf 8f4f 	dsb	sy
 80039c4:	623b      	str	r3, [r7, #32]
}
 80039c6:	bf00      	nop
 80039c8:	e7fe      	b.n	80039c8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80039ca:	f001 ff25 	bl	8005818 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80039ce:	f3ef 8211 	mrs	r2, BASEPRI
 80039d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039d6:	f383 8811 	msr	BASEPRI, r3
 80039da:	f3bf 8f6f 	isb	sy
 80039de:	f3bf 8f4f 	dsb	sy
 80039e2:	61fa      	str	r2, [r7, #28]
 80039e4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80039e6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80039e8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80039ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d302      	bcc.n	80039fc <xQueueGenericSendFromISR+0xbc>
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	2b02      	cmp	r3, #2
 80039fa:	d12f      	bne.n	8003a5c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80039fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039fe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003a06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003a0c:	683a      	ldr	r2, [r7, #0]
 8003a0e:	68b9      	ldr	r1, [r7, #8]
 8003a10:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003a12:	f000 f911 	bl	8003c38 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003a16:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003a1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a1e:	d112      	bne.n	8003a46 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d016      	beq.n	8003a56 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a2a:	3324      	adds	r3, #36	; 0x24
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f000 fef7 	bl	8004820 <xTaskRemoveFromEventList>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d00e      	beq.n	8003a56 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d00b      	beq.n	8003a56 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2201      	movs	r2, #1
 8003a42:	601a      	str	r2, [r3, #0]
 8003a44:	e007      	b.n	8003a56 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003a46:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	b25a      	sxtb	r2, r3
 8003a50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003a56:	2301      	movs	r3, #1
 8003a58:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8003a5a:	e001      	b.n	8003a60 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a62:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003a6a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003a6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3740      	adds	r7, #64	; 0x40
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
	...

08003a78 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b08c      	sub	sp, #48	; 0x30
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	60b9      	str	r1, [r7, #8]
 8003a82:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003a84:	2300      	movs	r3, #0
 8003a86:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003a8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d10a      	bne.n	8003aa8 <xQueueReceive+0x30>
	__asm volatile
 8003a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a96:	f383 8811 	msr	BASEPRI, r3
 8003a9a:	f3bf 8f6f 	isb	sy
 8003a9e:	f3bf 8f4f 	dsb	sy
 8003aa2:	623b      	str	r3, [r7, #32]
}
 8003aa4:	bf00      	nop
 8003aa6:	e7fe      	b.n	8003aa6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d103      	bne.n	8003ab6 <xQueueReceive+0x3e>
 8003aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d101      	bne.n	8003aba <xQueueReceive+0x42>
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e000      	b.n	8003abc <xQueueReceive+0x44>
 8003aba:	2300      	movs	r3, #0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d10a      	bne.n	8003ad6 <xQueueReceive+0x5e>
	__asm volatile
 8003ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ac4:	f383 8811 	msr	BASEPRI, r3
 8003ac8:	f3bf 8f6f 	isb	sy
 8003acc:	f3bf 8f4f 	dsb	sy
 8003ad0:	61fb      	str	r3, [r7, #28]
}
 8003ad2:	bf00      	nop
 8003ad4:	e7fe      	b.n	8003ad4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003ad6:	f001 f865 	bl	8004ba4 <xTaskGetSchedulerState>
 8003ada:	4603      	mov	r3, r0
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d102      	bne.n	8003ae6 <xQueueReceive+0x6e>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d101      	bne.n	8003aea <xQueueReceive+0x72>
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e000      	b.n	8003aec <xQueueReceive+0x74>
 8003aea:	2300      	movs	r3, #0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d10a      	bne.n	8003b06 <xQueueReceive+0x8e>
	__asm volatile
 8003af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003af4:	f383 8811 	msr	BASEPRI, r3
 8003af8:	f3bf 8f6f 	isb	sy
 8003afc:	f3bf 8f4f 	dsb	sy
 8003b00:	61bb      	str	r3, [r7, #24]
}
 8003b02:	bf00      	nop
 8003b04:	e7fe      	b.n	8003b04 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003b06:	f001 fda5 	bl	8005654 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003b0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b0e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d01f      	beq.n	8003b56 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003b16:	68b9      	ldr	r1, [r7, #8]
 8003b18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003b1a:	f000 f8f7 	bl	8003d0c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b20:	1e5a      	subs	r2, r3, #1
 8003b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b24:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b28:	691b      	ldr	r3, [r3, #16]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d00f      	beq.n	8003b4e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003b2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b30:	3310      	adds	r3, #16
 8003b32:	4618      	mov	r0, r3
 8003b34:	f000 fe74 	bl	8004820 <xTaskRemoveFromEventList>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d007      	beq.n	8003b4e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003b3e:	4b3d      	ldr	r3, [pc, #244]	; (8003c34 <xQueueReceive+0x1bc>)
 8003b40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b44:	601a      	str	r2, [r3, #0]
 8003b46:	f3bf 8f4f 	dsb	sy
 8003b4a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003b4e:	f001 fdb1 	bl	80056b4 <vPortExitCritical>
				return pdPASS;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e069      	b.n	8003c2a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d103      	bne.n	8003b64 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003b5c:	f001 fdaa 	bl	80056b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003b60:	2300      	movs	r3, #0
 8003b62:	e062      	b.n	8003c2a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003b64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d106      	bne.n	8003b78 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003b6a:	f107 0310 	add.w	r3, r7, #16
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f000 feba 	bl	80048e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003b74:	2301      	movs	r3, #1
 8003b76:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003b78:	f001 fd9c 	bl	80056b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003b7c:	f000 fc26 	bl	80043cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003b80:	f001 fd68 	bl	8005654 <vPortEnterCritical>
 8003b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b86:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003b8a:	b25b      	sxtb	r3, r3
 8003b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b90:	d103      	bne.n	8003b9a <xQueueReceive+0x122>
 8003b92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b9c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003ba0:	b25b      	sxtb	r3, r3
 8003ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ba6:	d103      	bne.n	8003bb0 <xQueueReceive+0x138>
 8003ba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003baa:	2200      	movs	r2, #0
 8003bac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003bb0:	f001 fd80 	bl	80056b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003bb4:	1d3a      	adds	r2, r7, #4
 8003bb6:	f107 0310 	add.w	r3, r7, #16
 8003bba:	4611      	mov	r1, r2
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f000 fea9 	bl	8004914 <xTaskCheckForTimeOut>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d123      	bne.n	8003c10 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003bc8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003bca:	f000 f917 	bl	8003dfc <prvIsQueueEmpty>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d017      	beq.n	8003c04 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bd6:	3324      	adds	r3, #36	; 0x24
 8003bd8:	687a      	ldr	r2, [r7, #4]
 8003bda:	4611      	mov	r1, r2
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f000 fdcf 	bl	8004780 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003be2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003be4:	f000 f8b8 	bl	8003d58 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003be8:	f000 fbfe 	bl	80043e8 <xTaskResumeAll>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d189      	bne.n	8003b06 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8003bf2:	4b10      	ldr	r3, [pc, #64]	; (8003c34 <xQueueReceive+0x1bc>)
 8003bf4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bf8:	601a      	str	r2, [r3, #0]
 8003bfa:	f3bf 8f4f 	dsb	sy
 8003bfe:	f3bf 8f6f 	isb	sy
 8003c02:	e780      	b.n	8003b06 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003c04:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c06:	f000 f8a7 	bl	8003d58 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003c0a:	f000 fbed 	bl	80043e8 <xTaskResumeAll>
 8003c0e:	e77a      	b.n	8003b06 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003c10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c12:	f000 f8a1 	bl	8003d58 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003c16:	f000 fbe7 	bl	80043e8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003c1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c1c:	f000 f8ee 	bl	8003dfc <prvIsQueueEmpty>
 8003c20:	4603      	mov	r3, r0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	f43f af6f 	beq.w	8003b06 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003c28:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3730      	adds	r7, #48	; 0x30
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	e000ed04 	.word	0xe000ed04

08003c38 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b086      	sub	sp, #24
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	60b9      	str	r1, [r7, #8]
 8003c42:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003c44:	2300      	movs	r3, #0
 8003c46:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c4c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d10d      	bne.n	8003c72 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d14d      	bne.n	8003cfa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	4618      	mov	r0, r3
 8003c64:	f000 ffbc 	bl	8004be0 <xTaskPriorityDisinherit>
 8003c68:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	609a      	str	r2, [r3, #8]
 8003c70:	e043      	b.n	8003cfa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d119      	bne.n	8003cac <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	6858      	ldr	r0, [r3, #4]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c80:	461a      	mov	r2, r3
 8003c82:	68b9      	ldr	r1, [r7, #8]
 8003c84:	f002 f818 	bl	8005cb8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	685a      	ldr	r2, [r3, #4]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c90:	441a      	add	r2, r3
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	685a      	ldr	r2, [r3, #4]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d32b      	bcc.n	8003cfa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	605a      	str	r2, [r3, #4]
 8003caa:	e026      	b.n	8003cfa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	68d8      	ldr	r0, [r3, #12]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	68b9      	ldr	r1, [r7, #8]
 8003cb8:	f001 fffe 	bl	8005cb8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	68da      	ldr	r2, [r3, #12]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc4:	425b      	negs	r3, r3
 8003cc6:	441a      	add	r2, r3
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	68da      	ldr	r2, [r3, #12]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d207      	bcs.n	8003ce8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	689a      	ldr	r2, [r3, #8]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce0:	425b      	negs	r3, r3
 8003ce2:	441a      	add	r2, r3
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2b02      	cmp	r3, #2
 8003cec:	d105      	bne.n	8003cfa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d002      	beq.n	8003cfa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	1c5a      	adds	r2, r3, #1
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003d02:	697b      	ldr	r3, [r7, #20]
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3718      	adds	r7, #24
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d018      	beq.n	8003d50 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	68da      	ldr	r2, [r3, #12]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d26:	441a      	add	r2, r3
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	68da      	ldr	r2, [r3, #12]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	429a      	cmp	r2, r3
 8003d36:	d303      	bcc.n	8003d40 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	68d9      	ldr	r1, [r3, #12]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d48:	461a      	mov	r2, r3
 8003d4a:	6838      	ldr	r0, [r7, #0]
 8003d4c:	f001 ffb4 	bl	8005cb8 <memcpy>
	}
}
 8003d50:	bf00      	nop
 8003d52:	3708      	adds	r7, #8
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}

08003d58 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b084      	sub	sp, #16
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003d60:	f001 fc78 	bl	8005654 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003d6a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003d6c:	e011      	b.n	8003d92 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d012      	beq.n	8003d9c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	3324      	adds	r3, #36	; 0x24
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f000 fd50 	bl	8004820 <xTaskRemoveFromEventList>
 8003d80:	4603      	mov	r3, r0
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d001      	beq.n	8003d8a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003d86:	f000 fe27 	bl	80049d8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003d8a:	7bfb      	ldrb	r3, [r7, #15]
 8003d8c:	3b01      	subs	r3, #1
 8003d8e:	b2db      	uxtb	r3, r3
 8003d90:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003d92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	dce9      	bgt.n	8003d6e <prvUnlockQueue+0x16>
 8003d9a:	e000      	b.n	8003d9e <prvUnlockQueue+0x46>
					break;
 8003d9c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	22ff      	movs	r2, #255	; 0xff
 8003da2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003da6:	f001 fc85 	bl	80056b4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003daa:	f001 fc53 	bl	8005654 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003db4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003db6:	e011      	b.n	8003ddc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	691b      	ldr	r3, [r3, #16]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d012      	beq.n	8003de6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	3310      	adds	r3, #16
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f000 fd2b 	bl	8004820 <xTaskRemoveFromEventList>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d001      	beq.n	8003dd4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003dd0:	f000 fe02 	bl	80049d8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003dd4:	7bbb      	ldrb	r3, [r7, #14]
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003ddc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	dce9      	bgt.n	8003db8 <prvUnlockQueue+0x60>
 8003de4:	e000      	b.n	8003de8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003de6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	22ff      	movs	r2, #255	; 0xff
 8003dec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003df0:	f001 fc60 	bl	80056b4 <vPortExitCritical>
}
 8003df4:	bf00      	nop
 8003df6:	3710      	adds	r7, #16
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}

08003dfc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b084      	sub	sp, #16
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003e04:	f001 fc26 	bl	8005654 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d102      	bne.n	8003e16 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003e10:	2301      	movs	r3, #1
 8003e12:	60fb      	str	r3, [r7, #12]
 8003e14:	e001      	b.n	8003e1a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003e16:	2300      	movs	r3, #0
 8003e18:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003e1a:	f001 fc4b 	bl	80056b4 <vPortExitCritical>

	return xReturn;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3710      	adds	r7, #16
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b084      	sub	sp, #16
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003e30:	f001 fc10 	bl	8005654 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d102      	bne.n	8003e46 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003e40:	2301      	movs	r3, #1
 8003e42:	60fb      	str	r3, [r7, #12]
 8003e44:	e001      	b.n	8003e4a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003e46:	2300      	movs	r3, #0
 8003e48:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003e4a:	f001 fc33 	bl	80056b4 <vPortExitCritical>

	return xReturn;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3710      	adds	r7, #16
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}

08003e58 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003e58:	b480      	push	{r7}
 8003e5a:	b085      	sub	sp, #20
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003e62:	2300      	movs	r3, #0
 8003e64:	60fb      	str	r3, [r7, #12]
 8003e66:	e014      	b.n	8003e92 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003e68:	4a0f      	ldr	r2, [pc, #60]	; (8003ea8 <vQueueAddToRegistry+0x50>)
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d10b      	bne.n	8003e8c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003e74:	490c      	ldr	r1, [pc, #48]	; (8003ea8 <vQueueAddToRegistry+0x50>)
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	683a      	ldr	r2, [r7, #0]
 8003e7a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003e7e:	4a0a      	ldr	r2, [pc, #40]	; (8003ea8 <vQueueAddToRegistry+0x50>)
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	00db      	lsls	r3, r3, #3
 8003e84:	4413      	add	r3, r2
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003e8a:	e006      	b.n	8003e9a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	3301      	adds	r3, #1
 8003e90:	60fb      	str	r3, [r7, #12]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2b07      	cmp	r3, #7
 8003e96:	d9e7      	bls.n	8003e68 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003e98:	bf00      	nop
 8003e9a:	bf00      	nop
 8003e9c:	3714      	adds	r7, #20
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop
 8003ea8:	200008ec 	.word	0x200008ec

08003eac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b086      	sub	sp, #24
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	60f8      	str	r0, [r7, #12]
 8003eb4:	60b9      	str	r1, [r7, #8]
 8003eb6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003ebc:	f001 fbca 	bl	8005654 <vPortEnterCritical>
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003ec6:	b25b      	sxtb	r3, r3
 8003ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ecc:	d103      	bne.n	8003ed6 <vQueueWaitForMessageRestricted+0x2a>
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003edc:	b25b      	sxtb	r3, r3
 8003ede:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ee2:	d103      	bne.n	8003eec <vQueueWaitForMessageRestricted+0x40>
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003eec:	f001 fbe2 	bl	80056b4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d106      	bne.n	8003f06 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	3324      	adds	r3, #36	; 0x24
 8003efc:	687a      	ldr	r2, [r7, #4]
 8003efe:	68b9      	ldr	r1, [r7, #8]
 8003f00:	4618      	mov	r0, r3
 8003f02:	f000 fc61 	bl	80047c8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003f06:	6978      	ldr	r0, [r7, #20]
 8003f08:	f7ff ff26 	bl	8003d58 <prvUnlockQueue>
	}
 8003f0c:	bf00      	nop
 8003f0e:	3718      	adds	r7, #24
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b08e      	sub	sp, #56	; 0x38
 8003f18:	af04      	add	r7, sp, #16
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	60b9      	str	r1, [r7, #8]
 8003f1e:	607a      	str	r2, [r7, #4]
 8003f20:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003f22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d10a      	bne.n	8003f3e <xTaskCreateStatic+0x2a>
	__asm volatile
 8003f28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f2c:	f383 8811 	msr	BASEPRI, r3
 8003f30:	f3bf 8f6f 	isb	sy
 8003f34:	f3bf 8f4f 	dsb	sy
 8003f38:	623b      	str	r3, [r7, #32]
}
 8003f3a:	bf00      	nop
 8003f3c:	e7fe      	b.n	8003f3c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003f3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d10a      	bne.n	8003f5a <xTaskCreateStatic+0x46>
	__asm volatile
 8003f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f48:	f383 8811 	msr	BASEPRI, r3
 8003f4c:	f3bf 8f6f 	isb	sy
 8003f50:	f3bf 8f4f 	dsb	sy
 8003f54:	61fb      	str	r3, [r7, #28]
}
 8003f56:	bf00      	nop
 8003f58:	e7fe      	b.n	8003f58 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003f5a:	23bc      	movs	r3, #188	; 0xbc
 8003f5c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	2bbc      	cmp	r3, #188	; 0xbc
 8003f62:	d00a      	beq.n	8003f7a <xTaskCreateStatic+0x66>
	__asm volatile
 8003f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f68:	f383 8811 	msr	BASEPRI, r3
 8003f6c:	f3bf 8f6f 	isb	sy
 8003f70:	f3bf 8f4f 	dsb	sy
 8003f74:	61bb      	str	r3, [r7, #24]
}
 8003f76:	bf00      	nop
 8003f78:	e7fe      	b.n	8003f78 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003f7a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003f7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d01e      	beq.n	8003fc0 <xTaskCreateStatic+0xac>
 8003f82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d01b      	beq.n	8003fc0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003f88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f8a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f8e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003f90:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f94:	2202      	movs	r2, #2
 8003f96:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	9303      	str	r3, [sp, #12]
 8003f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa0:	9302      	str	r3, [sp, #8]
 8003fa2:	f107 0314 	add.w	r3, r7, #20
 8003fa6:	9301      	str	r3, [sp, #4]
 8003fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003faa:	9300      	str	r3, [sp, #0]
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	687a      	ldr	r2, [r7, #4]
 8003fb0:	68b9      	ldr	r1, [r7, #8]
 8003fb2:	68f8      	ldr	r0, [r7, #12]
 8003fb4:	f000 f850 	bl	8004058 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003fb8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003fba:	f000 f8f3 	bl	80041a4 <prvAddNewTaskToReadyList>
 8003fbe:	e001      	b.n	8003fc4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003fc4:	697b      	ldr	r3, [r7, #20]
	}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3728      	adds	r7, #40	; 0x28
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}

08003fce <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003fce:	b580      	push	{r7, lr}
 8003fd0:	b08c      	sub	sp, #48	; 0x30
 8003fd2:	af04      	add	r7, sp, #16
 8003fd4:	60f8      	str	r0, [r7, #12]
 8003fd6:	60b9      	str	r1, [r7, #8]
 8003fd8:	603b      	str	r3, [r7, #0]
 8003fda:	4613      	mov	r3, r2
 8003fdc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003fde:	88fb      	ldrh	r3, [r7, #6]
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f001 fc58 	bl	8005898 <pvPortMalloc>
 8003fe8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d00e      	beq.n	800400e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003ff0:	20bc      	movs	r0, #188	; 0xbc
 8003ff2:	f001 fc51 	bl	8005898 <pvPortMalloc>
 8003ff6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d003      	beq.n	8004006 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	697a      	ldr	r2, [r7, #20]
 8004002:	631a      	str	r2, [r3, #48]	; 0x30
 8004004:	e005      	b.n	8004012 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004006:	6978      	ldr	r0, [r7, #20]
 8004008:	f001 fd12 	bl	8005a30 <vPortFree>
 800400c:	e001      	b.n	8004012 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800400e:	2300      	movs	r3, #0
 8004010:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004012:	69fb      	ldr	r3, [r7, #28]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d017      	beq.n	8004048 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004018:	69fb      	ldr	r3, [r7, #28]
 800401a:	2200      	movs	r2, #0
 800401c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004020:	88fa      	ldrh	r2, [r7, #6]
 8004022:	2300      	movs	r3, #0
 8004024:	9303      	str	r3, [sp, #12]
 8004026:	69fb      	ldr	r3, [r7, #28]
 8004028:	9302      	str	r3, [sp, #8]
 800402a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800402c:	9301      	str	r3, [sp, #4]
 800402e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004030:	9300      	str	r3, [sp, #0]
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	68b9      	ldr	r1, [r7, #8]
 8004036:	68f8      	ldr	r0, [r7, #12]
 8004038:	f000 f80e 	bl	8004058 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800403c:	69f8      	ldr	r0, [r7, #28]
 800403e:	f000 f8b1 	bl	80041a4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004042:	2301      	movs	r3, #1
 8004044:	61bb      	str	r3, [r7, #24]
 8004046:	e002      	b.n	800404e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004048:	f04f 33ff 	mov.w	r3, #4294967295
 800404c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800404e:	69bb      	ldr	r3, [r7, #24]
	}
 8004050:	4618      	mov	r0, r3
 8004052:	3720      	adds	r7, #32
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}

08004058 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b088      	sub	sp, #32
 800405c:	af00      	add	r7, sp, #0
 800405e:	60f8      	str	r0, [r7, #12]
 8004060:	60b9      	str	r1, [r7, #8]
 8004062:	607a      	str	r2, [r7, #4]
 8004064:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004068:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	461a      	mov	r2, r3
 8004070:	21a5      	movs	r1, #165	; 0xa5
 8004072:	f001 fe2f 	bl	8005cd4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004078:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004080:	3b01      	subs	r3, #1
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	4413      	add	r3, r2
 8004086:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004088:	69bb      	ldr	r3, [r7, #24]
 800408a:	f023 0307 	bic.w	r3, r3, #7
 800408e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004090:	69bb      	ldr	r3, [r7, #24]
 8004092:	f003 0307 	and.w	r3, r3, #7
 8004096:	2b00      	cmp	r3, #0
 8004098:	d00a      	beq.n	80040b0 <prvInitialiseNewTask+0x58>
	__asm volatile
 800409a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800409e:	f383 8811 	msr	BASEPRI, r3
 80040a2:	f3bf 8f6f 	isb	sy
 80040a6:	f3bf 8f4f 	dsb	sy
 80040aa:	617b      	str	r3, [r7, #20]
}
 80040ac:	bf00      	nop
 80040ae:	e7fe      	b.n	80040ae <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d01f      	beq.n	80040f6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80040b6:	2300      	movs	r3, #0
 80040b8:	61fb      	str	r3, [r7, #28]
 80040ba:	e012      	b.n	80040e2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80040bc:	68ba      	ldr	r2, [r7, #8]
 80040be:	69fb      	ldr	r3, [r7, #28]
 80040c0:	4413      	add	r3, r2
 80040c2:	7819      	ldrb	r1, [r3, #0]
 80040c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040c6:	69fb      	ldr	r3, [r7, #28]
 80040c8:	4413      	add	r3, r2
 80040ca:	3334      	adds	r3, #52	; 0x34
 80040cc:	460a      	mov	r2, r1
 80040ce:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80040d0:	68ba      	ldr	r2, [r7, #8]
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	4413      	add	r3, r2
 80040d6:	781b      	ldrb	r3, [r3, #0]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d006      	beq.n	80040ea <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80040dc:	69fb      	ldr	r3, [r7, #28]
 80040de:	3301      	adds	r3, #1
 80040e0:	61fb      	str	r3, [r7, #28]
 80040e2:	69fb      	ldr	r3, [r7, #28]
 80040e4:	2b0f      	cmp	r3, #15
 80040e6:	d9e9      	bls.n	80040bc <prvInitialiseNewTask+0x64>
 80040e8:	e000      	b.n	80040ec <prvInitialiseNewTask+0x94>
			{
				break;
 80040ea:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80040ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040ee:	2200      	movs	r2, #0
 80040f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80040f4:	e003      	b.n	80040fe <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80040f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040f8:	2200      	movs	r2, #0
 80040fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80040fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004100:	2b37      	cmp	r3, #55	; 0x37
 8004102:	d901      	bls.n	8004108 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004104:	2337      	movs	r3, #55	; 0x37
 8004106:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800410a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800410c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800410e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004110:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004112:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004116:	2200      	movs	r2, #0
 8004118:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800411a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800411c:	3304      	adds	r3, #4
 800411e:	4618      	mov	r0, r3
 8004120:	f7ff f978 	bl	8003414 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004126:	3318      	adds	r3, #24
 8004128:	4618      	mov	r0, r3
 800412a:	f7ff f973 	bl	8003414 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800412e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004130:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004132:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004136:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800413a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800413c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800413e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004140:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004142:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004146:	2200      	movs	r2, #0
 8004148:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800414c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800414e:	2200      	movs	r2, #0
 8004150:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004156:	3354      	adds	r3, #84	; 0x54
 8004158:	2260      	movs	r2, #96	; 0x60
 800415a:	2100      	movs	r1, #0
 800415c:	4618      	mov	r0, r3
 800415e:	f001 fdb9 	bl	8005cd4 <memset>
 8004162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004164:	4a0c      	ldr	r2, [pc, #48]	; (8004198 <prvInitialiseNewTask+0x140>)
 8004166:	659a      	str	r2, [r3, #88]	; 0x58
 8004168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800416a:	4a0c      	ldr	r2, [pc, #48]	; (800419c <prvInitialiseNewTask+0x144>)
 800416c:	65da      	str	r2, [r3, #92]	; 0x5c
 800416e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004170:	4a0b      	ldr	r2, [pc, #44]	; (80041a0 <prvInitialiseNewTask+0x148>)
 8004172:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004174:	683a      	ldr	r2, [r7, #0]
 8004176:	68f9      	ldr	r1, [r7, #12]
 8004178:	69b8      	ldr	r0, [r7, #24]
 800417a:	f001 f941 	bl	8005400 <pxPortInitialiseStack>
 800417e:	4602      	mov	r2, r0
 8004180:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004182:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004186:	2b00      	cmp	r3, #0
 8004188:	d002      	beq.n	8004190 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800418a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800418c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800418e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004190:	bf00      	nop
 8004192:	3720      	adds	r7, #32
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}
 8004198:	08005f3c 	.word	0x08005f3c
 800419c:	08005f5c 	.word	0x08005f5c
 80041a0:	08005f1c 	.word	0x08005f1c

080041a4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b082      	sub	sp, #8
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80041ac:	f001 fa52 	bl	8005654 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80041b0:	4b2d      	ldr	r3, [pc, #180]	; (8004268 <prvAddNewTaskToReadyList+0xc4>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	3301      	adds	r3, #1
 80041b6:	4a2c      	ldr	r2, [pc, #176]	; (8004268 <prvAddNewTaskToReadyList+0xc4>)
 80041b8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80041ba:	4b2c      	ldr	r3, [pc, #176]	; (800426c <prvAddNewTaskToReadyList+0xc8>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d109      	bne.n	80041d6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80041c2:	4a2a      	ldr	r2, [pc, #168]	; (800426c <prvAddNewTaskToReadyList+0xc8>)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80041c8:	4b27      	ldr	r3, [pc, #156]	; (8004268 <prvAddNewTaskToReadyList+0xc4>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d110      	bne.n	80041f2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80041d0:	f000 fc26 	bl	8004a20 <prvInitialiseTaskLists>
 80041d4:	e00d      	b.n	80041f2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80041d6:	4b26      	ldr	r3, [pc, #152]	; (8004270 <prvAddNewTaskToReadyList+0xcc>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d109      	bne.n	80041f2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80041de:	4b23      	ldr	r3, [pc, #140]	; (800426c <prvAddNewTaskToReadyList+0xc8>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e8:	429a      	cmp	r2, r3
 80041ea:	d802      	bhi.n	80041f2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80041ec:	4a1f      	ldr	r2, [pc, #124]	; (800426c <prvAddNewTaskToReadyList+0xc8>)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80041f2:	4b20      	ldr	r3, [pc, #128]	; (8004274 <prvAddNewTaskToReadyList+0xd0>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	3301      	adds	r3, #1
 80041f8:	4a1e      	ldr	r2, [pc, #120]	; (8004274 <prvAddNewTaskToReadyList+0xd0>)
 80041fa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80041fc:	4b1d      	ldr	r3, [pc, #116]	; (8004274 <prvAddNewTaskToReadyList+0xd0>)
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004208:	4b1b      	ldr	r3, [pc, #108]	; (8004278 <prvAddNewTaskToReadyList+0xd4>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	429a      	cmp	r2, r3
 800420e:	d903      	bls.n	8004218 <prvAddNewTaskToReadyList+0x74>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004214:	4a18      	ldr	r2, [pc, #96]	; (8004278 <prvAddNewTaskToReadyList+0xd4>)
 8004216:	6013      	str	r3, [r2, #0]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800421c:	4613      	mov	r3, r2
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	4413      	add	r3, r2
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	4a15      	ldr	r2, [pc, #84]	; (800427c <prvAddNewTaskToReadyList+0xd8>)
 8004226:	441a      	add	r2, r3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	3304      	adds	r3, #4
 800422c:	4619      	mov	r1, r3
 800422e:	4610      	mov	r0, r2
 8004230:	f7ff f8fd 	bl	800342e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004234:	f001 fa3e 	bl	80056b4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004238:	4b0d      	ldr	r3, [pc, #52]	; (8004270 <prvAddNewTaskToReadyList+0xcc>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d00e      	beq.n	800425e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004240:	4b0a      	ldr	r3, [pc, #40]	; (800426c <prvAddNewTaskToReadyList+0xc8>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800424a:	429a      	cmp	r2, r3
 800424c:	d207      	bcs.n	800425e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800424e:	4b0c      	ldr	r3, [pc, #48]	; (8004280 <prvAddNewTaskToReadyList+0xdc>)
 8004250:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004254:	601a      	str	r2, [r3, #0]
 8004256:	f3bf 8f4f 	dsb	sy
 800425a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800425e:	bf00      	nop
 8004260:	3708      	adds	r7, #8
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	20000e00 	.word	0x20000e00
 800426c:	2000092c 	.word	0x2000092c
 8004270:	20000e0c 	.word	0x20000e0c
 8004274:	20000e1c 	.word	0x20000e1c
 8004278:	20000e08 	.word	0x20000e08
 800427c:	20000930 	.word	0x20000930
 8004280:	e000ed04 	.word	0xe000ed04

08004284 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800428c:	2300      	movs	r3, #0
 800428e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d017      	beq.n	80042c6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004296:	4b13      	ldr	r3, [pc, #76]	; (80042e4 <vTaskDelay+0x60>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d00a      	beq.n	80042b4 <vTaskDelay+0x30>
	__asm volatile
 800429e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042a2:	f383 8811 	msr	BASEPRI, r3
 80042a6:	f3bf 8f6f 	isb	sy
 80042aa:	f3bf 8f4f 	dsb	sy
 80042ae:	60bb      	str	r3, [r7, #8]
}
 80042b0:	bf00      	nop
 80042b2:	e7fe      	b.n	80042b2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80042b4:	f000 f88a 	bl	80043cc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80042b8:	2100      	movs	r1, #0
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f000 fcfe 	bl	8004cbc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80042c0:	f000 f892 	bl	80043e8 <xTaskResumeAll>
 80042c4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d107      	bne.n	80042dc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80042cc:	4b06      	ldr	r3, [pc, #24]	; (80042e8 <vTaskDelay+0x64>)
 80042ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042d2:	601a      	str	r2, [r3, #0]
 80042d4:	f3bf 8f4f 	dsb	sy
 80042d8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80042dc:	bf00      	nop
 80042de:	3710      	adds	r7, #16
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}
 80042e4:	20000e28 	.word	0x20000e28
 80042e8:	e000ed04 	.word	0xe000ed04

080042ec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b08a      	sub	sp, #40	; 0x28
 80042f0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80042f2:	2300      	movs	r3, #0
 80042f4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80042f6:	2300      	movs	r3, #0
 80042f8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80042fa:	463a      	mov	r2, r7
 80042fc:	1d39      	adds	r1, r7, #4
 80042fe:	f107 0308 	add.w	r3, r7, #8
 8004302:	4618      	mov	r0, r3
 8004304:	f7ff f832 	bl	800336c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004308:	6839      	ldr	r1, [r7, #0]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	68ba      	ldr	r2, [r7, #8]
 800430e:	9202      	str	r2, [sp, #8]
 8004310:	9301      	str	r3, [sp, #4]
 8004312:	2300      	movs	r3, #0
 8004314:	9300      	str	r3, [sp, #0]
 8004316:	2300      	movs	r3, #0
 8004318:	460a      	mov	r2, r1
 800431a:	4924      	ldr	r1, [pc, #144]	; (80043ac <vTaskStartScheduler+0xc0>)
 800431c:	4824      	ldr	r0, [pc, #144]	; (80043b0 <vTaskStartScheduler+0xc4>)
 800431e:	f7ff fdf9 	bl	8003f14 <xTaskCreateStatic>
 8004322:	4603      	mov	r3, r0
 8004324:	4a23      	ldr	r2, [pc, #140]	; (80043b4 <vTaskStartScheduler+0xc8>)
 8004326:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004328:	4b22      	ldr	r3, [pc, #136]	; (80043b4 <vTaskStartScheduler+0xc8>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d002      	beq.n	8004336 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004330:	2301      	movs	r3, #1
 8004332:	617b      	str	r3, [r7, #20]
 8004334:	e001      	b.n	800433a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004336:	2300      	movs	r3, #0
 8004338:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	2b01      	cmp	r3, #1
 800433e:	d102      	bne.n	8004346 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004340:	f000 fd10 	bl	8004d64 <xTimerCreateTimerTask>
 8004344:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	2b01      	cmp	r3, #1
 800434a:	d11b      	bne.n	8004384 <vTaskStartScheduler+0x98>
	__asm volatile
 800434c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004350:	f383 8811 	msr	BASEPRI, r3
 8004354:	f3bf 8f6f 	isb	sy
 8004358:	f3bf 8f4f 	dsb	sy
 800435c:	613b      	str	r3, [r7, #16]
}
 800435e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004360:	4b15      	ldr	r3, [pc, #84]	; (80043b8 <vTaskStartScheduler+0xcc>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	3354      	adds	r3, #84	; 0x54
 8004366:	4a15      	ldr	r2, [pc, #84]	; (80043bc <vTaskStartScheduler+0xd0>)
 8004368:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800436a:	4b15      	ldr	r3, [pc, #84]	; (80043c0 <vTaskStartScheduler+0xd4>)
 800436c:	f04f 32ff 	mov.w	r2, #4294967295
 8004370:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004372:	4b14      	ldr	r3, [pc, #80]	; (80043c4 <vTaskStartScheduler+0xd8>)
 8004374:	2201      	movs	r2, #1
 8004376:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004378:	4b13      	ldr	r3, [pc, #76]	; (80043c8 <vTaskStartScheduler+0xdc>)
 800437a:	2200      	movs	r2, #0
 800437c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800437e:	f001 f8c7 	bl	8005510 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004382:	e00e      	b.n	80043a2 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	f1b3 3fff 	cmp.w	r3, #4294967295
 800438a:	d10a      	bne.n	80043a2 <vTaskStartScheduler+0xb6>
	__asm volatile
 800438c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004390:	f383 8811 	msr	BASEPRI, r3
 8004394:	f3bf 8f6f 	isb	sy
 8004398:	f3bf 8f4f 	dsb	sy
 800439c:	60fb      	str	r3, [r7, #12]
}
 800439e:	bf00      	nop
 80043a0:	e7fe      	b.n	80043a0 <vTaskStartScheduler+0xb4>
}
 80043a2:	bf00      	nop
 80043a4:	3718      	adds	r7, #24
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
 80043aa:	bf00      	nop
 80043ac:	08005ea4 	.word	0x08005ea4
 80043b0:	080049f1 	.word	0x080049f1
 80043b4:	20000e24 	.word	0x20000e24
 80043b8:	2000092c 	.word	0x2000092c
 80043bc:	20000010 	.word	0x20000010
 80043c0:	20000e20 	.word	0x20000e20
 80043c4:	20000e0c 	.word	0x20000e0c
 80043c8:	20000e04 	.word	0x20000e04

080043cc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80043cc:	b480      	push	{r7}
 80043ce:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80043d0:	4b04      	ldr	r3, [pc, #16]	; (80043e4 <vTaskSuspendAll+0x18>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	3301      	adds	r3, #1
 80043d6:	4a03      	ldr	r2, [pc, #12]	; (80043e4 <vTaskSuspendAll+0x18>)
 80043d8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80043da:	bf00      	nop
 80043dc:	46bd      	mov	sp, r7
 80043de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e2:	4770      	bx	lr
 80043e4:	20000e28 	.word	0x20000e28

080043e8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80043ee:	2300      	movs	r3, #0
 80043f0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80043f2:	2300      	movs	r3, #0
 80043f4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80043f6:	4b42      	ldr	r3, [pc, #264]	; (8004500 <xTaskResumeAll+0x118>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d10a      	bne.n	8004414 <xTaskResumeAll+0x2c>
	__asm volatile
 80043fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004402:	f383 8811 	msr	BASEPRI, r3
 8004406:	f3bf 8f6f 	isb	sy
 800440a:	f3bf 8f4f 	dsb	sy
 800440e:	603b      	str	r3, [r7, #0]
}
 8004410:	bf00      	nop
 8004412:	e7fe      	b.n	8004412 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004414:	f001 f91e 	bl	8005654 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004418:	4b39      	ldr	r3, [pc, #228]	; (8004500 <xTaskResumeAll+0x118>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	3b01      	subs	r3, #1
 800441e:	4a38      	ldr	r2, [pc, #224]	; (8004500 <xTaskResumeAll+0x118>)
 8004420:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004422:	4b37      	ldr	r3, [pc, #220]	; (8004500 <xTaskResumeAll+0x118>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d162      	bne.n	80044f0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800442a:	4b36      	ldr	r3, [pc, #216]	; (8004504 <xTaskResumeAll+0x11c>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d05e      	beq.n	80044f0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004432:	e02f      	b.n	8004494 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004434:	4b34      	ldr	r3, [pc, #208]	; (8004508 <xTaskResumeAll+0x120>)
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	68db      	ldr	r3, [r3, #12]
 800443a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	3318      	adds	r3, #24
 8004440:	4618      	mov	r0, r3
 8004442:	f7ff f851 	bl	80034e8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	3304      	adds	r3, #4
 800444a:	4618      	mov	r0, r3
 800444c:	f7ff f84c 	bl	80034e8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004454:	4b2d      	ldr	r3, [pc, #180]	; (800450c <xTaskResumeAll+0x124>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	429a      	cmp	r2, r3
 800445a:	d903      	bls.n	8004464 <xTaskResumeAll+0x7c>
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004460:	4a2a      	ldr	r2, [pc, #168]	; (800450c <xTaskResumeAll+0x124>)
 8004462:	6013      	str	r3, [r2, #0]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004468:	4613      	mov	r3, r2
 800446a:	009b      	lsls	r3, r3, #2
 800446c:	4413      	add	r3, r2
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	4a27      	ldr	r2, [pc, #156]	; (8004510 <xTaskResumeAll+0x128>)
 8004472:	441a      	add	r2, r3
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	3304      	adds	r3, #4
 8004478:	4619      	mov	r1, r3
 800447a:	4610      	mov	r0, r2
 800447c:	f7fe ffd7 	bl	800342e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004484:	4b23      	ldr	r3, [pc, #140]	; (8004514 <xTaskResumeAll+0x12c>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800448a:	429a      	cmp	r2, r3
 800448c:	d302      	bcc.n	8004494 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800448e:	4b22      	ldr	r3, [pc, #136]	; (8004518 <xTaskResumeAll+0x130>)
 8004490:	2201      	movs	r2, #1
 8004492:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004494:	4b1c      	ldr	r3, [pc, #112]	; (8004508 <xTaskResumeAll+0x120>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d1cb      	bne.n	8004434 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d001      	beq.n	80044a6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80044a2:	f000 fb5f 	bl	8004b64 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80044a6:	4b1d      	ldr	r3, [pc, #116]	; (800451c <xTaskResumeAll+0x134>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d010      	beq.n	80044d4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80044b2:	f000 f847 	bl	8004544 <xTaskIncrementTick>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d002      	beq.n	80044c2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80044bc:	4b16      	ldr	r3, [pc, #88]	; (8004518 <xTaskResumeAll+0x130>)
 80044be:	2201      	movs	r2, #1
 80044c0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	3b01      	subs	r3, #1
 80044c6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d1f1      	bne.n	80044b2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80044ce:	4b13      	ldr	r3, [pc, #76]	; (800451c <xTaskResumeAll+0x134>)
 80044d0:	2200      	movs	r2, #0
 80044d2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80044d4:	4b10      	ldr	r3, [pc, #64]	; (8004518 <xTaskResumeAll+0x130>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d009      	beq.n	80044f0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80044dc:	2301      	movs	r3, #1
 80044de:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80044e0:	4b0f      	ldr	r3, [pc, #60]	; (8004520 <xTaskResumeAll+0x138>)
 80044e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044e6:	601a      	str	r2, [r3, #0]
 80044e8:	f3bf 8f4f 	dsb	sy
 80044ec:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80044f0:	f001 f8e0 	bl	80056b4 <vPortExitCritical>

	return xAlreadyYielded;
 80044f4:	68bb      	ldr	r3, [r7, #8]
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3710      	adds	r7, #16
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop
 8004500:	20000e28 	.word	0x20000e28
 8004504:	20000e00 	.word	0x20000e00
 8004508:	20000dc0 	.word	0x20000dc0
 800450c:	20000e08 	.word	0x20000e08
 8004510:	20000930 	.word	0x20000930
 8004514:	2000092c 	.word	0x2000092c
 8004518:	20000e14 	.word	0x20000e14
 800451c:	20000e10 	.word	0x20000e10
 8004520:	e000ed04 	.word	0xe000ed04

08004524 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004524:	b480      	push	{r7}
 8004526:	b083      	sub	sp, #12
 8004528:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800452a:	4b05      	ldr	r3, [pc, #20]	; (8004540 <xTaskGetTickCount+0x1c>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004530:	687b      	ldr	r3, [r7, #4]
}
 8004532:	4618      	mov	r0, r3
 8004534:	370c      	adds	r7, #12
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr
 800453e:	bf00      	nop
 8004540:	20000e04 	.word	0x20000e04

08004544 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b086      	sub	sp, #24
 8004548:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800454a:	2300      	movs	r3, #0
 800454c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800454e:	4b4f      	ldr	r3, [pc, #316]	; (800468c <xTaskIncrementTick+0x148>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	2b00      	cmp	r3, #0
 8004554:	f040 808f 	bne.w	8004676 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004558:	4b4d      	ldr	r3, [pc, #308]	; (8004690 <xTaskIncrementTick+0x14c>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	3301      	adds	r3, #1
 800455e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004560:	4a4b      	ldr	r2, [pc, #300]	; (8004690 <xTaskIncrementTick+0x14c>)
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d120      	bne.n	80045ae <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800456c:	4b49      	ldr	r3, [pc, #292]	; (8004694 <xTaskIncrementTick+0x150>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00a      	beq.n	800458c <xTaskIncrementTick+0x48>
	__asm volatile
 8004576:	f04f 0350 	mov.w	r3, #80	; 0x50
 800457a:	f383 8811 	msr	BASEPRI, r3
 800457e:	f3bf 8f6f 	isb	sy
 8004582:	f3bf 8f4f 	dsb	sy
 8004586:	603b      	str	r3, [r7, #0]
}
 8004588:	bf00      	nop
 800458a:	e7fe      	b.n	800458a <xTaskIncrementTick+0x46>
 800458c:	4b41      	ldr	r3, [pc, #260]	; (8004694 <xTaskIncrementTick+0x150>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	60fb      	str	r3, [r7, #12]
 8004592:	4b41      	ldr	r3, [pc, #260]	; (8004698 <xTaskIncrementTick+0x154>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a3f      	ldr	r2, [pc, #252]	; (8004694 <xTaskIncrementTick+0x150>)
 8004598:	6013      	str	r3, [r2, #0]
 800459a:	4a3f      	ldr	r2, [pc, #252]	; (8004698 <xTaskIncrementTick+0x154>)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6013      	str	r3, [r2, #0]
 80045a0:	4b3e      	ldr	r3, [pc, #248]	; (800469c <xTaskIncrementTick+0x158>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	3301      	adds	r3, #1
 80045a6:	4a3d      	ldr	r2, [pc, #244]	; (800469c <xTaskIncrementTick+0x158>)
 80045a8:	6013      	str	r3, [r2, #0]
 80045aa:	f000 fadb 	bl	8004b64 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80045ae:	4b3c      	ldr	r3, [pc, #240]	; (80046a0 <xTaskIncrementTick+0x15c>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	693a      	ldr	r2, [r7, #16]
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d349      	bcc.n	800464c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80045b8:	4b36      	ldr	r3, [pc, #216]	; (8004694 <xTaskIncrementTick+0x150>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d104      	bne.n	80045cc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045c2:	4b37      	ldr	r3, [pc, #220]	; (80046a0 <xTaskIncrementTick+0x15c>)
 80045c4:	f04f 32ff 	mov.w	r2, #4294967295
 80045c8:	601a      	str	r2, [r3, #0]
					break;
 80045ca:	e03f      	b.n	800464c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045cc:	4b31      	ldr	r3, [pc, #196]	; (8004694 <xTaskIncrementTick+0x150>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	68db      	ldr	r3, [r3, #12]
 80045d4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80045dc:	693a      	ldr	r2, [r7, #16]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	429a      	cmp	r2, r3
 80045e2:	d203      	bcs.n	80045ec <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80045e4:	4a2e      	ldr	r2, [pc, #184]	; (80046a0 <xTaskIncrementTick+0x15c>)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80045ea:	e02f      	b.n	800464c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	3304      	adds	r3, #4
 80045f0:	4618      	mov	r0, r3
 80045f2:	f7fe ff79 	bl	80034e8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d004      	beq.n	8004608 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	3318      	adds	r3, #24
 8004602:	4618      	mov	r0, r3
 8004604:	f7fe ff70 	bl	80034e8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800460c:	4b25      	ldr	r3, [pc, #148]	; (80046a4 <xTaskIncrementTick+0x160>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	429a      	cmp	r2, r3
 8004612:	d903      	bls.n	800461c <xTaskIncrementTick+0xd8>
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004618:	4a22      	ldr	r2, [pc, #136]	; (80046a4 <xTaskIncrementTick+0x160>)
 800461a:	6013      	str	r3, [r2, #0]
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004620:	4613      	mov	r3, r2
 8004622:	009b      	lsls	r3, r3, #2
 8004624:	4413      	add	r3, r2
 8004626:	009b      	lsls	r3, r3, #2
 8004628:	4a1f      	ldr	r2, [pc, #124]	; (80046a8 <xTaskIncrementTick+0x164>)
 800462a:	441a      	add	r2, r3
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	3304      	adds	r3, #4
 8004630:	4619      	mov	r1, r3
 8004632:	4610      	mov	r0, r2
 8004634:	f7fe fefb 	bl	800342e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800463c:	4b1b      	ldr	r3, [pc, #108]	; (80046ac <xTaskIncrementTick+0x168>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004642:	429a      	cmp	r2, r3
 8004644:	d3b8      	bcc.n	80045b8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004646:	2301      	movs	r3, #1
 8004648:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800464a:	e7b5      	b.n	80045b8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800464c:	4b17      	ldr	r3, [pc, #92]	; (80046ac <xTaskIncrementTick+0x168>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004652:	4915      	ldr	r1, [pc, #84]	; (80046a8 <xTaskIncrementTick+0x164>)
 8004654:	4613      	mov	r3, r2
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	4413      	add	r3, r2
 800465a:	009b      	lsls	r3, r3, #2
 800465c:	440b      	add	r3, r1
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	2b01      	cmp	r3, #1
 8004662:	d901      	bls.n	8004668 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004664:	2301      	movs	r3, #1
 8004666:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004668:	4b11      	ldr	r3, [pc, #68]	; (80046b0 <xTaskIncrementTick+0x16c>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d007      	beq.n	8004680 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8004670:	2301      	movs	r3, #1
 8004672:	617b      	str	r3, [r7, #20]
 8004674:	e004      	b.n	8004680 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004676:	4b0f      	ldr	r3, [pc, #60]	; (80046b4 <xTaskIncrementTick+0x170>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	3301      	adds	r3, #1
 800467c:	4a0d      	ldr	r2, [pc, #52]	; (80046b4 <xTaskIncrementTick+0x170>)
 800467e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004680:	697b      	ldr	r3, [r7, #20]
}
 8004682:	4618      	mov	r0, r3
 8004684:	3718      	adds	r7, #24
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	20000e28 	.word	0x20000e28
 8004690:	20000e04 	.word	0x20000e04
 8004694:	20000db8 	.word	0x20000db8
 8004698:	20000dbc 	.word	0x20000dbc
 800469c:	20000e18 	.word	0x20000e18
 80046a0:	20000e20 	.word	0x20000e20
 80046a4:	20000e08 	.word	0x20000e08
 80046a8:	20000930 	.word	0x20000930
 80046ac:	2000092c 	.word	0x2000092c
 80046b0:	20000e14 	.word	0x20000e14
 80046b4:	20000e10 	.word	0x20000e10

080046b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80046b8:	b480      	push	{r7}
 80046ba:	b085      	sub	sp, #20
 80046bc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80046be:	4b2a      	ldr	r3, [pc, #168]	; (8004768 <vTaskSwitchContext+0xb0>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d003      	beq.n	80046ce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80046c6:	4b29      	ldr	r3, [pc, #164]	; (800476c <vTaskSwitchContext+0xb4>)
 80046c8:	2201      	movs	r2, #1
 80046ca:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80046cc:	e046      	b.n	800475c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80046ce:	4b27      	ldr	r3, [pc, #156]	; (800476c <vTaskSwitchContext+0xb4>)
 80046d0:	2200      	movs	r2, #0
 80046d2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046d4:	4b26      	ldr	r3, [pc, #152]	; (8004770 <vTaskSwitchContext+0xb8>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	60fb      	str	r3, [r7, #12]
 80046da:	e010      	b.n	80046fe <vTaskSwitchContext+0x46>
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d10a      	bne.n	80046f8 <vTaskSwitchContext+0x40>
	__asm volatile
 80046e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046e6:	f383 8811 	msr	BASEPRI, r3
 80046ea:	f3bf 8f6f 	isb	sy
 80046ee:	f3bf 8f4f 	dsb	sy
 80046f2:	607b      	str	r3, [r7, #4]
}
 80046f4:	bf00      	nop
 80046f6:	e7fe      	b.n	80046f6 <vTaskSwitchContext+0x3e>
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	3b01      	subs	r3, #1
 80046fc:	60fb      	str	r3, [r7, #12]
 80046fe:	491d      	ldr	r1, [pc, #116]	; (8004774 <vTaskSwitchContext+0xbc>)
 8004700:	68fa      	ldr	r2, [r7, #12]
 8004702:	4613      	mov	r3, r2
 8004704:	009b      	lsls	r3, r3, #2
 8004706:	4413      	add	r3, r2
 8004708:	009b      	lsls	r3, r3, #2
 800470a:	440b      	add	r3, r1
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d0e4      	beq.n	80046dc <vTaskSwitchContext+0x24>
 8004712:	68fa      	ldr	r2, [r7, #12]
 8004714:	4613      	mov	r3, r2
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	4413      	add	r3, r2
 800471a:	009b      	lsls	r3, r3, #2
 800471c:	4a15      	ldr	r2, [pc, #84]	; (8004774 <vTaskSwitchContext+0xbc>)
 800471e:	4413      	add	r3, r2
 8004720:	60bb      	str	r3, [r7, #8]
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	685a      	ldr	r2, [r3, #4]
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	605a      	str	r2, [r3, #4]
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	685a      	ldr	r2, [r3, #4]
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	3308      	adds	r3, #8
 8004734:	429a      	cmp	r2, r3
 8004736:	d104      	bne.n	8004742 <vTaskSwitchContext+0x8a>
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	685a      	ldr	r2, [r3, #4]
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	605a      	str	r2, [r3, #4]
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	68db      	ldr	r3, [r3, #12]
 8004748:	4a0b      	ldr	r2, [pc, #44]	; (8004778 <vTaskSwitchContext+0xc0>)
 800474a:	6013      	str	r3, [r2, #0]
 800474c:	4a08      	ldr	r2, [pc, #32]	; (8004770 <vTaskSwitchContext+0xb8>)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004752:	4b09      	ldr	r3, [pc, #36]	; (8004778 <vTaskSwitchContext+0xc0>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	3354      	adds	r3, #84	; 0x54
 8004758:	4a08      	ldr	r2, [pc, #32]	; (800477c <vTaskSwitchContext+0xc4>)
 800475a:	6013      	str	r3, [r2, #0]
}
 800475c:	bf00      	nop
 800475e:	3714      	adds	r7, #20
 8004760:	46bd      	mov	sp, r7
 8004762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004766:	4770      	bx	lr
 8004768:	20000e28 	.word	0x20000e28
 800476c:	20000e14 	.word	0x20000e14
 8004770:	20000e08 	.word	0x20000e08
 8004774:	20000930 	.word	0x20000930
 8004778:	2000092c 	.word	0x2000092c
 800477c:	20000010 	.word	0x20000010

08004780 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b084      	sub	sp, #16
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d10a      	bne.n	80047a6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8004790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004794:	f383 8811 	msr	BASEPRI, r3
 8004798:	f3bf 8f6f 	isb	sy
 800479c:	f3bf 8f4f 	dsb	sy
 80047a0:	60fb      	str	r3, [r7, #12]
}
 80047a2:	bf00      	nop
 80047a4:	e7fe      	b.n	80047a4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80047a6:	4b07      	ldr	r3, [pc, #28]	; (80047c4 <vTaskPlaceOnEventList+0x44>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	3318      	adds	r3, #24
 80047ac:	4619      	mov	r1, r3
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f7fe fe61 	bl	8003476 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80047b4:	2101      	movs	r1, #1
 80047b6:	6838      	ldr	r0, [r7, #0]
 80047b8:	f000 fa80 	bl	8004cbc <prvAddCurrentTaskToDelayedList>
}
 80047bc:	bf00      	nop
 80047be:	3710      	adds	r7, #16
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}
 80047c4:	2000092c 	.word	0x2000092c

080047c8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b086      	sub	sp, #24
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	60b9      	str	r1, [r7, #8]
 80047d2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d10a      	bne.n	80047f0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80047da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047de:	f383 8811 	msr	BASEPRI, r3
 80047e2:	f3bf 8f6f 	isb	sy
 80047e6:	f3bf 8f4f 	dsb	sy
 80047ea:	617b      	str	r3, [r7, #20]
}
 80047ec:	bf00      	nop
 80047ee:	e7fe      	b.n	80047ee <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80047f0:	4b0a      	ldr	r3, [pc, #40]	; (800481c <vTaskPlaceOnEventListRestricted+0x54>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	3318      	adds	r3, #24
 80047f6:	4619      	mov	r1, r3
 80047f8:	68f8      	ldr	r0, [r7, #12]
 80047fa:	f7fe fe18 	bl	800342e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d002      	beq.n	800480a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8004804:	f04f 33ff 	mov.w	r3, #4294967295
 8004808:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800480a:	6879      	ldr	r1, [r7, #4]
 800480c:	68b8      	ldr	r0, [r7, #8]
 800480e:	f000 fa55 	bl	8004cbc <prvAddCurrentTaskToDelayedList>
	}
 8004812:	bf00      	nop
 8004814:	3718      	adds	r7, #24
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	2000092c 	.word	0x2000092c

08004820 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b086      	sub	sp, #24
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	68db      	ldr	r3, [r3, #12]
 800482c:	68db      	ldr	r3, [r3, #12]
 800482e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d10a      	bne.n	800484c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8004836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800483a:	f383 8811 	msr	BASEPRI, r3
 800483e:	f3bf 8f6f 	isb	sy
 8004842:	f3bf 8f4f 	dsb	sy
 8004846:	60fb      	str	r3, [r7, #12]
}
 8004848:	bf00      	nop
 800484a:	e7fe      	b.n	800484a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	3318      	adds	r3, #24
 8004850:	4618      	mov	r0, r3
 8004852:	f7fe fe49 	bl	80034e8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004856:	4b1e      	ldr	r3, [pc, #120]	; (80048d0 <xTaskRemoveFromEventList+0xb0>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d11d      	bne.n	800489a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	3304      	adds	r3, #4
 8004862:	4618      	mov	r0, r3
 8004864:	f7fe fe40 	bl	80034e8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800486c:	4b19      	ldr	r3, [pc, #100]	; (80048d4 <xTaskRemoveFromEventList+0xb4>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	429a      	cmp	r2, r3
 8004872:	d903      	bls.n	800487c <xTaskRemoveFromEventList+0x5c>
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004878:	4a16      	ldr	r2, [pc, #88]	; (80048d4 <xTaskRemoveFromEventList+0xb4>)
 800487a:	6013      	str	r3, [r2, #0]
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004880:	4613      	mov	r3, r2
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	4413      	add	r3, r2
 8004886:	009b      	lsls	r3, r3, #2
 8004888:	4a13      	ldr	r2, [pc, #76]	; (80048d8 <xTaskRemoveFromEventList+0xb8>)
 800488a:	441a      	add	r2, r3
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	3304      	adds	r3, #4
 8004890:	4619      	mov	r1, r3
 8004892:	4610      	mov	r0, r2
 8004894:	f7fe fdcb 	bl	800342e <vListInsertEnd>
 8004898:	e005      	b.n	80048a6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	3318      	adds	r3, #24
 800489e:	4619      	mov	r1, r3
 80048a0:	480e      	ldr	r0, [pc, #56]	; (80048dc <xTaskRemoveFromEventList+0xbc>)
 80048a2:	f7fe fdc4 	bl	800342e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048aa:	4b0d      	ldr	r3, [pc, #52]	; (80048e0 <xTaskRemoveFromEventList+0xc0>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d905      	bls.n	80048c0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80048b4:	2301      	movs	r3, #1
 80048b6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80048b8:	4b0a      	ldr	r3, [pc, #40]	; (80048e4 <xTaskRemoveFromEventList+0xc4>)
 80048ba:	2201      	movs	r2, #1
 80048bc:	601a      	str	r2, [r3, #0]
 80048be:	e001      	b.n	80048c4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80048c0:	2300      	movs	r3, #0
 80048c2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80048c4:	697b      	ldr	r3, [r7, #20]
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3718      	adds	r7, #24
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	bf00      	nop
 80048d0:	20000e28 	.word	0x20000e28
 80048d4:	20000e08 	.word	0x20000e08
 80048d8:	20000930 	.word	0x20000930
 80048dc:	20000dc0 	.word	0x20000dc0
 80048e0:	2000092c 	.word	0x2000092c
 80048e4:	20000e14 	.word	0x20000e14

080048e8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80048e8:	b480      	push	{r7}
 80048ea:	b083      	sub	sp, #12
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80048f0:	4b06      	ldr	r3, [pc, #24]	; (800490c <vTaskInternalSetTimeOutState+0x24>)
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80048f8:	4b05      	ldr	r3, [pc, #20]	; (8004910 <vTaskInternalSetTimeOutState+0x28>)
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	605a      	str	r2, [r3, #4]
}
 8004900:	bf00      	nop
 8004902:	370c      	adds	r7, #12
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr
 800490c:	20000e18 	.word	0x20000e18
 8004910:	20000e04 	.word	0x20000e04

08004914 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b088      	sub	sp, #32
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
 800491c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d10a      	bne.n	800493a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004924:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004928:	f383 8811 	msr	BASEPRI, r3
 800492c:	f3bf 8f6f 	isb	sy
 8004930:	f3bf 8f4f 	dsb	sy
 8004934:	613b      	str	r3, [r7, #16]
}
 8004936:	bf00      	nop
 8004938:	e7fe      	b.n	8004938 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d10a      	bne.n	8004956 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004940:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004944:	f383 8811 	msr	BASEPRI, r3
 8004948:	f3bf 8f6f 	isb	sy
 800494c:	f3bf 8f4f 	dsb	sy
 8004950:	60fb      	str	r3, [r7, #12]
}
 8004952:	bf00      	nop
 8004954:	e7fe      	b.n	8004954 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8004956:	f000 fe7d 	bl	8005654 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800495a:	4b1d      	ldr	r3, [pc, #116]	; (80049d0 <xTaskCheckForTimeOut+0xbc>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	69ba      	ldr	r2, [r7, #24]
 8004966:	1ad3      	subs	r3, r2, r3
 8004968:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004972:	d102      	bne.n	800497a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004974:	2300      	movs	r3, #0
 8004976:	61fb      	str	r3, [r7, #28]
 8004978:	e023      	b.n	80049c2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	4b15      	ldr	r3, [pc, #84]	; (80049d4 <xTaskCheckForTimeOut+0xc0>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	429a      	cmp	r2, r3
 8004984:	d007      	beq.n	8004996 <xTaskCheckForTimeOut+0x82>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	69ba      	ldr	r2, [r7, #24]
 800498c:	429a      	cmp	r2, r3
 800498e:	d302      	bcc.n	8004996 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004990:	2301      	movs	r3, #1
 8004992:	61fb      	str	r3, [r7, #28]
 8004994:	e015      	b.n	80049c2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	697a      	ldr	r2, [r7, #20]
 800499c:	429a      	cmp	r2, r3
 800499e:	d20b      	bcs.n	80049b8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	1ad2      	subs	r2, r2, r3
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	f7ff ff9b 	bl	80048e8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80049b2:	2300      	movs	r3, #0
 80049b4:	61fb      	str	r3, [r7, #28]
 80049b6:	e004      	b.n	80049c2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	2200      	movs	r2, #0
 80049bc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80049be:	2301      	movs	r3, #1
 80049c0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80049c2:	f000 fe77 	bl	80056b4 <vPortExitCritical>

	return xReturn;
 80049c6:	69fb      	ldr	r3, [r7, #28]
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3720      	adds	r7, #32
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}
 80049d0:	20000e04 	.word	0x20000e04
 80049d4:	20000e18 	.word	0x20000e18

080049d8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80049d8:	b480      	push	{r7}
 80049da:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80049dc:	4b03      	ldr	r3, [pc, #12]	; (80049ec <vTaskMissedYield+0x14>)
 80049de:	2201      	movs	r2, #1
 80049e0:	601a      	str	r2, [r3, #0]
}
 80049e2:	bf00      	nop
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr
 80049ec:	20000e14 	.word	0x20000e14

080049f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80049f8:	f000 f852 	bl	8004aa0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80049fc:	4b06      	ldr	r3, [pc, #24]	; (8004a18 <prvIdleTask+0x28>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d9f9      	bls.n	80049f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004a04:	4b05      	ldr	r3, [pc, #20]	; (8004a1c <prvIdleTask+0x2c>)
 8004a06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a0a:	601a      	str	r2, [r3, #0]
 8004a0c:	f3bf 8f4f 	dsb	sy
 8004a10:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004a14:	e7f0      	b.n	80049f8 <prvIdleTask+0x8>
 8004a16:	bf00      	nop
 8004a18:	20000930 	.word	0x20000930
 8004a1c:	e000ed04 	.word	0xe000ed04

08004a20 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b082      	sub	sp, #8
 8004a24:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004a26:	2300      	movs	r3, #0
 8004a28:	607b      	str	r3, [r7, #4]
 8004a2a:	e00c      	b.n	8004a46 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004a2c:	687a      	ldr	r2, [r7, #4]
 8004a2e:	4613      	mov	r3, r2
 8004a30:	009b      	lsls	r3, r3, #2
 8004a32:	4413      	add	r3, r2
 8004a34:	009b      	lsls	r3, r3, #2
 8004a36:	4a12      	ldr	r2, [pc, #72]	; (8004a80 <prvInitialiseTaskLists+0x60>)
 8004a38:	4413      	add	r3, r2
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f7fe fcca 	bl	80033d4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	3301      	adds	r3, #1
 8004a44:	607b      	str	r3, [r7, #4]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2b37      	cmp	r3, #55	; 0x37
 8004a4a:	d9ef      	bls.n	8004a2c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004a4c:	480d      	ldr	r0, [pc, #52]	; (8004a84 <prvInitialiseTaskLists+0x64>)
 8004a4e:	f7fe fcc1 	bl	80033d4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004a52:	480d      	ldr	r0, [pc, #52]	; (8004a88 <prvInitialiseTaskLists+0x68>)
 8004a54:	f7fe fcbe 	bl	80033d4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004a58:	480c      	ldr	r0, [pc, #48]	; (8004a8c <prvInitialiseTaskLists+0x6c>)
 8004a5a:	f7fe fcbb 	bl	80033d4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004a5e:	480c      	ldr	r0, [pc, #48]	; (8004a90 <prvInitialiseTaskLists+0x70>)
 8004a60:	f7fe fcb8 	bl	80033d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004a64:	480b      	ldr	r0, [pc, #44]	; (8004a94 <prvInitialiseTaskLists+0x74>)
 8004a66:	f7fe fcb5 	bl	80033d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004a6a:	4b0b      	ldr	r3, [pc, #44]	; (8004a98 <prvInitialiseTaskLists+0x78>)
 8004a6c:	4a05      	ldr	r2, [pc, #20]	; (8004a84 <prvInitialiseTaskLists+0x64>)
 8004a6e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004a70:	4b0a      	ldr	r3, [pc, #40]	; (8004a9c <prvInitialiseTaskLists+0x7c>)
 8004a72:	4a05      	ldr	r2, [pc, #20]	; (8004a88 <prvInitialiseTaskLists+0x68>)
 8004a74:	601a      	str	r2, [r3, #0]
}
 8004a76:	bf00      	nop
 8004a78:	3708      	adds	r7, #8
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}
 8004a7e:	bf00      	nop
 8004a80:	20000930 	.word	0x20000930
 8004a84:	20000d90 	.word	0x20000d90
 8004a88:	20000da4 	.word	0x20000da4
 8004a8c:	20000dc0 	.word	0x20000dc0
 8004a90:	20000dd4 	.word	0x20000dd4
 8004a94:	20000dec 	.word	0x20000dec
 8004a98:	20000db8 	.word	0x20000db8
 8004a9c:	20000dbc 	.word	0x20000dbc

08004aa0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b082      	sub	sp, #8
 8004aa4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004aa6:	e019      	b.n	8004adc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004aa8:	f000 fdd4 	bl	8005654 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004aac:	4b10      	ldr	r3, [pc, #64]	; (8004af0 <prvCheckTasksWaitingTermination+0x50>)
 8004aae:	68db      	ldr	r3, [r3, #12]
 8004ab0:	68db      	ldr	r3, [r3, #12]
 8004ab2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	3304      	adds	r3, #4
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f7fe fd15 	bl	80034e8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004abe:	4b0d      	ldr	r3, [pc, #52]	; (8004af4 <prvCheckTasksWaitingTermination+0x54>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	3b01      	subs	r3, #1
 8004ac4:	4a0b      	ldr	r2, [pc, #44]	; (8004af4 <prvCheckTasksWaitingTermination+0x54>)
 8004ac6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004ac8:	4b0b      	ldr	r3, [pc, #44]	; (8004af8 <prvCheckTasksWaitingTermination+0x58>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	3b01      	subs	r3, #1
 8004ace:	4a0a      	ldr	r2, [pc, #40]	; (8004af8 <prvCheckTasksWaitingTermination+0x58>)
 8004ad0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004ad2:	f000 fdef 	bl	80056b4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 f810 	bl	8004afc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004adc:	4b06      	ldr	r3, [pc, #24]	; (8004af8 <prvCheckTasksWaitingTermination+0x58>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d1e1      	bne.n	8004aa8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004ae4:	bf00      	nop
 8004ae6:	bf00      	nop
 8004ae8:	3708      	adds	r7, #8
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}
 8004aee:	bf00      	nop
 8004af0:	20000dd4 	.word	0x20000dd4
 8004af4:	20000e00 	.word	0x20000e00
 8004af8:	20000de8 	.word	0x20000de8

08004afc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b084      	sub	sp, #16
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	3354      	adds	r3, #84	; 0x54
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f001 f8f9 	bl	8005d00 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d108      	bne.n	8004b2a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f000 ff87 	bl	8005a30 <vPortFree>
				vPortFree( pxTCB );
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f000 ff84 	bl	8005a30 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004b28:	e018      	b.n	8004b5c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d103      	bne.n	8004b3c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	f000 ff7b 	bl	8005a30 <vPortFree>
	}
 8004b3a:	e00f      	b.n	8004b5c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004b42:	2b02      	cmp	r3, #2
 8004b44:	d00a      	beq.n	8004b5c <prvDeleteTCB+0x60>
	__asm volatile
 8004b46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b4a:	f383 8811 	msr	BASEPRI, r3
 8004b4e:	f3bf 8f6f 	isb	sy
 8004b52:	f3bf 8f4f 	dsb	sy
 8004b56:	60fb      	str	r3, [r7, #12]
}
 8004b58:	bf00      	nop
 8004b5a:	e7fe      	b.n	8004b5a <prvDeleteTCB+0x5e>
	}
 8004b5c:	bf00      	nop
 8004b5e:	3710      	adds	r7, #16
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}

08004b64 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004b64:	b480      	push	{r7}
 8004b66:	b083      	sub	sp, #12
 8004b68:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004b6a:	4b0c      	ldr	r3, [pc, #48]	; (8004b9c <prvResetNextTaskUnblockTime+0x38>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d104      	bne.n	8004b7e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004b74:	4b0a      	ldr	r3, [pc, #40]	; (8004ba0 <prvResetNextTaskUnblockTime+0x3c>)
 8004b76:	f04f 32ff 	mov.w	r2, #4294967295
 8004b7a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004b7c:	e008      	b.n	8004b90 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b7e:	4b07      	ldr	r3, [pc, #28]	; (8004b9c <prvResetNextTaskUnblockTime+0x38>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	68db      	ldr	r3, [r3, #12]
 8004b86:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	4a04      	ldr	r2, [pc, #16]	; (8004ba0 <prvResetNextTaskUnblockTime+0x3c>)
 8004b8e:	6013      	str	r3, [r2, #0]
}
 8004b90:	bf00      	nop
 8004b92:	370c      	adds	r7, #12
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr
 8004b9c:	20000db8 	.word	0x20000db8
 8004ba0:	20000e20 	.word	0x20000e20

08004ba4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b083      	sub	sp, #12
 8004ba8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004baa:	4b0b      	ldr	r3, [pc, #44]	; (8004bd8 <xTaskGetSchedulerState+0x34>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d102      	bne.n	8004bb8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	607b      	str	r3, [r7, #4]
 8004bb6:	e008      	b.n	8004bca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004bb8:	4b08      	ldr	r3, [pc, #32]	; (8004bdc <xTaskGetSchedulerState+0x38>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d102      	bne.n	8004bc6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004bc0:	2302      	movs	r3, #2
 8004bc2:	607b      	str	r3, [r7, #4]
 8004bc4:	e001      	b.n	8004bca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004bca:	687b      	ldr	r3, [r7, #4]
	}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	370c      	adds	r7, #12
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr
 8004bd8:	20000e0c 	.word	0x20000e0c
 8004bdc:	20000e28 	.word	0x20000e28

08004be0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b086      	sub	sp, #24
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004bec:	2300      	movs	r3, #0
 8004bee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d056      	beq.n	8004ca4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004bf6:	4b2e      	ldr	r3, [pc, #184]	; (8004cb0 <xTaskPriorityDisinherit+0xd0>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	693a      	ldr	r2, [r7, #16]
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	d00a      	beq.n	8004c16 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004c00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c04:	f383 8811 	msr	BASEPRI, r3
 8004c08:	f3bf 8f6f 	isb	sy
 8004c0c:	f3bf 8f4f 	dsb	sy
 8004c10:	60fb      	str	r3, [r7, #12]
}
 8004c12:	bf00      	nop
 8004c14:	e7fe      	b.n	8004c14 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d10a      	bne.n	8004c34 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8004c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c22:	f383 8811 	msr	BASEPRI, r3
 8004c26:	f3bf 8f6f 	isb	sy
 8004c2a:	f3bf 8f4f 	dsb	sy
 8004c2e:	60bb      	str	r3, [r7, #8]
}
 8004c30:	bf00      	nop
 8004c32:	e7fe      	b.n	8004c32 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c38:	1e5a      	subs	r2, r3, #1
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d02c      	beq.n	8004ca4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d128      	bne.n	8004ca4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	3304      	adds	r3, #4
 8004c56:	4618      	mov	r0, r3
 8004c58:	f7fe fc46 	bl	80034e8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c68:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004c70:	693b      	ldr	r3, [r7, #16]
 8004c72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c74:	4b0f      	ldr	r3, [pc, #60]	; (8004cb4 <xTaskPriorityDisinherit+0xd4>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d903      	bls.n	8004c84 <xTaskPriorityDisinherit+0xa4>
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c80:	4a0c      	ldr	r2, [pc, #48]	; (8004cb4 <xTaskPriorityDisinherit+0xd4>)
 8004c82:	6013      	str	r3, [r2, #0]
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c88:	4613      	mov	r3, r2
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	4413      	add	r3, r2
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	4a09      	ldr	r2, [pc, #36]	; (8004cb8 <xTaskPriorityDisinherit+0xd8>)
 8004c92:	441a      	add	r2, r3
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	3304      	adds	r3, #4
 8004c98:	4619      	mov	r1, r3
 8004c9a:	4610      	mov	r0, r2
 8004c9c:	f7fe fbc7 	bl	800342e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004ca4:	697b      	ldr	r3, [r7, #20]
	}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3718      	adds	r7, #24
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	bf00      	nop
 8004cb0:	2000092c 	.word	0x2000092c
 8004cb4:	20000e08 	.word	0x20000e08
 8004cb8:	20000930 	.word	0x20000930

08004cbc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b084      	sub	sp, #16
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004cc6:	4b21      	ldr	r3, [pc, #132]	; (8004d4c <prvAddCurrentTaskToDelayedList+0x90>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004ccc:	4b20      	ldr	r3, [pc, #128]	; (8004d50 <prvAddCurrentTaskToDelayedList+0x94>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	3304      	adds	r3, #4
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f7fe fc08 	bl	80034e8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cde:	d10a      	bne.n	8004cf6 <prvAddCurrentTaskToDelayedList+0x3a>
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d007      	beq.n	8004cf6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ce6:	4b1a      	ldr	r3, [pc, #104]	; (8004d50 <prvAddCurrentTaskToDelayedList+0x94>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	3304      	adds	r3, #4
 8004cec:	4619      	mov	r1, r3
 8004cee:	4819      	ldr	r0, [pc, #100]	; (8004d54 <prvAddCurrentTaskToDelayedList+0x98>)
 8004cf0:	f7fe fb9d 	bl	800342e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004cf4:	e026      	b.n	8004d44 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004cf6:	68fa      	ldr	r2, [r7, #12]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4413      	add	r3, r2
 8004cfc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004cfe:	4b14      	ldr	r3, [pc, #80]	; (8004d50 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	68ba      	ldr	r2, [r7, #8]
 8004d04:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004d06:	68ba      	ldr	r2, [r7, #8]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d209      	bcs.n	8004d22 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d0e:	4b12      	ldr	r3, [pc, #72]	; (8004d58 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	4b0f      	ldr	r3, [pc, #60]	; (8004d50 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	3304      	adds	r3, #4
 8004d18:	4619      	mov	r1, r3
 8004d1a:	4610      	mov	r0, r2
 8004d1c:	f7fe fbab 	bl	8003476 <vListInsert>
}
 8004d20:	e010      	b.n	8004d44 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d22:	4b0e      	ldr	r3, [pc, #56]	; (8004d5c <prvAddCurrentTaskToDelayedList+0xa0>)
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	4b0a      	ldr	r3, [pc, #40]	; (8004d50 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	3304      	adds	r3, #4
 8004d2c:	4619      	mov	r1, r3
 8004d2e:	4610      	mov	r0, r2
 8004d30:	f7fe fba1 	bl	8003476 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004d34:	4b0a      	ldr	r3, [pc, #40]	; (8004d60 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68ba      	ldr	r2, [r7, #8]
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d202      	bcs.n	8004d44 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004d3e:	4a08      	ldr	r2, [pc, #32]	; (8004d60 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	6013      	str	r3, [r2, #0]
}
 8004d44:	bf00      	nop
 8004d46:	3710      	adds	r7, #16
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}
 8004d4c:	20000e04 	.word	0x20000e04
 8004d50:	2000092c 	.word	0x2000092c
 8004d54:	20000dec 	.word	0x20000dec
 8004d58:	20000dbc 	.word	0x20000dbc
 8004d5c:	20000db8 	.word	0x20000db8
 8004d60:	20000e20 	.word	0x20000e20

08004d64 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b08a      	sub	sp, #40	; 0x28
 8004d68:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004d6e:	f000 fb07 	bl	8005380 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004d72:	4b1c      	ldr	r3, [pc, #112]	; (8004de4 <xTimerCreateTimerTask+0x80>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d021      	beq.n	8004dbe <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004d82:	1d3a      	adds	r2, r7, #4
 8004d84:	f107 0108 	add.w	r1, r7, #8
 8004d88:	f107 030c 	add.w	r3, r7, #12
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f7fe fb07 	bl	80033a0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004d92:	6879      	ldr	r1, [r7, #4]
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	68fa      	ldr	r2, [r7, #12]
 8004d98:	9202      	str	r2, [sp, #8]
 8004d9a:	9301      	str	r3, [sp, #4]
 8004d9c:	2302      	movs	r3, #2
 8004d9e:	9300      	str	r3, [sp, #0]
 8004da0:	2300      	movs	r3, #0
 8004da2:	460a      	mov	r2, r1
 8004da4:	4910      	ldr	r1, [pc, #64]	; (8004de8 <xTimerCreateTimerTask+0x84>)
 8004da6:	4811      	ldr	r0, [pc, #68]	; (8004dec <xTimerCreateTimerTask+0x88>)
 8004da8:	f7ff f8b4 	bl	8003f14 <xTaskCreateStatic>
 8004dac:	4603      	mov	r3, r0
 8004dae:	4a10      	ldr	r2, [pc, #64]	; (8004df0 <xTimerCreateTimerTask+0x8c>)
 8004db0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004db2:	4b0f      	ldr	r3, [pc, #60]	; (8004df0 <xTimerCreateTimerTask+0x8c>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d001      	beq.n	8004dbe <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d10a      	bne.n	8004dda <xTimerCreateTimerTask+0x76>
	__asm volatile
 8004dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dc8:	f383 8811 	msr	BASEPRI, r3
 8004dcc:	f3bf 8f6f 	isb	sy
 8004dd0:	f3bf 8f4f 	dsb	sy
 8004dd4:	613b      	str	r3, [r7, #16]
}
 8004dd6:	bf00      	nop
 8004dd8:	e7fe      	b.n	8004dd8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004dda:	697b      	ldr	r3, [r7, #20]
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3718      	adds	r7, #24
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	20000e5c 	.word	0x20000e5c
 8004de8:	08005eac 	.word	0x08005eac
 8004dec:	08004f29 	.word	0x08004f29
 8004df0:	20000e60 	.word	0x20000e60

08004df4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b08a      	sub	sp, #40	; 0x28
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	60b9      	str	r1, [r7, #8]
 8004dfe:	607a      	str	r2, [r7, #4]
 8004e00:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004e02:	2300      	movs	r3, #0
 8004e04:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d10a      	bne.n	8004e22 <xTimerGenericCommand+0x2e>
	__asm volatile
 8004e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e10:	f383 8811 	msr	BASEPRI, r3
 8004e14:	f3bf 8f6f 	isb	sy
 8004e18:	f3bf 8f4f 	dsb	sy
 8004e1c:	623b      	str	r3, [r7, #32]
}
 8004e1e:	bf00      	nop
 8004e20:	e7fe      	b.n	8004e20 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004e22:	4b1a      	ldr	r3, [pc, #104]	; (8004e8c <xTimerGenericCommand+0x98>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d02a      	beq.n	8004e80 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	2b05      	cmp	r3, #5
 8004e3a:	dc18      	bgt.n	8004e6e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004e3c:	f7ff feb2 	bl	8004ba4 <xTaskGetSchedulerState>
 8004e40:	4603      	mov	r3, r0
 8004e42:	2b02      	cmp	r3, #2
 8004e44:	d109      	bne.n	8004e5a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004e46:	4b11      	ldr	r3, [pc, #68]	; (8004e8c <xTimerGenericCommand+0x98>)
 8004e48:	6818      	ldr	r0, [r3, #0]
 8004e4a:	f107 0110 	add.w	r1, r7, #16
 8004e4e:	2300      	movs	r3, #0
 8004e50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e52:	f7fe fc77 	bl	8003744 <xQueueGenericSend>
 8004e56:	6278      	str	r0, [r7, #36]	; 0x24
 8004e58:	e012      	b.n	8004e80 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004e5a:	4b0c      	ldr	r3, [pc, #48]	; (8004e8c <xTimerGenericCommand+0x98>)
 8004e5c:	6818      	ldr	r0, [r3, #0]
 8004e5e:	f107 0110 	add.w	r1, r7, #16
 8004e62:	2300      	movs	r3, #0
 8004e64:	2200      	movs	r2, #0
 8004e66:	f7fe fc6d 	bl	8003744 <xQueueGenericSend>
 8004e6a:	6278      	str	r0, [r7, #36]	; 0x24
 8004e6c:	e008      	b.n	8004e80 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004e6e:	4b07      	ldr	r3, [pc, #28]	; (8004e8c <xTimerGenericCommand+0x98>)
 8004e70:	6818      	ldr	r0, [r3, #0]
 8004e72:	f107 0110 	add.w	r1, r7, #16
 8004e76:	2300      	movs	r3, #0
 8004e78:	683a      	ldr	r2, [r7, #0]
 8004e7a:	f7fe fd61 	bl	8003940 <xQueueGenericSendFromISR>
 8004e7e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3728      	adds	r7, #40	; 0x28
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	20000e5c 	.word	0x20000e5c

08004e90 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b088      	sub	sp, #32
 8004e94:	af02      	add	r7, sp, #8
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e9a:	4b22      	ldr	r3, [pc, #136]	; (8004f24 <prvProcessExpiredTimer+0x94>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	68db      	ldr	r3, [r3, #12]
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	3304      	adds	r3, #4
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f7fe fb1d 	bl	80034e8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004eb4:	f003 0304 	and.w	r3, r3, #4
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d022      	beq.n	8004f02 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	699a      	ldr	r2, [r3, #24]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	18d1      	adds	r1, r2, r3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	683a      	ldr	r2, [r7, #0]
 8004ec8:	6978      	ldr	r0, [r7, #20]
 8004eca:	f000 f8d1 	bl	8005070 <prvInsertTimerInActiveList>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d01f      	beq.n	8004f14 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	9300      	str	r3, [sp, #0]
 8004ed8:	2300      	movs	r3, #0
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	2100      	movs	r1, #0
 8004ede:	6978      	ldr	r0, [r7, #20]
 8004ee0:	f7ff ff88 	bl	8004df4 <xTimerGenericCommand>
 8004ee4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d113      	bne.n	8004f14 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ef0:	f383 8811 	msr	BASEPRI, r3
 8004ef4:	f3bf 8f6f 	isb	sy
 8004ef8:	f3bf 8f4f 	dsb	sy
 8004efc:	60fb      	str	r3, [r7, #12]
}
 8004efe:	bf00      	nop
 8004f00:	e7fe      	b.n	8004f00 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004f08:	f023 0301 	bic.w	r3, r3, #1
 8004f0c:	b2da      	uxtb	r2, r3
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	6a1b      	ldr	r3, [r3, #32]
 8004f18:	6978      	ldr	r0, [r7, #20]
 8004f1a:	4798      	blx	r3
}
 8004f1c:	bf00      	nop
 8004f1e:	3718      	adds	r7, #24
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	20000e54 	.word	0x20000e54

08004f28 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b084      	sub	sp, #16
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004f30:	f107 0308 	add.w	r3, r7, #8
 8004f34:	4618      	mov	r0, r3
 8004f36:	f000 f857 	bl	8004fe8 <prvGetNextExpireTime>
 8004f3a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	4619      	mov	r1, r3
 8004f40:	68f8      	ldr	r0, [r7, #12]
 8004f42:	f000 f803 	bl	8004f4c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004f46:	f000 f8d5 	bl	80050f4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004f4a:	e7f1      	b.n	8004f30 <prvTimerTask+0x8>

08004f4c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b084      	sub	sp, #16
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
 8004f54:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004f56:	f7ff fa39 	bl	80043cc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004f5a:	f107 0308 	add.w	r3, r7, #8
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f000 f866 	bl	8005030 <prvSampleTimeNow>
 8004f64:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d130      	bne.n	8004fce <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d10a      	bne.n	8004f88 <prvProcessTimerOrBlockTask+0x3c>
 8004f72:	687a      	ldr	r2, [r7, #4]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d806      	bhi.n	8004f88 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004f7a:	f7ff fa35 	bl	80043e8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004f7e:	68f9      	ldr	r1, [r7, #12]
 8004f80:	6878      	ldr	r0, [r7, #4]
 8004f82:	f7ff ff85 	bl	8004e90 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004f86:	e024      	b.n	8004fd2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d008      	beq.n	8004fa0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004f8e:	4b13      	ldr	r3, [pc, #76]	; (8004fdc <prvProcessTimerOrBlockTask+0x90>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d101      	bne.n	8004f9c <prvProcessTimerOrBlockTask+0x50>
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e000      	b.n	8004f9e <prvProcessTimerOrBlockTask+0x52>
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004fa0:	4b0f      	ldr	r3, [pc, #60]	; (8004fe0 <prvProcessTimerOrBlockTask+0x94>)
 8004fa2:	6818      	ldr	r0, [r3, #0]
 8004fa4:	687a      	ldr	r2, [r7, #4]
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	1ad3      	subs	r3, r2, r3
 8004faa:	683a      	ldr	r2, [r7, #0]
 8004fac:	4619      	mov	r1, r3
 8004fae:	f7fe ff7d 	bl	8003eac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004fb2:	f7ff fa19 	bl	80043e8 <xTaskResumeAll>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d10a      	bne.n	8004fd2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004fbc:	4b09      	ldr	r3, [pc, #36]	; (8004fe4 <prvProcessTimerOrBlockTask+0x98>)
 8004fbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004fc2:	601a      	str	r2, [r3, #0]
 8004fc4:	f3bf 8f4f 	dsb	sy
 8004fc8:	f3bf 8f6f 	isb	sy
}
 8004fcc:	e001      	b.n	8004fd2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004fce:	f7ff fa0b 	bl	80043e8 <xTaskResumeAll>
}
 8004fd2:	bf00      	nop
 8004fd4:	3710      	adds	r7, #16
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	bf00      	nop
 8004fdc:	20000e58 	.word	0x20000e58
 8004fe0:	20000e5c 	.word	0x20000e5c
 8004fe4:	e000ed04 	.word	0xe000ed04

08004fe8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b085      	sub	sp, #20
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004ff0:	4b0e      	ldr	r3, [pc, #56]	; (800502c <prvGetNextExpireTime+0x44>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d101      	bne.n	8004ffe <prvGetNextExpireTime+0x16>
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	e000      	b.n	8005000 <prvGetNextExpireTime+0x18>
 8004ffe:	2200      	movs	r2, #0
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d105      	bne.n	8005018 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800500c:	4b07      	ldr	r3, [pc, #28]	; (800502c <prvGetNextExpireTime+0x44>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	68db      	ldr	r3, [r3, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	60fb      	str	r3, [r7, #12]
 8005016:	e001      	b.n	800501c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005018:	2300      	movs	r3, #0
 800501a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800501c:	68fb      	ldr	r3, [r7, #12]
}
 800501e:	4618      	mov	r0, r3
 8005020:	3714      	adds	r7, #20
 8005022:	46bd      	mov	sp, r7
 8005024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005028:	4770      	bx	lr
 800502a:	bf00      	nop
 800502c:	20000e54 	.word	0x20000e54

08005030 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b084      	sub	sp, #16
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005038:	f7ff fa74 	bl	8004524 <xTaskGetTickCount>
 800503c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800503e:	4b0b      	ldr	r3, [pc, #44]	; (800506c <prvSampleTimeNow+0x3c>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	68fa      	ldr	r2, [r7, #12]
 8005044:	429a      	cmp	r2, r3
 8005046:	d205      	bcs.n	8005054 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005048:	f000 f936 	bl	80052b8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2201      	movs	r2, #1
 8005050:	601a      	str	r2, [r3, #0]
 8005052:	e002      	b.n	800505a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2200      	movs	r2, #0
 8005058:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800505a:	4a04      	ldr	r2, [pc, #16]	; (800506c <prvSampleTimeNow+0x3c>)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005060:	68fb      	ldr	r3, [r7, #12]
}
 8005062:	4618      	mov	r0, r3
 8005064:	3710      	adds	r7, #16
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}
 800506a:	bf00      	nop
 800506c:	20000e64 	.word	0x20000e64

08005070 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b086      	sub	sp, #24
 8005074:	af00      	add	r7, sp, #0
 8005076:	60f8      	str	r0, [r7, #12]
 8005078:	60b9      	str	r1, [r7, #8]
 800507a:	607a      	str	r2, [r7, #4]
 800507c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800507e:	2300      	movs	r3, #0
 8005080:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	68ba      	ldr	r2, [r7, #8]
 8005086:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	68fa      	ldr	r2, [r7, #12]
 800508c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800508e:	68ba      	ldr	r2, [r7, #8]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	429a      	cmp	r2, r3
 8005094:	d812      	bhi.n	80050bc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005096:	687a      	ldr	r2, [r7, #4]
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	1ad2      	subs	r2, r2, r3
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	699b      	ldr	r3, [r3, #24]
 80050a0:	429a      	cmp	r2, r3
 80050a2:	d302      	bcc.n	80050aa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80050a4:	2301      	movs	r3, #1
 80050a6:	617b      	str	r3, [r7, #20]
 80050a8:	e01b      	b.n	80050e2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80050aa:	4b10      	ldr	r3, [pc, #64]	; (80050ec <prvInsertTimerInActiveList+0x7c>)
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	3304      	adds	r3, #4
 80050b2:	4619      	mov	r1, r3
 80050b4:	4610      	mov	r0, r2
 80050b6:	f7fe f9de 	bl	8003476 <vListInsert>
 80050ba:	e012      	b.n	80050e2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80050bc:	687a      	ldr	r2, [r7, #4]
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d206      	bcs.n	80050d2 <prvInsertTimerInActiveList+0x62>
 80050c4:	68ba      	ldr	r2, [r7, #8]
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d302      	bcc.n	80050d2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80050cc:	2301      	movs	r3, #1
 80050ce:	617b      	str	r3, [r7, #20]
 80050d0:	e007      	b.n	80050e2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80050d2:	4b07      	ldr	r3, [pc, #28]	; (80050f0 <prvInsertTimerInActiveList+0x80>)
 80050d4:	681a      	ldr	r2, [r3, #0]
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	3304      	adds	r3, #4
 80050da:	4619      	mov	r1, r3
 80050dc:	4610      	mov	r0, r2
 80050de:	f7fe f9ca 	bl	8003476 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80050e2:	697b      	ldr	r3, [r7, #20]
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	3718      	adds	r7, #24
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}
 80050ec:	20000e58 	.word	0x20000e58
 80050f0:	20000e54 	.word	0x20000e54

080050f4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b08e      	sub	sp, #56	; 0x38
 80050f8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80050fa:	e0ca      	b.n	8005292 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	da18      	bge.n	8005134 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005102:	1d3b      	adds	r3, r7, #4
 8005104:	3304      	adds	r3, #4
 8005106:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800510a:	2b00      	cmp	r3, #0
 800510c:	d10a      	bne.n	8005124 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800510e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005112:	f383 8811 	msr	BASEPRI, r3
 8005116:	f3bf 8f6f 	isb	sy
 800511a:	f3bf 8f4f 	dsb	sy
 800511e:	61fb      	str	r3, [r7, #28]
}
 8005120:	bf00      	nop
 8005122:	e7fe      	b.n	8005122 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005124:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800512a:	6850      	ldr	r0, [r2, #4]
 800512c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800512e:	6892      	ldr	r2, [r2, #8]
 8005130:	4611      	mov	r1, r2
 8005132:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2b00      	cmp	r3, #0
 8005138:	f2c0 80aa 	blt.w	8005290 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005142:	695b      	ldr	r3, [r3, #20]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d004      	beq.n	8005152 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800514a:	3304      	adds	r3, #4
 800514c:	4618      	mov	r0, r3
 800514e:	f7fe f9cb 	bl	80034e8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005152:	463b      	mov	r3, r7
 8005154:	4618      	mov	r0, r3
 8005156:	f7ff ff6b 	bl	8005030 <prvSampleTimeNow>
 800515a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2b09      	cmp	r3, #9
 8005160:	f200 8097 	bhi.w	8005292 <prvProcessReceivedCommands+0x19e>
 8005164:	a201      	add	r2, pc, #4	; (adr r2, 800516c <prvProcessReceivedCommands+0x78>)
 8005166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800516a:	bf00      	nop
 800516c:	08005195 	.word	0x08005195
 8005170:	08005195 	.word	0x08005195
 8005174:	08005195 	.word	0x08005195
 8005178:	08005209 	.word	0x08005209
 800517c:	0800521d 	.word	0x0800521d
 8005180:	08005267 	.word	0x08005267
 8005184:	08005195 	.word	0x08005195
 8005188:	08005195 	.word	0x08005195
 800518c:	08005209 	.word	0x08005209
 8005190:	0800521d 	.word	0x0800521d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005196:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800519a:	f043 0301 	orr.w	r3, r3, #1
 800519e:	b2da      	uxtb	r2, r3
 80051a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80051a6:	68ba      	ldr	r2, [r7, #8]
 80051a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051aa:	699b      	ldr	r3, [r3, #24]
 80051ac:	18d1      	adds	r1, r2, r3
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80051b4:	f7ff ff5c 	bl	8005070 <prvInsertTimerInActiveList>
 80051b8:	4603      	mov	r3, r0
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d069      	beq.n	8005292 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80051be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051c0:	6a1b      	ldr	r3, [r3, #32]
 80051c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80051c4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80051c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80051cc:	f003 0304 	and.w	r3, r3, #4
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d05e      	beq.n	8005292 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80051d4:	68ba      	ldr	r2, [r7, #8]
 80051d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051d8:	699b      	ldr	r3, [r3, #24]
 80051da:	441a      	add	r2, r3
 80051dc:	2300      	movs	r3, #0
 80051de:	9300      	str	r3, [sp, #0]
 80051e0:	2300      	movs	r3, #0
 80051e2:	2100      	movs	r1, #0
 80051e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80051e6:	f7ff fe05 	bl	8004df4 <xTimerGenericCommand>
 80051ea:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80051ec:	6a3b      	ldr	r3, [r7, #32]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d14f      	bne.n	8005292 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80051f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051f6:	f383 8811 	msr	BASEPRI, r3
 80051fa:	f3bf 8f6f 	isb	sy
 80051fe:	f3bf 8f4f 	dsb	sy
 8005202:	61bb      	str	r3, [r7, #24]
}
 8005204:	bf00      	nop
 8005206:	e7fe      	b.n	8005206 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800520a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800520e:	f023 0301 	bic.w	r3, r3, #1
 8005212:	b2da      	uxtb	r2, r3
 8005214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005216:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800521a:	e03a      	b.n	8005292 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800521c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800521e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005222:	f043 0301 	orr.w	r3, r3, #1
 8005226:	b2da      	uxtb	r2, r3
 8005228:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800522a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800522e:	68ba      	ldr	r2, [r7, #8]
 8005230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005232:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005236:	699b      	ldr	r3, [r3, #24]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d10a      	bne.n	8005252 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800523c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005240:	f383 8811 	msr	BASEPRI, r3
 8005244:	f3bf 8f6f 	isb	sy
 8005248:	f3bf 8f4f 	dsb	sy
 800524c:	617b      	str	r3, [r7, #20]
}
 800524e:	bf00      	nop
 8005250:	e7fe      	b.n	8005250 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005254:	699a      	ldr	r2, [r3, #24]
 8005256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005258:	18d1      	adds	r1, r2, r3
 800525a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800525c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800525e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005260:	f7ff ff06 	bl	8005070 <prvInsertTimerInActiveList>
					break;
 8005264:	e015      	b.n	8005292 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005268:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800526c:	f003 0302 	and.w	r3, r3, #2
 8005270:	2b00      	cmp	r3, #0
 8005272:	d103      	bne.n	800527c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8005274:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005276:	f000 fbdb 	bl	8005a30 <vPortFree>
 800527a:	e00a      	b.n	8005292 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800527c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800527e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005282:	f023 0301 	bic.w	r3, r3, #1
 8005286:	b2da      	uxtb	r2, r3
 8005288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800528a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800528e:	e000      	b.n	8005292 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005290:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005292:	4b08      	ldr	r3, [pc, #32]	; (80052b4 <prvProcessReceivedCommands+0x1c0>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	1d39      	adds	r1, r7, #4
 8005298:	2200      	movs	r2, #0
 800529a:	4618      	mov	r0, r3
 800529c:	f7fe fbec 	bl	8003a78 <xQueueReceive>
 80052a0:	4603      	mov	r3, r0
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	f47f af2a 	bne.w	80050fc <prvProcessReceivedCommands+0x8>
	}
}
 80052a8:	bf00      	nop
 80052aa:	bf00      	nop
 80052ac:	3730      	adds	r7, #48	; 0x30
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}
 80052b2:	bf00      	nop
 80052b4:	20000e5c 	.word	0x20000e5c

080052b8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b088      	sub	sp, #32
 80052bc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80052be:	e048      	b.n	8005352 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80052c0:	4b2d      	ldr	r3, [pc, #180]	; (8005378 <prvSwitchTimerLists+0xc0>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	68db      	ldr	r3, [r3, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052ca:	4b2b      	ldr	r3, [pc, #172]	; (8005378 <prvSwitchTimerLists+0xc0>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	68db      	ldr	r3, [r3, #12]
 80052d2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	3304      	adds	r3, #4
 80052d8:	4618      	mov	r0, r3
 80052da:	f7fe f905 	bl	80034e8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6a1b      	ldr	r3, [r3, #32]
 80052e2:	68f8      	ldr	r0, [r7, #12]
 80052e4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80052ec:	f003 0304 	and.w	r3, r3, #4
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d02e      	beq.n	8005352 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	699b      	ldr	r3, [r3, #24]
 80052f8:	693a      	ldr	r2, [r7, #16]
 80052fa:	4413      	add	r3, r2
 80052fc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80052fe:	68ba      	ldr	r2, [r7, #8]
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	429a      	cmp	r2, r3
 8005304:	d90e      	bls.n	8005324 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	68ba      	ldr	r2, [r7, #8]
 800530a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	68fa      	ldr	r2, [r7, #12]
 8005310:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005312:	4b19      	ldr	r3, [pc, #100]	; (8005378 <prvSwitchTimerLists+0xc0>)
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	3304      	adds	r3, #4
 800531a:	4619      	mov	r1, r3
 800531c:	4610      	mov	r0, r2
 800531e:	f7fe f8aa 	bl	8003476 <vListInsert>
 8005322:	e016      	b.n	8005352 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005324:	2300      	movs	r3, #0
 8005326:	9300      	str	r3, [sp, #0]
 8005328:	2300      	movs	r3, #0
 800532a:	693a      	ldr	r2, [r7, #16]
 800532c:	2100      	movs	r1, #0
 800532e:	68f8      	ldr	r0, [r7, #12]
 8005330:	f7ff fd60 	bl	8004df4 <xTimerGenericCommand>
 8005334:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d10a      	bne.n	8005352 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800533c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005340:	f383 8811 	msr	BASEPRI, r3
 8005344:	f3bf 8f6f 	isb	sy
 8005348:	f3bf 8f4f 	dsb	sy
 800534c:	603b      	str	r3, [r7, #0]
}
 800534e:	bf00      	nop
 8005350:	e7fe      	b.n	8005350 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005352:	4b09      	ldr	r3, [pc, #36]	; (8005378 <prvSwitchTimerLists+0xc0>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d1b1      	bne.n	80052c0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800535c:	4b06      	ldr	r3, [pc, #24]	; (8005378 <prvSwitchTimerLists+0xc0>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005362:	4b06      	ldr	r3, [pc, #24]	; (800537c <prvSwitchTimerLists+0xc4>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a04      	ldr	r2, [pc, #16]	; (8005378 <prvSwitchTimerLists+0xc0>)
 8005368:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800536a:	4a04      	ldr	r2, [pc, #16]	; (800537c <prvSwitchTimerLists+0xc4>)
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	6013      	str	r3, [r2, #0]
}
 8005370:	bf00      	nop
 8005372:	3718      	adds	r7, #24
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}
 8005378:	20000e54 	.word	0x20000e54
 800537c:	20000e58 	.word	0x20000e58

08005380 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b082      	sub	sp, #8
 8005384:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005386:	f000 f965 	bl	8005654 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800538a:	4b15      	ldr	r3, [pc, #84]	; (80053e0 <prvCheckForValidListAndQueue+0x60>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d120      	bne.n	80053d4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005392:	4814      	ldr	r0, [pc, #80]	; (80053e4 <prvCheckForValidListAndQueue+0x64>)
 8005394:	f7fe f81e 	bl	80033d4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005398:	4813      	ldr	r0, [pc, #76]	; (80053e8 <prvCheckForValidListAndQueue+0x68>)
 800539a:	f7fe f81b 	bl	80033d4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800539e:	4b13      	ldr	r3, [pc, #76]	; (80053ec <prvCheckForValidListAndQueue+0x6c>)
 80053a0:	4a10      	ldr	r2, [pc, #64]	; (80053e4 <prvCheckForValidListAndQueue+0x64>)
 80053a2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80053a4:	4b12      	ldr	r3, [pc, #72]	; (80053f0 <prvCheckForValidListAndQueue+0x70>)
 80053a6:	4a10      	ldr	r2, [pc, #64]	; (80053e8 <prvCheckForValidListAndQueue+0x68>)
 80053a8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80053aa:	2300      	movs	r3, #0
 80053ac:	9300      	str	r3, [sp, #0]
 80053ae:	4b11      	ldr	r3, [pc, #68]	; (80053f4 <prvCheckForValidListAndQueue+0x74>)
 80053b0:	4a11      	ldr	r2, [pc, #68]	; (80053f8 <prvCheckForValidListAndQueue+0x78>)
 80053b2:	2110      	movs	r1, #16
 80053b4:	200a      	movs	r0, #10
 80053b6:	f7fe f929 	bl	800360c <xQueueGenericCreateStatic>
 80053ba:	4603      	mov	r3, r0
 80053bc:	4a08      	ldr	r2, [pc, #32]	; (80053e0 <prvCheckForValidListAndQueue+0x60>)
 80053be:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80053c0:	4b07      	ldr	r3, [pc, #28]	; (80053e0 <prvCheckForValidListAndQueue+0x60>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d005      	beq.n	80053d4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80053c8:	4b05      	ldr	r3, [pc, #20]	; (80053e0 <prvCheckForValidListAndQueue+0x60>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	490b      	ldr	r1, [pc, #44]	; (80053fc <prvCheckForValidListAndQueue+0x7c>)
 80053ce:	4618      	mov	r0, r3
 80053d0:	f7fe fd42 	bl	8003e58 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80053d4:	f000 f96e 	bl	80056b4 <vPortExitCritical>
}
 80053d8:	bf00      	nop
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	20000e5c 	.word	0x20000e5c
 80053e4:	20000e2c 	.word	0x20000e2c
 80053e8:	20000e40 	.word	0x20000e40
 80053ec:	20000e54 	.word	0x20000e54
 80053f0:	20000e58 	.word	0x20000e58
 80053f4:	20000f08 	.word	0x20000f08
 80053f8:	20000e68 	.word	0x20000e68
 80053fc:	08005eb4 	.word	0x08005eb4

08005400 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005400:	b480      	push	{r7}
 8005402:	b085      	sub	sp, #20
 8005404:	af00      	add	r7, sp, #0
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	60b9      	str	r1, [r7, #8]
 800540a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	3b04      	subs	r3, #4
 8005410:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005418:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	3b04      	subs	r3, #4
 800541e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	f023 0201 	bic.w	r2, r3, #1
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	3b04      	subs	r3, #4
 800542e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005430:	4a0c      	ldr	r2, [pc, #48]	; (8005464 <pxPortInitialiseStack+0x64>)
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	3b14      	subs	r3, #20
 800543a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800543c:	687a      	ldr	r2, [r7, #4]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	3b04      	subs	r3, #4
 8005446:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	f06f 0202 	mvn.w	r2, #2
 800544e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	3b20      	subs	r3, #32
 8005454:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005456:	68fb      	ldr	r3, [r7, #12]
}
 8005458:	4618      	mov	r0, r3
 800545a:	3714      	adds	r7, #20
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr
 8005464:	08005469 	.word	0x08005469

08005468 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005468:	b480      	push	{r7}
 800546a:	b085      	sub	sp, #20
 800546c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800546e:	2300      	movs	r3, #0
 8005470:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005472:	4b12      	ldr	r3, [pc, #72]	; (80054bc <prvTaskExitError+0x54>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f1b3 3fff 	cmp.w	r3, #4294967295
 800547a:	d00a      	beq.n	8005492 <prvTaskExitError+0x2a>
	__asm volatile
 800547c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005480:	f383 8811 	msr	BASEPRI, r3
 8005484:	f3bf 8f6f 	isb	sy
 8005488:	f3bf 8f4f 	dsb	sy
 800548c:	60fb      	str	r3, [r7, #12]
}
 800548e:	bf00      	nop
 8005490:	e7fe      	b.n	8005490 <prvTaskExitError+0x28>
	__asm volatile
 8005492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005496:	f383 8811 	msr	BASEPRI, r3
 800549a:	f3bf 8f6f 	isb	sy
 800549e:	f3bf 8f4f 	dsb	sy
 80054a2:	60bb      	str	r3, [r7, #8]
}
 80054a4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80054a6:	bf00      	nop
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d0fc      	beq.n	80054a8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80054ae:	bf00      	nop
 80054b0:	bf00      	nop
 80054b2:	3714      	adds	r7, #20
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr
 80054bc:	2000000c 	.word	0x2000000c

080054c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80054c0:	4b07      	ldr	r3, [pc, #28]	; (80054e0 <pxCurrentTCBConst2>)
 80054c2:	6819      	ldr	r1, [r3, #0]
 80054c4:	6808      	ldr	r0, [r1, #0]
 80054c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054ca:	f380 8809 	msr	PSP, r0
 80054ce:	f3bf 8f6f 	isb	sy
 80054d2:	f04f 0000 	mov.w	r0, #0
 80054d6:	f380 8811 	msr	BASEPRI, r0
 80054da:	4770      	bx	lr
 80054dc:	f3af 8000 	nop.w

080054e0 <pxCurrentTCBConst2>:
 80054e0:	2000092c 	.word	0x2000092c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80054e4:	bf00      	nop
 80054e6:	bf00      	nop

080054e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80054e8:	4808      	ldr	r0, [pc, #32]	; (800550c <prvPortStartFirstTask+0x24>)
 80054ea:	6800      	ldr	r0, [r0, #0]
 80054ec:	6800      	ldr	r0, [r0, #0]
 80054ee:	f380 8808 	msr	MSP, r0
 80054f2:	f04f 0000 	mov.w	r0, #0
 80054f6:	f380 8814 	msr	CONTROL, r0
 80054fa:	b662      	cpsie	i
 80054fc:	b661      	cpsie	f
 80054fe:	f3bf 8f4f 	dsb	sy
 8005502:	f3bf 8f6f 	isb	sy
 8005506:	df00      	svc	0
 8005508:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800550a:	bf00      	nop
 800550c:	e000ed08 	.word	0xe000ed08

08005510 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b086      	sub	sp, #24
 8005514:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005516:	4b46      	ldr	r3, [pc, #280]	; (8005630 <xPortStartScheduler+0x120>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a46      	ldr	r2, [pc, #280]	; (8005634 <xPortStartScheduler+0x124>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d10a      	bne.n	8005536 <xPortStartScheduler+0x26>
	__asm volatile
 8005520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005524:	f383 8811 	msr	BASEPRI, r3
 8005528:	f3bf 8f6f 	isb	sy
 800552c:	f3bf 8f4f 	dsb	sy
 8005530:	613b      	str	r3, [r7, #16]
}
 8005532:	bf00      	nop
 8005534:	e7fe      	b.n	8005534 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005536:	4b3e      	ldr	r3, [pc, #248]	; (8005630 <xPortStartScheduler+0x120>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a3f      	ldr	r2, [pc, #252]	; (8005638 <xPortStartScheduler+0x128>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d10a      	bne.n	8005556 <xPortStartScheduler+0x46>
	__asm volatile
 8005540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005544:	f383 8811 	msr	BASEPRI, r3
 8005548:	f3bf 8f6f 	isb	sy
 800554c:	f3bf 8f4f 	dsb	sy
 8005550:	60fb      	str	r3, [r7, #12]
}
 8005552:	bf00      	nop
 8005554:	e7fe      	b.n	8005554 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005556:	4b39      	ldr	r3, [pc, #228]	; (800563c <xPortStartScheduler+0x12c>)
 8005558:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	781b      	ldrb	r3, [r3, #0]
 800555e:	b2db      	uxtb	r3, r3
 8005560:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	22ff      	movs	r2, #255	; 0xff
 8005566:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	781b      	ldrb	r3, [r3, #0]
 800556c:	b2db      	uxtb	r3, r3
 800556e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005570:	78fb      	ldrb	r3, [r7, #3]
 8005572:	b2db      	uxtb	r3, r3
 8005574:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005578:	b2da      	uxtb	r2, r3
 800557a:	4b31      	ldr	r3, [pc, #196]	; (8005640 <xPortStartScheduler+0x130>)
 800557c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800557e:	4b31      	ldr	r3, [pc, #196]	; (8005644 <xPortStartScheduler+0x134>)
 8005580:	2207      	movs	r2, #7
 8005582:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005584:	e009      	b.n	800559a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005586:	4b2f      	ldr	r3, [pc, #188]	; (8005644 <xPortStartScheduler+0x134>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	3b01      	subs	r3, #1
 800558c:	4a2d      	ldr	r2, [pc, #180]	; (8005644 <xPortStartScheduler+0x134>)
 800558e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005590:	78fb      	ldrb	r3, [r7, #3]
 8005592:	b2db      	uxtb	r3, r3
 8005594:	005b      	lsls	r3, r3, #1
 8005596:	b2db      	uxtb	r3, r3
 8005598:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800559a:	78fb      	ldrb	r3, [r7, #3]
 800559c:	b2db      	uxtb	r3, r3
 800559e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055a2:	2b80      	cmp	r3, #128	; 0x80
 80055a4:	d0ef      	beq.n	8005586 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80055a6:	4b27      	ldr	r3, [pc, #156]	; (8005644 <xPortStartScheduler+0x134>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f1c3 0307 	rsb	r3, r3, #7
 80055ae:	2b04      	cmp	r3, #4
 80055b0:	d00a      	beq.n	80055c8 <xPortStartScheduler+0xb8>
	__asm volatile
 80055b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055b6:	f383 8811 	msr	BASEPRI, r3
 80055ba:	f3bf 8f6f 	isb	sy
 80055be:	f3bf 8f4f 	dsb	sy
 80055c2:	60bb      	str	r3, [r7, #8]
}
 80055c4:	bf00      	nop
 80055c6:	e7fe      	b.n	80055c6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80055c8:	4b1e      	ldr	r3, [pc, #120]	; (8005644 <xPortStartScheduler+0x134>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	021b      	lsls	r3, r3, #8
 80055ce:	4a1d      	ldr	r2, [pc, #116]	; (8005644 <xPortStartScheduler+0x134>)
 80055d0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80055d2:	4b1c      	ldr	r3, [pc, #112]	; (8005644 <xPortStartScheduler+0x134>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80055da:	4a1a      	ldr	r2, [pc, #104]	; (8005644 <xPortStartScheduler+0x134>)
 80055dc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	b2da      	uxtb	r2, r3
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80055e6:	4b18      	ldr	r3, [pc, #96]	; (8005648 <xPortStartScheduler+0x138>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a17      	ldr	r2, [pc, #92]	; (8005648 <xPortStartScheduler+0x138>)
 80055ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80055f0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80055f2:	4b15      	ldr	r3, [pc, #84]	; (8005648 <xPortStartScheduler+0x138>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a14      	ldr	r2, [pc, #80]	; (8005648 <xPortStartScheduler+0x138>)
 80055f8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80055fc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80055fe:	f000 f8dd 	bl	80057bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005602:	4b12      	ldr	r3, [pc, #72]	; (800564c <xPortStartScheduler+0x13c>)
 8005604:	2200      	movs	r2, #0
 8005606:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005608:	f000 f8fc 	bl	8005804 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800560c:	4b10      	ldr	r3, [pc, #64]	; (8005650 <xPortStartScheduler+0x140>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a0f      	ldr	r2, [pc, #60]	; (8005650 <xPortStartScheduler+0x140>)
 8005612:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005616:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005618:	f7ff ff66 	bl	80054e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800561c:	f7ff f84c 	bl	80046b8 <vTaskSwitchContext>
	prvTaskExitError();
 8005620:	f7ff ff22 	bl	8005468 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005624:	2300      	movs	r3, #0
}
 8005626:	4618      	mov	r0, r3
 8005628:	3718      	adds	r7, #24
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
 800562e:	bf00      	nop
 8005630:	e000ed00 	.word	0xe000ed00
 8005634:	410fc271 	.word	0x410fc271
 8005638:	410fc270 	.word	0x410fc270
 800563c:	e000e400 	.word	0xe000e400
 8005640:	20000f58 	.word	0x20000f58
 8005644:	20000f5c 	.word	0x20000f5c
 8005648:	e000ed20 	.word	0xe000ed20
 800564c:	2000000c 	.word	0x2000000c
 8005650:	e000ef34 	.word	0xe000ef34

08005654 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005654:	b480      	push	{r7}
 8005656:	b083      	sub	sp, #12
 8005658:	af00      	add	r7, sp, #0
	__asm volatile
 800565a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800565e:	f383 8811 	msr	BASEPRI, r3
 8005662:	f3bf 8f6f 	isb	sy
 8005666:	f3bf 8f4f 	dsb	sy
 800566a:	607b      	str	r3, [r7, #4]
}
 800566c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800566e:	4b0f      	ldr	r3, [pc, #60]	; (80056ac <vPortEnterCritical+0x58>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	3301      	adds	r3, #1
 8005674:	4a0d      	ldr	r2, [pc, #52]	; (80056ac <vPortEnterCritical+0x58>)
 8005676:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005678:	4b0c      	ldr	r3, [pc, #48]	; (80056ac <vPortEnterCritical+0x58>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	2b01      	cmp	r3, #1
 800567e:	d10f      	bne.n	80056a0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005680:	4b0b      	ldr	r3, [pc, #44]	; (80056b0 <vPortEnterCritical+0x5c>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	b2db      	uxtb	r3, r3
 8005686:	2b00      	cmp	r3, #0
 8005688:	d00a      	beq.n	80056a0 <vPortEnterCritical+0x4c>
	__asm volatile
 800568a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800568e:	f383 8811 	msr	BASEPRI, r3
 8005692:	f3bf 8f6f 	isb	sy
 8005696:	f3bf 8f4f 	dsb	sy
 800569a:	603b      	str	r3, [r7, #0]
}
 800569c:	bf00      	nop
 800569e:	e7fe      	b.n	800569e <vPortEnterCritical+0x4a>
	}
}
 80056a0:	bf00      	nop
 80056a2:	370c      	adds	r7, #12
 80056a4:	46bd      	mov	sp, r7
 80056a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056aa:	4770      	bx	lr
 80056ac:	2000000c 	.word	0x2000000c
 80056b0:	e000ed04 	.word	0xe000ed04

080056b4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80056b4:	b480      	push	{r7}
 80056b6:	b083      	sub	sp, #12
 80056b8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80056ba:	4b12      	ldr	r3, [pc, #72]	; (8005704 <vPortExitCritical+0x50>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d10a      	bne.n	80056d8 <vPortExitCritical+0x24>
	__asm volatile
 80056c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056c6:	f383 8811 	msr	BASEPRI, r3
 80056ca:	f3bf 8f6f 	isb	sy
 80056ce:	f3bf 8f4f 	dsb	sy
 80056d2:	607b      	str	r3, [r7, #4]
}
 80056d4:	bf00      	nop
 80056d6:	e7fe      	b.n	80056d6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80056d8:	4b0a      	ldr	r3, [pc, #40]	; (8005704 <vPortExitCritical+0x50>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	3b01      	subs	r3, #1
 80056de:	4a09      	ldr	r2, [pc, #36]	; (8005704 <vPortExitCritical+0x50>)
 80056e0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80056e2:	4b08      	ldr	r3, [pc, #32]	; (8005704 <vPortExitCritical+0x50>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d105      	bne.n	80056f6 <vPortExitCritical+0x42>
 80056ea:	2300      	movs	r3, #0
 80056ec:	603b      	str	r3, [r7, #0]
	__asm volatile
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	f383 8811 	msr	BASEPRI, r3
}
 80056f4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80056f6:	bf00      	nop
 80056f8:	370c      	adds	r7, #12
 80056fa:	46bd      	mov	sp, r7
 80056fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005700:	4770      	bx	lr
 8005702:	bf00      	nop
 8005704:	2000000c 	.word	0x2000000c
	...

08005710 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005710:	f3ef 8009 	mrs	r0, PSP
 8005714:	f3bf 8f6f 	isb	sy
 8005718:	4b15      	ldr	r3, [pc, #84]	; (8005770 <pxCurrentTCBConst>)
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	f01e 0f10 	tst.w	lr, #16
 8005720:	bf08      	it	eq
 8005722:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005726:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800572a:	6010      	str	r0, [r2, #0]
 800572c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005730:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005734:	f380 8811 	msr	BASEPRI, r0
 8005738:	f3bf 8f4f 	dsb	sy
 800573c:	f3bf 8f6f 	isb	sy
 8005740:	f7fe ffba 	bl	80046b8 <vTaskSwitchContext>
 8005744:	f04f 0000 	mov.w	r0, #0
 8005748:	f380 8811 	msr	BASEPRI, r0
 800574c:	bc09      	pop	{r0, r3}
 800574e:	6819      	ldr	r1, [r3, #0]
 8005750:	6808      	ldr	r0, [r1, #0]
 8005752:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005756:	f01e 0f10 	tst.w	lr, #16
 800575a:	bf08      	it	eq
 800575c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005760:	f380 8809 	msr	PSP, r0
 8005764:	f3bf 8f6f 	isb	sy
 8005768:	4770      	bx	lr
 800576a:	bf00      	nop
 800576c:	f3af 8000 	nop.w

08005770 <pxCurrentTCBConst>:
 8005770:	2000092c 	.word	0x2000092c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005774:	bf00      	nop
 8005776:	bf00      	nop

08005778 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b082      	sub	sp, #8
 800577c:	af00      	add	r7, sp, #0
	__asm volatile
 800577e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005782:	f383 8811 	msr	BASEPRI, r3
 8005786:	f3bf 8f6f 	isb	sy
 800578a:	f3bf 8f4f 	dsb	sy
 800578e:	607b      	str	r3, [r7, #4]
}
 8005790:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005792:	f7fe fed7 	bl	8004544 <xTaskIncrementTick>
 8005796:	4603      	mov	r3, r0
 8005798:	2b00      	cmp	r3, #0
 800579a:	d003      	beq.n	80057a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800579c:	4b06      	ldr	r3, [pc, #24]	; (80057b8 <xPortSysTickHandler+0x40>)
 800579e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80057a2:	601a      	str	r2, [r3, #0]
 80057a4:	2300      	movs	r3, #0
 80057a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	f383 8811 	msr	BASEPRI, r3
}
 80057ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80057b0:	bf00      	nop
 80057b2:	3708      	adds	r7, #8
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}
 80057b8:	e000ed04 	.word	0xe000ed04

080057bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80057bc:	b480      	push	{r7}
 80057be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80057c0:	4b0b      	ldr	r3, [pc, #44]	; (80057f0 <vPortSetupTimerInterrupt+0x34>)
 80057c2:	2200      	movs	r2, #0
 80057c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80057c6:	4b0b      	ldr	r3, [pc, #44]	; (80057f4 <vPortSetupTimerInterrupt+0x38>)
 80057c8:	2200      	movs	r2, #0
 80057ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80057cc:	4b0a      	ldr	r3, [pc, #40]	; (80057f8 <vPortSetupTimerInterrupt+0x3c>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a0a      	ldr	r2, [pc, #40]	; (80057fc <vPortSetupTimerInterrupt+0x40>)
 80057d2:	fba2 2303 	umull	r2, r3, r2, r3
 80057d6:	099b      	lsrs	r3, r3, #6
 80057d8:	4a09      	ldr	r2, [pc, #36]	; (8005800 <vPortSetupTimerInterrupt+0x44>)
 80057da:	3b01      	subs	r3, #1
 80057dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80057de:	4b04      	ldr	r3, [pc, #16]	; (80057f0 <vPortSetupTimerInterrupt+0x34>)
 80057e0:	2207      	movs	r2, #7
 80057e2:	601a      	str	r2, [r3, #0]
}
 80057e4:	bf00      	nop
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr
 80057ee:	bf00      	nop
 80057f0:	e000e010 	.word	0xe000e010
 80057f4:	e000e018 	.word	0xe000e018
 80057f8:	20000000 	.word	0x20000000
 80057fc:	10624dd3 	.word	0x10624dd3
 8005800:	e000e014 	.word	0xe000e014

08005804 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005804:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005814 <vPortEnableVFP+0x10>
 8005808:	6801      	ldr	r1, [r0, #0]
 800580a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800580e:	6001      	str	r1, [r0, #0]
 8005810:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005812:	bf00      	nop
 8005814:	e000ed88 	.word	0xe000ed88

08005818 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005818:	b480      	push	{r7}
 800581a:	b085      	sub	sp, #20
 800581c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800581e:	f3ef 8305 	mrs	r3, IPSR
 8005822:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2b0f      	cmp	r3, #15
 8005828:	d914      	bls.n	8005854 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800582a:	4a17      	ldr	r2, [pc, #92]	; (8005888 <vPortValidateInterruptPriority+0x70>)
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	4413      	add	r3, r2
 8005830:	781b      	ldrb	r3, [r3, #0]
 8005832:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005834:	4b15      	ldr	r3, [pc, #84]	; (800588c <vPortValidateInterruptPriority+0x74>)
 8005836:	781b      	ldrb	r3, [r3, #0]
 8005838:	7afa      	ldrb	r2, [r7, #11]
 800583a:	429a      	cmp	r2, r3
 800583c:	d20a      	bcs.n	8005854 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800583e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005842:	f383 8811 	msr	BASEPRI, r3
 8005846:	f3bf 8f6f 	isb	sy
 800584a:	f3bf 8f4f 	dsb	sy
 800584e:	607b      	str	r3, [r7, #4]
}
 8005850:	bf00      	nop
 8005852:	e7fe      	b.n	8005852 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005854:	4b0e      	ldr	r3, [pc, #56]	; (8005890 <vPortValidateInterruptPriority+0x78>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800585c:	4b0d      	ldr	r3, [pc, #52]	; (8005894 <vPortValidateInterruptPriority+0x7c>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	429a      	cmp	r2, r3
 8005862:	d90a      	bls.n	800587a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005868:	f383 8811 	msr	BASEPRI, r3
 800586c:	f3bf 8f6f 	isb	sy
 8005870:	f3bf 8f4f 	dsb	sy
 8005874:	603b      	str	r3, [r7, #0]
}
 8005876:	bf00      	nop
 8005878:	e7fe      	b.n	8005878 <vPortValidateInterruptPriority+0x60>
	}
 800587a:	bf00      	nop
 800587c:	3714      	adds	r7, #20
 800587e:	46bd      	mov	sp, r7
 8005880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005884:	4770      	bx	lr
 8005886:	bf00      	nop
 8005888:	e000e3f0 	.word	0xe000e3f0
 800588c:	20000f58 	.word	0x20000f58
 8005890:	e000ed0c 	.word	0xe000ed0c
 8005894:	20000f5c 	.word	0x20000f5c

08005898 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b08a      	sub	sp, #40	; 0x28
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80058a0:	2300      	movs	r3, #0
 80058a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80058a4:	f7fe fd92 	bl	80043cc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80058a8:	4b5b      	ldr	r3, [pc, #364]	; (8005a18 <pvPortMalloc+0x180>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d101      	bne.n	80058b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80058b0:	f000 f920 	bl	8005af4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80058b4:	4b59      	ldr	r3, [pc, #356]	; (8005a1c <pvPortMalloc+0x184>)
 80058b6:	681a      	ldr	r2, [r3, #0]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	4013      	ands	r3, r2
 80058bc:	2b00      	cmp	r3, #0
 80058be:	f040 8093 	bne.w	80059e8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d01d      	beq.n	8005904 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80058c8:	2208      	movs	r2, #8
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	4413      	add	r3, r2
 80058ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	f003 0307 	and.w	r3, r3, #7
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d014      	beq.n	8005904 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	f023 0307 	bic.w	r3, r3, #7
 80058e0:	3308      	adds	r3, #8
 80058e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f003 0307 	and.w	r3, r3, #7
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d00a      	beq.n	8005904 <pvPortMalloc+0x6c>
	__asm volatile
 80058ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058f2:	f383 8811 	msr	BASEPRI, r3
 80058f6:	f3bf 8f6f 	isb	sy
 80058fa:	f3bf 8f4f 	dsb	sy
 80058fe:	617b      	str	r3, [r7, #20]
}
 8005900:	bf00      	nop
 8005902:	e7fe      	b.n	8005902 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d06e      	beq.n	80059e8 <pvPortMalloc+0x150>
 800590a:	4b45      	ldr	r3, [pc, #276]	; (8005a20 <pvPortMalloc+0x188>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	687a      	ldr	r2, [r7, #4]
 8005910:	429a      	cmp	r2, r3
 8005912:	d869      	bhi.n	80059e8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005914:	4b43      	ldr	r3, [pc, #268]	; (8005a24 <pvPortMalloc+0x18c>)
 8005916:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005918:	4b42      	ldr	r3, [pc, #264]	; (8005a24 <pvPortMalloc+0x18c>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800591e:	e004      	b.n	800592a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005922:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800592a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	687a      	ldr	r2, [r7, #4]
 8005930:	429a      	cmp	r2, r3
 8005932:	d903      	bls.n	800593c <pvPortMalloc+0xa4>
 8005934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d1f1      	bne.n	8005920 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800593c:	4b36      	ldr	r3, [pc, #216]	; (8005a18 <pvPortMalloc+0x180>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005942:	429a      	cmp	r2, r3
 8005944:	d050      	beq.n	80059e8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005946:	6a3b      	ldr	r3, [r7, #32]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	2208      	movs	r2, #8
 800594c:	4413      	add	r3, r2
 800594e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	6a3b      	ldr	r3, [r7, #32]
 8005956:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800595a:	685a      	ldr	r2, [r3, #4]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	1ad2      	subs	r2, r2, r3
 8005960:	2308      	movs	r3, #8
 8005962:	005b      	lsls	r3, r3, #1
 8005964:	429a      	cmp	r2, r3
 8005966:	d91f      	bls.n	80059a8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005968:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4413      	add	r3, r2
 800596e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005970:	69bb      	ldr	r3, [r7, #24]
 8005972:	f003 0307 	and.w	r3, r3, #7
 8005976:	2b00      	cmp	r3, #0
 8005978:	d00a      	beq.n	8005990 <pvPortMalloc+0xf8>
	__asm volatile
 800597a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800597e:	f383 8811 	msr	BASEPRI, r3
 8005982:	f3bf 8f6f 	isb	sy
 8005986:	f3bf 8f4f 	dsb	sy
 800598a:	613b      	str	r3, [r7, #16]
}
 800598c:	bf00      	nop
 800598e:	e7fe      	b.n	800598e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005992:	685a      	ldr	r2, [r3, #4]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	1ad2      	subs	r2, r2, r3
 8005998:	69bb      	ldr	r3, [r7, #24]
 800599a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800599c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800599e:	687a      	ldr	r2, [r7, #4]
 80059a0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80059a2:	69b8      	ldr	r0, [r7, #24]
 80059a4:	f000 f908 	bl	8005bb8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80059a8:	4b1d      	ldr	r3, [pc, #116]	; (8005a20 <pvPortMalloc+0x188>)
 80059aa:	681a      	ldr	r2, [r3, #0]
 80059ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	1ad3      	subs	r3, r2, r3
 80059b2:	4a1b      	ldr	r2, [pc, #108]	; (8005a20 <pvPortMalloc+0x188>)
 80059b4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80059b6:	4b1a      	ldr	r3, [pc, #104]	; (8005a20 <pvPortMalloc+0x188>)
 80059b8:	681a      	ldr	r2, [r3, #0]
 80059ba:	4b1b      	ldr	r3, [pc, #108]	; (8005a28 <pvPortMalloc+0x190>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	429a      	cmp	r2, r3
 80059c0:	d203      	bcs.n	80059ca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80059c2:	4b17      	ldr	r3, [pc, #92]	; (8005a20 <pvPortMalloc+0x188>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a18      	ldr	r2, [pc, #96]	; (8005a28 <pvPortMalloc+0x190>)
 80059c8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80059ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059cc:	685a      	ldr	r2, [r3, #4]
 80059ce:	4b13      	ldr	r3, [pc, #76]	; (8005a1c <pvPortMalloc+0x184>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	431a      	orrs	r2, r3
 80059d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80059d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059da:	2200      	movs	r2, #0
 80059dc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80059de:	4b13      	ldr	r3, [pc, #76]	; (8005a2c <pvPortMalloc+0x194>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	3301      	adds	r3, #1
 80059e4:	4a11      	ldr	r2, [pc, #68]	; (8005a2c <pvPortMalloc+0x194>)
 80059e6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80059e8:	f7fe fcfe 	bl	80043e8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80059ec:	69fb      	ldr	r3, [r7, #28]
 80059ee:	f003 0307 	and.w	r3, r3, #7
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d00a      	beq.n	8005a0c <pvPortMalloc+0x174>
	__asm volatile
 80059f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059fa:	f383 8811 	msr	BASEPRI, r3
 80059fe:	f3bf 8f6f 	isb	sy
 8005a02:	f3bf 8f4f 	dsb	sy
 8005a06:	60fb      	str	r3, [r7, #12]
}
 8005a08:	bf00      	nop
 8005a0a:	e7fe      	b.n	8005a0a <pvPortMalloc+0x172>
	return pvReturn;
 8005a0c:	69fb      	ldr	r3, [r7, #28]
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	3728      	adds	r7, #40	; 0x28
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
 8005a16:	bf00      	nop
 8005a18:	20004b68 	.word	0x20004b68
 8005a1c:	20004b7c 	.word	0x20004b7c
 8005a20:	20004b6c 	.word	0x20004b6c
 8005a24:	20004b60 	.word	0x20004b60
 8005a28:	20004b70 	.word	0x20004b70
 8005a2c:	20004b74 	.word	0x20004b74

08005a30 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b086      	sub	sp, #24
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d04d      	beq.n	8005ade <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005a42:	2308      	movs	r3, #8
 8005a44:	425b      	negs	r3, r3
 8005a46:	697a      	ldr	r2, [r7, #20]
 8005a48:	4413      	add	r3, r2
 8005a4a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	685a      	ldr	r2, [r3, #4]
 8005a54:	4b24      	ldr	r3, [pc, #144]	; (8005ae8 <vPortFree+0xb8>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4013      	ands	r3, r2
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d10a      	bne.n	8005a74 <vPortFree+0x44>
	__asm volatile
 8005a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a62:	f383 8811 	msr	BASEPRI, r3
 8005a66:	f3bf 8f6f 	isb	sy
 8005a6a:	f3bf 8f4f 	dsb	sy
 8005a6e:	60fb      	str	r3, [r7, #12]
}
 8005a70:	bf00      	nop
 8005a72:	e7fe      	b.n	8005a72 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d00a      	beq.n	8005a92 <vPortFree+0x62>
	__asm volatile
 8005a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a80:	f383 8811 	msr	BASEPRI, r3
 8005a84:	f3bf 8f6f 	isb	sy
 8005a88:	f3bf 8f4f 	dsb	sy
 8005a8c:	60bb      	str	r3, [r7, #8]
}
 8005a8e:	bf00      	nop
 8005a90:	e7fe      	b.n	8005a90 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	685a      	ldr	r2, [r3, #4]
 8005a96:	4b14      	ldr	r3, [pc, #80]	; (8005ae8 <vPortFree+0xb8>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d01e      	beq.n	8005ade <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d11a      	bne.n	8005ade <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	685a      	ldr	r2, [r3, #4]
 8005aac:	4b0e      	ldr	r3, [pc, #56]	; (8005ae8 <vPortFree+0xb8>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	43db      	mvns	r3, r3
 8005ab2:	401a      	ands	r2, r3
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005ab8:	f7fe fc88 	bl	80043cc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	685a      	ldr	r2, [r3, #4]
 8005ac0:	4b0a      	ldr	r3, [pc, #40]	; (8005aec <vPortFree+0xbc>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4413      	add	r3, r2
 8005ac6:	4a09      	ldr	r2, [pc, #36]	; (8005aec <vPortFree+0xbc>)
 8005ac8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005aca:	6938      	ldr	r0, [r7, #16]
 8005acc:	f000 f874 	bl	8005bb8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005ad0:	4b07      	ldr	r3, [pc, #28]	; (8005af0 <vPortFree+0xc0>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	3301      	adds	r3, #1
 8005ad6:	4a06      	ldr	r2, [pc, #24]	; (8005af0 <vPortFree+0xc0>)
 8005ad8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005ada:	f7fe fc85 	bl	80043e8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005ade:	bf00      	nop
 8005ae0:	3718      	adds	r7, #24
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}
 8005ae6:	bf00      	nop
 8005ae8:	20004b7c 	.word	0x20004b7c
 8005aec:	20004b6c 	.word	0x20004b6c
 8005af0:	20004b78 	.word	0x20004b78

08005af4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005af4:	b480      	push	{r7}
 8005af6:	b085      	sub	sp, #20
 8005af8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005afa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8005afe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005b00:	4b27      	ldr	r3, [pc, #156]	; (8005ba0 <prvHeapInit+0xac>)
 8005b02:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f003 0307 	and.w	r3, r3, #7
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d00c      	beq.n	8005b28 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	3307      	adds	r3, #7
 8005b12:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f023 0307 	bic.w	r3, r3, #7
 8005b1a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005b1c:	68ba      	ldr	r2, [r7, #8]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	1ad3      	subs	r3, r2, r3
 8005b22:	4a1f      	ldr	r2, [pc, #124]	; (8005ba0 <prvHeapInit+0xac>)
 8005b24:	4413      	add	r3, r2
 8005b26:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005b2c:	4a1d      	ldr	r2, [pc, #116]	; (8005ba4 <prvHeapInit+0xb0>)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005b32:	4b1c      	ldr	r3, [pc, #112]	; (8005ba4 <prvHeapInit+0xb0>)
 8005b34:	2200      	movs	r2, #0
 8005b36:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	68ba      	ldr	r2, [r7, #8]
 8005b3c:	4413      	add	r3, r2
 8005b3e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005b40:	2208      	movs	r2, #8
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	1a9b      	subs	r3, r3, r2
 8005b46:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f023 0307 	bic.w	r3, r3, #7
 8005b4e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	4a15      	ldr	r2, [pc, #84]	; (8005ba8 <prvHeapInit+0xb4>)
 8005b54:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005b56:	4b14      	ldr	r3, [pc, #80]	; (8005ba8 <prvHeapInit+0xb4>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005b5e:	4b12      	ldr	r3, [pc, #72]	; (8005ba8 <prvHeapInit+0xb4>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	2200      	movs	r2, #0
 8005b64:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	68fa      	ldr	r2, [r7, #12]
 8005b6e:	1ad2      	subs	r2, r2, r3
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005b74:	4b0c      	ldr	r3, [pc, #48]	; (8005ba8 <prvHeapInit+0xb4>)
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	4a0a      	ldr	r2, [pc, #40]	; (8005bac <prvHeapInit+0xb8>)
 8005b82:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	4a09      	ldr	r2, [pc, #36]	; (8005bb0 <prvHeapInit+0xbc>)
 8005b8a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005b8c:	4b09      	ldr	r3, [pc, #36]	; (8005bb4 <prvHeapInit+0xc0>)
 8005b8e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005b92:	601a      	str	r2, [r3, #0]
}
 8005b94:	bf00      	nop
 8005b96:	3714      	adds	r7, #20
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9e:	4770      	bx	lr
 8005ba0:	20000f60 	.word	0x20000f60
 8005ba4:	20004b60 	.word	0x20004b60
 8005ba8:	20004b68 	.word	0x20004b68
 8005bac:	20004b70 	.word	0x20004b70
 8005bb0:	20004b6c 	.word	0x20004b6c
 8005bb4:	20004b7c 	.word	0x20004b7c

08005bb8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b085      	sub	sp, #20
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005bc0:	4b28      	ldr	r3, [pc, #160]	; (8005c64 <prvInsertBlockIntoFreeList+0xac>)
 8005bc2:	60fb      	str	r3, [r7, #12]
 8005bc4:	e002      	b.n	8005bcc <prvInsertBlockIntoFreeList+0x14>
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	60fb      	str	r3, [r7, #12]
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	687a      	ldr	r2, [r7, #4]
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	d8f7      	bhi.n	8005bc6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	68ba      	ldr	r2, [r7, #8]
 8005be0:	4413      	add	r3, r2
 8005be2:	687a      	ldr	r2, [r7, #4]
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d108      	bne.n	8005bfa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	685a      	ldr	r2, [r3, #4]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	441a      	add	r2, r3
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	68ba      	ldr	r2, [r7, #8]
 8005c04:	441a      	add	r2, r3
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	d118      	bne.n	8005c40 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	4b15      	ldr	r3, [pc, #84]	; (8005c68 <prvInsertBlockIntoFreeList+0xb0>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d00d      	beq.n	8005c36 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	685a      	ldr	r2, [r3, #4]
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	441a      	add	r2, r3
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	601a      	str	r2, [r3, #0]
 8005c34:	e008      	b.n	8005c48 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005c36:	4b0c      	ldr	r3, [pc, #48]	; (8005c68 <prvInsertBlockIntoFreeList+0xb0>)
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	601a      	str	r2, [r3, #0]
 8005c3e:	e003      	b.n	8005c48 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005c48:	68fa      	ldr	r2, [r7, #12]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	429a      	cmp	r2, r3
 8005c4e:	d002      	beq.n	8005c56 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	687a      	ldr	r2, [r7, #4]
 8005c54:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c56:	bf00      	nop
 8005c58:	3714      	adds	r7, #20
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c60:	4770      	bx	lr
 8005c62:	bf00      	nop
 8005c64:	20004b60 	.word	0x20004b60
 8005c68:	20004b68 	.word	0x20004b68

08005c6c <__libc_init_array>:
 8005c6c:	b570      	push	{r4, r5, r6, lr}
 8005c6e:	4d0d      	ldr	r5, [pc, #52]	; (8005ca4 <__libc_init_array+0x38>)
 8005c70:	4c0d      	ldr	r4, [pc, #52]	; (8005ca8 <__libc_init_array+0x3c>)
 8005c72:	1b64      	subs	r4, r4, r5
 8005c74:	10a4      	asrs	r4, r4, #2
 8005c76:	2600      	movs	r6, #0
 8005c78:	42a6      	cmp	r6, r4
 8005c7a:	d109      	bne.n	8005c90 <__libc_init_array+0x24>
 8005c7c:	4d0b      	ldr	r5, [pc, #44]	; (8005cac <__libc_init_array+0x40>)
 8005c7e:	4c0c      	ldr	r4, [pc, #48]	; (8005cb0 <__libc_init_array+0x44>)
 8005c80:	f000 f8f2 	bl	8005e68 <_init>
 8005c84:	1b64      	subs	r4, r4, r5
 8005c86:	10a4      	asrs	r4, r4, #2
 8005c88:	2600      	movs	r6, #0
 8005c8a:	42a6      	cmp	r6, r4
 8005c8c:	d105      	bne.n	8005c9a <__libc_init_array+0x2e>
 8005c8e:	bd70      	pop	{r4, r5, r6, pc}
 8005c90:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c94:	4798      	blx	r3
 8005c96:	3601      	adds	r6, #1
 8005c98:	e7ee      	b.n	8005c78 <__libc_init_array+0xc>
 8005c9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c9e:	4798      	blx	r3
 8005ca0:	3601      	adds	r6, #1
 8005ca2:	e7f2      	b.n	8005c8a <__libc_init_array+0x1e>
 8005ca4:	08005f84 	.word	0x08005f84
 8005ca8:	08005f84 	.word	0x08005f84
 8005cac:	08005f84 	.word	0x08005f84
 8005cb0:	08005f88 	.word	0x08005f88

08005cb4 <__retarget_lock_acquire_recursive>:
 8005cb4:	4770      	bx	lr

08005cb6 <__retarget_lock_release_recursive>:
 8005cb6:	4770      	bx	lr

08005cb8 <memcpy>:
 8005cb8:	440a      	add	r2, r1
 8005cba:	4291      	cmp	r1, r2
 8005cbc:	f100 33ff 	add.w	r3, r0, #4294967295
 8005cc0:	d100      	bne.n	8005cc4 <memcpy+0xc>
 8005cc2:	4770      	bx	lr
 8005cc4:	b510      	push	{r4, lr}
 8005cc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005cca:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005cce:	4291      	cmp	r1, r2
 8005cd0:	d1f9      	bne.n	8005cc6 <memcpy+0xe>
 8005cd2:	bd10      	pop	{r4, pc}

08005cd4 <memset>:
 8005cd4:	4402      	add	r2, r0
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d100      	bne.n	8005cde <memset+0xa>
 8005cdc:	4770      	bx	lr
 8005cde:	f803 1b01 	strb.w	r1, [r3], #1
 8005ce2:	e7f9      	b.n	8005cd8 <memset+0x4>

08005ce4 <cleanup_glue>:
 8005ce4:	b538      	push	{r3, r4, r5, lr}
 8005ce6:	460c      	mov	r4, r1
 8005ce8:	6809      	ldr	r1, [r1, #0]
 8005cea:	4605      	mov	r5, r0
 8005cec:	b109      	cbz	r1, 8005cf2 <cleanup_glue+0xe>
 8005cee:	f7ff fff9 	bl	8005ce4 <cleanup_glue>
 8005cf2:	4621      	mov	r1, r4
 8005cf4:	4628      	mov	r0, r5
 8005cf6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005cfa:	f000 b869 	b.w	8005dd0 <_free_r>
	...

08005d00 <_reclaim_reent>:
 8005d00:	4b2c      	ldr	r3, [pc, #176]	; (8005db4 <_reclaim_reent+0xb4>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4283      	cmp	r3, r0
 8005d06:	b570      	push	{r4, r5, r6, lr}
 8005d08:	4604      	mov	r4, r0
 8005d0a:	d051      	beq.n	8005db0 <_reclaim_reent+0xb0>
 8005d0c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005d0e:	b143      	cbz	r3, 8005d22 <_reclaim_reent+0x22>
 8005d10:	68db      	ldr	r3, [r3, #12]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d14a      	bne.n	8005dac <_reclaim_reent+0xac>
 8005d16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d18:	6819      	ldr	r1, [r3, #0]
 8005d1a:	b111      	cbz	r1, 8005d22 <_reclaim_reent+0x22>
 8005d1c:	4620      	mov	r0, r4
 8005d1e:	f000 f857 	bl	8005dd0 <_free_r>
 8005d22:	6961      	ldr	r1, [r4, #20]
 8005d24:	b111      	cbz	r1, 8005d2c <_reclaim_reent+0x2c>
 8005d26:	4620      	mov	r0, r4
 8005d28:	f000 f852 	bl	8005dd0 <_free_r>
 8005d2c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005d2e:	b111      	cbz	r1, 8005d36 <_reclaim_reent+0x36>
 8005d30:	4620      	mov	r0, r4
 8005d32:	f000 f84d 	bl	8005dd0 <_free_r>
 8005d36:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005d38:	b111      	cbz	r1, 8005d40 <_reclaim_reent+0x40>
 8005d3a:	4620      	mov	r0, r4
 8005d3c:	f000 f848 	bl	8005dd0 <_free_r>
 8005d40:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8005d42:	b111      	cbz	r1, 8005d4a <_reclaim_reent+0x4a>
 8005d44:	4620      	mov	r0, r4
 8005d46:	f000 f843 	bl	8005dd0 <_free_r>
 8005d4a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005d4c:	b111      	cbz	r1, 8005d54 <_reclaim_reent+0x54>
 8005d4e:	4620      	mov	r0, r4
 8005d50:	f000 f83e 	bl	8005dd0 <_free_r>
 8005d54:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8005d56:	b111      	cbz	r1, 8005d5e <_reclaim_reent+0x5e>
 8005d58:	4620      	mov	r0, r4
 8005d5a:	f000 f839 	bl	8005dd0 <_free_r>
 8005d5e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8005d60:	b111      	cbz	r1, 8005d68 <_reclaim_reent+0x68>
 8005d62:	4620      	mov	r0, r4
 8005d64:	f000 f834 	bl	8005dd0 <_free_r>
 8005d68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d6a:	b111      	cbz	r1, 8005d72 <_reclaim_reent+0x72>
 8005d6c:	4620      	mov	r0, r4
 8005d6e:	f000 f82f 	bl	8005dd0 <_free_r>
 8005d72:	69a3      	ldr	r3, [r4, #24]
 8005d74:	b1e3      	cbz	r3, 8005db0 <_reclaim_reent+0xb0>
 8005d76:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005d78:	4620      	mov	r0, r4
 8005d7a:	4798      	blx	r3
 8005d7c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005d7e:	b1b9      	cbz	r1, 8005db0 <_reclaim_reent+0xb0>
 8005d80:	4620      	mov	r0, r4
 8005d82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005d86:	f7ff bfad 	b.w	8005ce4 <cleanup_glue>
 8005d8a:	5949      	ldr	r1, [r1, r5]
 8005d8c:	b941      	cbnz	r1, 8005da0 <_reclaim_reent+0xa0>
 8005d8e:	3504      	adds	r5, #4
 8005d90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d92:	2d80      	cmp	r5, #128	; 0x80
 8005d94:	68d9      	ldr	r1, [r3, #12]
 8005d96:	d1f8      	bne.n	8005d8a <_reclaim_reent+0x8a>
 8005d98:	4620      	mov	r0, r4
 8005d9a:	f000 f819 	bl	8005dd0 <_free_r>
 8005d9e:	e7ba      	b.n	8005d16 <_reclaim_reent+0x16>
 8005da0:	680e      	ldr	r6, [r1, #0]
 8005da2:	4620      	mov	r0, r4
 8005da4:	f000 f814 	bl	8005dd0 <_free_r>
 8005da8:	4631      	mov	r1, r6
 8005daa:	e7ef      	b.n	8005d8c <_reclaim_reent+0x8c>
 8005dac:	2500      	movs	r5, #0
 8005dae:	e7ef      	b.n	8005d90 <_reclaim_reent+0x90>
 8005db0:	bd70      	pop	{r4, r5, r6, pc}
 8005db2:	bf00      	nop
 8005db4:	20000010 	.word	0x20000010

08005db8 <__malloc_lock>:
 8005db8:	4801      	ldr	r0, [pc, #4]	; (8005dc0 <__malloc_lock+0x8>)
 8005dba:	f7ff bf7b 	b.w	8005cb4 <__retarget_lock_acquire_recursive>
 8005dbe:	bf00      	nop
 8005dc0:	20004b80 	.word	0x20004b80

08005dc4 <__malloc_unlock>:
 8005dc4:	4801      	ldr	r0, [pc, #4]	; (8005dcc <__malloc_unlock+0x8>)
 8005dc6:	f7ff bf76 	b.w	8005cb6 <__retarget_lock_release_recursive>
 8005dca:	bf00      	nop
 8005dcc:	20004b80 	.word	0x20004b80

08005dd0 <_free_r>:
 8005dd0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005dd2:	2900      	cmp	r1, #0
 8005dd4:	d044      	beq.n	8005e60 <_free_r+0x90>
 8005dd6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005dda:	9001      	str	r0, [sp, #4]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	f1a1 0404 	sub.w	r4, r1, #4
 8005de2:	bfb8      	it	lt
 8005de4:	18e4      	addlt	r4, r4, r3
 8005de6:	f7ff ffe7 	bl	8005db8 <__malloc_lock>
 8005dea:	4a1e      	ldr	r2, [pc, #120]	; (8005e64 <_free_r+0x94>)
 8005dec:	9801      	ldr	r0, [sp, #4]
 8005dee:	6813      	ldr	r3, [r2, #0]
 8005df0:	b933      	cbnz	r3, 8005e00 <_free_r+0x30>
 8005df2:	6063      	str	r3, [r4, #4]
 8005df4:	6014      	str	r4, [r2, #0]
 8005df6:	b003      	add	sp, #12
 8005df8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005dfc:	f7ff bfe2 	b.w	8005dc4 <__malloc_unlock>
 8005e00:	42a3      	cmp	r3, r4
 8005e02:	d908      	bls.n	8005e16 <_free_r+0x46>
 8005e04:	6825      	ldr	r5, [r4, #0]
 8005e06:	1961      	adds	r1, r4, r5
 8005e08:	428b      	cmp	r3, r1
 8005e0a:	bf01      	itttt	eq
 8005e0c:	6819      	ldreq	r1, [r3, #0]
 8005e0e:	685b      	ldreq	r3, [r3, #4]
 8005e10:	1949      	addeq	r1, r1, r5
 8005e12:	6021      	streq	r1, [r4, #0]
 8005e14:	e7ed      	b.n	8005df2 <_free_r+0x22>
 8005e16:	461a      	mov	r2, r3
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	b10b      	cbz	r3, 8005e20 <_free_r+0x50>
 8005e1c:	42a3      	cmp	r3, r4
 8005e1e:	d9fa      	bls.n	8005e16 <_free_r+0x46>
 8005e20:	6811      	ldr	r1, [r2, #0]
 8005e22:	1855      	adds	r5, r2, r1
 8005e24:	42a5      	cmp	r5, r4
 8005e26:	d10b      	bne.n	8005e40 <_free_r+0x70>
 8005e28:	6824      	ldr	r4, [r4, #0]
 8005e2a:	4421      	add	r1, r4
 8005e2c:	1854      	adds	r4, r2, r1
 8005e2e:	42a3      	cmp	r3, r4
 8005e30:	6011      	str	r1, [r2, #0]
 8005e32:	d1e0      	bne.n	8005df6 <_free_r+0x26>
 8005e34:	681c      	ldr	r4, [r3, #0]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	6053      	str	r3, [r2, #4]
 8005e3a:	4421      	add	r1, r4
 8005e3c:	6011      	str	r1, [r2, #0]
 8005e3e:	e7da      	b.n	8005df6 <_free_r+0x26>
 8005e40:	d902      	bls.n	8005e48 <_free_r+0x78>
 8005e42:	230c      	movs	r3, #12
 8005e44:	6003      	str	r3, [r0, #0]
 8005e46:	e7d6      	b.n	8005df6 <_free_r+0x26>
 8005e48:	6825      	ldr	r5, [r4, #0]
 8005e4a:	1961      	adds	r1, r4, r5
 8005e4c:	428b      	cmp	r3, r1
 8005e4e:	bf04      	itt	eq
 8005e50:	6819      	ldreq	r1, [r3, #0]
 8005e52:	685b      	ldreq	r3, [r3, #4]
 8005e54:	6063      	str	r3, [r4, #4]
 8005e56:	bf04      	itt	eq
 8005e58:	1949      	addeq	r1, r1, r5
 8005e5a:	6021      	streq	r1, [r4, #0]
 8005e5c:	6054      	str	r4, [r2, #4]
 8005e5e:	e7ca      	b.n	8005df6 <_free_r+0x26>
 8005e60:	b003      	add	sp, #12
 8005e62:	bd30      	pop	{r4, r5, pc}
 8005e64:	20004b84 	.word	0x20004b84

08005e68 <_init>:
 8005e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e6a:	bf00      	nop
 8005e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e6e:	bc08      	pop	{r3}
 8005e70:	469e      	mov	lr, r3
 8005e72:	4770      	bx	lr

08005e74 <_fini>:
 8005e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e76:	bf00      	nop
 8005e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e7a:	bc08      	pop	{r3}
 8005e7c:	469e      	mov	lr, r3
 8005e7e:	4770      	bx	lr
