<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="arm.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cpu.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cpu.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cpu_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="cpu_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decode.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="decode.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="decode.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fetch.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="fetch.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="fetch.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fetch_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fetch_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="issuer.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="issuer.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="issuer.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="issuer_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="issuer_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regbank.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="regbank.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="regbank.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="regbank_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regbank_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rom.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="rom.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="rom.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rom_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rom_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1389505367" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1389505367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391172677" xil_pn:in_ck="-7972077503459179186" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1391172677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cpu.v"/>
      <outfile xil_pn:name="cpu_test.v"/>
      <outfile xil_pn:name="decode.v"/>
      <outfile xil_pn:name="decoder_test.v"/>
      <outfile xil_pn:name="fetch.v"/>
      <outfile xil_pn:name="fetch_test.v"/>
      <outfile xil_pn:name="issuer.v"/>
      <outfile xil_pn:name="issuer_test.v"/>
      <outfile xil_pn:name="regbank_test.v"/>
      <outfile xil_pn:name="regbanknpc.v"/>
      <outfile xil_pn:name="rom.v"/>
      <outfile xil_pn:name="rom_test.v"/>
      <outfile xil_pn:name="writeback.v"/>
      <outfile xil_pn:name="writeback_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1391172505" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4854632453755880546" xil_pn:start_ts="1391172505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391172505" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8323684045807038628" xil_pn:start_ts="1391172505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391172505" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2360439713382415040" xil_pn:start_ts="1391172505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391172677" xil_pn:in_ck="-7972077503459179186" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1391172677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cpu.v"/>
      <outfile xil_pn:name="cpu_test.v"/>
      <outfile xil_pn:name="decode.v"/>
      <outfile xil_pn:name="decoder_test.v"/>
      <outfile xil_pn:name="fetch.v"/>
      <outfile xil_pn:name="fetch_test.v"/>
      <outfile xil_pn:name="issuer.v"/>
      <outfile xil_pn:name="issuer_test.v"/>
      <outfile xil_pn:name="regbank_test.v"/>
      <outfile xil_pn:name="regbanknpc.v"/>
      <outfile xil_pn:name="rom.v"/>
      <outfile xil_pn:name="rom_test.v"/>
      <outfile xil_pn:name="writeback.v"/>
      <outfile xil_pn:name="writeback_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1391172681" xil_pn:in_ck="-7972077503459179186" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-875263202930298469" xil_pn:start_ts="1391172677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cpu_test_beh.prj"/>
      <outfile xil_pn:name="cpu_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1391172749" xil_pn:in_ck="6198633252986962459" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7338748469561170946" xil_pn:start_ts="1391172749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cpu_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
