// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_toe_check_ipv4_checksum_32_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        subSumFifo_dout,
        subSumFifo_empty_n,
        subSumFifo_read,
        rxEng_checksumValidFifo_din,
        rxEng_checksumValidFifo_full_n,
        rxEng_checksumValidFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] subSumFifo_dout;
input   subSumFifo_empty_n;
output   subSumFifo_read;
output  [0:0] rxEng_checksumValidFifo_din;
input   rxEng_checksumValidFifo_full_n;
output   rxEng_checksumValidFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg subSumFifo_read;
reg rxEng_checksumValidFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_290_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
reg   [0:0] tmp_i_reg_2857;
reg   [0:0] tmp_i_reg_2857_pp0_iter4_reg;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_subdone;
reg    subSumFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    rxEng_checksumValidFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_i_reg_2857_pp0_iter1_reg;
reg   [0:0] tmp_i_reg_2857_pp0_iter2_reg;
reg   [0:0] tmp_i_reg_2857_pp0_iter3_reg;
reg   [7:0] trunc_ln144_s_reg_2861;
reg   [7:0] trunc_ln144_1_reg_2866;
reg   [7:0] trunc_ln144_2_reg_2871;
reg   [7:0] trunc_ln144_3_reg_2876;
reg   [7:0] trunc_ln144_4_reg_2881;
reg   [7:0] trunc_ln144_5_reg_2886;
reg   [7:0] trunc_ln144_6_reg_2891;
reg   [7:0] trunc_ln144_7_reg_2896;
reg   [7:0] trunc_ln144_8_reg_2901;
reg   [7:0] trunc_ln144_9_reg_2906;
reg   [7:0] trunc_ln144_10_reg_2911;
reg   [7:0] trunc_ln144_11_reg_2916;
reg   [7:0] trunc_ln144_12_reg_2921;
reg   [7:0] trunc_ln144_13_reg_2926;
reg   [7:0] trunc_ln144_14_reg_2931;
reg   [7:0] trunc_ln144_15_reg_2936;
reg   [7:0] trunc_ln144_16_reg_2941;
reg   [7:0] trunc_ln144_17_reg_2946;
reg   [7:0] trunc_ln144_18_reg_2951;
reg   [7:0] trunc_ln144_19_reg_2956;
reg   [7:0] trunc_ln144_20_reg_2961;
reg   [7:0] trunc_ln144_21_reg_2966;
reg   [7:0] trunc_ln144_22_reg_2971;
reg   [7:0] trunc_ln144_23_reg_2976;
reg   [7:0] trunc_ln144_24_reg_2981;
reg   [7:0] trunc_ln144_25_reg_2986;
reg   [7:0] trunc_ln144_26_reg_2991;
wire   [7:0] trunc_ln885_fu_625_p1;
reg   [7:0] trunc_ln885_reg_2996;
reg   [7:0] trunc_ln885_1_reg_3001;
wire   [15:0] trunc_ln885_65_fu_639_p1;
reg   [15:0] trunc_ln885_65_reg_3006;
reg   [15:0] trunc_ln885_s_reg_3011;
reg   [0:0] tmp_reg_3016;
reg   [15:0] or_ln885_26_reg_3022;
reg   [7:0] trunc_ln885_3_reg_3027;
reg   [15:0] trunc_ln885_2_reg_3032;
reg   [0:0] tmp_200_reg_3037;
reg   [15:0] or_ln1_reg_3043;
reg   [7:0] trunc_ln885_5_reg_3048;
reg   [15:0] trunc_ln885_4_reg_3053;
reg   [0:0] tmp_201_reg_3058;
reg   [15:0] or_ln885_27_reg_3064;
reg   [7:0] trunc_ln885_7_reg_3069;
reg   [15:0] trunc_ln885_6_reg_3074;
reg   [0:0] tmp_202_reg_3079;
reg   [15:0] or_ln885_28_reg_3085;
reg   [15:0] or_ln885_29_reg_3090;
reg   [0:0] tmp_203_reg_3095;
reg   [15:0] or_ln885_30_reg_3101;
reg   [15:0] or_ln885_31_reg_3106;
reg   [0:0] tmp_204_reg_3111;
reg   [15:0] or_ln885_32_reg_3117;
reg   [15:0] or_ln885_33_reg_3122;
reg   [0:0] tmp_205_reg_3127;
reg   [15:0] or_ln885_34_reg_3133;
reg   [15:0] or_ln885_35_reg_3138;
reg   [0:0] tmp_206_reg_3143;
reg   [15:0] or_ln885_36_reg_3149;
reg   [15:0] or_ln885_37_reg_3154;
reg   [0:0] tmp_207_reg_3159;
reg   [15:0] or_ln885_38_reg_3165;
reg   [15:0] or_ln885_39_reg_3170;
reg   [0:0] tmp_208_reg_3175;
reg   [15:0] or_ln885_40_reg_3181;
reg   [15:0] or_ln885_41_reg_3186;
reg   [0:0] tmp_209_reg_3191;
reg   [15:0] or_ln885_42_reg_3197;
reg   [15:0] or_ln885_43_reg_3202;
reg   [0:0] tmp_210_reg_3207;
reg   [15:0] or_ln885_44_reg_3213;
reg   [15:0] or_ln885_45_reg_3218;
reg   [0:0] tmp_211_reg_3223;
reg   [15:0] or_ln885_46_reg_3229;
reg   [15:0] or_ln885_47_reg_3234;
reg   [0:0] tmp_212_reg_3239;
reg   [15:0] or_ln885_48_reg_3245;
reg   [15:0] or_ln885_49_reg_3250;
reg   [0:0] tmp_213_reg_3255;
reg   [15:0] or_ln885_50_reg_3261;
reg   [15:0] or_ln885_51_reg_3266;
reg   [0:0] tmp_214_reg_3271;
wire   [7:0] add_ln385_fu_1498_p2;
reg   [7:0] add_ln385_reg_3277;
wire   [7:0] add_ln385_1_fu_1534_p2;
reg   [7:0] add_ln385_1_reg_3282;
wire   [7:0] add_ln385_2_fu_1570_p2;
reg   [7:0] add_ln385_2_reg_3287;
wire   [7:0] add_ln385_3_fu_1606_p2;
reg   [7:0] add_ln385_3_reg_3292;
wire   [7:0] add_ln385_8_fu_1786_p2;
reg   [7:0] add_ln385_8_reg_3297;
wire   [7:0] add_ln385_9_fu_1822_p2;
reg   [7:0] add_ln385_9_reg_3302;
wire   [7:0] add_ln385_10_fu_1858_p2;
reg   [7:0] add_ln385_10_reg_3307;
wire   [7:0] add_ln385_11_fu_1894_p2;
reg   [7:0] add_ln385_11_reg_3312;
wire   [0:0] tmp_215_fu_2083_p3;
reg   [0:0] tmp_215_reg_3317;
reg   [7:0] trunc_ln6_reg_3322;
wire   [0:0] tmp_216_fu_2147_p3;
reg   [0:0] tmp_216_reg_3327;
reg   [7:0] trunc_ln395_1_reg_3332;
wire   [0:0] tmp_217_fu_2211_p3;
reg   [0:0] tmp_217_reg_3337;
reg   [7:0] trunc_ln395_2_reg_3342;
wire   [0:0] tmp_218_fu_2275_p3;
reg   [0:0] tmp_218_reg_3347;
reg   [7:0] trunc_ln395_3_reg_3352;
wire   [15:0] add_ln229_166_fu_2357_p2;
reg   [15:0] add_ln229_166_reg_3357;
wire   [15:0] add_ln229_167_fu_2411_p2;
reg   [15:0] add_ln229_167_reg_3363;
wire   [15:0] add_ln229_168_fu_2465_p2;
reg   [15:0] add_ln229_168_reg_3369;
wire   [15:0] add_ln229_169_fu_2519_p2;
reg   [15:0] add_ln229_169_reg_3375;
wire   [15:0] add_ln229_170_fu_2623_p2;
reg   [15:0] add_ln229_170_reg_3381;
wire   [15:0] add_ln229_171_fu_2663_p2;
reg   [15:0] add_ln229_171_reg_3387;
wire   [15:0] add_ln229_172_fu_2703_p2;
reg   [15:0] add_ln229_172_reg_3393;
wire   [15:0] add_ln229_173_fu_2743_p2;
reg   [15:0] add_ln229_173_reg_3399;
wire   [15:0] add_ln229_174_fu_2790_p2;
reg   [15:0] add_ln229_174_reg_3405;
wire   [15:0] add_ln229_175_fu_2812_p2;
reg   [15:0] add_ln229_175_reg_3411;
wire   [0:0] icmp_ln1064_fu_2851_p2;
reg   [0:0] icmp_ln1064_reg_3417;
reg    ap_block_pp0_stage0_01001;
wire   [16:0] tmp_sum_V_fu_465_p4;
wire   [16:0] trunc_ln144_fu_311_p1;
wire   [16:0] add_ln885_fu_653_p2;
wire   [16:0] or_ln_fu_677_p4;
wire   [16:0] tmp_sum_V_1_fu_475_p4;
wire   [16:0] add_ln885_127_fu_707_p2;
wire   [16:0] or_ln885_1_fu_731_p4;
wire   [16:0] tmp_sum_V_2_fu_485_p4;
wire   [16:0] add_ln885_128_fu_761_p2;
wire   [16:0] or_ln885_2_fu_785_p4;
wire   [16:0] tmp_sum_V_3_fu_495_p4;
wire   [16:0] add_ln885_129_fu_815_p2;
wire   [16:0] or_ln885_4_fu_859_p4;
wire   [16:0] or_ln885_3_fu_839_p4;
wire   [16:0] add_ln885_130_fu_869_p2;
wire   [16:0] or_ln885_6_fu_913_p4;
wire   [16:0] or_ln885_5_fu_893_p4;
wire   [16:0] add_ln885_131_fu_923_p2;
wire   [16:0] or_ln885_8_fu_967_p4;
wire   [16:0] or_ln885_7_fu_947_p4;
wire   [16:0] add_ln885_132_fu_977_p2;
wire   [16:0] or_ln885_s_fu_1021_p4;
wire   [16:0] or_ln885_9_fu_1001_p4;
wire   [16:0] add_ln885_133_fu_1031_p2;
wire   [16:0] or_ln885_11_fu_1075_p4;
wire   [16:0] or_ln885_10_fu_1055_p4;
wire   [16:0] add_ln885_134_fu_1085_p2;
wire   [16:0] or_ln885_13_fu_1129_p4;
wire   [16:0] or_ln885_12_fu_1109_p4;
wire   [16:0] add_ln885_135_fu_1139_p2;
wire   [16:0] or_ln885_15_fu_1183_p4;
wire   [16:0] or_ln885_14_fu_1163_p4;
wire   [16:0] add_ln885_136_fu_1193_p2;
wire   [16:0] or_ln885_17_fu_1237_p4;
wire   [16:0] or_ln885_16_fu_1217_p4;
wire   [16:0] add_ln885_137_fu_1247_p2;
wire   [16:0] or_ln885_19_fu_1291_p4;
wire   [16:0] or_ln885_18_fu_1271_p4;
wire   [16:0] add_ln885_138_fu_1301_p2;
wire   [16:0] or_ln885_21_fu_1345_p4;
wire   [16:0] or_ln885_20_fu_1325_p4;
wire   [16:0] add_ln885_139_fu_1355_p2;
wire   [16:0] or_ln885_23_fu_1399_p4;
wire   [16:0] or_ln885_22_fu_1379_p4;
wire   [16:0] add_ln885_140_fu_1409_p2;
wire   [16:0] or_ln885_25_fu_1453_p4;
wire   [16:0] or_ln885_24_fu_1433_p4;
wire   [16:0] add_ln885_141_fu_1463_p2;
wire   [15:0] zext_ln1691_fu_1477_p1;
wire   [15:0] add_ln229_fu_1483_p2;
wire   [7:0] zext_ln229_fu_1480_p1;
wire   [7:0] add_ln385_16_fu_1493_p2;
wire   [15:0] add_ln229_127_fu_1488_p2;
wire   [15:0] zext_ln1691_127_fu_1513_p1;
wire   [15:0] add_ln229_130_fu_1519_p2;
wire   [7:0] zext_ln229_1_fu_1516_p1;
wire   [7:0] add_ln385_17_fu_1529_p2;
wire   [15:0] add_ln229_129_fu_1524_p2;
wire   [15:0] zext_ln1691_128_fu_1549_p1;
wire   [15:0] add_ln229_132_fu_1555_p2;
wire   [7:0] zext_ln229_2_fu_1552_p1;
wire   [7:0] add_ln385_18_fu_1565_p2;
wire   [15:0] add_ln229_131_fu_1560_p2;
wire   [15:0] zext_ln1691_129_fu_1585_p1;
wire   [15:0] add_ln229_134_fu_1591_p2;
wire   [7:0] zext_ln229_3_fu_1588_p1;
wire   [7:0] add_ln385_19_fu_1601_p2;
wire   [15:0] add_ln229_133_fu_1596_p2;
wire   [15:0] zext_ln1691_130_fu_1621_p1;
wire   [15:0] add_ln229_136_fu_1627_p2;
wire   [7:0] zext_ln229_4_fu_1624_p1;
wire   [7:0] add_ln385_20_fu_1637_p2;
wire   [15:0] add_ln229_135_fu_1632_p2;
wire   [15:0] zext_ln1691_131_fu_1657_p1;
wire   [15:0] add_ln229_138_fu_1663_p2;
wire   [7:0] zext_ln229_5_fu_1660_p1;
wire   [7:0] add_ln385_21_fu_1673_p2;
wire   [15:0] add_ln229_137_fu_1668_p2;
wire   [15:0] zext_ln1691_132_fu_1693_p1;
wire   [15:0] add_ln229_140_fu_1699_p2;
wire   [7:0] zext_ln229_6_fu_1696_p1;
wire   [7:0] add_ln385_22_fu_1709_p2;
wire   [15:0] add_ln229_139_fu_1704_p2;
wire   [15:0] zext_ln1691_133_fu_1729_p1;
wire   [15:0] add_ln229_142_fu_1735_p2;
wire   [7:0] zext_ln229_7_fu_1732_p1;
wire   [7:0] add_ln385_23_fu_1745_p2;
wire   [15:0] add_ln229_141_fu_1740_p2;
wire   [15:0] zext_ln1691_134_fu_1765_p1;
wire   [15:0] add_ln229_144_fu_1771_p2;
wire   [7:0] zext_ln229_8_fu_1768_p1;
wire   [7:0] add_ln385_24_fu_1781_p2;
wire   [15:0] add_ln229_143_fu_1776_p2;
wire   [15:0] zext_ln1691_135_fu_1801_p1;
wire   [15:0] add_ln229_146_fu_1807_p2;
wire   [7:0] zext_ln229_9_fu_1804_p1;
wire   [7:0] add_ln385_25_fu_1817_p2;
wire   [15:0] add_ln229_145_fu_1812_p2;
wire   [15:0] zext_ln1691_136_fu_1837_p1;
wire   [15:0] add_ln229_148_fu_1843_p2;
wire   [7:0] zext_ln229_10_fu_1840_p1;
wire   [7:0] add_ln385_26_fu_1853_p2;
wire   [15:0] add_ln229_147_fu_1848_p2;
wire   [15:0] zext_ln1691_137_fu_1873_p1;
wire   [15:0] add_ln229_150_fu_1879_p2;
wire   [7:0] zext_ln229_11_fu_1876_p1;
wire   [7:0] add_ln385_27_fu_1889_p2;
wire   [15:0] add_ln229_149_fu_1884_p2;
wire   [15:0] zext_ln1691_138_fu_1909_p1;
wire   [15:0] add_ln229_152_fu_1915_p2;
wire   [7:0] zext_ln229_12_fu_1912_p1;
wire   [7:0] add_ln385_28_fu_1925_p2;
wire   [15:0] add_ln229_151_fu_1920_p2;
wire   [15:0] zext_ln1691_139_fu_1945_p1;
wire   [15:0] add_ln229_154_fu_1951_p2;
wire   [7:0] zext_ln229_13_fu_1948_p1;
wire   [7:0] add_ln385_29_fu_1961_p2;
wire   [15:0] add_ln229_153_fu_1956_p2;
wire   [15:0] zext_ln1691_140_fu_1981_p1;
wire   [15:0] add_ln229_156_fu_1987_p2;
wire   [7:0] zext_ln229_14_fu_1984_p1;
wire   [7:0] add_ln385_30_fu_1997_p2;
wire   [15:0] add_ln229_155_fu_1992_p2;
wire   [15:0] zext_ln1691_141_fu_2017_p1;
wire   [15:0] add_ln229_158_fu_2023_p2;
wire   [7:0] zext_ln229_15_fu_2020_p1;
wire   [7:0] add_ln385_31_fu_2033_p2;
wire   [15:0] add_ln229_157_fu_2028_p2;
wire   [7:0] trunc_ln385_8_fu_1791_p4;
wire   [15:0] tmp_22_i_fu_2053_p3;
wire   [7:0] trunc_ln5_fu_1503_p4;
wire   [15:0] tmp_23_i_fu_2065_p3;
wire   [16:0] zext_ln885_fu_2061_p1;
wire   [16:0] zext_ln885_127_fu_2073_p1;
wire   [16:0] add_ln885_142_fu_2077_p2;
wire   [15:0] zext_ln1691_142_fu_2091_p1;
wire   [15:0] add_ln229_160_fu_2095_p2;
wire   [15:0] add_ln229_159_fu_2101_p2;
wire   [7:0] trunc_ln385_9_fu_1827_p4;
wire   [15:0] tmp_24_i_fu_2117_p3;
wire   [7:0] trunc_ln385_1_fu_1539_p4;
wire   [15:0] tmp_25_i_fu_2129_p3;
wire   [16:0] zext_ln885_129_fu_2137_p1;
wire   [16:0] zext_ln885_128_fu_2125_p1;
wire   [16:0] add_ln885_143_fu_2141_p2;
wire   [15:0] zext_ln1691_143_fu_2155_p1;
wire   [15:0] add_ln229_162_fu_2159_p2;
wire   [15:0] add_ln229_161_fu_2165_p2;
wire   [7:0] trunc_ln385_s_fu_1863_p4;
wire   [15:0] tmp_26_i_fu_2181_p3;
wire   [7:0] trunc_ln385_2_fu_1575_p4;
wire   [15:0] tmp_27_i_fu_2193_p3;
wire   [16:0] zext_ln885_131_fu_2201_p1;
wire   [16:0] zext_ln885_130_fu_2189_p1;
wire   [16:0] add_ln885_144_fu_2205_p2;
wire   [15:0] zext_ln1691_144_fu_2219_p1;
wire   [15:0] add_ln229_164_fu_2223_p2;
wire   [15:0] add_ln229_163_fu_2229_p2;
wire   [7:0] trunc_ln385_10_fu_1899_p4;
wire   [15:0] tmp_28_i_fu_2245_p3;
wire   [7:0] trunc_ln385_3_fu_1611_p4;
wire   [15:0] tmp_29_i_fu_2257_p3;
wire   [16:0] zext_ln885_133_fu_2265_p1;
wire   [16:0] zext_ln885_132_fu_2253_p1;
wire   [16:0] add_ln885_145_fu_2269_p2;
wire   [15:0] zext_ln1691_145_fu_2283_p1;
wire   [15:0] add_ln229_177_fu_2287_p2;
wire   [15:0] add_ln229_165_fu_2293_p2;
wire   [7:0] trunc_ln385_11_fu_1935_p4;
wire   [7:0] add_ln385_12_fu_1930_p2;
wire   [15:0] tmp_30_i_fu_2309_p3;
wire   [7:0] trunc_ln385_4_fu_1647_p4;
wire   [7:0] add_ln385_4_fu_1642_p2;
wire   [15:0] tmp_31_i_fu_2321_p3;
wire   [16:0] zext_ln885_135_fu_2329_p1;
wire   [16:0] zext_ln885_134_fu_2317_p1;
wire   [16:0] add_ln885_146_fu_2333_p2;
wire   [0:0] tmp_219_fu_2339_p3;
wire   [15:0] zext_ln1691_146_fu_2347_p1;
wire   [15:0] add_ln229_178_fu_2351_p2;
wire   [7:0] trunc_ln385_12_fu_1971_p4;
wire   [7:0] add_ln385_13_fu_1966_p2;
wire   [15:0] tmp_32_i_fu_2363_p3;
wire   [7:0] trunc_ln385_5_fu_1683_p4;
wire   [7:0] add_ln385_5_fu_1678_p2;
wire   [15:0] tmp_33_i_fu_2375_p3;
wire   [16:0] zext_ln885_138_fu_2383_p1;
wire   [16:0] zext_ln885_137_fu_2371_p1;
wire   [16:0] add_ln885_147_fu_2387_p2;
wire   [0:0] tmp_220_fu_2393_p3;
wire   [15:0] zext_ln1691_147_fu_2401_p1;
wire   [15:0] add_ln229_179_fu_2405_p2;
wire   [7:0] trunc_ln385_13_fu_2007_p4;
wire   [7:0] add_ln385_14_fu_2002_p2;
wire   [15:0] tmp_34_i_fu_2417_p3;
wire   [7:0] trunc_ln385_6_fu_1719_p4;
wire   [7:0] add_ln385_6_fu_1714_p2;
wire   [15:0] tmp_35_i_fu_2429_p3;
wire   [16:0] zext_ln885_141_fu_2437_p1;
wire   [16:0] zext_ln885_140_fu_2425_p1;
wire   [16:0] add_ln885_148_fu_2441_p2;
wire   [0:0] tmp_221_fu_2447_p3;
wire   [15:0] zext_ln1691_148_fu_2455_p1;
wire   [15:0] add_ln229_180_fu_2459_p2;
wire   [7:0] trunc_ln385_14_fu_2043_p4;
wire   [7:0] add_ln385_15_fu_2038_p2;
wire   [15:0] tmp_36_i_fu_2471_p3;
wire   [7:0] trunc_ln385_7_fu_1755_p4;
wire   [7:0] add_ln385_7_fu_1750_p2;
wire   [15:0] tmp_37_i_fu_2483_p3;
wire   [16:0] zext_ln885_144_fu_2491_p1;
wire   [16:0] zext_ln885_143_fu_2479_p1;
wire   [16:0] add_ln885_149_fu_2495_p2;
wire   [0:0] tmp_222_fu_2501_p3;
wire   [15:0] zext_ln1691_149_fu_2509_p1;
wire   [15:0] add_ln229_181_fu_2513_p2;
wire   [7:0] zext_ln229_16_fu_2525_p1;
wire   [7:0] add_ln395_4_fu_2528_p2;
wire   [7:0] zext_ln229_17_fu_2538_p1;
wire   [7:0] add_ln395_5_fu_2541_p2;
wire   [7:0] zext_ln229_18_fu_2551_p1;
wire   [7:0] add_ln395_6_fu_2554_p2;
wire   [7:0] zext_ln229_19_fu_2564_p1;
wire   [7:0] add_ln395_7_fu_2567_p2;
wire   [7:0] add_ln395_fu_2533_p2;
wire   [15:0] tmp_38_i_fu_2589_p3;
wire   [16:0] zext_ln885_146_fu_2596_p1;
wire   [16:0] zext_ln885_136_fu_2577_p1;
wire   [16:0] add_ln885_150_fu_2600_p2;
wire   [0:0] tmp_223_fu_2606_p3;
wire   [15:0] zext_ln1691_150_fu_2614_p1;
wire   [15:0] add_ln229_182_fu_2618_p2;
wire   [7:0] add_ln395_1_fu_2546_p2;
wire   [15:0] tmp_39_i_fu_2629_p3;
wire   [16:0] zext_ln885_148_fu_2636_p1;
wire   [16:0] zext_ln885_139_fu_2580_p1;
wire   [16:0] add_ln885_151_fu_2640_p2;
wire   [0:0] tmp_224_fu_2646_p3;
wire   [15:0] zext_ln1691_151_fu_2654_p1;
wire   [15:0] add_ln229_183_fu_2658_p2;
wire   [7:0] add_ln395_2_fu_2559_p2;
wire   [15:0] tmp_40_i_fu_2669_p3;
wire   [16:0] zext_ln885_150_fu_2676_p1;
wire   [16:0] zext_ln885_142_fu_2583_p1;
wire   [16:0] add_ln885_152_fu_2680_p2;
wire   [0:0] tmp_225_fu_2686_p3;
wire   [15:0] zext_ln1691_152_fu_2694_p1;
wire   [15:0] add_ln229_184_fu_2698_p2;
wire   [7:0] add_ln395_3_fu_2572_p2;
wire   [15:0] tmp_41_i_fu_2709_p3;
wire   [16:0] zext_ln885_152_fu_2716_p1;
wire   [16:0] zext_ln885_145_fu_2586_p1;
wire   [16:0] add_ln885_153_fu_2720_p2;
wire   [0:0] tmp_226_fu_2726_p3;
wire   [15:0] zext_ln1691_153_fu_2734_p1;
wire   [15:0] add_ln229_185_fu_2738_p2;
wire   [16:0] zext_ln885_151_fu_2755_p1;
wire   [16:0] zext_ln885_147_fu_2749_p1;
wire   [16:0] zext_ln885_153_fu_2758_p1;
wire   [16:0] zext_ln885_149_fu_2752_p1;
wire   [16:0] add_ln885_154_fu_2761_p2;
wire   [0:0] tmp_227_fu_2773_p3;
wire   [15:0] zext_ln1691_154_fu_2781_p1;
wire   [15:0] add_ln229_186_fu_2785_p2;
wire   [16:0] add_ln885_155_fu_2767_p2;
wire   [0:0] tmp_228_fu_2795_p3;
wire   [15:0] zext_ln1691_156_fu_2803_p1;
wire   [15:0] add_ln229_187_fu_2807_p2;
wire   [16:0] zext_ln885_154_fu_2820_p1;
wire   [16:0] zext_ln1691_155_fu_2817_p1;
wire   [16:0] add_ln885_156_fu_2823_p2;
wire   [0:0] tmp_229_fu_2829_p3;
wire   [15:0] zext_ln1691_157_fu_2837_p1;
wire   [15:0] add_ln229_188_fu_2841_p2;
wire   [15:0] add_ln229_176_fu_2846_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_done_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2857 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln229_166_reg_3357 <= add_ln229_166_fu_2357_p2;
        add_ln229_167_reg_3363 <= add_ln229_167_fu_2411_p2;
        add_ln229_168_reg_3369 <= add_ln229_168_fu_2465_p2;
        add_ln229_169_reg_3375 <= add_ln229_169_fu_2519_p2;
        add_ln385_10_reg_3307 <= add_ln385_10_fu_1858_p2;
        add_ln385_11_reg_3312 <= add_ln385_11_fu_1894_p2;
        add_ln385_1_reg_3282 <= add_ln385_1_fu_1534_p2;
        add_ln385_2_reg_3287 <= add_ln385_2_fu_1570_p2;
        add_ln385_3_reg_3292 <= add_ln385_3_fu_1606_p2;
        add_ln385_8_reg_3297 <= add_ln385_8_fu_1786_p2;
        add_ln385_9_reg_3302 <= add_ln385_9_fu_1822_p2;
        add_ln385_reg_3277 <= add_ln385_fu_1498_p2;
        tmp_215_reg_3317 <= add_ln885_142_fu_2077_p2[32'd16];
        tmp_216_reg_3327 <= add_ln885_143_fu_2141_p2[32'd16];
        tmp_217_reg_3337 <= add_ln885_144_fu_2205_p2[32'd16];
        tmp_218_reg_3347 <= add_ln885_145_fu_2269_p2[32'd16];
        trunc_ln395_1_reg_3332 <= {{add_ln229_161_fu_2165_p2[15:8]}};
        trunc_ln395_2_reg_3342 <= {{add_ln229_163_fu_2229_p2[15:8]}};
        trunc_ln395_3_reg_3352 <= {{add_ln229_165_fu_2293_p2[15:8]}};
        trunc_ln6_reg_3322 <= {{add_ln229_159_fu_2101_p2[15:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2857_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln229_170_reg_3381 <= add_ln229_170_fu_2623_p2;
        add_ln229_171_reg_3387 <= add_ln229_171_fu_2663_p2;
        add_ln229_172_reg_3393 <= add_ln229_172_fu_2703_p2;
        add_ln229_173_reg_3399 <= add_ln229_173_fu_2743_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2857_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln229_174_reg_3405 <= add_ln229_174_fu_2790_p2;
        add_ln229_175_reg_3411 <= add_ln229_175_fu_2812_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2857_pp0_iter3_reg == 1'd1))) begin
        icmp_ln1064_reg_3417 <= icmp_ln1064_fu_2851_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        or_ln1_reg_3043 <= {{subSumFifo_dout[79:64]}};
        or_ln885_26_reg_3022 <= {{subSumFifo_dout[47:32]}};
        or_ln885_27_reg_3064 <= {{subSumFifo_dout[111:96]}};
        or_ln885_28_reg_3085 <= {{subSumFifo_dout[655:640]}};
        or_ln885_29_reg_3090 <= {{subSumFifo_dout[143:128]}};
        or_ln885_30_reg_3101 <= {{subSumFifo_dout[687:672]}};
        or_ln885_31_reg_3106 <= {{subSumFifo_dout[175:160]}};
        or_ln885_32_reg_3117 <= {{subSumFifo_dout[719:704]}};
        or_ln885_33_reg_3122 <= {{subSumFifo_dout[207:192]}};
        or_ln885_34_reg_3133 <= {{subSumFifo_dout[751:736]}};
        or_ln885_35_reg_3138 <= {{subSumFifo_dout[239:224]}};
        or_ln885_36_reg_3149 <= {{subSumFifo_dout[783:768]}};
        or_ln885_37_reg_3154 <= {{subSumFifo_dout[271:256]}};
        or_ln885_38_reg_3165 <= {{subSumFifo_dout[815:800]}};
        or_ln885_39_reg_3170 <= {{subSumFifo_dout[303:288]}};
        or_ln885_40_reg_3181 <= {{subSumFifo_dout[847:832]}};
        or_ln885_41_reg_3186 <= {{subSumFifo_dout[335:320]}};
        or_ln885_42_reg_3197 <= {{subSumFifo_dout[879:864]}};
        or_ln885_43_reg_3202 <= {{subSumFifo_dout[367:352]}};
        or_ln885_44_reg_3213 <= {{subSumFifo_dout[911:896]}};
        or_ln885_45_reg_3218 <= {{subSumFifo_dout[399:384]}};
        or_ln885_46_reg_3229 <= {{subSumFifo_dout[943:928]}};
        or_ln885_47_reg_3234 <= {{subSumFifo_dout[431:416]}};
        or_ln885_48_reg_3245 <= {{subSumFifo_dout[975:960]}};
        or_ln885_49_reg_3250 <= {{subSumFifo_dout[463:448]}};
        or_ln885_50_reg_3261 <= {{subSumFifo_dout[1007:992]}};
        or_ln885_51_reg_3266 <= {{subSumFifo_dout[495:480]}};
        tmp_200_reg_3037 <= add_ln885_127_fu_707_p2[32'd16];
        tmp_201_reg_3058 <= add_ln885_128_fu_761_p2[32'd16];
        tmp_202_reg_3079 <= add_ln885_129_fu_815_p2[32'd16];
        tmp_203_reg_3095 <= add_ln885_130_fu_869_p2[32'd16];
        tmp_204_reg_3111 <= add_ln885_131_fu_923_p2[32'd16];
        tmp_205_reg_3127 <= add_ln885_132_fu_977_p2[32'd16];
        tmp_206_reg_3143 <= add_ln885_133_fu_1031_p2[32'd16];
        tmp_207_reg_3159 <= add_ln885_134_fu_1085_p2[32'd16];
        tmp_208_reg_3175 <= add_ln885_135_fu_1139_p2[32'd16];
        tmp_209_reg_3191 <= add_ln885_136_fu_1193_p2[32'd16];
        tmp_210_reg_3207 <= add_ln885_137_fu_1247_p2[32'd16];
        tmp_211_reg_3223 <= add_ln885_138_fu_1301_p2[32'd16];
        tmp_212_reg_3239 <= add_ln885_139_fu_1355_p2[32'd16];
        tmp_213_reg_3255 <= add_ln885_140_fu_1409_p2[32'd16];
        tmp_214_reg_3271 <= add_ln885_141_fu_1463_p2[32'd16];
        tmp_reg_3016 <= add_ln885_fu_653_p2[32'd16];
        trunc_ln144_10_reg_2911 <= {{subSumFifo_dout[359:352]}};
        trunc_ln144_11_reg_2916 <= {{subSumFifo_dout[391:384]}};
        trunc_ln144_12_reg_2921 <= {{subSumFifo_dout[423:416]}};
        trunc_ln144_13_reg_2926 <= {{subSumFifo_dout[455:448]}};
        trunc_ln144_14_reg_2931 <= {{subSumFifo_dout[487:480]}};
        trunc_ln144_15_reg_2936 <= {{subSumFifo_dout[647:640]}};
        trunc_ln144_16_reg_2941 <= {{subSumFifo_dout[679:672]}};
        trunc_ln144_17_reg_2946 <= {{subSumFifo_dout[711:704]}};
        trunc_ln144_18_reg_2951 <= {{subSumFifo_dout[743:736]}};
        trunc_ln144_19_reg_2956 <= {{subSumFifo_dout[775:768]}};
        trunc_ln144_1_reg_2866 <= {{subSumFifo_dout[71:64]}};
        trunc_ln144_20_reg_2961 <= {{subSumFifo_dout[807:800]}};
        trunc_ln144_21_reg_2966 <= {{subSumFifo_dout[839:832]}};
        trunc_ln144_22_reg_2971 <= {{subSumFifo_dout[871:864]}};
        trunc_ln144_23_reg_2976 <= {{subSumFifo_dout[903:896]}};
        trunc_ln144_24_reg_2981 <= {{subSumFifo_dout[935:928]}};
        trunc_ln144_25_reg_2986 <= {{subSumFifo_dout[967:960]}};
        trunc_ln144_26_reg_2991 <= {{subSumFifo_dout[999:992]}};
        trunc_ln144_2_reg_2871 <= {{subSumFifo_dout[103:96]}};
        trunc_ln144_3_reg_2876 <= {{subSumFifo_dout[135:128]}};
        trunc_ln144_4_reg_2881 <= {{subSumFifo_dout[167:160]}};
        trunc_ln144_5_reg_2886 <= {{subSumFifo_dout[199:192]}};
        trunc_ln144_6_reg_2891 <= {{subSumFifo_dout[231:224]}};
        trunc_ln144_7_reg_2896 <= {{subSumFifo_dout[263:256]}};
        trunc_ln144_8_reg_2901 <= {{subSumFifo_dout[295:288]}};
        trunc_ln144_9_reg_2906 <= {{subSumFifo_dout[327:320]}};
        trunc_ln144_s_reg_2861 <= {{subSumFifo_dout[39:32]}};
        trunc_ln885_1_reg_3001 <= {{subSumFifo_dout[519:512]}};
        trunc_ln885_2_reg_3032 <= {{subSumFifo_dout[559:544]}};
        trunc_ln885_3_reg_3027 <= {{subSumFifo_dout[551:544]}};
        trunc_ln885_4_reg_3053 <= {{subSumFifo_dout[591:576]}};
        trunc_ln885_5_reg_3048 <= {{subSumFifo_dout[583:576]}};
        trunc_ln885_65_reg_3006 <= trunc_ln885_65_fu_639_p1;
        trunc_ln885_6_reg_3074 <= {{subSumFifo_dout[623:608]}};
        trunc_ln885_7_reg_3069 <= {{subSumFifo_dout[615:608]}};
        trunc_ln885_reg_2996 <= trunc_ln885_fu_625_p1;
        trunc_ln885_s_reg_3011 <= {{subSumFifo_dout[527:512]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_2857 <= tmp_i_nbreadreq_fu_290_p3;
        tmp_i_reg_2857_pp0_iter1_reg <= tmp_i_reg_2857;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        tmp_i_reg_2857_pp0_iter2_reg <= tmp_i_reg_2857_pp0_iter1_reg;
        tmp_i_reg_2857_pp0_iter3_reg <= tmp_i_reg_2857_pp0_iter2_reg;
        tmp_i_reg_2857_pp0_iter4_reg <= tmp_i_reg_2857_pp0_iter3_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_2857_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        rxEng_checksumValidFifo_blk_n = rxEng_checksumValidFifo_full_n;
    end else begin
        rxEng_checksumValidFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2857_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        rxEng_checksumValidFifo_write = 1'b1;
    end else begin
        rxEng_checksumValidFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        subSumFifo_blk_n = subSumFifo_empty_n;
    end else begin
        subSumFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        subSumFifo_read = 1'b1;
    end else begin
        subSumFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln229_127_fu_1488_p2 = (add_ln229_fu_1483_p2 + trunc_ln885_s_reg_3011);

assign add_ln229_129_fu_1524_p2 = (add_ln229_130_fu_1519_p2 + or_ln885_26_reg_3022);

assign add_ln229_130_fu_1519_p2 = (trunc_ln885_2_reg_3032 + zext_ln1691_127_fu_1513_p1);

assign add_ln229_131_fu_1560_p2 = (add_ln229_132_fu_1555_p2 + or_ln1_reg_3043);

assign add_ln229_132_fu_1555_p2 = (trunc_ln885_4_reg_3053 + zext_ln1691_128_fu_1549_p1);

assign add_ln229_133_fu_1596_p2 = (add_ln229_134_fu_1591_p2 + or_ln885_27_reg_3064);

assign add_ln229_134_fu_1591_p2 = (trunc_ln885_6_reg_3074 + zext_ln1691_129_fu_1585_p1);

assign add_ln229_135_fu_1632_p2 = (add_ln229_136_fu_1627_p2 + or_ln885_29_reg_3090);

assign add_ln229_136_fu_1627_p2 = (or_ln885_28_reg_3085 + zext_ln1691_130_fu_1621_p1);

assign add_ln229_137_fu_1668_p2 = (add_ln229_138_fu_1663_p2 + or_ln885_31_reg_3106);

assign add_ln229_138_fu_1663_p2 = (or_ln885_30_reg_3101 + zext_ln1691_131_fu_1657_p1);

assign add_ln229_139_fu_1704_p2 = (add_ln229_140_fu_1699_p2 + or_ln885_33_reg_3122);

assign add_ln229_140_fu_1699_p2 = (or_ln885_32_reg_3117 + zext_ln1691_132_fu_1693_p1);

assign add_ln229_141_fu_1740_p2 = (add_ln229_142_fu_1735_p2 + or_ln885_35_reg_3138);

assign add_ln229_142_fu_1735_p2 = (or_ln885_34_reg_3133 + zext_ln1691_133_fu_1729_p1);

assign add_ln229_143_fu_1776_p2 = (add_ln229_144_fu_1771_p2 + or_ln885_37_reg_3154);

assign add_ln229_144_fu_1771_p2 = (or_ln885_36_reg_3149 + zext_ln1691_134_fu_1765_p1);

assign add_ln229_145_fu_1812_p2 = (add_ln229_146_fu_1807_p2 + or_ln885_39_reg_3170);

assign add_ln229_146_fu_1807_p2 = (or_ln885_38_reg_3165 + zext_ln1691_135_fu_1801_p1);

assign add_ln229_147_fu_1848_p2 = (add_ln229_148_fu_1843_p2 + or_ln885_41_reg_3186);

assign add_ln229_148_fu_1843_p2 = (or_ln885_40_reg_3181 + zext_ln1691_136_fu_1837_p1);

assign add_ln229_149_fu_1884_p2 = (add_ln229_150_fu_1879_p2 + or_ln885_43_reg_3202);

assign add_ln229_150_fu_1879_p2 = (or_ln885_42_reg_3197 + zext_ln1691_137_fu_1873_p1);

assign add_ln229_151_fu_1920_p2 = (add_ln229_152_fu_1915_p2 + or_ln885_45_reg_3218);

assign add_ln229_152_fu_1915_p2 = (or_ln885_44_reg_3213 + zext_ln1691_138_fu_1909_p1);

assign add_ln229_153_fu_1956_p2 = (add_ln229_154_fu_1951_p2 + or_ln885_47_reg_3234);

assign add_ln229_154_fu_1951_p2 = (or_ln885_46_reg_3229 + zext_ln1691_139_fu_1945_p1);

assign add_ln229_155_fu_1992_p2 = (add_ln229_156_fu_1987_p2 + or_ln885_49_reg_3250);

assign add_ln229_156_fu_1987_p2 = (or_ln885_48_reg_3245 + zext_ln1691_140_fu_1981_p1);

assign add_ln229_157_fu_2028_p2 = (add_ln229_158_fu_2023_p2 + or_ln885_51_reg_3266);

assign add_ln229_158_fu_2023_p2 = (or_ln885_50_reg_3261 + zext_ln1691_141_fu_2017_p1);

assign add_ln229_159_fu_2101_p2 = (add_ln229_160_fu_2095_p2 + tmp_22_i_fu_2053_p3);

assign add_ln229_160_fu_2095_p2 = (tmp_23_i_fu_2065_p3 + zext_ln1691_142_fu_2091_p1);

assign add_ln229_161_fu_2165_p2 = (add_ln229_162_fu_2159_p2 + tmp_25_i_fu_2129_p3);

assign add_ln229_162_fu_2159_p2 = (tmp_24_i_fu_2117_p3 + zext_ln1691_143_fu_2155_p1);

assign add_ln229_163_fu_2229_p2 = (add_ln229_164_fu_2223_p2 + tmp_27_i_fu_2193_p3);

assign add_ln229_164_fu_2223_p2 = (tmp_26_i_fu_2181_p3 + zext_ln1691_144_fu_2219_p1);

assign add_ln229_165_fu_2293_p2 = (add_ln229_177_fu_2287_p2 + tmp_29_i_fu_2257_p3);

assign add_ln229_166_fu_2357_p2 = (add_ln229_178_fu_2351_p2 + tmp_31_i_fu_2321_p3);

assign add_ln229_167_fu_2411_p2 = (add_ln229_179_fu_2405_p2 + tmp_33_i_fu_2375_p3);

assign add_ln229_168_fu_2465_p2 = (add_ln229_180_fu_2459_p2 + tmp_35_i_fu_2429_p3);

assign add_ln229_169_fu_2519_p2 = (add_ln229_181_fu_2513_p2 + tmp_37_i_fu_2483_p3);

assign add_ln229_170_fu_2623_p2 = (add_ln229_182_fu_2618_p2 + tmp_38_i_fu_2589_p3);

assign add_ln229_171_fu_2663_p2 = (add_ln229_183_fu_2658_p2 + tmp_39_i_fu_2629_p3);

assign add_ln229_172_fu_2703_p2 = (add_ln229_184_fu_2698_p2 + tmp_40_i_fu_2669_p3);

assign add_ln229_173_fu_2743_p2 = (add_ln229_185_fu_2738_p2 + tmp_41_i_fu_2709_p3);

assign add_ln229_174_fu_2790_p2 = (add_ln229_186_fu_2785_p2 + add_ln229_172_reg_3393);

assign add_ln229_175_fu_2812_p2 = (add_ln229_187_fu_2807_p2 + add_ln229_173_reg_3399);

assign add_ln229_176_fu_2846_p2 = (add_ln229_188_fu_2841_p2 + add_ln229_175_reg_3411);

assign add_ln229_177_fu_2287_p2 = (tmp_28_i_fu_2245_p3 + zext_ln1691_145_fu_2283_p1);

assign add_ln229_178_fu_2351_p2 = (tmp_30_i_fu_2309_p3 + zext_ln1691_146_fu_2347_p1);

assign add_ln229_179_fu_2405_p2 = (tmp_32_i_fu_2363_p3 + zext_ln1691_147_fu_2401_p1);

assign add_ln229_180_fu_2459_p2 = (tmp_34_i_fu_2417_p3 + zext_ln1691_148_fu_2455_p1);

assign add_ln229_181_fu_2513_p2 = (tmp_36_i_fu_2471_p3 + zext_ln1691_149_fu_2509_p1);

assign add_ln229_182_fu_2618_p2 = (add_ln229_166_reg_3357 + zext_ln1691_150_fu_2614_p1);

assign add_ln229_183_fu_2658_p2 = (add_ln229_167_reg_3363 + zext_ln1691_151_fu_2654_p1);

assign add_ln229_184_fu_2698_p2 = (add_ln229_168_reg_3369 + zext_ln1691_152_fu_2694_p1);

assign add_ln229_185_fu_2738_p2 = (add_ln229_169_reg_3375 + zext_ln1691_153_fu_2734_p1);

assign add_ln229_186_fu_2785_p2 = (add_ln229_170_reg_3381 + zext_ln1691_154_fu_2781_p1);

assign add_ln229_187_fu_2807_p2 = (add_ln229_171_reg_3387 + zext_ln1691_156_fu_2803_p1);

assign add_ln229_188_fu_2841_p2 = (add_ln229_174_reg_3405 + zext_ln1691_157_fu_2837_p1);

assign add_ln229_fu_1483_p2 = (trunc_ln885_65_reg_3006 + zext_ln1691_fu_1477_p1);

assign add_ln385_10_fu_1858_p2 = (add_ln385_26_fu_1853_p2 + trunc_ln144_9_reg_2906);

assign add_ln385_11_fu_1894_p2 = (add_ln385_27_fu_1889_p2 + trunc_ln144_10_reg_2911);

assign add_ln385_12_fu_1930_p2 = (add_ln385_28_fu_1925_p2 + trunc_ln144_11_reg_2916);

assign add_ln385_13_fu_1966_p2 = (add_ln385_29_fu_1961_p2 + trunc_ln144_12_reg_2921);

assign add_ln385_14_fu_2002_p2 = (add_ln385_30_fu_1997_p2 + trunc_ln144_13_reg_2926);

assign add_ln385_15_fu_2038_p2 = (add_ln385_31_fu_2033_p2 + trunc_ln144_14_reg_2931);

assign add_ln385_16_fu_1493_p2 = (trunc_ln885_reg_2996 + zext_ln229_fu_1480_p1);

assign add_ln385_17_fu_1529_p2 = (trunc_ln885_3_reg_3027 + zext_ln229_1_fu_1516_p1);

assign add_ln385_18_fu_1565_p2 = (trunc_ln885_5_reg_3048 + zext_ln229_2_fu_1552_p1);

assign add_ln385_19_fu_1601_p2 = (trunc_ln885_7_reg_3069 + zext_ln229_3_fu_1588_p1);

assign add_ln385_1_fu_1534_p2 = (add_ln385_17_fu_1529_p2 + trunc_ln144_s_reg_2861);

assign add_ln385_20_fu_1637_p2 = (trunc_ln144_15_reg_2936 + zext_ln229_4_fu_1624_p1);

assign add_ln385_21_fu_1673_p2 = (trunc_ln144_16_reg_2941 + zext_ln229_5_fu_1660_p1);

assign add_ln385_22_fu_1709_p2 = (trunc_ln144_17_reg_2946 + zext_ln229_6_fu_1696_p1);

assign add_ln385_23_fu_1745_p2 = (trunc_ln144_18_reg_2951 + zext_ln229_7_fu_1732_p1);

assign add_ln385_24_fu_1781_p2 = (trunc_ln144_19_reg_2956 + zext_ln229_8_fu_1768_p1);

assign add_ln385_25_fu_1817_p2 = (trunc_ln144_20_reg_2961 + zext_ln229_9_fu_1804_p1);

assign add_ln385_26_fu_1853_p2 = (trunc_ln144_21_reg_2966 + zext_ln229_10_fu_1840_p1);

assign add_ln385_27_fu_1889_p2 = (trunc_ln144_22_reg_2971 + zext_ln229_11_fu_1876_p1);

assign add_ln385_28_fu_1925_p2 = (trunc_ln144_23_reg_2976 + zext_ln229_12_fu_1912_p1);

assign add_ln385_29_fu_1961_p2 = (trunc_ln144_24_reg_2981 + zext_ln229_13_fu_1948_p1);

assign add_ln385_2_fu_1570_p2 = (add_ln385_18_fu_1565_p2 + trunc_ln144_1_reg_2866);

assign add_ln385_30_fu_1997_p2 = (trunc_ln144_25_reg_2986 + zext_ln229_14_fu_1984_p1);

assign add_ln385_31_fu_2033_p2 = (trunc_ln144_26_reg_2991 + zext_ln229_15_fu_2020_p1);

assign add_ln385_3_fu_1606_p2 = (add_ln385_19_fu_1601_p2 + trunc_ln144_2_reg_2871);

assign add_ln385_4_fu_1642_p2 = (add_ln385_20_fu_1637_p2 + trunc_ln144_3_reg_2876);

assign add_ln385_5_fu_1678_p2 = (add_ln385_21_fu_1673_p2 + trunc_ln144_4_reg_2881);

assign add_ln385_6_fu_1714_p2 = (add_ln385_22_fu_1709_p2 + trunc_ln144_5_reg_2886);

assign add_ln385_7_fu_1750_p2 = (add_ln385_23_fu_1745_p2 + trunc_ln144_6_reg_2891);

assign add_ln385_8_fu_1786_p2 = (add_ln385_24_fu_1781_p2 + trunc_ln144_7_reg_2896);

assign add_ln385_9_fu_1822_p2 = (add_ln385_25_fu_1817_p2 + trunc_ln144_8_reg_2901);

assign add_ln385_fu_1498_p2 = (add_ln385_16_fu_1493_p2 + trunc_ln885_1_reg_3001);

assign add_ln395_1_fu_2546_p2 = (add_ln395_5_fu_2541_p2 + add_ln385_1_reg_3282);

assign add_ln395_2_fu_2559_p2 = (add_ln395_6_fu_2554_p2 + add_ln385_2_reg_3287);

assign add_ln395_3_fu_2572_p2 = (add_ln395_7_fu_2567_p2 + add_ln385_3_reg_3292);

assign add_ln395_4_fu_2528_p2 = (add_ln385_reg_3277 + zext_ln229_16_fu_2525_p1);

assign add_ln395_5_fu_2541_p2 = (add_ln385_9_reg_3302 + zext_ln229_17_fu_2538_p1);

assign add_ln395_6_fu_2554_p2 = (add_ln385_10_reg_3307 + zext_ln229_18_fu_2551_p1);

assign add_ln395_7_fu_2567_p2 = (add_ln385_11_reg_3312 + zext_ln229_19_fu_2564_p1);

assign add_ln395_fu_2533_p2 = (add_ln395_4_fu_2528_p2 + add_ln385_8_reg_3297);

assign add_ln885_127_fu_707_p2 = (or_ln_fu_677_p4 + tmp_sum_V_1_fu_475_p4);

assign add_ln885_128_fu_761_p2 = (or_ln885_1_fu_731_p4 + tmp_sum_V_2_fu_485_p4);

assign add_ln885_129_fu_815_p2 = (or_ln885_2_fu_785_p4 + tmp_sum_V_3_fu_495_p4);

assign add_ln885_130_fu_869_p2 = (or_ln885_4_fu_859_p4 + or_ln885_3_fu_839_p4);

assign add_ln885_131_fu_923_p2 = (or_ln885_6_fu_913_p4 + or_ln885_5_fu_893_p4);

assign add_ln885_132_fu_977_p2 = (or_ln885_8_fu_967_p4 + or_ln885_7_fu_947_p4);

assign add_ln885_133_fu_1031_p2 = (or_ln885_s_fu_1021_p4 + or_ln885_9_fu_1001_p4);

assign add_ln885_134_fu_1085_p2 = (or_ln885_11_fu_1075_p4 + or_ln885_10_fu_1055_p4);

assign add_ln885_135_fu_1139_p2 = (or_ln885_13_fu_1129_p4 + or_ln885_12_fu_1109_p4);

assign add_ln885_136_fu_1193_p2 = (or_ln885_15_fu_1183_p4 + or_ln885_14_fu_1163_p4);

assign add_ln885_137_fu_1247_p2 = (or_ln885_17_fu_1237_p4 + or_ln885_16_fu_1217_p4);

assign add_ln885_138_fu_1301_p2 = (or_ln885_19_fu_1291_p4 + or_ln885_18_fu_1271_p4);

assign add_ln885_139_fu_1355_p2 = (or_ln885_21_fu_1345_p4 + or_ln885_20_fu_1325_p4);

assign add_ln885_140_fu_1409_p2 = (or_ln885_23_fu_1399_p4 + or_ln885_22_fu_1379_p4);

assign add_ln885_141_fu_1463_p2 = (or_ln885_25_fu_1453_p4 + or_ln885_24_fu_1433_p4);

assign add_ln885_142_fu_2077_p2 = (zext_ln885_fu_2061_p1 + zext_ln885_127_fu_2073_p1);

assign add_ln885_143_fu_2141_p2 = (zext_ln885_129_fu_2137_p1 + zext_ln885_128_fu_2125_p1);

assign add_ln885_144_fu_2205_p2 = (zext_ln885_131_fu_2201_p1 + zext_ln885_130_fu_2189_p1);

assign add_ln885_145_fu_2269_p2 = (zext_ln885_133_fu_2265_p1 + zext_ln885_132_fu_2253_p1);

assign add_ln885_146_fu_2333_p2 = (zext_ln885_135_fu_2329_p1 + zext_ln885_134_fu_2317_p1);

assign add_ln885_147_fu_2387_p2 = (zext_ln885_138_fu_2383_p1 + zext_ln885_137_fu_2371_p1);

assign add_ln885_148_fu_2441_p2 = (zext_ln885_141_fu_2437_p1 + zext_ln885_140_fu_2425_p1);

assign add_ln885_149_fu_2495_p2 = (zext_ln885_144_fu_2491_p1 + zext_ln885_143_fu_2479_p1);

assign add_ln885_150_fu_2600_p2 = (zext_ln885_146_fu_2596_p1 + zext_ln885_136_fu_2577_p1);

assign add_ln885_151_fu_2640_p2 = (zext_ln885_148_fu_2636_p1 + zext_ln885_139_fu_2580_p1);

assign add_ln885_152_fu_2680_p2 = (zext_ln885_150_fu_2676_p1 + zext_ln885_142_fu_2583_p1);

assign add_ln885_153_fu_2720_p2 = (zext_ln885_152_fu_2716_p1 + zext_ln885_145_fu_2586_p1);

assign add_ln885_154_fu_2761_p2 = (zext_ln885_151_fu_2755_p1 + zext_ln885_147_fu_2749_p1);

assign add_ln885_155_fu_2767_p2 = (zext_ln885_153_fu_2758_p1 + zext_ln885_149_fu_2752_p1);

assign add_ln885_156_fu_2823_p2 = (zext_ln885_154_fu_2820_p1 + zext_ln1691_155_fu_2817_p1);

assign add_ln885_fu_653_p2 = (tmp_sum_V_fu_465_p4 + trunc_ln144_fu_311_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2857_pp0_iter4_reg == 1'd1) & (rxEng_checksumValidFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (subSumFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2857_pp0_iter4_reg == 1'd1) & (rxEng_checksumValidFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (subSumFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2857_pp0_iter4_reg == 1'd1) & (rxEng_checksumValidFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (subSumFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (subSumFifo_empty_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((tmp_i_reg_2857_pp0_iter4_reg == 1'd1) & (rxEng_checksumValidFifo_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign icmp_ln1064_fu_2851_p2 = ((add_ln229_176_fu_2846_p2 == 16'd65535) ? 1'b1 : 1'b0);

assign or_ln885_10_fu_1055_p4 = {{subSumFifo_dout[784:768]}};

assign or_ln885_11_fu_1075_p4 = {{subSumFifo_dout[272:256]}};

assign or_ln885_12_fu_1109_p4 = {{subSumFifo_dout[816:800]}};

assign or_ln885_13_fu_1129_p4 = {{subSumFifo_dout[304:288]}};

assign or_ln885_14_fu_1163_p4 = {{subSumFifo_dout[848:832]}};

assign or_ln885_15_fu_1183_p4 = {{subSumFifo_dout[336:320]}};

assign or_ln885_16_fu_1217_p4 = {{subSumFifo_dout[880:864]}};

assign or_ln885_17_fu_1237_p4 = {{subSumFifo_dout[368:352]}};

assign or_ln885_18_fu_1271_p4 = {{subSumFifo_dout[912:896]}};

assign or_ln885_19_fu_1291_p4 = {{subSumFifo_dout[400:384]}};

assign or_ln885_1_fu_731_p4 = {{subSumFifo_dout[80:64]}};

assign or_ln885_20_fu_1325_p4 = {{subSumFifo_dout[944:928]}};

assign or_ln885_21_fu_1345_p4 = {{subSumFifo_dout[432:416]}};

assign or_ln885_22_fu_1379_p4 = {{subSumFifo_dout[976:960]}};

assign or_ln885_23_fu_1399_p4 = {{subSumFifo_dout[464:448]}};

assign or_ln885_24_fu_1433_p4 = {{subSumFifo_dout[1008:992]}};

assign or_ln885_25_fu_1453_p4 = {{subSumFifo_dout[496:480]}};

assign or_ln885_2_fu_785_p4 = {{subSumFifo_dout[112:96]}};

assign or_ln885_3_fu_839_p4 = {{subSumFifo_dout[656:640]}};

assign or_ln885_4_fu_859_p4 = {{subSumFifo_dout[144:128]}};

assign or_ln885_5_fu_893_p4 = {{subSumFifo_dout[688:672]}};

assign or_ln885_6_fu_913_p4 = {{subSumFifo_dout[176:160]}};

assign or_ln885_7_fu_947_p4 = {{subSumFifo_dout[720:704]}};

assign or_ln885_8_fu_967_p4 = {{subSumFifo_dout[208:192]}};

assign or_ln885_9_fu_1001_p4 = {{subSumFifo_dout[752:736]}};

assign or_ln885_s_fu_1021_p4 = {{subSumFifo_dout[240:224]}};

assign or_ln_fu_677_p4 = {{subSumFifo_dout[48:32]}};

assign rxEng_checksumValidFifo_din = icmp_ln1064_reg_3417;

assign tmp_215_fu_2083_p3 = add_ln885_142_fu_2077_p2[32'd16];

assign tmp_216_fu_2147_p3 = add_ln885_143_fu_2141_p2[32'd16];

assign tmp_217_fu_2211_p3 = add_ln885_144_fu_2205_p2[32'd16];

assign tmp_218_fu_2275_p3 = add_ln885_145_fu_2269_p2[32'd16];

assign tmp_219_fu_2339_p3 = add_ln885_146_fu_2333_p2[32'd16];

assign tmp_220_fu_2393_p3 = add_ln885_147_fu_2387_p2[32'd16];

assign tmp_221_fu_2447_p3 = add_ln885_148_fu_2441_p2[32'd16];

assign tmp_222_fu_2501_p3 = add_ln885_149_fu_2495_p2[32'd16];

assign tmp_223_fu_2606_p3 = add_ln885_150_fu_2600_p2[32'd16];

assign tmp_224_fu_2646_p3 = add_ln885_151_fu_2640_p2[32'd16];

assign tmp_225_fu_2686_p3 = add_ln885_152_fu_2680_p2[32'd16];

assign tmp_226_fu_2726_p3 = add_ln885_153_fu_2720_p2[32'd16];

assign tmp_227_fu_2773_p3 = add_ln885_154_fu_2761_p2[32'd16];

assign tmp_228_fu_2795_p3 = add_ln885_155_fu_2767_p2[32'd16];

assign tmp_229_fu_2829_p3 = add_ln885_156_fu_2823_p2[32'd16];

assign tmp_22_i_fu_2053_p3 = {{trunc_ln385_8_fu_1791_p4}, {add_ln385_8_fu_1786_p2}};

assign tmp_23_i_fu_2065_p3 = {{trunc_ln5_fu_1503_p4}, {add_ln385_fu_1498_p2}};

assign tmp_24_i_fu_2117_p3 = {{trunc_ln385_9_fu_1827_p4}, {add_ln385_9_fu_1822_p2}};

assign tmp_25_i_fu_2129_p3 = {{trunc_ln385_1_fu_1539_p4}, {add_ln385_1_fu_1534_p2}};

assign tmp_26_i_fu_2181_p3 = {{trunc_ln385_s_fu_1863_p4}, {add_ln385_10_fu_1858_p2}};

assign tmp_27_i_fu_2193_p3 = {{trunc_ln385_2_fu_1575_p4}, {add_ln385_2_fu_1570_p2}};

assign tmp_28_i_fu_2245_p3 = {{trunc_ln385_10_fu_1899_p4}, {add_ln385_11_fu_1894_p2}};

assign tmp_29_i_fu_2257_p3 = {{trunc_ln385_3_fu_1611_p4}, {add_ln385_3_fu_1606_p2}};

assign tmp_30_i_fu_2309_p3 = {{trunc_ln385_11_fu_1935_p4}, {add_ln385_12_fu_1930_p2}};

assign tmp_31_i_fu_2321_p3 = {{trunc_ln385_4_fu_1647_p4}, {add_ln385_4_fu_1642_p2}};

assign tmp_32_i_fu_2363_p3 = {{trunc_ln385_12_fu_1971_p4}, {add_ln385_13_fu_1966_p2}};

assign tmp_33_i_fu_2375_p3 = {{trunc_ln385_5_fu_1683_p4}, {add_ln385_5_fu_1678_p2}};

assign tmp_34_i_fu_2417_p3 = {{trunc_ln385_13_fu_2007_p4}, {add_ln385_14_fu_2002_p2}};

assign tmp_35_i_fu_2429_p3 = {{trunc_ln385_6_fu_1719_p4}, {add_ln385_6_fu_1714_p2}};

assign tmp_36_i_fu_2471_p3 = {{trunc_ln385_14_fu_2043_p4}, {add_ln385_15_fu_2038_p2}};

assign tmp_37_i_fu_2483_p3 = {{trunc_ln385_7_fu_1755_p4}, {add_ln385_7_fu_1750_p2}};

assign tmp_38_i_fu_2589_p3 = {{trunc_ln6_reg_3322}, {add_ln395_fu_2533_p2}};

assign tmp_39_i_fu_2629_p3 = {{trunc_ln395_1_reg_3332}, {add_ln395_1_fu_2546_p2}};

assign tmp_40_i_fu_2669_p3 = {{trunc_ln395_2_reg_3342}, {add_ln395_2_fu_2559_p2}};

assign tmp_41_i_fu_2709_p3 = {{trunc_ln395_3_reg_3352}, {add_ln395_3_fu_2572_p2}};

assign tmp_i_nbreadreq_fu_290_p3 = subSumFifo_empty_n;

assign tmp_sum_V_1_fu_475_p4 = {{subSumFifo_dout[560:544]}};

assign tmp_sum_V_2_fu_485_p4 = {{subSumFifo_dout[592:576]}};

assign tmp_sum_V_3_fu_495_p4 = {{subSumFifo_dout[624:608]}};

assign tmp_sum_V_fu_465_p4 = {{subSumFifo_dout[528:512]}};

assign trunc_ln144_fu_311_p1 = subSumFifo_dout[16:0];

assign trunc_ln385_10_fu_1899_p4 = {{add_ln229_149_fu_1884_p2[15:8]}};

assign trunc_ln385_11_fu_1935_p4 = {{add_ln229_151_fu_1920_p2[15:8]}};

assign trunc_ln385_12_fu_1971_p4 = {{add_ln229_153_fu_1956_p2[15:8]}};

assign trunc_ln385_13_fu_2007_p4 = {{add_ln229_155_fu_1992_p2[15:8]}};

assign trunc_ln385_14_fu_2043_p4 = {{add_ln229_157_fu_2028_p2[15:8]}};

assign trunc_ln385_1_fu_1539_p4 = {{add_ln229_129_fu_1524_p2[15:8]}};

assign trunc_ln385_2_fu_1575_p4 = {{add_ln229_131_fu_1560_p2[15:8]}};

assign trunc_ln385_3_fu_1611_p4 = {{add_ln229_133_fu_1596_p2[15:8]}};

assign trunc_ln385_4_fu_1647_p4 = {{add_ln229_135_fu_1632_p2[15:8]}};

assign trunc_ln385_5_fu_1683_p4 = {{add_ln229_137_fu_1668_p2[15:8]}};

assign trunc_ln385_6_fu_1719_p4 = {{add_ln229_139_fu_1704_p2[15:8]}};

assign trunc_ln385_7_fu_1755_p4 = {{add_ln229_141_fu_1740_p2[15:8]}};

assign trunc_ln385_8_fu_1791_p4 = {{add_ln229_143_fu_1776_p2[15:8]}};

assign trunc_ln385_9_fu_1827_p4 = {{add_ln229_145_fu_1812_p2[15:8]}};

assign trunc_ln385_s_fu_1863_p4 = {{add_ln229_147_fu_1848_p2[15:8]}};

assign trunc_ln5_fu_1503_p4 = {{add_ln229_127_fu_1488_p2[15:8]}};

assign trunc_ln885_65_fu_639_p1 = subSumFifo_dout[15:0];

assign trunc_ln885_fu_625_p1 = subSumFifo_dout[7:0];

assign zext_ln1691_127_fu_1513_p1 = tmp_200_reg_3037;

assign zext_ln1691_128_fu_1549_p1 = tmp_201_reg_3058;

assign zext_ln1691_129_fu_1585_p1 = tmp_202_reg_3079;

assign zext_ln1691_130_fu_1621_p1 = tmp_203_reg_3095;

assign zext_ln1691_131_fu_1657_p1 = tmp_204_reg_3111;

assign zext_ln1691_132_fu_1693_p1 = tmp_205_reg_3127;

assign zext_ln1691_133_fu_1729_p1 = tmp_206_reg_3143;

assign zext_ln1691_134_fu_1765_p1 = tmp_207_reg_3159;

assign zext_ln1691_135_fu_1801_p1 = tmp_208_reg_3175;

assign zext_ln1691_136_fu_1837_p1 = tmp_209_reg_3191;

assign zext_ln1691_137_fu_1873_p1 = tmp_210_reg_3207;

assign zext_ln1691_138_fu_1909_p1 = tmp_211_reg_3223;

assign zext_ln1691_139_fu_1945_p1 = tmp_212_reg_3239;

assign zext_ln1691_140_fu_1981_p1 = tmp_213_reg_3255;

assign zext_ln1691_141_fu_2017_p1 = tmp_214_reg_3271;

assign zext_ln1691_142_fu_2091_p1 = tmp_215_fu_2083_p3;

assign zext_ln1691_143_fu_2155_p1 = tmp_216_fu_2147_p3;

assign zext_ln1691_144_fu_2219_p1 = tmp_217_fu_2211_p3;

assign zext_ln1691_145_fu_2283_p1 = tmp_218_fu_2275_p3;

assign zext_ln1691_146_fu_2347_p1 = tmp_219_fu_2339_p3;

assign zext_ln1691_147_fu_2401_p1 = tmp_220_fu_2393_p3;

assign zext_ln1691_148_fu_2455_p1 = tmp_221_fu_2447_p3;

assign zext_ln1691_149_fu_2509_p1 = tmp_222_fu_2501_p3;

assign zext_ln1691_150_fu_2614_p1 = tmp_223_fu_2606_p3;

assign zext_ln1691_151_fu_2654_p1 = tmp_224_fu_2646_p3;

assign zext_ln1691_152_fu_2694_p1 = tmp_225_fu_2686_p3;

assign zext_ln1691_153_fu_2734_p1 = tmp_226_fu_2726_p3;

assign zext_ln1691_154_fu_2781_p1 = tmp_227_fu_2773_p3;

assign zext_ln1691_155_fu_2817_p1 = add_ln229_174_reg_3405;

assign zext_ln1691_156_fu_2803_p1 = tmp_228_fu_2795_p3;

assign zext_ln1691_157_fu_2837_p1 = tmp_229_fu_2829_p3;

assign zext_ln1691_fu_1477_p1 = tmp_reg_3016;

assign zext_ln229_10_fu_1840_p1 = tmp_209_reg_3191;

assign zext_ln229_11_fu_1876_p1 = tmp_210_reg_3207;

assign zext_ln229_12_fu_1912_p1 = tmp_211_reg_3223;

assign zext_ln229_13_fu_1948_p1 = tmp_212_reg_3239;

assign zext_ln229_14_fu_1984_p1 = tmp_213_reg_3255;

assign zext_ln229_15_fu_2020_p1 = tmp_214_reg_3271;

assign zext_ln229_16_fu_2525_p1 = tmp_215_reg_3317;

assign zext_ln229_17_fu_2538_p1 = tmp_216_reg_3327;

assign zext_ln229_18_fu_2551_p1 = tmp_217_reg_3337;

assign zext_ln229_19_fu_2564_p1 = tmp_218_reg_3347;

assign zext_ln229_1_fu_1516_p1 = tmp_200_reg_3037;

assign zext_ln229_2_fu_1552_p1 = tmp_201_reg_3058;

assign zext_ln229_3_fu_1588_p1 = tmp_202_reg_3079;

assign zext_ln229_4_fu_1624_p1 = tmp_203_reg_3095;

assign zext_ln229_5_fu_1660_p1 = tmp_204_reg_3111;

assign zext_ln229_6_fu_1696_p1 = tmp_205_reg_3127;

assign zext_ln229_7_fu_1732_p1 = tmp_206_reg_3143;

assign zext_ln229_8_fu_1768_p1 = tmp_207_reg_3159;

assign zext_ln229_9_fu_1804_p1 = tmp_208_reg_3175;

assign zext_ln229_fu_1480_p1 = tmp_reg_3016;

assign zext_ln885_127_fu_2073_p1 = tmp_23_i_fu_2065_p3;

assign zext_ln885_128_fu_2125_p1 = tmp_24_i_fu_2117_p3;

assign zext_ln885_129_fu_2137_p1 = tmp_25_i_fu_2129_p3;

assign zext_ln885_130_fu_2189_p1 = tmp_26_i_fu_2181_p3;

assign zext_ln885_131_fu_2201_p1 = tmp_27_i_fu_2193_p3;

assign zext_ln885_132_fu_2253_p1 = tmp_28_i_fu_2245_p3;

assign zext_ln885_133_fu_2265_p1 = tmp_29_i_fu_2257_p3;

assign zext_ln885_134_fu_2317_p1 = tmp_30_i_fu_2309_p3;

assign zext_ln885_135_fu_2329_p1 = tmp_31_i_fu_2321_p3;

assign zext_ln885_136_fu_2577_p1 = add_ln229_166_reg_3357;

assign zext_ln885_137_fu_2371_p1 = tmp_32_i_fu_2363_p3;

assign zext_ln885_138_fu_2383_p1 = tmp_33_i_fu_2375_p3;

assign zext_ln885_139_fu_2580_p1 = add_ln229_167_reg_3363;

assign zext_ln885_140_fu_2425_p1 = tmp_34_i_fu_2417_p3;

assign zext_ln885_141_fu_2437_p1 = tmp_35_i_fu_2429_p3;

assign zext_ln885_142_fu_2583_p1 = add_ln229_168_reg_3369;

assign zext_ln885_143_fu_2479_p1 = tmp_36_i_fu_2471_p3;

assign zext_ln885_144_fu_2491_p1 = tmp_37_i_fu_2483_p3;

assign zext_ln885_145_fu_2586_p1 = add_ln229_169_reg_3375;

assign zext_ln885_146_fu_2596_p1 = tmp_38_i_fu_2589_p3;

assign zext_ln885_147_fu_2749_p1 = add_ln229_170_reg_3381;

assign zext_ln885_148_fu_2636_p1 = tmp_39_i_fu_2629_p3;

assign zext_ln885_149_fu_2752_p1 = add_ln229_171_reg_3387;

assign zext_ln885_150_fu_2676_p1 = tmp_40_i_fu_2669_p3;

assign zext_ln885_151_fu_2755_p1 = add_ln229_172_reg_3393;

assign zext_ln885_152_fu_2716_p1 = tmp_41_i_fu_2709_p3;

assign zext_ln885_153_fu_2758_p1 = add_ln229_173_reg_3399;

assign zext_ln885_154_fu_2820_p1 = add_ln229_175_reg_3411;

assign zext_ln885_fu_2061_p1 = tmp_22_i_fu_2053_p3;

endmodule //toe_top_toe_check_ipv4_checksum_32_s
