Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/aidin/Documents/Programmi/XilinxVivado/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 7d9e32e7a3cb413a89963c2a2e45295e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_cmb_clk_behav xil_defaultlib.tb_cmb_clk -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.cmb_clk [cmb_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cmb_clk
Built simulation snapshot tb_cmb_clk_behav
