{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 27, "design__inferred_latch__count": 0, "design__instance__count": 3745, "design__instance__area": 24968.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 17, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.004184190649539232, "power__switching__total": 0.005191500298678875, "power__leakage__total": 2.8178956057445248e-08, "power__total": 0.009375719353556633, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.27433092685084454, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2742878501962708, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.29432579428965655, "timing__setup__ws__corner:nom_tt_025C_1v80": 15.545378757591566, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.316807, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 15.545379, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 12, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 17, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2872548669125663, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2874569275087627, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8870336938264604, "timing__setup__ws__corner:nom_ss_100C_1v60": 4.665793217181057, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.887034, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 4.665793, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 17, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2685711451473427, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2685068909879753, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.07341322202385003, "timing__setup__ws__corner:nom_ff_n40C_1v95": 19.63997020605407, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.112299, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 19.639971, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 27, "design__max_fanout_violation__count": 17, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.26677563690998723, "clock__skew__worst_setup": 0.2667370011476376, "timing__hold__ws": 0.06520351110261914, "timing__setup__ws": 4.379094544263983, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.110631, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 4.379095, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 240.69 251.41", "design__core__bbox": "5.52 10.88 235.06 239.36", "design__io": 262, "design__die__area": 60511.9, "design__core__area": 52445.3, "design__instance__count__stdcell": 3745, "design__instance__area__stdcell": 24968.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.476095, "design__instance__utilization__stdcell": 0.476095, "design__instance__count__class:buffer": 190, "design__instance__count__class:inverter": 233, "design__instance__count__class:sequential_cell": 179, "design__instance__count__class:multi_input_combinational_cell": 1784, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 3756, "design__instance__count__class:tap_cell": 731, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 260, "design__io__hpwl": 20476397, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 73028.2, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 595, "design__instance__count__class:clock_buffer": 19, "design__instance__count__class:clock_inverter": 12, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 150, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "antenna_diodes_count": 2, "design__instance__count__class:antenna_cell": 2, "route__net": 3193, "route__net__special": 2, "route__drc_errors__iter:1": 963, "route__wirelength__iter:1": 77360, "route__drc_errors__iter:2": 504, "route__wirelength__iter:2": 77051, "route__drc_errors__iter:3": 382, "route__wirelength__iter:3": 76904, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 76884, "route__drc_errors": 0, "route__wirelength": 76884, "route__vias": 18675, "route__vias__singlecut": 18675, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 786.28, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 14, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 14, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 14, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 17, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.27187977638775385, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2719704261002782, "timing__hold__ws__corner:min_tt_025C_1v80": 0.2926105551792516, "timing__setup__ws__corner:min_tt_025C_1v80": 15.698129462888518, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.314009, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 15.69813, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 14, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 12, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 17, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2834035031312176, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.28350630978620545, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8856831074788066, "timing__setup__ws__corner:min_ss_100C_1v60": 4.957298711841495, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.885683, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 4.957299, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 14, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 17, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.26677563690998723, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2667370011476376, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.07753181649478379, "timing__setup__ws__corner:min_ff_n40C_1v95": 19.744487492726652, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.110631, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 19.744488, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 14, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 17, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2769601570921215, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2768813312551438, "timing__hold__ws__corner:max_tt_025C_1v80": 0.2895220256596973, "timing__setup__ws__corner:max_tt_025C_1v80": 15.389865817331225, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.320726, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 15.389866, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 14, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 27, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 17, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2888340481874554, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.28910372136776374, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8909013778867326, "timing__setup__ws__corner:max_ss_100C_1v60": 4.379094544263983, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.890901, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 4.379095, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 14, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 17, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2724024416469537, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.27232122883040555, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.06520351110261914, "timing__setup__ws__corner:max_ff_n40C_1v95": 19.53499461930396, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.114093, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 19.534994, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 14, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 14, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.79887, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.79964, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 0.00112716, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.00118062, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 0.000366614, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.00118062, "design_powergrid__voltage__worst": 0.00118062, "design_powergrid__voltage__worst__net:VPWR": 1.79887, "design_powergrid__drop__worst": 0.00118062, "design_powergrid__drop__worst__net:VPWR": 0.00112716, "design_powergrid__voltage__worst__net:VGND": 0.00118062, "design_powergrid__drop__worst__net:VGND": 0.00118062, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000364, "ir__drop__worst": 0.00113, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}