<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="E:/cq/papilio/ise/rtl_verilog/test_rtl_verilog_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="test_rtl_verilog" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="10" />
   <wvobject fp_name="/test_rtl_verilog/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/test_rtl_verilog/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/test_rtl_verilog/d" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">d</obj_property>
      <obj_property name="ObjectShortName">d</obj_property>
   </wvobject>
   <wvobject fp_name="/test_rtl_verilog/q" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">q</obj_property>
      <obj_property name="ObjectShortName">q</obj_property>
   </wvobject>
   <wvobject fp_name="/test_rtl_verilog/a" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">a</obj_property>
      <obj_property name="ObjectShortName">a</obj_property>
   </wvobject>
   <wvobject fp_name="/test_rtl_verilog/b" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">b</obj_property>
      <obj_property name="ObjectShortName">b</obj_property>
   </wvobject>
   <wvobject fp_name="/test_rtl_verilog/s" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">s</obj_property>
      <obj_property name="ObjectShortName">s</obj_property>
   </wvobject>
   <wvobject fp_name="/test_rtl_verilog/sel_o" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sel_o</obj_property>
      <obj_property name="ObjectShortName">sel_o</obj_property>
   </wvobject>
   <wvobject fp_name="/test_rtl_verilog/x" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">x</obj_property>
      <obj_property name="ObjectShortName">x</obj_property>
   </wvobject>
   <wvobject fp_name="/test_rtl_verilog/y" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">y</obj_property>
      <obj_property name="ObjectShortName">y</obj_property>
   </wvobject>
</wave_config>
