VERSION 5.5 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN chiptop_1127a0 ;

SCANCHAINS 3 ;

- 1_SG1
+ START U0_CORE/u0_dacmux/u0_dac2sar/sh_rst_n_reg Q
+ FLOATING U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_9_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_10_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_11_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_12_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_13_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_14_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_15_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_16_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg_17_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/ck_n_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/ck_n_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/cs_n_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/osc_gate_n_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/osc_gate_n_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/osc_gate_n_reg_2_ ( IN SIN ) ( OUT Q )
+ PARTITION GPIO3_40_40
+ STOP U0_CORE/u0_regbank/osc_gate_n_reg_3_ SIN ;

- 1_SG2
+ START U0_CORE/u0_regbank/osc_gate_n_reg_3_ Q
+ FLOATING U0_CORE/d_dodat_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/d_dodat_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/d_dodat_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/d_dodat_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/d_dodat_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/d_dodat_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/d_dodat_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/d_dodat_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/d_dodat_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/d_dodat_reg_9_ ( IN SIN ) ( OUT Q )
           U0_CORE/d_dodat_reg_10_ ( IN SIN ) ( OUT Q )
           U0_CORE/d_dodat_reg_11_ ( IN SIN ) ( OUT Q )
           U0_CORE/d_dodat_reg_12_ ( IN SIN ) ( OUT Q )
           U0_CORE/d_dodat_reg_13_ ( IN SIN ) ( OUT Q )
           U0_CORE/d_dodat_reg_14_ ( IN SIN ) ( OUT Q )
           U0_CORE/d_dodat_reg_15_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/clk_5k_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/div20_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/div20_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/div20_cnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/div20_cnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/div20_cnt_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/sdischg_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/sdischg_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/sdischg_cnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/sdischg_cnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/sdischg_cnt_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/sdischg_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cv_ofsx/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cv_ofsx/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cv_ofsx/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cv_ofsx/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cv_ofsx/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cv_ofsx/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cv_ofsx/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cv_ofsx/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cvofs01/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cvofs01/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cvofs01/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cvofs01/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cvofs01/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cvofs01/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cvofs01/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cvofs01/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cvofs23/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cvofs23/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cvofs23/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cvofs23/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cvofs23/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cvofs23/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cvofs23/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_cvofs23/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_idac_shift/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_idac_shift/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_idac_shift/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_idac_shift/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_idac_shift/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_idac_shift/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_idac_shift/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_idac_shift/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_sdischg/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_sdischg/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_sdischg/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_sdischg/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_sdischg/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_sdischg/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_sdischg/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_sdischg/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_v_comp/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_v_comp/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_v_comp/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_v_comp/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_v_comp/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_v_comp/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_v_comp/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_cvctl/u0_v_comp/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_0__u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_0__u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_0__u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_0__u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_0__u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_0__u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_0__u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_0__u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_1__u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_1__u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_1__u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_1__u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_1__u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_1__u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_1__u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_1__u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_2__u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_2__u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_2__u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_2__u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_2__u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_2__u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_2__u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_2__u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_3__u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_3__u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_3__u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_3__u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_3__u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_3__u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_3__u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_3__u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_4__u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_4__u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_4__u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_4__u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_4__u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_4__u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_4__u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_4__u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_5__u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_5__u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_5__u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_5__u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_5__u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_5__u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_5__u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_5__u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_6__u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_6__u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_6__u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_6__u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_6__u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_6__u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_6__u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_6__u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_7__u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_7__u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_7__u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_7__u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_7__u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_7__u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_7__u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_7__u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_8__u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_8__u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_8__u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_8__u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_8__u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_8__u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_8__u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_8__u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_9__u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_9__u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_9__u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_9__u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_9__u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_9__u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_9__u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_9__u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_10__u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_10__u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_10__u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_10__u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_10__u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_10__u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_10__u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_10__u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_11__u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_11__u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_11__u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_11__u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_11__u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_11__u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_11__u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_11__u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_12__u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_12__u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_12__u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_12__u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_12__u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_12__u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_12__u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_12__u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_13__u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_13__u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_13__u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_13__u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_13__u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_13__u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_13__u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_13__u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_14__u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_14__u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_14__u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_14__u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_14__u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_14__u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_14__u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_14__u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_15__u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_15__u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_15__u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_15__u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_15__u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_15__u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_15__u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_15__u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_16__u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_16__u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_16__u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_16__u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_16__u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_16__u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_16__u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_16__u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_17__u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_17__u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_17__u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_17__u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_17__u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_17__u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_17__u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/dacvs_17__u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/syn_comp_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/syn_comp_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_adofs/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_adofs/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_adofs/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_adofs/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_adofs/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_adofs/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_adofs/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_cmpsta/u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_cmpsta/u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_cmpsta/u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_cmpsta/u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_cmpsta/u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_cmpsta/u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_cmpsta/u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_cmpsta/u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_compi/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_compi/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_compi/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_compi/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_compi/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_compi/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_compi/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_compi/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_compi/mem_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_compi/mem_reg_9_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_compi/mem_reg_10_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_compi/mem_reg_11_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_compi/mem_reg_12_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_compi/mem_reg_13_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_compi/mem_reg_14_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_compi/mem_reg_15_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_compi/mem_reg_16_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_compi/mem_reg_17_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/dacnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/dacnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/dacnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/dacnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/dacnt_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/dacnt_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/dacnt_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/sarcyc_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/sarcyc_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/sarcyc_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/sarcyc_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_9_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_lo/mem_reg_9_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_up/mem_reg_9_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dacen/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dacen/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dacen/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dacen/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dacen/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dacen/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dacen/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dacen/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_daclsb/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_daclsb/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_daclsb/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_daclsb/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_daclsb/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_daclsb/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dactl/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dactl/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dactl/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dactl/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dactl/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dactl/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_dactl/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_isofs/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_isofs/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_isofs/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_isofs/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_isofs/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_isofs/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_isofs/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_isofs/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_saren/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_saren/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_saren/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_saren/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_saren/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_saren/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_saren/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_saren/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/cs_mux_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/cs_mux_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/r_dacis_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/r_dacis_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/r_dacis_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/r_dacis_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/r_dacis_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/r_dacis_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/r_dacis_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/r_dacis_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/r_dacis_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/r_dacis_reg_9_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/r_dacis_reg_10_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/r_dacis_reg_11_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/r_dacis_reg_12_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/r_dacis_reg_13_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/r_dacis_reg_14_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/r_dacis_reg_15_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/r_dacis_reg_16_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u0_shmux/r_dacis_reg_17_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u1_dacen/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u1_dacen/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u1_dacen/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u1_dacen/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u1_dacen/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u1_dacen/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u1_dacen/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u1_saren/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u1_saren/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u1_saren/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u1_saren/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u1_saren/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u1_saren/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u1_saren/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u1_saren/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u2_dacen/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u2_saren/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_dacmux/u2_saren/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_divclk/div1p0m_2_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_divclk/div12_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_divclk/div12_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_divclk/div12_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_divclk/div12_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_divclk/div50k_100_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_divclk/div50k_100_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_divclk/div50k_100_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_divclk/div50k_100_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_divclk/div50k_100_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_divclk/div50k_100_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_divclk/div50k_100_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_divclk/div100k_2_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_divclk/div500k_5_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_divclk/div500k_5_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_divclk/div500k_5_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_accmltr/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_9_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_10_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/dbcnt_reg_11_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dmsync/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dmsync/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dpdmsta/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dpdmsta/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dpdmsta/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dpdmsta/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dpdmsta/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_9_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_10_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/dbcnt_reg_11_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dpsync/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_dpsync/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_idsync/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_dpdmacc/u0_idsync/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpcrc/crc8_r_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpcrc/crc8_r_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpcrc/crc8_r_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpcrc/crc8_r_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpcrc/crc8_r_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpcrc/crc8_r_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpcrc/crc8_r_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpcrc/crc8_r_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/catch_sync_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/catch_sync_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/catch_sync_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/catch_sync_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/catch_sync_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/catch_sync_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/fcp_state_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/fcp_state_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/fcp_state_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/fcp_state_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/new_rx_sync_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/new_rx_sync_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/rx_byte_pchk_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/rx_trans_8_chg_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/rxtx_buf_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/rxtx_buf_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/rxtx_buf_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/rxtx_buf_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/rxtx_buf_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/rxtx_buf_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/rxtx_buf_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/rxtx_buf_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/rxtx_buf_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/rxtx_buf_reg_9_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/rxtx_buf_reg_10_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/rxtx_buf_reg_11_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/symb_cnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/symb_cnt_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/symb_cnt_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/symb_cnt_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/sync_length_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/sync_length_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/tx_dbuf_keep_empty_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpdat/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpmsk/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/u0_fcptui/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/ui_intv_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/ui_intv_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/ui_intv_cnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/ui_intv_cnt_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/ui_intv_cnt_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/ui_intv_cnt_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/us_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/us_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/us_cnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_fcp/u0_fcpegn/us_cnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/adcnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/adcnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/adcnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/adcnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/adcnt_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/adcnt_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/adcnt_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/adcnt_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/cs_bit_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/cs_bit_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/cs_bit_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/cs_bit_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/cs_rwb_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/cs_sta_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/cs_sta_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/db_scl/d_i2c_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/db_scl/d_i2c_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/db_scl/d_i2c_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/db_scl/r_i2c_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/db_sda/d_i2c_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/db_sda/d_i2c_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/db_sda/d_i2c_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/db_sda/r_i2c_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/lt_buf_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/lt_buf_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/lt_buf_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/lt_buf_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/lt_buf_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/lt_buf_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/lt_buf_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/lt_buf_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/lt_ofs_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/lt_ofs_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/lt_ofs_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/lt_ofs_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/lt_ofs_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/lt_ofs_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/lt_ofs_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/lt_ofs_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/rwbuf_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/rwbuf_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/rwbuf_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/rwbuf_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/rwbuf_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/rwbuf_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/rwbuf_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/rwbuf_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_i2cslv/sdat_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/a_bit_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/a_bit_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/a_bit_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/adr_p_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/adr_p_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/adr_p_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/adr_p_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/adr_p_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/adr_p_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/adr_p_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/adr_p_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/adr_p_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/adr_p_reg_9_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/adr_p_reg_10_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/adr_p_reg_11_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/adr_p_reg_13_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/adr_p_reg_14_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_adr_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_adr_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_adr_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_adr_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_adr_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_adr_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_adr_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_adr_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_adr_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_adr_reg_9_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_adr_reg_10_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_adr_reg_11_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_adr_reg_12_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_adr_reg_13_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_adr_reg_14_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_0__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_0__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_0__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_0__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_0__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_0__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_0__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_0__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_1__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_1__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_1__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_1__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_1__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_1__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_1__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_1__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_2__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_2__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_2__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_2__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_2__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_2__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_2__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_2__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_3__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_3__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_3__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_3__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_3__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_3__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_3__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_3__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_4__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_4__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_4__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_4__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_4__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_4__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_4__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_4__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_5__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_5__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_5__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_5__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_5__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_5__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_5__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_5__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_6__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_6__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_6__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_6__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_6__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_6__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_6__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_6__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_7__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_7__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_7__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_7__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_7__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_7__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_7__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_7__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_8__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_8__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_8__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_8__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_8__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_8__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_8__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_8__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_9__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_9__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_9__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_9__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_9__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_9__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_9__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_9__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_10__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_10__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_10__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_10__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_10__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_10__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_10__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_10__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_11__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_11__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_11__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_11__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_11__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_11__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_11__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_11__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_12__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_12__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_12__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_12__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_12__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_12__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_12__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_12__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_13__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_13__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_13__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_13__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_13__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_13__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_13__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_13__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_14__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_14__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_14__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_14__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_14__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_14__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_14__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_14__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_15__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_15__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_15__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_15__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_15__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_15__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_15__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_15__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_16__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_16__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_16__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_16__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_16__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_16__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_16__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_16__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_17__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_17__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_17__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_17__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_17__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_17__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_17__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_17__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_18__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_18__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_18__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_18__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_18__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_18__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_18__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_18__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_19__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_19__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_19__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_19__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_19__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_19__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_19__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_19__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_20__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_20__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_20__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_20__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_20__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_20__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_20__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_20__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_21__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_21__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_21__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_21__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_21__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_21__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_21__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_21__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_22__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_22__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_22__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_22__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_22__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_22__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_22__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_22__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_23__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_23__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_23__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_23__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_23__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_23__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_23__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_buf_reg_23__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_ptr_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_ptr_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_ptr_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_ptr_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/c_ptr_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/cs_ft_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/cs_ft_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/cs_ft_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/cs_ft_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/d_hold_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/d_hold_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/d_hold_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/d_hold_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/dummy_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/dummy_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/pgm_p_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/r_rdy_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/r_twlb_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/r_twlb_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/re_p_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/un_hold_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/wspp_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/wspp_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/wspp_cnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/wspp_cnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/wspp_cnt_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/wspp_cnt_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_ictlr/wspp_cnt_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/timer_1ms_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/timer_1ms_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/timer_1ms_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/timer_1ms_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/timer_1ms_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/timer_1ms_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/timer_1ms_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/timer_1ms_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/timer_1ms_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/timer_1ms_reg_9_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/timer_1ms_reg_10_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/timer_1ms_reg_11_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/timer_1ms_reg_12_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/timer_1ms_reg_13_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ac_reg_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/acc_reg_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/acc_reg_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/acc_reg_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/acc_reg_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/acc_reg_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/acc_reg_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/accactv_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/b_reg_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/b_reg_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/b_reg_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/b_reg_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/b_reg_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/b_reg_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/b_reg_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/b_reg_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/bitno_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/bitno_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/bitno_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/c_reg_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ckcon_r_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ckcon_r_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ckcon_r_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ckcon_r_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ckcon_r_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ckcon_r_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ckcon_r_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ckcon_r_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/cpu_resume_ff1_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/cpu_resume_fff_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/d_hold_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_accop_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_accop_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_accop_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_accop_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_accop_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_accop_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_accop_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_accop_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_accop_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_accop_reg_9_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_accop_reg_10_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_accop_reg_11_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_accop_reg_12_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_accop_reg_13_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_accop_reg_14_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_accop_reg_15_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_accop_reg_16_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_accop_reg_17_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_accop_reg_18_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_cop_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_cop_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_cop_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_cop_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_cop_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_cop_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_cop_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dec_cop_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/divtempreg_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/divtempreg_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/divtempreg_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/divtempreg_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/divtempreg_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/divtempreg_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/divtempreg_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_0__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_0__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_0__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_0__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_0__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_0__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_1__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_1__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_1__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_1__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_1__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_1__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_2__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_2__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_2__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_2__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_2__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_2__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_3__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_3__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_3__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_3__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_3__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_3__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_4__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_4__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_4__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_4__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_4__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_4__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_5__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_5__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_5__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_5__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_5__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_5__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_6__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_6__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_6__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_6__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_6__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_6__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_7__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_7__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_7__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_7__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_7__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpc_tab_reg_7__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_0__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_0__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_0__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_0__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_0__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_0__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_0__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_0__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_1__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_1__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_1__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_1__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_1__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_1__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_1__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_1__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_2__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_2__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_2__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_2__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_2__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_2__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_2__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_2__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_3__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_3__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_3__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_3__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_3__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_3__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_3__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_3__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_4__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_4__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_4__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_4__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_4__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_4__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_4__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_4__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_5__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_5__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_5__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_5__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_5__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_5__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_5__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_5__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_6__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_6__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_6__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_6__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_6__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_6__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_6__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_6__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_7__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_7__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_7__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_7__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_7__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_7__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_7__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dph_reg_reg_7__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_0__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_0__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_0__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_0__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_0__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_0__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_0__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_0__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_1__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_1__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_1__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_1__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_1__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_1__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_1__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_1__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_2__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_2__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_2__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_2__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_2__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_2__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_2__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_2__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_3__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_3__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_3__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_3__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_3__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_3__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_3__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_3__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_4__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_4__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_4__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_4__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_4__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_4__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_4__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_4__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_5__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_5__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_5__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_5__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_5__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_5__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_5__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_5__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_6__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_6__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_6__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_6__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_6__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_6__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_6__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_6__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_7__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_7__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_7__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_7__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_7__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_7__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_7__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dpl_reg_reg_7__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dps_reg_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dps_reg_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/dps_reg_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/f0_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/f1_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/finishdiv_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/finishmul_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/gf0_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/idle_r_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/idle_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/instr_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/interrupt_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/israccess_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/mempsrd_r_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/mempswr_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/memrd_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/memwr_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/multempreg_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/multempreg_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/multempreg_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/multempreg_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/multempreg_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/multempreg_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/multempreg_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/multempreg_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/newinstrlock_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ov_reg_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/p2_reg_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/p2_reg_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/p2_reg_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/p2_reg_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/p2_reg_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/p2_reg_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/p2_reg_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/p2_reg_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/p2sel_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/p_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/pc_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/pc_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/pc_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/pc_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/pc_reg_12_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/pc_reg_13_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/pc_reg_15_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/pdmode_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/phase0_ff_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/phase_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/phase_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/phase_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/phase_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/pmw_reg_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ramdatao_r_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ramdatao_r_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ramdatao_r_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ramdatao_r_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ramdatao_r_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ramdatao_r_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ramdatao_r_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ramdatao_r_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ramoe_r_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ramsfraddr_s_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ramsfraddr_s_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ramsfraddr_s_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ramsfraddr_s_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ramsfraddr_s_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ramsfraddr_s_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ramsfraddr_s_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ramsfraddr_s_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ramsfrwe_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/ramwe_r_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rmwinstr_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_0__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_0__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_0__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_0__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_0__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_0__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_0__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_0__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_1__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_1__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_1__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_1__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_1__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_1__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_1__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_1__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_2__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_2__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_2__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_2__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_2__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_2__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_2__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_2__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_3__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_3__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_3__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_3__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_3__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_3__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_3__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_3__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_4__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_4__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_4__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_4__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_4__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_4__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_4__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_4__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_5__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_5__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_5__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_5__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_5__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_5__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_5__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_5__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_6__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_6__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_6__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_6__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_6__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_6__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_6__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_6__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_7__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_7__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_7__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_7__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_7__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_7__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_7__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_7__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_8__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_8__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_8__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_8__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_8__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_8__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_8__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_8__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_9__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_9__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_9__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_9__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_9__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_9__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_9__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_9__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_10__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_10__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_10__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_10__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_10__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_10__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_10__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_10__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_11__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_11__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_11__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_11__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_11__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_11__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_11__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_11__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_12__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_12__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_12__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_12__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_12__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_12__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_12__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_12__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_13__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_13__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_13__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_13__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_13__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_13__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_13__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_13__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_14__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_14__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_14__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_14__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_14__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_14__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_14__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_14__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_15__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_15__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_15__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_15__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_15__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_15__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_15__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_15__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_16__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_16__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_16__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_16__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_16__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_16__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_16__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_16__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_17__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_17__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_17__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_17__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_17__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_17__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_17__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_17__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_18__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_18__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_18__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_18__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_18__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_18__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_18__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_18__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_19__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_19__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_19__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_19__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_19__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_19__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_19__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_19__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_20__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_20__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_20__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_20__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_20__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_20__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_20__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_20__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_21__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_21__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_21__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_21__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_21__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_21__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_21__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_21__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_22__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_22__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_22__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_22__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_22__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_22__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_22__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_22__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_23__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_23__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_23__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_23__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_23__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_23__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_23__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_23__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_24__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_24__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_24__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_24__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_24__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_24__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_24__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_24__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_25__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_25__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_25__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_25__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_25__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_25__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_25__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_25__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_26__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_26__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_26__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_26__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_26__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_26__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_26__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_26__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_27__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_27__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_27__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_27__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_27__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_27__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_27__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_27__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_28__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_28__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_28__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_28__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_28__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_28__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_28__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_28__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_29__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_29__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_29__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_29__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_29__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_29__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_29__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_29__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_30__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_30__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_30__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_30__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_30__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_30__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_30__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_30__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_31__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_31__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_31__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_31__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_31__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_31__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_31__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rn_reg_reg_31__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rs_reg_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/rs_reg_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/sfroe_r_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/sfrwe_r_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/sp_reg_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/sp_reg_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/sp_reg_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/sp_reg_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/sp_reg_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/sp_reg_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/sp_reg_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/sp_reg_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/state_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/state_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/state_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/stop_r_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/stop_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/temp2_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/temp2_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/temp2_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/temp2_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/temp2_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/temp2_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/temp2_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/temp2_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/temp_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/temp_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/temp_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/temp_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/temp_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/temp_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/temp_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/temp_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/waitcnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/waitcnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_cpu/waitcnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/i2fr_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/i3fr_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/ie0_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/ie1_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/iex2_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/iex2_set_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/iex3_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/iex3_set_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/iex4_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/iex4_set_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/iex5_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/iex5_set_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/iex6_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/iex6_set_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/iex7_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/iex7_set_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/iex8_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/iex8_set_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/iex9_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/iex9_set_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/int0_clr_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/int0_fall_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/int0_ff1_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/int1_clr_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/int1_fall_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/int1_ff1_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/int2_ff1_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/int3_ff1_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/int4_ff1_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/int5_ff1_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/int6_ff1_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/int7_ff1_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/int8_ff1_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/int9_ff1_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/it0_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_extint/it1_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/ack_bit_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/ack_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/adrcomp_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/adrcompen_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/bclkcnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/bclkcnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/bsd7_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/bsd7_tmp_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/busfree_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/clk_count1_ov_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/clk_count1_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/clk_count1_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/clk_count1_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/clk_count1_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/clk_count2_ov_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/clk_count2_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/clk_count2_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/clk_count2_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/clk_count2_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/clkint_ff_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/clkint_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/framesync_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/framesync_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/framesync_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/framesync_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/fsmdet_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/fsmdet_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/fsmdet_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/fsmmod_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/fsmmod_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/fsmmod_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/fsmsta_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/fsmsta_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/fsmsta_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/fsmsta_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/fsmsta_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/fsmsync_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/fsmsync_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/fsmsync_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2cadr_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2cadr_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2cadr_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2cadr_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2cadr_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2cadr_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2cadr_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2cadr_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2ccon_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2ccon_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2ccon_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2ccon_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2ccon_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2ccon_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2ccon_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2ccon_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2cdat_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2cdat_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2cdat_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2cdat_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2cdat_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2cdat_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2cdat_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2cdat_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2csta_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2csta_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2csta_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2csta_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/i2csta_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/indelay_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/indelay_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/indelay_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/nedetect_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/pedetect_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/rst_delay_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/scli_ff_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/scli_ff_reg_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/scli_ff_reg_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/scli_ff_reg_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/sclint_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/sclo_int_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/sclscl_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/sdai_ff_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/sdai_ff_reg_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/sdai_ff_reg_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/sdai_ff_reg_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/sdaint_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/sdao_int_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/setup_counter_r_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/setup_counter_r_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/setup_counter_r_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/starto_en_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_i2c/wait_for_setup_r_reg ( IN SIN ) ( OUT Q )
+ ORDERED U0_CORE/u0_dacmux/u0_adofs/mem_reg_7_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_dacmux/U179 ( IN A ) ( OUT Y )
          U0_CORE/u0_dacmux/U391 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_dacmux/u0_shmux/cs_mux_reg_0_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_dacmux/u0_shmux/U680 ( IN A ) ( OUT Y )
          U0_CORE/u0_dacmux/u0_shmux/U567 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_dacmux/u0_shmux/cs_mux_reg_2_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_dacmux/u0_shmux/U698 ( IN A ) ( OUT Y )
          U0_CORE/u0_dacmux/u0_shmux/U25 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_dacmux/u0_shmux/cs_mux_reg_3_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_dacmux/u0_shmux/U27 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_dacmux/u0_shmux/cs_mux_reg_4_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_dacmux/u0_shmux/U692 ( IN A ) ( OUT Y )
          U0_CORE/u0_dacmux/u0_shmux/U465 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_dacmux/u1_dacen/mem_reg_7_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_dacmux/U52 ( IN A ) ( OUT Y )
          U0_CORE/u0_dacmux/U54 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_dacmux/u2_dacen/mem_reg_1_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_dacmux/u2_dacen/U3 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_fcp/u0_fcpegn/symb_cnt_reg_0_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_fcp/u0_fcpegn/U16 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_fcp/u0_fcpegn/symb_cnt_reg_1_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_fcp/u0_fcpegn/U428 ( IN A ) ( OUT Y )
          U0_CORE/u0_fcp/u0_fcpegn/U12 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_fcp/u0_fcpegn/symb_cnt_reg_3_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_fcp/u0_fcpegn/U13 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_fcp/u0_fcpegn/ui_intv_cnt_reg_3_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_fcp/u0_fcpegn/U11 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_fcp/u0_fcpegn/ui_intv_cnt_reg_5_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_fcp/u0_fcpegn/U485 ( IN A ) ( OUT Y )
          U0_CORE/u0_fcp/u0_fcpegn/U14 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_ictlr/d_psrd_reg ( IN SIN ) ( OUT Q )
          U0_CORE/u0_ictlr/U1168 ( IN A ) ( OUT Y )
          U0_CORE/u0_ictlr/U48 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_mcu/u_cpu/acc_reg_reg_0_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_mcu/u_cpu/U2805 ( IN A ) ( OUT Y )
          U0_CORE/u0_mcu/u_cpu/U409 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_mcu/u_cpu/acc_reg_reg_1_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_mcu/u_cpu/U2730 ( IN A ) ( OUT Y )
          U0_CORE/u0_mcu/u_cpu/U439 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_mcu/u_cpu/dps_reg_reg_2_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_mcu/u_cpu/U455 ( IN A ) ( OUT Y )
          U0_CORE/u0_mcu/u_cpu/U456 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_mcu/u_cpu/instr_reg_0_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_mcu/u_cpu/U518 ( IN A ) ( OUT Y )
          U0_CORE/u0_mcu/u_cpu/U408 ( IN A ) ( OUT Y )
          U0_CORE/u0_mcu/u_cpu/U343 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_mcu/u_cpu/instr_reg_1_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_mcu/u_cpu/U2532 ( IN A ) ( OUT Y )
          U0_CORE/u0_mcu/u_cpu/U376 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_mcu/u_cpu/instr_reg_2_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_mcu/u_cpu/U468 ( IN A ) ( OUT Y )
          U0_CORE/u0_mcu/u_cpu/U437 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_mcu/u_cpu/instr_reg_3_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_mcu/u_cpu/U386 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_mcu/u_cpu/instr_reg_5_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_mcu/u_cpu/U454 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_mcu/u_cpu/instr_reg_6_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_mcu/u_cpu/U159 ( IN A ) ( OUT Y )
          U0_CORE/u0_mcu/u_cpu/U364 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_mcu/u_cpu/instr_reg_7_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_mcu/u_cpu/U426 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_mcu/u_cpu/pc_reg_0_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_mcu/u_cpu/U242 ( IN A ) ( OUT Y )
          U0_CORE/u0_mcu/u_cpu/U243 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_mcu/u_cpu/pc_reg_1_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_mcu/u_cpu/U234 ( IN A ) ( OUT Y )
          U0_CORE/u0_mcu/u_cpu/U235 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_mcu/u_cpu/pc_reg_5_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_mcu/u_cpu/U226 ( IN A ) ( OUT Y )
          U0_CORE/u0_mcu/u_cpu/U227 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_mcu/u_cpu/pc_reg_6_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_mcu/u_cpu/U224 ( IN A ) ( OUT Y )
          U0_CORE/u0_mcu/u_cpu/U225 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_mcu/u_cpu/pc_reg_7_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_mcu/u_cpu/U218 ( IN A ) ( OUT Y )
          U0_CORE/u0_mcu/u_cpu/U219 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_mcu/u_cpu/pc_reg_9_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_mcu/u_cpu/U2887 ( IN A ) ( OUT Y )
          U0_CORE/u0_mcu/u_cpu/U399 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_mcu/u_cpu/pc_reg_10_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_mcu/u_cpu/U3254 ( IN A ) ( OUT Y )
          U0_CORE/u0_mcu/u_cpu/U450 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_mcu/u_cpu/pc_reg_11_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_mcu/u_cpu/U3271 ( IN A ) ( OUT Y )
          U0_CORE/u0_mcu/u_cpu/U348 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_mcu/u_cpu/pc_reg_14_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_mcu/u_cpu/U3265 ( IN A ) ( OUT Y )
          U0_CORE/u0_mcu/u_cpu/U381 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_mcu/u_cpu/phase_reg_0_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_mcu/u_cpu/U427 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_mcu/u_cpu/phase_reg_1_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_mcu/u_cpu/U458 ( IN A ) ( OUT Y )
          U0_CORE/u0_mcu/u_cpu/U460 ( IN A ) ( OUT Y )
+ PARTITION GPIO3_30_30
+ STOP U0_CORE/u0_ictlr/adr_p_reg_12_ SIN ;

- 2
+ START U0_CORE/u0_mcu/u_i2c/write_data_r_reg Q
+ FLOATING U0_CORE/u0_mcu/u_isr/ien0_reg_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ien0_reg_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ien0_reg_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ien0_reg_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ien0_reg_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ien0_reg_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ien0_reg_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ien1_reg_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ien1_reg_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ien1_reg_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ien1_reg_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ien1_reg_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ien1_reg_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ien2_reg_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ien2_reg_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ien2_reg_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ien2_reg_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ien2_reg_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ien2_reg_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/intvect_reg_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/intvect_reg_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/intvect_reg_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/intvect_reg_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/intvect_reg_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ip0_reg_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ip0_reg_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ip0_reg_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ip0_reg_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ip0_reg_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ip0_reg_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ip1_reg_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ip1_reg_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ip1_reg_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ip1_reg_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ip1_reg_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/ip1_reg_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/irq_r_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/is_reg_s_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/is_reg_s_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/is_reg_s_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/is_reg_s_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_isr/isr_tm_reg_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/arcon_s_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/arcon_s_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/arcon_s_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/arcon_s_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/arcon_s_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/arcon_s_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/arcon_s_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/arcon_s_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/counter_st_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/counter_st_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/counter_st_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/counter_st_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/counter_st_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md0_s_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md0_s_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md0_s_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md0_s_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md0_s_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md0_s_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md0_s_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md0_s_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md1_s_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md1_s_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md1_s_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md1_s_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md1_s_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md1_s_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md1_s_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md1_s_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md2_s_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md2_s_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md2_s_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md2_s_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md2_s_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md2_s_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md2_s_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md2_s_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md3_s_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md3_s_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md3_s_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md3_s_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md3_s_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md3_s_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md3_s_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md3_s_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md4_s_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md4_s_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md4_s_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md4_s_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md4_s_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md4_s_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md4_s_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md4_s_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md5_s_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md5_s_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md5_s_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md5_s_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md5_s_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md5_s_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md5_s_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/md5_s_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/mdu_op_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/mdu_op_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/norm_reg_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/norm_reg_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/norm_reg_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/norm_reg_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/norm_reg_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/norm_reg_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/norm_reg_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/norm_reg_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/norm_reg_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/norm_reg_reg_9_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/norm_reg_reg_10_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/norm_reg_reg_11_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/norm_reg_reg_12_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/norm_reg_reg_13_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/norm_reg_reg_14_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/norm_reg_reg_15_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/oper_reg_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/oper_reg_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/oper_reg_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/oper_reg_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/set_div16_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/set_div32_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_mdu/setmdef_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_ports/p0_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_ports/p0_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_ports/p0_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_ports/p0_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_ports/p0_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_ports/p0_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_ports/p0_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_ports/p0_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/baud_r2_clk_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/baud_r_count_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/baud_rate_ov_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/bd_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/clk_count_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/clk_count_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/clk_count_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/clk_count_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/clk_ov12_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/fluctuation_conter_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/fluctuation_conter_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/r_baud_count_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/r_baud_count_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/r_baud_count_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/r_baud_count_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/r_clk_ov2_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/r_shift_count_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/r_shift_count_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/r_shift_count_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/r_shift_count_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/r_shift_reg_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/r_shift_reg_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/r_shift_reg_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/r_shift_reg_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/r_shift_reg_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/r_shift_reg_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/r_shift_reg_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/r_shift_reg_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/r_start_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/receive_11_bits_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/ri0_fall_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/ri0_ff_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/ri_tmp_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/rxd0_fall_fl_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/rxd0_fall_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/rxd0_ff_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/rxd0_val_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/rxd0_vec_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/rxd0_vec_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/rxd0_vec_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/rxd0o_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0buf_r_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0buf_r_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0buf_r_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0buf_r_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0buf_r_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0buf_r_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0buf_r_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0buf_r_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0con2_tmp_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0con2_val_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0con_s_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0con_s_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0con_s_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0con_s_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0con_s_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0con_s_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0con_s_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0con_s_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0relh_s_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0relh_s_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0relh_s_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0relh_s_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0relh_s_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0relh_s_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0relh_s_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0relh_s_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0rell_s_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0rell_s_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0rell_s_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0rell_s_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0rell_s_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0rell_s_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0rell_s_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/s0rell_s_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/smod_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/t1ov_ff_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/t_baud_count_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/t_baud_count_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/t_baud_count_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/t_baud_count_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/t_baud_ov_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/t_shift_count_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/t_shift_count_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/t_shift_count_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/t_shift_count_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/t_shift_reg_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/t_shift_reg_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/t_shift_reg_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/t_shift_reg_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/t_shift_reg_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/t_shift_reg_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/t_shift_reg_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/t_shift_reg_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/t_shift_reg_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/t_shift_reg_reg_9_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/t_shift_reg_reg_10_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/t_start_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/ti_tmp_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/tim_baud_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/tim_baud_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/tim_baud_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/tim_baud_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/tim_baud_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/tim_baud_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/tim_baud_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/tim_baud_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/tim_baud_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/tim_baud_reg_9_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_serial0/txd0_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_softrstctrl/srst_count_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_softrstctrl/srst_count_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_softrstctrl/srst_count_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_softrstctrl/srst_count_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_softrstctrl/srst_ff0_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_softrstctrl/srst_ff1_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_softrstctrl/srst_r_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_softrstctrl/srstflag_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/int0_ff1_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/int0_ff2_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/int1_ff1_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/int1_ff2_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/reset_ff1_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/reset_ff2_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/rst_ff1_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/rsttosrst_ff1_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/rsttowdt_ff1_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/rxd0_ff1_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/rxd0_ff2_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/sdai_ff1_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_syncneg/sdai_ff2_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/clk_count_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/clk_count_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/clk_count_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/clk_count_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/clk_ov12_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/t0_ct_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/t0_gate_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/t0_mode_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/t0_mode_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/t0_tf0_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/t0_tf1_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/t0_tr0_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/t0_tr1_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/t0clr_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/t1clr_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/th0_ov_ff_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/th0_s_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/th0_s_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/th0_s_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/th0_s_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/th0_s_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/th0_s_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/th0_s_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/th0_s_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/tl0_ov_ff_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/tl0_s_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/tl0_s_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/tl0_s_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/tl0_s_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/tl0_s_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/tl0_s_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/tl0_s_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer0/tl0_s_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/clk_count_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/clk_count_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/clk_count_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/clk_count_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/clk_ov12_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/t0_mode_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/t0_mode_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/t1_ct_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/t1_gate_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/t1_mode_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/t1_mode_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/t1_tf1_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/t1_tr1_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/t1clr_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/th1_ov_ff_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/th1_s_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/th1_s_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/th1_s_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/th1_s_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/th1_s_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/th1_s_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/th1_s_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/th1_s_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/tl1_ov_ff_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/tl1_s_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/tl1_s_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/tl1_s_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/tl1_s_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/tl1_s_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/tl1_s_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/tl1_s_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_timer1/tl1_s_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/cycles_reg_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/cycles_reg_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/cycles_reg_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/cycles_reg_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/ip0wdts_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/pres_2_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/pres_8_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/pres_8_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/pres_16_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/pres_16_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/pres_16_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/pres_16_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdt_act_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdt_act_sync_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdt_normal_ff_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdt_normal_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdt_tm_s_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdt_tm_sync_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdth_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdth_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdth_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdth_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdth_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdth_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdth_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdtl_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdtl_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdtl_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdtl_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdtl_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdtl_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdtl_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdtl_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdtrefresh_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdtrel_s_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdtrel_s_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdtrel_s_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdtrel_s_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdtrel_s_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdtrel_s_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdtrel_s_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdtrel_s_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdts_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdts_s_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mcu/u_watchdog/wdts_s_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mpb/pg0_rdwait_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mpb/pg0_wrwait_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mpb/xram_rdsel_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_mpb/xram_rdsel_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_0_/pwmcnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_0_/pwmcnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_0_/pwmcnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_0_/pwmcnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_0_/pwmcnt_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_0_/pwmcnt_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_0_/pwmcnt_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_0_/u0_regpwm/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_0_/u0_regpwm/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_0_/u0_regpwm/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_0_/u0_regpwm/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_0_/u0_regpwm/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_0_/u0_regpwm/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_0_/u0_regpwm/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_0_/u0_regpwm/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_1_/pwmcnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_1_/pwmcnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_1_/pwmcnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_1_/pwmcnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_1_/pwmcnt_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_1_/pwmcnt_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_1_/pwmcnt_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_1_/u0_regpwm/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_1_/u0_regpwm/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_1_/u0_regpwm/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_1_/u0_regpwm/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_1_/u0_regpwm/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_1_/u0_regpwm/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_1_/u0_regpwm/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_pwm_1_/u0_regpwm/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/d_p0_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/d_p0_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/d_p0_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/d_p0_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/d_p0_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/d_p0_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/d_p0_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/d_p0_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/drstz_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/drstz_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/lg_pulse_12m_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/lg_pulse_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/lg_pulse_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/lg_pulse_cnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/lg_pulse_cnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/lg_pulse_cnt_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/lg_pulse_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/oscdwn_shft_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/oscdwn_shft_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/oscdwn_shft_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/r_phyrst_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/r_phyrst_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/rstcnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/rstcnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/rstcnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/rstcnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/rstcnt_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_cc1_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_cc1_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_cc1_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_cc1_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_cc2_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_cc2_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_cc2_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_cc2_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_dmf_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_dmf_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_dmf_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_dmf_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_ocp_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_ocp_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_ocp_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_ocp_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_otpi_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_otpi_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_otpi_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_otpi_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_otps_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_otps_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_otps_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_otps_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_ovp_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_ovp_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_ovp_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_ovp_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg00/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg00/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg00/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg00/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg00/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg00/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg00/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg00/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg01/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg01/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg01/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg01/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg01/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg01/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg01/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg01/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg03/u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg03/u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg03/u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg03/u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg03/u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg03/u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg03/u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg03/u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg04/u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg04/u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg04/u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg04/u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg04/u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg04/u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg04/u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg04/u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg05/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg05/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg05/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg05/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg05/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg05/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg05/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg05/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg06/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg06/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg06/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg06/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg06/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg06/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg06/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg06/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg8F/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg8F/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg8F/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg8F/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg8F/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg8F/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg8F/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg8F/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg11/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg11/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg11/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg11/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg11/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg11/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg11/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg11/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg12/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg12/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg12/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg12/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg12/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg12/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg12/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg12/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg14/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg14/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg14/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg14/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg14/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg15/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg15/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg15/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg15/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg15/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg15/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg15/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg15/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg18/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg18/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg18/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg18/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg18/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg18/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg18/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg18/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg19/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg19/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg19/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg19/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg19/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg19/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg19/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg20/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg20/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg20/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg20/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg20/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg20/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg20/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg20/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg21/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg21/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg21/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg21/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg21/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg21/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg21/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg21/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg25/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg25/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg25/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg25/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg25/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg25/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg26/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg27/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg27/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg27/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg27/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg27/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg27/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg27/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg27/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg28/u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg28/u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg28/u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg28/u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg28/u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg28/u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg28/u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg28/u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg31/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg31/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg31/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg31/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg31/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg31/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg31/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg31/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg94/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg94/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg94/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_reg94/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA1/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA1/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA1/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA1/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA1/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA1/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA1/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA1/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA2/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA2/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA2/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA2/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA2/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA2/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA2/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA2/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA3/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA3/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA3/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA3/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA3/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA3/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA3/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA3/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA4/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA4/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA4/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA4/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA4/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA4/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA4/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA4/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA5/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA5/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA5/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA5/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA5/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA5/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA5/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA5/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA6/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA6/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA6/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA6/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA6/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA6/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA6/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA6/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA7/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA7/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA7/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA7/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA7/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA7/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA7/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regA7/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAB/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAB/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAB/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAB/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAB/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAB/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAB/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAB/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAC/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAC/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAC/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAC/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAC/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAC/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAC/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAC/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAE/u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAE/u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAE/u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAE/u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAE/u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAE/u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAE/u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAE/u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAF/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAF/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAF/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAF/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAF/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAF/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAF/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regAF/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD1/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD1/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD1/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD1/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD1/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD1/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD1/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD1/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD3/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD3/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD3/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD3/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD3/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD3/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD3/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD3/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD4/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD5/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD5/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD5/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD5/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD5/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD5/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD5/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD5/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD6/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD6/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD6/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD6/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD6/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD6/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD6/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD6/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD7/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD7/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD7/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD7/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD7/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD7/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD7/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD7/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD9/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD9/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD9/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD9/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD9/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD9/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD9/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regD9/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regDE/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regDE/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regDE/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regDE/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regDE/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regDE/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regDE/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regDE/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regDF/u0/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regDF/u0/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regDF/u0/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regDF/u0/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regDF/u0/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regDF/u0/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regDF/u0/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regDF/u0/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE3/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE3/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE3/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE3/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE3/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE3/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE3/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE4/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE4/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE4/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE4/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE4/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE4/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE4/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE4/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE5/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE5/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE5/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE5/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE5/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE5/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE5/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE5/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE6/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE6/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE6/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE6/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE6/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE6/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE6/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE6/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE7/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE7/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE7/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE7/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE7/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE7/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE7/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE7/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE8/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE8/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE8/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE8/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE8/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE8/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE8/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regE8/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regF5/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regF5/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regF5/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regF5/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regF5/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regF5/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regF5/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regF5/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regF6/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regF6/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regF6/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regF6/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regF6/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regF6/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regF6/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_regF6/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_scp_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_scp_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_scp_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_scp_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_uvp_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_uvp_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_uvp_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_uvp_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_v5oc_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_v5oc_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_v5oc_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u0_v5oc_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_ocp_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_ocp_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_ocp_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_ocp_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_ocp_db/db_cnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_ocp_db/db_cnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_ovp_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_ovp_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_ovp_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_ovp_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_ovp_db/db_cnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_ovp_db/db_cnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_ovp_db/db_cnt_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_reg26/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_regD4/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_regE4/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_regE4/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_regE4/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_regE4/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_scp_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_scp_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_scp_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_scp_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_uvp_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_uvp_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_uvp_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_uvp_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_uvp_db/db_cnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u1_uvp_db/db_cnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u2_ovp_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u2_ovp_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u2_ovp_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u2_ovp_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u2_ovp_db/db_cnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u2_ovp_db/db_cnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u2_reg26/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u2_reg26/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u2_reg26/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u2_reg26/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u2_reg26/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u2_reg26/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u2_reg26/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u2_regD4/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u3_regD4/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u3_regD4/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u4_regD4/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u4_regD4/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regbank/u4_regD4/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/d_di_tst_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/d_lt_aswk_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/d_lt_aswk_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/d_lt_aswk_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/d_lt_aswk_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/d_lt_aswk_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/d_lt_aswk_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/d_lt_drp_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/d_lt_gpi_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/d_lt_gpi_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/d_lt_gpi_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/d_lt_gpi_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/d_regx_addr_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/d_regx_addr_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/d_regx_addr_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/d_regx_addr_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/d_regx_addr_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/d_regx_addr_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/d_regx_addr_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/d_we16_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/lt_aswk_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/lt_aswk_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/lt_aswk_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/lt_aswk_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/lt_aswk_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/lt_aswk_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/lt_drp_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_dosc_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_dosc_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_dosc_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_dosc_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_iosc_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_iosc_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_iosc_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_iosc_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_rdet_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_rdet_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_rdet_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_rdet_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_rdet_db/db_cnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_rdet_db/db_cnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1A/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1A/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1A/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1A/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1A/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1A/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1A/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1A/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1B/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1B/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1B/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1B/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1B/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1B/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1B/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1C/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1C/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1C/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1C/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1C/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1C/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1C/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1C/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1D/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1D/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1D/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1D/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1D/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1D/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1D/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1D/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1E/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1E/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1E/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1E/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1E/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1E/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1E/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg1E/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg04/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg04/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg04/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg04/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg04/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg04/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg04/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg04/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg05/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg05/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg05/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg05/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg05/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg05/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg05/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg05/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg06/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg06/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg06/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg06/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg06/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg06/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg06/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg06/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg07/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg07/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg07/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg07/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg07/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg07/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg07/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg10/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg12/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg12/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg12/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg12/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg12/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg12/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg13/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg13/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg13/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg13/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg13/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg13/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg13/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg13/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg15/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg15/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg15/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg15/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg15/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg15/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg17/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg17/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg17/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg17/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg17/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg17/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg17/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg17/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg18/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg18/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg18/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg18/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg18/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg18/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg18/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg18/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg19/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg19/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg19/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg19/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg19/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg19/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg19/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_reg19/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_tmp18/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_tmp18/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_tmp18/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_tmp18/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_tmp18/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_tmp18/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_tmp18/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_tmp18/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_ts_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_ts_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_ts_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_ts_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_xana_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_xana_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_xana_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u0_xana_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u1_reg1C/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u1_reg15/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u1_reg15/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u1_reg15/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u1_reg15/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u1_reg15/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u1_xana_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u1_xana_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u1_xana_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u1_xana_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u2_xana_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u2_xana_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u2_xana_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u2_xana_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u3_xana_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u3_xana_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u3_xana_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u3_xana_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u4_xana_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u4_xana_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u4_xana_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u4_xana_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u5_xana_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u5_xana_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u5_xana_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u5_xana_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u6_xana_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u6_xana_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u6_xana_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u6_xana_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u6_xana_db/db_cnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_regx/u6_xana_db/db_cnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/adr_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/adr_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/adr_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/adr_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/adr_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/adr_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/adr_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/adr_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/adr_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/adr_reg_9_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/adr_reg_10_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/bistctl_re_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/busy_dly_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/r_bistfault_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/rw_sta_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/rw_sta_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/u0_bistctl/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/u0_bistctl/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/u0_bistctl/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/u0_bistctl/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/u0_bistctl/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/u0_bistdat/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/u0_bistdat/mem_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/u0_bistdat/mem_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/u0_bistdat/mem_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/u0_bistdat/mem_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/u0_bistdat/mem_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/u0_bistdat/mem_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/u0_bistdat/mem_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_srambist/u0_bistfault/mem_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/cclow_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/cclow_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/cclow_cnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/cclow_cnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/cclow_cnt_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/cclow_cnt_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/cclow_cnt_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/cclow_cnt_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/cclow_cnt_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/d_cc_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/d_cc_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_9_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_10_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_11_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_12_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_13_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_14_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_15_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_16_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_17_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_18_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_19_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_20_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_21_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_22_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_23_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_24_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_25_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_26_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_27_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_28_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_29_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_30_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phycrc/crc32_r_reg_31_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/locked_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_0__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_0__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_0__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_0__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_0__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_0__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_0__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_0__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_1__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_1__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_1__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_1__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_1__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_1__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_1__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_1__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_2__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_2__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_2__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_2__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_2__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_2__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_2__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_2__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_3__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_3__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_3__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_3__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_3__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_3__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_3__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_3__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_4__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_4__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_4__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_4__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_4__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_4__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_4__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_4__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_5__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_5__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_5__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_5__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_5__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_5__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_5__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_5__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_6__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_6__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_6__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_6__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_6__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_6__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_6__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_6__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_7__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_7__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_7__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_7__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_7__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_7__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_7__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_7__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_8__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_8__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_8__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_8__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_8__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_8__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_8__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_8__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_9__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_9__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_9__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_9__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_9__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_9__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_9__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_9__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_10__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_10__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_10__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_10__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_10__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_10__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_10__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_10__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_11__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_11__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_11__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_11__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_11__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_11__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_11__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_11__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_12__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_12__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_12__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_12__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_12__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_12__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_12__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_12__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_13__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_13__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_13__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_13__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_13__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_13__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_13__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_13__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_14__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_14__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_14__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_14__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_14__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_14__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_14__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_14__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_15__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_15__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_15__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_15__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_15__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_15__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_15__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_15__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_16__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_16__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_16__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_16__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_16__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_16__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_16__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_16__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_17__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_17__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_17__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_17__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_17__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_17__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_17__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_17__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_18__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_18__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_18__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_18__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_18__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_18__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_18__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_18__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_19__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_19__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_19__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_19__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_19__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_19__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_19__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_19__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_20__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_20__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_20__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_20__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_20__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_20__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_20__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_20__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_21__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_21__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_21__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_21__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_21__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_21__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_21__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_21__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_22__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_22__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_22__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_22__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_22__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_22__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_22__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_22__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_23__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_23__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_23__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_23__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_23__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_23__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_23__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_23__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_24__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_24__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_24__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_24__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_24__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_24__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_24__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_24__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_25__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_25__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_25__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_25__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_25__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_25__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_25__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_25__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_26__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_26__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_26__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_26__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_26__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_26__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_26__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_26__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_27__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_27__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_27__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_27__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_27__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_27__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_27__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_27__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_28__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_28__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_28__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_28__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_28__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_28__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_28__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_28__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_29__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_29__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_29__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_29__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_29__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_29__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_29__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_29__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_30__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_30__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_30__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_30__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_30__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_30__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_30__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_30__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_31__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_31__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_31__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_31__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_31__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_31__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_31__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_31__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_32__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_32__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_32__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_32__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_32__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_32__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_32__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_32__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_33__0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_33__1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_33__2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_33__3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_33__4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_33__5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_33__6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/mem_reg_33__7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/pshptr_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/pshptr_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/pshptr_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/pshptr_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/pshptr_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyff/pshptr_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/ccidle_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/ntrancnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/ntrancnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/trans0_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/trans0_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/trans0_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/trans0_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/trans0_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/trans0_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/trans0_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/trans0_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/trans1_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/trans1_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/trans1_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/trans1_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/trans1_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/trans1_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/trans1_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/trans1_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/ttranwin_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/ttranwin_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/ttranwin_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/ttranwin_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/ttranwin_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/ttranwin_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/ttranwin_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyidd/ttranwin_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/bcnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/bcnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/bcnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/cccnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/cccnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/cccnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/cccnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/cccnt_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/cccnt_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/cs_bmni_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/cs_bmni_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/cs_bmni_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/cs_dat4b_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/cs_dat4b_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/cs_dat4b_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/cs_dat4b_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/cs_dat5b_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/cs_dat5b_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/cs_dat5b_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/cs_dat5b_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/ordsbuf_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/ordsbuf_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/ordsbuf_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/ordsbuf_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/ordsbuf_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/ordsbuf_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/ordsbuf_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/ordsbuf_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/shrtrans_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/adp_n_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/cs_d_cc_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_e_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_n_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_n_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_n_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_n_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phytx/bitcnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phytx/bitcnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phytx/bitcnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phytx/bitcnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phytx/bytcnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phytx/bytcnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phytx/bytcnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phytx/bytcnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phytx/bytcnt_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phytx/cs_txph_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phytx/cs_txph_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phytx/cs_txph_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_phytx/ptx_cc_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_sqlch_db/d_org_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_sqlch_db/d_org_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_sqlch_db/db_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_sqlch_db/db_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_sqlch_db/db_cnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/CpMsgId_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/CpMsgId_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/CpMsgId_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/c0_adr_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/c0_adr_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/c0_adr_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/c0_adr_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/c0_adr_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/c0_adr_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/c0_adr_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/c0_adr_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/c0_iop_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/canyon_m0_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/cs_prcl_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/cs_prcl_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/txbuf_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/txbuf_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/txbuf_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/txbuf_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/txbuf_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/txbuf_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/txbuf_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/txbuf_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/ena_reg ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_0_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_1_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_2_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_3_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_4_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_5_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_6_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_7_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_8_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_9_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_10_ ( IN SIN ) ( OUT Q )
           U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/timer_reg_11_ ( IN SIN ) ( OUT Q )
+ ORDERED U0_CORE/u0_mpb/r_pg0_rdrdy_reg ( IN SIN ) ( OUT Q )
          U0_CORE/u0_mpb/U117 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_regbank/u0_reg19/mem_reg_7_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_regbank/U18 ( IN A ) ( OUT Y )
          U0_CORE/u0_regbank/U19 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_regx/u1_reg15/mem_reg_5_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_regx/U81 ( IN A ) ( OUT Y )
          U0_CORE/u0_regx/U84 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_updphy/u0_phyrx/cs_bmni_reg_3_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_updphy/u0_phyrx/U28 ( IN A ) ( OUT Y )
          U0_CORE/u0_updphy/u0_phyrx/U29 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_updphy/u0_phyrx/cs_dat4b_reg_2_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_updphy/u0_phyrx/U26 ( IN A ) ( OUT Y )
          U0_CORE/u0_updphy/u0_phyrx/U27 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/dcnt_h_reg_7_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U25 ( IN A ) ( OUT Y )
          U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U26 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_0_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U56 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_1_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U24 ( IN A ) ( OUT Y )
          U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U40 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_updphy/u0_phytx/hinib_reg ( IN SIN ) ( OUT Q )
          U0_CORE/u0_updphy/u0_phytx/U325 ( IN A ) ( OUT Y )
          U0_CORE/u0_updphy/u0_phytx/U75 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_updphy/u0_updprl/cs_prcl_reg_0_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_updphy/u0_updprl/U36 ( IN A ) ( OUT Y )
          U0_CORE/u0_updphy/u0_updprl/U37 ( IN A ) ( OUT Y )
+ ORDERED U0_CORE/u0_updphy/u0_updprl/cs_prcl_reg_3_ ( IN SIN ) ( OUT Q )
          U0_CORE/u0_updphy/u0_updprl/U48 ( IN A ) ( OUT Y )
          U0_CORE/u0_updphy/u0_updprl/U11 ( IN A ) ( OUT Y )
+ PARTITION GPIO3_30_30
+ STOP U0_CORE/u0_regx/u0_reg07/mem_reg_4_ SIN ;

END SCANCHAINS

END DESIGN
