module SR_latch_tb(); 
reg S; 
reg R; 
wire Q;  
wire Qn; 
 
SR_latch DUT (.S(S),.R(R),.Q(Q),.Qn(Qn)); 

initial 
begin 
	$monitor("Time = %0d, S = %b, R = %b, Q = %b, Qn = %b", $time, S, R, Q, Qn); 
	S = 0; 
	R = 0; 
	#10; 
	S = 0; 
	R = 1; 
	#10; // Reset Q to 0 
	S = 0; 
	R = 0; 
	#10; // No change
	S = 1; 
	R = 0; 
	#10; // Set Q to 1 
	S = 0; 
	R = 0; 
	#10; // No change
	S = 1; 
	R = 1; 
	#10; // Undefined state 
	S = 0; 
	R = 0; 
	#10; // No change
 $stop;
end
endmodule
