{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618003235196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618003235197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 01:50:32 2021 " "Processing started: Sat Apr 10 01:50:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618003235197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618003235197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off frequency_divider -c frequency_divider " "Command: quartus_map --read_settings_files=on --write_settings_files=off frequency_divider -c frequency_divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618003235197 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1618003235852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.bdf 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618003235898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618003235898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "frequency_divider " "Elaborating entity \"frequency_divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1618003235926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 74193:inst " "Elaborating entity \"74193\" for hierarchy \"74193:inst\"" {  } { { "frequency_divider.bdf" "inst" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { 224 408 568 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618003235964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74193:inst " "Elaborated megafunction instantiation \"74193:inst\"" {  } { { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { 224 408 568 344 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003235978 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|23 74193:inst\|23~_emulated 74193:inst\|23~1 " "Register \"74193:inst\|23\" is converted into an equivalent circuit using register \"74193:inst\|23~_emulated\" and latch \"74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1618003236523 "|frequency_divider|74193:inst|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|24 74193:inst\|24~_emulated 74193:inst\|24~1 " "Register \"74193:inst\|24\" is converted into an equivalent circuit using register \"74193:inst\|24~_emulated\" and latch \"74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1618003236523 "|frequency_divider|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|25 74193:inst\|25~_emulated 74193:inst\|25~1 " "Register \"74193:inst\|25\" is converted into an equivalent circuit using register \"74193:inst\|25~_emulated\" and latch \"74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1618003236523 "|frequency_divider|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|26 74193:inst\|26~_emulated 74193:inst\|26~1 " "Register \"74193:inst\|26\" is converted into an equivalent circuit using register \"74193:inst\|26~_emulated\" and latch \"74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1618003236523 "|frequency_divider|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|23 74193:inst1\|23~_emulated 74193:inst1\|23~1 " "Register \"74193:inst1\|23\" is converted into an equivalent circuit using register \"74193:inst1\|23~_emulated\" and latch \"74193:inst1\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1618003236523 "|frequency_divider|74193:inst1|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|24 74193:inst1\|24~_emulated 74193:inst1\|24~1 " "Register \"74193:inst1\|24\" is converted into an equivalent circuit using register \"74193:inst1\|24~_emulated\" and latch \"74193:inst1\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1618003236523 "|frequency_divider|74193:inst1|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|25 74193:inst1\|25~_emulated 74193:inst1\|25~1 " "Register \"74193:inst1\|25\" is converted into an equivalent circuit using register \"74193:inst1\|25~_emulated\" and latch \"74193:inst1\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1618003236523 "|frequency_divider|74193:inst1|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|26 74193:inst1\|26~_emulated 74193:inst1\|26~1 " "Register \"74193:inst1\|26\" is converted into an equivalent circuit using register \"74193:inst1\|26~_emulated\" and latch \"74193:inst1\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1618003236523 "|frequency_divider|74193:inst1|26"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1618003236523 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1618003236738 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1618003237202 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003237202 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1618003237439 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1618003237439 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1618003237439 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1618003237439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618003237463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 01:50:37 2021 " "Processing ended: Sat Apr 10 01:50:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618003237463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618003237463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618003237463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618003237463 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618003241014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618003241015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 01:50:38 2021 " "Processing started: Sat Apr 10 01:50:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618003241015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1618003241015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off frequency_divider -c frequency_divider " "Command: quartus_fit --read_settings_files=off --write_settings_files=off frequency_divider -c frequency_divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1618003241015 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1618003241147 ""}
{ "Info" "0" "" "Project  = frequency_divider" {  } {  } 0 0 "Project  = frequency_divider" 0 0 "Fitter" 0 0 1618003241147 ""}
{ "Info" "0" "" "Revision = frequency_divider" {  } {  } 0 0 "Revision = frequency_divider" 0 0 "Fitter" 0 0 1618003241147 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1618003241564 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "frequency_divider EP4CE6E22A7 " "Selected device EP4CE6E22A7 for design \"frequency_divider\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1618003241576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618003241619 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618003241620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618003241620 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1618003241980 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1618003242001 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22A7 " "Device EP4CE10E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618003242345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C7 " "Device EP4CE10E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618003242345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I7 " "Device EP4CE10E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618003242345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C7 " "Device EP4CE6E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618003242345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I7 " "Device EP4CE6E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618003242345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C7 " "Device EP4CE15E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618003242345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I7 " "Device EP4CE15E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618003242345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22A7 " "Device EP4CE22E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618003242345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C7 " "Device EP4CE22E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618003242345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I7 " "Device EP4CE22E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618003242345 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1618003242345 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1618003242355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1618003242355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1618003242355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1618003242355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1618003242355 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1618003242355 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1618003242357 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o3 " "Pin o3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o3 } } } { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { 400 560 576 576 "o3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618003242679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o2 " "Pin o2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o2 } } } { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { 400 576 592 576 "o2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618003242679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o1 " "Pin o1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o1 } } } { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { 400 592 608 576 "o1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618003242679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o0 " "Pin o0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o0 } } } { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { 400 608 624 576 "o0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618003242679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o7 " "Pin o7 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o7 } } } { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { 400 624 640 576 "o7" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618003242679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o6 " "Pin o6 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o6 } } } { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { 400 640 656 576 "o6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618003242679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o5 " "Pin o5 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o5 } } } { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { 400 656 672 576 "o5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618003242679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o4 " "Pin o4 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o4 } } } { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { 400 672 688 576 "o4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618003242679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "co " "Pin co not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { co } } } { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { -8 864 880 168 "co" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { co } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618003242679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i3 " "Pin i3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i3 } } } { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { 0 552 568 168 "i3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618003242679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2 " "Pin i2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i2 } } } { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { 0 568 584 168 "i2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618003242679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i1 " "Pin i1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i1 } } } { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { 0 584 600 168 "i1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618003242679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i0 " "Pin i0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i0 } } } { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { 0 600 616 168 "i0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618003242679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i7 " "Pin i7 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i7 } } } { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { 0 616 632 168 "i7" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618003242679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i6 " "Pin i6 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i6 } } } { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { 0 632 648 168 "i6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618003242679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i5 " "Pin i5 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i5 } } } { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { 0 648 664 168 "i5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618003242679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i4 " "Pin i4 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i4 } } } { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { 0 664 680 168 "i4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618003242679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "preset " "Pin preset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { preset } } } { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { 296 872 888 464 "preset" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { preset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618003242679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { -8 392 408 160 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618003242679 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1618003242679 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1618003242975 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "frequency_divider.sdc " "Synopsys Design Constraints File file not found: 'frequency_divider.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1618003242976 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1618003242977 ""}
{ "Warning" "WSTA_SCC_LOOP" "31 " "Found combinational loop of 31 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|combout " "Node \"inst5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|23~2\|datac " "Node \"inst1\|23~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|23~2\|combout " "Node \"inst1\|23~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|dataa " "Node \"inst5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|24~2\|datac " "Node \"inst1\|24~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|24~2\|combout " "Node \"inst1\|24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21\|dataa " "Node \"inst1\|21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21\|combout " "Node \"inst1\|21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|datab " "Node \"inst5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|25~2\|datac " "Node \"inst1\|25~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|25~2\|combout " "Node \"inst1\|25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21\|datab " "Node \"inst1\|21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|26~2\|datac " "Node \"inst1\|26~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|26~2\|combout " "Node \"inst1\|26~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21\|datac " "Node \"inst1\|21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst\|23~2\|datac " "Node \"inst\|23~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst\|23~2\|combout " "Node \"inst\|23~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst\|27\|dataa " "Node \"inst\|27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst\|27\|combout " "Node \"inst\|27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21\|datad " "Node \"inst1\|21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst\|24~2\|datac " "Node \"inst\|24~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst\|24~2\|combout " "Node \"inst\|24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst\|21\|dataa " "Node \"inst\|21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst\|21\|combout " "Node \"inst\|21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst\|27\|datab " "Node \"inst\|27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst\|25~2\|datac " "Node \"inst\|25~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst\|25~2\|combout " "Node \"inst\|25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst\|21\|datab " "Node \"inst\|21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst\|26~2\|datac " "Node \"inst\|26~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst\|26~2\|combout " "Node \"inst\|26~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""} { "Warning" "WSTA_SCC_NODE" "inst\|21\|datac " "Node \"inst\|21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003242980 ""}  } { { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { 216 848 896 280 "inst5" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 840 384 448 912 "21" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 960 584 648 1064 "27" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1618003242980 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|21\|datad  to: inst\|26~2\|combout " "From: inst\|21\|datad  to: inst\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618003243001 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|23~2\|datad  to: inst\|26~2\|combout " "From: inst\|23~2\|datad  to: inst\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618003243001 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1618003243001 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1618003243002 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1618003243002 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1618003243004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst5  " "Automatically promoted node inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1618003243012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74193:inst\|23~2 " "Destination node 74193:inst\|23~2" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74193:inst|23~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618003243012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74193:inst\|24~2 " "Destination node 74193:inst\|24~2" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74193:inst|24~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618003243012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74193:inst\|25~2 " "Destination node 74193:inst\|25~2" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74193:inst|25~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618003243012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74193:inst\|26~2 " "Destination node 74193:inst\|26~2" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74193:inst|26~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618003243012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74193:inst1\|23~2 " "Destination node 74193:inst1\|23~2" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74193:inst1|23~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618003243012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74193:inst1\|24~2 " "Destination node 74193:inst1\|24~2" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74193:inst1|24~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618003243012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74193:inst1\|25~2 " "Destination node 74193:inst1\|25~2" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74193:inst1|25~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618003243012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74193:inst1\|26~2 " "Destination node 74193:inst1\|26~2" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74193:inst1|26~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618003243012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74193:inst\|25~1 " "Destination node 74193:inst\|25~1" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74193:inst|25~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618003243012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74193:inst\|26~1 " "Destination node 74193:inst\|26~1" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74193:inst|26~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618003243012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1618003243012 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1618003243012 ""}  } { { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { 216 848 896 280 "inst5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618003243012 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1618003243327 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618003243328 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618003243328 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618003243329 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618003243330 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1618003243330 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1618003243330 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1618003243331 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1618003243331 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1618003243331 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1618003243331 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 2.5V 10 9 0 " "Number of I/O pins in group: 19 (unused VREF, 2.5V VCCIO, 10 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1618003243335 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1618003243335 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1618003243335 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618003243335 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618003243335 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618003243335 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618003243335 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618003243335 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618003243335 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618003243335 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618003243335 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1618003243335 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1618003243335 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618003243349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1618003244280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618003244358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1618003244370 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1618003244825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618003244825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1618003245188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1618003245834 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1618003245834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618003246260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1618003246262 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1618003246262 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1618003246269 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618003246337 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618003246514 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618003246579 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618003246914 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618003247502 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/output_files/frequency_divider.fit.smsg " "Generated suppressed messages file C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/output_files/frequency_divider.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1618003247857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618003248297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 01:50:48 2021 " "Processing ended: Sat Apr 10 01:50:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618003248297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618003248297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618003248297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1618003248297 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1618003251776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618003251777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 01:50:49 2021 " "Processing started: Sat Apr 10 01:50:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618003251777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1618003251777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off frequency_divider -c frequency_divider " "Command: quartus_asm --read_settings_files=off --write_settings_files=off frequency_divider -c frequency_divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1618003251777 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1618003252761 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1618003252788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618003253175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 01:50:53 2021 " "Processing ended: Sat Apr 10 01:50:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618003253175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618003253175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618003253175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1618003253175 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1618003253797 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1618003256819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618003256820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 01:50:53 2021 " "Processing started: Sat Apr 10 01:50:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618003256820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618003256820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta frequency_divider -c frequency_divider " "Command: quartus_sta frequency_divider -c frequency_divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618003256820 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1618003256937 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1618003257441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1618003257441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1618003257488 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1618003257488 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1618003257650 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "frequency_divider.sdc " "Synopsys Design Constraints File file not found: 'frequency_divider.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1618003257734 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1618003257734 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257735 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i3 i3 " "create_clock -period 1.000 -name i3 i3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257735 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257735 ""}
{ "Warning" "WSTA_SCC_LOOP" "31 " "Found combinational loop of 31 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|combout " "Node \"inst5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|23~2\|dataa " "Node \"inst1\|23~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|23~2\|combout " "Node \"inst1\|23~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|dataa " "Node \"inst5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|24~2\|datac " "Node \"inst1\|24~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|24~2\|combout " "Node \"inst1\|24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21\|datab " "Node \"inst1\|21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21\|combout " "Node \"inst1\|21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|datac " "Node \"inst5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|25~2\|dataa " "Node \"inst1\|25~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|25~2\|combout " "Node \"inst1\|25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21\|datad " "Node \"inst1\|21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|26~2\|dataa " "Node \"inst1\|26~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|26~2\|combout " "Node \"inst1\|26~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21\|datac " "Node \"inst1\|21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst\|24~2\|dataa " "Node \"inst\|24~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst\|24~2\|combout " "Node \"inst\|24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst\|21\|datab " "Node \"inst\|21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst\|21\|combout " "Node \"inst\|21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst\|27\|datac " "Node \"inst\|27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst\|27\|combout " "Node \"inst\|27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21\|dataa " "Node \"inst1\|21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst\|25~2\|datab " "Node \"inst\|25~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst\|25~2\|combout " "Node \"inst\|25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst\|21\|datac " "Node \"inst\|21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst\|26~2\|dataa " "Node \"inst\|26~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst\|26~2\|combout " "Node \"inst\|26~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst\|21\|dataa " "Node \"inst\|21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst\|23~2\|datab " "Node \"inst\|23~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst\|23~2\|combout " "Node \"inst\|23~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""} { "Warning" "WSTA_SCC_NODE" "inst\|27\|datad " "Node \"inst\|27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618003257737 ""}  } { { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/frequency_divider.bdf" { { 216 848 896 280 "inst5" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 840 384 448 912 "21" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 960 584 648 1064 "27" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1618003257737 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|21\|datad  to: inst\|23~2\|combout " "From: inst\|21\|datad  to: inst\|23~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|23~2\|datac  to: inst\|26~2\|combout " "From: inst\|23~2\|datac  to: inst\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257758 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1618003257758 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1618003257759 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257759 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1618003257760 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Quartus II" 0 0 1618003257770 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1618003257898 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1618003257898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.626 " "Worst-case setup slack is -14.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.626      -107.827 clk  " "  -14.626      -107.827 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.990       -63.777 i3  " "  -10.990       -63.777 i3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618003257901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.485 " "Worst-case hold slack is -7.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.485       -31.663 i3  " "   -7.485       -31.663 i3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.645       -14.095 clk  " "   -3.645       -14.095 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618003257914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -15.117 " "Worst-case recovery slack is -15.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.117      -112.401 clk  " "  -15.117      -112.401 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.481       -67.393 i3  " "  -11.481       -67.393 i3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618003257963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.179 " "Worst-case removal slack is -4.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.179       -16.109 i3  " "   -4.179       -16.109 i3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.233        -4.549 clk  " "   -1.233        -4.549 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618003257969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.265 " "Worst-case minimum pulse width slack is -4.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.265       -58.598 i3  " "   -4.265       -58.598 i3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -21.609 clk  " "   -3.000       -21.609 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003257980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618003257980 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1618003258147 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1618003258183 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1618003258496 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|21\|datad  to: inst\|23~2\|combout " "From: inst\|21\|datad  to: inst\|23~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258600 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|23~2\|datac  to: inst\|26~2\|combout " "From: inst\|23~2\|datac  to: inst\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258600 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1618003258600 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258601 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1618003258614 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1618003258614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.454 " "Worst-case setup slack is -12.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.454       -91.325 clk  " "  -12.454       -91.325 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.485       -54.868 i3  " "   -9.485       -54.868 i3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618003258620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.476 " "Worst-case hold slack is -6.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.476       -25.747 i3  " "   -6.476       -25.747 i3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.897       -11.645 clk  " "   -2.897       -11.645 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618003258628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -12.866 " "Worst-case recovery slack is -12.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.866       -95.114 clk  " "  -12.866       -95.114 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.896       -57.826 i3  " "   -9.896       -57.826 i3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618003258637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.358 " "Worst-case removal slack is -3.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.358       -13.917 i3  " "   -3.358       -13.917 i3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.178        -4.309 clk  " "   -1.178        -4.309 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618003258648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.584 " "Worst-case minimum pulse width slack is -3.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.584       -50.245 i3  " "   -3.584       -50.245 i3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -18.997 clk  " "   -3.000       -18.997 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618003258655 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1618003258810 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|21\|datad  to: inst\|23~2\|combout " "From: inst\|21\|datad  to: inst\|23~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|23~2\|datac  to: inst\|26~2\|combout " "From: inst\|23~2\|datac  to: inst\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258990 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1618003258990 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1618003258990 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1618003258993 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1618003258993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.797 " "Worst-case setup slack is -6.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003259001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003259001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.797       -50.583 clk  " "   -6.797       -50.583 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003259001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.504       -26.022 i3  " "   -4.504       -26.022 i3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003259001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618003259001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.484 " "Worst-case hold slack is -3.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003259012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003259012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.484       -15.612 i3  " "   -3.484       -15.612 i3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003259012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.803        -6.980 clk  " "   -1.803        -6.980 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003259012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618003259012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.031 " "Worst-case recovery slack is -7.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003259023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003259023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.031       -52.652 clk  " "   -7.031       -52.652 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003259023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.728       -27.840 i3  " "   -4.728       -27.840 i3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003259023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618003259023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.037 " "Worst-case removal slack is -2.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003259036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003259036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.037        -7.334 i3  " "   -2.037        -7.334 i3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003259036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511        -1.875 clk  " "   -0.511        -1.875 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003259036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618003259036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003259045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003259045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -28.988 i3  " "   -3.000       -28.988 i3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003259045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -17.923 clk  " "   -3.000       -17.923 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618003259045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618003259045 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1618003259743 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1618003259743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4587 " "Peak virtual memory: 4587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618003259884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 01:50:59 2021 " "Processing ended: Sat Apr 10 01:50:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618003259884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618003259884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618003259884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618003259884 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618003263405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618003263406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 01:51:00 2021 " "Processing started: Sat Apr 10 01:51:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618003263406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618003263406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off frequency_divider -c frequency_divider " "Command: quartus_eda --read_settings_files=off --write_settings_files=off frequency_divider -c frequency_divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618003263406 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "frequency_divider_7_1200mv_125c_slow.vo C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/simulation/modelsim/ simulation " "Generated file frequency_divider_7_1200mv_125c_slow.vo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1618003264162 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "frequency_divider_7_1200mv_-40c_slow.vo C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/simulation/modelsim/ simulation " "Generated file frequency_divider_7_1200mv_-40c_slow.vo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1618003264198 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "frequency_divider_min_1200mv_-40c_fast.vo C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/simulation/modelsim/ simulation " "Generated file frequency_divider_min_1200mv_-40c_fast.vo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1618003264230 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "frequency_divider.vo C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/simulation/modelsim/ simulation " "Generated file frequency_divider.vo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1618003264265 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "frequency_divider_7_1200mv_125c_v_slow.sdo C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/simulation/modelsim/ simulation " "Generated file frequency_divider_7_1200mv_125c_v_slow.sdo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1618003264295 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "frequency_divider_7_1200mv_-40c_v_slow.sdo C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/simulation/modelsim/ simulation " "Generated file frequency_divider_7_1200mv_-40c_v_slow.sdo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1618003264330 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "frequency_divider_min_1200mv_-40c_v_fast.sdo C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/simulation/modelsim/ simulation " "Generated file frequency_divider_min_1200mv_-40c_v_fast.sdo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1618003264363 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "frequency_divider_v.sdo C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/simulation/modelsim/ simulation " "Generated file frequency_divider_v.sdo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/FrequncyDivider/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1618003264393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4513 " "Peak virtual memory: 4513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618003264474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 01:51:04 2021 " "Processing ended: Sat Apr 10 01:51:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618003264474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618003264474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618003264474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618003264474 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Quartus II Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618003265113 ""}
