Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sun Jan  2 16:54:46 2022
| Host             : XeonE3 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file xsdr_design_1_wrapper_power_routed.rpt -pb xsdr_design_1_wrapper_power_summary_routed.pb -rpx xsdr_design_1_wrapper_power_routed.rpx
| Design           : xsdr_design_1_wrapper
| Device           : xc7a35tftg256-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.332        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.259        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 83.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.009 |        8 |       --- |             --- |
| Slice Logic              |     0.011 |     6288 |       --- |             --- |
|   LUT as Logic           |     0.009 |     1449 |     20800 |            6.97 |
|   CARRY4                 |     0.001 |      263 |      8150 |            3.23 |
|   Register               |    <0.001 |     2751 |     41600 |            6.61 |
|   LUT as Shift Register  |    <0.001 |      384 |      9600 |            4.00 |
|   LUT as Distributed RAM |    <0.001 |       56 |      9600 |            0.58 |
|   Others                 |     0.000 |      486 |       --- |             --- |
| Signals                  |     0.012 |     4371 |       --- |             --- |
| Block RAM                |     0.008 |     15.5 |        50 |           31.00 |
| MMCM                     |     0.191 |        2 |         5 |           40.00 |
| DSPs                     |     0.007 |       14 |        90 |           15.56 |
| I/O                      |     0.020 |       64 |       170 |           37.65 |
| Static Power             |     0.073 |          |           |                 |
| Total                    |     0.332 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.057 |       0.047 |      0.010 |
| Vccaux    |       1.800 |     0.119 |       0.107 |      0.013 |
| Vcco33    |       3.300 |     0.007 |       0.006 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                              | Domain                                                            | Constraint (ns) |
+------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_out1_xsdr_design_1_clk_wiz_0_0 | xsdr_design_1_i/clk_wiz_0/inst/clk_out1_xsdr_design_1_clk_wiz_0_0 |            15.6 |
| clk_out1_xsdr_design_1_clk_wiz_1_0 | xsdr_design_1_i/clk_wiz_1/inst/clk_out1_xsdr_design_1_clk_wiz_1_0 |            10.0 |
| clk_out2_xsdr_design_1_clk_wiz_0_0 | xsdr_design_1_i/clk_wiz_0/inst/clk_out2_xsdr_design_1_clk_wiz_0_0 |            15.6 |
| clkfbout_xsdr_design_1_clk_wiz_0_0 | xsdr_design_1_i/clk_wiz_0/inst/clkfbout_xsdr_design_1_clk_wiz_0_0 |           100.0 |
| clkfbout_xsdr_design_1_clk_wiz_1_0 | xsdr_design_1_i/clk_wiz_1/inst/clkfbout_xsdr_design_1_clk_wiz_1_0 |            20.0 |
| sys_clk_50m                        | clk_in1_0                                                         |            20.0 |
+------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| xsdr_design_1_wrapper |     0.259 |
|   xsdr_design_1_i     |     0.238 |
|     CyFX3_0           |     0.001 |
|       inst            |     0.001 |
|     cic_compiler_0    |     0.007 |
|       U0              |     0.007 |
|     cic_compiler_1    |     0.007 |
|       U0              |     0.007 |
|     clk_wiz_0         |     0.086 |
|       inst            |     0.086 |
|     clk_wiz_1         |     0.106 |
|       inst            |     0.106 |
|     dds_compiler_0    |     0.003 |
|       U0              |     0.003 |
|     fifo_generator_0  |     0.008 |
|       U0              |     0.008 |
|     fifo_generator_1  |     0.002 |
|       U0              |     0.002 |
|     fir_compiler_0    |     0.007 |
|       U0              |     0.007 |
|     fir_compiler_1    |     0.006 |
|       U0              |     0.006 |
|     mult_gen_0        |     0.002 |
|       U0              |     0.002 |
|     mult_gen_1        |     0.002 |
|       U0              |     0.002 |
+-----------------------+-----------+


