# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../ALUÊµÑé/RegFile.v" \
"../../../../CPU_single.srcs/sim_1/new/Reg_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
