<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="final_project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="master.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="master.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="master.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="master.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="master.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="master.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="master.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="master.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="master.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="master.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="master.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="master.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="master.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="master.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="master.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="master.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="master.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="master.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="master.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="master.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="master.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="master.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="master.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="master_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="master_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="master_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="master_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="master_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="master_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="master_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="master_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="master_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="master_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="master_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="master_summary.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="master_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="master_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="master_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="master_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="master_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="serial_rx_fifo.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="uart_comms_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1385878484" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1385878484">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385878611" xil_pn:in_ck="6390701315981162111" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1385878611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fft_tb.vhd"/>
      <outfile xil_pn:name="ipcore_dir/cic_compiler_v2_0.vhd"/>
      <outfile xil_pn:name="lib.vhd"/>
      <outfile xil_pn:name="mag.vhd"/>
      <outfile xil_pn:name="mag_tb.vhd"/>
      <outfile xil_pn:name="master.vhd"/>
      <outfile xil_pn:name="master_tb.vhd"/>
      <outfile xil_pn:name="serial_rx_fifo.vhd"/>
      <outfile xil_pn:name="test_signal_gen.vhd"/>
      <outfile xil_pn:name="uart_comms.vhd"/>
      <outfile xil_pn:name="uart_comms_tb.vhd"/>
      <outfile xil_pn:name="vga_configurable.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1385878484" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7208041536618585367" xil_pn:start_ts="1385878484">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385878484" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7246978187931680875" xil_pn:start_ts="1385878484">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385878486" xil_pn:in_ck="-6966170424293853439" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5356876216967093284" xil_pn:start_ts="1385878484">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/VGA_RAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/VGA_RAM.vhd"/>
      <outfile xil_pn:name="ipcore_dir/adc_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/adc_fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fft.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fft.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fm_dcm.vhd"/>
      <outfile xil_pn:name="ipcore_dir/mag_sqrt.ngc"/>
      <outfile xil_pn:name="ipcore_dir/mag_sqrt.vhd"/>
      <outfile xil_pn:name="ipcore_dir/sine_generator.ngc"/>
      <outfile xil_pn:name="ipcore_dir/sine_generator.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1385878611" xil_pn:in_ck="4616923226322485616" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1385878611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fft_tb.vhd"/>
      <outfile xil_pn:name="ipcore_dir/VGA_RAM.vhd"/>
      <outfile xil_pn:name="ipcore_dir/adc_fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/cic_compiler_v2_0.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fft.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fm_dcm.vhd"/>
      <outfile xil_pn:name="ipcore_dir/mag_sqrt.vhd"/>
      <outfile xil_pn:name="ipcore_dir/sine_generator.vhd"/>
      <outfile xil_pn:name="lib.vhd"/>
      <outfile xil_pn:name="mag.vhd"/>
      <outfile xil_pn:name="mag_tb.vhd"/>
      <outfile xil_pn:name="master.vhd"/>
      <outfile xil_pn:name="master_tb.vhd"/>
      <outfile xil_pn:name="serial_rx_fifo.vhd"/>
      <outfile xil_pn:name="test_signal_gen.vhd"/>
      <outfile xil_pn:name="uart_comms.vhd"/>
      <outfile xil_pn:name="uart_comms_tb.vhd"/>
      <outfile xil_pn:name="vga_configurable.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1385878650" xil_pn:in_ck="-955206543090117392" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5840000418891521070" xil_pn:start_ts="1385878611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="master_tb_beh.prj"/>
      <outfile xil_pn:name="master_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1385878650" xil_pn:in_ck="3874038045587663248" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7852130586589740805" xil_pn:start_ts="1385878650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="master_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1385875602" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1385875602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385875602" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-9137487367425151379" xil_pn:start_ts="1385875602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385875605" xil_pn:in_ck="-6966170424293853439" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5356876216967093284" xil_pn:start_ts="1385875602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/VGA_RAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/VGA_RAM.vhd"/>
      <outfile xil_pn:name="ipcore_dir/adc_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/adc_fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fft.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fft.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fm_dcm.vhd"/>
      <outfile xil_pn:name="ipcore_dir/mag_sqrt.ngc"/>
      <outfile xil_pn:name="ipcore_dir/mag_sqrt.vhd"/>
      <outfile xil_pn:name="ipcore_dir/sine_generator.ngc"/>
      <outfile xil_pn:name="ipcore_dir/sine_generator.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1417183502" xil_pn:in_ck="-193801901930137285" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1417183502">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385875605" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3044452789700469615" xil_pn:start_ts="1385875605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385875605" xil_pn:in_ck="-2188829332127469865" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1385875605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385875605" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6602571743293071386" xil_pn:start_ts="1385875605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385875642" xil_pn:in_ck="-5515180188271200767" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3955521440503797003" xil_pn:start_ts="1385875605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="master.lso"/>
      <outfile xil_pn:name="master.ngc"/>
      <outfile xil_pn:name="master.ngr"/>
      <outfile xil_pn:name="master.prj"/>
      <outfile xil_pn:name="master.stx"/>
      <outfile xil_pn:name="master.syr"/>
      <outfile xil_pn:name="master.xst"/>
      <outfile xil_pn:name="master_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1385875642" xil_pn:in_ck="-6524974321232353105" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7248188842572790588" xil_pn:start_ts="1385875642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1385875658" xil_pn:in_ck="651047709702298682" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3697917349496041753" xil_pn:start_ts="1385875642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1385875724" xil_pn:in_ck="931772187865053074" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-8696165629784430154" xil_pn:start_ts="1385875658">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1385875797" xil_pn:in_ck="-3154672987360640501" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-611939928561283414" xil_pn:start_ts="1385875724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1385875820" xil_pn:in_ck="5200328456654959" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1385875797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1385875797" xil_pn:in_ck="931766562230580110" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1385875778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
