<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="liczniik.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="liczniik_liczniik_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="liczniik_liczniik_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="liczniik_liczniik_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="liczniik_liczniik_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1539146859" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1539146859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539147190" xil_pn:in_ck="4617389668" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1539147190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="sa.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1539146908" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3924954715693910098" xil_pn:start_ts="1539146908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539146910" xil_pn:in_ck="5624134443613237865" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5462880354821934022" xil_pn:start_ts="1539146908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="liczniik.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1539146910" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3844287816360508099" xil_pn:start_ts="1539146910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539147193" xil_pn:in_ck="1580113718759220595" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1539147193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="liczniik.vhf"/>
      <outfile xil_pn:name="sa.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1539147196" xil_pn:in_ck="1580113718759220595" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6608316331274139696" xil_pn:start_ts="1539147193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="liczniik_liczniik_sch_tb_beh.prj"/>
      <outfile xil_pn:name="liczniik_liczniik_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1539147197" xil_pn:in_ck="-6133543960130864966" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="922962124711073725" xil_pn:start_ts="1539147196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="liczniik_liczniik_sch_tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
