// Seed: 1206894581
module module_0 (
    input wand id_0,
    output wire id_1,
    input wor id_2,
    output wand id_3,
    output tri id_4,
    input wand id_5,
    input wand id_6,
    output tri0 id_7,
    output supply1 id_8,
    inout tri0 id_9,
    output tri0 id_10
);
  uwire id_12 = (1);
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    output supply0 id_2,
    input wand id_3,
    input tri1 id_4,
    output wor id_5,
    inout wor id_6,
    input wand id_7,
    output tri0 id_8
);
  parameter id_10 = -1;
  assign id_5 = id_10;
  assign id_5 = 1'b0 == 1;
  logic id_11, id_12, id_13;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_7,
      id_2,
      id_1,
      id_7,
      id_6,
      id_8,
      id_5,
      id_6,
      id_1
  );
  assign modCall_1.id_2 = 0;
  wire  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ;
endmodule
