Running: D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Justin/Lab_J/tb_Lab_J_isim_beh.exe -prj C:/Users/Justin/Lab_J/tb_Lab_J_beh.prj work.tb_Lab_J work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Justin/Lab_J/Lab_J.v" into library work
Analyzing Verilog file "C:/Users/Justin/Lab_J/tb_Lab_J.v" into library work
Analyzing Verilog file "D:/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Lab_J
Compiling module tb_Lab_J
Compiling module glbl
Time Resolution for simulation is 1ps.
ERROR:Simulator:904 - Unable to remove previous simulation file isim/tb_Lab_J_isim_beh.exe.sim/tb_Lab_J_isim_beh.exe. Please check if you have another instance of this simulation running on your system, terminate it and then recompile your design. System Error Message: boost::filesystem::remove: Access is denied: "isim\tb_Lab_J_isim_beh.exe.sim\tb_Lab_J_isim_beh.exe"
ERROR:Simulator:861 - Failed to link the design
