// Seed: 1966697935
module module_0 (
    output uwire id_0,
    output tri0 id_1,
    input wor id_2,
    output wor id_3,
    input uwire id_4,
    output supply0 id_5,
    input tri0 id_6
);
  wire id_8;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input tri0 id_5,
    output wand id_6,
    output tri id_7,
    input tri id_8,
    output tri id_9,
    output uwire id_10,
    input tri1 id_11,
    output wor id_12,
    input supply1 id_13,
    output uwire id_14,
    input wor id_15,
    input supply1 id_16,
    input tri id_17
);
  logic [1 : -1] id_19;
  ;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_1,
      id_9,
      id_1,
      id_6,
      id_17
  );
endmodule
