Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Jul 13 14:46:56 2016
| Host         : heplnw236.pp.rl.ac.uk running 64-bit Scientific Linux release 6.7 (Carbon)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file HoughFilter_timing_summary_routed.rpt -rpx HoughFilter_timing_summary_routed.rpx
| Design       : HoughFilter
| Device       : 7k480t-ffg901
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.551        0.000                      0                17248        0.041        0.000                      0                17248        1.315        0.000                       0                  8310  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.083}        4.167           239.981         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.551        0.000                      0                17248        0.041        0.000                      0                17248        1.315        0.000                       0                  8310  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 columns[2].Column/CellAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[2].Column/tempOutputRegister_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk rise@4.167ns - clk rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.620ns (18.457%)  route 2.739ns (81.543%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 9.020 - 4.167 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.621     5.207    columns[2].Column/clk
    SLICE_X50Y72         FDRE                                         r  columns[2].Column/CellAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.259     5.466 r  columns[2].Column/CellAddr_reg[1]/Q
                         net (fo=78, routed)          0.846     6.312    columns[2].Column/CellAddr_reg_n_0_[1]
    SLICE_X36Y71         LUT6 (Prop_lut6_I2_O)        0.043     6.355 r  columns[2].Column/tempStubCounter[1]_i_3/O
                         net (fo=1, routed)           0.000     6.355    columns[2].Column/tempStubCounter[1]_i_3_n_0
    SLICE_X36Y71         MUXF7 (Prop_muxf7_I1_O)      0.108     6.463 r  columns[2].Column/tempStubCounter_reg[1]_i_1/O
                         net (fo=2, routed)           0.589     7.053    columns[2].Column/tempStubCounter_reg[1]_i_1_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.177 r  columns[2].Column/tempTrackCand_i_2/O
                         net (fo=1, routed)           0.232     7.408    columns[2].Column/tempTrackCand_i_2_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I4_O)        0.043     7.451 r  columns[2].Column/tempTrackCand_i_1/O
                         net (fo=3, routed)           0.210     7.661    columns[2].Column/tempTrackCand_i_1_n_0
    SLICE_X30Y65         LUT4 (Prop_lut4_I1_O)        0.043     7.704 r  columns[2].Column/tempOutputRegister[30]_i_1/O
                         net (fo=30, routed)          0.862     8.566    columns[2].Column/tempOutputRegister[30]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  columns[2].Column/tempOutputRegister_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.167     4.167 r  
    AH16                                              0.000     4.167 r  clk (IN)
                         net (fo=0)                   0.000     4.167    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     7.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.488     9.020    columns[2].Column/clk
    SLICE_X48Y71         FDRE                                         r  columns[2].Column/tempOutputRegister_reg[19]/C
                         clock pessimism              0.311     9.331    
                         clock uncertainty           -0.035     9.296    
    SLICE_X48Y71         FDRE (Setup_fdre_C_CE)      -0.178     9.118    columns[2].Column/tempOutputRegister_reg[19]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 columns[2].Column/CellAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[2].Column/tempOutputRegister_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk rise@4.167ns - clk rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.620ns (18.457%)  route 2.739ns (81.543%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 9.020 - 4.167 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.621     5.207    columns[2].Column/clk
    SLICE_X50Y72         FDRE                                         r  columns[2].Column/CellAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.259     5.466 r  columns[2].Column/CellAddr_reg[1]/Q
                         net (fo=78, routed)          0.846     6.312    columns[2].Column/CellAddr_reg_n_0_[1]
    SLICE_X36Y71         LUT6 (Prop_lut6_I2_O)        0.043     6.355 r  columns[2].Column/tempStubCounter[1]_i_3/O
                         net (fo=1, routed)           0.000     6.355    columns[2].Column/tempStubCounter[1]_i_3_n_0
    SLICE_X36Y71         MUXF7 (Prop_muxf7_I1_O)      0.108     6.463 r  columns[2].Column/tempStubCounter_reg[1]_i_1/O
                         net (fo=2, routed)           0.589     7.053    columns[2].Column/tempStubCounter_reg[1]_i_1_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.177 r  columns[2].Column/tempTrackCand_i_2/O
                         net (fo=1, routed)           0.232     7.408    columns[2].Column/tempTrackCand_i_2_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I4_O)        0.043     7.451 r  columns[2].Column/tempTrackCand_i_1/O
                         net (fo=3, routed)           0.210     7.661    columns[2].Column/tempTrackCand_i_1_n_0
    SLICE_X30Y65         LUT4 (Prop_lut4_I1_O)        0.043     7.704 r  columns[2].Column/tempOutputRegister[30]_i_1/O
                         net (fo=30, routed)          0.862     8.566    columns[2].Column/tempOutputRegister[30]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  columns[2].Column/tempOutputRegister_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.167     4.167 r  
    AH16                                              0.000     4.167 r  clk (IN)
                         net (fo=0)                   0.000     4.167    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     7.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.488     9.020    columns[2].Column/clk
    SLICE_X48Y71         FDRE                                         r  columns[2].Column/tempOutputRegister_reg[8]/C
                         clock pessimism              0.311     9.331    
                         clock uncertainty           -0.035     9.296    
    SLICE_X48Y71         FDRE (Setup_fdre_C_CE)      -0.178     9.118    columns[2].Column/tempOutputRegister_reg[8]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 columns[2].Column/CellAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[2].Column/tempOutputRegister_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk rise@4.167ns - clk rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.620ns (18.630%)  route 2.708ns (81.370%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 9.020 - 4.167 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.621     5.207    columns[2].Column/clk
    SLICE_X50Y72         FDRE                                         r  columns[2].Column/CellAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.259     5.466 r  columns[2].Column/CellAddr_reg[1]/Q
                         net (fo=78, routed)          0.846     6.312    columns[2].Column/CellAddr_reg_n_0_[1]
    SLICE_X36Y71         LUT6 (Prop_lut6_I2_O)        0.043     6.355 r  columns[2].Column/tempStubCounter[1]_i_3/O
                         net (fo=1, routed)           0.000     6.355    columns[2].Column/tempStubCounter[1]_i_3_n_0
    SLICE_X36Y71         MUXF7 (Prop_muxf7_I1_O)      0.108     6.463 r  columns[2].Column/tempStubCounter_reg[1]_i_1/O
                         net (fo=2, routed)           0.589     7.053    columns[2].Column/tempStubCounter_reg[1]_i_1_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.177 r  columns[2].Column/tempTrackCand_i_2/O
                         net (fo=1, routed)           0.232     7.408    columns[2].Column/tempTrackCand_i_2_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I4_O)        0.043     7.451 r  columns[2].Column/tempTrackCand_i_1/O
                         net (fo=3, routed)           0.210     7.661    columns[2].Column/tempTrackCand_i_1_n_0
    SLICE_X30Y65         LUT4 (Prop_lut4_I1_O)        0.043     7.704 r  columns[2].Column/tempOutputRegister[30]_i_1/O
                         net (fo=30, routed)          0.831     8.535    columns[2].Column/tempOutputRegister[30]_i_1_n_0
    SLICE_X45Y71         FDRE                                         r  columns[2].Column/tempOutputRegister_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.167     4.167 r  
    AH16                                              0.000     4.167 r  clk (IN)
                         net (fo=0)                   0.000     4.167    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     7.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.488     9.020    columns[2].Column/clk
    SLICE_X45Y71         FDRE                                         r  columns[2].Column/tempOutputRegister_reg[26]/C
                         clock pessimism              0.311     9.331    
                         clock uncertainty           -0.035     9.296    
    SLICE_X45Y71         FDRE (Setup_fdre_C_CE)      -0.201     9.095    columns[2].Column/tempOutputRegister_reg[26]
  -------------------------------------------------------------------
                         required time                          9.095    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 columns[2].Column/CellAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[2].Column/tempOutputRegister_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk rise@4.167ns - clk rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.620ns (18.630%)  route 2.708ns (81.370%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 9.020 - 4.167 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.621     5.207    columns[2].Column/clk
    SLICE_X50Y72         FDRE                                         r  columns[2].Column/CellAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.259     5.466 r  columns[2].Column/CellAddr_reg[1]/Q
                         net (fo=78, routed)          0.846     6.312    columns[2].Column/CellAddr_reg_n_0_[1]
    SLICE_X36Y71         LUT6 (Prop_lut6_I2_O)        0.043     6.355 r  columns[2].Column/tempStubCounter[1]_i_3/O
                         net (fo=1, routed)           0.000     6.355    columns[2].Column/tempStubCounter[1]_i_3_n_0
    SLICE_X36Y71         MUXF7 (Prop_muxf7_I1_O)      0.108     6.463 r  columns[2].Column/tempStubCounter_reg[1]_i_1/O
                         net (fo=2, routed)           0.589     7.053    columns[2].Column/tempStubCounter_reg[1]_i_1_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.177 r  columns[2].Column/tempTrackCand_i_2/O
                         net (fo=1, routed)           0.232     7.408    columns[2].Column/tempTrackCand_i_2_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I4_O)        0.043     7.451 r  columns[2].Column/tempTrackCand_i_1/O
                         net (fo=3, routed)           0.210     7.661    columns[2].Column/tempTrackCand_i_1_n_0
    SLICE_X30Y65         LUT4 (Prop_lut4_I1_O)        0.043     7.704 r  columns[2].Column/tempOutputRegister[30]_i_1/O
                         net (fo=30, routed)          0.831     8.535    columns[2].Column/tempOutputRegister[30]_i_1_n_0
    SLICE_X45Y71         FDRE                                         r  columns[2].Column/tempOutputRegister_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.167     4.167 r  
    AH16                                              0.000     4.167 r  clk (IN)
                         net (fo=0)                   0.000     4.167    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     7.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.488     9.020    columns[2].Column/clk
    SLICE_X45Y71         FDRE                                         r  columns[2].Column/tempOutputRegister_reg[2]/C
                         clock pessimism              0.311     9.331    
                         clock uncertainty           -0.035     9.296    
    SLICE_X45Y71         FDRE (Setup_fdre_C_CE)      -0.201     9.095    columns[2].Column/tempOutputRegister_reg[2]
  -------------------------------------------------------------------
                         required time                          9.095    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 columns[7].Column/CellAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[7].Column/tempOutputRegister_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk rise@4.167ns - clk rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.584ns (17.977%)  route 2.665ns (82.023%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 9.200 - 4.167 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.803     5.389    columns[7].Column/clk
    SLICE_X43Y33         FDRE                                         r  columns[7].Column/CellAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.223     5.612 r  columns[7].Column/CellAddr_reg[0]/Q
                         net (fo=77, routed)          0.831     6.443    columns[7].Column/CellAddr_reg_n_0_[0]
    SLICE_X36Y42         LUT6 (Prop_lut6_I3_O)        0.043     6.486 r  columns[7].Column/tempStubCounter[2]_i_3/O
                         net (fo=1, routed)           0.000     6.486    columns[7].Column/tempStubCounter[2]_i_3_n_0
    SLICE_X36Y42         MUXF7 (Prop_muxf7_I1_O)      0.108     6.594 r  columns[7].Column/tempStubCounter_reg[2]_i_1/O
                         net (fo=2, routed)           0.611     7.205    columns[7].Column/tempStubCounter_reg[2]_i_1_n_0
    SLICE_X25Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.329 r  columns[7].Column/tempStubCounter[4]_i_7/O
                         net (fo=1, routed)           0.101     7.430    columns[7].Column/tempStubCounter[4]_i_7_n_0
    SLICE_X25Y43         LUT5 (Prop_lut5_I4_O)        0.043     7.473 r  columns[7].Column/tempStubCounter[4]_i_4/O
                         net (fo=2, routed)           0.429     7.902    columns[7].Column/tempStubCounter[4]_i_4_n_0
    SLICE_X33Y43         LUT4 (Prop_lut4_I0_O)        0.043     7.945 r  columns[7].Column/tempOutputRegister[30]_i_1/O
                         net (fo=30, routed)          0.693     8.638    columns[7].Column/tempOutputRegister
    SLICE_X47Y41         FDRE                                         r  columns[7].Column/tempOutputRegister_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.167     4.167 r  
    AH16                                              0.000     4.167 r  clk (IN)
                         net (fo=0)                   0.000     4.167    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     7.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.668     9.200    columns[7].Column/clk
    SLICE_X47Y41         FDRE                                         r  columns[7].Column/tempOutputRegister_reg[16]/C
                         clock pessimism              0.313     9.513    
                         clock uncertainty           -0.035     9.478    
    SLICE_X47Y41         FDRE (Setup_fdre_C_CE)      -0.201     9.277    columns[7].Column/tempOutputRegister_reg[16]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 columns[7].Column/CellAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[7].Column/tempOutputRegister_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk rise@4.167ns - clk rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.584ns (17.977%)  route 2.665ns (82.023%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 9.200 - 4.167 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.803     5.389    columns[7].Column/clk
    SLICE_X43Y33         FDRE                                         r  columns[7].Column/CellAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.223     5.612 r  columns[7].Column/CellAddr_reg[0]/Q
                         net (fo=77, routed)          0.831     6.443    columns[7].Column/CellAddr_reg_n_0_[0]
    SLICE_X36Y42         LUT6 (Prop_lut6_I3_O)        0.043     6.486 r  columns[7].Column/tempStubCounter[2]_i_3/O
                         net (fo=1, routed)           0.000     6.486    columns[7].Column/tempStubCounter[2]_i_3_n_0
    SLICE_X36Y42         MUXF7 (Prop_muxf7_I1_O)      0.108     6.594 r  columns[7].Column/tempStubCounter_reg[2]_i_1/O
                         net (fo=2, routed)           0.611     7.205    columns[7].Column/tempStubCounter_reg[2]_i_1_n_0
    SLICE_X25Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.329 r  columns[7].Column/tempStubCounter[4]_i_7/O
                         net (fo=1, routed)           0.101     7.430    columns[7].Column/tempStubCounter[4]_i_7_n_0
    SLICE_X25Y43         LUT5 (Prop_lut5_I4_O)        0.043     7.473 r  columns[7].Column/tempStubCounter[4]_i_4/O
                         net (fo=2, routed)           0.429     7.902    columns[7].Column/tempStubCounter[4]_i_4_n_0
    SLICE_X33Y43         LUT4 (Prop_lut4_I0_O)        0.043     7.945 r  columns[7].Column/tempOutputRegister[30]_i_1/O
                         net (fo=30, routed)          0.693     8.638    columns[7].Column/tempOutputRegister
    SLICE_X47Y41         FDRE                                         r  columns[7].Column/tempOutputRegister_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.167     4.167 r  
    AH16                                              0.000     4.167 r  clk (IN)
                         net (fo=0)                   0.000     4.167    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     7.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.668     9.200    columns[7].Column/clk
    SLICE_X47Y41         FDRE                                         r  columns[7].Column/tempOutputRegister_reg[3]/C
                         clock pessimism              0.313     9.513    
                         clock uncertainty           -0.035     9.478    
    SLICE_X47Y41         FDRE (Setup_fdre_C_CE)      -0.201     9.277    columns[7].Column/tempOutputRegister_reg[3]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 columns[2].Column/CellAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[2].Column/tempOutputRegister_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk rise@4.167ns - clk rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.620ns (18.971%)  route 2.648ns (81.029%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 9.022 - 4.167 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.621     5.207    columns[2].Column/clk
    SLICE_X50Y72         FDRE                                         r  columns[2].Column/CellAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.259     5.466 r  columns[2].Column/CellAddr_reg[1]/Q
                         net (fo=78, routed)          0.846     6.312    columns[2].Column/CellAddr_reg_n_0_[1]
    SLICE_X36Y71         LUT6 (Prop_lut6_I2_O)        0.043     6.355 r  columns[2].Column/tempStubCounter[1]_i_3/O
                         net (fo=1, routed)           0.000     6.355    columns[2].Column/tempStubCounter[1]_i_3_n_0
    SLICE_X36Y71         MUXF7 (Prop_muxf7_I1_O)      0.108     6.463 r  columns[2].Column/tempStubCounter_reg[1]_i_1/O
                         net (fo=2, routed)           0.589     7.053    columns[2].Column/tempStubCounter_reg[1]_i_1_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.177 r  columns[2].Column/tempTrackCand_i_2/O
                         net (fo=1, routed)           0.232     7.408    columns[2].Column/tempTrackCand_i_2_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I4_O)        0.043     7.451 r  columns[2].Column/tempTrackCand_i_1/O
                         net (fo=3, routed)           0.210     7.661    columns[2].Column/tempTrackCand_i_1_n_0
    SLICE_X30Y65         LUT4 (Prop_lut4_I1_O)        0.043     7.704 r  columns[2].Column/tempOutputRegister[30]_i_1/O
                         net (fo=30, routed)          0.771     8.475    columns[2].Column/tempOutputRegister[30]_i_1_n_0
    SLICE_X46Y70         FDRE                                         r  columns[2].Column/tempOutputRegister_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.167     4.167 r  
    AH16                                              0.000     4.167 r  clk (IN)
                         net (fo=0)                   0.000     4.167    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     7.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.490     9.022    columns[2].Column/clk
    SLICE_X46Y70         FDRE                                         r  columns[2].Column/tempOutputRegister_reg[23]/C
                         clock pessimism              0.311     9.333    
                         clock uncertainty           -0.035     9.298    
    SLICE_X46Y70         FDRE (Setup_fdre_C_CE)      -0.178     9.120    columns[2].Column/tempOutputRegister_reg[23]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 columns[2].Column/CellAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[2].Column/tempOutputRegister_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk rise@4.167ns - clk rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.620ns (18.971%)  route 2.648ns (81.029%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 9.022 - 4.167 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.621     5.207    columns[2].Column/clk
    SLICE_X50Y72         FDRE                                         r  columns[2].Column/CellAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.259     5.466 r  columns[2].Column/CellAddr_reg[1]/Q
                         net (fo=78, routed)          0.846     6.312    columns[2].Column/CellAddr_reg_n_0_[1]
    SLICE_X36Y71         LUT6 (Prop_lut6_I2_O)        0.043     6.355 r  columns[2].Column/tempStubCounter[1]_i_3/O
                         net (fo=1, routed)           0.000     6.355    columns[2].Column/tempStubCounter[1]_i_3_n_0
    SLICE_X36Y71         MUXF7 (Prop_muxf7_I1_O)      0.108     6.463 r  columns[2].Column/tempStubCounter_reg[1]_i_1/O
                         net (fo=2, routed)           0.589     7.053    columns[2].Column/tempStubCounter_reg[1]_i_1_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.177 r  columns[2].Column/tempTrackCand_i_2/O
                         net (fo=1, routed)           0.232     7.408    columns[2].Column/tempTrackCand_i_2_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I4_O)        0.043     7.451 r  columns[2].Column/tempTrackCand_i_1/O
                         net (fo=3, routed)           0.210     7.661    columns[2].Column/tempTrackCand_i_1_n_0
    SLICE_X30Y65         LUT4 (Prop_lut4_I1_O)        0.043     7.704 r  columns[2].Column/tempOutputRegister[30]_i_1/O
                         net (fo=30, routed)          0.771     8.475    columns[2].Column/tempOutputRegister[30]_i_1_n_0
    SLICE_X46Y70         FDRE                                         r  columns[2].Column/tempOutputRegister_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.167     4.167 r  
    AH16                                              0.000     4.167 r  clk (IN)
                         net (fo=0)                   0.000     4.167    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     7.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.490     9.022    columns[2].Column/clk
    SLICE_X46Y70         FDRE                                         r  columns[2].Column/tempOutputRegister_reg[27]/C
                         clock pessimism              0.311     9.333    
                         clock uncertainty           -0.035     9.298    
    SLICE_X46Y70         FDRE (Setup_fdre_C_CE)      -0.178     9.120    columns[2].Column/tempOutputRegister_reg[27]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 columns[2].Column/CellAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[2].Column/tempOutputRegister_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk rise@4.167ns - clk rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.620ns (19.037%)  route 2.637ns (80.963%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 9.020 - 4.167 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.621     5.207    columns[2].Column/clk
    SLICE_X50Y72         FDRE                                         r  columns[2].Column/CellAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.259     5.466 r  columns[2].Column/CellAddr_reg[1]/Q
                         net (fo=78, routed)          0.846     6.312    columns[2].Column/CellAddr_reg_n_0_[1]
    SLICE_X36Y71         LUT6 (Prop_lut6_I2_O)        0.043     6.355 r  columns[2].Column/tempStubCounter[1]_i_3/O
                         net (fo=1, routed)           0.000     6.355    columns[2].Column/tempStubCounter[1]_i_3_n_0
    SLICE_X36Y71         MUXF7 (Prop_muxf7_I1_O)      0.108     6.463 r  columns[2].Column/tempStubCounter_reg[1]_i_1/O
                         net (fo=2, routed)           0.589     7.053    columns[2].Column/tempStubCounter_reg[1]_i_1_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.177 r  columns[2].Column/tempTrackCand_i_2/O
                         net (fo=1, routed)           0.232     7.408    columns[2].Column/tempTrackCand_i_2_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I4_O)        0.043     7.451 r  columns[2].Column/tempTrackCand_i_1/O
                         net (fo=3, routed)           0.210     7.661    columns[2].Column/tempTrackCand_i_1_n_0
    SLICE_X30Y65         LUT4 (Prop_lut4_I1_O)        0.043     7.704 r  columns[2].Column/tempOutputRegister[30]_i_1/O
                         net (fo=30, routed)          0.759     8.464    columns[2].Column/tempOutputRegister[30]_i_1_n_0
    SLICE_X44Y71         FDRE                                         r  columns[2].Column/tempOutputRegister_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.167     4.167 r  
    AH16                                              0.000     4.167 r  clk (IN)
                         net (fo=0)                   0.000     4.167    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     7.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.488     9.020    columns[2].Column/clk
    SLICE_X44Y71         FDRE                                         r  columns[2].Column/tempOutputRegister_reg[11]/C
                         clock pessimism              0.311     9.331    
                         clock uncertainty           -0.035     9.296    
    SLICE_X44Y71         FDRE (Setup_fdre_C_CE)      -0.178     9.118    columns[2].Column/tempOutputRegister_reg[11]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 columns[2].Column/CellAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[2].Column/tempOutputRegister_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk rise@4.167ns - clk rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.620ns (19.037%)  route 2.637ns (80.963%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 9.020 - 4.167 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.621     5.207    columns[2].Column/clk
    SLICE_X50Y72         FDRE                                         r  columns[2].Column/CellAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.259     5.466 r  columns[2].Column/CellAddr_reg[1]/Q
                         net (fo=78, routed)          0.846     6.312    columns[2].Column/CellAddr_reg_n_0_[1]
    SLICE_X36Y71         LUT6 (Prop_lut6_I2_O)        0.043     6.355 r  columns[2].Column/tempStubCounter[1]_i_3/O
                         net (fo=1, routed)           0.000     6.355    columns[2].Column/tempStubCounter[1]_i_3_n_0
    SLICE_X36Y71         MUXF7 (Prop_muxf7_I1_O)      0.108     6.463 r  columns[2].Column/tempStubCounter_reg[1]_i_1/O
                         net (fo=2, routed)           0.589     7.053    columns[2].Column/tempStubCounter_reg[1]_i_1_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.177 r  columns[2].Column/tempTrackCand_i_2/O
                         net (fo=1, routed)           0.232     7.408    columns[2].Column/tempTrackCand_i_2_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I4_O)        0.043     7.451 r  columns[2].Column/tempTrackCand_i_1/O
                         net (fo=3, routed)           0.210     7.661    columns[2].Column/tempTrackCand_i_1_n_0
    SLICE_X30Y65         LUT4 (Prop_lut4_I1_O)        0.043     7.704 r  columns[2].Column/tempOutputRegister[30]_i_1/O
                         net (fo=30, routed)          0.759     8.464    columns[2].Column/tempOutputRegister[30]_i_1_n_0
    SLICE_X44Y71         FDRE                                         r  columns[2].Column/tempOutputRegister_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.167     4.167 r  
    AH16                                              0.000     4.167 r  clk (IN)
                         net (fo=0)                   0.000     4.167    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     7.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.488     9.020    columns[2].Column/clk
    SLICE_X44Y71         FDRE                                         r  columns[2].Column/tempOutputRegister_reg[6]/C
                         clock pessimism              0.311     9.331    
                         clock uncertainty           -0.035     9.296    
    SLICE_X44Y71         FDRE (Setup_fdre_C_CE)      -0.178     9.118    columns[2].Column/tempOutputRegister_reg[6]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  0.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 columns[5].Column/stub_reg[r][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[5].Column/StubBufferForCells_reg_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.045%)  route 0.108ns (51.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        0.725     2.187    columns[5].Column/clk
    SLICE_X23Y63         FDRE                                         r  columns[5].Column/stub_reg[r][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y63         FDRE (Prop_fdre_C_Q)         0.100     2.287 r  columns[5].Column/stub_reg[r][0]/Q
                         net (fo=2, routed)           0.108     2.395    columns[5].Column/StubBufferForCells_reg_0_31_0_5/DIB0
    SLICE_X20Y63         RAMD32                                       r  columns[5].Column/StubBufferForCells_reg_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        0.968     2.755    columns[5].Column/StubBufferForCells_reg_0_31_0_5/WCLK
    SLICE_X20Y63         RAMD32                                       r  columns[5].Column/StubBufferForCells_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.533     2.222    
    SLICE_X20Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.354    columns[5].Column/StubBufferForCells_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 columns[6].Column/rows[6].Cell/reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[6].Column/rows[6].Cell/outputRegister_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.118ns (50.399%)  route 0.116ns (49.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        0.742     2.204    columns[6].Column/rows[6].Cell/clk
    SLICE_X44Y49         FDRE                                         r  columns[6].Column/rows[6].Cell/reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.118     2.322 r  columns[6].Column/rows[6].Cell/reg_reg[24]/Q
                         net (fo=2, routed)           0.116     2.438    columns[6].Column/rows[6].Cell/reg[24]
    SLICE_X45Y50         FDRE                                         r  columns[6].Column/rows[6].Cell/outputRegister_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        0.933     2.720    columns[6].Column/rows[6].Cell/clk
    SLICE_X45Y50         FDRE                                         r  columns[6].Column/rows[6].Cell/outputRegister_reg[24]/C
                         clock pessimism             -0.373     2.347    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.047     2.394    columns[6].Column/rows[6].Cell/outputRegister_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 columns[5].Column/stub_reg[r][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[5].Column/StubBufferForCells_reg_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.477%)  route 0.111ns (52.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        0.725     2.187    columns[5].Column/clk
    SLICE_X23Y63         FDRE                                         r  columns[5].Column/stub_reg[r][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y63         FDRE (Prop_fdre_C_Q)         0.100     2.287 r  columns[5].Column/stub_reg[r][2]/Q
                         net (fo=2, routed)           0.111     2.397    columns[5].Column/StubBufferForCells_reg_0_31_0_5/DIC0
    SLICE_X20Y63         RAMD32                                       r  columns[5].Column/StubBufferForCells_reg_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        0.968     2.755    columns[5].Column/StubBufferForCells_reg_0_31_0_5/WCLK
    SLICE_X20Y63         RAMD32                                       r  columns[5].Column/StubBufferForCells_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.533     2.222    
    SLICE_X20Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.351    columns[5].Column/StubBufferForCells_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 columns[2].Column/stub_reg[phi][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[2].Column/StubBuffer_reg_0_31_24_24/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.181%)  route 0.112ns (52.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        0.686     2.148    columns[2].Column/clk
    SLICE_X41Y64         FDRE                                         r  columns[2].Column/stub_reg[phi][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.100     2.248 r  columns[2].Column/stub_reg[phi][12]/Q
                         net (fo=2, routed)           0.112     2.360    columns[2].Column/StubBuffer_reg_0_31_24_24/DIA0
    SLICE_X38Y65         RAMD32                                       r  columns[2].Column/StubBuffer_reg_0_31_24_24/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        0.926     2.713    columns[2].Column/StubBuffer_reg_0_31_24_24/WCLK
    SLICE_X38Y65         RAMD32                                       r  columns[2].Column/StubBuffer_reg_0_31_24_24/RAMA/CLK
                         clock pessimism             -0.533     2.180    
    SLICE_X38Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.311    columns[2].Column/StubBuffer_reg_0_31_24_24/RAMA
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 columns[5].Column/stub_reg[phi][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[5].Column/StubBuffer_reg_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        0.725     2.187    columns[5].Column/clk
    SLICE_X23Y65         FDRE                                         r  columns[5].Column/stub_reg[phi][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDRE (Prop_fdre_C_Q)         0.091     2.278 r  columns[5].Column/stub_reg[phi][9]/Q
                         net (fo=1, routed)           0.053     2.331    columns[5].Column/StubBuffer_reg_0_31_18_23/DIB1
    SLICE_X22Y65         RAMD32                                       r  columns[5].Column/StubBuffer_reg_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        0.966     2.753    columns[5].Column/StubBuffer_reg_0_31_18_23/WCLK
    SLICE_X22Y65         RAMD32                                       r  columns[5].Column/StubBuffer_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.555     2.198    
    SLICE_X22Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.079     2.277    columns[5].Column/StubBuffer_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 columns[1].Column/stub_reg[layerId][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[1].Column/StubBufferForCells_reg_0_31_24_27/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        0.777     2.239    columns[1].Column/clk
    SLICE_X21Y33         FDRE                                         r  columns[1].Column/stub_reg[layerId][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.100     2.339 r  columns[1].Column/stub_reg[layerId][1]/Q
                         net (fo=1, routed)           0.107     2.446    columns[1].Column/StubBufferForCells_reg_0_31_24_27/DIB0
    SLICE_X20Y33         RAMD32                                       r  columns[1].Column/StubBufferForCells_reg_0_31_24_27/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.038     2.825    columns[1].Column/StubBufferForCells_reg_0_31_24_27/WCLK
    SLICE_X20Y33         RAMD32                                       r  columns[1].Column/StubBufferForCells_reg_0_31_24_27/RAMB/CLK
                         clock pessimism             -0.575     2.250    
    SLICE_X20Y33         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.382    columns[1].Column/StubBufferForCells_reg_0_31_24_27/RAMB
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 columns[3].Column/stub_reg[layerId][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[3].Column/StubBufferForCells_reg_0_31_24_27/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        0.783     2.245    columns[3].Column/clk
    SLICE_X17Y44         FDRE                                         r  columns[3].Column/stub_reg[layerId][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.100     2.345 r  columns[3].Column/stub_reg[layerId][1]/Q
                         net (fo=1, routed)           0.107     2.452    columns[3].Column/StubBufferForCells_reg_0_31_24_27/DIB0
    SLICE_X16Y44         RAMD32                                       r  columns[3].Column/StubBufferForCells_reg_0_31_24_27/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.046     2.833    columns[3].Column/StubBufferForCells_reg_0_31_24_27/WCLK
    SLICE_X16Y44         RAMD32                                       r  columns[3].Column/StubBufferForCells_reg_0_31_24_27/RAMB/CLK
                         clock pessimism             -0.577     2.256    
    SLICE_X16Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.388    columns[3].Column/StubBufferForCells_reg_0_31_24_27/RAMB
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 columns[4].Column/stub_reg[layerId][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[4].Column/StubBufferForCells_reg_0_31_24_27/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        0.761     2.223    columns[4].Column/clk
    SLICE_X7Y55          FDRE                                         r  columns[4].Column/stub_reg[layerId][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.100     2.323 r  columns[4].Column/stub_reg[layerId][1]/Q
                         net (fo=1, routed)           0.107     2.430    columns[4].Column/StubBufferForCells_reg_0_31_24_27/DIB0
    SLICE_X6Y55          RAMD32                                       r  columns[4].Column/StubBufferForCells_reg_0_31_24_27/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.005     2.792    columns[4].Column/StubBufferForCells_reg_0_31_24_27/WCLK
    SLICE_X6Y55          RAMD32                                       r  columns[4].Column/StubBufferForCells_reg_0_31_24_27/RAMB/CLK
                         clock pessimism             -0.558     2.234    
    SLICE_X6Y55          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.366    columns[4].Column/StubBufferForCells_reg_0_31_24_27/RAMB
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 columns[6].Column/stub_reg[layerId][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[6].Column/StubBufferForCells_reg_0_31_24_27/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        0.689     2.151    columns[6].Column/clk
    SLICE_X41Y59         FDRE                                         r  columns[6].Column/stub_reg[layerId][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.100     2.251 r  columns[6].Column/stub_reg[layerId][1]/Q
                         net (fo=1, routed)           0.107     2.358    columns[6].Column/StubBufferForCells_reg_0_31_24_27/DIB0
    SLICE_X40Y59         RAMD32                                       r  columns[6].Column/StubBufferForCells_reg_0_31_24_27/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        0.931     2.718    columns[6].Column/StubBufferForCells_reg_0_31_24_27/WCLK
    SLICE_X40Y59         RAMD32                                       r  columns[6].Column/StubBufferForCells_reg_0_31_24_27/RAMB/CLK
                         clock pessimism             -0.556     2.162    
    SLICE_X40Y59         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.294    columns[6].Column/StubBufferForCells_reg_0_31_24_27/RAMB
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 columns[7].Column/stub_reg[layerId][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[7].Column/StubBufferForCells_reg_0_31_24_27/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        0.780     2.242    columns[7].Column/clk
    SLICE_X23Y40         FDRE                                         r  columns[7].Column/stub_reg[layerId][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.100     2.342 r  columns[7].Column/stub_reg[layerId][1]/Q
                         net (fo=1, routed)           0.107     2.449    columns[7].Column/StubBufferForCells_reg_0_31_24_27/DIB0
    SLICE_X22Y40         RAMD32                                       r  columns[7].Column/StubBufferForCells_reg_0_31_24_27/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=8309, routed)        1.043     2.830    columns[7].Column/StubBufferForCells_reg_0_31_24_27/WCLK
    SLICE_X22Y40         RAMD32                                       r  columns[7].Column/StubBufferForCells_reg_0_31_24_27/RAMB/CLK
                         clock pessimism             -0.577     2.253    
    SLICE_X22Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.385    columns[7].Column/StubBufferForCells_reg_0_31_24_27/RAMB
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         4.167       2.758      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            0.750         4.167       3.417      SLICE_X40Y32   columns[0].Column/A[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.167       3.417      SLICE_X43Y24   columns[0].Column/rows[3].Cell/inputStub_reg[valid]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.167       3.417      SLICE_X32Y26   columns[1].Column/rows[3].Cell/outputRegister_reg[27]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.167       3.417      SLICE_X35Y21   columns[1].Column/rows[3].Cell/outputRegister_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.167       3.417      SLICE_X33Y20   columns[1].Column/rows[3].Cell/outputRegister_reg[30]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.167       3.417      SLICE_X33Y20   columns[1].Column/rows[3].Cell/outputRegister_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.167       3.417      SLICE_X27Y20   columns[1].Column/rows[3].Cell/outputRegister_reg[5]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.167       3.417      SLICE_X33Y20   columns[1].Column/rows[3].Cell/outputRegister_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.167       3.417      SLICE_X35Y21   columns[1].Column/rows[3].Cell/outputRegister_reg[7]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X20Y34   columns[1].Column/StubBufferForCells_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X20Y34   columns[1].Column/StubBufferForCells_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X20Y34   columns[1].Column/StubBufferForCells_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X20Y34   columns[1].Column/StubBufferForCells_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X20Y34   columns[1].Column/StubBufferForCells_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X20Y34   columns[1].Column/StubBufferForCells_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         2.083       1.315      SLICE_X20Y34   columns[1].Column/StubBufferForCells_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         2.083       1.315      SLICE_X20Y34   columns[1].Column/StubBufferForCells_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X40Y62   columns[2].Column/StubBuffer_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X40Y62   columns[2].Column/StubBuffer_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X40Y32   columns[0].Column/StubBuffer_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X40Y32   columns[0].Column/StubBuffer_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X40Y32   columns[0].Column/StubBuffer_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X40Y32   columns[0].Column/StubBuffer_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X40Y32   columns[0].Column/StubBuffer_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X40Y32   columns[0].Column/StubBuffer_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         2.083       1.315      SLICE_X40Y32   columns[0].Column/StubBuffer_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         2.083       1.315      SLICE_X40Y32   columns[0].Column/StubBuffer_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X40Y33   columns[0].Column/StubBuffer_reg_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X40Y33   columns[0].Column/StubBuffer_reg_0_31_6_11/RAMA_D1/CLK



