// Seed: 1738911285
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply1 id_6;
  wire id_7 = id_7;
  assign id_6 = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wire  id_1
    , id_13,
    input  tri0  id_2,
    output wire  id_3,
    input  logic id_4,
    input  logic id_5,
    input  tri   id_6,
    output wand  id_7,
    output tri   id_8,
    output tri   id_9,
    output logic id_10,
    output wire  id_11
);
  always @("" && 1 or 1) id_10 <= {id_4{id_5}};
  xor (id_11, id_2, id_1, id_13, id_0, id_5, id_4, id_6);
  module_0(
      id_13, id_13, id_13, id_13, id_13
  );
endmodule
