////////////////////////////////////////////////////////////////////////////////
// NXpython NXpython3 v2020.1
//
//
// Date:              Tue Sep 28 12:53:35 2021
//
// Command line       /opt/NanoXplore/NXmap3/2020.1/bin/nxpython3 
// Distribution:      Ubuntu 18.04.4 LTS
////////////////////////////////////////////////////////////////////////////////

        |   ----------------------------------------------
        |   - Register Instances processing              -
        |   ----------------------------------------------
        |     HDL Init on nano_T_1|TRAME_reg[7]
        |     HDL Init on nano_T_1|TRAME_reg[8]
        |     HDL Init on nano_T_1|TRAME_reg[9]
        |     HDL Init on nano_T_1|TRAME_reg[12]
        |     HDL Init on nano_T_1|TRAME_reg[13]
        |     HDL Init on nano_T_1|TRAME_reg[14]
        |     HDL Init on nano_T_1|TRAME_reg[15]
        |     HDL Init on nano_T_1|TRAME_reg[16]
        |     HDL Init on nano_T_1|TRAME_reg[17]
        |     HDL Init on nano_T_1|TRAME_reg[18]
        |     HDL Init on nano_T_1|TRAME_reg[19]
        |     HDL Init on nano_T_1|TRAME_reg[20]
        |     HDL Init on nano_T_1|TRAME_reg[21]
        |     HDL Init on nano_T_1|TRAME_reg[22]
        |     HDL Init on nano_T_1|TRAME_reg[23]
        |     HDL Init on nano_T_1|TRAME_reg[24]
        |     HDL Init on nano_T_1|TRAME_reg[25]
        |     HDL Init on nano_T_1|TRAME_reg[26]
        |     HDL Init on nano_T_1|TRAME_reg[27]
        |     HDL Init on nano_T_1|TRAME_reg[28]
        |     HDL Init on nano_T_1|TRAME_reg[29]
        |     HDL Init on nano_T_1|TRAME_reg[30]
        |     HDL Init on nano_T_1|TRAME_reg[31]
        |     HDL Init on nano_T_1|TRAME_reg[32]
        |     HDL Init on nano_T_1|TRAME_reg[33]
        |     HDL Init on nano_T_1|TRAME_reg[34]
        |     HDL Init on nano_T_1|TRAME_reg[35]
        |     HDL Init on nano_T_1|TRAME_reg[36]
        |     HDL Init on nano_T_1|TRAME_reg[37]
        |     HDL Init on nano_T_1|TRAME_reg[38]
        |     HDL Init on nano_T_1|TRAME_reg[39]
        |     HDL Init on nano_T_1|TRAME_reg[40]
        |     HDL Init on nano_T_1|TRAME_reg[41]
        |     HDL Init on nano_T_1|TRAME_reg[42]
        |     HDL Init on nano_T_1|TRAME_reg[43]
        |     HDL Init on nano_T_1|TRAME_reg[44]
        |     HDL Init on nano_T_1|TRAME_reg[45]
        |     HDL Init on nano_T_1|TRAME_reg[46]
        |     HDL Init on nano_T_1|TRAME_reg[47]
        |     HDL Init on nano_T_1|TRAME_reg[48]
        |     HDL Init on nano_T_1|TRAME_reg[49]
        |     HDL Init on nano_T_1|TRAME_reg[50]
        |     HDL Init on nano_T_1|TRAME_reg[51]
        |     HDL Init on nano_T_1|TRAME_reg[52]
        |     HDL Init on nano_T_1|TRAME_reg[53]
        |     HDL Init on nano_T_1|TRAME_reg[54]
        |     HDL Init on nano_T_1|TRAME_reg[55]
        |     HDL Init on nano_T_1|TRAME_reg[56]
        |     HDL Init on nano_T_1|TRAME_reg[57]
        |     HDL Init on nano_T_1|TRAME_reg[58]
        |     HDL Init on nano_T_1|TRAME_reg[59]
        |     HDL Init on nano_T_1|TRAME_reg[60]
        |     HDL Init on nano_T_1|TRAME_reg[61]
        |     HDL Init on nano_T_1|TRAME_reg[62]
        |     HDL Init on nano_T_1|TRAME_reg[63]
        |     HDL Init on nano_T_1|TRAME_reg[64]
        |     HDL Init on nano_T_1|TRAME_reg[65]
        |     HDL Init on nano_T_1|TRAME_reg[66]
        |     HDL Init on nano_T_1|TRAME_reg[67]
        |     HDL Init on nano_T_1|TRAME_reg[68]
        |     HDL Init on nano_T_1|TRAME_reg[69]
        |     HDL Init on nano_T_1|TRAME_reg[70]
        |     HDL Init on nano_T_1|TRAME_reg[71]
        |     HDL Init on nano_T_1|byte_trame_reg[0]
        |     HDL Init on nano_T_1|byte_trame_reg[1]
        |     HDL Init on nano_T_1|byte_trame_reg[2]
        |     HDL Init on nano_T_1|byte_trame_reg[3]
        |     HDL Init on nano_T_1|byte_trame_reg[4]
        |     HDL Init on nano_T_1|byte_trame_reg[5]
        |     HDL Init on nano_T_1|byte_trame_reg[6]
        |     HDL Init on nano_T_1|byte_trame_reg[7]
        |     HDL Init on nano_T_1|cnt_addr_trame_reg[0]
        |     HDL Init on nano_T_1|cnt_addr_trame_reg[1]
        |     HDL Init on nano_T_1|cnt_addr_trame_reg[2]
        |     HDL Init on nano_T_1|cnt_addr_trame_reg[3]
        |     HDL Init on nano_T_1|cnt_addr_trame_reg[4]
        |     HDL Init on nano_T_1|cnt_addr_trame_reg[5]
        |     HDL Init on nano_T_1|cnt_addr_trame_reg[6]
        |     HDL Init on nano_T_1|cnt_addr_trame_reg[7]
        |     HDL Init on nano_T_1|cnt_trame_reg[0]
        |     HDL Init on nano_T_1|cnt_trame_reg[1]
        |     HDL Init on nano_T_1|cnt_trame_reg[2]
        |     HDL Init on nano_T_1|cnt_trame_reg[3]
        |     HDL Init on nano_T_1|sig_START_reg
        |     HDL Init on nano_T_1|transmitting_reg
        |     HDL Init on nano_T_1|wait_N_reg[0]
        |     HDL Init on nano_T_1|wait_N_reg[1]
        |     HDL Init on nano_T_1|wait_N_reg[2]
        |     HDL Init on nano_T_1|wait_N_reg[3]
        |     HDL Init on nano_T_1|wait_N_reg[4]
        |     HDL Init on nano_T_1|wait_N_reg[5]
        |     HDL Init on nano_T_1|wait_N_reg[6]
        |     HDL Init on nano_T_1|wait_N_reg[7]
        |     HDL Init on nano_R_1|TRAME_reg[0]
        |     HDL Init on nano_R_1|TRAME_reg[1]
        |     HDL Init on nano_R_1|TRAME_reg[2]
        |     HDL Init on nano_R_1|TRAME_reg[3]
        |     HDL Init on nano_R_1|TRAME_reg[4]
        |     HDL Init on nano_R_1|TRAME_reg[5]
        |     HDL Init on nano_R_1|TRAME_reg[6]
        |     HDL Init on nano_R_1|TRAME_reg[7]
        |     HDL Init on nano_R_1|TRAME_reg[8]
        |     HDL Init on nano_R_1|TRAME_reg[9]
        |     HDL Init on nano_R_1|TRAME_reg[10]
        |     HDL Init on nano_R_1|TRAME_reg[11]
        |     HDL Init on nano_R_1|TRAME_reg[12]
        |     HDL Init on nano_R_1|TRAME_reg[13]
        |     HDL Init on nano_R_1|TRAME_reg[14]
        |     HDL Init on nano_R_1|TRAME_reg[15]
        |     HDL Init on nano_R_1|TRAME_reg[16]
        |     HDL Init on nano_R_1|TRAME_reg[17]
        |     HDL Init on nano_R_1|TRAME_reg[18]
        |     HDL Init on nano_R_1|TRAME_reg[19]
        |     HDL Init on nano_R_1|TRAME_reg[20]
        |     HDL Init on nano_R_1|TRAME_reg[21]
        |     HDL Init on nano_R_1|TRAME_reg[22]
        |     HDL Init on nano_R_1|TRAME_reg[23]
        |     HDL Init on nano_R_1|TRAME_reg[24]
        |     HDL Init on nano_R_1|TRAME_reg[25]
        |     HDL Init on nano_R_1|TRAME_reg[26]
        |     HDL Init on nano_R_1|TRAME_reg[27]
        |     HDL Init on nano_R_1|TRAME_reg[28]
        |     HDL Init on nano_R_1|TRAME_reg[29]
        |     HDL Init on nano_R_1|TRAME_reg[30]
        |     HDL Init on nano_R_1|TRAME_reg[31]
        |     HDL Init on nano_R_1|TRAME_reg[32]
        |     HDL Init on nano_R_1|TRAME_reg[33]
        |     HDL Init on nano_R_1|TRAME_reg[34]
        |     HDL Init on nano_R_1|TRAME_reg[35]
        |     HDL Init on nano_R_1|TRAME_reg[36]
        |     HDL Init on nano_R_1|TRAME_reg[37]
        |     HDL Init on nano_R_1|TRAME_reg[38]
        |     HDL Init on nano_R_1|TRAME_reg[39]
        |     HDL Init on nano_R_1|TRAME_reg[40]
        |     HDL Init on nano_R_1|TRAME_reg[41]
        |     HDL Init on nano_R_1|TRAME_reg[42]
        |     HDL Init on nano_R_1|TRAME_reg[43]
        |     HDL Init on nano_R_1|TRAME_reg[44]
        |     HDL Init on nano_R_1|TRAME_reg[45]
        |     HDL Init on nano_R_1|TRAME_reg[46]
        |     HDL Init on nano_R_1|TRAME_reg[47]
        |     HDL Init on nano_R_1|TRAME_reg[48]
        |     HDL Init on nano_R_1|TRAME_reg[49]
        |     HDL Init on nano_R_1|TRAME_reg[50]
        |     HDL Init on nano_R_1|TRAME_reg[51]
        |     HDL Init on nano_R_1|TRAME_reg[52]
        |     HDL Init on nano_R_1|TRAME_reg[53]
        |     HDL Init on nano_R_1|TRAME_reg[54]
        |     HDL Init on nano_R_1|TRAME_reg[55]
        |     HDL Init on nano_R_1|TRAME_reg[56]
        |     HDL Init on nano_R_1|TRAME_reg[57]
        |     HDL Init on nano_R_1|TRAME_reg[58]
        |     HDL Init on nano_R_1|TRAME_reg[59]
        |     HDL Init on nano_R_1|TRAME_reg[60]
        |     HDL Init on nano_R_1|TRAME_reg[61]
        |     HDL Init on nano_R_1|TRAME_reg[62]
        |     HDL Init on nano_R_1|TRAME_reg[63]
        |     HDL Init on nano_R_1|TRAME_reg[64]
        |     HDL Init on nano_R_1|TRAME_reg[65]
        |     HDL Init on nano_R_1|TRAME_reg[66]
        |     HDL Init on nano_R_1|TRAME_reg[67]
        |     HDL Init on nano_R_1|TRAME_reg[68]
        |     HDL Init on nano_R_1|TRAME_reg[69]
        |     HDL Init on nano_R_1|TRAME_reg[70]
        |     HDL Init on nano_R_1|TRAME_reg[71]
        |     HDL Init on nano_R_1|byte_trame_reg[0]
        |     HDL Init on nano_R_1|byte_trame_reg[1]
        |     HDL Init on nano_R_1|byte_trame_reg[2]
        |     HDL Init on nano_R_1|byte_trame_reg[3]
        |     HDL Init on nano_R_1|byte_trame_reg[4]
        |     HDL Init on nano_R_1|byte_trame_reg[5]
        |     HDL Init on nano_R_1|byte_trame_reg[6]
        |     HDL Init on nano_R_1|byte_trame_reg[7]
        |     HDL Init on nano_R_1|cnt_addr_trame_reg[0]
        |     HDL Init on nano_R_1|cnt_addr_trame_reg[1]
        |     HDL Init on nano_R_1|cnt_addr_trame_reg[2]
        |     HDL Init on nano_R_1|cnt_addr_trame_reg[3]
        |     HDL Init on nano_R_1|cnt_addr_trame_reg[4]
        |     HDL Init on nano_R_1|cnt_addr_trame_reg[5]
        |     HDL Init on nano_R_1|cnt_addr_trame_reg[6]
        |     HDL Init on nano_R_1|cnt_addr_trame_reg[7]
        |     HDL Init on nano_R_1|cnt_trame_reg[0]
        |     HDL Init on nano_R_1|cnt_trame_reg[1]
        |     HDL Init on nano_R_1|cnt_trame_reg[2]
        |     HDL Init on nano_R_1|cnt_trame_reg[3]
        |     HDL Init on nano_R_1|sig_RD_WR_reg
        |     HDL Init on nano_R_1|sig_START_reg
        |     HDL Init on nano_R_1|transmitting_reg
        |     HDL Init on nano_R_1|wait_N_reg[0]
        |     HDL Init on nano_R_1|wait_N_reg[1]
        |     HDL Init on nano_R_1|wait_N_reg[2]
        |     HDL Init on nano_R_1|wait_N_reg[3]
        |     HDL Init on nano_R_1|wait_N_reg[4]
        |     HDL Init on nano_R_1|wait_N_reg[5]
        |     HDL Init on nano_R_1|wait_N_reg[6]
        |     HDL Init on nano_R_1|wait_N_reg[7]
        |     No Reset on nano_T_1|TRAME_reg[7]
        |     No Reset on nano_T_1|TRAME_reg[8]
        |     No Reset on nano_T_1|TRAME_reg[9]
        |     No Reset on nano_T_1|TRAME_reg[12]
        |     No Reset on nano_T_1|TRAME_reg[13]
        |     No Reset on nano_T_1|TRAME_reg[14]
        |     No Reset on nano_T_1|TRAME_reg[15]
        |     No Reset on nano_T_1|TRAME_reg[16]
        |     No Reset on nano_T_1|TRAME_reg[17]
        |     No Reset on nano_T_1|TRAME_reg[18]
        |     No Reset on nano_T_1|TRAME_reg[19]
        |     No Reset on nano_T_1|TRAME_reg[20]
        |     No Reset on nano_T_1|TRAME_reg[21]
        |     No Reset on nano_T_1|TRAME_reg[22]
        |     No Reset on nano_T_1|TRAME_reg[23]
        |     No Reset on nano_T_1|TRAME_reg[24]
        |     No Reset on nano_T_1|TRAME_reg[25]
        |     No Reset on nano_T_1|TRAME_reg[26]
        |     No Reset on nano_T_1|TRAME_reg[27]
        |     No Reset on nano_T_1|TRAME_reg[28]
        |     No Reset on nano_T_1|TRAME_reg[29]
        |     No Reset on nano_T_1|TRAME_reg[30]
        |     No Reset on nano_T_1|TRAME_reg[31]
        |     No Reset on nano_T_1|TRAME_reg[32]
        |     No Reset on nano_T_1|TRAME_reg[33]
        |     No Reset on nano_T_1|TRAME_reg[34]
        |     No Reset on nano_T_1|TRAME_reg[35]
        |     No Reset on nano_T_1|TRAME_reg[36]
        |     No Reset on nano_T_1|TRAME_reg[37]
        |     No Reset on nano_T_1|TRAME_reg[38]
        |     No Reset on nano_T_1|TRAME_reg[39]
        |     No Reset on nano_T_1|TRAME_reg[40]
        |     No Reset on nano_T_1|TRAME_reg[41]
        |     No Reset on nano_T_1|TRAME_reg[42]
        |     No Reset on nano_T_1|TRAME_reg[43]
        |     No Reset on nano_T_1|TRAME_reg[44]
        |     No Reset on nano_T_1|TRAME_reg[45]
        |     No Reset on nano_T_1|TRAME_reg[46]
        |     No Reset on nano_T_1|TRAME_reg[47]
        |     No Reset on nano_T_1|TRAME_reg[48]
        |     No Reset on nano_T_1|TRAME_reg[49]
        |     No Reset on nano_T_1|TRAME_reg[50]
        |     No Reset on nano_T_1|TRAME_reg[51]
        |     No Reset on nano_T_1|TRAME_reg[52]
        |     No Reset on nano_T_1|TRAME_reg[53]
        |     No Reset on nano_T_1|TRAME_reg[54]
        |     No Reset on nano_T_1|TRAME_reg[55]
        |     No Reset on nano_T_1|TRAME_reg[56]
        |     No Reset on nano_T_1|TRAME_reg[57]
        |     No Reset on nano_T_1|TRAME_reg[58]
        |     No Reset on nano_T_1|TRAME_reg[59]
        |     No Reset on nano_T_1|TRAME_reg[60]
        |     No Reset on nano_T_1|TRAME_reg[61]
        |     No Reset on nano_T_1|TRAME_reg[62]
        |     No Reset on nano_T_1|TRAME_reg[63]
        |     No Reset on nano_T_1|TRAME_reg[64]
        |     No Reset on nano_T_1|TRAME_reg[65]
        |     No Reset on nano_T_1|TRAME_reg[66]
        |     No Reset on nano_T_1|TRAME_reg[67]
        |     No Reset on nano_T_1|TRAME_reg[68]
        |     No Reset on nano_T_1|TRAME_reg[69]
        |     No Reset on nano_T_1|TRAME_reg[70]
        |     No Reset on nano_T_1|TRAME_reg[71]
        |     No Reset on nano_T_1|buff_ADDR_reg[0]
        |     No Reset on nano_T_1|buff_ADDR_reg[1]
        |     No Reset on nano_T_1|buff_ADDR_reg[2]
        |     No Reset on nano_T_1|buff_ADDR_reg[3]
        |     No Reset on nano_T_1|buff_ADDR_reg[4]
        |     No Reset on nano_T_1|buff_ADDR_reg[5]
        |     No Reset on nano_T_1|buff_ADDR_reg[6]
        |     No Reset on nano_T_1|buff_ADDR_reg[7]
        |     No Reset on nano_T_1|buff_DATA_reg[0]
        |     No Reset on nano_T_1|buff_DATA_reg[1]
        |     No Reset on nano_T_1|buff_DATA_reg[2]
        |     No Reset on nano_T_1|buff_DATA_reg[3]
        |     No Reset on nano_T_1|buff_DATA_reg[4]
        |     No Reset on nano_T_1|buff_DATA_reg[5]
        |     No Reset on nano_T_1|buff_DATA_reg[6]
        |     No Reset on nano_T_1|buff_DATA_reg[7]
        |     No Reset on nano_T_1|byte_trame_reg[0]
        |     No Reset on nano_T_1|byte_trame_reg[1]
        |     No Reset on nano_T_1|byte_trame_reg[2]
        |     No Reset on nano_T_1|byte_trame_reg[3]
        |     No Reset on nano_T_1|byte_trame_reg[4]
        |     No Reset on nano_T_1|byte_trame_reg[5]
        |     No Reset on nano_T_1|byte_trame_reg[6]
        |     No Reset on nano_T_1|byte_trame_reg[7]
        |     No Reset on nano_T_1|cnt_addr_trame_reg[0]
        |     No Reset on nano_T_1|cnt_addr_trame_reg[1]
        |     No Reset on nano_T_1|cnt_addr_trame_reg[2]
        |     No Reset on nano_T_1|cnt_addr_trame_reg[3]
        |     No Reset on nano_T_1|cnt_addr_trame_reg[4]
        |     No Reset on nano_T_1|cnt_addr_trame_reg[5]
        |     No Reset on nano_T_1|cnt_addr_trame_reg[6]
        |     No Reset on nano_T_1|cnt_addr_trame_reg[7]
        |     No Reset on nano_T_1|cnt_trame_reg[0]
        |     No Reset on nano_T_1|cnt_trame_reg[1]
        |     No Reset on nano_T_1|cnt_trame_reg[2]
        |     No Reset on nano_T_1|cnt_trame_reg[3]
        |     No Reset on nano_T_1|etat.start_reset_reg
        |     No Reset on nano_T_1|etat_futur.accept_code_reg
        |     No Reset on nano_T_1|etat_futur.accept_mask_reg
        |     No Reset on nano_T_1|etat_futur.bus_timing0_reg
        |     No Reset on nano_T_1|etat_futur.bus_timing1_reg
        |     No Reset on nano_T_1|etat_futur.clock_divide_reg
        |     No Reset on nano_T_1|etat_futur.end_reset2_reg
        |     No Reset on nano_T_1|etat_futur.end_reset_reg
        |     No Reset on nano_T_1|etat_futur.idle_reg
        |     No Reset on nano_T_1|etat_futur.normal_mode_reg
        |     No Reset on nano_T_1|etat_futur.setup_transmission_reg
        |     No Reset on nano_T_1|etat_futur.tx_buffer_write_reg
        |     No Reset on nano_T_1|sig_REG_ADDR_reg[0]
        |     No Reset on nano_T_1|sig_REG_ADDR_reg[1]
        |     No Reset on nano_T_1|sig_REG_ADDR_reg[2]
        |     No Reset on nano_T_1|sig_REG_ADDR_reg[3]
        |     No Reset on nano_T_1|sig_REG_ADDR_reg[4]
        |     No Reset on nano_T_1|sig_REG_ADDR_reg[5]
        |     No Reset on nano_T_1|sig_REG_ADDR_reg[6]
        |     No Reset on nano_T_1|sig_REG_ADDR_reg[7]
        |     No Reset on nano_T_1|sig_REG_DATA_reg[0]
        |     No Reset on nano_T_1|sig_REG_DATA_reg[1]
        |     No Reset on nano_T_1|sig_REG_DATA_reg[2]
        |     No Reset on nano_T_1|sig_REG_DATA_reg[3]
        |     No Reset on nano_T_1|sig_REG_DATA_reg[4]
        |     No Reset on nano_T_1|sig_REG_DATA_reg[5]
        |     No Reset on nano_T_1|sig_REG_DATA_reg[6]
        |     No Reset on nano_T_1|sig_REG_DATA_reg[7]
        |     No Reset on nano_T_1|sig_START_reg
        |     No Reset on nano_T_1|transmitting_reg
        |     No Reset on nano_T_1|wait_N_reg[0]
        |     No Reset on nano_T_1|wait_N_reg[1]
        |     No Reset on nano_T_1|wait_N_reg[2]
        |     No Reset on nano_T_1|wait_N_reg[3]
        |     No Reset on nano_T_1|wait_N_reg[4]
        |     No Reset on nano_T_1|wait_N_reg[5]
        |     No Reset on nano_T_1|wait_N_reg[6]
        |     No Reset on nano_T_1|wait_N_reg[7]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|cs_ack1_reg
        |     No Reset on nano_T_1|can_controller_1|can_top_1|cs_ack2_reg
        |     No Reset on nano_T_1|can_controller_1|can_top_1|cs_ack3_reg
        |     No Reset on nano_T_1|can_controller_1|can_top_1|wb_ack_o_reg
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_0_REG|data_out_reg[0]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_0_REG|data_out_reg[1]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_0_REG|data_out_reg[2]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_0_REG|data_out_reg[3]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_0_REG|data_out_reg[4]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_0_REG|data_out_reg[5]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_0_REG|data_out_reg[6]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_0_REG|data_out_reg[7]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_1_REG|data_out_reg[0]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_1_REG|data_out_reg[1]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_1_REG|data_out_reg[2]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_1_REG|data_out_reg[3]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_1_REG|data_out_reg[4]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_1_REG|data_out_reg[5]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_1_REG|data_out_reg[6]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_1_REG|data_out_reg[7]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG0|data_out_reg[0]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG0|data_out_reg[1]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG0|data_out_reg[2]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG0|data_out_reg[3]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG0|data_out_reg[4]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG0|data_out_reg[5]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG0|data_out_reg[6]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG0|data_out_reg[7]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG1|data_out_reg[0]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG1|data_out_reg[1]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG1|data_out_reg[2]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG1|data_out_reg[3]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG1|data_out_reg[4]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG1|data_out_reg[5]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG1|data_out_reg[6]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG1|data_out_reg[7]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG2|data_out_reg[0]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG2|data_out_reg[1]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG2|data_out_reg[2]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG2|data_out_reg[3]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG2|data_out_reg[4]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG2|data_out_reg[5]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG2|data_out_reg[6]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG2|data_out_reg[7]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG3|data_out_reg[0]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG3|data_out_reg[1]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG3|data_out_reg[2]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG3|data_out_reg[3]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG3|data_out_reg[4]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG3|data_out_reg[5]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG3|data_out_reg[6]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG3|data_out_reg[7]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG4|data_out_reg[0]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG4|data_out_reg[1]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG4|data_out_reg[2]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG4|data_out_reg[3]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG4|data_out_reg[4]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG4|data_out_reg[5]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG4|data_out_reg[6]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG4|data_out_reg[7]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG5|data_out_reg[0]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG5|data_out_reg[1]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG5|data_out_reg[2]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG5|data_out_reg[3]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG5|data_out_reg[4]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG5|data_out_reg[5]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG5|data_out_reg[6]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG5|data_out_reg[7]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG6|data_out_reg[0]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG6|data_out_reg[1]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG6|data_out_reg[2]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG6|data_out_reg[3]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG6|data_out_reg[4]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG6|data_out_reg[5]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG6|data_out_reg[6]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG6|data_out_reg[7]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG7|data_out_reg[0]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG7|data_out_reg[1]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG7|data_out_reg[2]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG7|data_out_reg[3]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG7|data_out_reg[4]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG7|data_out_reg[5]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG7|data_out_reg[6]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG7|data_out_reg[7]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG8|data_out_reg[0]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG8|data_out_reg[1]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG8|data_out_reg[2]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG8|data_out_reg[3]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG8|data_out_reg[4]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG8|data_out_reg[5]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG8|data_out_reg[6]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG8|data_out_reg[7]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG9|data_out_reg[0]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG9|data_out_reg[1]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG9|data_out_reg[2]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG9|data_out_reg[3]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG9|data_out_reg[4]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG9|data_out_reg[5]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG9|data_out_reg[6]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG9|data_out_reg[7]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG10|data_out_reg[0]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG10|data_out_reg[1]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG10|data_out_reg[2]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG10|data_out_reg[3]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG10|data_out_reg[4]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG10|data_out_reg[5]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG10|data_out_reg[6]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG10|data_out_reg[7]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG11|data_out_reg[0]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG11|data_out_reg[1]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG11|data_out_reg[2]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG11|data_out_reg[3]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG11|data_out_reg[4]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG11|data_out_reg[5]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG11|data_out_reg[6]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG11|data_out_reg[7]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG12|data_out_reg[0]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG12|data_out_reg[1]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG12|data_out_reg[2]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG12|data_out_reg[3]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG12|data_out_reg[4]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG12|data_out_reg[5]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG12|data_out_reg[6]
        |     No Reset on nano_T_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG12|data_out_reg[7]
        |     No Reset on nano_T_1|can_controller_1|driver_1|WB_ADR_O_reg[0]
        |     No Reset on nano_T_1|can_controller_1|driver_1|WB_ADR_O_reg[1]
        |     No Reset on nano_T_1|can_controller_1|driver_1|WB_ADR_O_reg[2]
        |     No Reset on nano_T_1|can_controller_1|driver_1|WB_ADR_O_reg[3]
        |     No Reset on nano_T_1|can_controller_1|driver_1|WB_ADR_O_reg[4]
        |     No Reset on nano_T_1|can_controller_1|driver_1|WB_ADR_O_reg[5]
        |     No Reset on nano_T_1|can_controller_1|driver_1|WB_ADR_O_reg[6]
        |     No Reset on nano_T_1|can_controller_1|driver_1|WB_ADR_O_reg[7]
        |     No Reset on nano_T_1|can_controller_1|driver_1|WB_DAT_O_reg[0]
        |     No Reset on nano_T_1|can_controller_1|driver_1|WB_DAT_O_reg[1]
        |     No Reset on nano_T_1|can_controller_1|driver_1|WB_DAT_O_reg[2]
        |     No Reset on nano_T_1|can_controller_1|driver_1|WB_DAT_O_reg[3]
        |     No Reset on nano_T_1|can_controller_1|driver_1|WB_DAT_O_reg[4]
        |     No Reset on nano_T_1|can_controller_1|driver_1|WB_DAT_O_reg[5]
        |     No Reset on nano_T_1|can_controller_1|driver_1|WB_DAT_O_reg[6]
        |     No Reset on nano_T_1|can_controller_1|driver_1|WB_DAT_O_reg[7]
        |     No Reset on nano_T_1|can_controller_1|driver_1|etat.idle_reg
        |     No Reset on nano_T_1|can_controller_1|driver_1|etat_futur.idle_reg
        |     No Reset on nano_T_1|can_controller_1|driver_1|i356
        |     No Reset on nano_T_1|can_controller_1|driver_1|i516
        |     No Reset on nano_R_1|TRAME_reg[0]
        |     No Reset on nano_R_1|TRAME_reg[1]
        |     No Reset on nano_R_1|TRAME_reg[2]
        |     No Reset on nano_R_1|TRAME_reg[3]
        |     No Reset on nano_R_1|TRAME_reg[4]
        |     No Reset on nano_R_1|TRAME_reg[5]
        |     No Reset on nano_R_1|TRAME_reg[6]
        |     No Reset on nano_R_1|TRAME_reg[7]
        |     No Reset on nano_R_1|TRAME_reg[8]
        |     No Reset on nano_R_1|TRAME_reg[9]
        |     No Reset on nano_R_1|TRAME_reg[10]
        |     No Reset on nano_R_1|TRAME_reg[11]
        |     No Reset on nano_R_1|TRAME_reg[12]
        |     No Reset on nano_R_1|TRAME_reg[13]
        |     No Reset on nano_R_1|TRAME_reg[14]
        |     No Reset on nano_R_1|TRAME_reg[15]
        |     No Reset on nano_R_1|TRAME_reg[16]
        |     No Reset on nano_R_1|TRAME_reg[17]
        |     No Reset on nano_R_1|TRAME_reg[18]
        |     No Reset on nano_R_1|TRAME_reg[19]
        |     No Reset on nano_R_1|TRAME_reg[20]
        |     No Reset on nano_R_1|TRAME_reg[21]
        |     No Reset on nano_R_1|TRAME_reg[22]
        |     No Reset on nano_R_1|TRAME_reg[23]
        |     No Reset on nano_R_1|TRAME_reg[24]
        |     No Reset on nano_R_1|TRAME_reg[25]
        |     No Reset on nano_R_1|TRAME_reg[26]
        |     No Reset on nano_R_1|TRAME_reg[27]
        |     No Reset on nano_R_1|TRAME_reg[28]
        |     No Reset on nano_R_1|TRAME_reg[29]
        |     No Reset on nano_R_1|TRAME_reg[30]
        |     No Reset on nano_R_1|TRAME_reg[31]
        |     No Reset on nano_R_1|TRAME_reg[32]
        |     No Reset on nano_R_1|TRAME_reg[33]
        |     No Reset on nano_R_1|TRAME_reg[34]
        |     No Reset on nano_R_1|TRAME_reg[35]
        |     No Reset on nano_R_1|TRAME_reg[36]
        |     No Reset on nano_R_1|TRAME_reg[37]
        |     No Reset on nano_R_1|TRAME_reg[38]
        |     No Reset on nano_R_1|TRAME_reg[39]
        |     No Reset on nano_R_1|TRAME_reg[40]
        |     No Reset on nano_R_1|TRAME_reg[41]
        |     No Reset on nano_R_1|TRAME_reg[42]
        |     No Reset on nano_R_1|TRAME_reg[43]
        |     No Reset on nano_R_1|TRAME_reg[44]
        |     No Reset on nano_R_1|TRAME_reg[45]
        |     No Reset on nano_R_1|TRAME_reg[46]
        |     No Reset on nano_R_1|TRAME_reg[47]
        |     No Reset on nano_R_1|TRAME_reg[48]
        |     No Reset on nano_R_1|TRAME_reg[49]
        |     No Reset on nano_R_1|TRAME_reg[50]
        |     No Reset on nano_R_1|TRAME_reg[51]
        |     No Reset on nano_R_1|TRAME_reg[52]
        |     No Reset on nano_R_1|TRAME_reg[53]
        |     No Reset on nano_R_1|TRAME_reg[54]
        |     No Reset on nano_R_1|TRAME_reg[55]
        |     No Reset on nano_R_1|TRAME_reg[56]
        |     No Reset on nano_R_1|TRAME_reg[57]
        |     No Reset on nano_R_1|TRAME_reg[58]
        |     No Reset on nano_R_1|TRAME_reg[59]
        |     No Reset on nano_R_1|TRAME_reg[60]
        |     No Reset on nano_R_1|TRAME_reg[61]
        |     No Reset on nano_R_1|TRAME_reg[62]
        |     No Reset on nano_R_1|TRAME_reg[63]
        |     No Reset on nano_R_1|TRAME_reg[64]
        |     No Reset on nano_R_1|TRAME_reg[65]
        |     No Reset on nano_R_1|TRAME_reg[66]
        |     No Reset on nano_R_1|TRAME_reg[67]
        |     No Reset on nano_R_1|TRAME_reg[68]
        |     No Reset on nano_R_1|TRAME_reg[69]
        |     No Reset on nano_R_1|TRAME_reg[70]
        |     No Reset on nano_R_1|TRAME_reg[71]
        |     No Reset on nano_R_1|buff_ADDR_reg[0]
        |     No Reset on nano_R_1|buff_ADDR_reg[1]
        |     No Reset on nano_R_1|buff_ADDR_reg[2]
        |     No Reset on nano_R_1|buff_ADDR_reg[3]
        |     No Reset on nano_R_1|buff_ADDR_reg[4]
        |     No Reset on nano_R_1|buff_ADDR_reg[5]
        |     No Reset on nano_R_1|buff_ADDR_reg[6]
        |     No Reset on nano_R_1|buff_ADDR_reg[7]
        |     No Reset on nano_R_1|buff_DATA_reg[0]
        |     No Reset on nano_R_1|buff_DATA_reg[1]
        |     No Reset on nano_R_1|buff_DATA_reg[2]
        |     No Reset on nano_R_1|buff_DATA_reg[3]
        |     No Reset on nano_R_1|buff_DATA_reg[4]
        |     No Reset on nano_R_1|buff_DATA_reg[5]
        |     No Reset on nano_R_1|buff_DATA_reg[6]
        |     No Reset on nano_R_1|buff_DATA_reg[7]
        |     No Reset on nano_R_1|byte_trame_reg[0]
        |     No Reset on nano_R_1|byte_trame_reg[1]
        |     No Reset on nano_R_1|byte_trame_reg[2]
        |     No Reset on nano_R_1|byte_trame_reg[3]
        |     No Reset on nano_R_1|byte_trame_reg[4]
        |     No Reset on nano_R_1|byte_trame_reg[5]
        |     No Reset on nano_R_1|byte_trame_reg[6]
        |     No Reset on nano_R_1|byte_trame_reg[7]
        |     No Reset on nano_R_1|cnt_addr_trame_reg[0]
        |     No Reset on nano_R_1|cnt_addr_trame_reg[1]
        |     No Reset on nano_R_1|cnt_addr_trame_reg[2]
        |     No Reset on nano_R_1|cnt_addr_trame_reg[3]
        |     No Reset on nano_R_1|cnt_addr_trame_reg[4]
        |     No Reset on nano_R_1|cnt_addr_trame_reg[5]
        |     No Reset on nano_R_1|cnt_addr_trame_reg[6]
        |     No Reset on nano_R_1|cnt_addr_trame_reg[7]
        |     No Reset on nano_R_1|cnt_trame_reg[0]
        |     No Reset on nano_R_1|cnt_trame_reg[1]
        |     No Reset on nano_R_1|cnt_trame_reg[2]
        |     No Reset on nano_R_1|cnt_trame_reg[3]
        |     No Reset on nano_R_1|etat.start_reset_reg
        |     No Reset on nano_R_1|etat_futur.accept_code_reg
        |     No Reset on nano_R_1|etat_futur.accept_mask_reg
        |     No Reset on nano_R_1|etat_futur.bus_timing0_reg
        |     No Reset on nano_R_1|etat_futur.bus_timing1_reg
        |     No Reset on nano_R_1|etat_futur.catch_read_reg
        |     No Reset on nano_R_1|etat_futur.clock_divide_reg
        |     No Reset on nano_R_1|etat_futur.end_reset2_reg
        |     No Reset on nano_R_1|etat_futur.end_reset_reg
        |     No Reset on nano_R_1|etat_futur.idle_reg
        |     No Reset on nano_R_1|etat_futur.normal_mode_reg
        |     No Reset on nano_R_1|etat_futur.setup_transmission_reg
        |     No Reset on nano_R_1|etat_futur.tx_buffer_write_reg
        |     No Reset on nano_R_1|sig_RD_WR_reg
        |     No Reset on nano_R_1|sig_REG_ADDR_reg[0]
        |     No Reset on nano_R_1|sig_REG_ADDR_reg[1]
        |     No Reset on nano_R_1|sig_REG_ADDR_reg[2]
        |     No Reset on nano_R_1|sig_REG_ADDR_reg[3]
        |     No Reset on nano_R_1|sig_REG_ADDR_reg[4]
        |     No Reset on nano_R_1|sig_REG_ADDR_reg[5]
        |     No Reset on nano_R_1|sig_REG_ADDR_reg[6]
        |     No Reset on nano_R_1|sig_REG_ADDR_reg[7]
        |     No Reset on nano_R_1|sig_REG_DATA_reg[0]
        |     No Reset on nano_R_1|sig_REG_DATA_reg[1]
        |     No Reset on nano_R_1|sig_REG_DATA_reg[2]
        |     No Reset on nano_R_1|sig_REG_DATA_reg[3]
        |     No Reset on nano_R_1|sig_REG_DATA_reg[4]
        |     No Reset on nano_R_1|sig_REG_DATA_reg[5]
        |     No Reset on nano_R_1|sig_REG_DATA_reg[6]
        |     No Reset on nano_R_1|sig_REG_DATA_reg[7]
        |     No Reset on nano_R_1|sig_START_reg
        |     No Reset on nano_R_1|transmitting_reg
        |     No Reset on nano_R_1|wait_N_reg[0]
        |     No Reset on nano_R_1|wait_N_reg[1]
        |     No Reset on nano_R_1|wait_N_reg[2]
        |     No Reset on nano_R_1|wait_N_reg[3]
        |     No Reset on nano_R_1|wait_N_reg[4]
        |     No Reset on nano_R_1|wait_N_reg[5]
        |     No Reset on nano_R_1|wait_N_reg[6]
        |     No Reset on nano_R_1|wait_N_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|cs_ack1_reg
        |     No Reset on nano_R_1|can_controller_1|can_top_1|cs_ack2_reg
        |     No Reset on nano_R_1|can_controller_1|can_top_1|cs_ack3_reg
        |     No Reset on nano_R_1|can_controller_1|can_top_1|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|wb_ack_o_reg
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|error_status_q_reg
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|node_bus_off_q_reg
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|node_error_passive_q_reg
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|overrun_q_reg
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|transmit_buffer_status_q_reg
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|tx_successful_q_reg
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|IRQ_EN_REG|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|IRQ_EN_REG|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|IRQ_EN_REG|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|IRQ_EN_REG|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|IRQ_EN_REG|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|IRQ_EN_REG|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|IRQ_EN_REG|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|IRQ_EN_REG|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_0_REG|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_0_REG|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_0_REG|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_0_REG|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_0_REG|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_0_REG|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_0_REG|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_0_REG|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_1_REG|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_1_REG|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_1_REG|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_1_REG|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_1_REG|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_1_REG|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_1_REG|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|BUS_TIMING_1_REG|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG0|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG0|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG0|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG0|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG0|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG0|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG0|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG0|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG0|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG0|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG0|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG0|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG0|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG0|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG0|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG0|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG1|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG1|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG1|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG1|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG1|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG1|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG1|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG1|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG2|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG2|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG2|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG2|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG2|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG2|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG2|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG2|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG3|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG3|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG3|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG3|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG3|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG3|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG3|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG3|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG4|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG4|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG4|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG4|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG4|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG4|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG4|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG4|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG5|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG5|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG5|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG5|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG5|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG5|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG5|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG5|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG6|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG6|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG6|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG6|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG6|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG6|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG6|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG6|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG7|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG7|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG7|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG7|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG7|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG7|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG7|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG7|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG8|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG8|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG8|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG8|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG8|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG8|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG8|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG8|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG9|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG9|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG9|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG9|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG9|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG9|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG9|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG9|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG10|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG10|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG10|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG10|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG10|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG10|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG10|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG10|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG11|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG11|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG11|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG11|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG11|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG11|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG11|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG11|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG12|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG12|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG12|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG12|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG12|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG12|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG12|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|TX_DATA_REG12|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG1|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG1|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG1|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG1|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG1|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG1|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG1|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG1|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG2|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG2|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG2|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG2|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG2|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG2|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG2|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG2|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG3|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG3|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG3|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG3|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG3|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG3|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG3|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_CODE_REG3|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG1|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG1|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG1|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG1|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG1|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG1|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG1|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG1|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG2|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG2|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG2|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG2|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG2|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG2|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG2|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG2|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG3|data_out_reg[0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG3|data_out_reg[1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG3|data_out_reg[2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG3|data_out_reg[3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG3|data_out_reg[4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG3|data_out_reg[5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG3|data_out_reg[6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_registers|ACCEPTANCE_MASK_REG3|data_out_reg[7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[0][0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[0][1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[0][2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[0][3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[0][4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[0][5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[0][6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[0][7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[1][0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[1][1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[1][2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[1][3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[1][4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[1][5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[1][6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[1][7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[2][0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[2][1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[2][2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[2][3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[2][4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[2][5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[2][6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[2][7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[3][0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[3][1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[3][2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[3][3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[3][4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[3][5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[3][6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[3][7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[4][0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[4][1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[4][2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[4][3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[4][4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[4][5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[4][6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[4][7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[5][0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[5][1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[5][2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[5][3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[5][4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[5][5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[5][6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[5][7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[6][0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[6][1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[6][2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[6][3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[6][4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[6][5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[6][6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[6][7]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[7][0]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[7][1]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[7][2]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[7][3]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[7][4]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[7][5]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[7][6]
        |     No Reset on nano_R_1|can_controller_1|can_top_1|i_can_bsp|tmp_fifo_reg[7][7]
        |     No Reset on nano_R_1|can_controller_1|driver_1|PORT_0_READ_reg[0]
        |     No Reset on nano_R_1|can_controller_1|driver_1|PORT_0_READ_reg[1]
        |     No Reset on nano_R_1|can_controller_1|driver_1|PORT_0_READ_reg[2]
        |     No Reset on nano_R_1|can_controller_1|driver_1|PORT_0_READ_reg[3]
        |     No Reset on nano_R_1|can_controller_1|driver_1|PORT_0_READ_reg[4]
        |     No Reset on nano_R_1|can_controller_1|driver_1|PORT_0_READ_reg[5]
        |     No Reset on nano_R_1|can_controller_1|driver_1|PORT_0_READ_reg[6]
        |     No Reset on nano_R_1|can_controller_1|driver_1|PORT_0_READ_reg[7]
        |     No Reset on nano_R_1|can_controller_1|driver_1|WB_ADR_O_reg[0]
        |     No Reset on nano_R_1|can_controller_1|driver_1|WB_ADR_O_reg[1]
        |     No Reset on nano_R_1|can_controller_1|driver_1|WB_ADR_O_reg[2]
        |     No Reset on nano_R_1|can_controller_1|driver_1|WB_ADR_O_reg[3]
        |     No Reset on nano_R_1|can_controller_1|driver_1|WB_ADR_O_reg[4]
        |     No Reset on nano_R_1|can_controller_1|driver_1|WB_ADR_O_reg[5]
        |     No Reset on nano_R_1|can_controller_1|driver_1|WB_ADR_O_reg[6]
        |     No Reset on nano_R_1|can_controller_1|driver_1|WB_ADR_O_reg[7]
        |     No Reset on nano_R_1|can_controller_1|driver_1|WB_DAT_O_reg[0]
        |     No Reset on nano_R_1|can_controller_1|driver_1|WB_DAT_O_reg[1]
        |     No Reset on nano_R_1|can_controller_1|driver_1|WB_DAT_O_reg[2]
        |     No Reset on nano_R_1|can_controller_1|driver_1|WB_DAT_O_reg[3]
        |     No Reset on nano_R_1|can_controller_1|driver_1|WB_DAT_O_reg[4]
        |     No Reset on nano_R_1|can_controller_1|driver_1|WB_DAT_O_reg[5]
        |     No Reset on nano_R_1|can_controller_1|driver_1|WB_DAT_O_reg[6]
        |     No Reset on nano_R_1|can_controller_1|driver_1|WB_DAT_O_reg[7]
        |     No Reset on nano_R_1|can_controller_1|driver_1|etat.idle_reg
        |     No Reset on nano_R_1|can_controller_1|driver_1|etat_futur.idle_reg
        |     No Reset on nano_R_1|can_controller_1|driver_1|etat_futur.read_reg
        |     No Reset on nano_R_1|can_controller_1|driver_1|i356
        |     No Reset on nano_R_1|can_controller_1|driver_1|i516
        |     
        |     
        |     Register usage summary
        |     
        |     	HDL Init info on DFF: 196 / 1320 Total
        |     	Reset Unused  on DFF: 732 / 1320 Total
