library IEEE;
use IEEE.Std_logic_1164.all;
use IEEE.Numeric_Std.all;

entity Full_adder_tb is
end;

architecture bench of Full_adder_tb is

  component Full_adder
      Port ( A : in STD_LOGIC;
             B : in STD_LOGIC;
             Cin : in STD_LOGIC;
             Cout : out STD_LOGIC;
             Carry : out STD_LOGIC);
  end component;

  signal A: STD_LOGIC;
  signal B: STD_LOGIC;
  signal Cin: STD_LOGIC;
  signal Cout: STD_LOGIC;
  signal Carry: STD_LOGIC;

begin

  uut: Full_adder port map ( A     => A,
                             B     => B,
                             Cin   => Cin,
                             Cout  => Cout,
                             Carry => Carry );

  stimulus: process
  begin
  
  A<='1';
  B<='1';
  Cin<='0';
  wait for 10 ns;
  A<='0';
  B<='1';
  Cin<='1';
   wait for 10 ns;
   A<='0';
   B<='0';
   Cin<='1';


    -- Put test bench stimulus code here

    wait;
  end process;


end;

