# [Year - 1989](#1989)
[A Marrakchi] "[A neural net arbitrator for large crossbar packet-switches](https://ieeexplore.ieee.org/abstract/document/31345/)"<br/>
[DB Schwartz] "[A programmable analog neural network chip](https://ieeexplore.ieee.org/abstract/document/18590/)"<br/>
# [Year - 1992](#1992)
[SP Eberhardt] "[Analog VLSI neural networks: Implementation issues and examples in optimization and supervised learning](https://ieeexplore.ieee.org/abstract/document/170975/)"<br/>
# [Year - 1994](#1994)
[K Urahama ] "[Analog circuit for solving assignment problems](https://ieeexplore.ieee.org/abstract/document/296327/)"<br/>
# [Year - 1995](#1995)
[M Gokhale] "[Processing in memory: The Terasys massively parallel PIM array](https://ieeexplore.ieee.org/abstract/document/375174/)"<br/>
# [Year - 1996](#1996)
[M Valle] "[An experimental analog VLSI neural network with on-chip back-propagation learning](https://link.springer.com/article/10.1007/BF00194907)"<br/>
[PM Kogge] "[Pursuing a petaflop: Point designs for 100 TF computers using PIM technologies](https://ieeexplore.ieee.org/abstract/document/558065/)"<br/>
# [Year - 1998](#1998)
[M Oskin] "[Active pages: A computation model for intelligent memory](https://ieeexplore.ieee.org/abstract/document/694774/)"<br/>
[R Sarpeshkar ] "[Analog versus digital: extrapolating from electronics to neurobiology](https://www.mitpressjournals.org/doi/abs/10.1162/089976698300017052)"<br/>
# [Year - 1999](#1999)
[DG Elliott] "[Computational RAM: Implementing processors in memory](https://ieeexplore.ieee.org/abstract/document/748803/)"<br/>
[M Oskin] "[Exploiting ilp in page-based intelligent memory](https://ieeexplore.ieee.org/abstract/document/809459/)"<br/>
[NB Abu] "[Flexible Parallel Processing in Memory: Architecture Ї Programming Model](http://www.academia.edu/download/45665606/Flexible_Parallel_Processing_in_Memory_A20160516-30200-1qy9sa.pdf)"<br/>
[M Hall] "[Mapping irregular applications to DIVA, a PIM-based data-intensive architecture](https://ieeexplore.ieee.org/abstract/document/1592700/)"<br/>
[PM Kogge] "[PIM architectures to support petaflops level computation in the HTMT machine](https://ieeexplore.ieee.org/abstract/document/898841/)"<br/>
# [Year - 2000](#2000)
[HP Zima] "[Macroservers: An object-based programming and execution model for processor-in-memory arrays](https://link.springer.com/chapter/10.1007/3-540-39999-2_2)"<br/>
[M Hall] "[Memory management in a PIM-based architecture](https://link.springer.com/chapter/10.1007/3-540-44570-6_7)"<br/>
[RC Murphy] "[The Characterization of Data Intensive Memory Workloads on Distributed PIM Systems⋆](https://link.springer.com/chapter/10.1007/3-540-44570-6_6)"<br/>
# [Year - 2001](#2001)
[KK Rangan] "[A distributed multiple-SIMD processor in memory](https://ieeexplore.ieee.org/abstract/document/952098/)"<br/>
# [Year - 2002](#2002)
[TL Sterling] "[Gilgamesh: A multithreaded processor-in-memory architecture for petaflops computing](https://ieeexplore.ieee.org/abstract/document/1592884/)"<br/>
[J Draper] "[Implementation of a 256-bit wideword processor for the data-intensive architecture (DIVA) processing-in-memory (PIM) chip](https://ieeexplore.ieee.org/abstract/document/1471470/)"<br/>
[J Draper] "[Implementation of a 32-bit RISC processor for the data-intensive architecture processing-in-memory chip](https://ieeexplore.ieee.org/abstract/document/1030716/)"<br/>
[M Oskin] "[Operating systems techniques for parallel computation in intelligent memory](https://www.worldscientific.com/doi/abs/10.1142/S0129626402001014)"<br/>
[ZK Baker] "[Performance modeling and interpretive simulation of PIM architectures and applications](https://link.springer.com/chapter/10.1007/3-540-45706-2_19)"<br/>
[J Draper] "[The architecture of the DIVA processing-in-memory chip](https://dl.acm.org/doi/abs/10.1145/514191.514197)"<br/>
# [Year - 2003](#2003)
[P Jain] "[Embedded intelligent SRAM](https://dl.acm.org/doi/abs/10.1145/775832.776051)"<br/>
[A Rodrigues] "[Implications of a PIM architectural model for MPI](https://ieeexplore.ieee.org/abstract/document/1253323/)"<br/>
[J Brockman] "[Implications of a PIM architectural model for MPI.](https://www.osti.gov/biblio/1002079)"<br/>
[N Venkateswaran] "[Memory in processor: A novel design paradigm for supercomputing architectures](https://dl.acm.org/doi/abs/10.1145/1024295.1024298)"<br/>
[BB Fraguela] "[Programming the FlexRAM parallel intelligent memory system](https://dl.acm.org/doi/abs/10.1145/966049.781505)"<br/>
# [Year - 2004](#2004)
[TJ Kwon] "[A 0.18/spl mu/m implementation of a floating-point unit for a processing-in-memory system](https://ieeexplore.ieee.org/abstract/document/1329306/)"<br/>
[JB Brockman] "[A low cost, multithreaded processing-in-memory system](https://dl.acm.org/doi/abs/10.1145/1054943.1054946)"<br/>
[S Mediratta] "[An area-efficient router for the data-intensive architecture (diva) system](https://ieeexplore.ieee.org/abstract/document/1261039/)"<br/>
[JS Moon] "[An area-efficient standard-cell floating-point unit design for a processing-in-memory system](https://ieeexplore.ieee.org/abstract/document/1257071/)"<br/>
[E Upchurch] "[Analysis and modeling of advanced PIM architecture design tradeoffs](https://ieeexplore.ieee.org/abstract/document/1392942/)"<br/>
[K Takahashi] "[Process integration of 3D chip stack with vertical interconnection](https://ieeexplore.ieee.org/abstract/document/1319400/)"<br/>
[WM Hassanein ] "[Processing-in-memory techniques for hiding memory access latency](http://search.proquest.com/openview/4d869f51f41fa6ebb054ecd1d1a91353/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
# [Year - 2005](#2005)
[KD Underwood] "[A hardware acceleration unit for MPI queue processing](https://ieeexplore.ieee.org/abstract/document/1419924/)"<br/>
[M Wei] "[A near-memory processor for vector, streaming and bit manipulation workloads](http://www.ideals.illinois.edu/handle/2142/11011)"<br/>
[J Draper] "[A prototype processing-in-memory (PIM) chip for the data-intensive architecture (DIVA) system](https://link.springer.com/article/10.1007/s11265-005-4939-1)"<br/>
[SD Mediratta] "[An area-efficient and protected network interface for processing-in-memory systems](https://ieeexplore.ieee.org/abstract/document/1465246/)"<br/>
[M Lanuzza] "[Cost-effective low-power processor-in-memory-based reconfigurable datapath for multimedia applications](https://dl.acm.org/doi/abs/10.1145/1077603.1077645)"<br/>
[TJ Kwon] "[Design trade-offs in floating-point unit implementation for embedded and processing-in-memory systems](https://ieeexplore.ieee.org/abstract/document/1465341/)"<br/>
[A Rodrigues] "[Enhancing NIC performance for MPI using processing-in-memory](https://ieeexplore.ieee.org/abstract/document/1420116/)"<br/>
[TS Hall] "[Large-scale field-programmable analog arrays for analog signal processing](https://ieeexplore.ieee.org/abstract/document/1528675/)"<br/>
[N Venkateswaran] "[Memory in processor-supercomputer on a chip: processor design and execution semantics for massive single-chip performance](https://ieeexplore.ieee.org/abstract/document/1420210/)"<br/>
[S Thoziyoor] "[PIM lite: A multithreaded processor-in-memory prototype](https://dl.acm.org/doi/abs/10.1145/1057661.1057678)"<br/>
[SD Mediratta] "[Performance analysis of user-level PIM communication in the data intensive architecture (DIVA) system](https://link.springer.com/chapter/10.1007/11602569_43)"<br/>
[J Teller] "[Performance characteristics of MAUI: an intelligent memory system architecture](https://dl.acm.org/doi/abs/10.1145/1111583.1111590)"<br/>
# [Year - 2006](#2006)
[T Barrett] "[A double-data rate (DDR) processing-in-memory (PIM) device with wideword floating-point capability](https://ieeexplore.ieee.org/abstract/document/1692989/)"<br/>
[S Mediratta ] "[Communication mechanisms for processing-in-memory systems](http://search.proquest.com/openview/890a1922e53f0c2740914da2c701f9d7/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
[T Legler] "[Data mining with the SAP NetWeaver BI accelerator](https://www.researchgate.net/profile/Thomas_Legler/publication/221311197_Data_Mining_with_the_SAP_Netweaver_BI_Accelerator/links/55c86daa08aeb97567470abd.pdf)"<br/>
[JF Kramer] "[Facing up to the Inevitable: Intelligent Error Recovery in Massively Parallel Processing in Memory Architectures.](https://www.researchgate.net/profile/Matthias_Scheutz/publication/221133255_Facing_up_to_the_Inevitable_Intelligent_Error_Recovery_in_Massively_Parallel_Processing_in_Memory_Architectures/links/0046351d672128da95000000.pdf)"<br/>
[A Rodrigues] "[Fine-grained message pipelining for improved mpi performance](https://ieeexplore.ieee.org/abstract/document/4100355/)"<br/>
[T Kgil] "[PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor](https://dl.acm.org/doi/abs/10.1145/1168857.1168873)"<br/>
[J Adibi] "[Processing-in-memory technology for knowledge discovery algorithms](https://dl.acm.org/doi/abs/10.1145/1140402.1140405)"<br/>
[PM Kogge] "[Redundancy in Multi-core Memory-Rich Application-Specific PIM Chips](https://ieeexplore.ieee.org/abstract/document/4089352/)"<br/>
[N Burle ] "[The concreteness effects of bilingual memory in free association tasks](http://search.proquest.com/openview/56838a3b5e54d6ec428e07262776dd5d/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
# [Year - 2007](#2007)
[Z Wang] "[A memory efficient partially parallel decoder architecture for quasi-cyclic LDPC codes](https://ieeexplore.ieee.org/abstract/document/4162517/)"<br/>
[BJ Jasionowski] "[A processor-in-memory architecture for multimedia compression](https://ieeexplore.ieee.org/abstract/document/4162508/)"<br/>
[MR Swain] "[Deploying an Antarctic Interferometer](https://link.springer.com/content/pdf/10.1007/978-3-540-74256-2_81.pdf)"<br/>
[S Sridharan] "[Evaluating synchronization techniques for light-weight multithreaded/multicore architectures](https://dl.acm.org/doi/pdf/10.1145/1248377.1248388)"<br/>
[J Piernas] "[Evaluation of active storage strategies for the lustre parallel file system](https://ieeexplore.ieee.org/abstract/document/5348819/)"<br/>
[KB WHEELER] "[Lightweight threading for architectural design research](https://www.researchgate.net/profile/Lee_Shunn/publication/253674361_Verification_of_low-Mach_number_combustion_codes_using_the_method_of_manufactured_solutions/links/0c96053bb14c86d4a7000000.pdf#page=195)"<br/>
[N AbouGhazaleh] "[Near-memory caching for improved energy consumption](https://ieeexplore.ieee.org/abstract/document/4336294/)"<br/>
[GH Loh] "[Processor design in 3D die-stacking technologies](https://ieeexplore.ieee.org/abstract/document/4292055/)"<br/>
[CL Chen] "[Thermal effects of three dimensional integrated circuit stacks](https://ieeexplore.ieee.org/abstract/document/4357867/)"<br/>
[K Puttaswamy] "[Thermal herding: Microarchitecture techniques for controlling hotspots in high-performance 3D-integrated processors](https://ieeexplore.ieee.org/abstract/document/4147660/)"<br/>
# [Year - 2008](#2008)
[GH Loh ] "[3D-stacked memory architectures for multi-core processors](https://dl.acm.org/doi/abs/10.1145/1394608.1382159)"<br/>
[K Sakuma] "[Characterization of stacked die using die-to-wafer integration for high yield and throughput](https://ieeexplore.ieee.org/abstract/document/4549944/)"<br/>
[TF Oliver] "[High speed biological sequence analysis with hidden Markov models on reconfigurable platforms](https://ieeexplore.ieee.org/abstract/document/4358904/)"<br/>
[M Itoh] "[Memristor oscillators](https://www.worldscientific.com/doi/abs/10.1142/S0218127408022354)"<br/>
[KB Wheeler] "[Qthreads: An API for programming with millions of lightweight threads](https://ieeexplore.ieee.org/abstract/document/4536359/)"<br/>
[R Buchty] "[Self-aware memory: managing distributed memory in an autonomous multi-master environment](https://link.springer.com/chapter/10.1007/978-3-540-78153-0_9)"<br/>
[J Bautista ] "[Tera-scale computing and interconnect challenges-3D stacking considerations](https://ieeexplore.ieee.org/abstract/document/7476514/)"<br/>
[DB Strukov] "[The missing memristor found](https://www.nature.com/articles/nature06932)"<br/>
[A Jain] "[Thermal modeling and design of 3D integrated circuits](https://ieeexplore.ieee.org/abstract/document/4544389/)"<br/>
[J Schemmel] "[Wafer-scale integration of analog neural networks](https://ieeexplore.ieee.org/abstract/document/4633828/)"<br/>
# [Year - 2009](#2009)
[P Zhou] "[A durable and energy efficient main memory using phase change memory technology](https://dl.acm.org/doi/abs/10.1145/1555815.1555759)"<br/>
[N Gergel] "[A flexible solution-processed memristor](https://ieeexplore.ieee.org/abstract/document/5061634/)"<br/>
[S Kasap] "[A high performance fpga-based implementation of position specific iterated blast](https://dl.acm.org/doi/abs/10.1145/1508128.1508169)"<br/>
[SK Kuntz ] "[An application-driven approach to evaluation of a lightweight multithreaded architecture](http://search.proquest.com/openview/4e1fb75140d8e7e3f984e7202f7dc140/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
[RC Murphy ] "[Building More Powerful Less Expensive Supercomputers Using Processing-In-Memory (PIM) LDRD Final Report](https://pdfs.semanticscholar.org/fd6c/26d03108f48bed975d3d4d8eece425574e67.pdf)"<br/>
[A Malehmir] "[Case History 3D seismic reflection imaging of volcanic-hosted massive sulfide deposits: Insights from reprocessing Halfmile Lake data, New Brunswick, Canada](https://www.researchgate.net/profile/Alireza_Malehmir/publication/249866335_3D_seismic_reflection_imaging_of_volcanic-hosted_massive_sulfide_deposits_Insights_from_reprocessing_Halfmile_Lake_data_New_Brunswick_Canada/links/004635219076c2516f000000/3D-seismic-reflection-imaging-of-volcanic-hosted-massive-sulfide-deposits-Insights-from-reprocessing-Halfmile-Lake-data-New-Brunswick-Canada.pdf)"<br/>
[T Thorolfsson] "[Comparative analysis of two 3D integration implementations of a SAR processor](https://ieeexplore.ieee.org/abstract/document/5306598/)"<br/>
[C Nicopoulos] "[Design and Management of 3D Chip Multiprocessors Using Network-In-Memory (NetInMem)[43]](https://link.springer.com/chapter/10.1007/978-90-481-3031-3_8)"<br/>
[PA La Fratta] "[Design enhancements for in-cache computations](https://www.cs.utah.edu/cmpmsi/papers09/paper5.pdf)"<br/>
[MA Bornea] "[Double index nested-loop reactive join for result rate optimization](https://ieeexplore.ieee.org/abstract/document/4812428/)"<br/>
[CF Tsai] "[Gf-dbscan; a new efficient and effective data clustering technique for large databases](https://www.researchgate.net/profile/Cheng-Fa_Tsai/publication/228414431_GF-DBSCAN_A_new_efficient_and_effective_data_clustering_technique_for_large_databases/links/56dfbe7e08aee77a15fd0691/GF-DBSCAN-A-new-efficient-and-effective-data-clustering-technique-for-large-databases.pdf)"<br/>
[C Wei] "[Operating systems support for process dynamic integrity measurement](https://ieeexplore.ieee.org/abstract/document/5382352/)"<br/>
[Z Biolek] "[SPICE Model of Memristor with Nonlinear Dopant Drift.](https://www.academia.edu/download/45715655/09_02_210_214.pdf)"<br/>
[S Ghosh] "[Spiking neural networks](https://www.worldscientific.com/doi/abs/10.1142/S0129065709002002)"<br/>
[X Wang] "[Spintronic memristor through spin-torque-induced magnetization motion](https://ieeexplore.ieee.org/abstract/document/4781542/)"<br/>
[YN Joglekar] "[The elusive memristor: properties of basic electrical circuits](https://iopscience.iop.org/article/10.1088/0143-0807/30/4/001/meta)"<br/>
[K Kota] "[Thermal management of a 3D chip stack using a liquid interface to a synthetic jet cooled spreader](https://ieeexplore.ieee.org/abstract/document/5340061/)"<br/>
[H Mizunuma] "[Thermal modeling for 3D-ICs with integrated microchannel cooling](https://dl.acm.org/doi/abs/10.1145/1687399.1687447)"<br/>
# [Year - 2010](#2010)
[GH Loh] "[3D stacked microprocessor: Are we there yet?](https://ieeexplore.ieee.org/abstract/document/5506936/)"<br/>
[A Sridhar] "[3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling](https://ieeexplore.ieee.org/abstract/document/5653749/)"<br/>
[M Bornea] "[Adaptive join operators for result rate optimization on streaming inputs](https://ieeexplore.ieee.org/abstract/document/5453375/)"<br/>
[AC Ehresmann] "[Analysis of complex events in Memory Evolutive Systems](https://link.springer.com/chapter/10.1007/978-3-642-22760-8_17)"<br/>
[E Kursun] "[Analysis of spatial and temporal behavior of threedimensional multi-core architectures towards run-time thermal management](https://ieeexplore.ieee.org/abstract/document/5501257/)"<br/>
[J Xie] "[Architectural benefits and design challenges for three-dimensional integrated circuits](https://ieeexplore.ieee.org/abstract/document/5775083/)"<br/>
[M Laiho] "[Arithmetic operations within memristor-based analog memory](https://ieeexplore.ieee.org/abstract/document/5430319/)"<br/>
[RC Wong ] "[Direct SRAM operation margin computation with random skews of device characteristics](https://link.springer.com/chapter/10.1007/978-1-4419-6606-3_5)"<br/>
[SW Son] "[Enabling active storage on parallel I/O software stacks](https://ieeexplore.ieee.org/abstract/document/5496981/)"<br/>
[P Ranganathan ] "[From microprocessors to nanostores: Rethinking system building blocks for the data-centric era](https://www.computer.org/csdl/mags/co/preprint/mco2010990053.pdf)"<br/>
[F Law] "[Identifying volatile data from multiple memory dumps in live forensics](https://link.springer.com/chapter/10.1007/978-3-642-15506-2_13)"<br/>
[B Muthuswamy ] "[Implementing memristor based chaotic circuits](https://www.worldscientific.com/doi/abs/10.1142/S0218127410026514)"<br/>
[M Vance] "[Introducing mNUMA: an extended PGAS architecture](https://dl.acm.org/doi/abs/10.1145/2020373.2020379)"<br/>
[S Li] "[Lightweight Chip Multi-Threading (LCMT): Maximizing Fine-Grained Parallelism On-Chip](https://ieeexplore.ieee.org/abstract/document/5601707/)"<br/>
[S Shin] "[Memristor applications for programmable analog ICs](https://ieeexplore.ieee.org/abstract/document/5373864/)"<br/>
[Z Fan] "[Mobility-assisted Hierarchy for Efficient Data Collection in Wireless Sensor Networks.](https://www.researchgate.net/profile/Yuanzhu_Chen/publication/220520345_Mobility-assisted_Hierarchy_for_Efficient_Data_Collection_in_Wireless_Sensor_Networks/links/55eae4ce08ae21d099c5159d/Mobility-assisted-Hierarchy-for-Efficient-Data-Collection-in-Wireless-Sensor-Networks.pdf)"<br/>
[YV Pershin] "[Practical approach to programmable analog circuits with memristors](https://ieeexplore.ieee.org/abstract/document/5405039/)"<br/>
[Y Xie ] "[Processor architecture design using 3D integration technology](https://ieeexplore.ieee.org/abstract/document/5401205/)"<br/>
[H Qian] "[Real-time thermal management of 3D multi-core system with fine-grained cooling control](https://ieeexplore.ieee.org/abstract/document/5751460/)"<br/>
[X Guo] "[Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing](https://dl.acm.org/doi/abs/10.1145/1816038.1816012)"<br/>
[B Joustra ] "[Risk-based Project Management at Heerema Marine Contractors](https://www.academia.edu/download/39178294/Bas_Joustra_-_Master_Thesis_Report.pdf)"<br/>
[Y Zhang] "[Separatrices in high-dimensional state space: System-theoretical tangent computation and application to SRAM dynamic stability analysis](https://dl.acm.org/doi/abs/10.1145/1837274.1837414)"<br/>
[AR Klotz] "[Temperature change near microbubbles within a capillary network during focused ultrasound](https://iopscience.iop.org/article/10.1088/0031-9155/55/6/001/meta)"<br/>
[M Wang] "[The adaptive characteristics of memory: A perspective from the life-span development of associative memory illusion](https://link.springer.com/article/10.1007/s11434-010-3133-4)"<br/>
[P Jain] "[Thermal and power delivery challenges in 3D ICs](https://link.springer.com/chapter/10.1007/978-1-4419-0784-4_3)"<br/>
[H Wang] "[Thermal management via task scheduling for 3D NoC based multi-processor](https://ieeexplore.ieee.org/abstract/document/5682875/)"<br/>
[D Cuesta] "[Thermal-aware floorplanning exploration for 3D multi-core architectures](https://dl.acm.org/doi/abs/10.1145/1785481.1785505)"<br/>
[EU Kumar ] "[User-mode memory scanning on 32-bit & 64-bit windows](https://link.springer.com/article/10.1007/s11416-008-0091-3)"<br/>
[JY Kim ] "[Vertical Multiple-Stack Transistors for Ultra-HIgh-Density Nonvolatile Memory Device](http://search.proquest.com/openview/ca6441b3307dd2d782ee1e111d8b88ce/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
# [Year - 2011](#2011)
[J Meng] "[3D systems with on-chip DRAM for enabling low-power high-performance computing](https://pdfs.semanticscholar.org/2484/b701c7823c2f51fe17df080f2d12ab950c03.pdf)"<br/>
[CR Schlottmann] "[A highly dense, low power, programmable analog vector-matrix multiplier: The FPAA implementation](https://ieeexplore.ieee.org/abstract/document/6032715/)"<br/>
[C Yakopcic] "[A memristor device model](https://ieeexplore.ieee.org/abstract/document/6012511/)"<br/>
[Q Zhao] "[A novel reconfigurable logic device base on 3D stack technology](https://ieeexplore.ieee.org/abstract/document/6263022/)"<br/>
[Q Guo] "[A resistive TCAM accelerator for data-intensive computing](https://ieeexplore.ieee.org/abstract/document/7851484/)"<br/>
[D Milojevic] "[DRAM-on-logic Stack–Calibrated thermal and mechanical models integrated into PathFinding flow](https://ieeexplore.ieee.org/abstract/document/6055357/)"<br/>
[L Chen] "[Enhancement of Resistive Switching Characteristics in -Based RRAM With Embedded Ruthenium Nanocrystals](https://ieeexplore.ieee.org/abstract/document/5762588/)"<br/>
[R Duan] "[Exploring memory energy optimizations in smartphones](https://ieeexplore.ieee.org/abstract/document/6008591/)"<br/>
[A Patil] "[First-in not referenced first-out page replacement algorithm](https://dl.acm.org/doi/abs/10.1145/1980022.1980116)"<br/>
[D Borodin] "[Functional unit sharing between stacked processors in 3d integrated systems](https://ieeexplore.ieee.org/abstract/document/6045477/)"<br/>
[JT Pawlowski ] "[Hybrid memory cube (HMC)](https://ieeexplore.ieee.org/abstract/document/7477494/)"<br/>
[T Ley] "[Implicit and explicit memory in learning from social software: a dual-process account](https://link.springer.com/chapter/10.1007/978-3-642-23985-4_37)"<br/>
[K Stolze] "[Integrating cluster-based main-memory accelerators in relational data warehouse systems](https://link.springer.com/content/pdf/10.1007/s13222-011-0056-4.pdf)"<br/>
[KAZ Ariffin] "[Investigating the PROCESS block for memory analysis](https://www.researchgate.net/profile/Ahmad_Kamil_Mahmood/publication/262329943_Investigating_the_PROCESS_block_for_memory_analysis/links/54e2af350cf2edaea093739a.pdf)"<br/>
[H Kim] "[Memristor bridge synapses](https://ieeexplore.ieee.org/abstract/document/6074916/)"<br/>
[F Merrikh] "[Memristor crossbar-based hardware implementation of the IDS method](https://ieeexplore.ieee.org/abstract/document/5893932/)"<br/>
[F Corinto] "[Nonlinear dynamics of memristor oscillators](https://ieeexplore.ieee.org/abstract/document/5704223/)"<br/>
[J Mertz ] "[Optical sectioning microscopy with planar or structured illumination](https://www.nature.com/articles/nmeth.1709.pdf?origin=ppub)"<br/>
[PA La Fratta ] "[Optimizing the internal microarchitecture and isa of a traveling thread pim system](http://search.proquest.com/openview/37063f590c3845eec358feb2f8d07073/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
[A Tabbal] "[Preliminary design examination of the ParalleX system from a software and hardware perspective](https://dl.acm.org/doi/abs/10.1145/1964218.1964232)"<br/>
[V Eisenberg] "[Ruby on semantic web](https://ieeexplore.ieee.org/abstract/document/5767945/)"<br/>
[CL Janssen] "[SST/macro](https://www.osti.gov/servlets/purl/1289945)"<br/>
[AC Torrezan] "[Sub-nanosecond switching of a tantalum oxide memristor](https://iopscience.iop.org/article/10.1088/0957-4484/22/48/485203/meta)"<br/>
[MD Grilli] "[The self-imagination effect: Benefits of a self-referential encoding strategy on cued recall in memory-impaired individuals with neurological damage](https://www.researchgate.net/profile/Elizabeth_Glisky/publication/51467495_The_Self-Imagination_Effect_Benefits_of_a_Self-Referential_Encoding_Strategy_on_Cued_Recall_in_Memory-Impaired_Individuals_with_Neurological_Damage/links/0deec519f92ef84763000000/The-Self-Imagination-Effect-Benefits-of-a-Self-Referential-Encoding-Strategy-on-Cued-Recall-in-Memory-Impaired-Individuals-with-Neurological-Damage.pdf)"<br/>
[E Mazur] "[Towards scalable one-pass analytics using mapreduce](https://ieeexplore.ieee.org/abstract/document/6008898/)"<br/>
[G Kumar] "[Ultra-high I/O density glass/silicon interposers for high bandwidth smart mobile applications](https://ieeexplore.ieee.org/abstract/document/5898516/)"<br/>
# [Year - 2012](#2012)
[D Riley ] "[A Modular, Power-Intelligent Wireless Sensor Node Architecture](http://search.proquest.com/openview/f0a9e10e663566b3929fdd162cd2aa27/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
[Y Kim] "[A digital neuromorphic VLSI architecture with memristor crossbar synaptic array for machine learning](https://ieeexplore.ieee.org/abstract/document/6398336/)"<br/>
[CR Schlottmann] "[A digitally enhanced dynamically reconfigurable analog platform for low-power signal processing](https://ieeexplore.ieee.org/abstract/document/6208832/)"<br/>
[A Chanthbouala] "[A ferroelectric memristor](https://www.nature.com/articles/nmat3415)"<br/>
[J Chang] "[A limits study of benefits from nanostore-based future data-centric system architectures](https://dl.acm.org/doi/abs/10.1145/2212908.2212915)"<br/>
[P Ji] "[A study on exponential smoothing model for load forecasting](https://ieeexplore.ieee.org/abstract/document/6307555/)"<br/>
[Y Wu] "[AlOx-based resistive switching device with gradual resistance modulation for neuromorphic device application](https://ieeexplore.ieee.org/abstract/document/6213663/)"<br/>
[L Gao] "[Analog-input analog-weight dot-product operation with Ag/a-Si/Pt memristive devices](https://ieeexplore.ieee.org/abstract/document/7332082/)"<br/>
[E Linn] "[Beyond von Neumann—logic operations in passive crossbar arrays alongside memory operations](https://iopscience.iop.org/article/10.1088/0957-4484/23/30/305205/meta)"<br/>
[D Fick] "[Centip3De: A cluster-based NTC architecture with 64 ARM Cortex-M3 cores in 3D stacked 130 nm CMOS](https://ieeexplore.ieee.org/abstract/document/6399548/)"<br/>
[GH Loh] "[Challenges in heterogeneous die-stacked and off-chip memory systems](https://www.researchgate.net/profile/Mike_Oconnor3/publication/316672623_Challenges_in_Heterogeneous_Die-Stacked_and_Off-Chip_Memory_Systems/links/590b65260f7e9b7fed8f635e/Challenges-in-Heterogeneous-Die-Stacked-and-Off-Chip-Memory-Systems.pdf)"<br/>
[A Shokrollahi ] "[Crossbar switch decoder for vector signaling codes](https://infoscience.epfl.ch/record/223483)"<br/>
[Y Joshi ] "[Crossing the length scale divide to address thermal challenges for sustainable data centers](https://ieeexplore.ieee.org/abstract/document/6231421/)"<br/>
[NA Ali] "[Data management for the internet of things: Green directions](https://ieeexplore.ieee.org/abstract/document/6477602/)"<br/>
[JH Boese] "[Data management with SAPs in-memory computing engine](https://dl.acm.org/doi/abs/10.1145/2247596.2247661)"<br/>
[KL Pey] "[Dielectric breakdown—Recovery in logic and resistive switching in memory—Bridging the gap between the two phenomena](https://ieeexplore.ieee.org/abstract/document/6467690/)"<br/>
[J Cheng] "[Fast algorithms for maximal clique enumeration with limited memory](https://dl.acm.org/doi/abs/10.1145/2339530.2339724)"<br/>
[J Torrellas ] "[FlexRAM: Toward an advanced Intelligent Memory system: A retrospective paper](https://ieeexplore.ieee.org/abstract/document/6378607/)"<br/>
[S Van Hooland] "[Free your metadata: a practical approach towards metadata cleaning and vocabulary reconciliation.](https://biblio.ugent.be/embed?limit=10&start=108000)"<br/>
[A Joubert] "[Hardware spiking neurons design: Analog or digital?](https://ieeexplore.ieee.org/abstract/document/6252600/)"<br/>
[A Rajwade] "[Image denoising using the higher order singular value decomposition](https://ieeexplore.ieee.org/abstract/document/6226423/)"<br/>
[S Mondal] "[Improved Resistance Switching Characteristics in Ti-Dopedfor Resistive Nonvolatile Memory Devices](https://ieeexplore.ieee.org/abstract/document/6203359/)"<br/>
[A Jantsch] "[Memory architecture and management in an NoC platform](https://link.springer.com/chapter/10.1007/978-1-4419-6778-7_1)"<br/>
[M Laiho] "[Memristive analog arithmetic within cellular arrays](https://ieeexplore.ieee.org/abstract/document/6271855/)"<br/>
[M Hu] "[Memristor crossbar based hardware realization of BSB recall function](https://ieeexplore.ieee.org/abstract/document/6252563/)"<br/>
[H Kim] "[Memristor emulator for memristor circuit applications](https://ieeexplore.ieee.org/abstract/document/6183495/)"<br/>
[TW Lee] "[Memristor resistance modulation for analog applications](https://ieeexplore.ieee.org/abstract/document/6269919/)"<br/>
[N Srinivasa] "[Neuromorphic adaptive plastic scalable electronics: analog learning systems](https://ieeexplore.ieee.org/abstract/document/6153093/)"<br/>
[D Sciascia] "[RAM-DUR: In-memory deferred update replication](https://ieeexplore.ieee.org/abstract/document/6424842/)"<br/>
[R Melhem] "[RDIS: A recursively defined invertible set scheme to tolerate multiple stuck-at faults in resistive memory](https://ieeexplore.ieee.org/abstract/document/6263949/)"<br/>
[H Baek] "[Resistive switching memory properties of layer-by-layer assembled enzyme multilayers](https://iopscience.iop.org/article/10.1088/0957-4484/23/15/155604/meta)"<br/>
[SJ Hong ] "[Semiconductor memory scaling and beyond](https://ieeexplore.ieee.org/abstract/document/6522619/)"<br/>
[BK Kaang] "[Synaptic protein degradation in memory reorganization](https://link.springer.com/chapter/10.1007/978-3-7091-0932-8_10)"<br/>
[S Kvatinsky] "[TEAM: Threshold adaptive memristor model](https://ieeexplore.ieee.org/abstract/document/6353604/)"<br/>
# [Year - 2013](#2013)
[DW Chang ] "[3D Stacked Memories for Digital Signal Processors](http://search.proquest.com/openview/5e49ac3585933003623f85a2d5cd4d85/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
[A Sridhar] "[3D-ICE: A compact thermal model for early-stage design of liquid-cooled ICs](https://ieeexplore.ieee.org/abstract/document/6532287/)"<br/>
[G Cibrario] "[A 3D process design kit generator based on customizable 3D layout design environment](https://ieeexplore.ieee.org/abstract/document/6702324/)"<br/>
[Q Zhu] "[A 3D-stacked logic-in-memory accelerator for application-specific data intensive computing](https://ieeexplore.ieee.org/abstract/document/6702348/)"<br/>
[H Zhao] "[A multidimensional OLAP engine implementation in key-value database systems](https://link.springer.com/chapter/10.1007/978-3-319-10596-3_12)"<br/>
[DP Zhang] "[A new perspective on processing-in-memory architecture design](https://dl.acm.org/doi/abs/10.1145/2492408.2492418)"<br/>
[R Kalayappan] "[A survey of checker architectures](https://dl.acm.org/doi/abs/10.1145/2501654.2501662)"<br/>
[Q Guo] "[Ac-dimm: associative computing with stt-mram](https://dl.acm.org/doi/abs/10.1145/2485922.2485939)"<br/>
[Q Zhu] "[Accelerating sparse matrix-matrix multiplication with 3D-stacked logic-in-memory hardware](https://ieeexplore.ieee.org/abstract/document/6670336/)"<br/>
[J Van Den Hurk] "[Ag/GeSx/Pt-based complementary resistive switches for hybrid CMOS/Nanoelectronic logic and memory architectures](https://www.nature.com/articles/srep02856)"<br/>
[Q Zhu ] "[Application specific logic-in-memory](http://search.proquest.com/openview/927995da629c482591c2fcb15d271160/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
[C BŘscher] "[Artificial cognition in autonomous assembly planning systems](https://link.springer.com/chapter/10.1007/978-3-642-33389-7_46)"<br/>
[I Stoica ] "[Berkeley data analytics stack (BDAS) overview](http://infolab.stanford.edu/infoseminar.Archive/WinterY2013/stoica.pdf)"<br/>
[PM Kogge ] "[Big data, deep data, and the effect of system architectures on performance.](https://pdfs.semanticscholar.org/fecf/1749a0319c4145b1a03f41ee09183afe93e7.pdf)"<br/>
[K Nepal] "[Built-in Self-Repair in a 3D die stack using programmable logic](https://ieeexplore.ieee.org/abstract/document/6653613/)"<br/>
[VG Castellana] "[Composing data parallel code for a SPARQL graph engine](https://ieeexplore.ieee.org/abstract/document/6693401/)"<br/>
[M Abu] "[Data management for the internet of things: Design primitives and solution](https://www.mdpi.com/1424-8220/13/11/15582)"<br/>
[HAHA Saadeldeen ] "[Designing reliable modern memory systems](http://search.proquest.com/openview/d64f606a87a8f3f0087834a3ec497656/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
[B Liu] "[Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine](https://ieeexplore.ieee.org/abstract/document/6560600/)"<br/>
[L Gao] "[Digital-to-analog and analog-to-digital conversion with metal oxide memristors for ultra-low power computing](https://ieeexplore.ieee.org/abstract/document/6623031/)"<br/>
[Y Guo] "[Energy and network aware workload management for sustainable data centers with thermal storage](https://ieeexplore.ieee.org/abstract/document/6654159/)"<br/>
[C Yakopcic] "[Energy efficient perceptron pattern recognition using segmented memristor crossbar arrays](https://ieeexplore.ieee.org/abstract/document/6707073/)"<br/>
[BA Hechtman] "[Evaluating cache coherent shared virtual memory for heterogeneous multicore chips](https://ieeexplore.ieee.org/abstract/document/6557152/)"<br/>
[MP Schapranow] "[HIG—An in-memory database platform enabling real-time analyses of genome data](https://ieeexplore.ieee.org/abstract/document/6691638/)"<br/>
[C Serafy] "[High performance 3D stacked DRAM processor architectures with micro-fluidic cooling](https://ieeexplore.ieee.org/abstract/document/6702353/)"<br/>
[R Stanley Williams ] "[How we found the missing memristor](https://www.worldscientific.com/doi/abs/10.1142/9789814434805_0038)"<br/>
[AP Beece ] "[Improving computer system performance and power with 3d integration of memory](http://search.proquest.com/openview/7d0a8e2ad9ab75f9b84d534c5187d4ca/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
[K Shahzad] "[Investigating energy consumption of an sram-based fpga for duty-cycle applications](https://www.diva-portal.org/smash/record.jsf?pid=diva2:689606)"<br/>
[Q Zhu] "[Local interpolation-based polar format sar: Algorithm, hardware implementation and design automation](https://link.springer.com/article/10.1007/s11265-012-0720-4)"<br/>
[M Lee ] "[Memory region: a system abstraction for managing the complex memory structures of multicore platforms](https://smartech.gatech.edu/handle/1853/50398)"<br/>
[H Amur] "[Memory-efficient groupby-aggregate using compressed buffer trees](https://dl.acm.org/doi/abs/10.1145/2523616.2523625)"<br/>
[A Ascoli] "[Memristor model comparison](https://ieeexplore.ieee.org/abstract/document/6518259/)"<br/>
[D Lie] "[On the impact of 3d integration on high-throughput sensor information processing: A case study with image sensing](https://ieeexplore.ieee.org/abstract/document/6623057/)"<br/>
[G Kestor] "[Quantifying the energy cost of data movement in scientific applications](https://ieeexplore.ieee.org/abstract/document/6704670/)"<br/>
[M Steinbrecher] "[Real-Time Data Mining with In-Memory Database Technology](https://link.springer.com/chapter/10.1007/978-3-642-32378-2_19)"<br/>
[H Mahmoodi] "[Resistive computation: A critique](https://ieeexplore.ieee.org/abstract/document/6574859/)"<br/>
[V Seshadri] "[RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization](https://dl.acm.org/doi/abs/10.1145/2540708.2540725)"<br/>
[J Lee] "[SAP HANA distributed in-memory database system: Transaction, session, and metadata management](https://ieeexplore.ieee.org/abstract/document/6544906/)"<br/>
[P Taveras ] "[SCADA live forensics: real time data acquisition process to detect, prevent or evaluate critical situations](http://www.academia.edu/download/33901904/1457-4460-1-PB.pdf)"<br/>
[S Ambrogio] "[Spike-timing dependent plasticity in a transistor-selected resistive switching memory](https://iopscience.iop.org/article/10.1088/0957-4484/24/38/384012/meta)"<br/>
[H Amur ] "[Storage and aggregation for fast analytics systems](https://smartech.gatech.edu/handle/1853/50397)"<br/>
[W Zhao] "[Synchronous non-volatile logic gate design based on resistive switching memories](https://ieeexplore.ieee.org/abstract/document/6585773/)"<br/>
[C O'Sullivan ] "[Test Chip Design for Process Variation Characterization in 3D Integrated Circuits](https://uwspace.uwaterloo.ca/handle/10012/7888)"<br/>
[L Yavits] "[Thermal analysis of 3D associative processor](https://arxiv.org/abs/1307.3853)"<br/>
[SP Adhikari] "[Three fingerprints of memristor](https://ieeexplore.ieee.org/abstract/document/6549211/)"<br/>
[Q Zhou] "[Towards hybrid online on-demand querying of realtime data with stateful complex event processing](https://ieeexplore.ieee.org/abstract/document/6691575/)"<br/>
[M Sharad] "[Ultra low power associative computing with spin neurons and resistive crossbar memory](https://dl.acm.org/doi/abs/10.1145/2463209.2488866)"<br/>
[BY Cho] "[Xsd: Accelerating mapreduce by harnessing the gpu inside an ssd](https://www.cs.utah.edu/wondp/XSD_final.pdf)"<br/>
# [Year - 2014](#2014)
[Q Guo] "[3D-stacked memory-side acceleration: Accelerator and system design](http://users.ece.cmu.edu/~franzf/papers/guo.pdf)"<br/>
[A De ] "[A Compute Capable SSD Architecture for Next-Generation Non-volatile Memories](https://escholarship.org/uc/item/6c08r3qq)"<br/>
[A Gundu] "[A case for near data security](http://www.cs.utah.edu/~rajeev/pubs/wondp14.pdf)"<br/>
[E Azarkhish] "[A logic-base interconnect for supporting near memory computation in the hybrid memory cube](https://www.cs.utah.edu/wondp/erfan.pdf)"<br/>
[B Querbach] "[A reusable BIST with software assisted repair technology for improved memory and IO debug, validation and test time](https://ieeexplore.ieee.org/abstract/document/7035340/)"<br/>
[Y Chen] "[A study of SQL-on-Hadoop systems](https://link.springer.com/chapter/10.1007/978-3-319-13021-7_12)"<br/>
[C Doulkeridis] "[A survey of large-scale analytical query processing in MapReduce](https://link.springer.com/article/10.1007/s00778-013-0319-9)"<br/>
[M Noack] "[A unified programming model for intra-and inter-node offloading on Xeon Phi clusters](https://ieeexplore.ieee.org/abstract/document/7013004/)"<br/>
[R Nair ] "[Active Memory Cube](https://www.cs.utah.edu/wondp/Nair.pdf)"<br/>
[N Kumari] "[Air cooling limits of 3D stacked logic processor and memory dies](https://ieeexplore.ieee.org/abstract/document/6892269/)"<br/>
[HC Edwards ] "[An Update on Kokkos Our C++ Library for Manycore Performance Portability.](https://www.osti.gov/servlets/purl/1497798)"<br/>
[M Kang] "[An energy-efficient VLSI architecture for pattern recognition via deep embedding of computation in SRAM](https://ieeexplore.ieee.org/abstract/document/6855225/)"<br/>
[SK Duan] "[Analog memristive memory with applications in audio signal processing](https://link.springer.com/content/pdf/10.1007/s11432-013-4864-z.pdf)"<br/>
[B Falsafi] "[Big Data](https://www.computer.org/csdl/mags/mi/2014/04/mmi2014040004.pdf)"<br/>
[ER Altman ] "[Big Data and democratization](https://www.researchgate.net/profile/Erik_Altman/publication/264561735_Big_Data_and_Democratization_Editorial/links/55acd12d08aea9946727c63a/Big-Data-and-Democratization-Editorial.pdf)"<br/>
[T Hanyu] "[Challenge of MOS/MTJ-hybrid nonvolatile logic-in-memory architecture in dark-silicon era](https://ieeexplore.ieee.org/abstract/document/7047124/)"<br/>
[SH Pugsley] "[Comparing implementations of near-data computing with in-memory mapreduce workloads](https://ieeexplore.ieee.org/abstract/document/6824681/)"<br/>
[S Paul] "[Computing with Memory for Energy-Efficient Robust Systems](https://link.springer.com/content/pdf/10.1007/978-1-4614-7798-3.pdf)"<br/>
[F Wende] "[Concurrent kernel execution on xeon phi within parallel heterogeneous workloads](https://link.springer.com/chapter/10.1007/978-3-319-09873-9_66)"<br/>
[DH Kang] "[Considerations on highly scalable and easily stackable phase change memory cell array for low-cost and high-performance applications](https://ieeexplore.ieee.org/abstract/document/7060836/)"<br/>
[A Farmahini] "[DRAMA: An architecture for accelerated processing near memory](https://ieeexplore.ieee.org/abstract/document/6846276/)"<br/>
[E Doller] "[DataCenter 2020: Near-memory acceleration for data-oriented applications](https://ieeexplore.ieee.org/abstract/document/6858357/)"<br/>
[C Liu] "[Design and applied research of the distributed real-time database in smart grid](https://ieeexplore.ieee.org/abstract/document/6779057/)"<br/>
[S Paul] "[Energy-efficient hardware acceleration through computing in the memory](https://ieeexplore.ieee.org/abstract/document/6800480/)"<br/>
[L Lopes ] "[Euro-Par 2014: Parallel Processing Workshops](https://link.springer.com/content/pdf/10.1007/978-3-319-14313-2.pdf)"<br/>
[A Borsic] "[GPU-Accelerated and memory optimized vessel enhancement filters for micro-CT tomography](https://ieeexplore.ieee.org/abstract/document/6972735/)"<br/>
[B Akin] "[HAMLeT: Hardware accelerated memory layout transform within 3D-stacked DRAM](https://ieeexplore.ieee.org/abstract/document/7040954/)"<br/>
[B Li] "[ICE: inline calibration for memristor crossbar-based computing engine](https://ieeexplore.ieee.org/abstract/document/6800398/)"<br/>
[L Chua ] "[If it's pinched it'sa memristor](https://iopscience.iop.org/article/10.1088/0268-1242/29/10/104001/meta)"<br/>
[M Islam] "[Improving node-level mapreduce performance using processing-in-memory technologies](https://link.springer.com/chapter/10.1007/978-3-319-14313-2_36)"<br/>
[D Efnusheva] "[Integrating processing in RAM memory and its application to high speed FFT computation](https://www.researchgate.net/profile/Miroslav_Trajanovic/publication/262561994_ICIST_2014/links/00b7d53802d891e652000000/ICIST-2014.pdf#page=392)"<br/>
[S Paul] "[Key features of memory-based computing](https://link.springer.com/chapter/10.1007/978-1-4614-7798-3_4)"<br/>
[HC Edwards ] "[Kokkos Update.](https://www.osti.gov/servlets/purl/1497532)"<br/>
[S Kvatinsky] "[MAGIC—Memristor-aided logic](https://ieeexplore.ieee.org/abstract/document/6895258/)"<br/>
[LC Chen] "[MIMS: Towards a message interface based memory system](https://link.springer.com/content/pdf/10.1007/s11390-014-1428-7.pdf)"<br/>
[F Corradi] "[Mapping arbitrary mathematical functions and dynamical systems to neuromorphic VLSI circuits for spike-based neural computation](https://ieeexplore.ieee.org/abstract/document/6865117/)"<br/>
[G Kim] "[Memory Network: Enabling Technology for Scalable Near-Data Computing](https://www.cs.utah.edu/wondp/kim.pdf)"<br/>
[JA Starzyk ] "[Memristor crossbar architecture for synchronous neural networks](https://ieeexplore.ieee.org/abstract/document/6779676/)"<br/>
[TM Taha] "[Memristor crossbar based multicore neuromorphic processors](https://ieeexplore.ieee.org/abstract/document/6948959/)"<br/>
[SH Pugsley] "[NDC: Analyzing the impact of 3D-stacked memory+ logic devices on MapReduce workloads](https://ieeexplore.ieee.org/abstract/document/6844483/)"<br/>
[R Balasubramonian] "[Near-data processing: Insights from a MICRO-46 workshop](https://ieeexplore.ieee.org/abstract/document/6871738/)"<br/>
[BV Benjamin] "[Neurogrid: A mixed-analog-digital multichip system for large-scale neural simulations](https://ieeexplore.ieee.org/abstract/document/6805187/)"<br/>
[SN Truong] "[Neuromorphic crossbar circuit with nanoscale filamentary-switching binary memristors for speech recognition](https://link.springer.com/article/10.1186/1556-276X-9-629)"<br/>
[A Nowak ] "[Opportunities and choice in a new vector era](https://iopscience.iop.org/article/10.1088/1742-6596/523/1/012002/meta)"<br/>
[SN Mirebrahimi] "[Programmable discrete-time type I and type II FIR filter design on the memristor crossbar structure](https://link.springer.com/article/10.1007/s10470-014-0275-3)"<br/>
[TH Huang] "[Resistive Memory for Harsh Electronics: Immunity to Surface Effect and High Corrosion Resistance via Surface Modification](https://www.nature.com/articles/srep04402)"<br/>
[L Yavits] "[Resistive associative processor](https://ieeexplore.ieee.org/abstract/document/6966736/)"<br/>
[F Clermidy] "[Resistive memories: Which applications?](https://ieeexplore.ieee.org/abstract/document/6800483/)"<br/>
[S Mondal] "[Resistive switching behavior in Lu2O3 thin film for advanced flexible memory applications](https://link.springer.com/article/10.1186/1556-276X-9-3)"<br/>
[ON Gorshkov] "[Resistive switching in metal-insulator-metal structures based on germanium oxide and stabilized zirconia](https://link.springer.com/article/10.1134/S1063785014020084)"<br/>
[D Preuveneers] "[Samurai: A streaming multi-tenant context-management architecture for intelligent and scalable internet of things applications](https://ieeexplore.ieee.org/abstract/document/6910454/)"<br/>
[L Yavits] "[Sparse matrix multiplication on an associative processor](https://ieeexplore.ieee.org/abstract/document/6954570/)"<br/>
[M Solaimani] "[Statistical technique for online anomaly detection using spark over heterogeneous data from multi-source vmware performance data](https://ieeexplore.ieee.org/abstract/document/7004343/)"<br/>
[D Zhang] "[TOP-PIM: throughput-oriented programmable processing in memory](https://dl.acm.org/doi/abs/10.1145/2600212.2600213)"<br/>
[S Gao] "[The clock data-aware eviction approach: Towards processing linked data streams with limited resources](https://link.springer.com/chapter/10.1007/978-3-319-07443-6_2)"<br/>
[Y Zhang] "[Thermal challenges for heterogeneous 3D ICs and opportunities for air gap thermal isolation](https://ieeexplore.ieee.org/abstract/document/7152174/)"<br/>
[PM Souare] "[Thermal effects of silicon thickness in 3-D ICs: Measurements and simulations](https://ieeexplore.ieee.org/abstract/document/6839023/)"<br/>
[DHK Hoe] "[Towards secure analog designs: A secure sense amplifier using memristors](https://ieeexplore.ieee.org/abstract/document/6903416/)"<br/>
[V Nandakumar ] "[Transparent in-memory cache for Hadoop-MapReduce](https://tspace.library.utoronto.ca/handle/1807/68071)"<br/>
[MH ur Rehman] "[UniMiner: Towards a unified framework for data mining](https://ieeexplore.ieee.org/abstract/document/7077317/)"<br/>
[G Stelle] "[Using a complementary emulation-simulation co-design approach to assess application readiness for processing-in-memory systems](https://ieeexplore.ieee.org/abstract/document/7017965/)"<br/>
[陈荔城， 陈明宇， 阮元， 黄永兵， 崔泽汉， 卢天越… ] "[一种消息式内存系统](http://jcst.ict.ac.cn/CN/abstract/abstract2036.shtml)"<br/>
# [Year - 2015](#2015)
[AA Chien] "[10x10: A case study in highly-programmable and energy-efficient heterogeneous federated architecture](https://dl.acm.org/doi/abs/10.1145/2856113.2856115)"<br/>
[R Berdan] "[A  -Controller-Based System for Interfacing Selectorless RRAM Crossbar Arrays](https://ieeexplore.ieee.org/abstract/document/7113814/)"<br/>
[B Akin ] "[A Formal Approach to Memory Access Optimization: Data Layout, Reorganization, and Near-Data Processing](https://kilthub.cmu.edu/ndownloader/files/13564082)"<br/>
[HE Sumbul ] "[A Novel Design Methodology for Synthesizing Application-Specific Logic-in-Memory Blocks](http://pstorage-cmu-348901238291901.s3.amazonaws.com/12247238/ANovelDesignMethodologyforSynthesizingApplicationSpecific.pdf)"<br/>
[A Siemon] "[A complementary resistive switch-based crossbar array adder](https://ieeexplore.ieee.org/abstract/document/7038233/)"<br/>
[B West] "[A hybrid approach to processing big data graphs on memory-restricted systems](https://ieeexplore.ieee.org/abstract/document/7161566/)"<br/>
[TT Nguyen] "[A hybrid centralized-Distributed Mobility Management for supporting highly mobile users](https://ieeexplore.ieee.org/abstract/document/7248940/)"<br/>
[K Vimal] "[A memory management scheme for enhancing performance of applications on Android](https://ieeexplore.ieee.org/abstract/document/7488407/)"<br/>
[AS Krishnan] "[A novel cloud-based crowd sensing approach to context-aware music mood-mapping for drivers](https://ieeexplore.ieee.org/abstract/document/7396197/)"<br/>
[AK Koliopoulos] "[A parallel distributed weka framework for big data mining using spark](https://ieeexplore.ieee.org/abstract/document/7207196/)"<br/>
[G Liu] "[A reconfigurable analog substrate for highly efficient maximum flow computation](https://dl.acm.org/doi/abs/10.1145/2744769.2744781)"<br/>
[Y Kim] "[A reconfigurable digital neuromorphic processor with memristive synaptic crossbar for cognitive computing](https://dl.acm.org/doi/abs/10.1145/2700234)"<br/>
[J Ahn] "[A scalable processing-in-memory accelerator for parallel graph processing](https://dl.acm.org/doi/abs/10.1145/2749469.2750386)"<br/>
[C Liu] "[A spiking neuromorphic design with resistive crossbar](https://ieeexplore.ieee.org/abstract/document/7167197/)"<br/>
[S Mittal] "[A survey of architectural approaches for data compression in cache and main memory systems](https://ieeexplore.ieee.org/abstract/document/7110612/)"<br/>
[HE Sumbul] "[A synthesis methodology for application-specific logic-in-memory designs](https://ieeexplore.ieee.org/abstract/document/7167381/)"<br/>
[PF Baumeister] "[Accelerating LBM and LQCD application Kernels by in-memory processing](https://link.springer.com/chapter/10.1007/978-3-319-20119-1_8)"<br/>
[R Nair] "[Active memory cube: A processing-in-memory architecture for exascale systems](https://ieeexplore.ieee.org/abstract/document/7095154/)"<br/>
[I Roy ] "[Algorithmic techniques for the micron automata processor](https://aragorn.library.gatech.edu/handle/1853/53845)"<br/>
[KC Gandy ] "[An EEG investigation of memory in depression: the effect of cognitive processing](http://search.proquest.com/openview/194bf9c0c1cb8a69d9308f218ebab773/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
[M Kang] "[An energy-efficient memory-based high-throughput VLSI architecture for convolutional networks](https://ieeexplore.ieee.org/abstract/document/7178127/)"<br/>
[L Xu] "[Analog memristor based neuromorphic crossbar circuit for image recognition](https://ieeexplore.ieee.org/abstract/document/7388161/)"<br/>
[S Sarjanoja] "[BM3D image denoising using heterogeneous computing platforms](https://ieeexplore.ieee.org/abstract/document/7367257/)"<br/>
[JH Lee] "[BSSync: Processing near memory for machine learning workloads with bounded staleness consistency models](https://ieeexplore.ieee.org/abstract/document/7429309/)"<br/>
[SL Xi] "[Beyond the wall: Near-data processing for databases](https://dl.acm.org/doi/abs/10.1145/2771937.2771945)"<br/>
[H Mohanty ] "[Big data: an introduction](https://link.springer.com/chapter/10.1007/978-81-322-2494-5_1)"<br/>
[T Hanyu ] "[Challenge of Nonvolatile Logic LSI Using MTJ-Based Logic-in-Memory Architecture](https://link.springer.com/chapter/10.1007/978-3-319-15180-9_5)"<br/>
[YF Wang] "[Characterization and Modeling of Nonfilamentary Ta/TaOx/TiO2/Ti Analog Synaptic Device](https://www.nature.com/articles/srep10150)"<br/>
[J Zhang] "[CoDEN: A Hardware/Software CoDesign Emulation Platform for SSD-Accelerated Near Data Processing](http://acs.ict.ac.cn/asbd2015/papers/ASBD_2015_submission_6.pdf)"<br/>
[HA Du Nguyen] "[Computation-in-memory based parallel adder](https://ieeexplore.ieee.org/abstract/document/7180587/)"<br/>
[JA Ang] "[DOE's Fast Forward and Design Forward R&D Projects: Influence Exascale Hardware.](https://www.osti.gov/servlets/purl/1513941)"<br/>
[R Saini] "[Data Duplication and Near Data Duplication Methods: A Review](http://search.proquest.com/openview/d6452615950e81d11334e6eea7f6fcfc/1?pq-origsite=gscholar&cbl=1606379)"<br/>
[Z Sura] "[Data access optimization in a processing-in-memory system](https://dl.acm.org/doi/abs/10.1145/2742854.2742863)"<br/>
[KS Hickmann] "[Data assimilation in the ADAPT photospheric flux transport model](https://link.springer.com/article/10.1007/s11207-015-0666-3)"<br/>
[B Akin] "[Data reorganization in memory using 3D-stacked DRAM](https://dl.acm.org/doi/abs/10.1145/2872887.2750397)"<br/>
[C Shelor] "[Dataflow based Near Data Processing using Coarse Grain Reconfigurable Logic](http://www.cs.utah.edu/~rajeev/shelor15.pdf)"<br/>
[M Minglani] "[Design space exploration for efficient computing in Solid State drives with the Storage Processing Unit](https://ieeexplore.ieee.org/abstract/document/7255225/)"<br/>
[C Bonati] "[Development of scientific software for hpc architectures using open acc: The case of lqcd](https://ieeexplore.ieee.org/abstract/document/7173505/)"<br/>
[SB Eryilmaz] "[Device and system level design considerations for analog-non-volatile-memory based neuromorphic architectures](https://ieeexplore.ieee.org/abstract/document/7409622/)"<br/>
[S Distefano] "[Device-centric sensing: an alternative to data-centric approaches](https://ieeexplore.ieee.org/abstract/document/7270260/)"<br/>
[IS Choi] "[Early experience with optimizing I/O performance using high-performance SSDs for in-memory cluster computing](https://ieeexplore.ieee.org/abstract/document/7363861/)"<br/>
[B Chen] "[Efficient in-memory computing architecture based on crossbar arrays](https://ieeexplore.ieee.org/abstract/document/7409720/)"<br/>
[Q Guo] "[Enabling portable energy efficiency with memory accelerated library](https://ieeexplore.ieee.org/abstract/document/7856642/)"<br/>
[C Chen] "[Enabling vertical wormhole switching in 3D NoC-Bus hybrid systems](https://ieeexplore.ieee.org/abstract/document/7092441/)"<br/>
[IS Choi] "[Energy efficient scale-in clusters with in-storage processing for big-data analytics](https://dl.acm.org/doi/abs/10.1145/2818950.2818983)"<br/>
[M Kang] "[Energy-efficient and high throughput sparse distributed memory architecture](https://ieeexplore.ieee.org/abstract/document/7169194/)"<br/>
[AF Farahani ] "[Energy-efficient data processing using accelerators](http://search.proquest.com/openview/68382090cd1eea87c943c361a736be5b/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
[HJ Tsai] "[Energy-efficient non-volatile TCAM search engine design using priority-decision in memory technology for DPI](https://ieeexplore.ieee.org/abstract/document/7167284/)"<br/>
[R Nair ] "[Evolution of memory architecture](https://ieeexplore.ieee.org/abstract/document/7151782/)"<br/>
[B Li] "[Exploring the precision limitation for RRAM-based analog approximate computing](https://ieeexplore.ieee.org/abstract/document/7289394/)"<br/>
[S Cho ] "[Fast memory and storage architectures for the big data era](https://ieeexplore.ieee.org/abstract/document/7387515/)"<br/>
[SH Pugsley] "[Fixed-function hardware sorting accelerators for near data mapreduce execution](https://ieeexplore.ieee.org/abstract/document/7357143/)"<br/>
[A Morad] "[GP-SIMD processing-in-memory](https://dl.acm.org/doi/abs/10.1145/2686875)"<br/>
[R Maas] "[Gaussian mixture models use-case: in-memory analysis with myria](https://dl.acm.org/doi/abs/10.1145/2803140.2803143)"<br/>
[B Akin] "[Hamlet architecture for parallel data reorganization in memory](https://ieeexplore.ieee.org/abstract/document/7325181/)"<br/>
[S Yesil] "[Hardware accelerator design for data centers](https://ieeexplore.ieee.org/abstract/document/7372648/)"<br/>
[D Fan] "[Hierarchical temporal memory based on spin-neurons and resistive memory for energy-efficient brain-inspired computing](https://ieeexplore.ieee.org/abstract/document/7202858/)"<br/>
[E Azarkhish] "[High performance AXI-4.0 based interconnect for extensible smart memory cubes](https://ieeexplore.ieee.org/abstract/document/7092596/)"<br/>
[Y Zhang ] "[Hybrid microfluidic cooling and thermal isolation technologies for 3D ICs](https://smartech.gatech.edu/handle/1853/53539)"<br/>
[S Gao] "[Implementation of complete Boolean logic functions in single complementary resistive switch](https://www.nature.com/articles/srep15467)"<br/>
[A Siemon] "[In-memory adder functionality in 1S1R arrays](https://ieeexplore.ieee.org/abstract/document/7168889/)"<br/>
[H Zhang] "[In-memory big data management and processing: A survey](https://ieeexplore.ieee.org/abstract/document/7097722/)"<br/>
[S Balko] "[In-memory business process management](https://ieeexplore.ieee.org/abstract/document/7321158/)"<br/>
[S Lloyd] "[In-memory data rearrangement for irregular, data-intensive computing](https://ieeexplore.ieee.org/abstract/document/7185306/)"<br/>
[Y Cassuto] "[In-memory hamming similarity computation in resistive arrays](https://ieeexplore.ieee.org/abstract/document/7282569/)"<br/>
[L Nai] "[Instruction offloading with hmc 2.0 standard: A case study for graph traversals](https://dl.acm.org/doi/abs/10.1145/2818950.2818982)"<br/>
[GH Loh] "[Interconnect-memory challenges for multi-chip, silicon interposer systems](https://dl.acm.org/doi/abs/10.1145/2818950.2818951)"<br/>
[OO Babarinsa] "[JAFAR: Near-data processing for databases](https://dl.acm.org/doi/abs/10.1145/2723372.2764942)"<br/>
[K Ekanadham] "[Memory Centric Computation (Mc2) for Large-Scale Graph Processing](https://ieeexplore.ieee.org/abstract/document/7379833/)"<br/>
[J Zhao] "[Memory and storage system design with nonvolatile memory technologies](https://www.jstage.jst.go.jp/article/ipsjtsldm/8/0/8_2/_article/-char/ja/)"<br/>
[S Hamdioui] "[Memristor based computation-in-memory architecture for data-intensive applications](https://ieeexplore.ieee.org/abstract/document/7092668/)"<br/>
[B Li] "[Merging the interface: Power, area and accuracy co-optimization for rram crossbar-based mixed-signal computing system](https://dl.acm.org/doi/abs/10.1145/2744769.2744870)"<br/>
[SS Iyer ] "[Monolithic three-dimensional integration for memory scaling and neuromorphic computing](https://ieeexplore.ieee.org/abstract/document/7333508/)"<br/>
[P Trancoso ] "[Moving to memoryland: in-memory computation for existing applications](https://dl.acm.org/doi/abs/10.1145/2742854.2742874)"<br/>
[A Farmahini] "[NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules](https://ieeexplore.ieee.org/abstract/document/7056040/)"<br/>
[CC Del Mundo] "[Ncam: Near-data processing for nearest neighbor search](https://dl.acm.org/doi/abs/10.1145/2818950.2818984)"<br/>
[SM Hassan] "[Near data processing: Impact and optimization of 3D memory system architecture on the uncore](https://dl.acm.org/doi/abs/10.1145/2818950.2818952)"<br/>
[M Gokhale] "[Near memory data structure rearrangement](https://dl.acm.org/doi/abs/10.1145/2818950.2818986)"<br/>
[M Chen] "[Newer is sometimes better: An evaluation of NFSv4. 1](https://dl.acm.org/doi/abs/10.1145/2745844.2745845)"<br/>
[H Li] "[Nonvolatile Logic and In Situ Data Transfer Demonstrated in Crossbar Resistive RAM Array](https://ieeexplore.ieee.org/abstract/document/7274656/)"<br/>
[S Balatti] "[Normally-off logic based on resistive switches—Part I: Logic gates](https://ieeexplore.ieee.org/abstract/document/7102724/)"<br/>
[MAZ Alves] "[Opportunities and challenges of performing vector operations inside the dram](https://dl.acm.org/doi/abs/10.1145/2818950.2818953)"<br/>
[SH Pugsley ] "[Opportunities for near data computing in MapReduce workloads](https://www.cs.utah.edu/~rajeev/pubs/seth-thesis.pdf)"<br/>
[TM Low] "[Optimizing space time adaptive processing through accelerating memory-bounded operations](https://ieeexplore.ieee.org/abstract/document/7322445/)"<br/>
[J Ahn] "[PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture](https://ieeexplore.ieee.org/abstract/document/7284077/)"<br/>
[A Birjiniuk ] "[Particle tracking for understanding the properties and dynamics of bacterial biofilms](https://dspace.mit.edu/handle/1721.1/98702)"<br/>
[AJ Awan] "[Performance characterization of in-memory data analytics on a modern cloud server](https://ieeexplore.ieee.org/abstract/document/7310708/)"<br/>
[M Enoki] "[Performance of System for Analyzing Diffusion of Social Media Messages in Real Time](https://ieeexplore.ieee.org/abstract/document/7379281/)"<br/>
[M Gao] "[Practical near-data processing for in-memory analytics frameworks](https://ieeexplore.ieee.org/abstract/document/7429299/)"<br/>
[Q Xie] "[Priority algorithm for near-data scheduling: Throughput and heavy-traffic optimality](https://ieeexplore.ieee.org/abstract/document/7218468/)"<br/>
[Y Wang] "[ProPRAM: exploiting the transparent logic resources in non-volatile memory for near data computing](https://dl.acm.org/doi/abs/10.1145/2744769.2744896)"<br/>
[P Chi] "[Processing-in-memory in ReRAM-based main memory](https://seal.ece.ucsb.edu/sites/default/files/publications/prime_tr_main_2.pdf)"<br/>
[M Scrbak] "[Processing-in-memory: Exploring the design space](https://link.springer.com/chapter/10.1007/978-3-319-16086-3_4)"<br/>
[B Li] "[RRAM-based analog approximate computing](https://ieeexplore.ieee.org/abstract/document/7123597/)"<br/>
[N Jayasena] "[Realizing the full potential of heterogeneity through processing in memory](http://www.cs.utah.edu/~rajeev/jayasena15.pdf)"<br/>
[M Kada ] "[Recent Research and Development Activities of Three-Dimensional Integration Technology](https://link.springer.com/chapter/10.1007/978-3-319-18675-7_2)"<br/>
[V Karakostas] "[Redundant memory mappings for fast access to large memories](https://dl.acm.org/doi/abs/10.1145/2872887.2749471)"<br/>
[A Agrawal ] "[Refresh reduction in dynamic memories](https://www.ideals.illinois.edu/handle/2142/72970)"<br/>
[Q Guo] "[Resistive ternary content addressable memory systems for data-intensive computing](https://ieeexplore.ieee.org/abstract/document/7274248/)"<br/>
[O Mutlu ] "[Rethinking memory system design (along with interconnects)](https://dl.acm.org/doi/abs/10.1145/2835512.2835520)"<br/>
[Y Cheng] "[SCANRAW: A database meta-operator for parallel in-situ processing and loading](https://dl.acm.org/doi/abs/10.1145/2818181)"<br/>
[R Zheng] "[SKVM: Scaling in-memory Key-Value store on multicore](https://ieeexplore.ieee.org/abstract/document/7405580/)"<br/>
[MAZ Alves] "[Saving memory movements through vector processing in the dram](https://ieeexplore.ieee.org/abstract/document/7324552/)"<br/>
[AF Rodrigues ] "[Simulation & Co-Design for HPC.](https://www.osti.gov/servlets/purl/1246845)"<br/>
[N Mirzadeh] "[Sort vs. hash join revisited for near-memory execution](https://infoscience.epfl.ch/record/209111)"<br/>
[T Hanyu] "[Spintronics-based nonvolatile logic-in-memory architecture towards an ultra-low-power and highly reliable VLSI computing paradigm](https://ieeexplore.ieee.org/abstract/document/7092537/)"<br/>
[Y Wang] "[The Performance Survey of in Memory Database](https://ieeexplore.ieee.org/abstract/document/7384372/)"<br/>
[MH ur Rehman] "[The concept of pattern based data sharing in big data environments](https://www.researchgate.net/profile/Muhammad_Habib_Ur_Rehman/publication/281441988_The_Concept_of_Pattern_based_Data_Sharing_in_Big_Data_Environments/links/55e72afd08ae3e1218420578.pdf)"<br/>
[N Nakamura] "[Thermal modeling and experimental study of 3D stack package with hot spot consideration](https://ieeexplore.ieee.org/abstract/document/7159833/)"<br/>
[J Ren] "[ThyNVM: Enabling software-transparent crash consistency in persistent memory systems](https://ieeexplore.ieee.org/abstract/document/7856636/)"<br/>
[H Kim] "[Understanding energy aspects of processing-near-memory for HPC workloads](https://dl.acm.org/doi/abs/10.1145/2818950.2818985)"<br/>
[JJ Huang] "[Weighted routing in hierarchical multi-domain SDN controllers](https://ieeexplore.ieee.org/abstract/document/7275362/)"<br/>
[M Ghasempour ] "[Workload-adaptation in memory controllers.](https://pdfs.semanticscholar.org/cb15/134e3d0520dbfc3ee6e4eeb0d49ccd284d03.pdf)"<br/>
[MA Bender] "[k-Means Clustering on Two-Level Memory Systems](https://dl.acm.org/doi/abs/10.1145/2818950.2818977)"<br/>
[A Barresi] "[{CAIN}: Silently Breaking {ASLR} in the Cloud](https://www.usenix.org/conference/woot15/workshop-program/presentation/barresi)"<br/>
# [Year - 2016](#2016)
[GC Adam] "[3-D memristor crossbars for analog and neuromorphic computing applications](https://ieeexplore.ieee.org/abstract/document/7763751/)"<br/>
[S Jeloka] "[A 28 nm configurable memory (TCAM/BCAM/SRAM) using push-rule 6T bit cell enabling logic-in-memory](https://ieeexplore.ieee.org/abstract/document/7400984/)"<br/>
[M Kang] "[A 481pJ/decision 3.4 M decision/s multifunctional deep in-memory inference processor using standard 6T SRAM array](https://arxiv.org/abs/1610.07501)"<br/>
[E Azarkhish] "[A case for near memory computation inside the smart memory cube](https://kluedo.ub.uni-kl.de/frontdoor/index/index/docId/4324)"<br/>
[T Thanh] "[A data layout transformation (DLT) accelerator: Architectural support for data movement optimization in accelerated-centric heterogeneous systems](https://ieeexplore.ieee.org/abstract/document/7459547/)"<br/>
[K Park] "[A development of streaming big data analysis system using in-memory cluster computing framework: Spark](https://link.springer.com/chapter/10.1007/978-981-10-1536-6_21)"<br/>
[J Zhang] "[A machine-learning classifier implemented in a standard 6T SRAM array](https://ieeexplore.ieee.org/abstract/document/7573556/)"<br/>
[C Liu] "[A memristor crossbar based computing engine optimized for high speed and accuracy](https://ieeexplore.ieee.org/abstract/document/7560182/)"<br/>
[SY Lin] "[A reconfigurable near-data systolic array accelerator for the three-dimensional DRAM systems](https://ieeexplore.ieee.org/abstract/document/7800353/)"<br/>
[J Zhan] "[A unified memory network architecture for in-memory computing in commodity servers](https://ieeexplore.ieee.org/abstract/document/7783732/)"<br/>
[A Sengupta] "[A vision for all-spin neural networks: A device to system perspective](https://ieeexplore.ieee.org/abstract/document/7755884/)"<br/>
[J Ahn] "[AIM: Energy-efficient aggregation inside the memory hierarchy](https://dl.acm.org/doi/abs/10.1145/2994149)"<br/>
[GR Voskuilen] "[ASC L2 Milestone-Evaluation of Opportunities for Multi-Level Memory.](https://www.osti.gov/servlets/purl/1529766)"<br/>
[A Mishra] "[Accelerating analytics with dynamic in-memory expressions](https://dl.acm.org/doi/abs/10.14778/3007263.3007280)"<br/>
[M Hashemi] "[Accelerating dependent cache misses with an enhanced memory controller](https://ieeexplore.ieee.org/abstract/document/7551413/)"<br/>
[B Hong] "[Accelerating linked-list traversal through near-data processing](https://dl.acm.org/doi/abs/10.1145/2967938.2967958)"<br/>
[MA Qayum ] "[Adaptive Hybrid Transactional Memory for large scale graph applications](http://search.proquest.com/openview/cc86da0d3d188c314fb9ab785553c968/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
[D Knyaginin] "[Adaptive row addressing for cost-efficient parallel memory protocols in large-capacity memories](https://dl.acm.org/doi/abs/10.1145/2989081.2989103)"<br/>
[FM Bayat] "[Advancing memristive analog neuromorphic networks: increasing complexity, and coping with imperfect hardware components](https://arxiv.org/abs/1611.04465)"<br/>
[M Soeken] "[An MIG-based compiler for programmable logic-in-memory architectures](https://ieeexplore.ieee.org/abstract/document/7544359/)"<br/>
[E Vermij] "[An architecture for near-data processing systems](https://dl.acm.org/doi/abs/10.1145/2903150.2903478)"<br/>
[L Ni] "[An energy-efficient matrix multiplication accelerator by distributed in-memory computing on binary RRAM crossbar](https://ieeexplore.ieee.org/abstract/document/7428024/)"<br/>
[G Voskuilen] "[Analyzing allocation behavior for multi-level memory](https://dl.acm.org/doi/abs/10.1145/2989081.2989116)"<br/>
[P Kumar] "[Analyzing consistency issues in hmc atomics](https://dl.acm.org/doi/abs/10.1145/2989081.2989104)"<br/>
[VT Lee] "[Application-driven near-data processing for similarity search](https://arxiv.org/abs/1606.03742)"<br/>
[NA Almubarak] "[Automata Processor Architecture and Applications: A Survey](https://pdfs.semanticscholar.org/5fe6/36b8f3c1a4feb85071f572b3b2b1fc239439.pdf)"<br/>
[D Lavenier] "[BLAST on UPMEM](https://hal.archives-ouvertes.fr/hal-01294345/)"<br/>
[S Sarraf] "[Big Data Spark Solution for Functional Magnetic Resonance Imaging](https://arxiv.org/abs/1603.07064)"<br/>
[S Sarraf] "[Big data application in functional magnetic resonance imaging using apache spark](https://ieeexplore.ieee.org/abstract/document/7821623/)"<br/>
[B Gu] "[Biscuit: A framework for near-data processing of big data workloads](https://dl.acm.org/doi/abs/10.1145/3007787.3001154)"<br/>
[J Lee] "[Buffered compares: Excavating the hidden parallelism inside DRAM architectures with lightweight logic](https://ieeexplore.ieee.org/abstract/document/7459501/)"<br/>
[S Hamdioui] "[CIM100x: Computation in-memory architecture based on resistive devices](https://ieeexplore.ieee.org/abstract/document/7827975/)"<br/>
[I Halfaoui] "[CNN-based initial background estimation](https://ieeexplore.ieee.org/abstract/document/7899616/)"<br/>
[S Liu] "[Cambricon: An instruction set architecture for neural networks](https://ieeexplore.ieee.org/abstract/document/7551409/)"<br/>
[DI Jeon] "[Cashmc: A cycle-accurate simulator for hybrid memory cube](https://ieeexplore.ieee.org/abstract/document/7544479/)"<br/>
[H Asghari] "[Chameleon: Versatile and practical near-DRAM acceleration architecture for large memory systems](https://ieeexplore.ieee.org/abstract/document/7783753/)"<br/>
[KZ Ibrahim] "[Characterizing the Performance of Hybrid Memory Cube Using ApexMAP Application Probes](https://dl.acm.org/doi/abs/10.1145/2989081.2989090)"<br/>
[D Qian ] "[China's HPC Development in the Next 5 Years.](https://pdfs.semanticscholar.org/9352/7f0283a742c78494f64dca456c8a1b0473d3.pdf)"<br/>
[K Zhang] "[Co-DIMM: Inter-Socket Data Sharing via a Common DIMM Channel](https://dl.acm.org/doi/abs/10.1145/2989081.2989112)"<br/>
[AC Jacob] "[Compiling for the Active Memory Cube](https://domino.watson.ibm.com/library/CyberDig.nsf/papers/408EEFBD6D74AF118525808B005E0658/$File/rc25644.pdf)"<br/>
[J Hildebrandt] "[Compression-aware in-memory query processing: Vision, system design and beyond](https://link.springer.com/chapter/10.1007/978-3-319-56111-0_3)"<br/>
[X Wang] "[Concurrent dynamic memory coalescing on goblincore-64 architecture](https://dl.acm.org/doi/abs/10.1145/2989081.2989128)"<br/>
[D Lavenier] "[DNA mapping using Processor-in-Memory architecture](https://ieeexplore.ieee.org/abstract/document/7822732/)"<br/>
[M Gao] "[DRAF: a low-power DRAM-based reconfigurable acceleration fabric](https://dl.acm.org/doi/abs/10.1145/3007787.3001191)"<br/>
[P Cicotti] "[Data Movement in Data-Intensive High Performance Computing](https://link.springer.com/chapter/10.1007/978-3-319-33742-5_3)"<br/>
[P Siegl] "[Data-centric computing frontiers: A survey on processing-in-memory](https://dl.acm.org/doi/abs/10.1145/2989081.2989087)"<br/>
[R Kaplan] "[Deduplication in resistive content addressable memory based solid state drive](https://ieeexplore.ieee.org/abstract/document/7833432/)"<br/>
[D Bhattacharjee… ] "[Delay-optimal technology mapping for in-memory computing using ReRAM devices](https://ieeexplore.ieee.org/abstract/document/7827696/)"<br/>
[E Azarkhish] "[Design and evaluation of a processing-in-memory architecture for the smart memory cube](https://link.springer.com/chapter/10.1007/978-3-319-30695-7_2)"<br/>
[B Yadranjiaghdam ] "[Developing A Real-time Data Analytics Framework For Twitter Streaming Data](http://thescholarship.ecu.edu/handle/10342/6045)"<br/>
[MNM Isa ] "[Development and validation of BRCA1 for Next Generation Sequencing (NGS)](https://ieeexplore.ieee.org/abstract/document/7843541/)"<br/>
[L Cheng] "[Efficient data redistribution to speedup big data analytics in large systems](https://ieeexplore.ieee.org/abstract/document/7839673/)"<br/>
[VA Lapshinsky ] "[Emerging architectures for processor-in-memory chips: taxonomy and implementation](https://cyberleninka.ru/article/n/16987771)"<br/>
[JS Kwon] "[Emulation of processing in memory architecture for application development](https://ieeexplore.ieee.org/abstract/document/7799848/)"<br/>
[MM Ozdal] "[Energy efficient architecture for graph analytics accelerators](https://dl.acm.org/doi/abs/10.1145/3007787.3001155)"<br/>
[N Guo] "[Energy-efficient hybrid analog/digital approximate computation in continuous time](https://ieeexplore.ieee.org/abstract/document/7463004/)"<br/>
[GR Voskuilen] "[Evaluating the Opportunities for Multi-Level Memory? An ASC 2016 L2 Milestone.](https://www.osti.gov/servlets/purl/1562218)"<br/>
[Y Huang] "[Evaluation of an analog accelerator for linear algebra](https://dl.acm.org/doi/abs/10.1145/3007787.3001197)"<br/>
[M Prezioso ] "[Experimental analog implementation of Neural Networks on integrated metal-oxide memristive crossbar arrays](https://ieeexplore.ieee.org/abstract/document/7751402/)"<br/>
[PF Baumeister] "[Exploiting In-Memory Processing Capabilities for Density Functional Theory Applications](https://link.springer.com/chapter/10.1007/978-3-319-58943-5_60)"<br/>
[X Yin] "[Exploiting ferroelectric FETs for low-power non-volatile logic-in-memory circuits](https://ieeexplore.ieee.org/abstract/document/7827698/)"<br/>
[SF Yitbarek] "[Exploring specialized near-memory processing for data intensive operations](https://ieeexplore.ieee.org/abstract/document/7459537/)"<br/>
[JD Leidel] "[Exploring tag-bit memory operations in hybrid memory cubes](https://dl.acm.org/doi/abs/10.1145/2989081.2989105)"<br/>
[J Schmidt] "[Exploring time and energy for complex accesses to a hybrid memory cube](https://dl.acm.org/doi/abs/10.1145/2989081.2989099)"<br/>
[M LeBeane] "[Extended task queuing: Active messages for heterogeneous systems](https://ieeexplore.ieee.org/abstract/document/7877158/)"<br/>
[P Chi ] "[Facilitating Emerging Non-volatile Memories in Next-Generation Memory System Design: Architecture-Level and Application-Level Perspectives](https://escholarship.org/uc/item/2g6962cg)"<br/>
[S Shirinzadeh] "[Fast logic synthesis for RRAM-based in-memory computing using majority-inverter graphs](https://ieeexplore.ieee.org/abstract/document/7459444/)"<br/>
[MW Glass] "[Final Review of FY16 ASC CSSE L2 Milestone# 5676 entitled? Impact of Advanced Memory Architectures on ASC Codes?.](https://www.osti.gov/servlets/purl/1562221)"<br/>
[P Aguilera] "[Fine-Grained Task Migration for Graph Algorithms using Processing in Memory](https://ieeexplore.ieee.org/abstract/document/7529907/)"<br/>
[S Song] "[Fine-grained power analysis of emerging graph processing workloads for cloud operations management](https://ieeexplore.ieee.org/abstract/document/7840840/)"<br/>
[MN Joshi] "[Floating point unit core for signal processing applications](https://ieeexplore.ieee.org/abstract/document/7916650/)"<br/>
[G Dai] "[Fpgp: Graph processing framework on fpga a case study of breadth-first search](https://dl.acm.org/doi/abs/10.1145/2847263.2847339)"<br/>
[ZR Wang] "[Functionally complete Boolean logic in 1T1R resistive random access memory](https://ieeexplore.ieee.org/abstract/document/7801115/)"<br/>
[TJ Ham] "[Graphicionado: A high-performance and energy-efficient accelerator for graph analytics](https://ieeexplore.ieee.org/abstract/document/7783759/)"<br/>
[Z Yu] "[HPDBF: A forensics method for hidden process based on memory analysis](https://ieeexplore.ieee.org/abstract/document/8070249/)"<br/>
[M Gao] "[HRL: Efficient and flexible reconfigurable logic for near-data processing](https://ieeexplore.ieee.org/abstract/document/7446059/)"<br/>
[J Dofe] "[Hardware security threats and potential countermeasures in emerging 3D ICs](https://dl.acm.org/doi/abs/10.1145/2902961.2903014)"<br/>
[S Kim] "[Highly compact and accurate circuit-level macro modeling of gate-all-around charge-trap flash memory](https://iopscience.iop.org/article/10.7567/JJAP.56.014302/meta)"<br/>
[T Dysart] "[Highly scalable near memory processing with migrating threads on the Emu system architecture](https://ieeexplore.ieee.org/abstract/document/7833297/)"<br/>
[H Nili] "[Highly-Secure Physically Unclonable Cryptographic Primitives Using Nonlinear Conductance and Analog State Tuning in Memristive Crossbar Arrays](https://arxiv.org/abs/1611.07946)"<br/>
[JD Leidel] "[Hmc-sim-2.0: A simulation platform for exploring custom memory cube operations](https://ieeexplore.ieee.org/abstract/document/7529923/)"<br/>
[A Shafiee] "[ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars](https://dl.acm.org/doi/abs/10.1145/3007787.3001139)"<br/>
[YJ Jang] "[Implementation of a low-overhead processing-in-memory architecture](https://ieeexplore.ieee.org/abstract/document/7799849/)"<br/>
[W Choi] "[Improved perturbation vector generation method for accurate sram yield estimation](https://ieeexplore.ieee.org/abstract/document/7745960/)"<br/>
[A Hasan] "[In-memory indexation of event streams](https://dl.acm.org/doi/pdf/10.1145/2933267.2933511)"<br/>
[Y Zhu] "[Integrated thermal analysis for processing in die-stacking memory](https://dl.acm.org/doi/abs/10.1145/2989081.2989093)"<br/>
[O Mutlu ] "[Keynote: rethinking memory system design](https://ieeexplore.ieee.org/abstract/document/7909115/)"<br/>
[MAZ Alves] "[Large vector extensions inside the HMC](https://ieeexplore.ieee.org/abstract/document/7459502/)"<br/>
[A Boroumand] "[LazyPIM: An efficient cache coherence mechanism for processing-in-memory](https://ieeexplore.ieee.org/abstract/document/7485993/)"<br/>
[P Gu] "[Leveraging 3D technologies for hardware security: Opportunities and challenges](https://ieeexplore.ieee.org/abstract/document/7543249/)"<br/>
[E Azarkhish] "[Logic-base interconnect design for near memory computing in the smart memory cube](https://ieeexplore.ieee.org/abstract/document/7487049/)"<br/>
[HH Li] "[Looking ahead for resistive memory technology: A broad perspective on reram technology for future storage and computing](https://ieeexplore.ieee.org/abstract/document/7790937/)"<br/>
[D Lavenier] "[MAPPING on UPMEM](https://hal.archives-ouvertes.fr/hal-01327511/)"<br/>
[R Balasubramonian ] "[Making the case for feature-rich memory systems: The march toward specialized systems](https://ieeexplore.ieee.org/abstract/document/7495045/)"<br/>
[J Torrellas ] "[Many-core architecture for NTC: Energy efficiency from the ground up](https://link.springer.com/chapter/10.1007/978-3-319-23389-5_2)"<br/>
[M Ceccarello] "[Mapreduce and streaming algorithms for diversity maximization in metric spaces of bounded doubling dimension](https://arxiv.org/abs/1605.05590)"<br/>
[D Klein ] "[Memory in the era of innovative architectures](https://ieeexplore.ieee.org/abstract/document/7573363/)"<br/>
[RB Hur] "[Memory processing unit for in-memory processing](https://ieeexplore.ieee.org/abstract/document/7568648/)"<br/>
[I Vourkas] "[Memristive Computing for NP-Hard AI Problems](https://link.springer.com/chapter/10.1007/978-3-319-22647-7_8)"<br/>
[MN Bojnordi] "[Memristive boltzmann machine: A hardware accelerator for combinatorial optimization and deep learning](https://ieeexplore.ieee.org/abstract/document/7446049/)"<br/>
[RB Hur] "[Memristive memory processing unit (MPU) controller for in-memory processing](https://ieeexplore.ieee.org/abstract/document/7806045/)"<br/>
[C Yakopcic] "[Memristor crossbar deep network implementation based on a convolutional neural network](https://ieeexplore.ieee.org/abstract/document/7727302/)"<br/>
[VT Lee] "[NCAM: near-data processing for nearest neighbor search](https://www.researchgate.net/profile/Mark_Oskin/publication/304135124_NCAM_Near-Data_Processing_for_Nearest_Neighbor_Search/links/57679c0a08ae1658e2f725cf/NCAM-Near-Data-Processing-for-Nearest-Neighbor-Search.pdf)"<br/>
[Y Ji] "[NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints](https://ieeexplore.ieee.org/abstract/document/7783724/)"<br/>
[A Yazdanbakhsh] "[Nax: Near-data approximate computing](https://pdfs.semanticscholar.org/493c/be400d695b6bfc2b6bdefc715956e6bb2d1b.pdf)"<br/>
[Y Li] "[Near Data Computation for Message-Passing Chip-Multiprocessors](https://ieeexplore.ieee.org/abstract/document/7828444/)"<br/>
[T Vinçon] "[Near data processing within column-oriented dbmss for high performance analysis](https://dl.gi.de/bitstream/handle/20.500.12116/958/235.pdf?sequence=1)"<br/>
[H Asghari] "[Near-DRAM acceleration with single-ISA heterogeneous processing in standard memory modules](https://ieeexplore.ieee.org/abstract/document/7419158/)"<br/>
[R Balasubramonian] "[Near-data processing](https://www.computer.org/csdl/mags/mi/2016/01/mmi2016010004.pdf)"<br/>
[H Choe] "[Near-data processing for differentiable machine learning models](https://arxiv.org/abs/1610.02273)"<br/>
[H Choe] "[Near-data processing for machine learning](https://openreview.net/forum?id=H1_EDpogx)"<br/>
[B Falsafi] "[Near-memory data services](https://ieeexplore.ieee.org/abstract/document/7419157/)"<br/>
[Y Zhang] "[Neural network transformation under hardware constraints](https://ieeexplore.ieee.org/abstract/document/7745286/)"<br/>
[D Kim] "[Neurocube: A programmable digital neuromorphic architecture with high-density 3D memory](https://dl.acm.org/doi/abs/10.1145/3007787.3001178)"<br/>
[J Torrellas ] "[Opportunistic power reassignment between processor and memory in 3D stacks](https://www.ideals.illinois.edu/handle/2142/95609)"<br/>
[J Hasler ] "[Opportunities in physical computing driven by analog realization](https://ieeexplore.ieee.org/abstract/document/7738680/)"<br/>
[S Han] "[PIM architecture exploration for HMC](https://ieeexplore.ieee.org/abstract/document/7804052/)"<br/>
[A Haron] "[Parallel matrix multiplication on memristor-based computation-in-memory architecture](https://ieeexplore.ieee.org/abstract/document/7568411/)"<br/>
[PY Chen] "[Partition SRAM and RRAM based synaptic arrays for neuro-inspired computing](https://ieeexplore.ieee.org/abstract/document/7539046/)"<br/>
[B Wang] "[Performance implications of processing-in-memory designs on data-intensive applications](https://ieeexplore.ieee.org/abstract/document/7576460/)"<br/>
[S Li] "[Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories](https://dl.acm.org/doi/abs/10.1145/2897937.2898064)"<br/>
[G Pekhimenko ] "[Practical data compression for modern memory hierarchies](https://arxiv.org/abs/1609.02067)"<br/>
[R Panda] "[Prefetching techniques for near-memory throughput processors](https://dl.acm.org/doi/abs/10.1145/2925426.2926282)"<br/>
[P Chi] "[Prime: A novel processing-in-memory architecture for neural network computation in reram-based main memory](https://dl.acm.org/doi/abs/10.1145/3007787.3001140)"<br/>
[M Imani] "[Processing acceleration with resistive memory-based computation](https://dl.acm.org/doi/abs/10.1145/2989081.2989086)"<br/>
[J Park] "[Quantifying the performance impact of large pages on in-memory big-data workloads](https://ieeexplore.ieee.org/abstract/document/7581281/)"<br/>
[J Gandhi] "[Range translations for fast virtual memory](https://ieeexplore.ieee.org/abstract/document/7436661/)"<br/>
[Y Zha] "[Reconfigurable in-memory computing with resistive memory crossbar](https://dl.acm.org/doi/abs/10.1145/2966986.2967069)"<br/>
[R LiKamWa] "[RedEye: analog ConvNet image sensor architecture for continuous mobile vision](https://dl.acm.org/doi/abs/10.1145/3007787.3001164)"<br/>
[SM Hassan] "[Reliability-performance tradeoffs between 2.5 D and 3D-stacked DRAM processors](https://ieeexplore.ieee.org/abstract/document/7574618/)"<br/>
[M Imani] "[Remam: low energy resistive multi-stage associative memory for energy efficient computing](https://ieeexplore.ieee.org/abstract/document/7479183/)"<br/>
[EJ Merced] "[Repeatable, accurate, and high speed multi-level programming of memristor 1T1R arrays for power efficient analog computing applications](https://iopscience.iop.org/article/10.1088/0957-4484/27/36/365202/meta)"<br/>
[A Morad] "[Resistive GP-SIMD processing-in-memory](https://dl.acm.org/doi/abs/10.1145/2845084)"<br/>
[M Imani] "[Resistive cam acceleration for tunable approximate computing](https://ieeexplore.ieee.org/abstract/document/7792225/)"<br/>
[M Imani] "[Resistive configurable associative memory for approximate computing](https://ieeexplore.ieee.org/abstract/document/7459515/)"<br/>
[II Kurkina] "[Resistive switching effect and traps in partially fluorinated graphene films](https://iopscience.iop.org/article/10.1088/0022-3727/49/9/095303/meta)"<br/>
[JPB Silva] "[Resistive switching in ferroelectric lead-free 0.5 Ba (Zr0. 2Ti0. 8) O3–0.5 (Ba0. 7Ca0. 3) TiO3 thin films](https://iopscience.iop.org/article/10.1088/0022-3727/49/33/335301/meta)"<br/>
[D Ielmini ] "[Resistive switching memories based on metal oxides: mechanisms, reliability and scaling](https://iopscience.iop.org/article/10.1088/0268-1242/31/6/063002/meta)"<br/>
[O Mutlu ] "[Rethinking memory system design](https://ieeexplore.ieee.org/abstract/document/7946324/)"<br/>
[O Mutlu ] "[Rethinking memory system design: keynote](https://dl.acm.org/doi/abs/10.1145/2990299.2990300)"<br/>
[A Hadian] "[Roll: Fast in-memory generation of gigantic scale-free networks](https://dl.acm.org/doi/abs/10.1145/2882903.2882964)"<br/>
[TT Nguyen] "[SDN-based distributed mobility management for 5G networks](https://ieeexplore.ieee.org/abstract/document/7565106/)"<br/>
[L Chiron] "[SPIKE a processing software dedicated to Fourier spectroscopies](https://arxiv.org/abs/1608.06777)"<br/>
[A Koliousis] "[Saber: Window-based hybrid stream processing for heterogeneous architectures](https://dl.acm.org/doi/abs/10.1145/2882903.2882906)"<br/>
[A Pattnaik] "[Scheduling techniques for GPU architectures with processing-in-memory capabilities](https://dl.acm.org/doi/abs/10.1145/2967938.2967940)"<br/>
[JB Lee ] "[Semiconductor Memory Road Map: Advances in Semiconductor Memory](https://ieeexplore.ieee.org/abstract/document/7495050/)"<br/>
[G Srinivasan] "[Significance driven hybrid 8T-6T SRAM for energy-efficient synaptic storage in artificial neural networks](https://ieeexplore.ieee.org/abstract/document/7459296/)"<br/>
[D Skarlatos] "[Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks](https://ieeexplore.ieee.org/abstract/document/7783757/)"<br/>
[R Kaplan ] "[Student Research Poster: From Processing-in-Memory to Processing-in-Storage](https://dl.acm.org/doi/abs/10.1145/2967938.2971463)"<br/>
[R Gangarde] "[Survey of in-memory big data analytics and latest research opportunities](https://ieeexplore.ieee.org/abstract/document/7913144/)"<br/>
[J Zhan ] "[The Interconnect of Things for Energy-Efficient Multicore Architectures](http://search.proquest.com/openview/32663e34e96e2c7cb7afe2244f592c8c/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
[J Kim ] "[The future of graphic and mobile memory for new applications](https://www.computer.org/csdl/proceedings-article/hcs/2016/07936170/12OmNvkpkVm)"<br/>
[V Seshadri] "[The processing using memory paradigm: In-DRAM bulk copy, initialization, bitwise AND and OR](https://arxiv.org/abs/1610.09603)"<br/>
[PE Gaillardon] "[The programmable logic-in-memory (PLiM) computer](https://ieeexplore.ieee.org/abstract/document/7459349/)"<br/>
[WH Lo] "[Thermal-aware dynamic page allocation policy by future access patterns for Hybrid Memory Cube (HMC)](https://ieeexplore.ieee.org/abstract/document/7459470/)"<br/>
[K Hsieh] "[Transparent offloading and mapping (TOM) enabling programmer-transparent near-data processing in GPU systems](https://dl.acm.org/doi/abs/10.1145/3007787.3001159)"<br/>
[DLN Kallepalli] "[Ultra-high density optical data storage in common transparent plastics](https://www.nature.com/articles/srep26163)"<br/>
[CA Reiss ] "[Understanding memory configurations for in-memory analytics](https://escholarship.org/uc/item/2b1922sg)"<br/>
[Q Zou] "[Utilizing 3D ICs in architectures for neural networks](https://ieeexplore.ieee.org/abstract/document/7999061/)"<br/>
[D Zhang] "[Worklist-Directed Prefetching](https://ieeexplore.ieee.org/abstract/document/7740958/)"<br/>
[PJ Nair] "[XED: Exposing on-die error detection information for strong memory reliability](https://ieeexplore.ieee.org/abstract/document/7551405/)"<br/>
[M Rhu] "[vDNN: Virtualized deep neural networks for scalable, memory-efficient neural network design](https://ieeexplore.ieee.org/abstract/document/7783721/)"<br/>
# [Year - 2017](#2017)
[WH Chen] "[A 16Mb dual-mode ReRAM macro with sub-14ns computing-in-memory and memory functions enabled by self-write termination scheme](https://ieeexplore.ieee.org/abstract/document/8268468/)"<br/>
[M Kang] "[A 19.4 nJ/decision 364K decisions/s in-memory random forest classifier in 6T SRAM array](https://ieeexplore.ieee.org/abstract/document/8094576/)"<br/>
[Q Dong] "[A 4 + 2T SRAM for Searching and In-Memory Computing With 0.3-V ](https://ieeexplore.ieee.org/abstract/document/8172037/)"<br/>
[F Su] "[A 462GOPs/J RRAM-based nonvolatile intelligent processor for energy harvesting IoE system featuring nonvolatile logics and processing-in-memory](https://ieeexplore.ieee.org/abstract/document/7998149/)"<br/>
[L Chuxi] "[A Memristor-Based Processing-in-Memory Architecture for Deep Convolutional Neural Networks Approximate Computation](http://crad.ict.ac.cn/EN/abstract/abstract3466.shtml)"<br/>
[S Ounacer] "[A New Architecture for Real Time Data Stream Processing](https://www.researchgate.net/profile/Mohamed_Amine_Talhaoui/publication/321494828_A_New_Architecture_for_Real_Time_Data_Stream_Processing/links/5c21662b92851c22a3443831/A-New-Architecture-for-Real-Time-Data-Stream-Processing.pdf)"<br/>
[P Siegl] "[A bandwidth accurate, flexible and rapid simulating multi-HMC modeling tool](https://dl.acm.org/doi/abs/10.1145/3132402.3132403)"<br/>
[Z Chen] "[A coding scheme for reliable in-memory Hamming distance computation](https://ieeexplore.ieee.org/abstract/document/8335653/)"<br/>
[K Zhang] "[A distributed in-memory key-value store system on heterogeneous CPU–GPU cluster](https://link.springer.com/article/10.1007/s00778-017-0479-0)"<br/>
[R Hasan] "[A fast training method for memristor crossbar based multi-layer neural networks](https://link.springer.com/article/10.1007/s10470-017-1051-y)"<br/>
[GF Oliveira] "[A generic processing in memory cycle accurate simulator under hybrid memory cube architecture](https://ieeexplore.ieee.org/abstract/document/8344611/)"<br/>
[B Zhou] "[A group-based fault tolerant mechanism for heterogeneous mobile clouds](https://dl.acm.org/doi/abs/10.1145/3144457.3144473)"<br/>
[S Dutta] "[A logic-in-memory design with 3-terminal magnetic tunnel junction function evaluators for convolutional neural networks](https://ieeexplore.ieee.org/abstract/document/8053724/)"<br/>
[SK Khatamifard] "[A non-volatile near-memory read mapping accelerator](https://arxiv.org/abs/1709.02381)"<br/>
[L Han] "[A novel ReRAM-based processing-in-memory architecture for graph computing](https://ieeexplore.ieee.org/abstract/document/8064464/)"<br/>
[R Kaplan] "[A resistive cam processing-in-storage architecture for dna sequence alignment](https://ieeexplore.ieee.org/abstract/document/8013498/)"<br/>
[R Gharpinde] "[A scalable in-memory logic synthesis approach using memristor crossbar](https://ieeexplore.ieee.org/abstract/document/8091016/)"<br/>
[RY Chang] "[A study of silicon etch process in memory process](https://ieeexplore.ieee.org/abstract/document/7919779/)"<br/>
[L Zhao] "[AEP: An error-bearing neural network accelerator for energy efficiency and model protection](https://ieeexplore.ieee.org/abstract/document/8203897/)"<br/>
[S Tang] "[AEPE: An area and power efficient RRAM crossbar-based accelerator for deep CNNs](https://ieeexplore.ieee.org/abstract/document/8064475/)"<br/>
[J Cong] "[AIM: accelerating computational genomics through scalable and noninvasive accelerator-interposed memory](https://dl.acm.org/doi/abs/10.1145/3132402.3132406)"<br/>
[S Junsangsri] "[AOI-based data-centric circuits for near-memory processing](https://ieeexplore.ieee.org/abstract/document/8053735/)"<br/>
[H Dogan] "[Accelerating graph and machine learning workloads using a shared memory multicore architecture with auxiliary support for in-hardware explicit messaging](https://ieeexplore.ieee.org/abstract/document/7967115/)"<br/>
[S Agarwal] "[Achieving ideal accuracies in analog neuromorphic computing using periodic carry](https://ieeexplore.ieee.org/abstract/document/7998164/)"<br/>
[M Kavousi ] "[Affinity scheduling and the applications on data center scheduling with data locality](https://arxiv.org/abs/1705.03125)"<br/>
[V Seshadri] "[Ambit: In-memory accelerator for bulk bitwise operations using commodity DRAM technology](https://ieeexplore.ieee.org/abstract/document/8686556/)"<br/>
[E Vermij] "[An architecture for integrated near-data processors](https://dl.acm.org/doi/abs/10.1145/3127069)"<br/>
[N Ge] "[An efficient analog Hamming distance comparator realized with a unipolar memristor array: a showcase of physical computing](https://www.nature.com/articles/srep40135)"<br/>
[B Liu] "[An efficient racetrack memory-based Processing-in-memory architecture for convolutional neural networks](https://ieeexplore.ieee.org/abstract/document/8367291/)"<br/>
[L Ni] "[An energy-efficient and high-throughput bitwise CNN on sneak-path-free digital ReRAM crossbar](https://ieeexplore.ieee.org/abstract/document/8009177/)"<br/>
[L Ni] "[An energy-efficient digital ReRAM-crossbar-based CNN with bitwise parallelism](https://ieeexplore.ieee.org/abstract/document/7911265/)"<br/>
[S Kim] "[Analog CMOS-based resistive processing unit for deep neural network training](https://ieeexplore.ieee.org/abstract/document/8052950/)"<br/>
[Y Huang] "[Analog computing in a modern context: A linear algebra accelerator case study](https://ieeexplore.ieee.org/abstract/document/7948662/)"<br/>
[C Zhao] "[Analog spike-timing-dependent resistive crossbar design for brain inspired computing](https://ieeexplore.ieee.org/abstract/document/8080213/)"<br/>
[R Boyapati] "[Approx-noc: A data approximation framework for network-on-chip architectures](https://dl.acm.org/doi/abs/10.1145/3079856.3080241)"<br/>
[Y Tang] "[ApproxPIM: Exploiting realistic 3D-stacked DRAM for energy-efficient processing in-memory](https://ieeexplore.ieee.org/abstract/document/7858355/)"<br/>
[HE Yantir] "[Approximate memristive in-memory computing](https://dl.acm.org/doi/abs/10.1145/3126526)"<br/>
[T Stocksdale] "[Architecting HBM as a high bandwidth, high capacity, self-managed last-level cache](https://dl.acm.org/doi/abs/10.1145/3149393.3149394)"<br/>
[K Ando] "[BRein memory: A 13-layer 4.2 K neuron/0.8 M synapse binary/ternary reconfigurable in-memory deep neural network accelerator in 65 nm CMOS](https://ieeexplore.ieee.org/abstract/document/8008533/)"<br/>
[K Ando] "[BRein memory: A single-chip binary/ternary reconfigurable in-memory deep neural network accelerator achieving 1.4 TOPS at 0.6 W](https://ieeexplore.ieee.org/abstract/document/8226999/)"<br/>
[M Paradies] "[Big graph data analytics on single machines–an overview](https://link.springer.com/article/10.1007/s13222-017-0255-8)"<br/>
[T Tang] "[Binary convolutional neural network on RRAM](https://ieeexplore.ieee.org/abstract/document/7858419/)"<br/>
[JD Leidel ] "[Bit Contiguous Memory Allocation for Processing In Memory](https://dl.acm.org/doi/abs/10.1145/3145617.3145618)"<br/>
[R Das ] "[Blurring the lines between memory and computation](https://ieeexplore.ieee.org/abstract/document/8119716/)"<br/>
[S Lian] "[BoDNoC: Providing bandwidth-on-demand interconnection for multi-granularity memory systems](https://ieeexplore.ieee.org/abstract/document/7858412/)"<br/>
[E Vermij] "[Boosting the efficiency of HPCG and Graph500 with near-data processing](https://ieeexplore.ieee.org/abstract/document/8025277/)"<br/>
[R Hadidi] "[CAIRO: A compiler-assisted technique for enabling instruction-level offloading of processing-in-memory](https://dl.acm.org/doi/abs/10.1145/3155287)"<br/>
[M Imani] "[CAP: Configurable resistive associative processor for near-data computing](https://ieeexplore.ieee.org/abstract/document/7918340/)"<br/>
[H Kim] "[CODA: Enabling Co-location of Computation and Data for Near-Data Processing](https://arxiv.org/abs/1710.09517)"<br/>
[A Mukkara] "[Cache-Guided Scheduling: Exploiting caches to maximize locality in graph processing](http://people.csail.mit.edu/anurag_m/papers/2017.cgs.agp.pdf)"<br/>
[Z István] "[Caribou: Intelligent distributed storage](https://dl.acm.org/doi/abs/10.14778/3137628.3137632)"<br/>
[S Khoram] "[Challenges and opportunities: From near-memory computing to in-memory computing](https://dl.acm.org/doi/abs/10.1145/3036669.3038242)"<br/>
[PK Mungai] "[Chunking mechanisms for a self improving associative memory model](https://ieeexplore.ieee.org/abstract/document/8285215/)"<br/>
[WH Chen] "[Circuit design for beyond von Neumann applications using emerging memory: From nonvolatile logics to neuromorphic computing](https://ieeexplore.ieee.org/abstract/document/7918287/)"<br/>
[J Landgraf] "[Combining emulation and simulation to evaluate a near memory key/value lookup accelerator](https://www.researchgate.net/profile/Maya_Gokhale/publication/330369517_Combining_Emulation_and_Simulation_to_Evaluate_a_Near_Memory_KeyValue_Lookup_Accelerator/links/5c3cd4a8299bf12be3c786f5/Combining-Emulation-and-Simulation-to-Evaluate-a-Near-Memory-Key-Value-Lookup-Accelerator.pdf)"<br/>
[S Aga] "[Compute caches](https://ieeexplore.ieee.org/abstract/document/7920849/)"<br/>
[R Karam] "[Compute-in-Memory Architecture for Data-Intensive Kernels](https://link.springer.com/chapter/10.1007/978-3-319-54840-1_4)"<br/>
[S Jain] "[Computing in memory with spin-transfer torque magnetic RAM](https://ieeexplore.ieee.org/abstract/document/8241447/)"<br/>
[Z Liu] "[Concurrent data structures for near-memory computing](https://dl.acm.org/doi/abs/10.1145/3087556.3087582)"<br/>
[P Pan] "[Congra: Towards efficient processing of concurrent graph queries on shared-memory machines](https://ieeexplore.ieee.org/abstract/document/8119213/)"<br/>
[G Papandroulidakis] "[Crossbar-based memristive logic-in-memory architecture](https://ieeexplore.ieee.org/abstract/document/7893787/)"<br/>
[M Scrbak] "[DVFS space exploration in power constrained processing-in-memory systems](https://link.springer.com/chapter/10.1007/978-3-319-54999-6_17)"<br/>
[X Tang] "[Data movement aware computation partitioning](https://dl.acm.org/doi/abs/10.1145/3123939.3123954)"<br/>
[SO Salinas] "[Data warehouse and big data integration](http://www.academia.edu/download/52947906/9217ijcsit01.pdf)"<br/>
[P Wang] "[Data-centric computation mode for convolution in deep neural networks](https://ieeexplore.ieee.org/abstract/document/7965846/)"<br/>
[C Shelor] "[Dataflow based near data computing achieves excellent energy efficiency](https://dl.acm.org/doi/abs/10.1145/3120895.3120900)"<br/>
[S Shenoy] "[Deduplication in a massive clinical note dataset](https://arxiv.org/abs/1704.05617)"<br/>
[S Angizi] "[Design and evaluation of a spintronic in-memory processing platform for nonvolatile data encryption](https://ieeexplore.ieee.org/abstract/document/8113549/)"<br/>
[S Agarwal] "[Designing an analog crossbar based neuromorphic accelerator](https://ieeexplore.ieee.org/abstract/document/8246155/)"<br/>
[SA Alhelaly ] "[Detecting a Trojan Die in Three-Dimensional Stacked Integrated Circuits](http://search.proquest.com/openview/51a1bca65a80030386c7dd296bdd203b/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
[B Yadranjiaghdam] "[Developing a real-time data analytics framework for twitter streaming data](https://ieeexplore.ieee.org/abstract/document/8029342/)"<br/>
[H Li] "[Device-architecture co-design for hyperdimensional computing with 3D vertical resistive switching random access memory (3D VRRAM)](https://ieeexplore.ieee.org/abstract/document/7942490/)"<br/>
[L Ni] "[Distributed in-memory computing on binary RRAM crossbar](https://dl.acm.org/doi/abs/10.1145/2996192)"<br/>
[H Yu] "[Distributed in-memory computing on binary memristor-crossbar for machine learning](https://link.springer.com/chapter/10.1007/978-3-319-51724-7_12)"<br/>
[S Li] "[Drisa: A dram-based reconfigurable in-situ accelerator](https://ieeexplore.ieee.org/abstract/document/8686604/)"<br/>
[E Shiu] "[Driving innovation in memory architecture of consumer hardware with digital photography and machine intelligence use cases](https://ieeexplore.ieee.org/abstract/document/7939078/)"<br/>
[R Hoque] "[Dynamic task discovery in parsec: A data-flow task-based runtime](https://dl.acm.org/doi/abs/10.1145/3148226.3148233)"<br/>
[MEMA El Seidy ] "[Efficient Online Processing for Advanced Analytics](https://infoscience.epfl.ch/record/231939)"<br/>
[Z Chowdhury] "[Efficient in-memory processing using spintronics](https://ieeexplore.ieee.org/abstract/document/8031326/)"<br/>
[V Sze] "[Efficient processing of deep neural networks: A tutorial and survey](https://ieeexplore.ieee.org/abstract/document/8114708/)"<br/>
[M Imani] "[Efficient query processing in crossbar memory](https://ieeexplore.ieee.org/abstract/document/8009204/)"<br/>
[MM Ozdal ] "[Emerging accelerator platforms for data centers](https://ieeexplore.ieee.org/abstract/document/8141969/)"<br/>
[L Nai ] "[Enabling efficient graph computing with near-data processing techniques](https://smartech.gatech.edu/handle/1853/59789)"<br/>
[S Shirinzadeh] "[Endurance management for resistive logic-in-memory computing architectures](https://ieeexplore.ieee.org/abstract/document/7927152/)"<br/>
[D Fan] "[Energy efficient in-memory binary deep neural network accelerator with dual-mode SOT-MRAM](https://ieeexplore.ieee.org/abstract/document/8119280/)"<br/>
[S Angizi] "[Energy efficient in-memory computing platform based on 4-terminal spin hall effect-driven domain wall motion devices](https://dl.acm.org/doi/abs/10.1145/3060403.3060459)"<br/>
[Y Sun] "[Energy-efficient SQL query exploiting RRAM-based process-in-memory structure](https://ieeexplore.ieee.org/abstract/document/8064463/)"<br/>
[HJ Tsai] "[Energy-efficient TCAM search engine design using priority-decision in memory technology](https://ieeexplore.ieee.org/abstract/document/7811304/)"<br/>
[A Chatterjee] "[Energy-reliability limits in nanoscale neural networks](https://ieeexplore.ieee.org/abstract/document/7926139/)"<br/>
[K Garg] "[Evaluating hybrid memory cube infrastructure to support high-performance sparse algorithms](https://dl.acm.org/doi/abs/10.1145/3132402.3132435)"<br/>
[J Lee] "[Excavating the hidden parallelism inside dram architectures with buffered compares](https://ieeexplore.ieee.org/abstract/document/7850975/)"<br/>
[Y Wang] "[Exploiting parallelism for convolutional connections in processing-in-memory architecture](https://dl.acm.org/doi/abs/10.1145/3061639.3062242)"<br/>
[J Lee] "[Extrav: boosting graph processing near storage with a coherent accelerator](https://dl.acm.org/doi/abs/10.14778/3137765.3137776)"<br/>
[C Yakopcic] "[Extremely parallel memristor crossbar architecture for convolutional neural network implementation](https://ieeexplore.ieee.org/abstract/document/7966055/)"<br/>
[M Jerry] "[Ferroelectric FET analog synapse for acceleration of deep neural network training](https://ieeexplore.ieee.org/abstract/document/8268338/)"<br/>
[MA Zidan] "[Field-programmable crossbar array (FPCA) for reconfigurable computing](https://ieeexplore.ieee.org/abstract/document/7961178/)"<br/>
[G Dai] "[Foregraph: Exploring large-scale graph processing on multi-fpga architecture](https://dl.acm.org/doi/abs/10.1145/3020078.3021739)"<br/>
[J Shaw ] "[Free-Breathing, Non-ECG, T1 Mapping in the Heart](https://escholarship.org/uc/item/9b3514g6)"<br/>
[JS Kim] "[GRIM-Filter: fast seed filtering in read mapping using emerging memory technologies](https://arxiv.org/abs/1708.04329)"<br/>
[PM Kogge ] "[Graph analytics: Complexity, scalability, and architectures](https://ieeexplore.ieee.org/abstract/document/7965153/)"<br/>
[D Yan] "[Graphd: Distributed vertex-centric graph processing beyond the memory limit](https://ieeexplore.ieee.org/abstract/document/8016377/)"<br/>
[L Nai] "[Graphpim: Enabling instruction-level pim offloading in graph computing frameworks](https://ieeexplore.ieee.org/abstract/document/7920847/)"<br/>
[K Wang] "[Graspan: A single-machine disk-based graph system for interprocedural static analyses of large-scale systems code](https://dl.acm.org/doi/abs/10.1145/3093337.3037744)"<br/>
[Y Cui ] "[Gromit An In-Memory Graph Database](https://uwspace.uwaterloo.ca/handle/10012/11374)"<br/>
[DI Jeon] "[HMC-MAC: Processing-in memory architecture for multiply-accumulate operations with hybrid memory cube](https://ieeexplore.ieee.org/abstract/document/7917248/)"<br/>
[N Nitin ] "[Hardware and Software Accelerators forBig Data Machine Learning Workloads](http://search.proquest.com/openview/d40b0cc9045928a62db351abf8a116b8/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
[V Sze] "[Hardware for machine learning: Challenges and opportunities](https://ieeexplore.ieee.org/abstract/document/7993626/)"<br/>
[NS Kim] "[Heterogeneous computing meets near-memory acceleration and high-level synthesis in the post-moore era](https://ieeexplore.ieee.org/abstract/document/8013455/)"<br/>
[S Ortiz] "[Hybrid. json: High-velocity parallel in-memory polystore JSON ingest](https://ieeexplore.ieee.org/abstract/document/8258549/)"<br/>
[Y Zha] "[IMEC: A fully morphable in-memory computing fabric enabled by resistive crossbar](https://ieeexplore.ieee.org/abstract/document/7862129/)"<br/>
[AJ Awan] "[Identifying the potential of Near Data Computing for Apache Spark](https://arxiv.org/abs/1707.09323)"<br/>
[AJ Awan] "[Identifying the potential of near data processing for apache spark](https://dl.acm.org/doi/abs/10.1145/3132402.3132427)"<br/>
[S Agarwal] "[Impact of Linearity and Write Noise of Analog Resistive Memory Devices in a Neural Algorithm Accelerator.](https://www.osti.gov/servlets/purl/1470913)"<br/>
[RB Jacobs] "[Impact of linearity and write noise of analog resistive memory devices in a neural algorithm accelerator](https://ieeexplore.ieee.org/abstract/document/8123657/)"<br/>
[IPM Atmaja] "[Implementation of change data capture in ETL process for data warehouse using HDFS and apache spark](https://ieeexplore.ieee.org/abstract/document/8275102/)"<br/>
[Y Lu] "[Improving the Performance and Endurance of Persistent Memory with Loose-Ordering Consistency](https://ieeexplore.ieee.org/abstract/document/7919181/)"<br/>
[NP Jouppi] "[In-datacenter performance analysis of a tensor processing unit](https://dl.acm.org/doi/abs/10.1145/3079856.3080246)"<br/>
[H Yonekawa] "[In-memory area-efficient signal streaming processor design for binary neural networks](https://ieeexplore.ieee.org/abstract/document/8052874/)"<br/>
[J Zhang] "[In-memory computation of a machine-learning classifier in a standard 6T SRAM array](https://ieeexplore.ieee.org/abstract/document/7875410/)"<br/>
[Y Yu] "[In-memory distributed matrix computation processing and optimization](https://ieeexplore.ieee.org/abstract/document/7930046/)"<br/>
[T Finkbeiner] "[In-memory intelligence](https://ieeexplore.ieee.org/abstract/document/8013497/)"<br/>
[W Kang] "[In-memory processing paradigm for bitwise logic operations in STT–MRAM](https://ieeexplore.ieee.org/abstract/document/7927489/)"<br/>
[K Yang] "[Interleaved logic-in-memory architecture for energy-efficient fine-grained data processing](https://ieeexplore.ieee.org/abstract/document/8052947/)"<br/>
[S Aga] "[Invisimem: Smart memory defenses for memory bus side channel](https://dl.acm.org/doi/abs/10.1145/3140659.3080232)"<br/>
[A Barbalace] "[It's time to think about an operating system for near data processing architectures](https://dl.acm.org/doi/abs/10.1145/3102980.3102990)"<br/>
[H Lim] "[JUMPRUN: A hybrid mechanism to accelerate item scanning for in-memory databases](https://ieeexplore.ieee.org/abstract/document/7881704/)"<br/>
[K Mizoguchi] "[Lateral charge migration suppression of 3D-NAND flash by vth nearing for near data computing](https://ieeexplore.ieee.org/abstract/document/8268420/)"<br/>
[A Boroumand] "[LazyPIM: Efficient support for cache coherence in processing-in-memory architectures](https://arxiv.org/abs/1706.03162)"<br/>
[A Agrawal] "[Leveraging near data processing for high-performance checkpoint/restart](https://dl.acm.org/doi/abs/10.1145/3126908.3126918)"<br/>
[D Fan] "[Leveraging spintronic devices for ultra-low power in-memory computing: Logic and neural network](https://ieeexplore.ieee.org/abstract/document/8053122/)"<br/>
[S Shirinzadeh] "[Logic synthesis for RRAM-based in-memory computing](https://ieeexplore.ieee.org/abstract/document/8027132/)"<br/>
[F Parveen] "[Low power in-memory computing based on dual-mode SOT-MRAM](https://ieeexplore.ieee.org/abstract/document/8009200/)"<br/>
[L Xia] "[MNSIM: Simulation platform for memristor-based neuromorphic computing system](https://ieeexplore.ieee.org/abstract/document/7984877/)"<br/>
[PA Boyle ] "[Machines and algorithms](https://arxiv.org/abs/1702.00208)"<br/>
[HA Du Nguyen] "[Memristive devices for computing: Beyond CMOS and beyond von Neumann](https://ieeexplore.ieee.org/abstract/document/8203479/)"<br/>
[J Reuben] "[Memristive logic: A framework for evaluation and comparison](https://ieeexplore.ieee.org/abstract/document/8106959/)"<br/>
[S Hamdioui] "[Memristor for computing: Myth or reality?](https://ieeexplore.ieee.org/abstract/document/7927083/)"<br/>
[C Yakopcic] "[Methods for high resolution programming in lithuim niobate memristors for neuromorphic hardware](https://ieeexplore.ieee.org/abstract/document/7966056/)"<br/>
[CC Chang] "[Mitigating asymmetric nonlinear weight update effects in hardware neural network based on analog resistive synapse](https://ieeexplore.ieee.org/abstract/document/8101463/)"<br/>
[S Ahmed] "[Modern data formats for big bioinformatics data analytics](https://arxiv.org/abs/1707.05364)"<br/>
[M Khazraee] "[Moonwalk: Nre optimization in asic clouds](https://dl.acm.org/doi/abs/10.1145/3093337.3037749)"<br/>
[M Imani] "[Mpim: Multi-purpose in-memory processing using configurable resistive memory](https://ieeexplore.ieee.org/abstract/document/7858415/)"<br/>
[E Arima ] "[Near Memory Processing on Hybrid Memories (Non-Refereed Workshop Manuscript)](https://ipsj.ixsq.nii.ac.jp/ej/?action=pages_view_main&active_action=repository_action_common_download&item_id=177043&item_no=1&attribute_id=1&file_no=1&block_id=8&page_id=13)"<br/>
[S Lloyd] "[Near memory key/value lookup acceleration](https://dl.acm.org/doi/abs/10.1145/3132402.3132434)"<br/>
[H Choe] "[Near-Data Processing for Differentiable Machine Learning Models](http://storageconference.us/2017/Presentations/DifferentiableMachineLearningModels-slides.pdf)"<br/>
[A Yekkehkhany ] "[Near-Data scheduling for data centers with multiple levels of data locality](https://arxiv.org/abs/1702.07802)"<br/>
[L Fiorin] "[Near-Memory Acceleration for Radio Astronomy](https://ieeexplore.ieee.org/abstract/document/8027117/)"<br/>
[J Picorel] "[Near-Memory Address Translation](https://ieeexplore.ieee.org/abstract/document/8091253/)"<br/>
[K Garg ] "[Near-memory primitive support and infratructure for sparse algorithm](https://smartech.gatech.edu/handle/1853/58343)"<br/>
[S Yu ] "[Neuro-inspired computing using resistive synaptic devices](https://link.springer.com/content/pdf/10.1007/978-3-319-54313-0.pdf)"<br/>
[E Azarkhish] "[Neurostream: Scalable and energy efficient deep learning with smart memory cubes](https://ieeexplore.ieee.org/abstract/document/8038819/)"<br/>
[GF Oliveira] "[Nim: An hmc-based machine for neuron computation](https://link.springer.com/chapter/10.1007/978-3-319-56258-2_3)"<br/>
[M Imani] "[Nngine: Ultra-efficient nearest neighbor accelerator based on in-memory computing](https://ieeexplore.ieee.org/abstract/document/8123666/)"<br/>
[S Fujita] "[Novel memory hierarchy with e-STT-MRAM for near-future applications](https://ieeexplore.ieee.org/abstract/document/7942444/)"<br/>
[L McCormick] "[OPTIMIZING LIQUID STATE MACHINES ON ANALOG RESISTIVE CROSSBAR ACCELERATORS.](https://www.osti.gov/servlets/purl/1481468)"<br/>
[SG Singapura] "[OSCAR: Optimizing SCrAtchpad reuse for graph processing](https://ieeexplore.ieee.org/abstract/document/8091070/)"<br/>
[A Awad] "[Obfusmem: A low-overhead access obfuscation for trusted memories](https://dl.acm.org/doi/abs/10.1145/3079856.3080230)"<br/>
[C Xu] "[Omnigraph: A scalable hardware accelerator for graph processing](https://ieeexplore.ieee.org/abstract/document/8048982/)"<br/>
[HA Du Nguyen] "[On the implementation of computation-in-memory parallel adder](https://ieeexplore.ieee.org/abstract/document/7918601/)"<br/>
[Z Huang] "[On-demand processing for remote sensing big data analysis](https://ieeexplore.ieee.org/abstract/document/8367417/)"<br/>
[PC Santos] "[Operand size reconfiguration for big data processing in memory](https://ieeexplore.ieee.org/abstract/document/7927081/)"<br/>
[Y Kim] "[Orchard: Visual object recognition accelerator based on approximate in-memory processing](https://ieeexplore.ieee.org/abstract/document/8203756/)"<br/>
[M Rimborg] "[PHOENIX: efficient computation in memory](https://dl.acm.org/doi/abs/10.1145/3132402.3132430)"<br/>
[VT Lee] "[POSTER: Application-Driven Near-Data Processing for Similarity Search](https://ieeexplore.ieee.org/abstract/document/8091226/)"<br/>
[D Skarlatos] "[Pageforge: a near-memory content-aware page-merging architecture](https://dl.acm.org/doi/abs/10.1145/3123939.3124540)"<br/>
[SK Prasad] "[Parallel processing over spatial-temporal datasets from geo, bio, climate and social science communities: A research roadmap](https://ieeexplore.ieee.org/abstract/document/8029331/)"<br/>
[J Gardea] "[Performance Evaluation of Mesh-based 3D NoCs](https://dl.acm.org/doi/abs/10.1145/3139540.3139545)"<br/>
[AJ Awan ] "[Performance characterization and optimization of in-memory data analytics on a scale-up server](https://www.diva-portal.org/smash/record.jsf?pid=diva2:1158303)"<br/>
[A Golander] "[Persistent memory over fabric (PMoF)](https://dl.acm.org/doi/abs/10.1145/3078468.3078493)"<br/>
[D Ielmini] "[Physics-based modeling approaches of resistive switching devices for memory and in-memory computing applications](https://link.springer.com/content/pdf/10.1007/s10825-017-1101-9.pdf)"<br/>
[L Song] "[Pipelayer: A pipelined reram-based accelerator for deep learning](https://ieeexplore.ieee.org/abstract/document/7920854/)"<br/>
[A Bhattacharjee ] "[Preserving virtual memory by mitigating the address translation wall](https://ieeexplore.ieee.org/abstract/document/8065012/)"<br/>
[Y Yan] "[Principles of memory-centric programming for high performance computing](https://dl.acm.org/doi/abs/10.1145/3145617.3158212)"<br/>
[Y Gong] "[Processing LSTM in memory using hybrid network expansion model](https://ieeexplore.ieee.org/abstract/document/8110011/)"<br/>
[C Xie] "[Processing-in-memory enabled graphics processors for 3d rendering](https://ieeexplore.ieee.org/abstract/document/7920862/)"<br/>
[W Kang] "[Programmable stateful in-memory computing paradigm via a single resistive device](https://ieeexplore.ieee.org/abstract/document/8119281/)"<br/>
[AJ Awan ] "[Project Night-King: Improving the performance of big data analytics using Near Data Computing Architectures](https://www.diva-portal.org/smash/record.jsf?pid=diva2:1152657)"<br/>
[JB Kotra] "[Quantifying the potential benefits of on-chip near-data computing in manycore processors](https://ieeexplore.ieee.org/abstract/document/8107446/)"<br/>
[S Paul] "[RECEPTORS INVOLVED IN LEARNING AND MEMORY PROCESS: AN OVERVIEW](http://www.academia.edu/download/57739208/PhOL_2017_3_N002_Sangeeta_7_13.pdf)"<br/>
[Y Zha] "[RRAM-based reconfigurable in-memory computing architecture with hybrid routing](https://ieeexplore.ieee.org/abstract/document/8203822/)"<br/>
[D Bhattacharjee] "[ReVAMP: ReRAM based VLIW architecture for in-memory computing](https://ieeexplore.ieee.org/abstract/document/7927095/)"<br/>
[WH Wen] "[Rebooting the data access hierarchy of computing systems](https://ieeexplore.ieee.org/abstract/document/8123667/)"<br/>
[C Wang] "[Reconfigurable hardware accelerators: Opportunities, trends, and challenges](https://arxiv.org/abs/1712.04771)"<br/>
[L Chang] "[Reconfigurable processing in memory architecture based on spin orbit torque](https://ieeexplore.ieee.org/abstract/document/8053713/)"<br/>
[Y Zhang] "[Recryptor: A reconfigurable in-memory cryptographic Cortex-M0 processor for IoT](https://ieeexplore.ieee.org/abstract/document/8008501/)"<br/>
[AR Agrawal ] "[Reducing Checkpoint/Restart Overhead using Near Data Processing for Exascale System.](https://repository.lib.ncsu.edu/bitstream/handle/1840.20/34784/etd.pdf?sequence=1)"<br/>
[JH Lee ] "[Relaxing coherence for modern learning applications](https://smartech.gatech.edu/handle/1853/58203)"<br/>
[R Chen] "[Replication-based fault-tolerance for large-scale graph processing](https://ieeexplore.ieee.org/abstract/document/7927721/)"<br/>
[H Li] "[Resistive RAM-centric computing: Design and modeling methodology](https://ieeexplore.ieee.org/abstract/document/7950949/)"<br/>
[D Zhu] "[Resistive random access memory and its applications in storage and nonvolatile logic](https://iopscience.iop.org/article/10.1088/1674-4926/38/7/071002/meta)"<br/>
[H Wu] "[Resistive random access memory for future information processing system](https://ieeexplore.ieee.org/abstract/document/7917240/)"<br/>
[A Ankit] "[Resparc: A reconfigurable and energy-efficient architecture with memristive crossbars for deep spiking neural networks](https://dl.acm.org/doi/abs/10.1145/3061639.3062311)"<br/>
[S Angizi] "[Rimpa: A new reconfigurable dual-mode in-memory processing architecture with spin hall effect-driven domain wall motion device](https://ieeexplore.ieee.org/abstract/document/7987493/)"<br/>
[X Yu] "[Robotomata: A framework for approximate pattern matching of big data on an automata processor](https://ieeexplore.ieee.org/abstract/document/8257936/)"<br/>
[AF Rodrigues ] "[SST Modsim 2017.](https://www.osti.gov/servlets/purl/1470924)"<br/>
[A Diavastos] "[SWITCHES: a lightweight runtime for dataflow execution of tasks on many-cores](https://dl.acm.org/doi/abs/10.1145/3127068)"<br/>
[A Daghighi] "[Scheduling for data centers with multi-level data locality](https://ieeexplore.ieee.org/abstract/document/7985172/)"<br/>
[CH Chen] "[Scheduling-aware data prefetching for data processing services in cloud](https://ieeexplore.ieee.org/abstract/document/7920994/)"<br/>
[D Xu] "[Selective off-loading to Memory: Task Partitioning and Mapping for PIM-enabled Heterogeneous Systems](https://dl.acm.org/doi/abs/10.1145/3075564.3075584)"<br/>
[M Alayan] "[Self-rectifying behavior and analog switching under identical pulses using Tri-layer RRAM crossbar array for neuromorphic systems](https://ieeexplore.ieee.org/abstract/document/7939102/)"<br/>
[Y Sun] "[Session 1–Full Papers I Session Chair: Ming-Chang Yang](https://ieeexplore.ieee.org/abstract/document/8064461/)"<br/>
[VT Lee] "[Similarity search on automata processors](https://ieeexplore.ieee.org/abstract/document/7967143/)"<br/>
[J Yu] "[Skeleton-based Synthesis Flow for Computation-In-Memory Architectures](https://ieeexplore.ieee.org/abstract/document/8076720/)"<br/>
[M Dong] "[Soft updates made simple and fast on non-volatile memory](https://www.usenix.org/conference/atc17/technical-sessions/presentation/dong)"<br/>
[M Kooli] "[Software platform dedicated for in-memory computing circuit evaluation](https://ieeexplore.ieee.org/abstract/document/8547806/)"<br/>
[E Vermij] "[Sorting big data on heterogeneous near-data processing systems](https://dl.acm.org/doi/abs/10.1145/3075564.3078885)"<br/>
[F Baig] "[Sparkgis: Resource aware efficient in-memory spatial query processing](https://dl.acm.org/doi/abs/10.1145/3139958.3140019)"<br/>
[PM Sheridan] "[Sparse coding with memristor networks](https://www.nature.com/articles/nnano.2017.83.pdf?origin=ppub)"<br/>
[CH Bennett] "[Spatio-temporal learning with arrays of analog nanosynapses](https://ieeexplore.ieee.org/abstract/document/8053708/)"<br/>
[W Wen] "[Speeding up crossbar resistive memory by exploiting in-memory data patterns](https://ieeexplore.ieee.org/abstract/document/8203787/)"<br/>
[H Zhang] "[Stateful reconfigurable logic via a single-voltage-gated spin Hall-effect driven magnetic tunnel junction in a spintronic memory](https://ieeexplore.ieee.org/abstract/document/7993081/)"<br/>
[G Pedretti] "[Stochastic learning in neuromorphic hardware via spike timing dependent plasticity with RRAM synapses](https://ieeexplore.ieee.org/abstract/document/8106770/)"<br/>
[W Blair] "[Streamlining the Genomics Processing Pipeline via Named Pipes and Persistent Spark Satasets](https://ieeexplore.ieee.org/abstract/document/8251262/)"<br/>
[G Koo] "[Summarizer: trading communication with computing near storage](https://ieeexplore.ieee.org/abstract/document/8686581/)"<br/>
[A Stolińska] "[Testing cognitive loads in solving algorithmic tasks](https://ieeexplore.ieee.org/abstract/document/8102530/)"<br/>
[M Gao] "[Tetris: Scalable and efficient neural network acceleration with 3d memory](https://dl.acm.org/doi/abs/10.1145/3037697.3037702)"<br/>
[MP Drumond Lages De Oliveira… ] "[The Mondrian Data Engine](https://infoscience.epfl.ch/record/227947)"<br/>
[O Mutlu ] "[The RowHammer problem and other issues we may face as memory becomes denser](https://ieeexplore.ieee.org/abstract/document/7927156/)"<br/>
[R Appuswamy] "[The five minute rule thirty years later and its impact on the storage hierarchy](https://infoscience.epfl.ch/record/230398/files/adms-talk.pdf)"<br/>
[M Drumond] "[The mondrian data engine](https://dl.acm.org/doi/abs/10.1145/3140659.3080233)"<br/>
[JC Beard ] "[The sparse data reduction engine: chopping sparse data one byte at a time](https://dl.acm.org/doi/abs/10.1145/3132402.3132431)"<br/>
[M Poremba] "[There and back again: Optimizing the interconnect in networks of memory cubes](https://dl.acm.org/doi/abs/10.1145/3140659.3080251)"<br/>
[D Li ] "[Thermal Characterization and Management of 3D Integrated Circuits](http://search.proquest.com/openview/61d7e3502c0058285f43a1604a3f0373/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
[H Saadeldeen] "[Thermal-aware, heterogeneous materials for improved energy and reliability in 3D PCM architectures](https://dl.acm.org/doi/abs/10.1145/3132402.3132407)"<br/>
[M Cheng] "[Time: A training-in-memory architecture for memristor-based deep neural networks](https://ieeexplore.ieee.org/abstract/document/8060399/)"<br/>
[JD Leidel] "[Toward a memory-centric, stacked architecture for extreme-scale, data-intensive computing](https://pdfs.semanticscholar.org/2d44/b251f693ceb07af72d3a829f8b5eb0a3036e.pdf)"<br/>
[T Korikawa] "[Toward carrier-scale general-purpose node](https://ieeexplore.ieee.org/abstract/document/7876185/)"<br/>
[P Narayanan] "[Toward on-chip acceleration of the backpropagation algorithm using nonvolatile memory](https://ieeexplore.ieee.org/abstract/document/8030206/)"<br/>
[G Kim] "[Toward standardized near-data processing with unrestricted data placement for GPUs](https://dl.acm.org/doi/abs/10.1145/3126908.3126965)"<br/>
[SD Hammond ] "[Towards an Open Source Eco-System for Future HPC Designs.](https://www.osti.gov/servlets/purl/1484561)"<br/>
[H Jin] "[Towards dataflow-based graph accelerator](https://ieeexplore.ieee.org/abstract/document/7980139/)"<br/>
[A Ankit] "[Trannsformer: Neural network transformation for memristive crossbar based neuromorphic system design](https://ieeexplore.ieee.org/abstract/document/8203823/)"<br/>
[H Lim] "[Triple Engine Processor (TEP) A Heterogeneous Near-Memory Processor for Diverse Kernel Operations](https://dl.acm.org/doi/abs/10.1145/3155920)"<br/>
[J Zhou] "[Tunao: A high-performance and energy-efficient reconfigurable accelerator for graph processing](https://ieeexplore.ieee.org/abstract/document/7973769/)"<br/>
[M Imani] "[Ultra-efficient processing in-memory for data intensive applications](https://ieeexplore.ieee.org/abstract/document/8060379/)"<br/>
[P Bonnet ] "[What's up with the storage hierarchy?](http://cidrdb.org/cidr2017/gongshow/abstracts/cidr2017_80.pdf)"<br/>
[YH Lin] "[Wide-I/O 3D-staked DRAM controller for near-data processing system](https://ieeexplore.ieee.org/abstract/document/7939687/)"<br/>
[L Jiang] "[XNOR-POP: A processing-in-memory architecture for binary Convolutional Neural Networks in Wide-IO2 DRAMs](https://ieeexplore.ieee.org/abstract/document/8009163/)"<br/>
[A Agrawal] "[Xylem: Enhancing vertical thermal conduction in 3D processor-memory stacks](https://ieeexplore.ieee.org/abstract/document/8686607/)"<br/>
[BC Jang] "[Zero-static-power nonvolatile logic-in-memory circuits for flexible electronics](https://link.springer.com/article/10.1007/s12274-017-1449-y)"<br/>
# [Year - 2018](#2018)
[D Dorofeev] "[2-tier vs. 3-tier Architectures for Data Processing Software](https://dl.acm.org/doi/abs/10.1145/3274856.3274869)"<br/>
[MF Amir] "[3-D stacked image sensor with deep neural network computation](https://ieeexplore.ieee.org/abstract/document/8320784/)"<br/>
[A Velasquez] "[3D Crosspoint Memory as a Parallel Architecture for Computing Network Reachability](https://ieeexplore.ieee.org/abstract/document/8615685/)"<br/>
[MF Amir] "[3D stacked high throughput pixel parallel image sensor with integrated ReRAM based neural accelerator](https://ieeexplore.ieee.org/abstract/document/8640151/)"<br/>
[AHA Badawy] "[3D-PIM NoCs with Multiple Subnetworks: A Performance and Power Evaluation](https://ieeexplore.ieee.org/abstract/document/8710763/)"<br/>
[Q Lou] "[3dict: a reliable and qos capable mobile process-in-memory architecture for lookup-based cnns in 3d xpoint rerams](https://dl.acm.org/doi/abs/10.1145/3240765.3240767)"<br/>
[M Kang] "[A 19.4-nJ/decision, 364-K decisions/s, in-memory random forest multi-class inference accelerator](https://ieeexplore.ieee.org/abstract/document/8353374/)"<br/>
[JY Wu] "[A 40nm low-power logic compatible phase change memory technology](https://ieeexplore.ieee.org/abstract/document/8614513/)"<br/>
[K Tsurumi] "[A 6.8 TOPS/W Energy Efficiency, 1.5 µW Power Consumption, Pulse Width Modulation Neuromorphic Circuits for Near-Data Computing with SSD](https://ieeexplore.ieee.org/abstract/document/8579333/)"<br/>
[WH Chen] "[A 65nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors](https://ieeexplore.ieee.org/abstract/document/8310400/)"<br/>
[WS Khwa] "[A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3 ns and 55.8 TOPS/W fully parallel product-sum operation for binary DNN edge …](https://ieeexplore.ieee.org/abstract/document/8310401/)"<br/>
[M Kim] "[A 68 parallel row access neuromorphic core with 22K multi-level synapses based on logic-compatible embedded flash memory technology](https://ieeexplore.ieee.org/abstract/document/8614599/)"<br/>
[I Yoon] "[A FeFET based processing-in-memory architecture for solving distributed least-square optimizations](https://ieeexplore.ieee.org/abstract/document/8442235/)"<br/>
[S Srinivasa] "[A Monolithic-3D SRAM Design with Enhanced Robustness and In-Memory Computation Support](https://dl.acm.org/doi/abs/10.1145/3218603.3218645)"<br/>
[H Xiao ] "[A Multi-physics approach to the co-design of 3D multi-core processors](https://smartech.gatech.edu/handle/1853/59810)"<br/>
[Y Sun] "[A Ti/AlOx/TaOx/Pt Analog Synapse for Memristive Neural Network](https://ieeexplore.ieee.org/abstract/document/8421222/)"<br/>
[C Schmidt] "[A case for hardware-supported sub-cache line accesses](https://dl.acm.org/doi/abs/10.1145/3211922.3211924)"<br/>
[K Sanni] "[A charge-based architecture for energy-efficient vector-vector multiplication in 65nm cmos](https://ieeexplore.ieee.org/abstract/document/8351274/)"<br/>
[W Zhang] "[A compact model of analog RRAM for neuromorphic computing system design](https://ieeexplore.ieee.org/abstract/document/8369178/)"<br/>
[N Akbari] "[A customized processing-in-memory architecture for biological sequence alignment](https://ieeexplore.ieee.org/abstract/document/8445124/)"<br/>
[D Gao] "[A design framework for processing-in-memory accelerator](https://ieeexplore.ieee.org/abstract/document/8541838/)"<br/>
[S Duchêne] "[A dual process in memory: how to make an evaluation from complex and complete information?—An experimental study](https://hal.archives-ouvertes.fr/hal-01954930/)"<br/>
[Y Long] "[A ferroelectric FET based power-efficient architecture for data-intensive computing](https://dl.acm.org/doi/abs/10.1145/3240765.3240770)"<br/>
[L Shi] "[A flexible mixed-signal image processing pipeline using 3D chip stacks](https://link.springer.com/article/10.1007/s11554-016-0628-5)"<br/>
[F Liu] "[A memristor based unsupervised neuromorphic system towards fast and energy-efficient gan](https://arxiv.org/abs/1806.01775)"<br/>
[H Jia] "[A microprocessor implemented in 65nm CMOS with configurable and bit-scalable accelerator for programmable in-memory computing](https://arxiv.org/abs/1811.04047)"<br/>
[M Kang] "[A multi-functional in-memory inference processor using a standard 6T SRAM array](https://ieeexplore.ieee.org/abstract/document/8246704/)"<br/>
[Y Pan] "[A multilevel cell STT-MRAM-based computing in-memory accelerator for binary convolutional neural network](https://ieeexplore.ieee.org/abstract/document/8403888/)"<br/>
[B Yan] "[A neuromorphic design using chaotic mott memristor with relaxation oscillation](https://dl.acm.org/doi/abs/10.1145/3195970.3195977)"<br/>
[A Agnesina] "[A novel 3d dram memory cube architecture for space applications](https://ieeexplore.ieee.org/abstract/document/8465911/)"<br/>
[L Han] "[A novel ReRAM-based processing-in-memory architecture for graph traversal](https://dl.acm.org/doi/abs/10.1145/3177916)"<br/>
[C Ding] "[A novel cross-point MRAM with diode selector capable of high-density, high-speed, and low-power in-memory computation](https://ieeexplore.ieee.org/abstract/document/8604352/)"<br/>
[YY Lin] "[A novel voltage-accumulation vector-matrix multiplication architecture using resistor-shunted floating gate flash memory device for low-power and high-density neural …](https://ieeexplore.ieee.org/abstract/document/8614688/)"<br/>
[P Chatarasi] "[A preliminary study of compiler transformations for graph applications on the Emu system](https://dl.acm.org/doi/abs/10.1145/3286475.3286481)"<br/>
[B Sudsee] "[A productivity improvement of distributed software testing using checkpoint](https://ieeexplore.ieee.org/abstract/document/8323652/)"<br/>
[Q Yang] "[A quantized training method to enhance accuracy of reram-based neuromorphic systems](https://ieeexplore.ieee.org/abstract/document/8351327/)"<br/>
[E Giacomin] "[A resistive random access memory addon for the NCSU freePDK 45 nm](https://ieeexplore.ieee.org/abstract/document/8540319/)"<br/>
[G Singh] "[A review of near-memory computing architectures: Opportunities and challenges](https://ieeexplore.ieee.org/abstract/document/8491877/)"<br/>
[E Giacomin] "[A robust digital rram-based convolutional block for low-power image processing and learning applications](https://ieeexplore.ieee.org/abstract/document/8486748/)"<br/>
[L Zhang] "[A robust dual reference computing-in-memory implementation and design space exploration within STT-MRAM](https://ieeexplore.ieee.org/abstract/document/8429379/)"<br/>
[F Schuiki] "[A scalable near-memory architecture for training deep neural networks on large in-memory datasets](https://ieeexplore.ieee.org/abstract/document/8502059/)"<br/>
[T Jeong] "[A study of data layout in multi-channel processing-in-memory architecture](https://dl.acm.org/doi/abs/10.1145/3185089.3185136)"<br/>
[L Yavits] "[AIDA: Associative DNN Inference Accelerator](https://arxiv.org/abs/1901.04976)"<br/>
[M Xie] "[AIM: Fast and energy-efficient AES in-memory implementation for emerging non-volatile main memory](https://ieeexplore.ieee.org/abstract/document/8342085/)"<br/>
[K Angstadt] "[ASPEN: A scalable In-SRAM architecture for pushdown automata](https://ieeexplore.ieee.org/abstract/document/8574596/)"<br/>
[JH Lee] "[Accelerated bulk memory operations on heterogeneous multi-core systems](https://link.springer.com/article/10.1007/s11227-018-2589-x)"<br/>
[N Alachiotis] "[Accelerated inference of positive selection on whole genomes](https://ieeexplore.ieee.org/abstract/document/8533493/)"<br/>
[Z He] "[Accelerating low bit-width deep convolution neural network in MRAM](https://ieeexplore.ieee.org/abstract/document/8429424/)"<br/>
[A Golander] "[Accelerating unmodified databases using persistent memory and flash storage tiers](https://dl.acm.org/doi/abs/10.1145/3211890.3211902)"<br/>
[YK Rupesh] "[Accelerating-Medians Clustering Using a Novel 4T-4R RRAM Cell](https://ieeexplore.ieee.org/abstract/document/8315514/)"<br/>
[M Rhu ] "[Accelerator-centric deep learning systems for enhanced scalability, energy-efficiency, and programmability](https://ieeexplore.ieee.org/abstract/document/8297377/)"<br/>
[RR Puli ] "[Active Routing: Compute on the Way for Near-Data Processing](https://oaktrust.library.tamu.edu/handle/1969.1/173535)"<br/>
[PA Tsai] "[Adaptive scheduling for systems with asymmetric memory hierarchies](https://ieeexplore.ieee.org/abstract/document/8574575/)"<br/>
[NM Amato] "[Algorithm-Level Optimizations for Scalable Parallel Graph Processing](https://oaktrust.library.tamu.edu/handle/1969.1/173407)"<br/>
[M Drumond] "[Algorithm/architecture co-design for near-memory processing](https://dl.acm.org/doi/abs/10.1145/3273982.3273992)"<br/>
[F Zokaee] "[Aligner: A process-in-memory architecture for short read alignment in rerams](https://ieeexplore.ieee.org/abstract/document/8409259/)"<br/>
[D Bankman] "[An Always-On 3.8  J/86% CIFAR-10 Mixed-Signal Binary CNN Processor With All Memory on Chip in 28-nm CMOS](https://ieeexplore.ieee.org/abstract/document/8480105/)"<br/>
[J Cui] "[An Efficient Framework for String Similarity Continuous Query on Data Stream](https://ieeexplore.ieee.org/abstract/document/8599504/)"<br/>
[P Yao] "[An efficient graph accelerator with parallel data conflict management](https://dl.acm.org/doi/abs/10.1145/3243176.3243201)"<br/>
[E Hein] "[An initial characterization of the Emu Chick](https://ieeexplore.ieee.org/abstract/document/8425464/)"<br/>
[B Zhou] "[An online algorithm for task offloading in heterogeneous mobile clouds](https://dl.acm.org/doi/abs/10.1145/3122981)"<br/>
[O Krestinskaya] "[Analog backpropagation learning circuits for memristive crossbar neural networks](https://ieeexplore.ieee.org/abstract/document/8351344/)"<br/>
[C Li] "[Analogue signal and image processing with large memristor crossbars](https://www.nature.com/articles/s41928-017-0002-z/)"<br/>
[C Yakopcic] "[Analysis and Design of Memristor Crossbar Based Neuromorphic Intrusion Detection Hardware](https://ieeexplore.ieee.org/abstract/document/8489252/)"<br/>
[J Lin] "[Analysis and simulation of capacitor-less reram-based stochastic neurons for the in-memory spiking neural network](https://ieeexplore.ieee.org/abstract/document/8411148/)"<br/>
[GR Voskuilen ] "[Analyzing the performance of future memory architectures with SST.](https://www.osti.gov/servlets/purl/1513905)"<br/>
[VT Lee] "[Application codesign of near-data processing for similarity search](https://ieeexplore.ieee.org/abstract/document/8425243/)"<br/>
[A Kreuzer] "[Application performance on a Cluster-Booster system](https://ieeexplore.ieee.org/abstract/document/8425386/)"<br/>
[M Alian] "[Application-transparent near-memory processing architecture with memory channel network](https://ieeexplore.ieee.org/abstract/document/8574587/)"<br/>
[F Betzel] "[Approximate communication: Techniques for reducing communication bottlenecks in large-scale parallel systems](https://dl.acm.org/doi/abs/10.1145/3145812)"<br/>
[Y Luo ] "[Architectural techniques for improving NAND flash memory reliability](https://arxiv.org/abs/1808.04016)"<br/>
[D Bhattacharjee ] "[Architectures and automation for beyond-CMOS technologies](https://dr.ntu.edu.sg/handle/10220/47437)"<br/>
[SS Banerjee] "[Asap: Accelerated short-read alignment on programmable hardware](https://ieeexplore.ieee.org/abstract/document/8490591/)"<br/>
[R Desai] "[Assembly-aware design of printable electromechanical devices](https://dl.acm.org/doi/abs/10.1145/3242587.3242655)"<br/>
[Q Lou] "[BRAWL: A Spintronics-Based Portable Basecalling-in-Memory Architecture for Nanopore Genome Sequencing](https://ieeexplore.ieee.org/abstract/document/8540899/)"<br/>
[R Zhu] "[Back-Propagation Neural Network based on Analog Memristive Synapse](https://ieeexplore.ieee.org/abstract/document/8487059/)"<br/>
[C Liu] "[Beyond CMOS: memristor and its application for next generation storage and computing](https://iopscience.iop.org/article/10.1149/08506.0115ecst/meta)"<br/>
[Y Sun] "[Bidirectional database storage and SQL query exploiting RRAM-based process-in-memory structure](https://dl.acm.org/doi/abs/10.1145/3177917)"<br/>
[K Aziz] "[Big data optimisation among RDDs persistence in apache spark](https://link.springer.com/chapter/10.1007/978-3-319-96292-4_3)"<br/>
[K Aziz] "[Big data processing using machine learning algorithms: Mllib and mahout use case](https://dl.acm.org/doi/abs/10.1145/3289402.3289525)"<br/>
[D Huru] "[BigClue: Towards a generic IoT cross-domain data processing platform](https://ieeexplore.ieee.org/abstract/document/8516597/)"<br/>
[O Krestinskaya] "[Binary weighted memristive analog deep neural network for near-sensor edge processing](https://ieeexplore.ieee.org/abstract/document/8626224/)"<br/>
[H Sharma] "[Bit fusion: Bit-level dynamically composable architecture for accelerating deep neural network](https://ieeexplore.ieee.org/abstract/document/8416871/)"<br/>
[Y Xie ] "[Blackcomb2: Hardware-Software Co-design for Nonvolatile Memory in Exascale Systems](https://www.osti.gov/biblio/1485357)"<br/>
[TF Wu] "[Brain-inspired computing exploiting carbon nanotube FETs and resistive RAM: Hyperdimensional computing case study](https://ieeexplore.ieee.org/abstract/document/8310399/)"<br/>
[Y Ji] "[Bridge the gap between neural networks and neuromorphic hardware with a neural network compiler](https://dl.acm.org/doi/abs/10.1145/3173162.3173205)"<br/>
[MM Rafique] "[CAMPS: Conflict-Aware Memory-Side Prefetching Scheme for Hybrid Memory Cube](https://dl.acm.org/doi/abs/10.1145/3225058.3225112)"<br/>
[C Qian] "[CGAcc: A Compressed Sparse Row Representation-Based BFS Graph Traversal Accelerator on Hybrid Memory Cube](https://www.mdpi.com/2079-9292/7/11/307)"<br/>
[D Li] "[CISC: Coordinating Intelligent SSD and CPU to Speedup Graph Processing](https://ieeexplore.ieee.org/abstract/document/8452032/)"<br/>
[C Qian] "[CMH: Compression management for improving capacity in the hybrid memory cube](https://dl.acm.org/doi/abs/10.1145/3203217.3203235)"<br/>
[H Zhu] "[CMOS image sensor data-readout method for convolutional operations with processing near sensor architecture](https://ieeexplore.ieee.org/abstract/document/8605660/)"<br/>
[H Kim] "[CODA: Enabling co-location of computation and data for multiple GPU systems](https://dl.acm.org/doi/abs/10.1145/3232521)"<br/>
[A Biswas] "[CONV-SRAM: An energy-efficient SRAM with in-memory dot-product computation for low-power convolutional neural networks](https://ieeexplore.ieee.org/abstract/document/8579538/)"<br/>
[Y Shan] "[Cache-Friendly Data Layout for Massive Graph](https://ieeexplore.ieee.org/abstract/document/8515737/)"<br/>
[S Angizi] "[Cmp-pim: an energy-efficient comparator-based processing-in-memory neural network accelerator](https://dl.acm.org/doi/abs/10.1145/3195970.3196009)"<br/>
[H Sun] "[Co-kv: A collaborative key-value store using near-data processing to improve compaction for the lsm-tree](https://arxiv.org/abs/1807.04151)"<br/>
[W Hwang] "[Coming up N3XT, after 2D scaling of Si CMOS](https://ieeexplore.ieee.org/abstract/document/8351756/)"<br/>
[Y Abbas] "[Compliance-free, digital SET and analog RESET synaptic characteristics of sub-tantalum oxide based neuromorphic device](https://www.nature.com/articles/s41598-018-19575-9.pdf?origin=ppub)"<br/>
[M Le Gallo] "[Compressed sensing with approximate message passing using in-memory computing](https://ieeexplore.ieee.org/abstract/document/8450603/)"<br/>
[M Torabzadehkashi] "[Compstor: an in-storage computation platform for scalable distributed processing](https://ieeexplore.ieee.org/abstract/document/8425562/)"<br/>
[D Azougagh] "[Computational Memory Architecture Supporting in Bit-Line Processing](https://www.researchgate.net/profile/Driss_Azougagh/publication/327581950_Computational_Memory_Architecture_Supporting_in_Bit-Line_Processing/links/5b981114a6fdcc59bf85e1da/Computational-Memory-Architecture-Supporting-in-Bit-Line-Processing.pdf)"<br/>
[ZI Chowdhury] "[Computational RAM to Accelerate String Matching at Scale](https://arxiv.org/abs/1812.08918)"<br/>
[D Reis] "[Computing in memory with FeFETs](https://dl.acm.org/doi/abs/10.1145/3218603.3218640)"<br/>
[D Milojicic] "[Computing in-memory, revisited](https://ieeexplore.ieee.org/abstract/document/8416393/)"<br/>
[X Tang] "[Computing with Near Data](https://dl.acm.org/doi/abs/10.1145/3287321)"<br/>
[A Aziz] "[Computing with ferroelectric FETs: Devices, models, systems, and applications](https://ieeexplore.ieee.org/abstract/document/8342213/)"<br/>
[S Jain] "[Computing-in-memory with spintronics](https://ieeexplore.ieee.org/abstract/document/8342277/)"<br/>
[X Sun] "[Computing-in-memory with sram and rram for binary neural networks](https://ieeexplore.ieee.org/abstract/document/8565811/)"<br/>
[A Biswas] "[Conv-RAM: An energy-efficient SRAM with embedded convolution computation for low-power CNN-based machine learning applications](https://ieeexplore.ieee.org/abstract/document/8310397/)"<br/>
[L Nai] "[CoolPIM: Thermal-aware source throttling for efficient PIM instruction offloading](https://ieeexplore.ieee.org/abstract/document/8425221/)"<br/>
[SY Lin] "[Cycle-accelerated simulation for three-dimensional near-data processing system with power, temperature, and latency analysis](https://ieeexplore.ieee.org/abstract/document/8394513/)"<br/>
[R Wang] "[D-oram: Path-oram delegation for low execution interference on cloud servers with untrusted memory](https://ieeexplore.ieee.org/abstract/document/8327026/)"<br/>
[H Sun] "[DStore: A Holistic Key-Value Store Exploring Near-Data Processing and On-Demand Scheduling for Compaction Optimization](https://ieeexplore.ieee.org/abstract/document/8481427/)"<br/>
[A Al] "[DVM: Scaling Out Virtual Memory in Userspace](https://dl.acm.org/doi/abs/10.1145/3229710.3229737)"<br/>
[O Zinenko] "[Declarative transformations in the polyhedral model](https://hal.inria.fr/hal-01965599/)"<br/>
[LB Baker ] "[Design of a 3DIC System to Aid in the Acceleration of Embedded Systems that Employ Multiple Instances of Disparate Artificial Neural Networks.](https://repository.lib.ncsu.edu/bitstream/handle/1840.20/36396/etd.pdf?sequence=1)"<br/>
[M Liu] "[Design of fault-tolerant neuromorphic computing systems](https://ieeexplore.ieee.org/abstract/document/8400693/)"<br/>
[JPC de Lima] "[Design space exploration for PIM architectures in 3D-stacked memories](https://dl.acm.org/doi/abs/10.1145/3203217.3203280)"<br/>
[S Lloyd] "[Design space exploration of near memory accelerators](https://dl.acm.org/doi/abs/10.1145/3240302.3240428)"<br/>
[ME Belviranli] "[Designing Algorithms for the EMU Migrating-threads-based Architecture](https://ieeexplore.ieee.org/abstract/document/8547571/)"<br/>
[S Haria] "[Devirtualizing memory in heterogeneous systems](https://dl.acm.org/doi/abs/10.1145/3173162.3173194)"<br/>
[S Angizi] "[Dima: a depthwise cnn in-memory accelerator](https://ieeexplore.ieee.org/abstract/document/8587671/)"<br/>
[C Xu] "[Domino: Graph Processing Services on Energy-Efficient Hardware Accelerator](https://ieeexplore.ieee.org/abstract/document/8456359/)"<br/>
[Q Deng] "[DrAcc: a DRAM based accelerator for accurate CNN inference](https://dl.acm.org/doi/abs/10.1145/3195970.3196029)"<br/>
[M Jung] "[Driving into the memory wall: The role of memory for advanced driver assistance systems and autonomous driving](https://dl.acm.org/doi/abs/10.1145/3240302.3240322)"<br/>
[Q Lin] "[Dual-layer selector with excellent performance for cross-point memory applications](https://ieeexplore.ieee.org/abstract/document/8300519/)"<br/>
[S Motaman] "[Dynamic Computing in Memory (DCIM) in Resistive Crossbar Arrays](https://ieeexplore.ieee.org/abstract/document/8615686/)"<br/>
[TR Kepe ] "[Dynamic Database Operator Scheduling for Processing-in-Memory.](http://www.inf.ufpr.br/eduardo/papers/PhD_Kepe_VLDB2018.pdf)"<br/>
[B Akin] "[Dynamic fine-grained sparse memory accesses](https://dl.acm.org/doi/abs/10.1145/3240302.3240416)"<br/>
[K Taniguchi] "[Earable POCER: Development of a Point-of-Care Ear Sensor for Respiratory Rate Measurement](https://www.mdpi.com/1424-8220/18/9/3020)"<br/>
[A Haj] "[Efficient algorithms for in-memory fixed point multiplication using magic](https://ieeexplore.ieee.org/abstract/document/8351561/)"<br/>
[L Zheng] "[Efficient and scalable graph parallel processing with symbolic execution](https://dl.acm.org/doi/abs/10.1145/3170434)"<br/>
[CH Kim] "[Emerging memory technologies for neuromorphic computing](https://iopscience.iop.org/article/10.1088/1361-6528/aae975/meta)"<br/>
[S Ghose] "[Enabling the adoption of processing-in-memory: Challenges, mechanisms, future research directions](https://arxiv.org/abs/1802.00320)"<br/>
[M Marinella] "[Energy Efficient Neural Algorithm Training and Execution with Analog Crossbar Accelerators.](https://www.osti.gov/servlets/purl/1500185)"<br/>
[M Kim] "[Epsim: A Scalable and Parallel Marssx86 Simulator With Exploiting Epoch-Based Execution](https://ieeexplore.ieee.org/abstract/document/8579541/)"<br/>
[A Mukkara] "[Exploiting locality in graph analytics through hardware-accelerated traversal scheduling](https://ieeexplore.ieee.org/abstract/document/8574527/)"<br/>
[Y Wang] "[Exploiting parallelism for CNN applications on 3D stacked processing-in-memory architecture](https://ieeexplore.ieee.org/abstract/document/8452983/)"<br/>
[PC Santos] "[Exploring IoT platform with technologically agnostic processing-in-memory framework](https://dl.acm.org/doi/abs/10.1145/3285017.3285020)"<br/>
[Z He] "[Exploring a sot-mram based in-memory computing for data processing](https://ieeexplore.ieee.org/abstract/document/8360447/)"<br/>
[K Velusamy] "[Exploring parallel bitonic sort on a migratory thread architecture](https://ieeexplore.ieee.org/abstract/document/8547568/)"<br/>
[S Gupta] "[Felix: Fast and energy-efficient logic in memory](https://ieeexplore.ieee.org/abstract/document/8587724/)"<br/>
[X Yin] "[Ferroelectric fets-based nonvolatile logic-in-memory circuits](https://ieeexplore.ieee.org/abstract/document/8481585/)"<br/>
[M Zhou] "[Gas: A heterogeneous memory architecture for graph processing](https://dl.acm.org/doi/abs/10.1145/3218603.3218631)"<br/>
[A Samajdar] "[Genesys: Enabling continuous learning through neural network evolution in hardware](https://ieeexplore.ieee.org/abstract/document/8574591/)"<br/>
[M Imani] "[Genpim: Generalized processing in-memory to accelerate data intensive applications](https://ieeexplore.ieee.org/abstract/document/8342186/)"<br/>
[CR Trott ] "[Going Production: Experiences from Introducing a High Level Programming Model into a Large Application Portfolio.](https://www.osti.gov/servlets/purl/1515633)"<br/>
[A Boroumand] "[Google workloads for consumer devices: Mitigating data movement bottlenecks](https://dl.acm.org/doi/abs/10.1145/3173162.3173177)"<br/>
[SW Jun] "[GraFBoost: Using accelerated flash storage for external graph analytics](https://ieeexplore.ieee.org/abstract/document/8416844/)"<br/>
[G Li] "[GraphIA: an in-situ accelerator for large-scale graph processing](https://dl.acm.org/doi/abs/10.1145/3240302.3240312)"<br/>
[M Zhang] "[GraphP: Reducing communication for PIM-based graph processing with efficient data partition](https://ieeexplore.ieee.org/abstract/document/8327036/)"<br/>
[L Song] "[GraphR: Accelerating graph processing using ReRAM](https://ieeexplore.ieee.org/abstract/document/8327035/)"<br/>
[G Dai] "[Graphh: A processing-in-memory architecture for large-scale graph processing](https://ieeexplore.ieee.org/abstract/document/8328836/)"<br/>
[S Hamdioui] "[Guest Editorial Memristive-Device-Based Computing](https://ieeexplore.ieee.org/abstract/document/8554356/)"<br/>
[DG Tomé] "[HIPE: HMC instruction predication extension applied on database processing](https://ieeexplore.ieee.org/abstract/document/8342015/)"<br/>
[C Qian] "[HMCSP: Reducing Transaction Latency of CSR-based SPMV in Hybrid Memory Cube](https://ieeexplore.ieee.org/abstract/document/8366942/)"<br/>
[Z Chen] "[Hamming distance computation in unreliable resistive memory](https://ieeexplore.ieee.org/abstract/document/8365762/)"<br/>
[J Ambrosi] "[Hardware-Software Co-Design for an Analog-Digital Accelerator for Machine Learning](https://ieeexplore.ieee.org/abstract/document/8638612/)"<br/>
[N Jao] "[Harnessing emerging technology for compute-in-memory support](https://ieeexplore.ieee.org/abstract/document/8429408/)"<br/>
[A Addisie] "[Heterogeneous memory subsystem for natural graph analytics](https://ieeexplore.ieee.org/abstract/document/8573480/)"<br/>
[T Huang] "[HyVE: Hybrid vertex-edge memory hierarchy for energy-efficient graph processing](https://ieeexplore.ieee.org/abstract/document/8342150/)"<br/>
[CM Betemps] "[Hybrid Memory Cube in Embedded Systems](https://ieeexplore.ieee.org/abstract/document/8533260/)"<br/>
[TF Wu] "[Hyperdimensional computing exploiting carbon nanotube FETs, resistive RAM, and their monolithic 3D integration](https://ieeexplore.ieee.org/abstract/document/8480107/)"<br/>
[S Angizi] "[IMCE: Energy-efficient bit-wise in-memory convolution engine for deep neural network](https://ieeexplore.ieee.org/abstract/document/8297291/)"<br/>
[F Parveen] "[IMCS2: Novel device-to-architecture co-design for low-power in-memory computing platform using coterminous spin switch](https://ieeexplore.ieee.org/abstract/document/8344511/)"<br/>
[F Parveen] "[IMFlexCom: Energy efficient in-memory flexible computing using dual-mode SOT-MRAM](https://dl.acm.org/doi/abs/10.1145/3223047)"<br/>
[Y Kim] "[Image recognition accelerator design using in-memory processing](https://ieeexplore.ieee.org/abstract/document/8587206/)"<br/>
[A Haj] "[Imaging: In-memory algorithms for image processing](https://ieeexplore.ieee.org/abstract/document/8398398/)"<br/>
[FM Bayat] "[Implementation of multilayer perceptron network with highly uniform passive memristive crossbar circuits](https://www.nature.com/articles/s41467-018-04482-4)"<br/>
[A Yazdanbakhsh] "[In-DRAM near-data approximate acceleration for GPUs](https://dl.acm.org/doi/abs/10.1145/3243176.3243188)"<br/>
[D Ielmini] "[In-memory computing with resistive switching devices](https://www.nature.com/articles/s41928-018-0092-2)"<br/>
[D Fujiki] "[In-memory data parallel processor](https://dl.acm.org/doi/abs/10.1145/3296957.3173171)"<br/>
[X Ma] "[In-memory multiplication engine with SOT-MRAM based stochastic computing](https://arxiv.org/abs/1809.08358)"<br/>
[M Zabihi] "[In-memory processing on the spintronic CRAM: From hardware design to application mapping](https://ieeexplore.ieee.org/abstract/document/8416761/)"<br/>
[A Jaiswal] "[In-situ, in-memory stateful vector logic operations based on voltage controlled magnetic anisotropy](https://www.nature.com/articles/s41598-018-23886-2)"<br/>
[Y Kim] "[Input-splitting of large neural networks for power-efficient accelerator with resistive crossbar memory array](https://dl.acm.org/doi/abs/10.1145/3218603.3218605)"<br/>
[TC De Albuquerque] "[Integration of SPAD in 28nm FDSOI CMOS technology](https://ieeexplore.ieee.org/abstract/document/8486852/)"<br/>
[X Li ] "[Interface engineering of voltage-controlled embedded magnetic random access memory](https://escholarship.org/uc/item/2t0089x7)"<br/>
[CJ Xue] "[Introduction to the Special Issue on NVM and Storage](https://dl.acm.org/doi/pdf/10.1145/3180480)"<br/>
[KJ Kuchenbecker ] "[Keynote Speaker Tactile Reality](https://www.computer.org/csdl/proceedings-article/vr/2018/08446054/13bd1h03qOn)"<br/>
[D Bhattacharjee] "[Kogge-Stone Adder Realization using 1S1R Resistive Switching Crossbar Arrays](https://dl.acm.org/doi/abs/10.1145/3183352)"<br/>
[L Bao] "[LAS: Logical-Block Affinity Scheduling in Big Data Analytics Systems](https://ieeexplore.ieee.org/abstract/document/8486297/)"<br/>
[C Li] "[Large memristor crossbars for analog computing](https://ieeexplore.ieee.org/abstract/document/8351877/)"<br/>
[O Krestinskaya] "[Learning in memristive neural network architectures using analog backpropagation circuits](https://ieeexplore.ieee.org/abstract/document/8468181/)"<br/>
[Y Shan] "[Legoos: A disseminated, distributed {OS} for hardware resource disaggregation](https://www.usenix.org/conference/osdi18/presentation/shan)"<br/>
[H Zhao] "[Leveraging MLC STT-RAM for energy-efficient CNN training](https://dl.acm.org/doi/abs/10.1145/3240302.3240422)"<br/>
[Y Zha] "[Liquid Silicon-monona: A reconfigurable memory-oriented computing fabric with scalable multi-context support](https://dl.acm.org/doi/abs/10.1145/3296957.3173167)"<br/>
[S Shirinzadeh] "[Logic synthesis for in-memory computing using resistive memories](https://ieeexplore.ieee.org/abstract/document/8429396/)"<br/>
[S Sun] "[Low-consumption neuromorphic memristor architecture based on convolutional neural networks](https://ieeexplore.ieee.org/abstract/document/8489441/)"<br/>
[J Sim] "[Lupis: latch-up based ultra efficient processing in-memory system](https://ieeexplore.ieee.org/abstract/document/8357265/)"<br/>
[D Pang] "[MTTF-Aware Reliability Task Scheduling for PIM-Based Heterogeneous Computing System](https://ieeexplore.ieee.org/abstract/document/8462943/)"<br/>
[S Eyerman] "[Many-core graph workload analysis](https://ieeexplore.ieee.org/abstract/document/8665794/)"<br/>
[V Zois] "[Massively parallel skyline computation for processing-in-memory architectures](https://dl.acm.org/doi/abs/10.1145/3243176.3243187)"<br/>
[X Wang] "[Memory coalescing for hybrid memory cube](https://dl.acm.org/doi/abs/10.1145/3225058.3225062)"<br/>
[S Li ] "[Memory-Centric Architectures: Bridging the Gap Between Compute and Memory](https://escholarship.org/uc/item/59z905nc)"<br/>
[J Yu] "[Memristive devices for computation-in-memory](https://ieeexplore.ieee.org/abstract/document/8342278/)"<br/>
[S Wen] "[Memristive fully convolutional network: An accurate hardware image-segmentor in deep learning](https://ieeexplore.ieee.org/abstract/document/8471011/)"<br/>
[N Athreyas] "[Memristor-CMOS analog coprocessor for acceleration of high-performance computing applications](https://dl.acm.org/doi/abs/10.1145/3269985)"<br/>
[E Vianello] "[Metal oxide resistive memory (OxRAM) and phase change memory (PCM) as artificial synapses in spiking neural networks](https://ieeexplore.ieee.org/abstract/document/8617869/)"<br/>
[M Thottethodi] "[Millipede: Die-Stacked Memory Optimizations for Big Data Machine Learning Analytics](https://ieeexplore.ieee.org/abstract/document/8425170/)"<br/>
[D Zhang] "[Minnow: Lightweight Offload Engines for Worklist Management and Worklist-Directed Prefetching](https://dl.acm.org/doi/abs/10.1145/3296957.3173197)"<br/>
[M Le Gallo] "[Mixed-precision in-memory computing](https://www.nature.com/articles/s41928-018-0054-8)"<br/>
[HW Tseng] "[Morpheus: Exploring the potential of near-data processing for creating application objects in heterogeneous computing](https://dl.acm.org/doi/abs/10.1145/3273982.3273989)"<br/>
[T Vijayaraghavan] "[Mpu-bwm: Accelerating sequence alignment](https://ieeexplore.ieee.org/abstract/document/8389213/)"<br/>
[B Sun] "[Mram co-designed processing-in-memory cnn accelerator for mobile and iot applications](https://arxiv.org/abs/1811.12179)"<br/>
[ZH Liu] "[Multi-model database management systems-a look forward](https://link.springer.com/chapter/10.1007/978-3-030-14177-6_2)"<br/>
[MJ Marinella] "[Multiscale co-design analysis of energy, latency, area, and accuracy of a ReRAM analog neural training accelerator](https://ieeexplore.ieee.org/abstract/document/8267068/)"<br/>
[J Sim] "[NID: processing binary convolutional neural network in commodity DRAM](https://ieeexplore.ieee.org/abstract/document/8587723/)"<br/>
[M Imani] "[NVQuery: Efficient Query Processing in Nonvolatile Memory](https://ieeexplore.ieee.org/abstract/document/8323230/)"<br/>
[Z Zhou] "[Near Data Filtering for Distributed Database Systems](https://ieeexplore.ieee.org/abstract/document/8752112/)"<br/>
[DG Tomé] "[Near-Data Filters: Taking Another Brick from the Memory Wall.](http://web.inf.ufpr.br/mazalves/wp-content/uploads/sites/13/2019/10/adms2018.pdf)"<br/>
[ER Hein ] "[Near-data processing for dynamic graph analytics](https://smartech.gatech.edu/handle/1853/60228)"<br/>
[M Gokhale] "[Near-memory data reorganization engine](https://www.osti.gov/biblio/1440026)"<br/>
[C Eckert] "[Neural cache: Bit-serial in-cache acceleration of deep neural networks](https://ieeexplore.ieee.org/abstract/document/8416842/)"<br/>
[S Yu ] "[Neuro-inspired computing with emerging nonvolatile memorys](https://ieeexplore.ieee.org/abstract/document/8267253/)"<br/>
[PY Chen] "[NeuroSim: A circuit-level macro model for benchmarking neuro-inspired architectures in online learning](https://ieeexplore.ieee.org/abstract/document/8246561/)"<br/>
[A Ankit] "[Neuromorphic computing across the stack: Devices, circuits and architectures](https://ieeexplore.ieee.org/abstract/document/8598419/)"<br/>
[A Nag] "[Newton: Gravitating towards the physical limits of crossbar acceleration](https://ieeexplore.ieee.org/abstract/document/8474954/)"<br/>
[J Li ] "[Nonvolatile memory outlook: Technology driven or application driven](https://ieeexplore.ieee.org/abstract/document/8369201/)"<br/>
[A Haj] "[Not in name alone: A memristive memory processing unit for real in-memory processing](https://ieeexplore.ieee.org/abstract/document/8474943/)"<br/>
[Y Liao] "[Novel in-memory matrix-matrix multiplication with resistive cross-point arrays](https://ieeexplore.ieee.org/abstract/document/8510634/)"<br/>
[I Oukid] "[On the diversity of memory and storage technologies](https://link.springer.com/article/10.1007/s13222-018-0287-8)"<br/>
[R Degraeve] "[Opportunities and challenges of Resistive RAM for neuromorphic applications](https://ieeexplore.ieee.org/abstract/document/8452548/)"<br/>
[L Yang] "[Optimal application mapping and scheduling for network-on-chips with computation in STT-RAM based router](https://ieeexplore.ieee.org/abstract/document/8432053/)"<br/>
[Y Wang] "[Optimally removing synchronization overhead for CNNs in three-dimensional neuromorphic architecture](https://ieeexplore.ieee.org/abstract/document/8310609/)"<br/>
[A Becher] "[Optimistic regular expression matching on FPGAs for near-data processing](https://dl.acm.org/doi/abs/10.1145/3211922.3211926)"<br/>
[H Falahati] "[Origami: A heterogeneous split architecture for in-memory acceleration of learning](https://arxiv.org/abs/1812.11473)"<br/>
[XL Hong] "[Oxide-based RRAM materials for neuromorphic computing](https://link.springer.com/article/10.1007/s10853-018-2134-6)"<br/>
[최정우， 정현민， 이채은 ] "[PIM 이종 시스템에서의 Power-Time design space 탐색 방법](http://www.dbpia.co.kr/Journal/articleDetail?nodeId=NODE07515707)"<br/>
[S Angizi] "[PIMA-logic: A novel processing-in-memory architecture for highly flexible and energy-efficient logic computation](https://dl.acm.org/doi/abs/10.1145/3195970.3196092)"<br/>
[S Xu] "[PIMCH: cooperative memory prefetching in processing-in-memory architecture](https://ieeexplore.ieee.org/abstract/document/8297307/)"<br/>
[J Cook ] "[PIMS: Memristor-Based Processing-in-Memory-and-Storage.](https://www.osti.gov/biblio/1424888)"<br/>
[S Xu] "[PIMSim: A flexible and detailed processing-in-memory simulator](https://ieeexplore.ieee.org/abstract/document/8567968/)"<br/>
[L Yavits] "[PRINS: Resistive CAM Processing in Storage](https://arxiv.org/abs/1805.09612)"<br/>
[R Liu] "[Parallelizing SRAM arrays with customized bit-cell for binary neural networks](https://ieeexplore.ieee.org/abstract/document/8465935/)"<br/>
[C Xie] "[Perception-oriented 3D rendering approximation for modern graphics processors](https://ieeexplore.ieee.org/abstract/document/8327022/)"<br/>
[DG Anil] "[Performance evaluation of ternary computation in SRAM design using graphene nanoribbon field effect transistors](https://ieeexplore.ieee.org/abstract/document/8301723/)"<br/>
[R Hadidi] "[Performance implications of NoCs on 3D-stacked memories: Insights from the hybrid memory cube](https://ieeexplore.ieee.org/abstract/document/8366939/)"<br/>
[N Katzburg] "[Persistent memory based and feature rich file system design](https://ieeexplore.ieee.org/abstract/document/8646066/)"<br/>
[W Wang] "[Physics-based modeling of volatile resistive switching memory (RRAM) for crosspoint selector and neuromorphic computing](https://ieeexplore.ieee.org/abstract/document/8614556/)"<br/>
[AS Rakin] "[Pim-tgan: A processing-in-memory accelerator for ternary generative adversarial networks](https://ieeexplore.ieee.org/abstract/document/8615698/)"<br/>
[C Zhang] "[Pm3: Power modeling and power management for processing-in-memory](https://ieeexplore.ieee.org/abstract/document/8327037/)"<br/>
[E Debenedictis] "[Post Moore? s Law Report.](https://www.osti.gov/biblio/1528761)"<br/>
[Y Qiu] "[Power Characterization of Memory Intensive Applications: Analysis and Implications](https://link.springer.com/chapter/10.1007/978-3-030-32813-9_16)"<br/>
[NS Kim ] "[Practical Challenges in Supporting Function in Memory](https://ieeexplore.ieee.org/abstract/document/8579261/)"<br/>
[N Talati] "[Practical challenges in delivering the promises of real processing-in-memory machines](https://ieeexplore.ieee.org/abstract/document/8342275/)"<br/>
[X Chen] "[Predictive offloading in mobile-fog-cloud enabled cyber-manufacturing systems](https://ieeexplore.ieee.org/abstract/document/8387654/)"<br/>
[R Kaplan] "[Prins: Processing-in-storage acceleration of machine learning](https://ieeexplore.ieee.org/abstract/document/8275038/)"<br/>
[O Mutlu ] "[Processing data where it makes sense in modern computing systems: Enabling in-memory computation](https://ieeexplore.ieee.org/abstract/document/8405955/)"<br/>
[PC Santos] "[Processing in 3D memories to speed up operations on complex data structures](https://ieeexplore.ieee.org/abstract/document/8342135/)"<br/>
[S Gupta ] "[Processing in memory using emerging memory technologies](https://escholarship.org/uc/item/95z3z84c)"<br/>
[전동익 ] "[Processing-in-Memory Architecture for Multiply-Accumulate Operation with Link Power Management on Hybrid Memory Cube](http://repository.hanyang.ac.kr/handle/20.500.11754/75898)"<br/>
[J Liu] "[Processing-in-memory for energy-efficient neural network training: A heterogeneous approach](https://ieeexplore.ieee.org/abstract/document/8574576/)"<br/>
[S Wen] "[Profdp: A lightweight profiler to guide data placement in heterogeneous memory systems](https://dl.acm.org/doi/abs/10.1145/3205289.3205320)"<br/>
[E Hein] "[Programming strategies for irregular algorithms on the emu chick](https://arxiv.org/abs/1901.02775)"<br/>
[Y Xiao] "[Prometheus: Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy](https://ieeexplore.ieee.org/abstract/document/8342229/)"<br/>
[T Marukame] "[Proposal, analysis and demonstration of analog/digital-mixed neural networks based on memristive device arrays](https://ieeexplore.ieee.org/abstract/document/8351298/)"<br/>
[I O'Connor] "[Prospects for energy-efficient edge computing with integrated HfO2-based ferroelectric devices](https://ieeexplore.ieee.org/abstract/document/8644809/)"<br/>
[K Ueyoshi] "[QUEST: A 7.49 TOPS multi-purpose log-quantized DNN inference engine stacked on 96MB 3D SRAM using inductive-coupling technology in 40nm CMOS](https://ieeexplore.ieee.org/abstract/document/8310261/)"<br/>
[K Ueyoshi] "[QUEST: Multi-purpose log-quantized DNN inference engine stacked on 96-MB 3-D SRAM using inductive coupling technology in 40-nm CMOS](https://ieeexplore.ieee.org/abstract/document/8492341/)"<br/>
[R Kaplan] "[RASSA: Resistive Prealignment Accelerator for Approximate DNA Long Read Mapping](https://ieeexplore.ieee.org/abstract/document/8594624/)"<br/>
[MA Zidan] "[RRAM fabric for neuromorphic and reconfigurable compute-in-memory systems](https://ieeexplore.ieee.org/abstract/document/8357066/)"<br/>
[JY Hu] "[RRAM-Based Neuromorphic Hardware Reliability Improvement by Self-Healing and Error Correction](https://ieeexplore.ieee.org/abstract/document/8462942/)"<br/>
[MR Mahmoodi] "[RX-PUF: Low power, dense, reliable, and resilient physically unclonable functions based on analog passive RRAM crossbar arrays](https://ieeexplore.ieee.org/abstract/document/8510624/)"<br/>
[T Luo ] "[Racetrack memory based logic design for in-memory computing](https://dr.ntu.edu.sg/handle/10356/73359)"<br/>
[W Huangfu] "[Radar: A 3d-reram based dna alignment accelerator architecture](https://dl.acm.org/doi/abs/10.1145/3195970.3196098)"<br/>
[M Imani] "[Rapidnn: In-memory deep neural network acceleration framework](https://arxiv.org/abs/1806.05794)"<br/>
[R Kaplan] "[Rassa: Resistive accelerator for approximate long read dna mapping](https://www.researchgate.net/profile/Leonid_Yavits/publication/327464619_RASSA_Resistive_Accelerator_for_Approximate_Long_Read_DNA_Mapping/links/5c1367c0a6fdcc494ff2dc8d/RASSA-Resistive-Accelerator-for-Approximate-Long-Read-DNA-Mapping.pdf)"<br/>
[H Ji] "[ReCom: An efficient resistive accelerator for compressed deep neural networks](https://ieeexplore.ieee.org/abstract/document/8342009/)"<br/>
[Y Long] "[ReRAM-based processing-in-memory architecture for recurrent neural network acceleration](https://ieeexplore.ieee.org/abstract/document/8402126/)"<br/>
[W Dghais] "[Real Time Modelling and Processing](https://link.springer.com/chapter/10.1007/978-3-319-72215-3_1)"<br/>
[K Aziz] "[Real-time data analysis using Spark and Hadoop](https://ieeexplore.ieee.org/abstract/document/8370593/)"<br/>
[J Eo] "[Recent Trends in Resource Disaggregation for Datacenters](http://www.dbpia.co.kr/Journal/articleDetail?nodeId=NODE07503451)"<br/>
[H Tsai] "[Recent progress in analog memory-based accelerators for deep learning](https://iopscience.iop.org/article/10.1088/1361-6463/aac8a5/meta)"<br/>
[A Firuzan] "[Reconfigurable network-on-chip for 3D neural network accelerators](https://ieeexplore.ieee.org/abstract/document/8512170/)"<br/>
[Y Zhang] "[Recryptor: A reconfigurable cryptographic cortex-M0 processor with in-memory and near-memory computing for IoT security](https://ieeexplore.ieee.org/abstract/document/8281497/)"<br/>
[F Chen] "[Regan: A pipelined reram-based accelerator for generative adversarial networks](https://ieeexplore.ieee.org/abstract/document/8297302/)"<br/>
[JT Yun] "[Regression prefetcher with preprocessing for DRAM-PCM hybrid main memory](https://ieeexplore.ieee.org/abstract/document/8368305/)"<br/>
[B Li] "[Reram-based accelerator for deep learning](https://ieeexplore.ieee.org/abstract/document/8342118/)"<br/>
[J Woo] "[Resistive memory-based analog synapse: The pursuit for linear and symmetric weight update](https://ieeexplore.ieee.org/abstract/document/8411333/)"<br/>
[EPS Castro] "[Review and comparison of Apriori algorithm implementations on Hadoop-MapReduce and Spark](https://www.cambridge.org/core/journals/knowledge-engineering-review/article/review-and-comparison-of-apriori-algorithm-implementations-on-hadoopmapreduce-and-spark/C107B6A1243CB63770C6089EE201CC5C)"<br/>
[S Salamat] "[Rnsnet: In-memory neural network acceleration using residue number system](https://ieeexplore.ieee.org/abstract/document/8638592/)"<br/>
[DRB Ly] "[Role of synaptic variability in resistive memory-based spiking neural networks with unsupervised learning](https://iopscience.iop.org/article/10.1088/1361-6463/aad954/meta)"<br/>
[P Wang] "[SNrram: an efficient sparse neural network computation architecture based on resistive random-access memory](https://ieeexplore.ieee.org/abstract/document/8465793/)"<br/>
[S Swami] "[STASH: Security architecture for smart hybrid memories](https://ieeexplore.ieee.org/abstract/document/8465885/)"<br/>
[M Gao ] "[Scalable Near-Data Processing Systems for Data-Intensive Applications](http://search.proquest.com/openview/2d0a3daed15b6205443ed81961883183/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
[L Zheng] "[Scalable concurrency debugging with distributed graph processing](https://dl.acm.org/doi/abs/10.1145/3168817)"<br/>
[X Xu] "[Scaling for edge inference of deep neural networks](https://www.nature.com/articles/s41928-018-0059-3)"<br/>
[M Xie] "[Securing emerging nonvolatile main memory with fast and energy-efficient AES in-memory implementation](https://ieeexplore.ieee.org/abstract/document/8458222/)"<br/>
[N Gong] "[Signal and noise extraction from analog memory elements for neuromorphic computing](https://www.nature.com/articles/s41467-018-04485-1)"<br/>
[M Kooli] "[Smart instruction codes for in-memory computing architectures compatible with standard sram interfaces](https://ieeexplore.ieee.org/abstract/document/8342276/)"<br/>
[JD Leidel ] "[Stake: a coupled simulation environment for RISC-V memory experiments](https://dl.acm.org/doi/abs/10.1145/3240302.3240307)"<br/>
[D Bhattacharjee… ] "[Synthesis, Technology Mapping and Optimization for Emerging Technologies](https://ieeexplore.ieee.org/abstract/document/8429395/)"<br/>
[G Tanase] "[System G distributed graph database](https://arxiv.org/abs/1802.03057)"<br/>
[G Berthou] "[Sytare: A lightweight kernel for NVRAM-based transiently-powered systems](https://ieeexplore.ieee.org/abstract/document/8585137/)"<br/>
[K Rao] "[TRINITY: Coordinated Performance, Energy and Temperature Management in 3D Processor-Memory Stacks](https://arxiv.org/abs/1808.09087)"<br/>
[PY Chen] "[Technological Benchmark of Analog Synaptic Devices for Neuroinspired Architectures](https://ieeexplore.ieee.org/abstract/document/8594608/)"<br/>
[A Kreuzer] "[The DEEP-ER project: I/O and resiliency extensions for the Cluster-Booster architecture](https://ieeexplore.ieee.org/abstract/document/8622784/)"<br/>
[S Mukhopodhyay] "[The camel approach to stacked sensor smart cameras](https://ieeexplore.ieee.org/abstract/document/8342214/)"<br/>
[MA Zidan] "[The future of electronics based on memristive systems](https://www.nature.com/articles/s41928-017-0006-8?fbclid=IwAR2_5r6El3IcFip1czFDPKIkhXNTH9XmlRxrt2XT_JNMdHAQwykiAJZTIOs)"<br/>
[MV Beigi] "[Thermal-aware optimizations of ReRAM-based neuromorphic computing systems](https://dl.acm.org/doi/abs/10.1145/3195970.3196128)"<br/>
[DC Daly] "[Through the looking glass-the 2018 edition: trends in solid-state circuits from the 65th ISSCC](https://ieeexplore.ieee.org/abstract/document/8275549/)"<br/>
[M Cheng] "[Time: A training-in-memory architecture for RRAM-based deep neural networks](https://ieeexplore.ieee.org/abstract/document/8333741/)"<br/>
[P Das] "[Towards Near-Data Processing of Compare Operations in 3D-Stacked Memory](https://dl.acm.org/doi/abs/10.1145/3194554.3194578)"<br/>
[F Liu] "[Towards accurate and high-speed spiking neuromorphic systems with data quantization-aware deep networks](https://ieeexplore.ieee.org/abstract/document/8465849/)"<br/>
[P Das] "[Towards near data processing of convolutional neural networks](https://ieeexplore.ieee.org/abstract/document/8326957/)"<br/>
[RB Jacobs] "[Training a Neural Network on Analog TaOx ReRAM Devices Irradiated With Heavy Ions: Effects on Classification Accuracy Demonstrated With CrossSim](https://ieeexplore.ieee.org/abstract/document/8577027/)"<br/>
[FK Hsueh] "[Ultra-Low Power 3D NC-FinFET-based Monolithic 3D+ -IC with Computing-in-Memory for Intelligent IoT Devices](https://ieeexplore.ieee.org/abstract/document/8614697/)"<br/>
[C Brydges] "[Updating misinformation in memory after correction: An event-related potentials (ERP) study](https://psyarxiv.com/bcuk5/)"<br/>
[P Xie] "[V-pim: An analytical overhead model for processing-in-memory architectures](https://ieeexplore.ieee.org/abstract/document/8537704/)"<br/>
[H Assaf] "[Vector Matrix Multiplication Using Crossbar Arrays: A Comparative Analysis](https://ieeexplore.ieee.org/abstract/document/8617942/)"<br/>
[W Zhang] "[Versionized process based on non-volatile random-access memory for fine-grained fault tolerance](https://link.springer.com/article/10.1631/FITEE.1601477)"<br/>
[L Wang] "[Voltage-controlled magnetic tunnel junctions for processing-in-memory implementation](https://ieeexplore.ieee.org/abstract/document/8252758/)"<br/>
[P Zuo] "[Write-optimized and high-performance hashing index scheme for persistent memory](https://www.usenix.org/conference/osdi18/presentation/zuo)"<br/>
[A Agrawal] "[X-sram: Enabling in-memory boolean computations in cmos static random access memories](https://ieeexplore.ieee.org/abstract/document/8401845/)"<br/>
[F Conti] "[XNOR neural engine: A hardware accelerator IP for 21.6-fJ/op binary neural network inference](https://ieeexplore.ieee.org/abstract/document/8412533/)"<br/>
[K Zou] "[XORiM: A case of in-memory bit-comparator implementation and its performance implications](https://ieeexplore.ieee.org/abstract/document/8297348/)"<br/>
[M Bielski] "[dReDBox: Materializing a full-stack rack-scale system prototype of a next-generation disaggregated datacenter](https://ieeexplore.ieee.org/abstract/document/8342174/)"<br/>
# [Year - 2019](#2019)
[J Wang] "[14.2 a compute SRAM with bit-serial integer/floating-point operations for programmable in-memory vector acceleration](https://ieeexplore.ieee.org/abstract/document/8662419/)"<br/>
[T Takemoto] "[2.6 A 2× 30k-Spin Multichip Scalable Annealing Processor Based on a Processing-In-Memory Approach for Solving Large-Scale Combinatorial Optimization …](https://ieeexplore.ieee.org/abstract/document/8662517/)"<br/>
[TK Aasawat] "[2018 Index IEEE Transactions on Parallel and Distributed Systems Vol. 29](https://www.computer.org/csdl/trans/td/2019/01/08572814.pdf)"<br/>
[CX Xue] "[24.1 A 1Mb multibit ReRAM computing-in-memory macro with 14.6 ns parallel MAC computing time for CNN based AI edge processors](https://ieeexplore.ieee.org/abstract/document/8662395/)"<br/>
[X Si] "[24.5 A twin-8T SRAM computation-in-memory macro for multiple-bit CNN-based machine learning](https://ieeexplore.ieee.org/abstract/document/8662392/)"<br/>
[M Haiyu] "[3D Memristor Array Based Neural Network Processing in Memory Architecture](http://crad.ict.ac.cn/EN/abstract/abstract3940.shtml)"<br/>
[H Kim] "[4K-memristor analog-grade passive crossbar circuit](https://arxiv.org/abs/1906.12045)"<br/>
[A Jaiswal] "[8T SRAM cell as a multibit dot-product engine for beyond von Neumann computing](https://ieeexplore.ieee.org/abstract/document/8802267/)"<br/>
[T Takemoto] "[A 2   30k-Spin Multi-Chip Scalable CMOS Annealing Processor Based on a Processing-in-Memory Approach for Solving Large-Scale Combinatorial Optimization …](https://ieeexplore.ieee.org/abstract/document/8906059/)"<br/>
[J Wang] "[A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing](https://ieeexplore.ieee.org/abstract/document/8846572/)"<br/>
[S Slesazeck] "[A 2TnC ferroelectric memory gain cell suitable for compute-in-memory and neuromorphic application](https://ieeexplore.ieee.org/abstract/document/8993663/)"<br/>
[M Kim] "[A 3D NAND Flash Ready 8-Bit Convolutional Neural Network Core Demonstrated in a Standard Logic Process](https://ieeexplore.ieee.org/abstract/document/8993574/)"<br/>
[R Guo] "[A 5.1 pJ/neuron 127.3 us/inference RNN-based speech recognition processor using 16 computing-in-memory SRAM macros in 65nm CMOS](https://ieeexplore.ieee.org/abstract/document/8778028/)"<br/>
[Z Zhang] "[A 55nm 1-to-8 bit Configurable 6T SRAM based Computing-in-Memory Unit-Macro for CNN-based AI Edge Processors](https://ieeexplore.ieee.org/abstract/document/9056933/)"<br/>
[H Valavi] "[A 64-tile 2.4-Mb in-memory-computing CNN accelerator employing charge-domain compute](https://ieeexplore.ieee.org/abstract/document/8660469/)"<br/>
[A Kalyanaraman] "[A Brief Survey of Algorithms, Architectures, and Challenges toward Extreme-scale Graph Analytics](https://ieeexplore.ieee.org/abstract/document/8715024/)"<br/>
[B Akin] "[A Case For Asymmetric Processing in Memory](https://ieeexplore.ieee.org/abstract/document/8624336/)"<br/>
[I Yoon] "[A FerroFET-Based In-Memory Processor for Solving Distributed and Iterative Optimizations via Least-Squares Method](https://ieeexplore.ieee.org/abstract/document/8767985/)"<br/>
[Y Long] "[A Ferroelectric FET-Based Processing-in-Memory Architecture for DNN Acceleration](https://ieeexplore.ieee.org/abstract/document/8740886/)"<br/>
[YS Lee] "[A High-Performance Processing-in-Memory Accelerator for Inline Data Deduplication](https://ieeexplore.ieee.org/abstract/document/8988619/)"<br/>
[Q Wang] "[A Highly Parallelized PIM-Based Accelerator for Transaction-Based Blockchain in IoT Environment](https://ieeexplore.ieee.org/abstract/document/8946646/)"<br/>
[KA Sanni] "[A Historical Perspective on Hardware AI Inference, Charge-Based Computational Circuits and an 8 bit Charge-Based Multiply-Add Core in 16 nm FinFET CMOS](https://ieeexplore.ieee.org/abstract/document/8790819/)"<br/>
[S Resch] "[A Machine Learning Accelerator In-Memory for Energy Harvesting](https://arxiv.org/abs/1908.11373)"<br/>
[CD Kersey ] "[A Multi-Paradigm C++-based Hardware Description Language](https://smartech.gatech.edu/handle/1853/62342)"<br/>
[H Son] "[A Multilayer-Learning Current-Mode Neuromorphic System With Analog-Error Compensation](https://ieeexplore.ieee.org/abstract/document/8768007/)"<br/>
[X Song] "[A Near-Data Processing Server Architecture and Its Impact on Data Center Applications](https://link.springer.com/chapter/10.1007/978-3-030-20656-7_5)"<br/>
[AR Bear ] "[A Novel Processing-In-Memory Architecture for Dense and Sparse Matrix Multiplications](https://scholarworks.rit.edu/theses/10005/)"<br/>
[T Li] "[A Novel Resistive Memory-based Process-in-memory Architecture for Efficient Logic and Add Operations](https://dl.acm.org/doi/abs/10.1145/3306495)"<br/>
[C Yang] "[A Processing-In-Memory Implementation of SHA-3 Using a Voltage-Gated Spin Hall-Effect Driven MTJ-based Crossbar](https://dl.acm.org/doi/abs/10.1145/3299874.3317972)"<br/>
[X Yang] "[A Processing-in-Memory Architecture Programming Paradigm for Wireless Internet-of-Things Applications](https://www.mdpi.com/1424-8220/19/1/140)"<br/>
[H Jia] "[A Programmable Embedded Microprocessor for Bit-scalable In-memory Computing.](https://www.hotchips.org/hc31/HC31_1.5_Princeton.HongyangJia.v09.NS.pdf)"<br/>
[G Yuan] "[A SOT-MRAM-based Processing-In-Memory Engine for Highly Compressed DNN Implementation](https://arxiv.org/abs/1912.05416)"<br/>
[L Liu] "[A Survey of Coarse-Grained Reconfigurable Architecture and Design: Taxonomy, Challenges, and Applications](https://dl.acm.org/doi/abs/10.1145/3357375)"<br/>
[S Okumura] "[A Ternary Based Bit Scalable, 8.80 TOPS/W CNN accelerator with Many-core Processing-in-memory Architecture with 896K synapses/mm2.](https://ieeexplore.ieee.org/abstract/document/8778187/)"<br/>
[S Ghose] "[A Workload and Programming Ease Driven Perspective of Processing-in-Memory](https://arxiv.org/abs/1907.12947)"<br/>
[S Ma] "[A binary-activation, multi-level weight RNN and training algorithm for processing-in-memory inference with eNVM](https://arxiv.org/abs/1912.00106)"<br/>
[H Ahmed] "[A compiler for automatic selection of suitable processing-in-memory instructions](https://ieeexplore.ieee.org/abstract/document/8714956/)"<br/>
[HB Barua] "[A comprehensive survey on cloud data mining (CDM) frameworks and algorithms](https://dl.acm.org/doi/abs/10.1145/3349265)"<br/>
[HAD Nguyen] "[A computation-in-memory accelerator based on resistive devices](https://dl.acm.org/doi/abs/10.1145/3357526.3357554)"<br/>
[X Si] "[A dual-split 6T SRAM-based computing-in-memory unit-macro with fully parallel product-sum operation for binarized DNN edge processors](https://ieeexplore.ieee.org/abstract/document/8787897/)"<br/>
[S Mehrizi] "[A feature-based Bayesian method for content popularity prediction in edge-caching networks](https://ieeexplore.ieee.org/abstract/document/8885590/)"<br/>
[C Liu ] "[A neuromorphic GAN system for intelligent computing on edge](https://dl.acm.org/doi/abs/10.1145/3318216.3363334)"<br/>
[T Ogunfunmi] "[A primer on deep learning architectures and applications in speech processing](https://link.springer.com/article/10.1007/s00034-019-01157-3)"<br/>
[S Lee] "[A programmable shared-memory system for an array of processing-in-memory devices](https://link.springer.com/article/10.1007/s10586-018-2844-1)"<br/>
[E Sadredini] "[A scalable and efficient in-memory interconnect architecture for automata processing](https://ieeexplore.ieee.org/abstract/document/8684306/)"<br/>
[P Li] "[A scalable learned index scheme in storage systems](https://arxiv.org/abs/1905.06256)"<br/>
[S Mittal ] "[A survey of ReRAM-based architectures for processing-in-memory and neural networks](https://www.mdpi.com/2504-4990/1/1/5)"<br/>
[HWY Adoni] "[A survey of current challenges in partitioning and processing of graph-structured data in parallel and distributed systems](https://link.springer.com/content/pdf/10.1007/s10619-019-07276-9.pdf)"<br/>
[CY Gui] "[A survey on graph processing accelerators: Challenges and opportunities](https://link.springer.com/article/10.1007/s11390-019-1914-z)"<br/>
[J Reuben] "[A taxonomy and evaluation framework for memristive logic](https://link.springer.com/chapter/10.1007/978-3-319-76375-0_37)"<br/>
[X Si] "[A twin-8T SRAM computation-in-memory unit-macro for multibit CNN-based AI edge processors](https://ieeexplore.ieee.org/abstract/document/8915834/)"<br/>
[L Wang] "[A unified optimization approach for cnn model inference on integrated gpus](https://dl.acm.org/doi/abs/10.1145/3337821.3337839)"<br/>
[D Talia ] "[A view of programming scalable data analysis: from clouds to exascale](https://link.springer.com/article/10.1186/s13677-019-0127-x)"<br/>
[J Yue] "[AERIS: Area/Energy-efficient 1T2R ReRAM based processing-in-memory neural network system-on-a-chip](https://dl.acm.org/doi/abs/10.1145/3287624.3287635)"<br/>
[HY Chang] "[AI hardware acceleration with analog memory: Microarchitectures for low energy at high speed](https://ieeexplore.ieee.org/abstract/document/8792205/)"<br/>
[X Song ] "[Accelerating Data Center Applications through Energy-Efficient Reconfigurable Computing: From Near-Data Processing to Data-Access Reduction](http://search.proquest.com/openview/8832b8e532096fa88f3d8b42b7c35f69/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
[S Angizi] "[Accelerating Deep Neural Networks in Processing-in-Memory Platforms: Analog or Digital Approach?](https://ieeexplore.ieee.org/abstract/document/8839490/)"<br/>
[S Angizi] "[Accelerating bulk bit-wise X (N) OR operation in processing-in-DRAM platform](https://arxiv.org/abs/1904.05782)"<br/>
[Z Wang] "[Accelerating generalized linear models with MLWeaving: A one-size-fits-all system for any-precision learning](https://dl.acm.org/doi/abs/10.14778/3317315.3317322)"<br/>
[W Lee] "[Accuracy Investigation of a Neuromorphic Machine Learning System Due to Electromagnetic Noises Using PEEC Model](https://ieeexplore.ieee.org/abstract/document/8718627/)"<br/>
[W Jiang] "[Achieving super-linear speedup across multi-fpga for real-time dnn inference](https://dl.acm.org/doi/abs/10.1145/3358192)"<br/>
[J Huang] "[Active-routing: Compute on the way for near-data processing](https://ieeexplore.ieee.org/abstract/document/8675217/)"<br/>
[V Yu ] "[Adapting an Eye Tracking Algorithm for a Compute-In-Memory Unit](http://dataspace.princeton.edu/jspui/handle/88435/dsp0176537420b)"<br/>
[Y Ma] "[Addressing Aging Issues in Heterogeneous Three-Dimensional Integrated Circuits](https://ieeexplore.ieee.org/abstract/document/8983595/)"<br/>
[T Ravsher] "[Adoption of 2T2C ferroelectric memory cells for logic operation](https://ieeexplore.ieee.org/abstract/document/8965155/)"<br/>
[S Lu] "[Agile Query Processing in Statistical Databases: A Process-In-Memory Approach](https://link.springer.com/chapter/10.1007/978-3-030-29551-6_64)"<br/>
[S Angizi] "[AlignS: A processing-in-memory accelerator for DNA short read alignment leveraging SOT-MRAM](https://ieeexplore.ieee.org/abstract/document/8806965/)"<br/>
[M Yan] "[Alleviating irregularity in graph analytics acceleration: A hardware/software co-design approach](https://dl.acm.org/doi/abs/10.1145/3352460.3358318)"<br/>
[O Krestinskaya] "[Amsnet: analog memristive system architecture for mean-pooling with dropout convolutional neural network](https://ieeexplore.ieee.org/abstract/document/8771611/)"<br/>
[X Zhou] "[An 8-bit RRAM based Multiplier for Hybrid Memory Computing](https://ieeexplore.ieee.org/abstract/document/9078444/)"<br/>
[Y He] "[An Agile Precision-Tunable CNN Accelerator based on ReRAM](https://ieeexplore.ieee.org/abstract/document/8942163/)"<br/>
[T Wang] "[An Energy-Efficient In-Memory BNN Architecture With Time-Domain Analog and Digital Mixed-Signal Processing](https://ieeexplore.ieee.org/abstract/document/9073364/)"<br/>
[AD Patil] "[An MRAM-based deep in-memory architecture for deep neural networks](https://ieeexplore.ieee.org/abstract/document/8702206/)"<br/>
[T Chen] "[An Sram-Based Accelerator for Solving Partial Differential Equations](https://ieeexplore.ieee.org/abstract/document/8780234/)"<br/>
[HE Yantir] "[An Ultra-Area-Efficient 1024-Point In-Memory FFT Processor](https://www.mdpi.com/2072-666X/10/8/509)"<br/>
[MR Mahmoodi] "[An analog neuro-optimizer with adaptable annealing based on 64× 64 0T1R crossbar circuit](https://ieeexplore.ieee.org/abstract/document/8993442/)"<br/>
[B Li] "[An overview of in-memory processing with emerging non-volatile memory for data-intensive applications](https://dl.acm.org/doi/abs/10.1145/3299874.3319452)"<br/>
[X Song] "[An ultra-low power 3-terminal memory device with write capability in the off-state](https://ieeexplore.ieee.org/abstract/document/8731277/)"<br/>
[HA Yildiz] "[Analog Neural Network based on Memristor Crossbar Arrays](https://ieeexplore.ieee.org/abstract/document/8990597/)"<br/>
[JK Eshraghian] "[Analog weights in ReRAM DNN accelerators](https://ieeexplore.ieee.org/abstract/document/8771550/)"<br/>
[AS Rekhi] "[Analog/mixed-signal hardware error modeling for deep learning inference](https://dl.acm.org/doi/abs/10.1145/3316781.3317770)"<br/>
[A Basak] "[Analysis and optimization of the memory hierarchy for graph processing workloads](https://ieeexplore.ieee.org/abstract/document/8675225/)"<br/>
[A Roohi] "[ApGAN: Approximate GAN for Robust Low Energy Learning From Imprecise Components](https://ieeexplore.ieee.org/abstract/document/8880521/)"<br/>
[S Hamdioui] "[Applications of computation-in-memory architectures based on memristive devices](https://ieeexplore.ieee.org/abstract/document/8715020/)"<br/>
[Y Zhang] "[Architectural Implications in Graph Processing of Accelerator with Gardenia Benchmark Suite](https://ieeexplore.ieee.org/abstract/document/9047473/)"<br/>
[J Choe] "[Attacking memory-hard scrypt with near-data-processing](https://dl.acm.org/doi/abs/10.1145/3357526.3357570)"<br/>
[M Yan] "[Balancing Memory Accesses for Energy-Efficient Graph Analytics Accelerators](https://ieeexplore.ieee.org/abstract/document/8824832/)"<br/>
[Y Luo] "[Benchmark of Ferroelectric Transistor-Based Hybrid Precision Synapse for Neural Network Accelerator](https://ieeexplore.ieee.org/abstract/document/8746639/)"<br/>
[X Liu] "[Binary Star: Coordinated Reliability in Heterogeneous Memory Systems for High Performance and Scalability](https://dl.acm.org/doi/abs/10.1145/3352460.3358262)"<br/>
[M Andrighetti] "[Bitmap Index: a Processing-in-Memory reconfigurable implementation](https://link.springer.com/chapter/10.1007/978-3-030-37277-4_20)"<br/>
[WA Simon] "[Blade: A bitline accelerator for devices on the edge](https://dl.acm.org/doi/abs/10.1145/3299874.3317979)"<br/>
[KK Korgaonkar ] "[Building Scalable Architectures Using Emerging Memory Technologies](https://escholarship.org/uc/item/21h18922)"<br/>
[Z Jiang] "[C3SRAM: In-Memory-Computing SRAM Macro Based on Capacitive-Coupling Computing](https://ieeexplore.ieee.org/abstract/document/8877969/)"<br/>
[BA Mudassar] "[CAMEL: An Adaptive Camera With Embedded Machine Learning-Based Sensor Parameter Control](https://ieeexplore.ieee.org/abstract/document/8798742/)"<br/>
[BY Cho] "[CHoNDA: Near data acceleration with concurrent host access](https://arxiv.org/abs/1908.06362)"<br/>
[A BanaGozar] "[CIM-SIM: Computation in memory SIMuIator](https://dl.acm.org/doi/abs/10.1145/3323439.3323989)"<br/>
[H Jiang] "[CIMAT: a transpose SRAM-based compute-in-memory architecture for deep neural network on-chip training](https://dl.acm.org/doi/abs/10.1145/3357526.3357552)"<br/>
[JJ Woo] "[CMOS-Compatible Learning Device for Neuromorphic Synapse Application using Adjustable Hot Carrier Injections](https://ieeexplore.ieee.org/abstract/document/8885281/)"<br/>
[WH Chen] "[CMOS-integrated memristive non-volatile computing-in-memory for AI edge processors](https://www.nature.com/articles/s41928-019-0288-0)"<br/>
[S Maheshwari] "[CORAL: Verification-aware OpenCL based Read Mapper for Heterogeneous Systems](https://ieeexplore.ieee.org/abstract/document/8850065/)"<br/>
[L Chang] "[CORN: In-buffer computing for binary neural network](https://ieeexplore.ieee.org/abstract/document/8715265/)"<br/>
[YK Kim] "[Cache memory organization for processing in memory](https://www.jstage.jst.go.jp/article/elex/advpub/0/advpub_16.20190393/_article/-char/ja/)"<br/>
[T Korikawa] "[Carrier-scale packet processing architecture using interleaved 3D-stacked DRAM and its analysis](https://ieeexplore.ieee.org/abstract/document/8731994/)"<br/>
[T Chou] "[Cascade: Connecting rrams to extend analog dataflow in an end-to-end in-memory processing paradigm](https://dl.acm.org/doi/abs/10.1145/3352460.3358328)"<br/>
[SY Sun] "[Cascaded Neural Network for Memristor based Neuromorphic Computing](https://ieeexplore.ieee.org/abstract/document/8851836/)"<br/>
[SY Sun] "[Cascaded architecture for memristor crossbar array based larger-scale neuromorphic computing](https://ieeexplore.ieee.org/abstract/document/8710269/)"<br/>
[M Torabzadehkashi] "[Catalina: In-storage processing acceleration for scalable big data analytics](https://ieeexplore.ieee.org/abstract/document/8671589/)"<br/>
[CX Xue] "[Challenges in Circuit Designs of Nonvolatile-memory based computing-in-memory for AI Edge Devices](https://ieeexplore.ieee.org/abstract/document/9027656/)"<br/>
[J Eo] "[Challenges in Memory Optimization for Deep Learning Model Training](http://www.dbpia.co.kr/Journal/articleDetail?nodeId=NODE09301680)"<br/>
[G Tognetti] "[Characterization of a pseudo-DRAM Crossbar Computational Memory Array in 55nm CMOS](https://ieeexplore.ieee.org/abstract/document/8692863/)"<br/>
[J Jang] "[Charon: Specialized near-memory processing architecture for clearing dead objects in memory](https://dl.acm.org/doi/abs/10.1145/3352460.3358297)"<br/>
[X Si] "[Circuit Design Challenges in Computing-in-Memory for AI Edge Devices](https://ieeexplore.ieee.org/abstract/document/8983627/)"<br/>
[H Kang] "[Cloud-based Framework for Spatio-Temporal Trajectory Data Segmentation and Query](https://ieeexplore.ieee.org/abstract/document/8887188/)"<br/>
[S Aga] "[Co-ML: a case for Co llaborative ML acceleration using near-data processing](https://dl.acm.org/doi/abs/10.1145/3357526.3357532)"<br/>
[Y Ma] "[CoDRAM: A Novel Near Memory Computing Framework with Computational DRAM](https://ieeexplore.ieee.org/abstract/document/8983464/)"<br/>
[A Boroumand] "[CoNDA: Efficient cache coherence support for near-data accelerators](https://dl.acm.org/doi/abs/10.1145/3307650.3322266)"<br/>
[Z Li] "[Coexistence of Digital and Analog Resistive Switching With Low Operation Voltage in Oxygen-Gradient HfOx Memristors](https://ieeexplore.ieee.org/abstract/document/8720199/)"<br/>
[S Liang] "[Cognitive {SSD}: A Deep Learning Engine for In-Storage Data Retrieval](https://www.usenix.org/conference/atc19/presentation/liang)"<br/>
[J van Lunteren] "[Coherently attached programmable near-memory acceleration platform and its application to stencil processing](https://ieeexplore.ieee.org/abstract/document/8715088/)"<br/>
[V Zois ] "[Complex Query Operators on Modern Parallel Architectures](https://escholarship.org/content/qt1vt266zd/qt1vt266zd.pdf)"<br/>
[S Bhat] "[Compute Cache Architecture for the Acceleration of Mission-Critical Data Analytics](https://www.bnl.gov/modsim2019/files/talks/HermanLam.pdf)"<br/>
[D Azougagh] "[Compute-Line based Computational Memory Architecture supporting Binary Logic with two Coloring States](https://www.researchgate.net/profile/Driss_Azougagh/publication/334045880_Compute-Line_based_Computational_Memory_Architecture_supporting_Binary_Logic_with_two_Coloring_States/links/5d2dd2c5458515c11c362e72/Compute-Line-based-Computational-Memory-Architecture-supporting-Binary-Logic-with-two-Coloring-States.pdf)"<br/>
[F Gao] "[Computedram: In-memory compute using off-the-shelf drams](https://dl.acm.org/doi/abs/10.1145/3352460.3358260)"<br/>
[X Tang] "[Computing with near data](https://dl.acm.org/doi/abs/10.1145/3376930.3376948)"<br/>
[J Choe] "[Concurrent data structures with near-data-processing: an architecture-aware implementation](https://dl.acm.org/doi/abs/10.1145/3323165.3323191)"<br/>
[김재은 ] "[Cooperative I/O with Near Data Processing](http://repository.hanyang.ac.kr/handle/20.500.11754/99777)"<br/>
[M Paradies ] "[CryoDrill: Near-Data Processing in Deep and Cold Storage Hierarchies.](http://cidrdb.org/cidr2019/gongshow/abstracts/cidr2019_48.pdf)"<br/>
[S Xu] "[CuckooPIM: an efficient and less-blocking coherence mechanism for processing-in-memory systems](https://dl.acm.org/doi/abs/10.1145/3287624.3287646)"<br/>
[X Peng] "[DNN+ NeuroSim: An end-to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies](https://ieeexplore.ieee.org/abstract/document/8993491/)"<br/>
[CH Chen] "[Data prefetching and eviction mechanisms of in-memory storage systems based on scheduling for big data processing](https://ieeexplore.ieee.org/abstract/document/8611384/)"<br/>
[TR Kepe] "[Database Processing-in-Memory: A Vision](https://link.springer.com/chapter/10.1007/978-3-030-27615-7_32)"<br/>
[TR Kepe] "[Database processing-in-memory: an experimental study](https://dl.acm.org/citation.cfm?id=3374415)"<br/>
[S Angizi] "[Deep Neural Network Acceleration in Non-Volatile Memory: A Digital Approach](https://ieeexplore.ieee.org/abstract/document/9073667/)"<br/>
[VS Mailthody] "[DeepStore: in-storage acceleration for intelligent queries](https://dl.acm.org/doi/abs/10.1145/3352460.3358320)"<br/>
[M Besta] "[Demystifying graph databases: Analysis and taxonomy of data organization, system designs, and graph queries](https://arxiv.org/abs/1910.09017)"<br/>
[TJ Yang] "[Design Considerations for Efficient Deep Neural Networks on Processing-in-Memory Accelerators](https://ieeexplore.ieee.org/abstract/document/8993662/)"<br/>
[Y Qiu ] "[Design and Implementation of High Performance Advertising Deduction System](https://ieeexplore.ieee.org/abstract/document/8912145/)"<br/>
[K Monga] "[Design of a Robust Logic Gate using Magnetic Tunnel Junction](https://ieeexplore.ieee.org/abstract/document/9030365/)"<br/>
[WJ Lee] "[Design of processing-“inside”-memory optimized for DRAM behaviors](https://ieeexplore.ieee.org/abstract/document/8743357/)"<br/>
[I Yoon] "[Design space exploration of Ferroelectric FET based Processing-in-Memory DNN Accelerator](https://arxiv.org/abs/1908.07942)"<br/>
[MK Aguilera] "[Designing far memory data structures: Think outside the box](https://dl.acm.org/doi/abs/10.1145/3317550.3321433)"<br/>
[R Islam] "[Device and materials requirements for neuromorphic computing](https://iopscience.iop.org/article/10.1088/1361-6463/aaf784/meta)"<br/>
[M Imani] "[Digital-based processing in-memory: a highly-parallel accelerator for data intensive applications](https://dl.acm.org/doi/abs/10.1145/3357526.3357551)"<br/>
[M Imani] "[Digitalpim: Digital-based processing in-memory for big data acceleration](https://dl.acm.org/doi/abs/10.1145/3299874.3319483)"<br/>
[A McCrabb] "[Dredge: Dynamic repartitioning during dynamic graph execution](https://ieeexplore.ieee.org/abstract/document/8807044/)"<br/>
[R Bera] "[Dspatch: Dual spatial pattern prefetcher](https://dl.acm.org/doi/abs/10.1145/3352460.3358325)"<br/>
[C Hughes] "[ECP HE Node Simulation-SNL.](https://www.osti.gov/servlets/purl/1644556)"<br/>
[Y Long ] "[ENERGY EFFICIENT PROCESSING IN MEMORY ARCHITECTURE FOR DEEP LEARNING COMPUTING ACCELERATION](https://smartech.gatech.edu/handle/1853/62311)"<br/>
[M Alioto ] "[Editorial TVLSI positioning—Continuing and accelerating an upward trajectory](https://ieeexplore.ieee.org/abstract/document/8629340/)"<br/>
[MA Ogleari ] "[Efficient and Scalable Architectures for Persistent Memory Systems](https://escholarship.org/uc/item/9gd24390)"<br/>
[F Chen] "[Efficient process-in-memory architecture design for unsupervised gan-based deep learning using reram](https://dl.acm.org/doi/abs/10.1145/3299874.3319482)"<br/>
[D Stow] "[Efficient system architecture in the era of monolithic 3D: Dynamic inter-tier interconnect and processing-in-memory](https://ieeexplore.ieee.org/abstract/document/8807061/)"<br/>
[W Wang] "[Enabling Neuromorphic Computing: BEOL Integration of CMOS RRAM Chip and Programmable Performance](https://ieeexplore.ieee.org/abstract/document/9088053/)"<br/>
[O Mutlu] "[Enabling practical processing in and near memory for data-intensive computing](https://dl.acm.org/doi/abs/10.1145/3316781.3323476)"<br/>
[Q Zheng] "[Enhance the Robustness to Time Dependent Variability of ReRAM-Based Neuromorphic Computing Systems with Regularization and 2R Synapse](https://ieeexplore.ieee.org/abstract/document/8702756/)"<br/>
[최정민， 안수홍， 김선웅， 김형수， 고병일… ] "[Evaluation of Near Data Processing System for Gen-Z connected Storage Class Memory](http://www.dbpia.co.kr/Journal/articleDetail?nodeId=NODE09282155)"<br/>
[Z Ye] "[Evaluation of Single Event Effects in SRAM and RRAM Based Neuromorphic Computing System for Inference](https://ieeexplore.ieee.org/abstract/document/8720490/)"<br/>
[JS Young] "[Experimental Insights from the Rogues Gallery](https://ieeexplore.ieee.org/abstract/document/8914707/)"<br/>
[Y Zhao] "[Exploiting Near-Memory Processing Architectures for Bayesian Neural Networks Acceleration](https://ieeexplore.ieee.org/abstract/document/8839573/)"<br/>
[W Wen] "[Exploiting in-memory data patterns for performance improvement on crossbar resistive memory](https://ieeexplore.ieee.org/abstract/document/8832251/)"<br/>
[BH Kim] "[Exploration of a PIM Design Configuration for Energy-Efficient Task Offloading](https://ieeexplore.ieee.org/abstract/document/8702339/)"<br/>
[CB McKnight] "[Exploring Lossy Compression of Gene Expression Matrices](https://ieeexplore.ieee.org/abstract/document/8955120/)"<br/>
[S Gupta] "[Exploring processing in-memory for different technologies](https://dl.acm.org/doi/abs/10.1145/3299874.3317977)"<br/>
[Z Wu] "[Fast GIS Browsing Services Based on In-Memory Database for Large-scale Distribution Power Grids](https://ieeexplore.ieee.org/abstract/document/9064285/)"<br/>
[BH Malik] "[Fast and Efficient In-Memory Big Data Processing](https://pdfs.semanticscholar.org/6c0a/d80c1c9e2cee7dd0c50d8c77f5f0d4adf75b.pdf)"<br/>
[M Liu] "[Fault tolerance in neuromorphic computing systems](https://dl.acm.org/doi/abs/10.1145/3287624.3288743)"<br/>
[A Chaudhuri] "[Fault-Tolerant Neuromorphic Computing Systems](https://ieeexplore.ieee.org/abstract/document/9000146/)"<br/>
[X Zhang] "[FeMAT: Exploring In-Memory Processing in Multifunctional FeFET-Based Memory Array](https://ieeexplore.ieee.org/abstract/document/8988651/)"<br/>
[AF Laguna] "[Ferroelectric fet based in-memory computing for few-shot learning](https://dl.acm.org/doi/abs/10.1145/3299874.3319450)"<br/>
[V Dubeyko ] "[File System in Data-Centric Computing](https://arxiv.org/abs/1901.01340)"<br/>
[F Zokaee] "[Finder: Accelerating fm-index-based exact pattern matching in genomic sequences through reram technology](https://ieeexplore.ieee.org/abstract/document/8891663/)"<br/>
[R Ding] "[Flightnns: Lightweight quantized deep neural networks for fast and accurate inference](https://dl.acm.org/doi/abs/10.1145/3316781.3317828)"<br/>
[M Imani] "[Floatpim: In-memory acceleration of deep neural network training with high precision](https://ieeexplore.ieee.org/abstract/document/8980299/)"<br/>
[Y Ji] "[Fpsa: A full system stack solution for reconfigurable reram-based nn accelerator architecture](https://dl.acm.org/doi/abs/10.1145/3297858.3304048)"<br/>
[Z Xu] "[Gardenia: A graph processing benchmark suite for next-generation accelerators](https://dl.acm.org/doi/abs/10.1145/3283450)"<br/>
[H Genc] "[Gemmini: An agile systolic array generator enabling systematic evaluations of deep-learning architectures](https://arxiv.org/abs/1911.09925)"<br/>
[A Nag] "[Gencache: Leveraging in-cache operators for efficient sequence alignment](https://dl.acm.org/doi/abs/10.1145/3352460.3358308)"<br/>
[V Narayanan ] "[Going Vertical: The Future of Electronics](https://info.computer.org/csdl/magazine/mi/2019/06/08894187/1eLvTHeOtKU)"<br/>
[S Angizi] "[GraphS: A graph processing accelerator leveraging SOT-MRAM](https://ieeexplore.ieee.org/abstract/document/8715270/)"<br/>
[G Dai] "[GraphSAR: a sparsity-aware processing-in-memory architecture for large-scale graph processing on ReRAMs](https://dl.acm.org/doi/abs/10.1145/3287624.3287637)"<br/>
[KK Matam] "[GraphSSD: graph semantics aware SSD](https://dl.acm.org/doi/abs/10.1145/3307650.3322275)"<br/>
[S Angizi] "[Graphide: A graph processing accelerator leveraging in-dram-computing](https://dl.acm.org/doi/abs/10.1145/3299874.3317984)"<br/>
[Y Zhuo] "[Graphq: Scalable pim-based graph processing](https://dl.acm.org/doi/abs/10.1145/3352460.3358256)"<br/>
[YH Chang] "[Guest Editorial: IEEE Transactions on Computers Special Section on Emerging Non-Volatile Memory Technologies: From Devices to Architectures and Systems](https://ieeexplore.ieee.org/abstract/document/8758259/)"<br/>
[J Liu] "[HDC-IM: Hyperdimensional Computing In-Memory Architecture based on RRAM](https://ieeexplore.ieee.org/abstract/document/8964906/)"<br/>
[X Liu] "[HR3AM: A Heat Resilient Design for RRAM-based Neuromorphic Computing](https://ieeexplore.ieee.org/abstract/document/8824926/)"<br/>
[B Zhang] "[Handling Stuck-at-fault Defects using Matrix Transformation for Robust Inference of DNNs](https://ieeexplore.ieee.org/abstract/document/8852740/)"<br/>
[F Cai] "[Harnessing intrinsic noise in memristor Hopfield neural networks for combinatorial optimization](https://arxiv.org/abs/1903.11194)"<br/>
[M Imani] "[Hdcluster: An accurate clustering using brain-inspired high-dimensional computing](https://ieeexplore.ieee.org/abstract/document/8715147/)"<br/>
[AF Rodrigues ] "[Heterogeneous Accelerators of the Memory by the Memory and for the Memory.](https://www.osti.gov/servlets/purl/1639842)"<br/>
[S Mukhopadhyay] "[Heterogeneous integration for artificial intelligence: Challenges and opportunities](https://ieeexplore.ieee.org/abstract/document/8869909/)"<br/>
[S Yin] "[High-throughput in-memory computing for binary deep neural networks with monolithically integrated RRAM and 90nm CMOS](https://arxiv.org/abs/1909.07514)"<br/>
[G Dai] "[HyVE: Hybrid vertex-edge memory hierarchy for energy-efficient graph processing](https://ieeexplore.ieee.org/abstract/document/8613896/)"<br/>
[J Giceva] "[Hybrid OLTP and OLAP.](https://www.researchgate.net/profile/Mohammad_Sadoghi/publication/325152834_Hybrid_OLTP_and_OLAP/links/5b03ddf9a6fdccf9e4f7c37a/Hybrid-OLTP-and-OLAP.pdf)"<br/>
[L Song] "[Hypar: Towards hybrid parallelism for deep learning accelerator array](https://ieeexplore.ieee.org/abstract/document/8675232/)"<br/>
[S Jain ] "[IN-MEMORY COMPUTING WITH CMOS AND EMERGING MEMORY TECHNOLOGIES](https://hammer.figshare.com/articles/IN-MEMORY_COMPUTING_WITH_CMOS_AND_EMERGING_MEMORY_TECHNOLOGIES/9939302/1)"<br/>
[J Woo] "[Impact of Selector Devices in Analog RRAM-Based Crossbar Arrays for Inference and Training of Neuromorphic System](https://ieeexplore.ieee.org/abstract/document/8734798/)"<br/>
[X Sun] "[Impact of non-ideal characteristics of resistive synaptic devices on implementing convolutional neural networks](https://ieeexplore.ieee.org/abstract/document/8787884/)"<br/>
[H Zhang] "[Improved Hybrid Memory Cube for Weight-Sharing Deep Convolutional Neural Networks](https://ieeexplore.ieee.org/abstract/document/8771540/)"<br/>
[EI Chong] "[Improving RDF Query Performance Using In-memory Virtual Columns in Oracle Database](https://ieeexplore.ieee.org/abstract/document/8731511/)"<br/>
[M Brown ] "[Improving system security using Processing-in-Memory architecture](http://users.cecs.anu.edu.au/~steveb/pubs/theses/brown-2019.pdf)"<br/>
[M Zamboni] "[In-Memory Binary Neural Networks](https://pdfs.semanticscholar.org/9c9d/01f61827916577455397af83ef176f3d5690.pdf)"<br/>
[MF Ali] "[In-Memory Low-Cost Bit-Serial Addition Using Commodity DRAM Technology](https://ieeexplore.ieee.org/abstract/document/8870210/)"<br/>
[MNO Sadiku] "[In-Memory computing](https://www.ijerat.com/index.php/ijerat/article/view/55)"<br/>
[H Kim] "[In-memory batch-normalization for resistive memory based binary neural network hardware](https://dl.acm.org/doi/abs/10.1145/3287624.3287718)"<br/>
[N Verma] "[In-memory computing: Advances and prospects](https://ieeexplore.ieee.org/abstract/document/8811809/)"<br/>
[H Hu] "[In-memory transaction processing: efficiency and scalability considerations](https://link.springer.com/article/10.1007/s10115-019-01340-7)"<br/>
[S Liang] "[InS-DLA: An In-SSD Deep Learning Accelerator for Near-Data Processing](https://ieeexplore.ieee.org/abstract/document/8892166/)"<br/>
[X Peng] "[Inference engine benchmarking across technological platforms from CMOS to RRAM](https://dl.acm.org/doi/abs/10.1145/3357526.3357566)"<br/>
[D Chakraborty] "[Input-aware flow-based computing on memristor crossbars with applications to edge detection](https://ieeexplore.ieee.org/abstract/document/8790814/)"<br/>
[R Chen] "[Internal Structure Aware RDF Data Management in SSDs](https://ieeexplore.ieee.org/abstract/document/8806955/)"<br/>
[L Fick] "[Introduction to Compute-in-Memory](https://ieeexplore.ieee.org/abstract/document/8780261/)"<br/>
[P Wang] "[Investigating Dynamic Minor Loop of Ferroelectric Capacitor](https://ieeexplore.ieee.org/abstract/document/8986179/)"<br/>
[S Liu] "[Janus: Optimizing memory and storage support for non-volatile memory systems](https://ieeexplore.ieee.org/abstract/document/8980309/)"<br/>
[J Saikia] "[K-nearest neighbor hardware accelerator using in-memory computing SRAM](https://ieeexplore.ieee.org/abstract/document/8824822/)"<br/>
[CR Trott ] "[Kokkos Libraries and Applications.](https://www.osti.gov/servlets/purl/1602627)"<br/>
[CR Trott ] "[Kokkos: Are We Prepared for Extreme Heterogeneity?.](https://www.osti.gov/servlets/purl/1640945)"<br/>
[F Liu] "[LHC: A Low-Power Heterogeneous Computing Method on Neural Network Accelerator](https://ieeexplore.ieee.org/abstract/document/8975859/)"<br/>
[D Greenspan ] "[LLAMA-automatic memory allocations: an LLVM pass and library for automatically determining memory allocations](https://dl.acm.org/doi/abs/10.1145/3357526.3357534)"<br/>
[E Vasilakis] "[LLC-guided data migration in hybrid memory systems](https://ieeexplore.ieee.org/abstract/document/8820989/)"<br/>
[C Choi ] "[Large-scale neuromorphic computing hardware for analog AI enabled by epitaxial random access memory](https://dspace.mit.edu/handle/1721.1/124125)"<br/>
[J Lin] "[Learning the sparsity for ReRAM: mapping and pruning sparse neural network for ReRAM based accelerator](https://dl.acm.org/doi/abs/10.1145/3287624.3287715)"<br/>
[M Rao] "[Learning with Resistive Switching Neural Networks](https://ieeexplore.ieee.org/abstract/document/8993465/)"<br/>
[W Li] "[Leveraging Memory PUFs and PIM-based encryption to secure edge deep learning systems](https://ieeexplore.ieee.org/abstract/document/8758660/)"<br/>
[Z Yang ] "[Leveraging RRAM to Design Efficient Digital Circuits and Systems for Beyond Von Neumann in-Memory Computing](https://uwspace.uwaterloo.ca/handle/10012/14915)"<br/>
[Y Zha] "[Liquid silicon: A nonvolatile fully programmable processing-in-memory processor with monolithically integrated reram for big data/machine learning applications](https://ieeexplore.ieee.org/abstract/document/8778064/)"<br/>
[B Crafton] "[Local Learning in RRAM Neural Networks with Sparse Direct Feedback Alignment](https://ieeexplore.ieee.org/abstract/document/8824820/)"<br/>
[Z Yang] "[Logic circuit and memory design for in-memory computing applications using bipolar RRAMs](https://ieeexplore.ieee.org/abstract/document/8702555/)"<br/>
[Z Zhao] "[Long short-term memory network design for analog computing](https://dl.acm.org/doi/abs/10.1145/3289393)"<br/>
[A Samiee] "[Low-Energy Acceleration of Binarized Convolutional Neural Networks using a Spin Hall Effect based Logic-in-Memory Architecture](https://ieeexplore.ieee.org/abstract/document/8709815/)"<br/>
[X Ding] "[Low-Power Resistive Switching Characteristic in HfO2/TiOx Bi-Layer Resistive Random-Access Memory](https://link.springer.com/content/pdf/10.1186/s11671-019-2956-4.pdf)"<br/>
[T Lindemann] "[MAGPIE: a scalable data storage system for efficient high volume data queries](https://dl.gi.de/handle/20.500.12116/21728)"<br/>
[J Sim] "[MAPIM: Mat Parallelism for High Performance Processing in Non-volatile Memory Architecture](https://ieeexplore.ieee.org/abstract/document/8697441/)"<br/>
[Y Luo] "[MLP+ NeuroSimV3. 0: Improving On-chip Learning Performance with Device to Algorithm Optimizations](https://dl.acm.org/doi/abs/10.1145/3354265.3354266)"<br/>
[HT Kung] "[Maestro: A memory-on-logic architecture for coordinated parallel use of many systolic arrays](https://ieeexplore.ieee.org/abstract/document/8825148/)"<br/>
[SA Siddiqui ] "[Magnetic domain wall devices: from physics to system level application](https://dspace.mit.edu/handle/1721.1/121727)"<br/>
[JV D'silva] "[Making an RDBMS data scientist friendly: advanced in-database interactive analytics with visualization support](https://dl.acm.org/doi/abs/10.14778/3352063.3352102)"<br/>
[MV Nair] "[Mapping high-performance RNNs to in-memory neuromorphic chips](https://arxiv.org/abs/1905.10692)"<br/>
[YK Lee] "[Matrix Mapping on Crossbar Memory Arrays with Resistive Interconnects and Its Use in In-Memory Compression of Biosignals](https://www.mdpi.com/2072-666X/10/5/306)"<br/>
[L Pentecost] "[Maxnvm: Maximizing dnn storage density and inference efficiency with sparse encoding and error mitigation](https://dl.acm.org/doi/abs/10.1145/3352460.3358258)"<br/>
[W Huangfu] "[Medal: Scalable dimm based near data processing accelerator for dna seeding algorithm](https://dl.acm.org/doi/abs/10.1145/3352460.3358329)"<br/>
[R Gauchi] "[Memory Sizing of a Scalable SRAM In-Memory Computing Tile Based Architecture](https://ieeexplore.ieee.org/abstract/document/8920373/)"<br/>
[RB Brightwell ] "[Memory Technology Impacts on Current Near-Term and Future Systems.](https://www.osti.gov/servlets/purl/1641049)"<br/>
[S Corda] "[Memory and parallelism analysis using a platform-independent approach](https://dl.acm.org/doi/abs/10.1145/3323439.3323988)"<br/>
[M Itoh] "[Memristor cellular automata and memristor discrete-time cellular neural networks](https://link.springer.com/chapter/10.1007/978-3-319-76375-0_47)"<br/>
[L Belayneh] "[Messagefusion: On-path message coalescing for energy efficient and scalable graph analytics](https://ieeexplore.ieee.org/abstract/document/8824799/)"<br/>
[S Srikanth] "[Metastrider: Architectures for scalable memory-centric reduction of sparse data streams](https://dl.acm.org/doi/abs/10.1145/3355396)"<br/>
[S Ghodrati] "[Mixed-Signal Charge-Domain Acceleration of Deep Neural networks through Interleaved Bit-Partitioned Arithmetic](https://arxiv.org/abs/1906.11915)"<br/>
[H Jang] "[Mnnfast: A fast and scalable system architecture for memory-augmented neural networks](https://dl.acm.org/doi/abs/10.1145/3307650.3322214)"<br/>
[S Srinivasa] "[Monolithic 3D+ -IC based Reconfigurable Compute-in-Memory SRAM Macro](https://ieeexplore.ieee.org/abstract/document/8776506/)"<br/>
[T Vinçon] "[Moving processing to data: On the influence of processing in memory on data management](https://arxiv.org/abs/1905.04767)"<br/>
[S Angizi] "[Mrima: An mram-based in-memory accelerator](https://ieeexplore.ieee.org/abstract/document/8675492/)"<br/>
[J Sengupta] "[Multilevel Storage Cell Characterization and Behavior Modeling of a Crossbar Computational Array in ESF3 Flash Technology](https://ieeexplore.ieee.org/abstract/document/8693054/)"<br/>
[G Singh] "[NAPEL: Near-memory computing application performance prediction via ensemble learning](https://ieeexplore.ieee.org/abstract/document/8806888/)"<br/>
[G Singh] "[NARMADA: Near-memory horizontal diffusion accelerator for scalable stencil computations](https://ieeexplore.ieee.org/abstract/document/8892056/)"<br/>
[S Rheindt] "[NEMESYS: near-memory graph copy enhanced system-software](https://dl.acm.org/doi/abs/10.1145/3357526.3357545)"<br/>
[H Kim] "[Nand-net: Minimizing computational complexity of in-memory processing for binary neural networks](https://ieeexplore.ieee.org/abstract/document/8675209/)"<br/>
[A Krause] "[NeMeSys-A Showcase of Data Oriented Near Memory Graph Processing](https://dl.acm.org/doi/abs/10.1145/3299869.3320226)"<br/>
[M Sun] "[Near-Data Prediction Based Speculative Optimization in a Distribution Environment](https://link.springer.com/chapter/10.1007/978-3-030-48513-9_9)"<br/>
[H Sun] "[Near-Data Processing-Enabled and Time-Aware Compaction Optimization for LSM-tree-based Key-Value Stores](https://dl.acm.org/doi/abs/10.1145/3337821.3337855)"<br/>
[AO Glova] "[Near-data acceleration of privacy-preserving biomarker search with 3D-stacked memory](https://ieeexplore.ieee.org/abstract/document/8715108/)"<br/>
[A Dhar] "[Near-memory and in-storage FPGA acceleration for emerging cognitive computing workloads](https://ieeexplore.ieee.org/abstract/document/8839401/)"<br/>
[D Fujiki] "[Near-memory data transformation for efficient sparse matrix multi-vector multiplication](https://dl.acm.org/doi/abs/10.1145/3295500.3356154)"<br/>
[JL Mari ] "[Near-surface reflection surveying6](https://www.researchgate.net/profile/Manuela_Mendes/publication/332735704_PROfile_Seismic_imaging_a_practical_approach/links/5cc710aa299bf12097883b13/PROfile-Seismic-imaging-a-practical-approach.pdf#page=93)"<br/>
[M Alian] "[Netdimm: Low-latency near-memory network interface architecture](https://dl.acm.org/doi/abs/10.1145/3352460.3358278)"<br/>
[W Cao] "[NeuADC: Neural network-inspired RRAM-based synthesizable analog-to-digital conversion with reconfigurable quantization support](https://ieeexplore.ieee.org/abstract/document/8714933/)"<br/>
[W Cao] "[NeuADC: Neural network-inspired synthesizable analog-to-digital conversion](https://ieeexplore.ieee.org/abstract/document/8747407/)"<br/>
[S Jain] "[Neural network accelerator design with resistive crossbars: Opportunities and challenges](https://ieeexplore.ieee.org/abstract/document/8865106/)"<br/>
[C Min] "[NeuralHMC: an efficient HMC-based accelerator for deep neural networks](https://dl.acm.org/doi/abs/10.1145/3287624.3287642)"<br/>
[C Yang] "[Neuromorphic Computing Systems: From CMOS To Emerging Nonvolatile Memory](https://www.jstage.jst.go.jp/article/ipsjtsldm/12/0/12_53/_article/-char/ja/)"<br/>
[SR Kulkarni] "[Neuromorphic Hardware Accelerator for SNN Inference based on STT-RAM Crossbar Arrays](https://ieeexplore.ieee.org/abstract/document/8964886/)"<br/>
[LA Camuñas] "[Neuromorphic spiking neural networks and their memristor-CMOS hardware implementations](https://www.mdpi.com/1996-1944/12/17/2745)"<br/>
[G Santoro] "[New logic-in-memory paradigms: An architectural and technological perspective](https://www.mdpi.com/2072-666X/10/6/368)"<br/>
[S Gupta] "[Nnpim: A processing in-memory architecture for neural network acceleration](https://ieeexplore.ieee.org/abstract/document/8658117/)"<br/>
[BK Joardar] "[NoC-enabled software/hardware co-design framework for accelerating k-mer counting](https://dl.acm.org/doi/abs/10.1145/3313231.3352367)"<br/>
[W Ma] "[Non-Volatile Memory Array Based Quantization-and Noise-Resilient LSTM Neural Networks](https://ieeexplore.ieee.org/abstract/document/8914713/)"<br/>
[SK Thirumala] "[Non-Volatile Memory utilizing Reconfigurable Ferroelectric Transistors to enable Differential Read and Energy-Efficient In-Memory Computation](https://ieeexplore.ieee.org/abstract/document/8824948/)"<br/>
[A Amirany] "[Nonvolatile, spin-based, and low-power inexact full adder circuits for computing-in-memory image processing](https://www.worldscientific.com/doi/abs/10.1142/S2010324719500139)"<br/>
[F Schuiki] "[Ntx: An energy-efficient streaming accelerator for floating-point generalized reduction workloads in 22 nm fd-soi](https://ieeexplore.ieee.org/abstract/document/8715007/)"<br/>
[X Song] "[Off-state operation of a three terminal ionic FET for logic-in-memory](https://ieeexplore.ieee.org/abstract/document/8834821/)"<br/>
[N Dey] "[On-chip learning in a conventional silicon MOSFET based Analog Hardware Neural Network](https://ieeexplore.ieee.org/abstract/document/8919088/)"<br/>
[J Giceva ] "[Operating System Support for Data Management on Modern Hardware.](http://sites.computer.org/debull/A19mar/p36.pdf)"<br/>
[X Peng] "[Optimizing Weight Mapping and Data Flow for Convolutional Neural Networks on Processing-In-Memory Architectures](https://ieeexplore.ieee.org/abstract/document/8942647/)"<br/>
[X Peng] "[Optimizing weight mapping and data flow for convolutional neural networks on RRAM based processing-in-memory architecture](https://ieeexplore.ieee.org/abstract/document/8702715/)"<br/>
[R Schmid] "[Orchestrating Near-Data FPGA Accelerators Using Unix Pipes](https://ieeexplore.ieee.org/abstract/document/8951535/)"<br/>
[T Hirtzlin] "[Outstanding bit error tolerance of resistive ram-based binarized neural networks](https://ieeexplore.ieee.org/abstract/document/8771544/)"<br/>
[A Fuchs ] "[Overcoming the Limitations of Accelerator-Centric Architectures with Memoization-Driven Specialization](http://search.proquest.com/openview/28a939c95361fd3961e1005fb1614d9f/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
[W Li] "[P3M: a PIM-based neural network model protection scheme for deep learning accelerator](https://dl.acm.org/doi/abs/10.1145/3287624.3287695)"<br/>
[S Resch] "[PIMBALL: Binary Neural Networks in Spintronic Memory](https://dl.acm.org/doi/abs/10.1145/3357250)"<br/>
[J Li] "[PIMS: a lightweight processing-in-memory accelerator for stencil computations](https://dl.acm.org/doi/abs/10.1145/3357526.3357550)"<br/>
[L Xie ] "[PIN: A General-Purpose Computer Architecture Based on Memristive Devices](https://www.researchgate.net/profile/L_Xie4/publication/335396465_PIN_A_General-Purpose_Computer_Architecture_Based_on_Memristive_Devices/links/5d639c51299bf1f70b0d9950/PIN-A-General-Purpose-Computer-Architecture-Based-on-Memristive-Devices.pdf)"<br/>
[S Liu] "[PMTest: A fast and flexible testing framework for persistent memory programs](https://dl.acm.org/doi/abs/10.1145/3297858.3304015)"<br/>
[I Yoon ] "[POST-CMOS MEMORY TECHNOLOGIES AND THEIR APPLICATIONS IN EMERGING COMPUTING MODELS](https://smartech.gatech.edu/handle/1853/61768)"<br/>
[S Imamura] "[POSTER: AR-MMAP: Write Performance Improvement of Memory-Mapped File](https://ieeexplore.ieee.org/abstract/document/8891632/)"<br/>
[R Kaplan] "[POSTER: BioSEAL: In-Memory Biological Sequence Alignment Accelerator for Large-Scale Genomic Data](https://ieeexplore.ieee.org/abstract/document/8891658/)"<br/>
[J Choi] "[POSTER: GPU based near data processing for image processing with pattern aware data allocation and prefetching](https://ieeexplore.ieee.org/abstract/document/8891644/)"<br/>
[O Castañeda] "[PPAC: A versatile in-memory accelerator for matrix-vector-product-like operations](https://ieeexplore.ieee.org/abstract/document/8825013/)"<br/>
[A Ankit] "[PUMA: A programmable ultra-efficient memristor-based accelerator for machine learning inference](https://dl.acm.org/doi/abs/10.1145/3297858.3304049)"<br/>
[M Raoufi] "[Pagecmp: Bandwidth efficient page deduplication through in-memory page comparison](https://ieeexplore.ieee.org/abstract/document/8839416/)"<br/>
[N Jammula] "[ParRefCom: Parallel Reference-based Compression of Paired-end Genomics Read Datasets](https://dl.acm.org/doi/abs/10.1145/3307339.3342171)"<br/>
[S Angizi] "[ParaPIM: A parallel processing-in-memory accelerator for binary-weight deep neural networks](https://dl.acm.org/doi/abs/10.1145/3287624.3287644)"<br/>
[F Wang] "[Parallel Stateful Logic in RRAM: Theoretical Analysis and Arithmetic Design](https://ieeexplore.ieee.org/abstract/document/8825150/)"<br/>
[M Gries] "[Performance Evaluation and Feasibility Study of Near-data Processing on DRAM Modules (DIMM-NDP) for Scientific Applications](https://hal.archives-ouvertes.fr/hal-02100477/)"<br/>
[C Qian ] "[Performance Test for Big Data Workloads on Various Emerging Memories](https://link.springer.com/chapter/10.1007/978-981-13-0344-9_13)"<br/>
[YH Lin] "[Performance impacts of analog ReRAM non-ideality on neuromorphic computing](https://ieeexplore.ieee.org/abstract/document/8632945/)"<br/>
[A Mukkara] "[Phi: Architectural support for synchronization-and bandwidth-efficient commutative scatter updates](https://dl.acm.org/doi/abs/10.1145/3352460.3358254)"<br/>
[C Varnava ] "[Photonic devices compute in memory](https://www.nature.com/articles/s41928-019-0226-1)"<br/>
[YC Lo] "[Physically Tightly Coupled, Logically Loosely Coupled, Near-Memory BNN Accelerator (PTLL-BNN)](https://ieeexplore.ieee.org/abstract/document/8902909/)"<br/>
[J Sun] "[Physically Transient Resistive Switching Memory With Material Implication Operation](https://ieeexplore.ieee.org/abstract/document/8809718/)"<br/>
[C Xie] "[Pim-vr: Erasing motion anomalies in highly-interactive virtual reality world with customized memory cube](https://ieeexplore.ieee.org/abstract/document/8675230/)"<br/>
[H Cai] "[Pj-AxMTJ: Process-in-memory with Joint Magnetization Switching for Approximate Computing in Magnetic Tunnel Junction](https://ieeexplore.ieee.org/abstract/document/8839314/)"<br/>
[S Corda] "[Platform independent software analysis for near memory computing](https://ieeexplore.ieee.org/abstract/document/8875040/)"<br/>
[A Barredo] "[Poster: Spidre: Accelerating sparse memory access patterns](https://ieeexplore.ieee.org/abstract/document/8891062/)"<br/>
[CE Rhee] "[Power-Time Exploration Tools for NMP-Enabled Systems](https://www.mdpi.com/2079-9292/8/10/1096)"<br/>
[A Ankit] "[Powerline Communication for Enhanced Connectivity in Neuromorphic Systems](https://ieeexplore.ieee.org/abstract/document/8692641/)"<br/>
[NS Kim] "[Practical Near-Data Processing to Evolve Memory and Storage Devices into Mainstream Heterogeneous Computing Systems](https://ieeexplore.ieee.org/abstract/document/8807070/)"<br/>
[M Besta] "[Practice of streaming and dynamic graphs: Concepts, models, systems, and parallelism](https://arxiv.org/abs/1912.12740)"<br/>
[F Khorshahiyan] "[Predicting Execution Time of CUDA Kernels with Unified Memory Capability](https://ieeexplore.ieee.org/abstract/document/8964952/)"<br/>
[A Roohi] "[Processing-in-memory acceleration of convolutional neural networks for energy-effciency, and power-intermittency resilience](https://ieeexplore.ieee.org/abstract/document/8697572/)"<br/>
[S Kim] "[Processing-in-memory in High Bandwidth Memory (PIM-HBM) Architecture with Energy-efficient and Low Latency Channels for High Bandwidth System](https://ieeexplore.ieee.org/abstract/document/9073325/)"<br/>
[S Ghose] "[Processing-in-memory: A workload-driven perspective](https://ieeexplore.ieee.org/abstract/document/8792187/)"<br/>
[V Dubeyko ] "[Processor in Non-Volatile Memory (PiNVSM): Towards to Data-centric Computing in Decentralized Environment](https://arxiv.org/abs/1903.03701)"<br/>
[N Jao] "[Programmable non-volatile memory design featuring reconfigurable in-memory operations](https://ieeexplore.ieee.org/abstract/document/8702534/)"<br/>
[JS YOUNG] "[Programming Strategies for Irregular Algorithms on the Emu Chick](http://www.cc.gatech.edu/~jriedy/emuapps.pdf)"<br/>
[J Lister ] "[Project Report: Leveraging Near Memory Processing for Cuckoo Cycles](https://cs.brown.edu/research/pubs/theses/masters/2019/lister.jonathan.pdf)"<br/>
[K Bok] "[Provenance compression scheme based on graph patterns for large RDF documents](https://link.springer.com/content/pdf/10.1007/s11227-019-02926-2.pdf)"<br/>
[JL Pernez Jr] "[QCKer: An x86-AVX/AVX2 Implementation of Q-gram Counting Filter for DNA Sequence Alignment](https://dl.acm.org/doi/abs/10.1145/3383783.3383806)"<br/>
[S Gupta] "[RAPID: A ReRAM Processing in-Memory Architecture for DNA Sequence Alignment](https://ieeexplore.ieee.org/abstract/document/8824830/)"<br/>
[WS Jeong] "[REACT: Scalable and High-Performance Regular Expression Pattern Matching Accelerator for In-Storage Processing](https://ieeexplore.ieee.org/abstract/document/8901167/)"<br/>
[L Xie] "[REAL: Logic and Arithmetic Operations Embedded in RRAM for General-Purpose Computing](https://ieeexplore.ieee.org/abstract/document/9073404/)"<br/>
[S Pei] "[REGISTOR: A platform for unstructured data processing inside SSD storage](https://dl.acm.org/doi/abs/10.1145/3310149)"<br/>
[Y Gong] "[RNA: Reconfigurable LSTM Accelerator with Near Data Approximate Processing](https://ieeexplore.ieee.org/abstract/document/8977923/)"<br/>
[S Srinivasa] "[ROBIN: Monolithic-3D SRAM for enhanced robustness with in-memory computation support](https://ieeexplore.ieee.org/abstract/document/8648391/)"<br/>
[Q Wang] "[Re-tangle: A reram-based processing-in-memory architecture for transaction-based blockchain](https://ieeexplore.ieee.org/abstract/document/8942056/)"<br/>
[L Song] "[ReBNN: in-situ acceleration of binarized neural networks in ReRAM using complementary resistive cell](https://link.springer.com/article/10.1007/s42514-019-00014-8)"<br/>
[S Angizi] "[ReDRAM: A reconfigurable processing-in-DRAM platform for accelerating bulk bit-wise operations](https://par.nsf.gov/biblio/10179704)"<br/>
[A Becher] "[ReProVide: Towards Utilizing Heterogeneous Partially Reconfigurable Architectures for Near-Memory Data Processing](https://dl.gi.de/handle/20.500.12116/21825)"<br/>
[B Wu] "[ReRAM crossbar-based analog computing architecture for naive Bayesian engine](https://ieeexplore.ieee.org/abstract/document/8988629/)"<br/>
[Y Halawani] "[ReRAM-based in-memory computing for search engine and neural network applications](https://ieeexplore.ieee.org/abstract/document/8681546/)"<br/>
[F Wang] "[ReRAM-based processing-in-memory architecture for blockchain platforms](https://dl.acm.org/doi/abs/10.1145/3287624.3287656)"<br/>
[S Kvatinsky ] "[Real Processing-In-Memory with Memristive Memory Processing Unit](https://link.springer.com/chapter/10.1007/978-3-030-35869-3_2)"<br/>
[S Kvatinsky ] "[Real Processing-in-Memory with Memristive Memory Processing Unit (mMPU)](https://ieeexplore.ieee.org/abstract/document/8825114/)"<br/>
[Z Zhang] "[Recent Advances in Compute-in-Memory Support for SRAM Using Monolithic 3-D Integration](https://ieeexplore.ieee.org/abstract/document/8894208/)"<br/>
[WJ Gallagher] "[Recent progress and next directions for embedded MRAM technology](https://ieeexplore.ieee.org/abstract/document/8777932/)"<br/>
[CF Shelor] "[Reconfigurable dataflow graphs for processing-in-memory](https://dl.acm.org/doi/abs/10.1145/3288599.3288605)"<br/>
[Z Wang] "[Reinforcement learning with analogue memristor arrays](https://www.nature.com/articles/s41928-019-0221-6)"<br/>
[Y Chen ] "[Reshaping future computing systems with emerging nonvolatile memory technologies](https://ieeexplore.ieee.org/abstract/document/8653636/)"<br/>
[O Mutlu] "[RowHammer: A retrospective](https://ieeexplore.ieee.org/abstract/document/8708249/)"<br/>
[H Lustosa] "[SAVIME: A Database Management System for Simulation Data Analysis and Visualization](https://hal-lirmm.ccsd.cnrs.fr/lirmm-02266483/)"<br/>
[Z Lv] "[Safety monitoring of power industrial control terminals based on data cleaning](https://dl.acm.org/doi/abs/10.1145/3357777.3357781)"<br/>
[M Imani] "[Searchd: A memory-centric hyperdimensional computing with stochastic training](https://ieeexplore.ieee.org/abstract/document/8894368/)"<br/>
[S Ghosh ] "[Sensing of Non-Volatile Memory Demystified](https://link.springer.com/content/pdf/10.1007/978-3-319-97347-0.pdf)"<br/>
[Q Yang] "[Sensing of Resistive RAM](https://link.springer.com/chapter/10.1007/978-3-319-97347-0_2)"<br/>
[S Kareer] "[Single ended computational SRAM bit-cell](https://ieeexplore.ieee.org/abstract/document/8801735/)"<br/>
[A Siemon] "[Sklansky tree adder realization in 1S1R resistive switching memory architecture](https://link.springer.com/content/pdf/10.1140/epjst/e2019-900042-x.pdf)"<br/>
[A James] "[Smart cameras everywhere: AI vision on edge with emerging memories](https://ieeexplore.ieee.org/abstract/document/8965029/)"<br/>
[M Torabzadehkashi ] "[SoC-Based In-Storage Processing: Bringing Flexibility and Efficiency to Near-Data Processing](https://escholarship.org/uc/item/40m4t7gp)"<br/>
[A Gondimalla] "[Sparten: A sparse tensor accelerator for convolutional neural networks](https://dl.acm.org/doi/abs/10.1145/3352460.3358291)"<br/>
[A Amirany] "[Spin-based fully nonvolatile full-adder circuit for computing in memory](https://www.worldscientific.com/doi/abs/10.1142/S2010324719500073)"<br/>
[ZI Chowdhury] "[Spintronic In-Memory Pattern Matching](https://ieeexplore.ieee.org/abstract/document/8890687/)"<br/>
[H Zhang] "[Spintronic processing unit in spin transfer torque magnetic random access memory](https://ieeexplore.ieee.org/abstract/document/8653474/)"<br/>
[H Zhang] "[Spintronic processing unit within voltage-gated spin hall effect MRAMs](https://ieeexplore.ieee.org/abstract/document/8706951/)"<br/>
[V Kodukula] "[Stagioni: Temperature management to enable near-sensor processing for energy-efficient high-fidelity imaging](https://arxiv.org/abs/2001.01580)"<br/>
[W Shen] "[Stateful logic operations in one-transistor-one-resistor resistive random access memory array](https://ieeexplore.ieee.org/abstract/document/8781821/)"<br/>
[D Chen] "[Statistical caching for near memory management](https://dl.acm.org/doi/abs/10.1145/3357526.3357557)"<br/>
[AK Kamath] "[Storage Class Memory: Principles, Problems, and Possibilities](https://arxiv.org/abs/1909.12221)"<br/>
[M Ogleari] "[String figure: A scalable and elastic memory network architecture](https://ieeexplore.ieee.org/abstract/document/8675231/)"<br/>
[M Besta] "[Substream-centric maximum matchings on fpga](https://dl.acm.org/doi/abs/10.1145/3289602.3293916)"<br/>
[T Li ] "[Supporting Hybrid Workloads for In-Memory Database Management Systems via a Universal Columnar Storage Format](http://reports-archive.adm.cs.cmu.edu/anon/anon/home/ftp/2019/CMU-CS-19-112.pdf)"<br/>
[M Alayan] "[Switching event detection and self-termination programming circuit for energy efficient reram memory arrays](https://ieeexplore.ieee.org/abstract/document/8680706/)"<br/>
[A Neelakantan] "[System-level MODSIM of CiM Architectures for Memory-Intensive Applications](https://par.nsf.gov/biblio/10185614)"<br/>
[P Bogdan] "[Taming extreme heterogeneity via machine learning based design of autonomous manycore systems](https://dl.acm.org/doi/abs/10.1145/3349567.3357376)"<br/>
[N Jao] "[Technology-Assisted Computing-In-Memory Design for Matrix Multiplication Workloads](https://ieeexplore.ieee.org/abstract/document/9073662/)"<br/>
[M Zhou] "[Temperature-Aware DRAM Cache Management-Relaxing Thermal Constraints in 3D Systems](https://ieeexplore.ieee.org/abstract/document/8758125/)"<br/>
[Y Kwon] "[Tensordimm: A practical near-memory processing architecture for embeddings and tensor operations in deep learning](https://dl.acm.org/doi/abs/10.1145/3352460.3358284)"<br/>
[S Hamdioui] "[Testing Computation-in-Memory Architectures Based on Emerging Memories](https://ieeexplore.ieee.org/abstract/document/9000117/)"<br/>
[BL West] "[Tetris: A streaming accelerator for physics-limited 3d plane-wave ultrasound imaging](https://dl.acm.org/doi/abs/10.1145/3316781.3317921)"<br/>
[K Korgaonkar] "[The Bitlet Model: Defining a Litmus Test for the Bitwise Processing-in-Memory Paradigm](https://arxiv.org/abs/1910.10234)"<br/>
[M Ottavi] "[The Missing Applications Found: Robust Design Techniques and Novel Uses of Memristors](https://ieeexplore.ieee.org/abstract/document/8854427/)"<br/>
[S Ollivier] "[The Power of Orthogonality](https://ieeexplore.ieee.org/abstract/document/8839384/)"<br/>
[S Oh] "[The impact of resistance drift of phase change memory (PCM) synaptic devices on artificial neural network performance](https://ieeexplore.ieee.org/abstract/document/8753712/)"<br/>
[T Gokmen] "[The marriage of training and inference for scaled deep learning analog hardware](https://ieeexplore.ieee.org/abstract/document/8993573/)"<br/>
[S Ghose] "[The processing-in-memory paradigm: Mechanisms to enable adoption](https://link.springer.com/chapter/10.1007/978-3-319-90385-9_5)"<br/>
[F Devaux ] "[The true processing in memory accelerator](https://www.computer.org/csdl/proceedings-article/hcs/2019/08875680/1ehCtkMGwkU)"<br/>
[M Zhou] "[Thermal-aware design and management for search-based in-memory acceleration](https://dl.acm.org/doi/abs/10.1145/3316781.3317923)"<br/>
[SW Chung] "[Tightly Coupled Machine Learning Coprocessor Architecture With Analog In-Memory Computing for Instruction-Level Acceleration](https://ieeexplore.ieee.org/abstract/document/8794825/)"<br/>
[R Afoakwa] "[To Stack or Not To Stack](https://ieeexplore.ieee.org/abstract/document/8891636/)"<br/>
[M Marinella] "[Toward an Analog Neural Accelerator with 10 fJ per Operation using Resistive Synaptic Devices.](https://www.osti.gov/servlets/purl/1641231)"<br/>
[S Wu] "[Towards Cross-Platform Inference on Edge Devices with Emerging Neuromorphic Architecture](https://ieeexplore.ieee.org/abstract/document/8715021/)"<br/>
[A Ganguly] "[Towards energy efficient non-von Neumann architectures for deep learning](https://ieeexplore.ieee.org/abstract/document/8697354/)"<br/>
[K Roy] "[Towards spike-based machine intelligence with neuromorphic computing](https://www.nature.com/articles/s41586-019-1677-2)"<br/>
[I Kataeva] "[Towards the development of analog neuromorphic chip prototype with 2.4 M integrated memristors](https://ieeexplore.ieee.org/abstract/document/8702125/)"<br/>
[MJ Rasch] "[Training Large-scale Artificial Neural Networks on Simulated Resistive Crossbar Arrays](https://ieeexplore.ieee.org/abstract/document/8894491/)"<br/>
[MJ Rasch] "[Training large-scale ANNs on simulated resistive crossbar arrays](https://arxiv.org/abs/1906.02698)"<br/>
[M Zabihi] "[True in-memory computing with the CRAM: From technology to applications](https://dl.acm.org/doi/pdf/10.1145/3299874.3319451)"<br/>
[TKT Hyoung ] "[Tutorial 1A: Design of ultra-low power SRAM for IoT, security and computation-in-memory](https://ieeexplore.ieee.org/abstract/document/9087943/)"<br/>
[C Pearson] "[Update on triangle counting on gpu](https://ieeexplore.ieee.org/abstract/document/8916547/)"<br/>
[J Sim] "[Upim: Unipolar switching logic for high density processing-in-memory applications](https://dl.acm.org/doi/abs/10.1145/3299874.3318011)"<br/>
[M Zabihi] "[Using spin-Hall MTJs to build an energy-efficient in-memory computation platform](https://ieeexplore.ieee.org/abstract/document/8697377/)"<br/>
[S Yin] "[Vesti: Energy-efficient in-memory computing accelerator for deep neural networks](https://ieeexplore.ieee.org/abstract/document/8867863/)"<br/>
[A Ranjan] "[X-MANN: A crossbar based architecture for memory augmented neural networks](https://dl.acm.org/doi/abs/10.1145/3316781.3317935)"<br/>
[A Agrawal] "[Xcel-RAM: Accelerating binary neural networks in high-throughput SRAM compute arrays](https://ieeexplore.ieee.org/abstract/document/8698312/)"<br/>
[F Chen] "[Zara: A novel zero-free dataflow accelerator for generative adversarial networks in 3d reram](https://dl.acm.org/doi/abs/10.1145/3316781.3317936)"<br/>
[E Sadredini] "[eAP: A scalable and efficient in-memory accelerator for automata processing](https://dl.acm.org/doi/abs/10.1145/3352460.3358324)"<br/>
[T Vinçon] "[nativeNDP: processing big data analytics on native storage nodes](https://link.springer.com/chapter/10.1007/978-3-030-28730-6_9)"<br/>
[G Khurana] "[non-polar and complementary Resistive Switching characteristics in Graphene oxide devices with Gold nanoparticles: Diverse Approach for Device …](https://www.nature.com/articles/s41598-019-51538-6)"<br/>
[АА Адамов] "[Главные проблемные направления в области отечественной элементной базы суперкомпьютеров](https://cyberleninka.ru/article/n/glavnye-problemnye-napravleniya-v-oblasti-otechestvennoy-elementnoy-bazy-superkompyuterov)"<br/>
[CY Gui] "[图计算加速器综述](http://jcst.ict.ac.cn/CN/Y2019/V34/I2/339)"<br/>
# [Year - 2020](#2020)
[S Gowda] "[12th International Memory Workshop May 17th–25th 2020 Virtual On-Demand Event](https://ieeexplore.ieee.org/abstract/document/9108115/)"<br/>
[TC Chang] "[13.4 A 22nm 1Mb 1024b-Read and Near-Memory-Computing Dual-Mode STT-MRAM Macro with 42.6 GB/s Read Bandwidth for Security-Aware Mobile Devices](https://ieeexplore.ieee.org/abstract/document/9063072/)"<br/>
[JW Su] "[15.2 A 28nm 64Kb Inference-Training Two-Way Transpose Multibit 6T SRAM Compute-in-Memory Macro for AI Edge Chips](https://ieeexplore.ieee.org/abstract/document/9062949/)"<br/>
[Q Dong] "[15.3 A 351TOPS/W and 372.4 GOPS Compute-in-Memory SRAM Macro in 7nm FinFET CMOS for Machine-Learning Applications](https://ieeexplore.ieee.org/abstract/document/9062985/)"<br/>
[CX Xue] "[15.4 A 22nm 2Mb ReRAM Compute-in-Memory Macro with 121-28TOPS/W for Multibit MAC Computing for Tiny AI Edge Devices](https://ieeexplore.ieee.org/abstract/document/9063078/)"<br/>
[X Si] "[15.5 A 28nm 64Kb 6T SRAM Computing-in-Memory Macro with 8b MAC Operation for AI Edge Chips](https://ieeexplore.ieee.org/abstract/document/9062995/)"<br/>
[C Ababei] "[2019 Index IEEE Transactions on Parallel and Distributed Systems Vol. 30](https://www.computer.org/csdl/journal/td/2020/02/08938150/1fUST0BNIZ2)"<br/>
[Y Su] "[31.2 CIM-Spin: A 0.5-to-1.2 V Scalable Annealing Processor Using Digital Compute-In-Memory Spin Operators and Register-Based Spins for Combinatorial …](https://ieeexplore.ieee.org/abstract/document/9062938/)"<br/>
[W Wan] "[33.1 A 74 TMACS/W CMOS-RRAM Neurosynaptic Core with Dynamically Reconfigurable Dataflow and In-situ Transposable Weights for Probabilistic Graphical …](https://ieeexplore.ieee.org/abstract/document/9062979/)"<br/>
[Q Liu] "[33.2 A Fully Integrated Analog ReRAM Based 78.4 TOPS/W Compute-In-Memory Chip with Fully Parallel MAC Computing](https://ieeexplore.ieee.org/abstract/document/9062953/)"<br/>
[SA Alhelaly] "[3D Ring Oscillator based Test Structures to Detect a Trojan Die in a 3D Die Stack in the Presence of Process Variations](https://ieeexplore.ieee.org/abstract/document/9054929/)"<br/>
[B Li] "[3D-ReG: A 3D ReRAM-based Heterogeneous Architecture for Training Deep Neural Networks](https://dl.acm.org/doi/abs/10.1145/3375699)"<br/>
[W Romaszkan] "[3PXNet: Pruned-Permuted-Packed XNOR Networks for Edge Machine Learning](https://dl.acm.org/doi/abs/10.1145/3371157)"<br/>
[K Yamamoto] "[7.3 STATICA: A 512-Spin 0.25 M-Weight Full-Digital Annealing Processor with a Near-Memory All-Spin-Updates-at-Once Architecture for Combinatorial Optimization …](https://ieeexplore.ieee.org/abstract/document/9062965/)"<br/>
[P Shukla] "[: Markov Chain Monte Carlo Sampling in SRAM for Fast Bayesian Inference](https://arxiv.org/abs/2003.02629)"<br/>
[C Yu] "[A 16K Current-Based 8T SRAM Compute-In-Memory Macro with Decoupled Read/Write and 1-5bit Column ADC](https://ieeexplore.ieee.org/abstract/document/9075883/)"<br/>
[HE Sumbul] "[A 2.9–33.0 TOPS/W Reconfigurable 1-D/2-D Compute-Near-Memory Inference Accelerator in 10-nm FinFET CMOS](https://ieeexplore.ieee.org/abstract/document/9134388/)"<br/>
[YC Chiu] "[A 4-Kb 1-to-8-bit Configurable 6T SRAM-Based Computation-in-Memory Unit-Macro for CNN-Based AI Edge Processors](https://ieeexplore.ieee.org/abstract/document/9140004/)"<br/>
[N Cao] "[A 65nm Image Processing SoC Supporting Multiple DNN Models and Real-Time Computation-Communication Trade-Off Via Actor-Critical Neuro-Controller](https://ieeexplore.ieee.org/abstract/document/9162878/)"<br/>
[JK Eshraghian] "[A Behavioral Model of Digital Resistive Switching for Systems Level DNN Acceleration](https://ieeexplore.ieee.org/abstract/document/9031725/)"<br/>
[Y Liao] "[A Compact Model of Analog RRAM With Device and Array Nonideal Effects for Neuromorphic Systems](https://ieeexplore.ieee.org/abstract/document/9025774/)"<br/>
[X Wang] "[A Crossbar-Based In-Memory Computing Architecture](https://ieeexplore.ieee.org/abstract/document/9120335/)"<br/>
[ZI Chowdhury] "[A DNA Read Alignment Accelerator Based on Computational RAM](https://ieeexplore.ieee.org/abstract/document/9064820/)"<br/>
[L Yang] "[A Flexible Processing-in-Memory Accelerator for Dynamic Channel-Adaptive Deep Neural Networks](https://ieeexplore.ieee.org/abstract/document/9045166/)"<br/>
[JM Correll] "[A Fully Integrated Reprogrammable CMOS-RRAM Compute-in-Memory Coprocessor for Neuromorphic Applications](https://www.computer.org/csdl/journal/dc/2020/01/09085353/1kerv9PfCr6)"<br/>
[Y Huang] "[A Heterogeneous PIM Hardware-Software Co-Design for Energy-Efficient Graph Processing](https://ieeexplore.ieee.org/abstract/document/9139839/)"<br/>
[J Talafy] "[A High Performance, Multi-Bit Output Logic-in-Memory Adder](https://ieeexplore.ieee.org/abstract/document/9050532/)"<br/>
[ET Upchurch ] "[A Migratory Near Memory Processing Architecture Applied to Big Data Problems](https://arxiv.org/abs/2003.09074)"<br/>
[J Chen] "[A Parallel Multibit Programing Scheme With High Precision for RRAM-Based Neuromorphic Systems](https://ieeexplore.ieee.org/abstract/document/9057566/)"<br/>
[J Reuben] "[A Parallel-friendly Majority Gate to Accelerate In-memory Computation](https://ieeexplore.ieee.org/abstract/document/9153277/)"<br/>
[H Jia] "[A Programmable Heterogeneous Microprocessor Based on Bit-Scalable In-Memory Computing](https://ieeexplore.ieee.org/abstract/document/9082159/)"<br/>
[WC Wei] "[A Relaxed Quantization Training Method for Hardware Limitations of Resistive Random Access Memory (ReRAM)-Based Computing-in-Memory](https://ieeexplore.ieee.org/abstract/document/9085999/)"<br/>
[S Zhang] "[A Robust 8-Bit Non-Volatile Computing-in-Memory Core for Low-Power Parallel MAC Operations](https://ieeexplore.ieee.org/abstract/document/8998360/)"<br/>
[T Zanotti] "[A Smart Logic-in-Memory Architecture for Low-Power non-von Neumann Computing](https://ieeexplore.ieee.org/abstract/document/9066953/)"<br/>
[HAD Nguyen] "[A classification of memory-centric computing](https://dl.acm.org/doi/abs/10.1145/3365837)"<br/>
[D Reis] "[A fast and energy efficient computing-in-memory architecture for few-shot learning applications](https://ieeexplore.ieee.org/abstract/document/9116292/)"<br/>
[H Wang] "[A new MRAM-based process in-memory accelerator for efficient neural network training with floating point precision](https://arxiv.org/abs/2003.01551)"<br/>
[S Zhang] "[A pulse-width modulation neuron with continuous activation for processing-in-memory engines](https://ieeexplore.ieee.org/abstract/document/9116323/)"<br/>
[Z Wang] "[AIM: Annealing in Memory for Vision Applications](https://www.mdpi.com/2073-8994/12/3/480)"<br/>
[O Krestinskaya] "[AM-DCGAN: Analog Memristive Hardware Accelerator for Deep Convolutional Generative Adversarial Networks](https://arxiv.org/abs/2007.12063)"<br/>
[L Song] "[AccPar: Tensor Partitioning for Heterogeneous Deep Learning Accelerators](https://ieeexplore.ieee.org/abstract/document/9065574/)"<br/>
[Y Luo] "[Accelerating Deep Neural Network In-Situ Training With Non-Volatile and Volatile Memory Based Hybrid Precision Synapses](https://ieeexplore.ieee.org/abstract/document/9109723/)"<br/>
[M Alser] "[Accelerating Genome Analysis: A Primer on an Ongoing Journey](https://ieeexplore.ieee.org/abstract/document/9154510/)"<br/>
[R Schmid] "[Accessible near-storage computing with FPGAs](https://dl.acm.org/doi/abs/10.1145/3342195.3387557)"<br/>
[Z Wan] "[Accuracy and Resiliency of Analog Compute-in-Memory Inference Engines](https://arxiv.org/abs/2008.02400)"<br/>
[G Charan] "[Accurate Inference With Inaccurate RRAM Devices: A Joint Algorithm-Design Solution](https://ieeexplore.ieee.org/abstract/document/9069242/)"<br/>
[Y Zhang] "[An 8-bit In Resistive Memory Computing Core with Regulated Passive Neuron and Bit Line Weight Mapping](https://arxiv.org/abs/2008.11669)"<br/>
[H Sun] "[An Energy-Efficient Quantized and Regularized Training Framework For Processing-In-Memory Accelerators](https://ieeexplore.ieee.org/abstract/document/9045192/)"<br/>
[G Saha] "[An Energy-Efficient and High Throughput in-Memory Computing Bit-Cell With Excellent Robustness Under Process Variations for Binary Neural Network](https://ieeexplore.ieee.org/abstract/document/9091590/)"<br/>
[Y Pan] "[An STT-MRAM based reconfigurable computing-in-memory architecture for general purpose computing](https://link.springer.com/article/10.1007/s42514-020-00038-5)"<br/>
[YN Wu] "[An architecture-level energy and area estimator for processing-in-memory accelerator designs](http://accelergy.mit.edu/accelergy_ISPASS.pdf)"<br/>
[WA Simon] "[An in-cache computing architecture for edge devices](https://ieeexplore.ieee.org/abstract/document/8988198/)"<br/>
[M Zabihi] "[Analyzing the Effects of Interconnect Parasitics in the STT CRAM In-memory Computational Platform](https://ieeexplore.ieee.org/abstract/document/9056847/)"<br/>
[M Suri ] "[Applications of Emerging Memory Technology](https://link.springer.com/content/pdf/10.1007/978-981-13-8379-3.pdf)"<br/>
[MMA Taha] "[Approximate memristive in-memory Hamming distance circuit](https://dl.acm.org/doi/abs/10.1145/3371391)"<br/>
[WA Simon] "[BLADE: An in-Cache Computing Architecture for Edge Devices](https://infoscience.epfl.ch/record/274287)"<br/>
[Y Luo] "[Benchmark Non-volatile and Volatile Memory Based Hybrid Precision Synapses for In-situ Deep Neural Network Training](https://ieeexplore.ieee.org/abstract/document/9045288/)"<br/>
[A Lu] "[Benchmark of the Compute-in-Memory-Based DNN Accelerator With Area Constraint](https://ieeexplore.ieee.org/abstract/document/9121769/)"<br/>
[M Dayarathna] "[Benchmarking Graph Data Management and Processing Systems: A Survey](https://arxiv.org/abs/2005.12873)"<br/>
[J Reuben ] "[Binary Addition in Resistance Switching Memory Array by Sensing Majority](https://www.mdpi.com/2072-666X/11/5/496)"<br/>
[R Kaplan] "[Bioseal: In-memory biological sequence alignment accelerator for large-scale genomic data](https://dl.acm.org/doi/abs/10.1145/3383669.3398279)"<br/>
[K Lee] "[Bit Parallel 6T SRAM In-memory Computing with Reconfigurable Bit-Precision](https://arxiv.org/abs/2008.03378)"<br/>
[B Crafton] "[Breaking Barriers: Maximizing Array Utilization for Compute In-Memory Fabrics](https://arxiv.org/abs/2008.06741)"<br/>
[S JAIN] "[Broad-Purpose In-Memory Computing for Signal Monitoring and Machine Learning Workloads Based on Commercial Bitcell](https://scholarbank.nus.edu.sg/handle/10635/172973)"<br/>
[Z Jiang] "[C3SRAM: An In-Memory-Computing SRAM Macro Based on Robust Capacitive Coupling Computing Mechanism](https://ieeexplore.ieee.org/abstract/document/9094713/)"<br/>
[A Agrawal] "[CASH-RAM: Enabling In-Memory Computations for Edge Inference using Charge Accumulation and Sharing in Standard 8T-SRAM Arrays](https://ieeexplore.ieee.org/abstract/document/9158004/)"<br/>
[H Jiang] "[CIMAT: A Compute-In-Memory Architecture for On-chip Training Based on Transpose SRAM Arrays](https://ieeexplore.ieee.org/abstract/document/9035482/)"<br/>
[C Yoshimura] "[CMOS Annealing Machine: A Domain-Specific Architecture for Combinatorial Optimization Problem](https://ieeexplore.ieee.org/abstract/document/9045326/)"<br/>
[JM Hung] "[Challenges and Trends inDeveloping Nonvolatile Memory-Enabled Computing Chips for Intelligent Edge Devices](https://ieeexplore.ieee.org/abstract/document/9031750/)"<br/>
[K Bu] "[CiMC: A Computing-in-Memory Controller for Memristive Crossbar Array](https://iopscience.iop.org/article/10.1088/1757-899X/768/5/052044/meta)"<br/>
[G Ayers] "[Classifying Memory Access Patterns for Prefetching](https://dl.acm.org/doi/abs/10.1145/3373376.3378498)"<br/>
[Y GUAN] "[Co-Design of Binary Processing in Memory ReRAM Array and DNN Model Optimization Algorithm](https://www.jstage.jst.go.jp/article/transele/advpub/0/advpub_2019ECP5046/_article/-char/ja/)"<br/>
[R Fife] "[Coherency overhead of Processing-in-Memory in the presence of shared data](https://ieeexplore.ieee.org/abstract/document/9067234/)"<br/>
[A Addisie] "[Collaborative Accelerators for Streamlining MapReduce on Scale-up Machines With Incremental Data Aggregation](https://ieeexplore.ieee.org/abstract/document/9122533/)"<br/>
[K Kourtis] "[Compiling Neural Networks for a Computational Memory Accelerator](https://arxiv.org/abs/2003.04293)"<br/>
[JP Noel] "[Computational SRAM design automation using pushed-rule bitcells for energy-efficient vector processing](https://ieeexplore.ieee.org/abstract/document/9116506/)"<br/>
[S Yu] "[Compute-in-Memory with Emerging Nonvolatile-Memories: Challenges and Prospects](https://ieeexplore.ieee.org/abstract/document/9075887/)"<br/>
[D Reis] "[Computing-in-Memory for Performance and Energy Efficient Homomorphic Encryption](https://arxiv.org/abs/2005.03002)"<br/>
[B Crafton] "[Counting Cards: Exploiting Weight and Variance Distributions for Robust Compute In-Memory](https://arxiv.org/abs/2006.03117)"<br/>
[SK Gonugondla ] "[Cross-layer methods for energy-efficient inference using in-memory architectures](https://www.ideals.illinois.edu/handle/2142/107929)"<br/>
[D Bhattacharjee] "[Crossbar-constrained technology mapping for reram based in-memory computing](https://ieeexplore.ieee.org/abstract/document/8951116/)"<br/>
[H Nejatollahi] "[CryptoPIM: In-memory Acceleration for Lattice-based Cryptographic Hardware.](https://www.researchgate.net/profile/Hamid_Nejatollahi/publication/339292841_CryptoPIM_In-memory_Acceleration_for_Lattice-based_Cryptographic_Hardware/links/5e577ec44585152ce8f29520/CryptoPIM-In-memory-Acceleration-for-Lattice-based-Cryptographic-Hardware.pdf)"<br/>
[J Zeng] "[DM-IMCA: A dual-mode in-memory computing architecture for general purpose processing](https://www.jstage.jst.go.jp/article/elex/advpub/0/advpub_17.20200005/_article/-char/ja/)"<br/>
[X Peng] "[DNN+ NeuroSim V2. 0: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators for On-chip Training](https://arxiv.org/abs/2003.06471)"<br/>
[N Lazarev] "[Dagger: Towards Efficient RPCs in Cloud Microservices with Near-Memory Reconfigurable NICs](https://arxiv.org/abs/2007.08622)"<br/>
[M Andrighetti] "[Data Processing and Information Classification—An In-Memory Approach](https://www.mdpi.com/1424-8220/20/6/1681)"<br/>
[M Imani] "[Deep Learning Acceleration with Neuron-to-Memory Transformation](https://ieeexplore.ieee.org/abstract/document/9065564/)"<br/>
[SM Nair] "[Defect Characterization and Test Generation for Spintronic-based Compute-In-Memory](https://ieeexplore.ieee.org/abstract/document/9131582/)"<br/>
[Q Huo] "[Demonstration of 3D Convolution Kernel Function Based on 8-Layer 3D Vertical Resistive Random Access Memory](https://ieeexplore.ieee.org/abstract/document/8976129/)"<br/>
[M Rakka] "[Design Exploration of Sensing Techniques in 2T-2R Resistive Ternary CAMs](https://ieeexplore.ieee.org/abstract/document/9170631/)"<br/>
[K Sethi ] "[Design Space Exploration of Algorithmic Multi-Port Memories in High-Performance Application-Specific Accelerators](https://arxiv.org/abs/2007.09363)"<br/>
[P Barla] "[Design and Analysis of LIM Hybrid MTJ/CMOS Logic Gates](https://ieeexplore.ieee.org/abstract/document/9075774/)"<br/>
[F Asgarinejad] "[Detection of epileptic seizures from surface eeg using hyperdimensional computing](https://ieeexplore.ieee.org/abstract/document/9175328/)"<br/>
[W Jiang] "[Device-circuit-architecture co-exploration for computing-in-memory neural accelerators](https://ieeexplore.ieee.org/abstract/document/9082822/)"<br/>
[S Angel] "[Disaggregation and the Application](https://www.usenix.org/conference/hotcloud20/presentation/angel)"<br/>
[P Wang] "[Drain–erase scheme in ferroelectric field-effect transistor—Part I: Device characterization](https://ieeexplore.ieee.org/abstract/document/8998166/)"<br/>
[SW Min] "[EMOGI: Efficient Memory-access for Out-of-memory Graph-traversal In GPUs](https://arxiv.org/abs/2006.06890)"<br/>
[Q Chen] "[Effective runtime scheduling for high-performance graph processing on heterogeneous dataflow architecture](https://link.springer.com/article/10.1007/s42514-020-00041-w)"<br/>
[R YUAN] "[Efficient 16 Boolean logic and arithmetic based on bipolar oxide memristors](https://link.springer.com/content/pdf/10.1007/s11432-020-2866-0.pdf)"<br/>
[HE Yantır] "[Efficient Acceleration of Stencil Applications through In-Memory Computing](https://www.mdpi.com/2072-666X/11/6/622)"<br/>
[T Soliman] "[Efficient FeFET Crossbar Accelerator for Binary Neural Networks](https://ieeexplore.ieee.org/abstract/document/9153222/)"<br/>
[Y Kim ] "[Efficient Learning in Heterogeneous Internet of Things Ecosystems](https://escholarship.org/uc/item/0mb185ht)"<br/>
[S Ko ] "[Efficient Pipelined ReRAM-Based Processing-In-Memory Architecture for Convolutional Neural Network Inference](https://smartech.gatech.edu/handle/1853/62806)"<br/>
[MN Bojnordi] "[Emerging Hardware Technologies for IoT Data Processing](https://link.springer.com/chapter/10.1007/978-3-030-30367-9_9)"<br/>
[M Liao] "[Emerging memories as enablers for in-memory layout transformation acceleration and virtualization](https://ieeexplore.ieee.org/abstract/document/9045410/)"<br/>
[D Brooks] "[Emerging neural workloads and their impact on hardware](https://ieeexplore.ieee.org/abstract/document/9116435/)"<br/>
[X Zhang] "[Enabling Highly Efficient Capsule Networks Processing Through A PIM-Based Architecture Design](https://ieeexplore.ieee.org/abstract/document/9065441/)"<br/>
[H Sribhuvaneshwari] "[Enhanced test algorithm for nanoelectronic Resistive Random Access Memory testing using self check write scheme](https://link.springer.com/content/pdf/10.1007/s10470-019-01576-x.pdf)"<br/>
[D Gao] "[Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures](https://ieeexplore.ieee.org/abstract/document/8957703/)"<br/>
[N Challapalle] "[FARM: A Flexible Accelerator for Recurrent and Memory Augmented Neural Networks](https://link.springer.com/article/10.1007/s11265-020-01555-w)"<br/>
[D Kline] "[FLOWER and FaME: A Low Overhead Bit-Level Fault-map and Fault-Tolerance Approach for Deeply Scaled Memories](https://ieeexplore.ieee.org/abstract/document/9065456/)"<br/>
[N Farahpour] "[FPGA-based Near Data Processing Platform Selection Using Fast Performance Modeling (WiP Paper)](https://dl.acm.org/doi/abs/10.1145/3372799.3394373)"<br/>
[L Shang] "[Fast Linear Programming Optimization Using Crossbar-Based Analog Accelerator](https://ieeexplore.ieee.org/abstract/document/9154984/)"<br/>
[M Lee] "[FeFET-based low-power bitwise logic-in-memory with direct write-back and data-adaptive dynamic sensing interface](https://dl.acm.org/doi/abs/10.1145/3370748.3406572)"<br/>
[J Hur] "[Ferroelectric Tunnel Junction Optimization by Plasma-Enhanced Atomic Layer Deposition](https://ieeexplore.ieee.org/abstract/document/9131649/)"<br/>
[E Sadredini] "[FlexAmata: A universal and efficient adaption of applications to spatial automata processing accelerators](https://dl.acm.org/doi/abs/10.1145/3373376.3378459)"<br/>
[H Williams] "[Forget Failure: Exploiting SRAM Data Remanence for Low-overhead Intermittent Computation](https://dl.acm.org/doi/abs/10.1145/3373376.3378478)"<br/>
[K Gupta] "[From Hyper Converged Infrastructure to Hybrid Cloud Infrastructure](https://www.usenix.org/conference/hotstorage20/workshop-program)"<br/>
[M Lenjani] "[Fulcrum: a simplified control and access mechanism toward flexible and practical in-situ accelerators](https://ieeexplore.ieee.org/abstract/document/9065566/)"<br/>
[N Challapalle] "[GaaS-X: Graph Analytics Accelerator Supporting Sparse Data Representation using Crossbar Architectures](https://ieeexplore.ieee.org/abstract/document/9138911/)"<br/>
[Y Kim] "[Geniehd: efficient dna pattern matching accelerator using hyperdimensional computing](https://ieeexplore.ieee.org/abstract/document/9116397/)"<br/>
[C Ma] "[Go unary: a novel synapse coding and mapping scheme for reliable reram-based neuromorphic computing](https://ieeexplore.ieee.org/abstract/document/9116555/)"<br/>
[Y Yang] "[GraphABCD: Scaling Out Graph Analytics with Asynchronous Block Coordinate Descent](https://ieeexplore.ieee.org/abstract/document/9138946/)"<br/>
[CF Nien] "[GraphRSim: a joint device-algorithm reliability analysis for ReRAM-based graph processing](https://ieeexplore.ieee.org/abstract/document/9116232/)"<br/>
[L Belayneh] "[GraphVine: exploiting multicast for scalable graph analytics](https://ieeexplore.ieee.org/abstract/document/9116542/)"<br/>
[X Qian] "[Guest Editors' Introduction to the Special Issue on Machine Learning Architectures and Accelerators](https://store.computer.org/csdl/journal/tc/2020/07/09112813/1kwiDWHp32g)"<br/>
[A Fayyazi] "[HIPE-MAGIC: A Technology-Aware Synthesis and Mapping Flow for HIghly Parallel Execution of Memristor-Aided LoGIC](https://arxiv.org/abs/2006.03269)"<br/>
[J Knechtel ] "[Hardware Security for and beyond CMOS Technology: An Overview on Fundamentals, Applications, and Challenges](https://arxiv.org/abs/2001.08780)"<br/>
[X Wang] "[Hardware Security in Spin-Based Computing-In-Memory: Analysis, Exploits, and Mitigation Techniques](https://arxiv.org/abs/2006.01425)"<br/>
[Q Lou] "[Helix: Algorithm/Architecture Co-design for Accelerating Nanopore Genome Base-calling](https://arxiv.org/abs/2008.03107)"<br/>
[HY Chen] "[Hmc: A Hopping-Based Multi-Channel Coordination Scheme For Urllc In Unlicensed Spectrum](https://ieeexplore.ieee.org/abstract/document/9120845/)"<br/>
[S Angizi] "[Hybrid spin-CMOS polymorphic logic gate with application in in-memory computing](https://ieeexplore.ieee.org/abstract/document/8956045/)"<br/>
[E Vasilakis] "[Hybrid2: Combining Caching and Migration in Hybrid Memory Systems](https://ieeexplore.ieee.org/abstract/document/9065506/)"<br/>
[M Ali] "[IMAC: In-Memory Multi-Bit Multiplication and ACcumulation in 6T SRAM Array](https://ieeexplore.ieee.org/abstract/document/9050543/)"<br/>
[AH Sojoodi] "[Ignite-GPU: a GPU-enabled in-memory computing architecture on clusters](https://link.springer.com/article/10.1007/s11227-020-03390-z)"<br/>
[AK Rajput] "[Implementation of Boolean and Arithmetic Functions with 8T SRAM Cell for In-Memory Computation](https://ieeexplore.ieee.org/abstract/document/9154137/)"<br/>
[S Gupta] "[Implementing binary neural networks in memory with approximate accumulation](https://dl.acm.org/doi/abs/10.1145/3370748.3406562)"<br/>
[Y Xi] "[In-Memory Learning With Analog Resistive Switching Memory: A Review and Perspective](https://ieeexplore.ieee.org/abstract/document/9138706/)"<br/>
[QF Ou] "[In-Memory Logic Operations and Neuromorphic Computing in Non-Volatile Random Access Memory](https://www.mdpi.com/1996-1944/13/16/3532)"<br/>
[Z Sun] "[In-Memory PageRank Accelerator With a Cross-Point Array of Resistive Memories](https://ieeexplore.ieee.org/abstract/document/8982173/)"<br/>
[A Kumar] "[In-memory Implementation of On-chip Trainable and Scalable ANN for AI/ML Applications](https://arxiv.org/abs/2005.09526)"<br/>
[Z Sun] "[In-memory PageRank using a Crosspoint Array of Resistive Switching Memory (RRAM) devices](https://ieeexplore.ieee.org/abstract/document/9073964/)"<br/>
[J Fang] "[In-memory database acceleration on FPGAs: a survey](https://link.springer.com/article/10.1007/s00778-019-00581-w?source=techstories.org)"<br/>
[G Karunaratne] "[In-memory hyperdimensional computing](https://www.nature.com/articles/s41928-020-0410-3)"<br/>
[B Penkovsky] "[In-memory resistive ram implementation of binarized neural networks for medical applications](https://ieeexplore.ieee.org/abstract/document/9116439/)"<br/>
[T Dalgaty] "[In-situ learning harnessing intrinsic resistive memory variability through Markov Chain Monte Carlo Sampling](https://arxiv.org/abs/2001.11426)"<br/>
[O Mutlu ] "[Intelligent Architectures for Intelligent Machines](https://arxiv.org/abs/2008.06112)"<br/>
[H Cai] "[Interplay Bitwise Operation in Emerging MRAM for Efficient In-memory Computing](https://link.springer.com/article/10.1007/s42514-020-00045-6)"<br/>
[P Wang] "[Investigating Ferroelectric Minor Loop Dynamics and History Effect--Part II: Physical Modeling and Impact on Neural Network Training](https://ieeexplore.ieee.org/abstract/document/9154560/)"<br/>
[Y Zha] "[Liquid Silicon: A Nonvolatile Fully Programmable Processing-in-Memory Processor With Monolithically Integrated ReRAM](https://ieeexplore.ieee.org/abstract/document/8957229/)"<br/>
[E Lockerman] "[Livia: Data-Centric Computing Throughout the Memory Hierarchy](https://dl.acm.org/doi/abs/10.1145/3373376.3378497)"<br/>
[A Coluccio] "[Logic-in-Memory Computation: Is It Worth it? A Binary Neural Network Case Study](https://www.mdpi.com/2079-9268/10/1/7)"<br/>
[Y Cai] "[Long Live TIME: Improving Lifetime and Security for NVM-based Training-In-Memory Systems](https://ieeexplore.ieee.org/abstract/document/9018241/)"<br/>
[A Laborieux] "[Low Power In-Memory Implementation of Ternary Neural Networks with Resistive RAM-Based Synapse](https://ieeexplore.ieee.org/abstract/document/9073877/)"<br/>
[H Xu] "[MACSen: A Processing-In-Sensor Architecture Integrating MAC Operations into Image Sensor for Ultra-Low-Power BNN-Based Intelligent Visual Perception](https://ieeexplore.ieee.org/abstract/document/9164893/)"<br/>
[M Imani ] "[Machine Learning in IoT Systems: From Deep Learning to Hyperdimensional Computing](https://escholarship.org/uc/item/9mm4b9f0)"<br/>
[B Asgari] "[Mahasim: Machine-learning hardware acceleration using a software-defined intelligent memory system](https://link.springer.com/content/pdf/10.1007/s11265-019-01505-1.pdf)"<br/>
[BH Kim] "[Making Better Use of Processing-in-Memory Through Potential-Based Task Offloading](https://ieeexplore.ieee.org/abstract/document/9047953/)"<br/>
[A Sebastian] "[Memory devices and applications for in-memory computing](https://www.nature.com/articles/s41565-020-0655-z)"<br/>
[KA Ali] "[Memristive Computational Memory Using Memristor Overwrite Logic (MOL)](https://ieeexplore.ieee.org/abstract/document/9160878/)"<br/>
[L Shang] "[Memristor-Based Analog Recursive Computation Circuit for Linear Programming Optimization](https://ieeexplore.ieee.org/abstract/document/9094179/)"<br/>
[F Zhang] "[Mitigate Parasitic Resistance in Resistive Crossbar-based Convolutional Neural Networks](https://dl.acm.org/doi/abs/10.1145/3371277)"<br/>
[N Farahpour ] "[Modeling and Optimization of Accelerator-Rich Architectures for Near Data Processing](https://escholarship.org/uc/item/27n5j5d0)"<br/>
[CC Wang] "[Multifunctional In-Memory Computation Architecture Using Single-Ended Disturb-Free 6T SRAM](https://link.springer.com/chapter/10.1007/978-981-15-1289-6_5)"<br/>
[DK Lee] "[Multilevel Switching Characteristics of Si3N4-Based Nano-Wedge Resistive Switching Memory and Array Simulation for In-Memory Computing Application](https://www.mdpi.com/2079-9292/9/8/1228)"<br/>
[S Singh] "[NEBULA: A Neuromorphic Spin-Based Ultra-Low Power Architecture for SNNs and ANNs](https://ieeexplore.ieee.org/abstract/document/9138925/)"<br/>
[Z Liu] "[NS-CIM: A Current-Mode Computation-in-Memory Architecture Enabling Near-Sensor Processing for Intelligent IoT Vision Nodes](https://ieeexplore.ieee.org/abstract/document/9061142/)"<br/>
[S Lashkare] "[Nanoscale Side-Contact Enabled Three Terminal Pr0. 7Ca0. 3MnO3 Resistive Random Access Memory for In-Memory Computing](https://ieeexplore.ieee.org/abstract/document/9145738/)"<br/>
[SH Lee] "[Nanoscale resistive switching devices for memory and computing applications](https://link.springer.com/article/10.1007/s12274-020-2616-0)"<br/>
[BY Cho] "[Near Data Acceleration with Concurrent Host Access](https://ieeexplore.ieee.org/abstract/document/9138972/)"<br/>
[S Corda] "[Near Memory Acceleration on High Resolution Radio Astronomy Imaging](https://arxiv.org/abs/2005.04098)"<br/>
[N Alachiotis] "[Near-memory Acceleration for Scalable Phylogenetic Inference](https://dl.acm.org/doi/abs/10.1145/3373087.3375364)"<br/>
[B Hyun] "[NeuMMU: Architectural Support for Efficient Address Translations in Neural Processing Units](https://dl.acm.org/doi/abs/10.1145/3373376.3378494)"<br/>
[A Heba] "[NeuroMem: Analog Graphene-Based Resistive Memory for Artificial Neural Networks](http://search.proquest.com/openview/6e04728081b3256c8cce22ca3150708d/1?pq-origsite=gscholar&cbl=2041939)"<br/>
[S Huang] "[New Security Challenges on Machine Learning Inference Engine: Chip Cloning and Model Reverse Engineering](https://arxiv.org/abs/2003.09739)"<br/>
[SH Seo] "[New results from RENO using 1500 days of data](https://iopscience.iop.org/article/10.1088/1742-6596/1342/1/012045/meta)"<br/>
[X Chai] "[Nonvolatile ferroelectric field-effect transistors](https://www.nature.com/articles/s41467-020-16623-9)"<br/>
[T Vinçon] "[On the Necessity of Explicit Cross-Layer Data Formats in Near-Data Processing Systems](https://ieeexplore.ieee.org/abstract/document/9094112/)"<br/>
[D Lee] "[Optimizing Data Movement with Near-Memory Acceleration of In-memory DBMS.](https://www.researchgate.net/profile/Donghun_Lee11/publication/340472621_Optimizing_Data_Movement_with_Near-Memory_Acceleration_of_In-memory_DBMS/links/5e8be614299bf1307983e0fb/Optimizing-Data-Movement-with-Near-Memory-Acceleration-of-In-memory-DBMS.pdf)"<br/>
[S Angizi] "[PANDA: Processing-in-MRAM Accelerated De Bruijn Graph based DNA Assembly](https://arxiv.org/abs/2008.06177)"<br/>
[S Angizi] "[PIM-Aligner: a processing-in-MRAM platform for biological sequence alignment](https://ieeexplore.ieee.org/abstract/document/9116303/)"<br/>
[N Challapalle] "[PSB-RNN: a processing-in-memory systolic array architecture using block circulant matrices for recurrent neural networks](https://ieeexplore.ieee.org/abstract/document/9116469/)"<br/>
[L Song] "[Parallelism in Deep Learning Accelerators](https://ieeexplore.ieee.org/abstract/document/9045206/)"<br/>
[R Jin] "[Parallelizing pruned landmark labeling: dealing with dependencies in graph algorithms](https://dl.acm.org/doi/abs/10.1145/3392717.3392745)"<br/>
[F Chen] "[Parc: A processing-in-cam architecture for genomic long read pairwise alignment using reram](https://ieeexplore.ieee.org/abstract/document/9045555/)"<br/>
[G Belocchi] "[Paxos in the NIC: Hardware Acceleration of Distributed Consensus Protocols](https://ieeexplore.ieee.org/abstract/document/9089387/)"<br/>
[T Cao] "[Performance Analysis of Convolutional Neural Network Using Multi-level Memristor Crossbar for Edge Computing](https://ieeexplore.ieee.org/abstract/document/9081857/)"<br/>
[Y Shi] "[Performance Prospects of Deeply Scaled Spin-transfer Torque Magnetic Random-access Memory for In-memory Computing](https://ieeexplore.ieee.org/abstract/document/9097177/)"<br/>
[J Vieira] "[Processing Convolutional Neural Networks on Cache](https://ieeexplore.ieee.org/abstract/document/9054326/)"<br/>
[M Hayashikoshi] "[Processing In-Memory Architecture with On-Chip Transfer Learning Function for Compensating Characteristic Variation](https://ieeexplore.ieee.org/abstract/document/9108132/)"<br/>
[J Nider] "[Processing in Storage Class Memory](https://www.usenix.org/conference/hotstorage20/presentation/nider)"<br/>
[D Kim] "[Processing-In-Memory based On-chip Learning with Spike-Time-Dependent-Plasticity in 65nm CMOS](https://ieeexplore.ieee.org/abstract/document/9153788/)"<br/>
[M Ali] "[RAMANN: in-SRAM differentiable memory computations for memory-augmented neural networks](https://dl.acm.org/doi/abs/10.1145/3370748.3406574)"<br/>
[F Zayer] "[RRAM Crossbar-Based In-Memory Computation of Anisotropic Filters for Image Preprocessingloa](https://ieeexplore.ieee.org/abstract/document/9122505/)"<br/>
[H Liu] "[ReGra: Accelerating Graph Traversal Applications Using ReRAM With Lower Communication Cost](https://ieeexplore.ieee.org/abstract/document/9121925/)"<br/>
[L Ke] "[Recnmp: Accelerating personalized recommendation with near-memory processing](https://ieeexplore.ieee.org/abstract/document/9138955/)"<br/>
[S Lyu ] "[Reconfigurable digital compute-in-memory circuit designs for solving combinatorial optimization problems](https://dr.ntu.edu.sg/handle/10356/140694)"<br/>
[R Gauchi] "[Reconfigurable tiles of computing-in-memory SRAM architecture for scalable vectorization](https://dl.acm.org/doi/abs/10.1145/3370748.3406550)"<br/>
[M Hasan] "[Reliability of NAND Flash Memory as a Weight Storage Device of Artificial Neural Network](https://ieeexplore.ieee.org/abstract/document/9149916/)"<br/>
[Z Wang] "[Resistive switching materials for information processing](https://www.nature.com/articles/s41578-019-0159-3)"<br/>
[N Surana] "[Robust and high-performance 12-T interlocked SRAM for in-memory computing](https://ieeexplore.ieee.org/abstract/document/9116361/)"<br/>
[D Roy] "[Robustness Hidden in Plain Sight: Can Analog Computing Defend Against Adversarial Attacks?](https://arxiv.org/abs/2008.12016)"<br/>
[SS Ensan] "[SCARE: Side Channel Attack on In-Memory Computing for Reverse Engineering](https://arxiv.org/abs/2006.13095)"<br/>
[VPK Miriyala] "[SIMBA: A Skyrmionic In-Memory Binary Neural Network Accelerator](https://arxiv.org/abs/2003.05132)"<br/>
[SK Kingra] "[SLIM: Simultaneous Logic-in-Memory Computing Exploiting Bilayer Analog OxRAM Devices](https://www.nature.com/articles/s41598-020-59121-0)"<br/>
[S Ko] "[SMART Paths for Latency Reduction in ReRAM Processing-In-Memory Architecture for CNN Inference](https://arxiv.org/abs/2004.04865)"<br/>
[B Reidy] "[SOT-MRAM based Sigmoidal Neuron for Neuromorphic Architectures](https://arxiv.org/abs/2006.01238)"<br/>
[M Becker] "[Scaling Genomics Data Processing with Memory-Driven Computing to Accelerate Computational Biology](https://link.springer.com/chapter/10.1007/978-3-030-50743-5_17)"<br/>
[S Gupta] "[Scrimp: A general stochastic computing architecture using reram in-memory processing](https://ieeexplore.ieee.org/abstract/document/9116338/)"<br/>
[M Zou] "[Security enhancement for RRAM computing system through obfuscating crossbar row connections](https://ieeexplore.ieee.org/abstract/document/9116549/)"<br/>
[S Sheikhfaal] "[Short-Term Long-Term Compute-in-Memory Architecture: A Hybrid Spin/CMOS Approach Supporting Intrinsic Consolidation](https://ieeexplore.ieee.org/abstract/document/9047968/)"<br/>
[E Qin] "[Sigma: A sparse and irregular gemm accelerator with flexible interconnects for dnn training](https://ieeexplore.ieee.org/abstract/document/9065523/)"<br/>
[T Zanotti] "[Smart Logic-in-Memory Architecture For Ultra-Low Power Large Fan-In Operations](https://ieeexplore.ieee.org/abstract/document/9073870/)"<br/>
[JH Lee] "[SmartSSD: FPGA Accelerated Near-Storage Data Analytics on SSD](https://ieeexplore.ieee.org/abstract/document/9141369/)"<br/>
[K Sangaiah] "[SnackNoC: Processing in the Communication Layer](https://ieeexplore.ieee.org/abstract/document/9065591/)"<br/>
[L Zheng] "[Spara: An Energy-Efficient ReRAM-Based Accelerator for Sparse Graph Analytics Applications](https://ieeexplore.ieee.org/abstract/document/9139778/)"<br/>
[Z He] "[Sparse BD-Net: a multiplication-less DNN with sparse binarized depth-wise separable convolution](https://dl.acm.org/doi/abs/10.1145/3369391)"<br/>
[S Yu ] "[Special Topic on Exploratory Devices and Circuits for Compute-in-Memory](https://ieeexplore.ieee.org/abstract/document/9133210/)"<br/>
[W Kang] "[Spintronic Logic-in-Memory Paradigms and Implementations](https://link.springer.com/chapter/10.1007/978-981-13-8379-3_9)"<br/>
[S Gao] "[Superior Data Retention of Programmable Linear RAM (PLRAM) for Compute-in-Memory Application](https://ieeexplore.ieee.org/abstract/document/9129572/)"<br/>
[J Huang] "[Survey of external memory large-scale graph processing on a multi-core system](https://link.springer.com/article/10.1007/s11227-019-03023-0)"<br/>
[A Drebes] "[TC-CIM: Empowering Tensor Comprehensions for Computing-In-Memory](https://hal.inria.fr/hal-02441163/)"<br/>
[X Wang] "[TCIM: Triangle Counting Acceleration With Processing-In-MRAM Architecture](https://arxiv.org/abs/2007.10702)"<br/>
[K Vadivel] "[TDO-CIM: transparent detection and offloading for computation in-memory](https://ieeexplore.ieee.org/abstract/document/9116464/)"<br/>
[Z Qureshi] "[Tearing Down the Memory Wall](https://arxiv.org/abs/2008.10169)"<br/>
[M Alser] "[Technology dictates algorithms: Recent developments in read alignment](https://arxiv.org/abs/2003.00110)"<br/>
[S Heldens] "[The Landscape of Exascale Research: A Data-Driven Literature Analysis](https://dl.acm.org/doi/abs/10.1145/3372390)"<br/>
[J Yu] "[The Power of Computation-in-Memory Based on Memristive Devices](https://ieeexplore.ieee.org/abstract/document/9045162/)"<br/>
[S Jain] "[TiM-DNN: Ternary In-Memory Accelerator for Deep Neural Networks](https://ieeexplore.ieee.org/abstract/document/9097464/)"<br/>
[L Deng] "[Tianjic: A unified and scalable chip bridging spike-based and continuous neural computation](https://ieeexplore.ieee.org/abstract/document/8998338/)"<br/>
[C Münch] "[Tolerating Retention Failures in Neuromorphic Fabric based on Emerging Resistive Memories](https://ieeexplore.ieee.org/abstract/document/9045339/)"<br/>
[Y Wu] "[Tuning applications for efficient GPU offloading to in-memory processing](https://dl.acm.org/doi/abs/10.1145/3392717.3392760)"<br/>
[C Liu] "[Two-dimensional materials for next-generation computing technologies](https://www.nature.com/articles/s41565-020-0724-3)"<br/>
[HH Le] "[Ultralow Power Neuromorphic Accelerator for Deep Learning Using Ni/HfO2/TiN Resistive Random Access Memory](https://ieeexplore.ieee.org/abstract/document/9117915/)"<br/>
[S Ai] "[Utilization of Big Data in Energy Internet Infrastructure](https://link.springer.com/chapter/10.1007/978-3-030-45453-1_10)"<br/>
[SK Thirumala] "[Valley-Coupled-Spintronic Non-Volatile Memories with Compute-In-Memory Support](https://ieeexplore.ieee.org/abstract/document/9151383/)"<br/>
[S Rheindt] "[X-CEL: A Method to Estimate Near-Memory Acceleration Potential in Tile-Based MPSoCs](https://link.springer.com/chapter/10.1007/978-3-030-52794-5_9)"<br/>
[N Challapalle] "[X-VS: Crossbar-Based Processing-in-Memory Architecture for Video Summarization](https://ieeexplore.ieee.org/abstract/document/9155006/)"<br/>
[A Anwar] "[XBAROPT-Enabling ultra-pipelined, novel STT MRAM based processing-in-memory DNN accelerator](https://ieeexplore.ieee.org/abstract/document/9073792/)"<br/>
[S Yin] "[XNOR-SRAM: In-memory computing SRAM macro for binary/ternary deep neural networks](https://ieeexplore.ieee.org/abstract/document/8959407/)"<br/>
[JH Kim] "[Z-PIM: An Energy-Efficient Sparsity Aware Processing-In-Memory Architecture with Fully-Variable Weight Precision](https://ieeexplore.ieee.org/abstract/document/9163015/)"<br/>
[A Jaiswal] "[i-SRAM: Interleaved Wordlines for Vector Boolean Operations Using SRAMs](https://ieeexplore.ieee.org/abstract/document/9146312/)"<br/>
[P Gu] "[iPIM: Programmable In-Memory Image Processing Accelerator Using Near-Bank Architecture](https://ieeexplore.ieee.org/abstract/document/9138985/)"<br/>
[N Talati] "[mmpu—a real processing-in-memory architecture to combat the von neumann bottleneck](https://link.springer.com/chapter/10.1007/978-981-13-8379-3_8)"<br/>
[T Vinçon] "[nKV: near-data processing with KV-stores on native computational storage](https://dl.acm.org/doi/abs/10.1145/3399666.3399934)"<br/>
[PR Sutradhar] "[pPIM: A Programmable Processor-in-Memory Architecture with Precision-Scaling for Deep Learning](https://ieeexplore.ieee.org/abstract/document/9146670/)"<br/>
[윤추실， 한태희 ] "[연계된 데이터로의 불규칙 메모리 접근을 위한 인-메모리 가속기](https://www.dbpia.co.kr/Journal/articleDetail?nodeId=NODE09349435)"<br/>
