
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Z1.Src001.HelloWorld\project\RIDE\obj\stm32f10x_rcc.o:     file format elf32-littlearm
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Z1.Src001.HelloWorld\project\RIDE\obj\stm32f10x_rcc.o

Disassembly of section .text.RCC_DeInit:

00000000 <RCC_DeInit>:
RCC_DeInit():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:227
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
   0:	4a11      	ldr	r2, [pc, #68]	(48 <RCC_DeInit+0x48>)
   2:	6813      	ldr	r3, [r2, #0]
   4:	f043 0301 	orr.w	r3, r3, #1	; 0x1
   8:	6013      	str	r3, [r2, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:233

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
   a:	6851      	ldr	r1, [r2, #4]
   c:	4b0f      	ldr	r3, [pc, #60]	(4c <RCC_DeInit+0x4c>)
   e:	ea01 0303 	and.w	r3, r1, r3
  12:	6053      	str	r3, [r2, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:237
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
  14:	6813      	ldr	r3, [r2, #0]
  16:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
  1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  1e:	6013      	str	r3, [r2, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:240

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
  20:	6813      	ldr	r3, [r2, #0]
  22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
  26:	6013      	str	r3, [r2, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:243

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
  28:	6853      	ldr	r3, [r2, #4]
  2a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
  2e:	6053      	str	r3, [r2, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:250
#ifndef STM32F10X_CL
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
#else
  /* Reset PLL2ON and PLL3ON bits */
  RCC->CR &= (uint32_t)0xEBFFFFFF;
  30:	6813      	ldr	r3, [r2, #0]
  32:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
  36:	6013      	str	r3, [r2, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:253

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x00FF0000;
  38:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
  3c:	6093      	str	r3, [r2, #8]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:256

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;
  3e:	f5a3 037f 	sub.w	r3, r3, #16711680	; 0xff0000
  42:	62d3      	str	r3, [r2, #44]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:258
#endif /* STM32F10X_CL */
}
  44:	4770      	bx	lr
  46:	46c0      	nop			(mov r8, r8)
  48:	40021000 	.word	0x40021000
  4c:	f0ff0000 	.word	0xf0ff0000
Disassembly of section .text.RCC_HSEConfig:

00000000 <RCC_HSEConfig>:
RCC_HSEConfig():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:276
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
   0:	4a0c      	ldr	r2, [pc, #48]	(34 <RCC_HSEConfig+0x34>)
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:280
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
   2:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:276
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
   6:	6813      	ldr	r3, [r2, #0]
   8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   c:	6013      	str	r3, [r2, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:278
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
   e:	6813      	ldr	r3, [r2, #0]
  10:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
  14:	6013      	str	r3, [r2, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:280
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
  16:	d003      	beq.n	20 <RCC_HSEConfig+0x20>
  18:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
  1c:	d108      	bne.n	30 <RCC_HSEConfig+0x30>
  1e:	e003      	b.n	28 <RCC_HSEConfig+0x28>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:284
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
  20:	6813      	ldr	r3, [r2, #0]
  22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  26:	e002      	b.n	2e <RCC_HSEConfig+0x2e>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:289
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
  28:	6813      	ldr	r3, [r2, #0]
  2a:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
  2e:	6013      	str	r3, [r2, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:295
      break;
      
    default:
      break;
  }
}
  30:	4770      	bx	lr
  32:	46c0      	nop			(mov r8, r8)
  34:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_AdjustHSICalibrationValue:

00000000 <RCC_AdjustHSICalibrationValue>:
RCC_AdjustHSICalibrationValue():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:339
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
  tmpreg = RCC->CR;
   0:	4a03      	ldr	r2, [pc, #12]	(10 <RCC_AdjustHSICalibrationValue+0x10>)
   2:	6813      	ldr	r3, [r2, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:341
  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
   4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:343
  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
   8:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:345
  /* Store the new value */
  RCC->CR = tmpreg;
   c:	6013      	str	r3, [r2, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:346
}
   e:	4770      	bx	lr
  10:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_HSICmd:

00000000 <RCC_HSICmd>:
RCC_HSICmd():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:358
  */
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
   0:	4b01      	ldr	r3, [pc, #4]	(8 <RCC_HSICmd+0x8>)
   2:	6018      	str	r0, [r3, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:359
}
   4:	4770      	bx	lr
   6:	46c0      	nop			(mov r8, r8)
   8:	42420000 	.word	0x42420000
Disassembly of section .text.RCC_PLLConfig:

00000000 <RCC_PLLConfig>:
RCC_PLLConfig():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:386

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
   0:	4b03      	ldr	r3, [pc, #12]	(10 <RCC_PLLConfig+0x10>)
   2:	685a      	ldr	r2, [r3, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:390
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
   4:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
   8:	4310      	orrs	r0, r2
   a:	4308      	orrs	r0, r1
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:392
  /* Store the new value */
  RCC->CFGR = tmpreg;
   c:	6058      	str	r0, [r3, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:393
}
   e:	4770      	bx	lr
  10:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_PLLCmd:

00000000 <RCC_PLLCmd>:
RCC_PLLCmd():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:406
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
   0:	4b01      	ldr	r3, [pc, #4]	(8 <RCC_PLLCmd+0x8>)
   2:	6018      	str	r0, [r3, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:407
}
   4:	4770      	bx	lr
   6:	46c0      	nop			(mov r8, r8)
   8:	42420060 	.word	0x42420060
Disassembly of section .text.RCC_PREDIV1Config:

00000000 <RCC_PREDIV1Config>:
RCC_PREDIV1Config():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:431
  
  /* Check the parameters */
  assert_param(IS_RCC_PREDIV1_SOURCE(RCC_PREDIV1_Source));
  assert_param(IS_RCC_PREDIV1(RCC_PREDIV1_Div));

  tmpreg = RCC->CFGR2;
   0:	4b04      	ldr	r3, [pc, #16]	(14 <RCC_PREDIV1Config+0x14>)
   2:	6ada      	ldr	r2, [r3, #44]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:435
  /* Clear PREDIV1[3:0] and PREDIV1SRC bits */
  tmpreg &= ~(CFGR2_PREDIV1 | CFGR2_PREDIV1SRC);
  /* Set the PREDIV1 clock source and division factor */
  tmpreg |= RCC_PREDIV1_Source | RCC_PREDIV1_Div ;
   4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
   8:	f022 020f 	bic.w	r2, r2, #15	; 0xf
   c:	4310      	orrs	r0, r2
   e:	4308      	orrs	r0, r1
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:437
  /* Store the new value */
  RCC->CFGR2 = tmpreg;
  10:	62d8      	str	r0, [r3, #44]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:438
}
  12:	4770      	bx	lr
  14:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_PREDIV2Config:

00000000 <RCC_PREDIV2Config>:
RCC_PREDIV2Config():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:457
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PREDIV2(RCC_PREDIV2_Div));

  tmpreg = RCC->CFGR2;
   0:	4b03      	ldr	r3, [pc, #12]	(10 <RCC_PREDIV2Config+0x10>)
   2:	6ada      	ldr	r2, [r3, #44]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:459
  /* Clear PREDIV2[3:0] bits */
  tmpreg &= ~CFGR2_PREDIV2;
   4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:461
  /* Set the PREDIV2 division factor */
  tmpreg |= RCC_PREDIV2_Div;
   8:	4310      	orrs	r0, r2
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:463
  /* Store the new value */
  RCC->CFGR2 = tmpreg;
   a:	62d8      	str	r0, [r3, #44]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:464
}
   c:	4770      	bx	lr
   e:	46c0      	nop			(mov r8, r8)
  10:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_PLL2Config:

00000000 <RCC_PLL2Config>:
RCC_PLL2Config():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:482
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PLL2_MUL(RCC_PLL2Mul));

  tmpreg = RCC->CFGR2;
   0:	4b03      	ldr	r3, [pc, #12]	(10 <RCC_PLL2Config+0x10>)
   2:	6ada      	ldr	r2, [r3, #44]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:484
  /* Clear PLL2Mul[3:0] bits */
  tmpreg &= ~CFGR2_PLL2MUL;
   4:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:486
  /* Set the PLL2 configuration bits */
  tmpreg |= RCC_PLL2Mul;
   8:	4310      	orrs	r0, r2
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:488
  /* Store the new value */
  RCC->CFGR2 = tmpreg;
   a:	62d8      	str	r0, [r3, #44]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:489
}
   c:	4770      	bx	lr
   e:	46c0      	nop			(mov r8, r8)
  10:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_PLL2Cmd:

00000000 <RCC_PLL2Cmd>:
RCC_PLL2Cmd():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:506
void RCC_PLL2Cmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLL2ON_BB = (uint32_t)NewState;
   0:	4b01      	ldr	r3, [pc, #4]	(8 <RCC_PLL2Cmd+0x8>)
   2:	6018      	str	r0, [r3, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:507
}
   4:	4770      	bx	lr
   6:	46c0      	nop			(mov r8, r8)
   8:	42420068 	.word	0x42420068
Disassembly of section .text.RCC_PLL3Config:

00000000 <RCC_PLL3Config>:
RCC_PLL3Config():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:526
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PLL3_MUL(RCC_PLL3Mul));

  tmpreg = RCC->CFGR2;
   0:	4b03      	ldr	r3, [pc, #12]	(10 <RCC_PLL3Config+0x10>)
   2:	6ada      	ldr	r2, [r3, #44]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:528
  /* Clear PLL3Mul[3:0] bits */
  tmpreg &= ~CFGR2_PLL3MUL;
   4:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:530
  /* Set the PLL3 configuration bits */
  tmpreg |= RCC_PLL3Mul;
   8:	4310      	orrs	r0, r2
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:532
  /* Store the new value */
  RCC->CFGR2 = tmpreg;
   a:	62d8      	str	r0, [r3, #44]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:533
}
   c:	4770      	bx	lr
   e:	46c0      	nop			(mov r8, r8)
  10:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_PLL3Cmd:

00000000 <RCC_PLL3Cmd>:
RCC_PLL3Cmd():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:547
void RCC_PLL3Cmd(FunctionalState NewState)
{
  /* Check the parameters */

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLL3ON_BB = (uint32_t)NewState;
   0:	4b01      	ldr	r3, [pc, #4]	(8 <RCC_PLL3Cmd+0x8>)
   2:	6018      	str	r0, [r3, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:548
}
   4:	4770      	bx	lr
   6:	46c0      	nop			(mov r8, r8)
   8:	42420070 	.word	0x42420070
Disassembly of section .text.RCC_SYSCLKConfig:

00000000 <RCC_SYSCLKConfig>:
RCC_SYSCLKConfig():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:565
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
   0:	4b03      	ldr	r3, [pc, #12]	(10 <RCC_SYSCLKConfig+0x10>)
   2:	685a      	ldr	r2, [r3, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:567
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
   4:	f022 0203 	bic.w	r2, r2, #3	; 0x3
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:569
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
   8:	4310      	orrs	r0, r2
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:571
  /* Store the new value */
  RCC->CFGR = tmpreg;
   a:	6058      	str	r0, [r3, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:572
}
   c:	4770      	bx	lr
   e:	46c0      	nop			(mov r8, r8)
  10:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_GetSYSCLKSource:

00000000 <RCC_GetSYSCLKSource>:
RCC_GetSYSCLKSource():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:585
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
   0:	4b02      	ldr	r3, [pc, #8]	(c <RCC_GetSYSCLKSource+0xc>)
   2:	6858      	ldr	r0, [r3, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:586
}
   4:	f000 000c 	and.w	r0, r0, #12	; 0xc
   8:	4770      	bx	lr
   a:	46c0      	nop			(mov r8, r8)
   c:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_HCLKConfig:

00000000 <RCC_HCLKConfig>:
RCC_HCLKConfig():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:609
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
   0:	4b03      	ldr	r3, [pc, #12]	(10 <RCC_HCLKConfig+0x10>)
   2:	685a      	ldr	r2, [r3, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:611
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
   4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:613
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
   8:	4310      	orrs	r0, r2
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:615
  /* Store the new value */
  RCC->CFGR = tmpreg;
   a:	6058      	str	r0, [r3, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:616
}
   c:	4770      	bx	lr
   e:	46c0      	nop			(mov r8, r8)
  10:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_PCLK1Config:

00000000 <RCC_PCLK1Config>:
RCC_PCLK1Config():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:635
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
   0:	4b03      	ldr	r3, [pc, #12]	(10 <RCC_PCLK1Config+0x10>)
   2:	685a      	ldr	r2, [r3, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:637
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
   4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:639
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
   8:	4310      	orrs	r0, r2
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:641
  /* Store the new value */
  RCC->CFGR = tmpreg;
   a:	6058      	str	r0, [r3, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:642
}
   c:	4770      	bx	lr
   e:	46c0      	nop			(mov r8, r8)
  10:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_PCLK2Config:

00000000 <RCC_PCLK2Config>:
RCC_PCLK2Config():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:661
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
   0:	4a03      	ldr	r2, [pc, #12]	(10 <RCC_PCLK2Config+0x10>)
   2:	6853      	ldr	r3, [r2, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:663
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
   4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:665
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
   8:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:667
  /* Store the new value */
  RCC->CFGR = tmpreg;
   c:	6053      	str	r3, [r2, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:668
}
   e:	4770      	bx	lr
  10:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_ITConfig:

00000000 <RCC_ITConfig>:
RCC_ITConfig():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:701
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
   0:	b121      	cbz	r1, c <RCC_ITConfig+0xc>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:704
  {
    /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
   2:	4a05      	ldr	r2, [pc, #20]	(18 <RCC_ITConfig+0x18>)
   4:	7813      	ldrb	r3, [r2, #0]
   6:	ea40 0303 	orr.w	r3, r0, r3
   a:	e003      	b.n	14 <RCC_ITConfig+0x14>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:709
  }
  else
  {
    /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
   c:	4a02      	ldr	r2, [pc, #8]	(18 <RCC_ITConfig+0x18>)
   e:	7813      	ldrb	r3, [r2, #0]
  10:	ea23 0300 	bic.w	r3, r3, r0
  14:	7013      	strb	r3, [r2, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:711
  }
}
  16:	4770      	bx	lr
  18:	40021009 	.word	0x40021009
Disassembly of section .text.RCC_OTGFSCLKConfig:

00000000 <RCC_OTGFSCLKConfig>:
RCC_OTGFSCLKConfig():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:747
void RCC_OTGFSCLKConfig(uint32_t RCC_OTGFSCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_OTGFSCLK_SOURCE(RCC_OTGFSCLKSource));

  *(__IO uint32_t *) CFGR_OTGFSPRE_BB = RCC_OTGFSCLKSource;
   0:	4b01      	ldr	r3, [pc, #4]	(8 <RCC_OTGFSCLKConfig+0x8>)
   2:	6018      	str	r0, [r3, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:748
}
   4:	4770      	bx	lr
   6:	46c0      	nop			(mov r8, r8)
   8:	424200d8 	.word	0x424200d8
Disassembly of section .text.RCC_ADCCLKConfig:

00000000 <RCC_ADCCLKConfig>:
RCC_ADCCLKConfig():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:767
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
   0:	4b03      	ldr	r3, [pc, #12]	(10 <RCC_ADCCLKConfig+0x10>)
   2:	685a      	ldr	r2, [r3, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:769
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
   4:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:771
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
   8:	4310      	orrs	r0, r2
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:773
  /* Store the new value */
  RCC->CFGR = tmpreg;
   a:	6058      	str	r0, [r3, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:774
}
   c:	4770      	bx	lr
   e:	46c0      	nop			(mov r8, r8)
  10:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_I2S2CLKConfig:

00000000 <RCC_I2S2CLKConfig>:
RCC_I2S2CLKConfig():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:793
void RCC_I2S2CLKConfig(uint32_t RCC_I2S2CLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_I2S2CLK_SOURCE(RCC_I2S2CLKSource));

  *(__IO uint32_t *) CFGR2_I2S2SRC_BB = RCC_I2S2CLKSource;
   0:	4b01      	ldr	r3, [pc, #4]	(8 <RCC_I2S2CLKConfig+0x8>)
   2:	6018      	str	r0, [r3, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:794
}
   4:	4770      	bx	lr
   6:	46c0      	nop			(mov r8, r8)
   8:	424205c4 	.word	0x424205c4
Disassembly of section .text.RCC_I2S3CLKConfig:

00000000 <RCC_I2S3CLKConfig>:
RCC_I2S3CLKConfig():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:812
void RCC_I2S3CLKConfig(uint32_t RCC_I2S3CLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_I2S3CLK_SOURCE(RCC_I2S3CLKSource));

  *(__IO uint32_t *) CFGR2_I2S3SRC_BB = RCC_I2S3CLKSource;
   0:	4b01      	ldr	r3, [pc, #4]	(8 <RCC_I2S3CLKConfig+0x8>)
   2:	6018      	str	r0, [r3, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:813
}
   4:	4770      	bx	lr
   6:	46c0      	nop			(mov r8, r8)
   8:	424205c8 	.word	0x424205c8
Disassembly of section .text.RCC_LSEConfig:

00000000 <RCC_LSEConfig>:
RCC_LSEConfig():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:831
{
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
   0:	4a06      	ldr	r2, [pc, #24]	(1c <RCC_LSEConfig+0x1c>)
   2:	2300      	movs	r3, #0
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:835
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
   4:	2801      	cmp	r0, #1
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:831
{
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
   6:	7013      	strb	r3, [r2, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:833
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
   8:	7013      	strb	r3, [r2, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:835
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
   a:	d002      	beq.n	12 <RCC_LSEConfig+0x12>
   c:	2804      	cmp	r0, #4
   e:	d104      	bne.n	1a <RCC_LSEConfig+0x1a>
  10:	e001      	b.n	16 <RCC_LSEConfig+0x16>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:839
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
  12:	7010      	strb	r0, [r2, #0]
  14:	e001      	b.n	1a <RCC_LSEConfig+0x1a>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:844
      break;
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
  16:	2305      	movs	r3, #5
  18:	7013      	strb	r3, [r2, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:850
      break;            
      
    default:
      break;      
  }
}
  1a:	4770      	bx	lr
  1c:	40021020 	.word	0x40021020
Disassembly of section .text.RCC_LSICmd:

00000000 <RCC_LSICmd>:
RCC_LSICmd():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:862
  */
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
   0:	4b01      	ldr	r3, [pc, #4]	(8 <RCC_LSICmd+0x8>)
   2:	6018      	str	r0, [r3, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:863
}
   4:	4770      	bx	lr
   6:	46c0      	nop			(mov r8, r8)
   8:	42420480 	.word	0x42420480
Disassembly of section .text.RCC_RTCCLKConfig:

00000000 <RCC_RTCCLKConfig>:
RCC_RTCCLKConfig():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:880
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
   0:	4b02      	ldr	r3, [pc, #8]	(c <RCC_RTCCLKConfig+0xc>)
   2:	6a1a      	ldr	r2, [r3, #32]
   4:	4310      	orrs	r0, r2
   6:	6218      	str	r0, [r3, #32]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:881
}
   8:	4770      	bx	lr
   a:	46c0      	nop			(mov r8, r8)
   c:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_RTCCLKCmd:

00000000 <RCC_RTCCLKCmd>:
RCC_RTCCLKCmd():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:893
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
   0:	4b01      	ldr	r3, [pc, #4]	(8 <RCC_RTCCLKCmd+0x8>)
   2:	6018      	str	r0, [r3, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:894
}
   4:	4770      	bx	lr
   6:	46c0      	nop			(mov r8, r8)
   8:	4242043c 	.word	0x4242043c
Disassembly of section .text.RCC_GetClocksFreq:

00000000 <RCC_GetClocksFreq>:
RCC_GetClocksFreq():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:903
  * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
  *   the clocks frequencies.
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
   0:	4a2d      	ldr	r2, [pc, #180]	(b8 <RCC_GetClocksFreq+0xb8>)
   2:	b510      	push	{r4, lr}
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:911
#ifdef  STM32F10X_CL
  uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
#endif /* STM32F10X_CL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
   4:	6853      	ldr	r3, [r2, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:903
  * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
  *   the clocks frequencies.
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
   6:	4604      	mov	r4, r0
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:913
#endif /* STM32F10X_CL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
  
  switch (tmp)
   8:	f003 030c 	and.w	r3, r3, #12	; 0xc
   c:	2b04      	cmp	r3, #4
   e:	d002      	beq.n	16 <RCC_GetClocksFreq+0x16>
  10:	2b08      	cmp	r3, #8
  12:	d130      	bne.n	76 <RCC_GetClocksFreq+0x76>
  14:	e001      	b.n	1a <RCC_GetClocksFreq+0x1a>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:919
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
  16:	4b29      	ldr	r3, [pc, #164]	(bc <RCC_GetClocksFreq+0xbc>)
  18:	e02e      	b.n	78 <RCC_GetClocksFreq+0x78>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:924
      break;
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
  1a:	6853      	ldr	r3, [r2, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:925
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
  1c:	6852      	ldr	r2, [r2, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:946
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
        }
      }
#else
      pllmull = pllmull >> 18;
  1e:	f3c3 4383 	ubfx	r3, r3, #18, #4
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:948
      
      if (pllmull != 0x0D)
  22:	2b0d      	cmp	r3, #13
  24:	d101      	bne.n	2a <RCC_GetClocksFreq+0x2a>
  26:	2006      	movs	r0, #6
  28:	e000      	b.n	2c <RCC_GetClocksFreq+0x2c>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:950
      {
         pllmull += 2;
  2a:	1c98      	adds	r0, r3, #2
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:957
      else
      { /* PLL multiplication factor = PLL input clock * 6.5 */
        pllmull = 13 / 2; 
      }
            
      if (pllsource == 0x00)
  2c:	f412 3f80 	tst.w	r2, #65536	; 0x10000
  30:	d101      	bne.n	36 <RCC_GetClocksFreq+0x36>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:959
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
  32:	4b23      	ldr	r3, [pc, #140]	(c0 <RCC_GetClocksFreq+0xc0>)
  34:	e00c      	b.n	50 <RCC_GetClocksFreq+0x50>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:965
      }
      else
      {/* PREDIV1 selected as PLL clock entry */
        
        /* Get PREDIV1 clock source and division factor */
        prediv1source = RCC->CFGR2 & CFGR2_PREDIV1SRC;
  36:	4920      	ldr	r1, [pc, #128]	(b8 <RCC_GetClocksFreq+0xb8>)
  38:	6aca      	ldr	r2, [r1, #44]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:966
        prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
  3a:	6acb      	ldr	r3, [r1, #44]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:968
        
        if (prediv1source == 0)
  3c:	f412 3f80 	tst.w	r2, #65536	; 0x10000
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:966
      else
      {/* PREDIV1 selected as PLL clock entry */
        
        /* Get PREDIV1 clock source and division factor */
        prediv1source = RCC->CFGR2 & CFGR2_PREDIV1SRC;
        prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
  40:	f003 030f 	and.w	r3, r3, #15	; 0xf
  44:	f103 0c01 	add.w	ip, r3, #1	; 0x1
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:968
        
        if (prediv1source == 0)
  48:	d104      	bne.n	54 <RCC_GetClocksFreq+0x54>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:970
        { /* HSE oscillator clock selected as PREDIV1 clock entry */
          RCC_Clocks->SYSCLK_Frequency = (HSE_Value / prediv1factor) * pllmull;          
  4a:	4b1c      	ldr	r3, [pc, #112]	(bc <RCC_GetClocksFreq+0xbc>)
  4c:	fbb3 f3fc 	udiv	r3, r3, ip
  50:	4343      	muls	r3, r0
  52:	e011      	b.n	78 <RCC_GetClocksFreq+0x78>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:976
        }
        else
        {/* PLL2 clock selected as PREDIV1 clock entry */
          
          /* Get PREDIV2 division factor and PLL2 multiplication factor */
          prediv2factor = ((RCC->CFGR2 & CFGR2_PREDIV2) >> 4) + 1;
  54:	6acb      	ldr	r3, [r1, #44]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:977
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
  56:	6aca      	ldr	r2, [r1, #44]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:978
          RCC_Clocks->SYSCLK_Frequency = (((HSE_Value / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
  58:	f3c3 1303 	ubfx	r3, r3, #4, #4
  5c:	4917      	ldr	r1, [pc, #92]	(bc <RCC_GetClocksFreq+0xbc>)
  5e:	3301      	adds	r3, #1
  60:	f3c2 2203 	ubfx	r2, r2, #8, #4
  64:	fbb1 f1f3 	udiv	r1, r1, r3
  68:	3202      	adds	r2, #2
  6a:	434a      	muls	r2, r1
  6c:	fbb2 f2fc 	udiv	r2, r2, ip
  70:	4342      	muls	r2, r0
  72:	6022      	str	r2, [r4, #0]
  74:	e001      	b.n	7a <RCC_GetClocksFreq+0x7a>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:985
      }
#endif /* STM32F10X_CL */ 
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
  76:	4b13      	ldr	r3, [pc, #76]	(c4 <RCC_GetClocksFreq+0xc4>)
  78:	6023      	str	r3, [r4, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:991
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
  7a:	480f      	ldr	r0, [pc, #60]	(b8 <RCC_GetClocksFreq+0xb8>)
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:993
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
  7c:	4912      	ldr	r1, [pc, #72]	(c8 <RCC_GetClocksFreq+0xc8>)
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:991
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
  7e:	6843      	ldr	r3, [r0, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:995
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
  80:	6822      	ldr	r2, [r4, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:992
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
  tmp = tmp >> 4;
  82:	f3c3 1303 	ubfx	r3, r3, #4, #4
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:993
  presc = APBAHBPrescTable[tmp];
  86:	5ccb      	ldrb	r3, [r1, r3]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:995
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
  88:	40da      	lsrs	r2, r3
  8a:	6062      	str	r2, [r4, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:997
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
  8c:	6843      	ldr	r3, [r0, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:998
  tmp = tmp >> 8;
  8e:	f3c3 2302 	ubfx	r3, r3, #8, #3
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:999
  presc = APBAHBPrescTable[tmp];
  92:	5ccb      	ldrb	r3, [r1, r3]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1001
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
  94:	fa32 f303 	lsrs.w	r3, r2, r3
  98:	60a3      	str	r3, [r4, #8]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1003
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
  9a:	6843      	ldr	r3, [r0, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1004
  tmp = tmp >> 11;
  9c:	f3c3 23c2 	ubfx	r3, r3, #11, #3
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1005
  presc = APBAHBPrescTable[tmp];
  a0:	5ccb      	ldrb	r3, [r1, r3]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1007
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
  a2:	40da      	lsrs	r2, r3
  a4:	60e2      	str	r2, [r4, #12]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1009
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
  a6:	6843      	ldr	r3, [r0, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1010
  tmp = tmp >> 14;
  a8:	f3c3 3381 	ubfx	r3, r3, #14, #2
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1011
  presc = ADCPrescTable[tmp];
  ac:	18c9      	adds	r1, r1, r3
  ae:	7c0b      	ldrb	r3, [r1, #16]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1013
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
  b0:	fbb2 f2f3 	udiv	r2, r2, r3
  b4:	6122      	str	r2, [r4, #16]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1014
}
  b6:	bd10      	pop	{r4, pc}
  b8:	40021000 	.word	0x40021000
  bc:	017d7840 	.word	0x017d7840
  c0:	003d0900 	.word	0x003d0900
  c4:	007a1200 	.word	0x007a1200
  c8:	00000000 	.word	0x00000000
Disassembly of section .text.RCC_AHBPeriphClockCmd:

00000000 <RCC_AHBPeriphClockCmd>:
RCC_AHBPeriphClockCmd():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1048
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
   0:	b121      	cbz	r1, c <RCC_AHBPeriphClockCmd+0xc>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1055
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
   2:	4a05      	ldr	r2, [pc, #20]	(18 <RCC_AHBPeriphClockCmd+0x18>)
   4:	6953      	ldr	r3, [r2, #20]
   6:	ea40 0303 	orr.w	r3, r0, r3
   a:	e003      	b.n	14 <RCC_AHBPeriphClockCmd+0x14>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1059
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
   c:	4a02      	ldr	r2, [pc, #8]	(18 <RCC_AHBPeriphClockCmd+0x18>)
   e:	6953      	ldr	r3, [r2, #20]
  10:	ea23 0300 	bic.w	r3, r3, r0
  14:	6153      	str	r3, [r2, #20]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1061
  }
}
  16:	4770      	bx	lr
  18:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_APB2PeriphClockCmd:

00000000 <RCC_APB2PeriphClockCmd>:
RCC_APB2PeriphClockCmd():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1081
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
   0:	b121      	cbz	r1, c <RCC_APB2PeriphClockCmd+0xc>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1083
  {
    RCC->APB2ENR |= RCC_APB2Periph;
   2:	4a05      	ldr	r2, [pc, #20]	(18 <RCC_APB2PeriphClockCmd+0x18>)
   4:	6993      	ldr	r3, [r2, #24]
   6:	ea40 0303 	orr.w	r3, r0, r3
   a:	e003      	b.n	14 <RCC_APB2PeriphClockCmd+0x14>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1087
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
   c:	4a02      	ldr	r2, [pc, #8]	(18 <RCC_APB2PeriphClockCmd+0x18>)
   e:	6993      	ldr	r3, [r2, #24]
  10:	ea23 0300 	bic.w	r3, r3, r0
  14:	6193      	str	r3, [r2, #24]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1089
  }
}
  16:	4770      	bx	lr
  18:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_APB1PeriphClockCmd:

00000000 <RCC_APB1PeriphClockCmd>:
RCC_APB1PeriphClockCmd():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1107
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
   0:	b121      	cbz	r1, c <RCC_APB1PeriphClockCmd+0xc>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1113
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
   2:	4a05      	ldr	r2, [pc, #20]	(18 <RCC_APB1PeriphClockCmd+0x18>)
   4:	69d3      	ldr	r3, [r2, #28]
   6:	ea40 0303 	orr.w	r3, r0, r3
   a:	e003      	b.n	14 <RCC_APB1PeriphClockCmd+0x14>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1117
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
   c:	4a02      	ldr	r2, [pc, #8]	(18 <RCC_APB1PeriphClockCmd+0x18>)
   e:	69d3      	ldr	r3, [r2, #28]
  10:	ea23 0300 	bic.w	r3, r3, r0
  14:	61d3      	str	r3, [r2, #28]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1119
  }
}
  16:	4770      	bx	lr
  18:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_AHBPeriphResetCmd:

00000000 <RCC_AHBPeriphResetCmd>:
RCC_AHBPeriphResetCmd():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1134
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
   0:	b121      	cbz	r1, c <RCC_AHBPeriphResetCmd+0xc>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1141
  assert_param(IS_RCC_AHB_PERIPH_RESET(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHBRSTR |= RCC_AHBPeriph;
   2:	4a05      	ldr	r2, [pc, #20]	(18 <RCC_AHBPeriphResetCmd+0x18>)
   4:	6a93      	ldr	r3, [r2, #40]
   6:	ea40 0303 	orr.w	r3, r0, r3
   a:	e003      	b.n	14 <RCC_AHBPeriphResetCmd+0x14>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1145
  }
  else
  {
    RCC->AHBRSTR &= ~RCC_AHBPeriph;
   c:	4a02      	ldr	r2, [pc, #8]	(18 <RCC_AHBPeriphResetCmd+0x18>)
   e:	6a93      	ldr	r3, [r2, #40]
  10:	ea23 0300 	bic.w	r3, r3, r0
  14:	6293      	str	r3, [r2, #40]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1147
  }
}
  16:	4770      	bx	lr
  18:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_APB2PeriphResetCmd:

00000000 <RCC_APB2PeriphResetCmd>:
RCC_APB2PeriphResetCmd():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1164
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
   0:	b121      	cbz	r1, c <RCC_APB2PeriphResetCmd+0xc>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1170
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
   2:	4a05      	ldr	r2, [pc, #20]	(18 <RCC_APB2PeriphResetCmd+0x18>)
   4:	68d3      	ldr	r3, [r2, #12]
   6:	ea40 0303 	orr.w	r3, r0, r3
   a:	e003      	b.n	14 <RCC_APB2PeriphResetCmd+0x14>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1174
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
   c:	4a02      	ldr	r2, [pc, #8]	(18 <RCC_APB2PeriphResetCmd+0x18>)
   e:	68d3      	ldr	r3, [r2, #12]
  10:	ea23 0300 	bic.w	r3, r3, r0
  14:	60d3      	str	r3, [r2, #12]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1176
  }
}
  16:	4770      	bx	lr
  18:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_APB1PeriphResetCmd:

00000000 <RCC_APB1PeriphResetCmd>:
RCC_APB1PeriphResetCmd():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1194
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
   0:	b121      	cbz	r1, c <RCC_APB1PeriphResetCmd+0xc>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1200
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
   2:	4a05      	ldr	r2, [pc, #20]	(18 <RCC_APB1PeriphResetCmd+0x18>)
   4:	6913      	ldr	r3, [r2, #16]
   6:	ea40 0303 	orr.w	r3, r0, r3
   a:	e003      	b.n	14 <RCC_APB1PeriphResetCmd+0x14>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1204
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
   c:	4a02      	ldr	r2, [pc, #8]	(18 <RCC_APB1PeriphResetCmd+0x18>)
   e:	6913      	ldr	r3, [r2, #16]
  10:	ea23 0300 	bic.w	r3, r3, r0
  14:	6113      	str	r3, [r2, #16]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1206
  }
}
  16:	4770      	bx	lr
  18:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_BackupResetCmd:

00000000 <RCC_BackupResetCmd>:
RCC_BackupResetCmd():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1215
  * @param  NewState: new state of the Backup domain reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
   0:	4b01      	ldr	r3, [pc, #4]	(8 <RCC_BackupResetCmd+0x8>)
   2:	6018      	str	r0, [r3, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1219
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
}
   4:	4770      	bx	lr
   6:	46c0      	nop			(mov r8, r8)
   8:	42420440 	.word	0x42420440
Disassembly of section .text.RCC_ClockSecuritySystemCmd:

00000000 <RCC_ClockSecuritySystemCmd>:
RCC_ClockSecuritySystemCmd():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1228
  * @param  NewState: new state of the Clock Security System..
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
   0:	4b01      	ldr	r3, [pc, #4]	(8 <RCC_ClockSecuritySystemCmd+0x8>)
   2:	6018      	str	r0, [r3, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1232
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
}
   4:	4770      	bx	lr
   6:	46c0      	nop			(mov r8, r8)
   8:	4242004c 	.word	0x4242004c
Disassembly of section .text.RCC_MCOConfig:

00000000 <RCC_MCOConfig>:
RCC_MCOConfig():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1260
  *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
  *   
  * @retval None
  */
void RCC_MCOConfig(uint8_t RCC_MCO)
{
   0:	4b01      	ldr	r3, [pc, #4]	(8 <RCC_MCOConfig+0x8>)
   2:	7018      	strb	r0, [r3, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1266
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO bits to select the MCO source */
  *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
}
   4:	4770      	bx	lr
   6:	46c0      	nop			(mov r8, r8)
   8:	40021007 	.word	0x40021007
Disassembly of section .text.RCC_GetFlagStatus:

00000000 <RCC_GetFlagStatus>:
RCC_GetFlagStatus():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1304
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  *   
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
   0:	0943      	lsrs	r3, r0, #5
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1313
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
   2:	2b01      	cmp	r3, #1
   4:	d102      	bne.n	c <RCC_GetFlagStatus+0xc>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1315
  {
    statusreg = RCC->CR;
   6:	4b08      	ldr	r3, [pc, #32]	(28 <RCC_GetFlagStatus+0x28>)
   8:	681b      	ldr	r3, [r3, #0]
   a:	e005      	b.n	18 <RCC_GetFlagStatus+0x18>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1317
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
   c:	2b02      	cmp	r3, #2
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1319
  {
    statusreg = RCC->BDCR;
   e:	bf0b      	itete	eq
  10:	4b05      	ldreq	r3, [pc, #20]	(28 <RCC_GetFlagStatus+0x28>)
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1323
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
  12:	4b05      	ldrne	r3, [pc, #20]	(28 <RCC_GetFlagStatus+0x28>)
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1319
  {
    statusreg = RCC->CR;
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
  {
    statusreg = RCC->BDCR;
  14:	6a1b      	ldreq	r3, [r3, #32]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1323
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
  16:	6a5b      	ldrne	r3, [r3, #36]
  18:	f000 001f 	and.w	r0, r0, #31	; 0x1f
  1c:	fa33 f000 	lsrs.w	r0, r3, r0
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1339
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
  20:	f000 0001 	and.w	r0, r0, #1	; 0x1
  24:	4770      	bx	lr
  26:	46c0      	nop			(mov r8, r8)
  28:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_WaitForHSEStartUp:

00000000 <RCC_WaitForHSEStartUp>:
RCC_WaitForHSEStartUp():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:305
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
   0:	b507      	push	{r0, r1, r2, lr}
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:306
  __IO uint32_t StartUpCounter = 0;
   2:	2300      	movs	r3, #0
   4:	9301      	str	r3, [sp, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:313
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
   6:	2031      	movs	r0, #49
   8:	f7ff fffe 	bl	0 <RCC_WaitForHSEStartUp>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:314
    StartUpCounter++;  
   c:	9b01      	ldr	r3, [sp, #4]
   e:	3301      	adds	r3, #1
  10:	9301      	str	r3, [sp, #4]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:315
  } while((StartUpCounter != HSEStartUp_TimeOut) && (HSEStatus == RESET));
  12:	9b01      	ldr	r3, [sp, #4]
  14:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
  18:	d001      	beq.n	1e <RCC_WaitForHSEStartUp+0x1e>
  1a:	2800      	cmp	r0, #0
  1c:	d0f3      	beq.n	6 <RCC_WaitForHSEStartUp+0x6>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:317
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
  1e:	2031      	movs	r0, #49
  20:	f7ff fffe 	bl	0 <RCC_WaitForHSEStartUp>
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:326
  else
  {
    status = ERROR;
  }  
  return (status);
}
  24:	3800      	subs	r0, #0
  26:	bf18      	it	ne
  28:	2001      	movne	r0, #1
  2a:	bd0e      	pop	{r1, r2, r3, pc}
Disassembly of section .text.RCC_ClearFlag:

00000000 <RCC_ClearFlag>:
RCC_ClearFlag():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1349
  *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
   0:	4a02      	ldr	r2, [pc, #8]	(c <RCC_ClearFlag+0xc>)
   2:	6a53      	ldr	r3, [r2, #36]
   4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
   8:	6253      	str	r3, [r2, #36]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1352
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
}
   a:	4770      	bx	lr
   c:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_GetITStatus:

00000000 <RCC_GetITStatus>:
RCC_GetITStatus():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1380
  *     @arg RCC_IT_CSS: Clock Security System interrupt
  *   
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
   0:	4b03      	ldr	r3, [pc, #12]	(10 <RCC_GetITStatus+0x10>)
   2:	689b      	ldr	r3, [r3, #8]
   4:	4218      	tst	r0, r3
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1397
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
   6:	bf0c      	ite	eq
   8:	2000      	moveq	r0, #0
   a:	2001      	movne	r0, #1
   c:	4770      	bx	lr
   e:	46c0      	nop			(mov r8, r8)
  10:	40021000 	.word	0x40021000
Disassembly of section .text.RCC_ClearITPendingBit:

00000000 <RCC_ClearITPendingBit>:
RCC_ClearITPendingBit():
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1426
  *   
  *     @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
   0:	4b01      	ldr	r3, [pc, #4]	(8 <RCC_ClearITPendingBit+0x8>)
   2:	7018      	strb	r0, [r3, #0]
D:\WkPjt\MStory2.0\Mango-Z1.Firmware\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_rcc.c:1433
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
}
   4:	4770      	bx	lr
   6:	46c0      	nop			(mov r8, r8)
   8:	4002100a 	.word	0x4002100a
