[2025-09-17 05:14:32] START suite=qualcomm_srv trace=srv236_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv236_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2578099 heartbeat IPC: 3.879 cumulative IPC: 3.879 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4994095 heartbeat IPC: 4.139 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4994095 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4994095 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13331793 heartbeat IPC: 1.199 cumulative IPC: 1.199 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 21655346 heartbeat IPC: 1.201 cumulative IPC: 1.2 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 29983044 heartbeat IPC: 1.201 cumulative IPC: 1.201 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 38345094 heartbeat IPC: 1.196 cumulative IPC: 1.199 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 46705396 heartbeat IPC: 1.196 cumulative IPC: 1.199 (Simulation time: 00 hr 06 min 48 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 55065629 heartbeat IPC: 1.196 cumulative IPC: 1.198 (Simulation time: 00 hr 07 min 58 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv236_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000012 cycles: 63502512 heartbeat IPC: 1.185 cumulative IPC: 1.196 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 71960044 heartbeat IPC: 1.182 cumulative IPC: 1.195 (Simulation time: 00 hr 10 min 07 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 80419706 heartbeat IPC: 1.182 cumulative IPC: 1.193 (Simulation time: 00 hr 11 min 13 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 83884029 cumulative IPC: 1.192 (Simulation time: 00 hr 12 min 21 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 83884029 cumulative IPC: 1.192 (Simulation time: 00 hr 12 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv236_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.192 instructions: 100000003 cycles: 83884029
CPU 0 Branch Prediction Accuracy: 92.67% MPKI: 13.02 Average ROB Occupancy at Mispredict: 29.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.085
BRANCH_INDIRECT: 0.3691
BRANCH_CONDITIONAL: 11.2
BRANCH_DIRECT_CALL: 0.419
BRANCH_INDIRECT_CALL: 0.5429
BRANCH_RETURN: 0.4044


====Backend Stall Breakdown====
ROB_STALL: 4150
LQ_STALL: 0
SQ_STALL: 57188


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 1.8477293

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 4150

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 2246

cpu0->cpu0_STLB TOTAL        ACCESS:    2110267 HIT:    2109612 MISS:        655 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2110267 HIT:    2109612 MISS:        655 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 107.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9420543 HIT:    8528672 MISS:     891871 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7698975 HIT:    6919101 MISS:     779874 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     580181 HIT:     502450 MISS:      77731 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1140216 HIT:    1106706 MISS:      33510 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1171 HIT:        415 MISS:        756 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.13 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15824628 HIT:    7773061 MISS:    8051567 MSHR_MERGE:    1969937
cpu0->cpu0_L1I LOAD         ACCESS:   15824628 HIT:    7773061 MISS:    8051567 MSHR_MERGE:    1969937
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.08 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30540130 HIT:   26679408 MISS:    3860722 MSHR_MERGE:    1662021
cpu0->cpu0_L1D LOAD         ACCESS:   16685106 HIT:   14585312 MISS:    2099794 MSHR_MERGE:     482446
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13853713 HIT:   12093994 MISS:    1759719 MSHR_MERGE:    1179537
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1311 HIT:        102 MISS:       1209 MSHR_MERGE:         38
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.57 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12968662 HIT:   10691009 MISS:    2277653 MSHR_MERGE:    1150069
cpu0->cpu0_ITLB LOAD         ACCESS:   12968662 HIT:   10691009 MISS:    2277653 MSHR_MERGE:    1150069
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.012 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29042997 HIT:   27733410 MISS:    1309587 MSHR_MERGE:     326904
cpu0->cpu0_DTLB LOAD         ACCESS:   29042997 HIT:   27733410 MISS:    1309587 MSHR_MERGE:     326904
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.075 cycles
cpu0->LLC TOTAL        ACCESS:    1018335 HIT:    1008755 MISS:       9580 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     779874 HIT:     770495 MISS:       9379 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      77731 HIT:      77729 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     159974 HIT:     159968 MISS:          6 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        756 HIT:        563 MISS:        193 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         19
  ROW_BUFFER_MISS:       9555
  AVG DBUS CONGESTED CYCLE: 2.996
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          7
  FULL:          0
Channel 0 REFRESHES ISSUED:       6990

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       542930       523203        69489          694
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           41           47           12
  STLB miss resolved @ L2C                0           47          224          220           24
  STLB miss resolved @ LLC                0           19          190          372           24
  STLB miss resolved @ MEM                0            1           70          135           84

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             199278        54383      1524133       137873            3
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            4            7            0
  STLB miss resolved @ L2C                0            1            4            1            0
  STLB miss resolved @ LLC                0           10           14           25            0
  STLB miss resolved @ MEM                0            0            4            7            1
[2025-09-17 05:26:54] END   suite=qualcomm_srv trace=srv236_ap (rc=0)
