MIG: 21:11:09 : xml_input_file: board.prj
MIG: 21:11:10 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:11:10 : xml_input_file: board.prj
MIG: 21:11:10 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:11:10 : In updateAllModelParams
MIG: 21:11:10 : ################# RUNNING MIG BATCH ###################
MIG: 21:11:10 : Writing IN file for 'Hole_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0
MIG: 21:11:10 : synp_flow:  -- synthesis_mode: Other
MIG: 21:11:10 : outputDirectory: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/_tmp/
MIG: 21:11:10 : vivado_mode: xpg_bd
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 1
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 : isPortInterface: 0
MIG: 21:11:10 :  locked false  
MIG: 21:11:10 : HDL Language: Verilog
MIG: 21:11:10 : compInfo: true
MIG: 21:11:10 : Vivado Options xc7a100t csg324 -1
MIG: 21:11:10 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:11:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 21:11:10 : xilinx_path: C:/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 21:11:10 : I am in catch area
MIG: 21:11:10 : Running C:/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.out ... 
MIG: 21:11:27 : XML_INPUT_FILE: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:11:27 : Component_Name: Hole_mig_7series_0_0
MIG: 21:11:27 : Moving Hole_mig_7series_0_0 ...
MIG: 21:11:27 : Moving Hole_mig_7series_0_0.veo ...
MIG: 21:11:27 : Moving Hole_mig_7series_0_0_xmdf.tcl ...
MIG: 21:11:27 : XGUI hdlLanguage: Verilog
MIG: 21:11:27 : xgui vivado_mode: xpg_bd
MIG: 21:11:27 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:11:27 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 21:11:29 : 1
MIG: 21:11:29 : Inside fn mem: DDR2
MIG: 21:11:29 : QDRII+ Inside fn ui: 81000000
MIG: 21:11:29 : DDR2
MIG: 21:11:29 : 1
MIG: 21:11:29 : 81000000
MIG: 21:11:29 : 
MIG: 21:11:29 :  polarity_value: 1
MIG: 21:11:29 : 
MIG: 21:11:29 : 
MIG: 21:11:29 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 21:11:29 : 
MIG: 21:11:29 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 21:11:29 : 
MIG: 21:11:29 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 21:11:29 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 21:11:29 : 
MIG: 21:11:29 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 21:11:29 : 
MIG: 21:11:29 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 21:11:29 : 
MIG: 21:11:29 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 21:11:29 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:11:29 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 21:11:29 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 21:11:29 : 2
MIG: 21:11:29 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 21:11:29 : 16
MIG: 21:11:29 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 21:11:29 : 2
MIG: 21:11:29 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 21:11:29 : 
MIG: 21:11:29 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 21:11:29 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 21:11:29 : 
MIG: 21:11:29 :  Valid Param: ECC ==> OFF
MIG: 21:11:29 : 16
MIG: 21:11:29 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 21:11:29 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:11:29 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:11:29 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:11:29 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 21:11:29 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 21:11:29 : 
MIG: 21:11:29 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 21:11:29 : 13
MIG: 21:11:29 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 21:11:29 : 27
MIG: 21:11:29 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 21:11:29 : 
MIG: 21:11:29 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 21:11:29 : 
MIG: 21:11:29 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 21:11:29 : 
MIG: 21:11:29 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 21:11:29 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:11:29 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 21:11:29 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 21:11:29 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 21:11:29 :  Invalid Param: DDR2_AL ==> "0"
MIG: 21:11:29 :  Invalid Param: DDR2_nAL ==> 0
MIG: 21:11:29 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 21:11:29 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 21:11:29 :  Invalid Param: DDR2_CL ==> 5
MIG: 21:11:29 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 21:11:29 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 21:11:29 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 21:11:29 : 
MIG: 21:11:29 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 21:11:29 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 21:11:29 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 21:11:29 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 21:11:29 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 21:11:29 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 21:11:29 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 21:11:29 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 21:11:29 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 21:11:29 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 21:11:29 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 21:11:29 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 21:11:29 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 21:11:29 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 21:11:29 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 21:11:29 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 21:11:29 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 21:11:29 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 21:11:29 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 21:11:29 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 21:11:29 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 21:11:29 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 21:11:29 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:11:29 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 21:11:29 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:11:29 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:11:29 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:11:29 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:11:29 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:11:29 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 21:11:29 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 21:11:29 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 21:11:29 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 21:11:29 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 21:11:29 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 21:11:29 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:11:29 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:11:29 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 21:11:29 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 21:11:29 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 21:11:29 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 21:11:29 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:11:29 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 21:11:29 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 21:11:29 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 21:11:29 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 21:11:29 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 21:11:29 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 21:11:29 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 21:11:29 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 21:11:29 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 21:11:29 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:29 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:29 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:29 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:29 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:29 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:29 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:29 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:29 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:29 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:29 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:29 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:29 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:29 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:29 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:29 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:29 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 21:11:29 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:11:29 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:11:29 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:11:29 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:11:29 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:11:29 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 21:11:29 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:11:29 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 21:11:29 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 21:11:29 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 21:11:29 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 21:11:29 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:11:29 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 21:11:29 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 21:11:29 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 21:11:29 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 21:11:29 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:11:29 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:11:29 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 21:11:29 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:11:29 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 21:11:29 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 21:11:29 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 21:11:29 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 21:11:29 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:11:29 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 21:11:29 : 4
MIG: 21:11:29 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 21:11:29 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:11:29 : 
MIG: 21:11:29 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:11:29 : 1
MIG: 21:11:29 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 21:11:29 : 134217728
MIG: 21:11:29 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 21:11:29 : 
MIG: 21:11:29 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 21:11:29 : 64
MIG: 21:11:29 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 21:11:29 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 21:11:29 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:11:29 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:11:29 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:11:29 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:11:29 : 
MIG: 21:11:29 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:11:29 : 
MIG: 21:11:29 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:11:29 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:11:29 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:11:29 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:11:29 : 
MIG: 21:11:29 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 21:11:29 : 
MIG: 21:11:29 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:11:29 : NOBUF
MIG: 21:11:29 : NONE
MIG: 21:11:29 : 
MIG: 21:11:29 : Same Interface
MIG: 21:11:32 : xml_input_file: board.prj
MIG: 21:11:32 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:11:32 : In updateAllModelParams
MIG: 21:11:32 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>Hole_mig_7series_0_0</ModuleName> 
MIG: 21:11:32 : ERR:     <Version>2.2</Version> <==>     <Version>2.0</Version> 
MIG: 21:11:32 : ################# RUNNING MIG BATCH ###################
MIG: 21:11:32 : Writing IN file for 'Hole_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0
MIG: 21:11:32 : synp_flow:  -- synthesis_mode: Other
MIG: 21:11:32 : outputDirectory: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/_tmp/
MIG: 21:11:32 : vivado_mode: xpg_bd
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 1
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 : isPortInterface: 0
MIG: 21:11:32 :  locked false  
MIG: 21:11:32 : HDL Language: Verilog
MIG: 21:11:32 : compInfo: true
MIG: 21:11:32 : Vivado Options xc7a100t csg324 -1
MIG: 21:11:32 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:11:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 21:11:32 : xilinx_path: C:/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 21:11:32 : I am in catch area
MIG: 21:11:32 : Running C:/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.out ... 
MIG: 21:11:42 : XML_INPUT_FILE: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:11:42 : Component_Name: Hole_mig_7series_0_0
MIG: 21:11:42 : Moving Hole_mig_7series_0_0 ...
MIG: 21:11:42 : Moving Hole_mig_7series_0_0.veo ...
MIG: 21:11:42 : Moving Hole_mig_7series_0_0_xmdf.tcl ...
MIG: 21:11:42 : XGUI hdlLanguage: Verilog
MIG: 21:11:42 : xgui vivado_mode: xpg_bd
MIG: 21:11:42 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:11:42 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 21:11:44 : 
MIG: 21:11:44 : Inside fn mem: DDR2
MIG: 21:11:44 : QDRII+ Inside fn ui: 81000000
MIG: 21:11:44 : 
MIG: 21:11:44 : 
MIG: 21:11:44 : 
MIG: 21:11:44 : 
MIG: 21:11:44 :  polarity_value: 1
MIG: 21:11:44 : 
MIG: 21:11:44 : 
MIG: 21:11:44 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 21:11:44 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 21:11:44 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:11:44 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 21:11:44 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 21:11:44 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: ECC ==> OFF
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 21:11:44 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:11:44 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:11:44 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:11:44 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 21:11:44 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 21:11:44 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:11:44 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 21:11:44 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 21:11:44 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 21:11:44 :  Invalid Param: DDR2_AL ==> "0"
MIG: 21:11:44 :  Invalid Param: DDR2_nAL ==> 0
MIG: 21:11:44 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 21:11:44 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 21:11:44 :  Invalid Param: DDR2_CL ==> 5
MIG: 21:11:44 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 21:11:44 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 21:11:44 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 21:11:44 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 21:11:44 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 21:11:44 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 21:11:44 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 21:11:44 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 21:11:44 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 21:11:44 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 21:11:44 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 21:11:44 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 21:11:44 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 21:11:44 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 21:11:44 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 21:11:44 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 21:11:44 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 21:11:44 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 21:11:44 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 21:11:44 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 21:11:44 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 21:11:44 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 21:11:44 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 21:11:44 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 21:11:44 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:11:44 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 21:11:44 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:11:44 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:11:44 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:11:44 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:11:44 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:11:44 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 21:11:44 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 21:11:44 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 21:11:44 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 21:11:44 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 21:11:44 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 21:11:44 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:11:44 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:11:44 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 21:11:44 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 21:11:44 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 21:11:44 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 21:11:44 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:11:44 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 21:11:44 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 21:11:44 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 21:11:44 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 21:11:44 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 21:11:44 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 21:11:44 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 21:11:44 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 21:11:44 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 21:11:44 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:44 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:44 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:44 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:44 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:44 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:44 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:44 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:44 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:44 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:44 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:44 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:44 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:44 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:44 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:44 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:11:44 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 21:11:44 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:11:44 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:11:44 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:11:44 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:11:44 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:11:44 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 21:11:44 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:11:44 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 21:11:44 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 21:11:44 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 21:11:44 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 21:11:44 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:11:44 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 21:11:44 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 21:11:44 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 21:11:44 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 21:11:44 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:11:44 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:11:44 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 21:11:44 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:11:44 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 21:11:44 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 21:11:44 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 21:11:44 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 21:11:44 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:11:44 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 21:11:44 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 21:11:44 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 21:11:44 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:11:44 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:11:44 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:11:44 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:11:44 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:11:44 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:11:44 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:11:44 : 
MIG: 21:11:44 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 21:11:44 : 
MIG: 21:11:44 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:11:44 : 
MIG: 21:11:44 : 
MIG: 21:11:44 : 
MIG: 21:11:44 : Same Interface
MIG: 21:18:51 : xml_input_file: board.prj
MIG: 21:18:51 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:18:51 : In updateAllModelParams
MIG: 21:18:51 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>Hole_mig_7series_0_0</ModuleName> 
MIG: 21:18:51 : ERR:     <Version>2.2</Version> <==>     <Version>2.0</Version> 
MIG: 21:18:51 : ################# RUNNING MIG BATCH ###################
MIG: 21:18:51 : Writing IN file for 'Hole_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0
MIG: 21:18:51 : synp_flow:  -- synthesis_mode: Other
MIG: 21:18:51 : outputDirectory: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/_tmp/
MIG: 21:18:51 : vivado_mode: xpg_bd
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 1
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 : isPortInterface: 0
MIG: 21:18:51 :  locked false  
MIG: 21:18:51 : HDL Language: Verilog
MIG: 21:18:51 : compInfo: true
MIG: 21:18:51 : Vivado Options xc7a100t csg324 -1
MIG: 21:18:51 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:18:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 21:18:51 : xilinx_path: C:/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 21:18:51 : I am in catch area
MIG: 21:18:51 : Running C:/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.out ... 
MIG: 21:19:01 : XML_INPUT_FILE: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:19:01 : Component_Name: Hole_mig_7series_0_0
MIG: 21:19:01 : Moving Hole_mig_7series_0_0 ...
MIG: 21:19:02 : Moving Hole_mig_7series_0_0.veo ...
MIG: 21:19:02 : Moving Hole_mig_7series_0_0_xmdf.tcl ...
MIG: 21:19:02 : XGUI hdlLanguage: Verilog
MIG: 21:19:02 : xgui vivado_mode: xpg_bd
MIG: 21:19:02 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:19:02 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 21:19:03 : 
MIG: 21:19:03 : Inside fn mem: DDR2
MIG: 21:19:03 : QDRII+ Inside fn ui: 81000000
MIG: 21:19:03 : 
MIG: 21:19:03 : 
MIG: 21:19:03 : 
MIG: 21:19:03 : 
MIG: 21:19:03 :  polarity_value: 1
MIG: 21:19:03 : 
MIG: 21:19:03 : 
MIG: 21:19:03 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 21:19:03 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 21:19:03 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:19:03 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 21:19:03 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 21:19:03 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: ECC ==> OFF
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 21:19:03 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:19:03 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:19:03 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:19:03 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 21:19:03 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 21:19:03 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:19:03 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 21:19:03 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 21:19:03 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 21:19:03 :  Invalid Param: DDR2_AL ==> "0"
MIG: 21:19:03 :  Invalid Param: DDR2_nAL ==> 0
MIG: 21:19:03 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 21:19:03 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 21:19:03 :  Invalid Param: DDR2_CL ==> 5
MIG: 21:19:03 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 21:19:03 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 21:19:03 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 21:19:03 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 21:19:03 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 21:19:03 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 21:19:03 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 21:19:03 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 21:19:03 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 21:19:03 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 21:19:03 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 21:19:03 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 21:19:03 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 21:19:03 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 21:19:03 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 21:19:03 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 21:19:03 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 21:19:03 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 21:19:03 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 21:19:03 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 21:19:03 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 21:19:03 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 21:19:03 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 21:19:03 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 21:19:03 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:19:03 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 21:19:03 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:19:03 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:19:03 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:19:03 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:19:03 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:19:03 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 21:19:03 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 21:19:03 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 21:19:03 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 21:19:03 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 21:19:03 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 21:19:03 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:19:03 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:19:03 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 21:19:03 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 21:19:03 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 21:19:03 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 21:19:03 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:19:03 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 21:19:03 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 21:19:03 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 21:19:03 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 21:19:03 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 21:19:03 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 21:19:03 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 21:19:03 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 21:19:03 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 21:19:03 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:19:03 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:19:03 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:19:03 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:19:03 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:19:03 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:19:03 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:19:03 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:19:03 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:19:03 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:19:03 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:19:03 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:19:03 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:19:03 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:19:03 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:19:03 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:19:03 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 21:19:03 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:19:03 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:19:03 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:19:03 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:19:03 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:19:03 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 21:19:03 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:19:03 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 21:19:03 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 21:19:03 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 21:19:03 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 21:19:03 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:19:03 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 21:19:03 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 21:19:03 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 21:19:03 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 21:19:03 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:19:03 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:19:03 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 21:19:03 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:19:03 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 21:19:03 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 21:19:03 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 21:19:03 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 21:19:03 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:19:03 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 21:19:03 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 21:19:03 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 21:19:03 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:19:03 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:19:03 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:19:03 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:19:03 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:19:03 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:19:03 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:19:03 : 
MIG: 21:19:03 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 21:19:03 : 
MIG: 21:19:03 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:19:03 : 
MIG: 21:19:03 : 
MIG: 21:19:03 : 
MIG: 21:19:03 : Same Interface
MIG: 21:24:07 : xml_input_file: board.prj
MIG: 21:24:07 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:24:07 : In updateAllModelParams
MIG: 21:24:07 : XGUI hdlLanguage: Verilog
MIG: 21:24:07 : xgui vivado_mode: xpg_bd
MIG: 21:24:07 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:24:07 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 21:24:08 : 
MIG: 21:24:08 : Inside fn mem: DDR2
MIG: 21:24:08 : QDRII+ Inside fn ui: 81000000
MIG: 21:24:08 : 
MIG: 21:24:08 : 
MIG: 21:24:08 : 
MIG: 21:24:08 : 
MIG: 21:24:08 :  polarity_value: 1
MIG: 21:24:08 : 
MIG: 21:24:08 : 
MIG: 21:24:08 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 21:24:08 : 
MIG: 21:24:08 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 21:24:08 : 
MIG: 21:24:08 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 21:24:08 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 21:24:08 : 
MIG: 21:24:08 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 21:24:08 : 
MIG: 21:24:08 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 21:24:08 : 
MIG: 21:24:08 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 21:24:08 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:24:08 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 21:24:08 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 21:24:08 : 
MIG: 21:24:08 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 21:24:08 : 
MIG: 21:24:08 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 21:24:08 : 
MIG: 21:24:08 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 21:24:08 : 
MIG: 21:24:08 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 21:24:08 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 21:24:08 : 
MIG: 21:24:08 :  Valid Param: ECC ==> OFF
MIG: 21:24:08 : 
MIG: 21:24:08 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 21:24:08 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:24:08 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:24:08 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:24:08 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 21:24:08 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 21:24:08 : 
MIG: 21:24:08 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 21:24:08 : 
MIG: 21:24:08 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 21:24:08 : 
MIG: 21:24:08 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 21:24:08 : 
MIG: 21:24:08 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 21:24:08 : 
MIG: 21:24:08 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 21:24:08 : 
MIG: 21:24:08 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 21:24:08 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:24:08 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 21:24:08 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 21:24:08 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 21:24:08 :  Invalid Param: DDR2_AL ==> "0"
MIG: 21:24:08 :  Invalid Param: DDR2_nAL ==> 0
MIG: 21:24:08 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 21:24:08 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 21:24:08 :  Invalid Param: DDR2_CL ==> 5
MIG: 21:24:08 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 21:24:08 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 21:24:08 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 21:24:08 : 
MIG: 21:24:08 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 21:24:08 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 21:24:08 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 21:24:08 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 21:24:08 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 21:24:08 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 21:24:08 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 21:24:08 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 21:24:08 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 21:24:08 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 21:24:08 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 21:24:08 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 21:24:08 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 21:24:08 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 21:24:08 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 21:24:08 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 21:24:08 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 21:24:08 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 21:24:08 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 21:24:08 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 21:24:08 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 21:24:08 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 21:24:08 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:24:08 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 21:24:08 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:24:08 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:24:08 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:24:08 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:24:08 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:24:08 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 21:24:08 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 21:24:08 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 21:24:08 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 21:24:08 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 21:24:08 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 21:24:08 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:24:08 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:24:08 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 21:24:08 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 21:24:08 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 21:24:08 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 21:24:08 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:24:08 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 21:24:08 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 21:24:08 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 21:24:08 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 21:24:08 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 21:24:08 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 21:24:08 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 21:24:08 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 21:24:08 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 21:24:08 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:08 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:08 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:08 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:08 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:08 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:08 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:08 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:08 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:08 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:08 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:08 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:08 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:08 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:08 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:08 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:08 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 21:24:08 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:24:08 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:24:08 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:24:08 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:24:08 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:24:08 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 21:24:08 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:24:08 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 21:24:08 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 21:24:08 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 21:24:09 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 21:24:09 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:24:09 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 21:24:09 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 21:24:09 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 21:24:09 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 21:24:09 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:24:09 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:24:09 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 21:24:09 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:24:09 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 21:24:09 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 21:24:09 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 21:24:09 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 21:24:09 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:24:09 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 21:24:09 : 
MIG: 21:24:09 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 21:24:09 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:24:09 : 
MIG: 21:24:09 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:24:09 : 2
MIG: 21:24:09 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 21:24:09 : 
MIG: 21:24:09 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 21:24:09 : 
MIG: 21:24:09 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 21:24:09 : 
MIG: 21:24:09 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 21:24:09 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 21:24:09 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:24:09 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:24:09 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:24:09 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:24:09 : 
MIG: 21:24:09 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:24:09 : 
MIG: 21:24:09 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:24:09 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:24:09 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:24:09 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:24:09 : 
MIG: 21:24:09 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 21:24:09 : 
MIG: 21:24:09 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:24:09 : 
MIG: 21:24:09 : 
MIG: 21:24:09 : 
MIG: 21:24:09 : Same Interface
MIG: 21:24:12 : xml_input_file: board.prj
MIG: 21:24:12 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:24:17 : xml_input_file: board.prj
MIG: 21:24:17 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:24:17 : In updateAllModelParams
MIG: 21:24:17 : XGUI hdlLanguage: Verilog
MIG: 21:24:17 : xgui vivado_mode: xpg_bd
MIG: 21:24:17 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:24:17 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 21:24:18 : 
MIG: 21:24:18 : Inside fn mem: DDR2
MIG: 21:24:18 : QDRII+ Inside fn ui: 81000000
MIG: 21:24:18 : 
MIG: 21:24:18 : 
MIG: 21:24:18 : 
MIG: 21:24:18 : 
MIG: 21:24:18 :  polarity_value: 1
MIG: 21:24:18 : 
MIG: 21:24:18 : 
MIG: 21:24:18 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 21:24:18 : 
MIG: 21:24:18 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 21:24:18 : 
MIG: 21:24:18 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 21:24:18 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 21:24:18 : 
MIG: 21:24:18 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 21:24:18 : 
MIG: 21:24:18 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 21:24:18 : 
MIG: 21:24:18 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 21:24:18 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:24:18 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 21:24:18 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 21:24:18 : 
MIG: 21:24:18 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 21:24:18 : 
MIG: 21:24:18 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 21:24:18 : 
MIG: 21:24:18 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 21:24:18 : 
MIG: 21:24:18 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 21:24:18 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 21:24:18 : 
MIG: 21:24:18 :  Valid Param: ECC ==> OFF
MIG: 21:24:18 : 
MIG: 21:24:18 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 21:24:18 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:24:18 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:24:18 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:24:18 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 21:24:18 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 21:24:18 : 
MIG: 21:24:18 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 21:24:18 : 
MIG: 21:24:18 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 21:24:18 : 
MIG: 21:24:18 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 21:24:18 : 
MIG: 21:24:18 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 21:24:18 : 
MIG: 21:24:18 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 21:24:18 : 
MIG: 21:24:18 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 21:24:18 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:24:18 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 21:24:18 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 21:24:18 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 21:24:18 :  Invalid Param: DDR2_AL ==> "0"
MIG: 21:24:18 :  Invalid Param: DDR2_nAL ==> 0
MIG: 21:24:18 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 21:24:18 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 21:24:18 :  Invalid Param: DDR2_CL ==> 5
MIG: 21:24:18 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 21:24:18 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 21:24:18 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 21:24:18 : 
MIG: 21:24:18 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 21:24:18 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 21:24:18 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 21:24:18 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 21:24:18 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 21:24:18 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 21:24:18 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 21:24:18 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 21:24:18 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 21:24:18 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 21:24:18 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 21:24:18 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 21:24:18 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 21:24:18 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 21:24:18 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 21:24:18 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 21:24:18 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 21:24:18 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 21:24:18 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 21:24:18 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 21:24:18 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 21:24:18 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 21:24:18 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:24:18 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 21:24:18 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:24:18 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:24:18 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:24:18 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:24:18 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:24:18 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 21:24:18 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 21:24:18 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 21:24:18 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 21:24:18 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 21:24:18 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 21:24:18 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:24:18 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:24:18 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 21:24:18 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 21:24:18 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 21:24:18 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 21:24:18 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:24:18 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 21:24:18 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 21:24:18 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 21:24:18 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 21:24:18 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 21:24:18 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 21:24:18 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 21:24:18 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 21:24:18 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 21:24:18 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:18 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:18 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:18 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:18 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:18 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:18 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:18 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:18 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:18 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:18 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:18 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:18 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:18 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:18 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:18 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:18 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 21:24:18 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:24:18 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:24:18 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:24:18 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:24:18 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:24:18 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 21:24:18 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:24:18 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 21:24:18 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 21:24:18 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 21:24:18 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 21:24:18 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:24:18 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 21:24:18 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 21:24:18 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 21:24:18 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 21:24:18 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:24:18 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:24:18 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 21:24:18 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:24:18 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 21:24:18 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 21:24:18 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 21:24:18 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 21:24:18 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:24:18 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 21:24:18 : 
MIG: 21:24:18 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 21:24:18 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:24:18 : 
MIG: 21:24:18 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:24:18 : 3
MIG: 21:24:18 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 21:24:18 : 
MIG: 21:24:18 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 21:24:19 : 
MIG: 21:24:19 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 21:24:19 : 
MIG: 21:24:19 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 21:24:19 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 21:24:19 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:24:19 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:24:19 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:24:19 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:24:19 : 
MIG: 21:24:19 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:24:19 : 
MIG: 21:24:19 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:24:19 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:24:19 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:24:19 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:24:19 : 
MIG: 21:24:19 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 21:24:19 : 
MIG: 21:24:19 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:24:19 : 
MIG: 21:24:19 : 
MIG: 21:24:19 : 
MIG: 21:24:19 : Same Interface
MIG: 21:24:22 : xml_input_file: board.prj
MIG: 21:24:22 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:24:40 : xml_input_file: board.prj
MIG: 21:24:40 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:24:40 : In updateAllModelParams
MIG: 21:24:40 : XGUI hdlLanguage: Verilog
MIG: 21:24:40 : xgui vivado_mode: xpg_bd
MIG: 21:24:40 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:24:40 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 21:24:42 : 
MIG: 21:24:42 : Inside fn mem: DDR2
MIG: 21:24:42 : QDRII+ Inside fn ui: 81000000
MIG: 21:24:42 : 
MIG: 21:24:42 : 
MIG: 21:24:42 : 
MIG: 21:24:42 : 
MIG: 21:24:42 :  polarity_value: 1
MIG: 21:24:42 : 
MIG: 21:24:42 : 
MIG: 21:24:42 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 21:24:42 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 21:24:42 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:24:42 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 21:24:42 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 21:24:42 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: ECC ==> OFF
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 21:24:42 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:24:42 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:24:42 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:24:42 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 21:24:42 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 21:24:42 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:24:42 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 21:24:42 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 21:24:42 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 21:24:42 :  Invalid Param: DDR2_AL ==> "0"
MIG: 21:24:42 :  Invalid Param: DDR2_nAL ==> 0
MIG: 21:24:42 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 21:24:42 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 21:24:42 :  Invalid Param: DDR2_CL ==> 5
MIG: 21:24:42 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 21:24:42 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 21:24:42 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 21:24:42 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 21:24:42 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 21:24:42 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 21:24:42 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 21:24:42 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 21:24:42 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 21:24:42 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 21:24:42 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 21:24:42 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 21:24:42 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 21:24:42 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 21:24:42 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 21:24:42 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 21:24:42 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 21:24:42 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 21:24:42 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 21:24:42 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 21:24:42 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 21:24:42 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 21:24:42 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 21:24:42 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 21:24:42 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:24:42 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 21:24:42 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:24:42 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:24:42 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:24:42 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:24:42 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:24:42 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 21:24:42 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 21:24:42 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 21:24:42 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 21:24:42 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 21:24:42 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 21:24:42 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:24:42 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:24:42 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 21:24:42 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 21:24:42 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 21:24:42 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 21:24:42 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:24:42 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 21:24:42 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 21:24:42 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 21:24:42 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 21:24:42 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 21:24:42 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 21:24:42 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 21:24:42 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 21:24:42 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 21:24:42 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:42 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:42 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:42 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:42 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:42 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:42 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:42 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:42 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:42 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:42 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:42 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:42 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:42 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:42 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:42 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:24:42 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 21:24:42 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:24:42 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:24:42 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:24:42 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:24:42 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:24:42 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 21:24:42 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:24:42 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 21:24:42 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 21:24:42 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 21:24:42 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 21:24:42 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:24:42 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 21:24:42 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 21:24:42 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 21:24:42 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 21:24:42 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:24:42 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:24:42 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 21:24:42 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:24:42 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 21:24:42 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 21:24:42 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 21:24:42 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 21:24:42 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:24:42 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 21:24:42 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:24:42 : 2
MIG: 21:24:42 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 21:24:42 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 21:24:42 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:24:42 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:24:42 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:24:42 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:24:42 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:24:42 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:24:42 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:24:42 : 
MIG: 21:24:42 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 21:24:42 : 
MIG: 21:24:42 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:24:42 : 
MIG: 21:24:42 : 
MIG: 21:24:42 : 
MIG: 21:24:42 : Same Interface
MIG: 21:24:45 : xml_input_file: board.prj
MIG: 21:24:45 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:32:35 : xml_input_file: board.prj
MIG: 21:32:35 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:32:35 : In updateAllModelParams
MIG: 21:32:35 : XGUI hdlLanguage: Verilog
MIG: 21:32:35 : xgui vivado_mode: xpg_bd
MIG: 21:32:35 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:32:35 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 21:32:37 : 
MIG: 21:32:37 : Inside fn mem: DDR2
MIG: 21:32:37 : QDRII+ Inside fn ui: 81000000
MIG: 21:32:37 : 
MIG: 21:32:37 : 
MIG: 21:32:37 : 
MIG: 21:32:37 : 
MIG: 21:32:37 :  polarity_value: 1
MIG: 21:32:37 : 
MIG: 21:32:37 : 
MIG: 21:32:37 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 21:32:37 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 21:32:37 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:32:37 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 21:32:37 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 21:32:37 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: ECC ==> OFF
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 21:32:37 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:32:37 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:32:37 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:32:37 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 21:32:37 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 21:32:37 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:32:37 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 21:32:37 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 21:32:37 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 21:32:37 :  Invalid Param: DDR2_AL ==> "0"
MIG: 21:32:37 :  Invalid Param: DDR2_nAL ==> 0
MIG: 21:32:37 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 21:32:37 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 21:32:37 :  Invalid Param: DDR2_CL ==> 5
MIG: 21:32:37 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 21:32:37 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 21:32:37 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 21:32:37 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 21:32:37 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 21:32:37 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 21:32:37 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 21:32:37 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 21:32:37 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 21:32:37 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 21:32:37 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 21:32:37 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 21:32:37 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 21:32:37 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 21:32:37 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 21:32:37 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 21:32:37 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 21:32:37 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 21:32:37 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 21:32:37 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 21:32:37 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 21:32:37 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 21:32:37 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 21:32:37 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 21:32:37 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:32:37 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 21:32:37 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:32:37 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:32:37 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:32:37 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:32:37 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:32:37 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 21:32:37 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 21:32:37 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 21:32:37 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 21:32:37 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 21:32:37 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 21:32:37 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:32:37 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:32:37 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 21:32:37 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 21:32:37 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 21:32:37 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 21:32:37 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:32:37 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 21:32:37 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 21:32:37 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 21:32:37 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 21:32:37 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 21:32:37 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 21:32:37 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 21:32:37 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 21:32:37 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 21:32:37 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:32:37 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:32:37 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:32:37 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:32:37 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:32:37 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:32:37 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:32:37 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:32:37 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:32:37 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:32:37 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:32:37 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:32:37 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:32:37 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:32:37 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:32:37 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:32:37 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 21:32:37 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:32:37 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:32:37 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:32:37 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:32:37 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:32:37 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 21:32:37 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:32:37 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 21:32:37 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 21:32:37 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 21:32:37 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 21:32:37 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:32:37 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 21:32:37 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 21:32:37 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 21:32:37 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 21:32:37 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:32:37 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:32:37 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 21:32:37 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:32:37 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 21:32:37 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 21:32:37 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 21:32:37 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 21:32:37 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:32:37 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 21:32:37 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:32:37 : 3
MIG: 21:32:37 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 21:32:37 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 21:32:37 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:32:37 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:32:37 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:32:37 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:32:37 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:32:37 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:32:37 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:32:37 : 
MIG: 21:32:37 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 21:32:37 : 
MIG: 21:32:37 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:32:37 : 
MIG: 21:32:37 : 
MIG: 21:32:37 : 
MIG: 21:32:37 : Same Interface
MIG: 21:32:41 : xml_input_file: board.prj
MIG: 21:32:41 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:32:59 : xml_input_file: board.prj
MIG: 21:32:59 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:32:59 : In updateAllModelParams
MIG: 21:32:59 : XGUI hdlLanguage: Verilog
MIG: 21:32:59 : xgui vivado_mode: xpg_bd
MIG: 21:32:59 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:32:59 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 21:33:00 : 
MIG: 21:33:00 : Inside fn mem: DDR2
MIG: 21:33:00 : QDRII+ Inside fn ui: 81000000
MIG: 21:33:00 : 
MIG: 21:33:00 : 
MIG: 21:33:00 : 
MIG: 21:33:00 : 
MIG: 21:33:00 :  polarity_value: 1
MIG: 21:33:00 : 
MIG: 21:33:00 : 
MIG: 21:33:00 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 21:33:00 : 
MIG: 21:33:00 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 21:33:00 : 
MIG: 21:33:00 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 21:33:00 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 21:33:00 : 
MIG: 21:33:00 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 21:33:00 : 
MIG: 21:33:00 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 21:33:00 : 
MIG: 21:33:00 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 21:33:00 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:33:00 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 21:33:00 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 21:33:00 : 
MIG: 21:33:00 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 21:33:00 : 
MIG: 21:33:00 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 21:33:00 : 
MIG: 21:33:00 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 21:33:00 : 
MIG: 21:33:00 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 21:33:00 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 21:33:00 : 
MIG: 21:33:00 :  Valid Param: ECC ==> OFF
MIG: 21:33:00 : 
MIG: 21:33:00 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 21:33:00 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:33:00 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:33:00 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:33:00 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 21:33:00 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 21:33:00 : 
MIG: 21:33:00 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 21:33:00 : 
MIG: 21:33:00 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 21:33:00 : 
MIG: 21:33:00 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 21:33:00 : 
MIG: 21:33:00 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 21:33:00 : 
MIG: 21:33:00 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 21:33:00 : 
MIG: 21:33:00 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 21:33:00 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:33:00 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 21:33:00 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 21:33:00 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 21:33:00 :  Invalid Param: DDR2_AL ==> "0"
MIG: 21:33:00 :  Invalid Param: DDR2_nAL ==> 0
MIG: 21:33:00 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 21:33:00 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 21:33:00 :  Invalid Param: DDR2_CL ==> 5
MIG: 21:33:00 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 21:33:00 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 21:33:00 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 21:33:00 : 
MIG: 21:33:00 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 21:33:00 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 21:33:00 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 21:33:00 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 21:33:00 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 21:33:00 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 21:33:00 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 21:33:00 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 21:33:00 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 21:33:00 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 21:33:00 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 21:33:00 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 21:33:00 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 21:33:00 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 21:33:00 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 21:33:00 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 21:33:00 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 21:33:00 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 21:33:00 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 21:33:00 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 21:33:00 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 21:33:00 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 21:33:00 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:33:00 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 21:33:00 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:33:00 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:33:00 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:33:00 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:33:00 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:33:00 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 21:33:00 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 21:33:00 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 21:33:00 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 21:33:00 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 21:33:00 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 21:33:00 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:33:00 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:33:00 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 21:33:00 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 21:33:00 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 21:33:00 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 21:33:00 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:33:00 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 21:33:00 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 21:33:00 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 21:33:00 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 21:33:00 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 21:33:00 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 21:33:00 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 21:33:00 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 21:33:00 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 21:33:00 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:33:00 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:33:00 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:33:00 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:33:00 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:33:00 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:33:00 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:33:00 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:33:00 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:33:00 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:33:00 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:33:01 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:33:01 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:33:01 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:33:01 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:33:01 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:33:01 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 21:33:01 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:33:01 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:33:01 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:33:01 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:33:01 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:33:01 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 21:33:01 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:33:01 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 21:33:01 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 21:33:01 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 21:33:01 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 21:33:01 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:33:01 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 21:33:01 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 21:33:01 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 21:33:01 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 21:33:01 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:33:01 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:33:01 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 21:33:01 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:33:01 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 21:33:01 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 21:33:01 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 21:33:01 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 21:33:01 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:33:01 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 21:33:01 : 
MIG: 21:33:01 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 21:33:01 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:33:01 : 
MIG: 21:33:01 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:33:01 : 2
MIG: 21:33:01 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 21:33:01 : 
MIG: 21:33:01 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 21:33:01 : 
MIG: 21:33:01 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 21:33:01 : 
MIG: 21:33:01 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 21:33:01 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 21:33:01 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:33:01 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:33:01 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:33:01 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:33:01 : 
MIG: 21:33:01 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:33:01 : 
MIG: 21:33:01 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:33:01 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:33:01 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:33:01 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:33:01 : 
MIG: 21:33:01 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 21:33:01 : 
MIG: 21:33:01 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:33:01 : 
MIG: 21:33:01 : 
MIG: 21:33:01 : 
MIG: 21:33:01 : Same Interface
MIG: 21:33:04 : xml_input_file: board.prj
MIG: 21:33:04 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:34:00 : xml_input_file: board.prj
MIG: 21:34:00 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:34:00 : In updateAllModelParams
MIG: 21:34:00 : XGUI hdlLanguage: Verilog
MIG: 21:34:00 : xgui vivado_mode: xpg_bd
MIG: 21:34:00 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:34:00 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 21:34:02 : 
MIG: 21:34:02 : Inside fn mem: DDR2
MIG: 21:34:02 : QDRII+ Inside fn ui: 81000000
MIG: 21:34:02 : 
MIG: 21:34:02 : 
MIG: 21:34:02 : 
MIG: 21:34:02 : 
MIG: 21:34:02 :  polarity_value: 1
MIG: 21:34:02 : 
MIG: 21:34:02 : 
MIG: 21:34:02 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 21:34:02 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 21:34:02 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:34:02 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 21:34:02 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 21:34:02 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: ECC ==> OFF
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 21:34:02 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:34:02 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:34:02 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:34:02 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 21:34:02 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 21:34:02 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:34:02 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 21:34:02 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 21:34:02 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 21:34:02 :  Invalid Param: DDR2_AL ==> "0"
MIG: 21:34:02 :  Invalid Param: DDR2_nAL ==> 0
MIG: 21:34:02 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 21:34:02 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 21:34:02 :  Invalid Param: DDR2_CL ==> 5
MIG: 21:34:02 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 21:34:02 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 21:34:02 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 21:34:02 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 21:34:02 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 21:34:02 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 21:34:02 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 21:34:02 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 21:34:02 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 21:34:02 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 21:34:02 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 21:34:02 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 21:34:02 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 21:34:02 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 21:34:02 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 21:34:02 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 21:34:02 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 21:34:02 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 21:34:02 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 21:34:02 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 21:34:02 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 21:34:02 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 21:34:02 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 21:34:02 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 21:34:02 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:34:02 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 21:34:02 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:34:02 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:34:02 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:34:02 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:34:02 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:34:02 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 21:34:02 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 21:34:02 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 21:34:02 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 21:34:02 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 21:34:02 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 21:34:02 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:34:02 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:34:02 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 21:34:02 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 21:34:02 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 21:34:02 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 21:34:02 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:34:02 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 21:34:02 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 21:34:02 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 21:34:02 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 21:34:02 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 21:34:02 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 21:34:02 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 21:34:02 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 21:34:02 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 21:34:02 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:02 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:02 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:02 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:02 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:02 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:02 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:02 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:02 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:02 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:02 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:02 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:02 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:02 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:02 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:02 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:02 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 21:34:02 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:34:02 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:34:02 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:34:02 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:34:02 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:34:02 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 21:34:02 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:34:02 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 21:34:02 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 21:34:02 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 21:34:02 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 21:34:02 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:34:02 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 21:34:02 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 21:34:02 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 21:34:02 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 21:34:02 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:34:02 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:34:02 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 21:34:02 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:34:02 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 21:34:02 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 21:34:02 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 21:34:02 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 21:34:02 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:34:02 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 21:34:02 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:34:02 : 3
MIG: 21:34:02 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 21:34:02 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 21:34:02 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:34:02 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:34:02 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:34:02 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:34:02 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:34:02 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:34:02 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:34:02 : 
MIG: 21:34:02 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 21:34:02 : 
MIG: 21:34:02 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:34:02 : 
MIG: 21:34:02 : 
MIG: 21:34:02 : 
MIG: 21:34:02 : Same Interface
MIG: 21:34:06 : xml_input_file: board.prj
MIG: 21:34:06 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:34:24 : xml_input_file: board.prj
MIG: 21:34:24 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:34:24 : In updateAllModelParams
MIG: 21:34:24 : XGUI hdlLanguage: Verilog
MIG: 21:34:24 : xgui vivado_mode: xpg_bd
MIG: 21:34:24 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:34:24 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 21:34:26 : 
MIG: 21:34:26 : Inside fn mem: DDR2
MIG: 21:34:26 : QDRII+ Inside fn ui: 81000000
MIG: 21:34:26 : 
MIG: 21:34:26 : 
MIG: 21:34:26 : 
MIG: 21:34:26 : 
MIG: 21:34:26 :  polarity_value: 1
MIG: 21:34:26 : 
MIG: 21:34:26 : 
MIG: 21:34:26 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 21:34:26 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 21:34:26 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:34:26 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 21:34:26 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 21:34:26 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: ECC ==> OFF
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 21:34:26 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:34:26 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:34:26 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:34:26 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 21:34:26 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 21:34:26 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:34:26 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 21:34:26 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 21:34:26 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 21:34:26 :  Invalid Param: DDR2_AL ==> "0"
MIG: 21:34:26 :  Invalid Param: DDR2_nAL ==> 0
MIG: 21:34:26 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 21:34:26 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 21:34:26 :  Invalid Param: DDR2_CL ==> 5
MIG: 21:34:26 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 21:34:26 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 21:34:26 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 21:34:26 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 21:34:26 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 21:34:26 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 21:34:26 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 21:34:26 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 21:34:26 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 21:34:26 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 21:34:26 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 21:34:26 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 21:34:26 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 21:34:26 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 21:34:26 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 21:34:26 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 21:34:26 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 21:34:26 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 21:34:26 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 21:34:26 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 21:34:26 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 21:34:26 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 21:34:26 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 21:34:26 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 21:34:26 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:34:26 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 21:34:26 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:34:26 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:34:26 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:34:26 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:34:26 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:34:26 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 21:34:26 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 21:34:26 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 21:34:26 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 21:34:26 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 21:34:26 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 21:34:26 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:34:26 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:34:26 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 21:34:26 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 21:34:26 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 21:34:26 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 21:34:26 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:34:26 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 21:34:26 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 21:34:26 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 21:34:26 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 21:34:26 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 21:34:26 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 21:34:26 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 21:34:26 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 21:34:26 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 21:34:26 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:26 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:26 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:26 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:26 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:26 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:26 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:26 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:26 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:26 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:26 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:26 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:26 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:26 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:26 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:26 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:34:26 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 21:34:26 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:34:26 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:34:26 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:34:26 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:34:26 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:34:26 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 21:34:26 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:34:26 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 21:34:26 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 21:34:26 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 21:34:26 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 21:34:26 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:34:26 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 21:34:26 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 21:34:26 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 21:34:26 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 21:34:26 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:34:26 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:34:26 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 21:34:26 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:34:26 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 21:34:26 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 21:34:26 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 21:34:26 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 21:34:26 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:34:26 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 21:34:26 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:34:26 : 2
MIG: 21:34:26 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 21:34:26 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 21:34:26 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:34:26 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:34:26 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:34:26 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:34:26 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:34:26 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:34:26 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:34:26 : 
MIG: 21:34:26 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 21:34:26 : 
MIG: 21:34:26 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:34:26 : 
MIG: 21:34:26 : 
MIG: 21:34:26 : 
MIG: 21:34:26 : Same Interface
MIG: 21:34:29 : xml_input_file: board.prj
MIG: 21:34:29 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:34:58 : xml_input_file: board.prj
MIG: 21:34:58 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:34:58 : In updateAllModelParams
MIG: 21:34:58 : XGUI hdlLanguage: Verilog
MIG: 21:34:58 : xgui vivado_mode: xpg_bd
MIG: 21:34:58 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:34:58 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 21:34:59 : 
MIG: 21:34:59 : Inside fn mem: DDR2
MIG: 21:34:59 : QDRII+ Inside fn ui: 81000000
MIG: 21:34:59 : 
MIG: 21:34:59 : 
MIG: 21:34:59 : 
MIG: 21:34:59 : 
MIG: 21:34:59 :  polarity_value: 1
MIG: 21:34:59 : 
MIG: 21:34:59 : 
MIG: 21:34:59 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 21:34:59 : 
MIG: 21:34:59 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 21:34:59 : 
MIG: 21:34:59 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 21:34:59 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 21:34:59 : 
MIG: 21:34:59 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 21:34:59 : 
MIG: 21:34:59 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 21:34:59 : 
MIG: 21:34:59 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 21:34:59 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:34:59 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 21:34:59 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 21:34:59 : 
MIG: 21:34:59 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 21:34:59 : 
MIG: 21:34:59 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 21:34:59 : 
MIG: 21:34:59 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 21:34:59 : 
MIG: 21:34:59 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 21:34:59 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 21:34:59 : 
MIG: 21:34:59 :  Valid Param: ECC ==> OFF
MIG: 21:34:59 : 
MIG: 21:34:59 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 21:34:59 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:34:59 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:34:59 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:34:59 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 21:34:59 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 21:34:59 : 
MIG: 21:34:59 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 21:34:59 : 
MIG: 21:34:59 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 21:34:59 : 
MIG: 21:34:59 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 21:34:59 : 
MIG: 21:34:59 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 21:34:59 : 
MIG: 21:34:59 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 21:34:59 : 
MIG: 21:34:59 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 21:34:59 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:34:59 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 21:34:59 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 21:34:59 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 21:34:59 :  Invalid Param: DDR2_AL ==> "0"
MIG: 21:34:59 :  Invalid Param: DDR2_nAL ==> 0
MIG: 21:34:59 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 21:34:59 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 21:34:59 :  Invalid Param: DDR2_CL ==> 5
MIG: 21:34:59 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 21:34:59 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 21:34:59 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 21:34:59 : 
MIG: 21:34:59 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 21:34:59 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 21:34:59 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 21:34:59 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 21:34:59 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 21:34:59 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 21:34:59 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 21:34:59 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 21:34:59 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 21:34:59 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 21:34:59 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 21:34:59 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 21:34:59 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 21:34:59 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 21:34:59 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 21:34:59 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 21:34:59 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 21:34:59 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 21:34:59 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 21:34:59 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 21:34:59 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 21:34:59 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 21:34:59 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:34:59 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 21:34:59 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:34:59 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:34:59 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:34:59 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:34:59 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:34:59 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 21:34:59 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 21:34:59 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 21:34:59 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 21:34:59 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 21:34:59 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 21:34:59 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:34:59 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:34:59 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 21:34:59 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 21:34:59 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 21:35:00 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 21:35:00 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:35:00 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 21:35:00 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 21:35:00 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 21:35:00 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 21:35:00 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 21:35:00 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 21:35:00 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 21:35:00 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 21:35:00 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 21:35:00 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:00 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:00 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:00 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:00 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:00 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:00 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:00 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:00 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:00 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:00 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:00 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:00 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:00 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:00 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:00 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:00 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 21:35:00 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:35:00 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:35:00 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:35:00 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:35:00 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:35:00 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 21:35:00 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:35:00 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 21:35:00 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 21:35:00 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 21:35:00 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 21:35:00 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:35:00 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 21:35:00 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 21:35:00 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 21:35:00 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 21:35:00 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:35:00 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:35:00 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 21:35:00 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:35:00 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 21:35:00 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 21:35:00 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 21:35:00 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 21:35:00 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:35:00 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 21:35:00 : 
MIG: 21:35:00 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 21:35:00 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:35:00 : 
MIG: 21:35:00 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:35:00 : 3
MIG: 21:35:00 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 21:35:00 : 
MIG: 21:35:00 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 21:35:00 : 
MIG: 21:35:00 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 21:35:00 : 
MIG: 21:35:00 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 21:35:00 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 21:35:00 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:35:00 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:35:00 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:35:00 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:35:00 : 
MIG: 21:35:00 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:35:00 : 
MIG: 21:35:00 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:35:00 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:35:00 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:35:00 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:35:00 : 
MIG: 21:35:00 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 21:35:00 : 
MIG: 21:35:00 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:35:00 : 
MIG: 21:35:00 : 
MIG: 21:35:00 : 
MIG: 21:35:00 : Same Interface
MIG: 21:35:03 : xml_input_file: board.prj
MIG: 21:35:03 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:35:21 : xml_input_file: board.prj
MIG: 21:35:21 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:35:21 : In updateAllModelParams
MIG: 21:35:21 : XGUI hdlLanguage: Verilog
MIG: 21:35:21 : xgui vivado_mode: xpg_bd
MIG: 21:35:21 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:35:21 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 21:35:23 : 
MIG: 21:35:23 : Inside fn mem: DDR2
MIG: 21:35:23 : QDRII+ Inside fn ui: 81000000
MIG: 21:35:23 : 
MIG: 21:35:23 : 
MIG: 21:35:23 : 
MIG: 21:35:23 : 
MIG: 21:35:23 :  polarity_value: 1
MIG: 21:35:23 : 
MIG: 21:35:23 : 
MIG: 21:35:23 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 21:35:23 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 21:35:23 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:35:23 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 21:35:23 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 21:35:23 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: ECC ==> OFF
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 21:35:23 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:35:23 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:35:23 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:35:23 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 21:35:23 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 21:35:23 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:35:23 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 21:35:23 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 21:35:23 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 21:35:23 :  Invalid Param: DDR2_AL ==> "0"
MIG: 21:35:23 :  Invalid Param: DDR2_nAL ==> 0
MIG: 21:35:23 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 21:35:23 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 21:35:23 :  Invalid Param: DDR2_CL ==> 5
MIG: 21:35:23 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 21:35:23 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 21:35:23 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 21:35:23 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 21:35:23 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 21:35:23 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 21:35:23 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 21:35:23 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 21:35:23 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 21:35:23 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 21:35:23 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 21:35:23 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 21:35:23 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 21:35:23 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 21:35:23 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 21:35:23 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 21:35:23 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 21:35:23 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 21:35:23 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 21:35:23 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 21:35:23 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 21:35:23 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 21:35:23 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 21:35:23 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 21:35:23 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:35:23 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 21:35:23 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:35:23 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:35:23 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:35:23 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:35:23 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:35:23 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 21:35:23 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 21:35:23 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 21:35:23 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 21:35:23 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 21:35:23 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 21:35:23 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:35:23 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:35:23 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 21:35:23 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 21:35:23 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 21:35:23 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 21:35:23 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:35:23 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 21:35:23 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 21:35:23 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 21:35:23 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 21:35:23 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 21:35:23 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 21:35:23 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 21:35:23 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 21:35:23 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 21:35:23 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:23 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:23 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:23 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:23 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:23 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:23 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:23 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:23 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:23 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:23 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:23 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:23 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:23 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:23 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:23 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:35:23 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 21:35:23 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:35:23 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:35:23 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:35:23 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:35:23 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:35:23 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 21:35:23 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:35:23 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 21:35:23 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 21:35:23 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 21:35:23 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 21:35:23 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:35:23 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 21:35:23 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 21:35:23 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 21:35:23 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 21:35:23 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:35:23 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:35:23 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 21:35:23 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:35:23 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 21:35:23 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 21:35:23 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 21:35:23 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 21:35:23 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:35:23 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 21:35:23 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:35:23 : 2
MIG: 21:35:23 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 21:35:23 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 21:35:23 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:35:23 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:35:23 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:35:23 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:35:23 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:35:23 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:35:23 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:35:23 : 
MIG: 21:35:23 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 21:35:23 : 
MIG: 21:35:23 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:35:23 : 
MIG: 21:35:23 : 
MIG: 21:35:23 : 
MIG: 21:35:23 : Same Interface
MIG: 21:35:27 : xml_input_file: board.prj
MIG: 21:35:27 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:42:39 : xml_input_file: board.prj
MIG: 21:42:39 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:42:39 : In updateAllModelParams
MIG: 21:42:39 : XGUI hdlLanguage: Verilog
MIG: 21:42:39 : xgui vivado_mode: xpg_bd
MIG: 21:42:39 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:42:39 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 21:42:40 : 
MIG: 21:42:40 : Inside fn mem: DDR2
MIG: 21:42:40 : QDRII+ Inside fn ui: 81000000
MIG: 21:42:40 : 
MIG: 21:42:40 : 
MIG: 21:42:40 : 
MIG: 21:42:40 : 
MIG: 21:42:40 :  polarity_value: 1
MIG: 21:42:40 : 
MIG: 21:42:40 : 
MIG: 21:42:40 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 21:42:40 : 
MIG: 21:42:40 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 21:42:40 : 
MIG: 21:42:40 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 21:42:40 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 21:42:40 : 
MIG: 21:42:40 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 21:42:40 : 
MIG: 21:42:40 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 21:42:40 : 
MIG: 21:42:40 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 21:42:40 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:42:40 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 21:42:40 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 21:42:40 : 
MIG: 21:42:40 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 21:42:40 : 
MIG: 21:42:40 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 21:42:40 : 
MIG: 21:42:40 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 21:42:40 : 
MIG: 21:42:40 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 21:42:40 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 21:42:40 : 
MIG: 21:42:40 :  Valid Param: ECC ==> OFF
MIG: 21:42:40 : 
MIG: 21:42:41 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 21:42:41 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:42:41 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:42:41 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:42:41 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 21:42:41 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 21:42:41 : 
MIG: 21:42:41 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 21:42:41 : 
MIG: 21:42:41 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 21:42:41 : 
MIG: 21:42:41 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 21:42:41 : 
MIG: 21:42:41 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 21:42:41 : 
MIG: 21:42:41 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 21:42:41 : 
MIG: 21:42:41 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 21:42:41 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:42:41 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 21:42:41 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 21:42:41 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 21:42:41 :  Invalid Param: DDR2_AL ==> "0"
MIG: 21:42:41 :  Invalid Param: DDR2_nAL ==> 0
MIG: 21:42:41 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 21:42:41 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 21:42:41 :  Invalid Param: DDR2_CL ==> 5
MIG: 21:42:41 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 21:42:41 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 21:42:41 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 21:42:41 : 
MIG: 21:42:41 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 21:42:41 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 21:42:41 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 21:42:41 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 21:42:41 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 21:42:41 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 21:42:41 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 21:42:41 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 21:42:41 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 21:42:41 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 21:42:41 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 21:42:41 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 21:42:41 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 21:42:41 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 21:42:41 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 21:42:41 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 21:42:41 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 21:42:41 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 21:42:41 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 21:42:41 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 21:42:41 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 21:42:41 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 21:42:41 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:42:41 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 21:42:41 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:42:41 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:42:41 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:42:41 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:42:41 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:42:41 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 21:42:41 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 21:42:41 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 21:42:41 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 21:42:41 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 21:42:41 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 21:42:41 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:42:41 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:42:41 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 21:42:41 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 21:42:41 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 21:42:41 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 21:42:41 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:42:41 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 21:42:41 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 21:42:41 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 21:42:41 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 21:42:41 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 21:42:41 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 21:42:41 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 21:42:41 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 21:42:41 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 21:42:41 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:42:41 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:42:41 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:42:41 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:42:41 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:42:41 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:42:41 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:42:41 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:42:41 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:42:41 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:42:41 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:42:41 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:42:41 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:42:41 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:42:41 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:42:41 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:42:41 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 21:42:41 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:42:41 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:42:41 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:42:41 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:42:41 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:42:41 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 21:42:41 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:42:41 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 21:42:41 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 21:42:41 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 21:42:41 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 21:42:41 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:42:41 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 21:42:41 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 21:42:41 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 21:42:41 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 21:42:41 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:42:41 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:42:41 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 21:42:41 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:42:41 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 21:42:41 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 21:42:41 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 21:42:41 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 21:42:41 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:42:41 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 21:42:41 : 
MIG: 21:42:41 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 21:42:41 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:42:41 : 
MIG: 21:42:41 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:42:41 : 3
MIG: 21:42:41 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 21:42:41 : 
MIG: 21:42:41 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 21:42:41 : 
MIG: 21:42:41 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 21:42:41 : 
MIG: 21:42:41 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 21:42:41 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 21:42:41 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:42:41 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:42:41 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:42:41 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:42:41 : 
MIG: 21:42:41 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:42:41 : 
MIG: 21:42:41 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:42:41 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:42:41 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:42:41 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:42:41 : 
MIG: 21:42:41 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 21:42:41 : 
MIG: 21:42:41 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:42:41 : 
MIG: 21:42:41 : 
MIG: 21:42:41 : 
MIG: 21:42:41 : Same Interface
MIG: 21:42:46 : xml_input_file: board.prj
MIG: 21:42:46 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:43:08 : xml_input_file: board.prj
MIG: 21:43:08 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:43:08 : In updateAllModelParams
MIG: 21:43:08 : XGUI hdlLanguage: Verilog
MIG: 21:43:08 : xgui vivado_mode: xpg_bd
MIG: 21:43:08 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:43:08 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 21:43:09 : 
MIG: 21:43:09 : Inside fn mem: DDR2
MIG: 21:43:09 : QDRII+ Inside fn ui: 81000000
MIG: 21:43:09 : 
MIG: 21:43:09 : 
MIG: 21:43:09 : 
MIG: 21:43:09 : 
MIG: 21:43:09 :  polarity_value: 1
MIG: 21:43:09 : 
MIG: 21:43:09 : 
MIG: 21:43:09 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 21:43:09 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 21:43:09 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:43:09 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 21:43:09 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 21:43:09 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: ECC ==> OFF
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 21:43:09 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:43:09 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:43:09 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:43:09 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 21:43:09 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 21:43:09 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:43:09 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 21:43:09 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 21:43:09 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 21:43:09 :  Invalid Param: DDR2_AL ==> "0"
MIG: 21:43:09 :  Invalid Param: DDR2_nAL ==> 0
MIG: 21:43:09 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 21:43:09 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 21:43:09 :  Invalid Param: DDR2_CL ==> 5
MIG: 21:43:09 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 21:43:09 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 21:43:09 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 21:43:09 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 21:43:09 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 21:43:09 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 21:43:09 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 21:43:09 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 21:43:09 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 21:43:09 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 21:43:09 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 21:43:09 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 21:43:09 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 21:43:09 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 21:43:09 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 21:43:09 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 21:43:09 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 21:43:09 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 21:43:09 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 21:43:09 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 21:43:09 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 21:43:09 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 21:43:09 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 21:43:09 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 21:43:09 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:43:09 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 21:43:09 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:43:09 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:43:09 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:43:09 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:43:09 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:43:09 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 21:43:09 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 21:43:09 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 21:43:09 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 21:43:09 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 21:43:09 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 21:43:09 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:43:09 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:43:09 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 21:43:09 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 21:43:09 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 21:43:09 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 21:43:09 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:43:09 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 21:43:09 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 21:43:09 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 21:43:09 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 21:43:09 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 21:43:09 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 21:43:09 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 21:43:09 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 21:43:09 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 21:43:09 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:43:09 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:43:09 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:43:09 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:43:09 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:43:09 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:43:09 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:43:09 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:43:09 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:43:09 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:43:09 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:43:09 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:43:09 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:43:09 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:43:09 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:43:09 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:43:09 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 21:43:09 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:43:09 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:43:09 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:43:09 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:43:09 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:43:09 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 21:43:09 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:43:09 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 21:43:09 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 21:43:09 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 21:43:09 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 21:43:09 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:43:09 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 21:43:09 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 21:43:09 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 21:43:09 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 21:43:09 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:43:09 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:43:09 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 21:43:09 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:43:09 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 21:43:09 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 21:43:09 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 21:43:09 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 21:43:09 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:43:09 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 21:43:09 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:43:09 : 2
MIG: 21:43:09 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 21:43:09 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 21:43:09 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:43:09 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:43:09 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:43:09 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:43:09 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:43:09 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:43:09 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:43:09 : 
MIG: 21:43:09 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 21:43:09 : 
MIG: 21:43:09 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:43:09 : 
MIG: 21:43:09 : 
MIG: 21:43:09 : 
MIG: 21:43:09 : Same Interface
MIG: 21:43:13 : xml_input_file: board.prj
MIG: 21:43:13 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:43:56 : Running synthesis.xit
MIG: 21:43:56 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>Hole_mig_7series_0_0</ModuleName> 
MIG: 21:43:56 : ERR:     <Version>2.2</Version> <==>     <Version>2.0</Version> 
MIG: 21:43:56 : ################# RUNNING MIG BATCH ###################
MIG: 21:43:56 : Writing IN file for 'Hole_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0
MIG: 21:43:56 : synp_flow:  -- synthesis_mode: Other
MIG: 21:43:56 : outputDirectory: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/_tmp/
MIG: 21:43:56 : vivado_mode: xpg_bd
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 1
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 : isPortInterface: 0
MIG: 21:43:56 :  locked false  
MIG: 21:43:56 : HDL Language: Verilog
MIG: 21:43:56 : compInfo: false
MIG: 21:43:56 : Vivado Options xc7a100t csg324 -1
MIG: 21:43:56 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:43:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 21:43:56 : xilinx_path: C:/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 21:43:56 : I am in catch area
MIG: 21:43:56 : Running C:/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.out ... 
MIG: 21:44:09 : XML_INPUT_FILE: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:44:09 : Component_Name: Hole_mig_7series_0_0
MIG: 21:44:09 : Moving Hole_mig_7series_0_0 ...
MIG: 21:44:09 : Moving Hole_mig_7series_0_0.veo ...
MIG: 21:44:09 : Moving Hole_mig_7series_0_0_xmdf.tcl ...
MIG: 21:44:10 : Running implementation.xit
MIG: 21:44:10 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>Hole_mig_7series_0_0</ModuleName> 
MIG: 21:44:11 : ERR:     <Version>2.2</Version> <==>     <Version>2.0</Version> 
MIG: 21:44:11 : ################# RUNNING MIG BATCH ###################
MIG: 21:44:11 : Writing IN file for 'Hole_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0
MIG: 21:44:11 : synp_flow:  -- synthesis_mode: Other
MIG: 21:44:11 : outputDirectory: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/_tmp/
MIG: 21:44:11 : vivado_mode: xpg_bd
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 1
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 : isPortInterface: 0
MIG: 21:44:11 :  locked false  
MIG: 21:44:11 : HDL Language: Verilog
MIG: 21:44:11 : compInfo: false
MIG: 21:44:11 : Vivado Options xc7a100t csg324 -1
MIG: 21:44:11 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:44:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 21:44:11 : xilinx_path: C:/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 21:44:11 : I am in catch area
MIG: 21:44:11 : Running C:/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.out ... 
MIG: 21:44:21 : XML_INPUT_FILE: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:44:21 : Component_Name: Hole_mig_7series_0_0
MIG: 21:44:21 : Moving Hole_mig_7series_0_0 ...
MIG: 21:44:21 : Moving Hole_mig_7series_0_0.veo ...
MIG: 21:44:21 : Moving Hole_mig_7series_0_0_xmdf.tcl ...
MIG: 21:44:22 : Running vlog_synth_rpr.xit
MIG: 21:44:23 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>Hole_mig_7series_0_0</ModuleName> 
MIG: 21:44:23 : ERR:     <Version>2.2</Version> <==>     <Version>2.0</Version> 
MIG: 21:44:23 : ################# RUNNING MIG BATCH ###################
MIG: 21:44:23 : Writing IN file for 'Hole_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0
MIG: 21:44:23 : synp_flow:  -- synthesis_mode: Other
MIG: 21:44:23 : outputDirectory: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/_tmp/
MIG: 21:44:23 : vivado_mode: xpg_bd
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 1
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 : isPortInterface: 0
MIG: 21:44:23 :  locked false  
MIG: 21:44:23 : HDL Language: Verilog
MIG: 21:44:23 : compInfo: false
MIG: 21:44:23 : Vivado Options xc7a100t csg324 -1
MIG: 21:44:23 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:44:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 21:44:23 : xilinx_path: C:/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 21:44:23 : I am in catch area
MIG: 21:44:23 : Running C:/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.out ... 
MIG: 21:44:33 : XML_INPUT_FILE: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall6/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 21:44:33 : Component_Name: Hole_mig_7series_0_0
MIG: 21:44:33 : Moving Hole_mig_7series_0_0 ...
MIG: 21:44:33 : Moving Hole_mig_7series_0_0.veo ...
MIG: 21:44:33 : Moving Hole_mig_7series_0_0_xmdf.tcl ...
MIG: 02:09:07 : xml_input_file: board.prj
MIG: 02:09:07 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 02:09:07 : xml_input_file: board.prj
MIG: 02:09:07 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 02:09:07 : xml_input_file: board.prj
MIG: 02:09:07 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 02:09:07 : In updateAllModelParams
MIG: 02:09:07 : XGUI hdlLanguage: Verilog
MIG: 02:09:07 : xgui vivado_mode: xpg_bd
MIG: 02:09:07 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 02:09:07 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 02:09:09 : 
MIG: 02:09:09 : Inside fn mem: DDR2
MIG: 02:09:09 : QDRII+ Inside fn ui: 81000000
MIG: 02:09:09 : 
MIG: 02:09:09 : 
MIG: 02:09:09 : 
MIG: 02:09:09 : 
MIG: 02:09:09 :  polarity_value: 1
MIG: 02:09:09 : 
MIG: 02:09:09 : 
MIG: 02:09:09 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 02:09:09 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 02:09:09 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 02:09:09 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 02:09:09 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 02:09:09 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: ECC ==> OFF
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 02:09:09 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 02:09:09 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 02:09:09 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 02:09:09 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 02:09:09 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 02:09:09 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 02:09:09 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 02:09:09 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 02:09:09 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 02:09:09 :  Invalid Param: DDR2_AL ==> "0"
MIG: 02:09:09 :  Invalid Param: DDR2_nAL ==> 0
MIG: 02:09:09 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 02:09:09 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 02:09:09 :  Invalid Param: DDR2_CL ==> 5
MIG: 02:09:09 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 02:09:09 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 02:09:09 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 02:09:09 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 02:09:09 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 02:09:09 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 02:09:09 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 02:09:09 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 02:09:09 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 02:09:09 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 02:09:09 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 02:09:09 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 02:09:09 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 02:09:09 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 02:09:09 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 02:09:09 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 02:09:09 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 02:09:09 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 02:09:09 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 02:09:09 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 02:09:09 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 02:09:09 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 02:09:09 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 02:09:09 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 02:09:09 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 02:09:09 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 02:09:09 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 02:09:09 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 02:09:09 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 02:09:09 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 02:09:09 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 02:09:09 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 02:09:09 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 02:09:09 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 02:09:09 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 02:09:09 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 02:09:09 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 02:09:09 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 02:09:09 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 02:09:09 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 02:09:09 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 02:09:09 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 02:09:09 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 02:09:09 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 02:09:09 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 02:09:09 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 02:09:09 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 02:09:09 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 02:09:09 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 02:09:09 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 02:09:09 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 02:09:09 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 02:09:09 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 02:09:09 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:09 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:09 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:09 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:09 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:09 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:09 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:09 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:09 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:09 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:09 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:09 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:09 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:09 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:09 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:09 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:09 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 02:09:09 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 02:09:09 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 02:09:09 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 02:09:09 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 02:09:09 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 02:09:09 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 02:09:09 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 02:09:09 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 02:09:09 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 02:09:09 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 02:09:09 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 02:09:09 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 02:09:09 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 02:09:09 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 02:09:09 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 02:09:09 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 02:09:09 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 02:09:09 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 02:09:09 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 02:09:09 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 02:09:09 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 02:09:09 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 02:09:09 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 02:09:09 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 02:09:09 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 02:09:09 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 02:09:09 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 02:09:09 : 3
MIG: 02:09:09 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 02:09:09 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 02:09:09 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 02:09:09 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 02:09:09 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 02:09:09 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 02:09:09 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 02:09:09 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 02:09:09 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 02:09:09 : 
MIG: 02:09:09 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 02:09:09 : 
MIG: 02:09:09 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 02:09:09 : 
MIG: 02:09:09 : 
MIG: 02:09:09 : 
MIG: 02:09:09 : Same Interface
MIG: 02:09:13 : xml_input_file: board.prj
MIG: 02:09:13 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 02:09:38 : xml_input_file: board.prj
MIG: 02:09:38 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 02:09:38 : In updateAllModelParams
MIG: 02:09:38 : XGUI hdlLanguage: Verilog
MIG: 02:09:38 : xgui vivado_mode: xpg_bd
MIG: 02:09:38 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 02:09:38 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 02:09:40 : 
MIG: 02:09:40 : Inside fn mem: DDR2
MIG: 02:09:40 : QDRII+ Inside fn ui: 81000000
MIG: 02:09:40 : 
MIG: 02:09:40 : 
MIG: 02:09:40 : 
MIG: 02:09:40 : 
MIG: 02:09:40 :  polarity_value: 1
MIG: 02:09:40 : 
MIG: 02:09:40 : 
MIG: 02:09:40 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 02:09:40 : 
MIG: 02:09:40 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 02:09:40 : 
MIG: 02:09:40 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 02:09:40 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 02:09:40 : 
MIG: 02:09:40 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 02:09:40 : 
MIG: 02:09:40 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 02:09:40 : 
MIG: 02:09:40 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 02:09:40 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 02:09:40 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 02:09:40 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 02:09:40 : 
MIG: 02:09:40 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 02:09:40 : 
MIG: 02:09:40 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 02:09:40 : 
MIG: 02:09:40 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 02:09:40 : 
MIG: 02:09:40 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 02:09:40 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 02:09:40 : 
MIG: 02:09:40 :  Valid Param: ECC ==> OFF
MIG: 02:09:40 : 
MIG: 02:09:40 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 02:09:40 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 02:09:40 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 02:09:40 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 02:09:40 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 02:09:40 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 02:09:40 : 
MIG: 02:09:40 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 02:09:40 : 
MIG: 02:09:40 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 02:09:40 : 
MIG: 02:09:40 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 02:09:40 : 
MIG: 02:09:40 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 02:09:40 : 
MIG: 02:09:40 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 02:09:40 : 
MIG: 02:09:40 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 02:09:40 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 02:09:40 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 02:09:40 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 02:09:40 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 02:09:40 :  Invalid Param: DDR2_AL ==> "0"
MIG: 02:09:40 :  Invalid Param: DDR2_nAL ==> 0
MIG: 02:09:40 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 02:09:40 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 02:09:40 :  Invalid Param: DDR2_CL ==> 5
MIG: 02:09:40 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 02:09:40 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 02:09:40 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 02:09:40 : 
MIG: 02:09:40 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 02:09:40 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 02:09:40 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 02:09:40 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 02:09:40 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 02:09:40 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 02:09:40 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 02:09:40 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 02:09:40 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 02:09:40 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 02:09:40 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 02:09:40 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 02:09:40 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 02:09:40 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 02:09:40 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 02:09:40 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 02:09:40 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 02:09:40 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 02:09:40 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 02:09:40 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 02:09:40 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 02:09:40 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 02:09:40 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 02:09:40 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 02:09:40 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 02:09:40 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 02:09:40 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 02:09:40 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 02:09:40 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 02:09:40 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 02:09:40 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 02:09:40 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 02:09:40 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 02:09:40 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 02:09:40 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 02:09:40 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 02:09:40 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 02:09:40 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 02:09:40 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 02:09:40 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 02:09:40 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 02:09:40 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 02:09:40 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 02:09:40 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 02:09:40 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 02:09:40 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 02:09:40 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 02:09:40 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 02:09:40 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 02:09:40 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 02:09:40 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 02:09:40 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:40 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:40 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:40 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:40 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:40 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:40 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:40 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:40 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:40 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:40 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:40 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:40 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:40 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:40 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:40 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:09:40 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 02:09:40 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 02:09:40 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 02:09:40 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 02:09:40 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 02:09:40 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 02:09:40 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 02:09:40 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 02:09:40 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 02:09:40 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 02:09:40 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 02:09:40 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 02:09:40 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 02:09:40 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 02:09:40 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 02:09:40 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 02:09:40 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 02:09:40 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 02:09:40 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 02:09:40 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 02:09:40 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 02:09:40 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 02:09:40 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 02:09:40 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 02:09:40 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 02:09:40 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 02:09:40 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 02:09:40 : 
MIG: 02:09:40 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 02:09:41 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 02:09:41 : 
MIG: 02:09:41 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 02:09:41 : 2
MIG: 02:09:41 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 02:09:41 : 
MIG: 02:09:41 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 02:09:41 : 
MIG: 02:09:41 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 02:09:41 : 
MIG: 02:09:41 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 02:09:41 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 02:09:41 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 02:09:41 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 02:09:41 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 02:09:41 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 02:09:41 : 
MIG: 02:09:41 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 02:09:41 : 
MIG: 02:09:41 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 02:09:41 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 02:09:41 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 02:09:41 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 02:09:41 : 
MIG: 02:09:41 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 02:09:41 : 
MIG: 02:09:41 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 02:09:41 : 
MIG: 02:09:41 : 
MIG: 02:09:41 : 
MIG: 02:09:41 : Same Interface
MIG: 02:09:44 : xml_input_file: board.prj
MIG: 02:09:44 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 02:10:32 : xml_input_file: board.prj
MIG: 02:10:32 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 02:10:32 : In updateAllModelParams
MIG: 02:10:32 : XGUI hdlLanguage: Verilog
MIG: 02:10:32 : xgui vivado_mode: xpg_bd
MIG: 02:10:32 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 02:10:32 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 02:10:34 : 
MIG: 02:10:34 : Inside fn mem: DDR2
MIG: 02:10:34 : QDRII+ Inside fn ui: 81000000
MIG: 02:10:34 : 
MIG: 02:10:34 : 
MIG: 02:10:34 : 
MIG: 02:10:34 : 
MIG: 02:10:34 :  polarity_value: 1
MIG: 02:10:34 : 
MIG: 02:10:34 : 
MIG: 02:10:34 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 02:10:34 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 02:10:34 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 02:10:34 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 02:10:34 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 02:10:34 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: ECC ==> OFF
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 02:10:34 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 02:10:34 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 02:10:34 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 02:10:34 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 02:10:34 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 02:10:34 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 02:10:34 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 02:10:34 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 02:10:34 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 02:10:34 :  Invalid Param: DDR2_AL ==> "0"
MIG: 02:10:34 :  Invalid Param: DDR2_nAL ==> 0
MIG: 02:10:34 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 02:10:34 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 02:10:34 :  Invalid Param: DDR2_CL ==> 5
MIG: 02:10:34 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 02:10:34 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 02:10:34 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 02:10:34 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 02:10:34 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 02:10:34 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 02:10:34 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 02:10:34 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 02:10:34 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 02:10:34 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 02:10:34 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 02:10:34 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 02:10:34 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 02:10:34 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 02:10:34 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 02:10:34 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 02:10:34 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 02:10:34 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 02:10:34 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 02:10:34 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 02:10:34 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 02:10:34 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 02:10:34 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 02:10:34 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 02:10:34 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 02:10:34 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 02:10:34 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 02:10:34 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 02:10:34 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 02:10:34 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 02:10:34 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 02:10:34 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 02:10:34 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 02:10:34 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 02:10:34 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 02:10:34 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 02:10:34 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 02:10:34 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 02:10:34 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 02:10:34 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 02:10:34 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 02:10:34 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 02:10:34 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 02:10:34 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 02:10:34 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 02:10:34 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 02:10:34 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 02:10:34 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 02:10:34 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 02:10:34 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 02:10:34 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 02:10:34 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 02:10:34 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 02:10:34 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:10:34 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:10:34 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:10:34 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:10:34 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:10:34 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:10:34 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:10:34 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:10:34 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:10:34 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:10:34 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:10:34 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:10:34 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:10:34 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:10:34 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:10:34 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:10:34 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 02:10:34 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 02:10:34 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 02:10:34 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 02:10:34 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 02:10:34 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 02:10:34 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 02:10:34 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 02:10:34 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 02:10:34 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 02:10:34 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 02:10:34 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 02:10:34 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 02:10:34 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 02:10:34 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 02:10:34 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 02:10:34 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 02:10:34 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 02:10:34 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 02:10:34 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 02:10:34 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 02:10:34 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 02:10:34 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 02:10:34 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 02:10:34 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 02:10:34 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 02:10:34 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 02:10:34 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 02:10:34 : 3
MIG: 02:10:34 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 02:10:34 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 02:10:34 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 02:10:34 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 02:10:34 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 02:10:34 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 02:10:34 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 02:10:34 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 02:10:34 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 02:10:34 : 
MIG: 02:10:34 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 02:10:34 : 
MIG: 02:10:34 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 02:10:34 : 
MIG: 02:10:34 : 
MIG: 02:10:34 : 
MIG: 02:10:34 : Same Interface
MIG: 02:10:37 : xml_input_file: board.prj
MIG: 02:10:37 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 02:11:04 : xml_input_file: board.prj
MIG: 02:11:04 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 02:11:04 : In updateAllModelParams
MIG: 02:11:04 : XGUI hdlLanguage: Verilog
MIG: 02:11:04 : xgui vivado_mode: xpg_bd
MIG: 02:11:04 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 02:11:04 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 02:11:05 : 
MIG: 02:11:05 : Inside fn mem: DDR2
MIG: 02:11:05 : QDRII+ Inside fn ui: 81000000
MIG: 02:11:05 : 
MIG: 02:11:05 : 
MIG: 02:11:05 : 
MIG: 02:11:05 : 
MIG: 02:11:05 :  polarity_value: 1
MIG: 02:11:05 : 
MIG: 02:11:05 : 
MIG: 02:11:05 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 02:11:05 : 
MIG: 02:11:05 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 02:11:05 : 
MIG: 02:11:05 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 02:11:05 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 02:11:05 : 
MIG: 02:11:05 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 02:11:05 : 
MIG: 02:11:05 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 02:11:05 : 
MIG: 02:11:05 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 02:11:05 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 02:11:05 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 02:11:05 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 02:11:05 : 
MIG: 02:11:05 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 02:11:05 : 
MIG: 02:11:05 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 02:11:05 : 
MIG: 02:11:05 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 02:11:05 : 
MIG: 02:11:05 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 02:11:05 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 02:11:05 : 
MIG: 02:11:05 :  Valid Param: ECC ==> OFF
MIG: 02:11:05 : 
MIG: 02:11:05 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 02:11:05 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 02:11:05 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 02:11:05 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 02:11:05 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 02:11:05 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 02:11:05 : 
MIG: 02:11:05 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 02:11:05 : 
MIG: 02:11:05 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 02:11:05 : 
MIG: 02:11:05 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 02:11:05 : 
MIG: 02:11:05 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 02:11:05 : 
MIG: 02:11:05 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 02:11:05 : 
MIG: 02:11:05 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 02:11:05 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 02:11:05 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 02:11:05 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 02:11:05 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 02:11:05 :  Invalid Param: DDR2_AL ==> "0"
MIG: 02:11:05 :  Invalid Param: DDR2_nAL ==> 0
MIG: 02:11:05 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 02:11:05 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 02:11:05 :  Invalid Param: DDR2_CL ==> 5
MIG: 02:11:05 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 02:11:05 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 02:11:05 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 02:11:05 : 
MIG: 02:11:05 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 02:11:05 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 02:11:05 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 02:11:06 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 02:11:06 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 02:11:06 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 02:11:06 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 02:11:06 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 02:11:06 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 02:11:06 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 02:11:06 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 02:11:06 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 02:11:06 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 02:11:06 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 02:11:06 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 02:11:06 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 02:11:06 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 02:11:06 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 02:11:06 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 02:11:06 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 02:11:06 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 02:11:06 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 02:11:06 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 02:11:06 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 02:11:06 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 02:11:06 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 02:11:06 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 02:11:06 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 02:11:06 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 02:11:06 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 02:11:06 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 02:11:06 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 02:11:06 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 02:11:06 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 02:11:06 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 02:11:06 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 02:11:06 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 02:11:06 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 02:11:06 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 02:11:06 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 02:11:06 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 02:11:06 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 02:11:06 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 02:11:06 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 02:11:06 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 02:11:06 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 02:11:06 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 02:11:06 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 02:11:06 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 02:11:06 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 02:11:06 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 02:11:06 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:11:06 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:11:06 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:11:06 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:11:06 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:11:06 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:11:06 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:11:06 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:11:06 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:11:06 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:11:06 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:11:06 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:11:06 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:11:06 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:11:06 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:11:06 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:11:06 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 02:11:06 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 02:11:06 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 02:11:06 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 02:11:06 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 02:11:06 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 02:11:06 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 02:11:06 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 02:11:06 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 02:11:06 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 02:11:06 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 02:11:06 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 02:11:06 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 02:11:06 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 02:11:06 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 02:11:06 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 02:11:06 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 02:11:06 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 02:11:06 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 02:11:06 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 02:11:06 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 02:11:06 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 02:11:06 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 02:11:06 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 02:11:06 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 02:11:06 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 02:11:06 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 02:11:06 : 
MIG: 02:11:06 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 02:11:06 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 02:11:06 : 
MIG: 02:11:06 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 02:11:06 : 2
MIG: 02:11:06 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 02:11:06 : 
MIG: 02:11:06 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 02:11:06 : 
MIG: 02:11:06 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 02:11:06 : 
MIG: 02:11:06 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 02:11:06 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 02:11:06 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 02:11:06 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 02:11:06 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 02:11:06 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 02:11:06 : 
MIG: 02:11:06 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 02:11:06 : 
MIG: 02:11:06 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 02:11:06 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 02:11:06 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 02:11:06 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 02:11:06 : 
MIG: 02:11:06 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 02:11:06 : 
MIG: 02:11:06 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 02:11:06 : 
MIG: 02:11:06 : 
MIG: 02:11:06 : 
MIG: 02:11:06 : Same Interface
MIG: 02:11:09 : xml_input_file: board.prj
MIG: 02:11:09 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 02:12:18 : xml_input_file: board.prj
MIG: 02:12:18 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 02:12:18 : In updateAllModelParams
MIG: 02:12:18 : XGUI hdlLanguage: Verilog
MIG: 02:12:18 : xgui vivado_mode: xpg_bd
MIG: 02:12:18 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 02:12:18 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 02:12:20 : 
MIG: 02:12:20 : Inside fn mem: DDR2
MIG: 02:12:20 : QDRII+ Inside fn ui: 81000000
MIG: 02:12:20 : 
MIG: 02:12:20 : 
MIG: 02:12:20 : 
MIG: 02:12:20 : 
MIG: 02:12:20 :  polarity_value: 1
MIG: 02:12:20 : 
MIG: 02:12:20 : 
MIG: 02:12:20 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 02:12:20 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 02:12:20 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 02:12:20 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 02:12:20 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 02:12:20 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: ECC ==> OFF
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 02:12:20 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 02:12:20 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 02:12:20 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 02:12:20 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 02:12:20 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 02:12:20 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 02:12:20 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 02:12:20 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 02:12:20 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 02:12:20 :  Invalid Param: DDR2_AL ==> "0"
MIG: 02:12:20 :  Invalid Param: DDR2_nAL ==> 0
MIG: 02:12:20 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 02:12:20 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 02:12:20 :  Invalid Param: DDR2_CL ==> 5
MIG: 02:12:20 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 02:12:20 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 02:12:20 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 02:12:20 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 02:12:20 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 02:12:20 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 02:12:20 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 02:12:20 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 02:12:20 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 02:12:20 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 02:12:20 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 02:12:20 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 02:12:20 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 02:12:20 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 02:12:20 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 02:12:20 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 02:12:20 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 02:12:20 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 02:12:20 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 02:12:20 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 02:12:20 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 02:12:20 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 02:12:20 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 02:12:20 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 02:12:20 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 02:12:20 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 02:12:20 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 02:12:20 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 02:12:20 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 02:12:20 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 02:12:20 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 02:12:20 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 02:12:20 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 02:12:20 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 02:12:20 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 02:12:20 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 02:12:20 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 02:12:20 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 02:12:20 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 02:12:20 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 02:12:20 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 02:12:20 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 02:12:20 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 02:12:20 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 02:12:20 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 02:12:20 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 02:12:20 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 02:12:20 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 02:12:20 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 02:12:20 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 02:12:20 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 02:12:20 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 02:12:20 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 02:12:20 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:20 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:20 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:20 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:20 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:20 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:20 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:20 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:20 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:20 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:20 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:20 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:20 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:20 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:20 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:20 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:20 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 02:12:20 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 02:12:20 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 02:12:20 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 02:12:20 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 02:12:20 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 02:12:20 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 02:12:20 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 02:12:20 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 02:12:20 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 02:12:20 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 02:12:20 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 02:12:20 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 02:12:20 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 02:12:20 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 02:12:20 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 02:12:20 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 02:12:20 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 02:12:20 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 02:12:20 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 02:12:20 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 02:12:20 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 02:12:20 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 02:12:20 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 02:12:20 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 02:12:20 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 02:12:20 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 02:12:20 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 02:12:20 : 3
MIG: 02:12:20 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 02:12:20 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 02:12:20 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 02:12:20 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 02:12:20 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 02:12:20 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 02:12:20 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 02:12:20 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 02:12:20 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 02:12:20 : 
MIG: 02:12:20 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 02:12:20 : 
MIG: 02:12:20 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 02:12:20 : 
MIG: 02:12:20 : 
MIG: 02:12:20 : 
MIG: 02:12:20 : Same Interface
MIG: 02:12:24 : xml_input_file: board.prj
MIG: 02:12:24 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 02:12:51 : xml_input_file: board.prj
MIG: 02:12:51 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 02:12:51 : In updateAllModelParams
MIG: 02:12:51 : XGUI hdlLanguage: Verilog
MIG: 02:12:51 : xgui vivado_mode: xpg_bd
MIG: 02:12:51 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 02:12:51 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 02:12:53 : 
MIG: 02:12:53 : Inside fn mem: DDR2
MIG: 02:12:53 : QDRII+ Inside fn ui: 81000000
MIG: 02:12:53 : 
MIG: 02:12:53 : 
MIG: 02:12:53 : 
MIG: 02:12:53 : 
MIG: 02:12:53 :  polarity_value: 1
MIG: 02:12:53 : 
MIG: 02:12:53 : 
MIG: 02:12:53 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 02:12:53 : 
MIG: 02:12:53 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 02:12:53 : 
MIG: 02:12:53 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 02:12:53 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 02:12:53 : 
MIG: 02:12:53 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 02:12:53 : 
MIG: 02:12:53 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 02:12:53 : 
MIG: 02:12:53 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 02:12:53 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 02:12:53 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 02:12:53 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 02:12:53 : 
MIG: 02:12:53 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 02:12:53 : 
MIG: 02:12:53 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 02:12:53 : 
MIG: 02:12:53 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 02:12:53 : 
MIG: 02:12:53 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 02:12:53 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 02:12:53 : 
MIG: 02:12:53 :  Valid Param: ECC ==> OFF
MIG: 02:12:53 : 
MIG: 02:12:53 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 02:12:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 02:12:53 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 02:12:53 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 02:12:53 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 02:12:53 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 02:12:53 : 
MIG: 02:12:53 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 02:12:53 : 
MIG: 02:12:53 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 02:12:53 : 
MIG: 02:12:53 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 02:12:53 : 
MIG: 02:12:53 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 02:12:53 : 
MIG: 02:12:53 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 02:12:53 : 
MIG: 02:12:53 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 02:12:53 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 02:12:53 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 02:12:53 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 02:12:53 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 02:12:53 :  Invalid Param: DDR2_AL ==> "0"
MIG: 02:12:53 :  Invalid Param: DDR2_nAL ==> 0
MIG: 02:12:53 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 02:12:53 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 02:12:53 :  Invalid Param: DDR2_CL ==> 5
MIG: 02:12:53 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 02:12:53 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 02:12:53 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 02:12:53 : 
MIG: 02:12:53 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 02:12:53 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 02:12:53 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 02:12:53 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 02:12:53 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 02:12:53 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 02:12:53 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 02:12:53 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 02:12:53 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 02:12:53 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 02:12:53 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 02:12:53 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 02:12:53 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 02:12:53 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 02:12:53 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 02:12:53 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 02:12:53 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 02:12:53 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 02:12:53 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 02:12:53 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 02:12:53 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 02:12:53 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 02:12:53 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 02:12:53 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 02:12:53 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 02:12:53 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 02:12:53 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 02:12:53 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 02:12:53 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 02:12:53 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 02:12:53 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 02:12:53 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 02:12:53 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 02:12:53 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 02:12:53 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 02:12:53 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 02:12:53 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 02:12:53 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 02:12:53 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 02:12:53 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 02:12:53 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 02:12:53 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 02:12:53 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 02:12:53 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 02:12:53 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 02:12:53 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 02:12:53 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 02:12:53 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 02:12:53 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 02:12:53 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 02:12:53 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 02:12:53 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:54 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:54 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:54 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:54 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:54 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:54 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:54 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:54 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:54 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:54 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:54 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:54 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:54 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:54 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:54 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:12:54 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 02:12:54 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 02:12:54 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 02:12:54 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 02:12:54 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 02:12:54 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 02:12:54 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 02:12:54 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 02:12:54 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 02:12:54 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 02:12:54 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 02:12:54 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 02:12:54 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 02:12:54 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 02:12:54 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 02:12:54 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 02:12:54 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 02:12:54 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 02:12:54 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 02:12:54 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 02:12:54 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 02:12:54 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 02:12:54 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 02:12:54 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 02:12:54 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 02:12:54 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 02:12:54 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 02:12:54 : 
MIG: 02:12:54 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 02:12:54 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 02:12:54 : 
MIG: 02:12:54 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 02:12:54 : 2
MIG: 02:12:54 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 02:12:54 : 
MIG: 02:12:54 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 02:12:54 : 
MIG: 02:12:54 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 02:12:54 : 
MIG: 02:12:54 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 02:12:54 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 02:12:54 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 02:12:54 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 02:12:54 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 02:12:54 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 02:12:54 : 
MIG: 02:12:54 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 02:12:54 : 
MIG: 02:12:54 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 02:12:54 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 02:12:54 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 02:12:54 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 02:12:54 : 
MIG: 02:12:54 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 02:12:54 : 
MIG: 02:12:54 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 02:12:54 : 
MIG: 02:12:54 : 
MIG: 02:12:54 : 
MIG: 02:12:54 : Same Interface
MIG: 02:12:58 : xml_input_file: board.prj
MIG: 02:12:58 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 02:15:05 : xml_input_file: board.prj
MIG: 02:15:05 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 02:15:05 : In updateAllModelParams
MIG: 02:15:05 : XGUI hdlLanguage: Verilog
MIG: 02:15:05 : xgui vivado_mode: xpg_bd
MIG: 02:15:05 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 02:15:05 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 02:15:07 : 
MIG: 02:15:07 : Inside fn mem: DDR2
MIG: 02:15:07 : QDRII+ Inside fn ui: 81000000
MIG: 02:15:07 : 
MIG: 02:15:07 : 
MIG: 02:15:07 : 
MIG: 02:15:07 : 
MIG: 02:15:07 :  polarity_value: 1
MIG: 02:15:07 : 
MIG: 02:15:07 : 
MIG: 02:15:07 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 02:15:07 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 02:15:07 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 02:15:07 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 02:15:07 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 02:15:07 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: ECC ==> OFF
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 02:15:07 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 02:15:07 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 02:15:07 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 02:15:07 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 02:15:07 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 02:15:07 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 02:15:07 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 02:15:07 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 02:15:07 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 02:15:07 :  Invalid Param: DDR2_AL ==> "0"
MIG: 02:15:07 :  Invalid Param: DDR2_nAL ==> 0
MIG: 02:15:07 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 02:15:07 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 02:15:07 :  Invalid Param: DDR2_CL ==> 5
MIG: 02:15:07 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 02:15:07 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 02:15:07 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 02:15:07 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 02:15:07 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 02:15:07 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 02:15:07 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 02:15:07 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 02:15:07 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 02:15:07 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 02:15:07 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 02:15:07 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 02:15:07 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 02:15:07 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 02:15:07 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 02:15:07 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 02:15:07 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 02:15:07 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 02:15:07 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 02:15:07 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 02:15:07 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 02:15:07 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 02:15:07 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 02:15:07 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 02:15:07 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 02:15:07 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 02:15:07 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 02:15:07 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 02:15:07 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 02:15:07 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 02:15:07 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 02:15:07 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 02:15:07 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 02:15:07 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 02:15:07 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 02:15:07 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 02:15:07 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 02:15:07 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 02:15:07 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 02:15:07 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 02:15:07 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 02:15:07 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 02:15:07 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 02:15:07 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 02:15:07 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 02:15:07 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 02:15:07 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 02:15:07 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 02:15:07 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 02:15:07 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 02:15:07 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 02:15:07 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 02:15:07 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 02:15:07 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:07 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:07 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:07 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:07 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:07 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:07 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:07 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:07 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:07 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:07 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:07 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:07 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:07 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:07 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:07 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:07 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 02:15:07 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 02:15:07 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 02:15:07 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 02:15:07 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 02:15:07 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 02:15:07 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 02:15:07 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 02:15:07 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 02:15:07 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 02:15:07 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 02:15:07 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 02:15:07 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 02:15:07 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 02:15:07 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 02:15:07 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 02:15:07 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 02:15:07 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 02:15:07 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 02:15:07 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 02:15:07 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 02:15:07 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 02:15:07 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 02:15:07 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 02:15:07 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 02:15:07 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 02:15:07 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 02:15:07 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 02:15:07 : 3
MIG: 02:15:07 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 02:15:07 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 02:15:07 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 02:15:07 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 02:15:07 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 02:15:07 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 02:15:07 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 02:15:07 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 02:15:07 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 02:15:07 : 
MIG: 02:15:07 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 02:15:07 : 
MIG: 02:15:07 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 02:15:07 : 
MIG: 02:15:07 : 
MIG: 02:15:07 : 
MIG: 02:15:07 : Same Interface
MIG: 02:15:12 : xml_input_file: board.prj
MIG: 02:15:12 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 02:15:38 : xml_input_file: board.prj
MIG: 02:15:38 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 02:15:38 : In updateAllModelParams
MIG: 02:15:38 : XGUI hdlLanguage: Verilog
MIG: 02:15:38 : xgui vivado_mode: xpg_bd
MIG: 02:15:38 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 02:15:38 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 02:15:39 : 
MIG: 02:15:39 : Inside fn mem: DDR2
MIG: 02:15:39 : QDRII+ Inside fn ui: 81000000
MIG: 02:15:39 : 
MIG: 02:15:39 : 
MIG: 02:15:39 : 
MIG: 02:15:39 : 
MIG: 02:15:39 :  polarity_value: 1
MIG: 02:15:39 : 
MIG: 02:15:39 : 
MIG: 02:15:39 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 02:15:39 : 
MIG: 02:15:39 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 02:15:39 : 
MIG: 02:15:39 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 02:15:39 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 02:15:39 : 
MIG: 02:15:39 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 02:15:39 : 
MIG: 02:15:39 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 02:15:39 : 
MIG: 02:15:39 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 02:15:39 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 02:15:39 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 02:15:39 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 02:15:39 : 
MIG: 02:15:39 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 02:15:39 : 
MIG: 02:15:39 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 02:15:39 : 
MIG: 02:15:39 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 02:15:39 : 
MIG: 02:15:39 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 02:15:39 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 02:15:39 : 
MIG: 02:15:39 :  Valid Param: ECC ==> OFF
MIG: 02:15:39 : 
MIG: 02:15:39 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 02:15:39 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 02:15:39 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 02:15:39 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 02:15:39 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 02:15:39 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 02:15:39 : 
MIG: 02:15:39 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 02:15:40 : 
MIG: 02:15:40 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 02:15:40 : 
MIG: 02:15:40 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 02:15:40 : 
MIG: 02:15:40 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 02:15:40 : 
MIG: 02:15:40 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 02:15:40 : 
MIG: 02:15:40 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 02:15:40 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 02:15:40 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 02:15:40 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 02:15:40 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 02:15:40 :  Invalid Param: DDR2_AL ==> "0"
MIG: 02:15:40 :  Invalid Param: DDR2_nAL ==> 0
MIG: 02:15:40 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 02:15:40 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 02:15:40 :  Invalid Param: DDR2_CL ==> 5
MIG: 02:15:40 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 02:15:40 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 02:15:40 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 02:15:40 : 
MIG: 02:15:40 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 02:15:40 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 02:15:40 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 02:15:40 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 02:15:40 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 02:15:40 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 02:15:40 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 02:15:40 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 02:15:40 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 02:15:40 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 02:15:40 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 02:15:40 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 02:15:40 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 02:15:40 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 02:15:40 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 02:15:40 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 02:15:40 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 02:15:40 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 02:15:40 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 02:15:40 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 02:15:40 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 02:15:40 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 02:15:40 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 02:15:40 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 02:15:40 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 02:15:40 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 02:15:40 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 02:15:40 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 02:15:40 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 02:15:40 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 02:15:40 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 02:15:40 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 02:15:40 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 02:15:40 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 02:15:40 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 02:15:40 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 02:15:40 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 02:15:40 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 02:15:40 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 02:15:40 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 02:15:40 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 02:15:40 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 02:15:40 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 02:15:40 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 02:15:40 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 02:15:40 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 02:15:40 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 02:15:40 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 02:15:40 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 02:15:40 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 02:15:40 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 02:15:40 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:40 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:40 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:40 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:40 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:40 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:40 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:40 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:40 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:40 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:40 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:40 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:40 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:40 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:40 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:40 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:15:40 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 02:15:40 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 02:15:40 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 02:15:40 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 02:15:40 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 02:15:40 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 02:15:40 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 02:15:40 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 02:15:40 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 02:15:40 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 02:15:40 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 02:15:40 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 02:15:40 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 02:15:40 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 02:15:40 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 02:15:40 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 02:15:40 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 02:15:40 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 02:15:40 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 02:15:40 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 02:15:40 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 02:15:40 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 02:15:40 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 02:15:40 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 02:15:40 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 02:15:40 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 02:15:40 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 02:15:40 : 
MIG: 02:15:40 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 02:15:40 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 02:15:40 : 
MIG: 02:15:40 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 02:15:40 : 2
MIG: 02:15:40 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 02:15:40 : 
MIG: 02:15:40 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 02:15:40 : 
MIG: 02:15:40 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 02:15:40 : 
MIG: 02:15:40 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 02:15:40 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 02:15:40 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 02:15:40 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 02:15:40 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 02:15:40 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 02:15:40 : 
MIG: 02:15:40 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 02:15:40 : 
MIG: 02:15:40 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 02:15:40 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 02:15:40 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 02:15:40 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 02:15:40 : 
MIG: 02:15:40 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 02:15:40 : 
MIG: 02:15:40 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 02:15:40 : 
MIG: 02:15:40 : 
MIG: 02:15:40 : 
MIG: 02:15:40 : Same Interface
MIG: 02:15:44 : xml_input_file: board.prj
MIG: 02:15:44 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 02:16:05 : Running synthesis.xit
MIG: 02:16:05 : ################# RUNNING MIG BATCH ###################
MIG: 02:16:05 : Writing IN file for 'Hole_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0
MIG: 02:16:05 : synp_flow:  -- synthesis_mode: Other
MIG: 02:16:05 : outputDirectory: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/_tmp/
MIG: 02:16:05 : vivado_mode: xpg_bd
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 1
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 : isPortInterface: 0
MIG: 02:16:05 :  locked false  
MIG: 02:16:05 : HDL Language: Verilog
MIG: 02:16:05 : compInfo: false
MIG: 02:16:05 : Vivado Options xc7a100t csg324 -1
MIG: 02:16:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 02:16:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 02:16:05 : xilinx_path: C:/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 02:16:05 : I am in catch area
MIG: 02:16:05 : Running C:/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.out ... 
MIG: 02:16:29 : XML_INPUT_FILE: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 02:16:29 : Component_Name: Hole_mig_7series_0_0
MIG: 02:16:29 : Moving Hole_mig_7series_0_0 ...
MIG: 02:16:29 : Moving Hole_mig_7series_0_0.veo ...
MIG: 02:16:29 : Moving Hole_mig_7series_0_0_xmdf.tcl ...
MIG: 02:16:31 : Running implementation.xit
MIG: 02:16:31 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>Hole_mig_7series_0_0</ModuleName> 
MIG: 02:16:31 : ERR:     <Version>2.2</Version> <==>     <Version>2.0</Version> 
MIG: 02:16:31 : ################# RUNNING MIG BATCH ###################
MIG: 02:16:31 : Writing IN file for 'Hole_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0
MIG: 02:16:31 : synp_flow:  -- synthesis_mode: Other
MIG: 02:16:31 : outputDirectory: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/_tmp/
MIG: 02:16:31 : vivado_mode: xpg_bd
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 1
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 : isPortInterface: 0
MIG: 02:16:32 :  locked false  
MIG: 02:16:32 : HDL Language: Verilog
MIG: 02:16:32 : compInfo: false
MIG: 02:16:32 : Vivado Options xc7a100t csg324 -1
MIG: 02:16:32 : 1: xc7a100t 2: csg324 3: -1
MIG: 02:16:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 02:16:32 : xilinx_path: C:/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 02:16:32 : I am in catch area
MIG: 02:16:32 : Running C:/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.out ... 
MIG: 02:16:44 : XML_INPUT_FILE: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 02:16:44 : Component_Name: Hole_mig_7series_0_0
MIG: 02:16:44 : Moving Hole_mig_7series_0_0 ...
MIG: 02:16:44 : Moving Hole_mig_7series_0_0.veo ...
MIG: 02:16:44 : Moving Hole_mig_7series_0_0_xmdf.tcl ...
MIG: 02:16:46 : Running vlog_synth_rpr.xit
MIG: 02:16:46 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>Hole_mig_7series_0_0</ModuleName> 
MIG: 02:16:46 : ERR:     <Version>2.2</Version> <==>     <Version>2.0</Version> 
MIG: 02:16:46 : ################# RUNNING MIG BATCH ###################
MIG: 02:16:46 : Writing IN file for 'Hole_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0
MIG: 02:16:46 : synp_flow:  -- synthesis_mode: Other
MIG: 02:16:46 : outputDirectory: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/_tmp/
MIG: 02:16:46 : vivado_mode: xpg_bd
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:46 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 1
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 : isPortInterface: 0
MIG: 02:16:47 :  locked false  
MIG: 02:16:47 : HDL Language: Verilog
MIG: 02:16:47 : compInfo: false
MIG: 02:16:47 : Vivado Options xc7a100t csg324 -1
MIG: 02:16:47 : 1: xc7a100t 2: csg324 3: -1
MIG: 02:16:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 02:16:47 : xilinx_path: C:/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 02:16:47 : I am in catch area
MIG: 02:16:47 : Running C:/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.out ... 
MIG: 02:16:59 : XML_INPUT_FILE: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall7/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 02:16:59 : Component_Name: Hole_mig_7series_0_0
MIG: 02:16:59 : Moving Hole_mig_7series_0_0 ...
MIG: 02:16:59 : Moving Hole_mig_7series_0_0.veo ...
MIG: 02:16:59 : Moving Hole_mig_7series_0_0_xmdf.tcl ...
MIG: 22:14:58 : xml_input_file: board.prj
MIG: 22:14:58 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:14:58 : xml_input_file: board.prj
MIG: 22:14:58 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:14:58 : xml_input_file: board.prj
MIG: 22:14:58 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:14:58 : In updateAllModelParams
MIG: 22:14:58 : XGUI hdlLanguage: Verilog
MIG: 22:14:58 : xgui vivado_mode: xpg_bd
MIG: 22:14:58 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:14:58 : Unreadable C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 22:14:58 : xml_input_file: board.prj
MIG: 22:14:58 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:14:58 : xml_input_file: board.prj
MIG: 22:14:58 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:15:23 : xml_input_file: board.prj
MIG: 22:15:23 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:15:23 : In updateAllModelParams
MIG: 22:15:23 : XGUI hdlLanguage: Verilog
MIG: 22:15:23 : xgui vivado_mode: xpg_bd
MIG: 22:15:23 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:15:23 : Unreadable C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 22:15:23 : xml_input_file: board.prj
MIG: 22:15:23 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:15:23 : xml_input_file: board.prj
MIG: 22:15:23 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:17:01 : xml_input_file: board.prj
MIG: 22:17:01 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:17:01 : In updateAllModelParams
MIG: 22:17:01 : XGUI hdlLanguage: Verilog
MIG: 22:17:01 : xgui vivado_mode: xpg_bd
MIG: 22:17:01 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:17:01 : Unreadable C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 22:17:01 : xml_input_file: board.prj
MIG: 22:17:01 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:17:01 : xml_input_file: board.prj
MIG: 22:17:01 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:17:19 : xml_input_file: board.prj
MIG: 22:17:19 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:17:19 : In updateAllModelParams
MIG: 22:17:19 : XGUI hdlLanguage: Verilog
MIG: 22:17:19 : xgui vivado_mode: xpg_bd
MIG: 22:17:19 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:17:19 : Unreadable C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 22:17:19 : xml_input_file: board.prj
MIG: 22:17:19 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:17:19 : xml_input_file: board.prj
MIG: 22:17:19 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:18:51 : Running synthesis.xit
MIG: 22:18:51 : ################# RUNNING MIG BATCH ###################
MIG: 22:18:51 : Writing IN file for 'Hole_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0
MIG: 22:18:51 : synp_flow:  -- synthesis_mode: Other
MIG: 22:18:51 : outputDirectory: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/_tmp/
MIG: 22:18:51 : vivado_mode: xpg_bd
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 1
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 : isPortInterface: 0
MIG: 22:18:51 :  locked false  
MIG: 22:18:51 : HDL Language: Verilog
MIG: 22:18:51 : compInfo: false
MIG: 22:18:51 : Vivado Options xc7a100t csg324 -1
MIG: 22:18:51 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:18:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 22:18:51 : xilinx_path: C:/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 22:18:51 : I am in catch area
MIG: 22:18:51 : Running C:/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.out ... 
MIG: 22:19:03 : XML_INPUT_FILE: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:19:03 : Component_Name: Hole_mig_7series_0_0
MIG: 22:19:03 : Moving Hole_mig_7series_0_0 ...
MIG: 22:19:03 : Moving Hole_mig_7series_0_0.veo ...
MIG: 22:19:03 : Moving Hole_mig_7series_0_0_xmdf.tcl ...
MIG: 22:19:06 : Running implementation.xit
MIG: 22:19:06 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>Hole_mig_7series_0_0</ModuleName> 
MIG: 22:19:06 : ERR:     <Version>2.2</Version> <==>     <Version>2.0</Version> 
MIG: 22:19:06 : ################# RUNNING MIG BATCH ###################
MIG: 22:19:06 : Writing IN file for 'Hole_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0
MIG: 22:19:06 : synp_flow:  -- synthesis_mode: Other
MIG: 22:19:06 : outputDirectory: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/_tmp/
MIG: 22:19:06 : vivado_mode: xpg_bd
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:06 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 1
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 : isPortInterface: 0
MIG: 22:19:07 :  locked false  
MIG: 22:19:07 : HDL Language: Verilog
MIG: 22:19:07 : compInfo: false
MIG: 22:19:07 : Vivado Options xc7a100t csg324 -1
MIG: 22:19:07 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:19:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 22:19:07 : xilinx_path: C:/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 22:19:07 : I am in catch area
MIG: 22:19:07 : Running C:/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.out ... 
MIG: 22:19:18 : XML_INPUT_FILE: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:19:18 : Component_Name: Hole_mig_7series_0_0
MIG: 22:19:18 : Moving Hole_mig_7series_0_0 ...
MIG: 22:19:18 : Moving Hole_mig_7series_0_0.veo ...
MIG: 22:19:18 : Moving Hole_mig_7series_0_0_xmdf.tcl ...
MIG: 22:19:20 : Running vlog_synth_rpr.xit
MIG: 22:19:20 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>Hole_mig_7series_0_0</ModuleName> 
MIG: 22:19:20 : ERR:     <Version>2.2</Version> <==>     <Version>2.0</Version> 
MIG: 22:19:20 : ################# RUNNING MIG BATCH ###################
MIG: 22:19:20 : Writing IN file for 'Hole_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0
MIG: 22:19:20 : synp_flow:  -- synthesis_mode: Other
MIG: 22:19:20 : outputDirectory: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/_tmp/
MIG: 22:19:20 : vivado_mode: xpg_bd
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 1
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 : isPortInterface: 0
MIG: 22:19:20 :  locked false  
MIG: 22:19:20 : HDL Language: Verilog
MIG: 22:19:20 : compInfo: false
MIG: 22:19:20 : Vivado Options xc7a100t csg324 -1
MIG: 22:19:20 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:19:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 22:19:20 : xilinx_path: C:/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 22:19:20 : I am in catch area
MIG: 22:19:20 : Running C:/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.out ... 
MIG: 22:19:32 : XML_INPUT_FILE: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:19:32 : Component_Name: Hole_mig_7series_0_0
MIG: 22:19:32 : Moving Hole_mig_7series_0_0 ...
MIG: 22:19:33 : Moving Hole_mig_7series_0_0.veo ...
MIG: 22:19:33 : Moving Hole_mig_7series_0_0_xmdf.tcl ...
MIG: 22:19:36 : Running simulation.xit
MIG: 22:19:36 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>Hole_mig_7series_0_0</ModuleName> 
MIG: 22:19:36 : ERR:     <Version>2.2</Version> <==>     <Version>2.0</Version> 
MIG: 22:19:36 : ################# RUNNING MIG BATCH ###################
MIG: 22:19:36 : Writing IN file for 'Hole_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0
MIG: 22:19:36 : synp_flow:  -- synthesis_mode: Other
MIG: 22:19:36 : outputDirectory: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/_tmp/
MIG: 22:19:36 : vivado_mode: xpg_bd
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 1
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 : isPortInterface: 0
MIG: 22:19:36 :  locked false  
MIG: 22:19:36 : HDL Language: Verilog
MIG: 22:19:36 : compInfo: false
MIG: 22:19:36 : Vivado Options xc7a100t csg324 -1
MIG: 22:19:36 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:19:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 22:19:36 : xilinx_path: C:/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 22:19:36 : I am in catch area
MIG: 22:19:36 : Running C:/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.out ... 
MIG: 22:19:47 : XML_INPUT_FILE: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:19:47 : Component_Name: Hole_mig_7series_0_0
MIG: 22:19:47 : Moving Hole_mig_7series_0_0 ...
MIG: 22:19:47 : Moving Hole_mig_7series_0_0.veo ...
MIG: 22:19:47 : Moving Hole_mig_7series_0_0_xmdf.tcl ...
MIG: 22:19:50 : Running vlog_sim_rpr.xit
MIG: 22:19:50 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>Hole_mig_7series_0_0</ModuleName> 
MIG: 22:19:50 : ERR:     <Version>2.2</Version> <==>     <Version>2.0</Version> 
MIG: 22:19:50 : ################# RUNNING MIG BATCH ###################
MIG: 22:19:50 : Writing IN file for 'Hole_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0
MIG: 22:19:50 : synp_flow:  -- synthesis_mode: Other
MIG: 22:19:50 : outputDirectory: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/_tmp/
MIG: 22:19:50 : vivado_mode: xpg_bd
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 1
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 : isPortInterface: 0
MIG: 22:19:50 :  locked false  
MIG: 22:19:50 : HDL Language: Verilog
MIG: 22:19:50 : compInfo: false
MIG: 22:19:50 : Vivado Options xc7a100t csg324 -1
MIG: 22:19:50 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:19:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 22:19:50 : xilinx_path: C:/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 22:19:50 : I am in catch area
MIG: 22:19:50 : Running C:/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.out ... 
MIG: 22:20:02 : XML_INPUT_FILE: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:20:02 : Component_Name: Hole_mig_7series_0_0
MIG: 22:20:02 : Moving Hole_mig_7series_0_0 ...
MIG: 22:20:02 : Moving Hole_mig_7series_0_0.veo ...
MIG: 22:20:02 : Moving Hole_mig_7series_0_0_xmdf.tcl ...
MIG: 22:21:59 : xml_input_file: board.prj
MIG: 22:21:59 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:21:59 : In updateAllModelParams
MIG: 22:21:59 : XGUI hdlLanguage: Verilog
MIG: 22:21:59 : xgui vivado_mode: xpg_bd
MIG: 22:21:59 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:21:59 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 22:22:01 : 
MIG: 22:22:01 : Inside fn mem: DDR2
MIG: 22:22:01 : QDRII+ Inside fn ui: 81000000
MIG: 22:22:01 : 
MIG: 22:22:01 : 
MIG: 22:22:01 : 
MIG: 22:22:01 : 
MIG: 22:22:01 :  polarity_value: 1
MIG: 22:22:01 : 
MIG: 22:22:01 : 
MIG: 22:22:01 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 22:22:01 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 22:22:01 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:22:01 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 22:22:01 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 22:22:01 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: ECC ==> OFF
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 22:22:01 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:22:01 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:22:01 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:22:01 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 22:22:01 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 22:22:01 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:22:01 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 22:22:01 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 22:22:01 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 22:22:01 :  Invalid Param: DDR2_AL ==> "0"
MIG: 22:22:01 :  Invalid Param: DDR2_nAL ==> 0
MIG: 22:22:01 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 22:22:01 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 22:22:01 :  Invalid Param: DDR2_CL ==> 5
MIG: 22:22:01 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 22:22:01 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 22:22:01 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 22:22:01 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 22:22:01 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 22:22:01 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 22:22:01 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 22:22:01 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 22:22:01 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 22:22:01 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 22:22:01 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 22:22:01 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 22:22:01 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 22:22:01 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 22:22:01 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 22:22:01 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 22:22:01 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 22:22:01 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 22:22:01 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 22:22:01 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 22:22:01 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 22:22:01 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 22:22:01 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 22:22:01 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 22:22:01 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:22:01 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 22:22:01 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:22:01 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 22:22:01 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 22:22:01 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:22:01 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:22:01 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 22:22:01 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 22:22:01 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 22:22:01 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 22:22:01 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 22:22:01 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 22:22:01 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 22:22:01 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 22:22:01 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 22:22:01 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 22:22:01 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 22:22:01 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 22:22:01 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:22:01 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 22:22:01 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 22:22:01 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 22:22:01 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 22:22:01 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 22:22:01 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 22:22:01 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 22:22:01 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 22:22:01 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 22:22:01 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:01 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:01 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:01 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:01 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:01 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:01 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:01 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:01 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:01 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:01 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:01 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:01 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:01 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:01 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:01 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:01 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 22:22:01 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:22:01 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:22:01 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:22:01 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:22:01 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:22:01 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 22:22:01 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 22:22:01 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 22:22:01 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 22:22:01 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 22:22:01 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 22:22:01 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:22:01 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 22:22:01 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 22:22:01 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 22:22:01 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 22:22:01 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:22:01 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 22:22:01 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 22:22:01 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:22:01 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 22:22:01 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 22:22:01 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 22:22:01 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 22:22:01 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:22:01 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 22:22:01 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 22:22:01 : 3
MIG: 22:22:01 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 22:22:01 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 22:22:01 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 22:22:01 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 22:22:01 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 22:22:01 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 22:22:01 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 22:22:01 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 22:22:01 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 22:22:01 : 
MIG: 22:22:01 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 22:22:01 : 
MIG: 22:22:01 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:22:01 : 
MIG: 22:22:01 : 
MIG: 22:22:01 : 
MIG: 22:22:01 : Same Interface
MIG: 22:22:05 : xml_input_file: board.prj
MIG: 22:22:05 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:22:33 : xml_input_file: board.prj
MIG: 22:22:33 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:22:33 : In updateAllModelParams
MIG: 22:22:33 : XGUI hdlLanguage: Verilog
MIG: 22:22:33 : xgui vivado_mode: xpg_bd
MIG: 22:22:33 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:22:33 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 22:22:34 : 
MIG: 22:22:34 : Inside fn mem: DDR2
MIG: 22:22:34 : QDRII+ Inside fn ui: 81000000
MIG: 22:22:34 : 
MIG: 22:22:34 : 
MIG: 22:22:34 : 
MIG: 22:22:34 : 
MIG: 22:22:34 :  polarity_value: 1
MIG: 22:22:34 : 
MIG: 22:22:34 : 
MIG: 22:22:34 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 22:22:34 : 
MIG: 22:22:34 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 22:22:34 : 
MIG: 22:22:34 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 22:22:34 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 22:22:34 : 
MIG: 22:22:34 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 22:22:34 : 
MIG: 22:22:34 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 22:22:34 : 
MIG: 22:22:34 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 22:22:34 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:22:34 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 22:22:34 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 22:22:34 : 
MIG: 22:22:34 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 22:22:34 : 
MIG: 22:22:34 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 22:22:34 : 
MIG: 22:22:34 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 22:22:34 : 
MIG: 22:22:34 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 22:22:34 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 22:22:34 : 
MIG: 22:22:34 :  Valid Param: ECC ==> OFF
MIG: 22:22:34 : 
MIG: 22:22:34 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 22:22:34 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:22:34 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:22:34 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:22:34 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 22:22:34 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 22:22:34 : 
MIG: 22:22:34 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 22:22:34 : 
MIG: 22:22:34 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 22:22:34 : 
MIG: 22:22:34 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 22:22:34 : 
MIG: 22:22:34 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 22:22:34 : 
MIG: 22:22:34 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 22:22:34 : 
MIG: 22:22:34 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 22:22:34 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:22:35 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 22:22:35 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 22:22:35 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 22:22:35 :  Invalid Param: DDR2_AL ==> "0"
MIG: 22:22:35 :  Invalid Param: DDR2_nAL ==> 0
MIG: 22:22:35 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 22:22:35 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 22:22:35 :  Invalid Param: DDR2_CL ==> 5
MIG: 22:22:35 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 22:22:35 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 22:22:35 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 22:22:35 : 
MIG: 22:22:35 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 22:22:35 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 22:22:35 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 22:22:35 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 22:22:35 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 22:22:35 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 22:22:35 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 22:22:35 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 22:22:35 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 22:22:35 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 22:22:35 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 22:22:35 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 22:22:35 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 22:22:35 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 22:22:35 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 22:22:35 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 22:22:35 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 22:22:35 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 22:22:35 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 22:22:35 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 22:22:35 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 22:22:35 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 22:22:35 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:22:35 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 22:22:35 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:22:35 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 22:22:35 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 22:22:35 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:22:35 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:22:35 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 22:22:35 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 22:22:35 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 22:22:35 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 22:22:35 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 22:22:35 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 22:22:35 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 22:22:35 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 22:22:35 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 22:22:35 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 22:22:35 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 22:22:35 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 22:22:35 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:22:35 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 22:22:35 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 22:22:35 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 22:22:35 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 22:22:35 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 22:22:35 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 22:22:35 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 22:22:35 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 22:22:35 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 22:22:35 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:35 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:35 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:35 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:35 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:35 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:35 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:35 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:35 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:35 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:35 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:35 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:35 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:35 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:35 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:35 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:22:35 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 22:22:35 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:22:35 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:22:35 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:22:35 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:22:35 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:22:35 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 22:22:35 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 22:22:35 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 22:22:35 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 22:22:35 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 22:22:35 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 22:22:35 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:22:35 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 22:22:35 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 22:22:35 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 22:22:35 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 22:22:35 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:22:35 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 22:22:35 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 22:22:35 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:22:35 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 22:22:35 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 22:22:35 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 22:22:35 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 22:22:35 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:22:35 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 22:22:35 : 
MIG: 22:22:35 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 22:22:35 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:22:35 : 
MIG: 22:22:35 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 22:22:35 : 2
MIG: 22:22:35 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 22:22:35 : 
MIG: 22:22:35 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 22:22:35 : 
MIG: 22:22:35 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 22:22:35 : 
MIG: 22:22:35 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 22:22:35 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 22:22:35 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 22:22:35 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 22:22:35 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 22:22:35 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 22:22:35 : 
MIG: 22:22:35 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 22:22:35 : 
MIG: 22:22:35 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 22:22:35 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 22:22:35 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 22:22:35 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 22:22:35 : 
MIG: 22:22:35 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 22:22:35 : 
MIG: 22:22:35 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:22:35 : 
MIG: 22:22:35 : 
MIG: 22:22:35 : 
MIG: 22:22:35 : Same Interface
MIG: 22:22:38 : xml_input_file: board.prj
MIG: 22:22:38 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:23:22 : xml_input_file: board.prj
MIG: 22:23:22 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:23:22 : In updateAllModelParams
MIG: 22:23:22 : XGUI hdlLanguage: Verilog
MIG: 22:23:22 : xgui vivado_mode: xpg_bd
MIG: 22:23:22 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:23:22 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 22:23:23 : 
MIG: 22:23:23 : Inside fn mem: DDR2
MIG: 22:23:23 : QDRII+ Inside fn ui: 81000000
MIG: 22:23:23 : 
MIG: 22:23:23 : 
MIG: 22:23:23 : 
MIG: 22:23:23 : 
MIG: 22:23:23 :  polarity_value: 1
MIG: 22:23:23 : 
MIG: 22:23:23 : 
MIG: 22:23:23 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 22:23:23 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 22:23:23 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:23:23 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 22:23:23 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 22:23:23 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: ECC ==> OFF
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 22:23:23 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:23:23 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:23:23 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:23:23 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 22:23:23 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 22:23:23 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:23:23 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 22:23:23 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 22:23:23 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 22:23:23 :  Invalid Param: DDR2_AL ==> "0"
MIG: 22:23:23 :  Invalid Param: DDR2_nAL ==> 0
MIG: 22:23:23 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 22:23:23 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 22:23:23 :  Invalid Param: DDR2_CL ==> 5
MIG: 22:23:23 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 22:23:23 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 22:23:23 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 22:23:23 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 22:23:23 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 22:23:23 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 22:23:23 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 22:23:23 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 22:23:23 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 22:23:23 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 22:23:23 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 22:23:23 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 22:23:23 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 22:23:23 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 22:23:23 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 22:23:23 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 22:23:23 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 22:23:23 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 22:23:23 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 22:23:23 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 22:23:23 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 22:23:23 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 22:23:23 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 22:23:23 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 22:23:23 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:23:23 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 22:23:23 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:23:23 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 22:23:23 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 22:23:23 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:23:23 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:23:23 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 22:23:23 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 22:23:23 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 22:23:23 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 22:23:23 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 22:23:23 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 22:23:23 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 22:23:23 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 22:23:23 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 22:23:23 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 22:23:23 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 22:23:23 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 22:23:23 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:23:23 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 22:23:23 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 22:23:23 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 22:23:23 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 22:23:23 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 22:23:23 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 22:23:23 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 22:23:23 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 22:23:23 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 22:23:23 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:23 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:23 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:23 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:23 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:23 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:23 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:23 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:23 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:23 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:23 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:23 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:23 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:23 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:23 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:23 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:23 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 22:23:23 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:23:23 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:23:23 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:23:23 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:23:23 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:23:23 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 22:23:23 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 22:23:23 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 22:23:23 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 22:23:23 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 22:23:23 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 22:23:23 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:23:23 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 22:23:23 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 22:23:23 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 22:23:23 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 22:23:23 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:23:23 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 22:23:23 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 22:23:23 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:23:23 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 22:23:23 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 22:23:23 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 22:23:23 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 22:23:23 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:23:23 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 22:23:23 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 22:23:23 : 3
MIG: 22:23:23 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 22:23:23 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 22:23:23 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 22:23:23 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 22:23:23 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 22:23:23 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 22:23:23 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 22:23:23 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 22:23:23 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 22:23:23 : 
MIG: 22:23:23 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 22:23:23 : 
MIG: 22:23:23 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:23:23 : 
MIG: 22:23:23 : 
MIG: 22:23:23 : 
MIG: 22:23:23 : Same Interface
MIG: 22:23:27 : xml_input_file: board.prj
MIG: 22:23:27 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:23:55 : xml_input_file: board.prj
MIG: 22:23:55 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:23:55 : In updateAllModelParams
MIG: 22:23:55 : XGUI hdlLanguage: Verilog
MIG: 22:23:55 : xgui vivado_mode: xpg_bd
MIG: 22:23:55 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:23:55 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 22:23:57 : 
MIG: 22:23:57 : Inside fn mem: DDR2
MIG: 22:23:57 : QDRII+ Inside fn ui: 81000000
MIG: 22:23:57 : 
MIG: 22:23:57 : 
MIG: 22:23:57 : 
MIG: 22:23:57 : 
MIG: 22:23:57 :  polarity_value: 1
MIG: 22:23:57 : 
MIG: 22:23:57 : 
MIG: 22:23:57 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 22:23:57 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 22:23:57 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:23:57 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 22:23:57 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 22:23:57 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: ECC ==> OFF
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 22:23:57 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:23:57 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:23:57 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:23:57 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 22:23:57 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 22:23:57 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:23:57 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 22:23:57 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 22:23:57 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 22:23:57 :  Invalid Param: DDR2_AL ==> "0"
MIG: 22:23:57 :  Invalid Param: DDR2_nAL ==> 0
MIG: 22:23:57 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 22:23:57 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 22:23:57 :  Invalid Param: DDR2_CL ==> 5
MIG: 22:23:57 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 22:23:57 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 22:23:57 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 22:23:57 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 22:23:57 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 22:23:57 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 22:23:57 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 22:23:57 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 22:23:57 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 22:23:57 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 22:23:57 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 22:23:57 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 22:23:57 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 22:23:57 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 22:23:57 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 22:23:57 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 22:23:57 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 22:23:57 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 22:23:57 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 22:23:57 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 22:23:57 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 22:23:57 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 22:23:57 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 22:23:57 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 22:23:57 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:23:57 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 22:23:57 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:23:57 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 22:23:57 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 22:23:57 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:23:57 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:23:57 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 22:23:57 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 22:23:57 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 22:23:57 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 22:23:57 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 22:23:57 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 22:23:57 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 22:23:57 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 22:23:57 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 22:23:57 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 22:23:57 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 22:23:57 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 22:23:57 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:23:57 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 22:23:57 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 22:23:57 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 22:23:57 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 22:23:57 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 22:23:57 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 22:23:57 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 22:23:57 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 22:23:57 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 22:23:57 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:57 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:57 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:57 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:57 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:57 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:57 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:57 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:57 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:57 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:57 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:57 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:57 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:57 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:57 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:57 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:57 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 22:23:57 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:23:57 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:23:57 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:23:57 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:23:57 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:23:57 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 22:23:57 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 22:23:57 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 22:23:57 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 22:23:57 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 22:23:57 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 22:23:57 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:23:57 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 22:23:57 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 22:23:57 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 22:23:57 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 22:23:57 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:23:57 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 22:23:57 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 22:23:57 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:23:57 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 22:23:57 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 22:23:57 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 22:23:57 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 22:23:57 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:23:57 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 22:23:57 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 22:23:57 : 2
MIG: 22:23:57 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 22:23:57 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 22:23:57 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 22:23:57 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 22:23:57 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 22:23:57 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 22:23:57 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 22:23:57 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 22:23:57 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 22:23:57 : 
MIG: 22:23:57 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 22:23:57 : 
MIG: 22:23:57 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:23:57 : 
MIG: 22:23:57 : 
MIG: 22:23:57 : 
MIG: 22:23:57 : Same Interface
MIG: 22:24:01 : xml_input_file: board.prj
MIG: 22:24:01 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:25:18 : xml_input_file: board.prj
MIG: 22:25:18 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:25:18 : In updateAllModelParams
MIG: 22:25:18 : XGUI hdlLanguage: Verilog
MIG: 22:25:18 : xgui vivado_mode: xpg_bd
MIG: 22:25:18 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:25:18 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 22:25:20 : 
MIG: 22:25:20 : Inside fn mem: DDR2
MIG: 22:25:20 : QDRII+ Inside fn ui: 81000000
MIG: 22:25:20 : 
MIG: 22:25:20 : 
MIG: 22:25:20 : 
MIG: 22:25:20 : 
MIG: 22:25:20 :  polarity_value: 1
MIG: 22:25:20 : 
MIG: 22:25:20 : 
MIG: 22:25:20 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 22:25:20 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 22:25:20 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:25:20 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 22:25:20 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 22:25:20 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: ECC ==> OFF
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 22:25:20 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:25:20 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:25:20 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:25:20 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 22:25:20 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 22:25:20 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:25:20 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 22:25:20 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 22:25:20 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 22:25:20 :  Invalid Param: DDR2_AL ==> "0"
MIG: 22:25:20 :  Invalid Param: DDR2_nAL ==> 0
MIG: 22:25:20 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 22:25:20 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 22:25:20 :  Invalid Param: DDR2_CL ==> 5
MIG: 22:25:20 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 22:25:20 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 22:25:20 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 22:25:20 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 22:25:20 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 22:25:20 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 22:25:20 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 22:25:20 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 22:25:20 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 22:25:20 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 22:25:20 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 22:25:20 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 22:25:20 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 22:25:20 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 22:25:20 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 22:25:20 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 22:25:20 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 22:25:20 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 22:25:20 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 22:25:20 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 22:25:20 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 22:25:20 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 22:25:20 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 22:25:20 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 22:25:20 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:25:20 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 22:25:20 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:25:20 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 22:25:20 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 22:25:20 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:25:20 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:25:20 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 22:25:20 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 22:25:20 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 22:25:20 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 22:25:20 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 22:25:20 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 22:25:20 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 22:25:20 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 22:25:20 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 22:25:20 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 22:25:20 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 22:25:20 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 22:25:20 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:25:20 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 22:25:20 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 22:25:20 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 22:25:20 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 22:25:20 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 22:25:20 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 22:25:20 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 22:25:20 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 22:25:20 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 22:25:20 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:20 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:20 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:20 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:20 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:20 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:20 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:20 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:20 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:20 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:20 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:20 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:20 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:20 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:20 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:20 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:20 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 22:25:20 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:25:20 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:25:20 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:25:20 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:25:20 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:25:20 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 22:25:20 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 22:25:20 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 22:25:20 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 22:25:20 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 22:25:20 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 22:25:20 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:25:20 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 22:25:20 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 22:25:20 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 22:25:20 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 22:25:20 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:25:20 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 22:25:20 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 22:25:20 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:25:20 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 22:25:20 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 22:25:20 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 22:25:20 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 22:25:20 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:25:20 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 22:25:20 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 22:25:20 : 3
MIG: 22:25:20 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 22:25:20 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 22:25:20 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 22:25:20 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 22:25:20 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 22:25:20 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 22:25:20 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 22:25:20 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 22:25:20 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 22:25:20 : 
MIG: 22:25:20 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 22:25:20 : 
MIG: 22:25:20 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:25:20 : 
MIG: 22:25:20 : 
MIG: 22:25:20 : 
MIG: 22:25:20 : Same Interface
MIG: 22:25:23 : xml_input_file: board.prj
MIG: 22:25:23 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:25:49 : xml_input_file: board.prj
MIG: 22:25:49 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:25:49 : In updateAllModelParams
MIG: 22:25:49 : XGUI hdlLanguage: Verilog
MIG: 22:25:49 : xgui vivado_mode: xpg_bd
MIG: 22:25:49 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:25:49 : Reading C:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/Hole_mig_7series_0_0/user_design/rtl/Hole_mig_7series_0_0_mig.v ...
MIG: 22:25:51 : 
MIG: 22:25:51 : Inside fn mem: DDR2
MIG: 22:25:51 : QDRII+ Inside fn ui: 81000000
MIG: 22:25:51 : 
MIG: 22:25:51 : 
MIG: 22:25:51 : 
MIG: 22:25:51 : 
MIG: 22:25:51 :  polarity_value: 1
MIG: 22:25:51 : 
MIG: 22:25:51 : 
MIG: 22:25:51 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 22:25:51 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 22:25:51 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:25:51 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 22:25:51 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 22:25:51 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: ECC ==> OFF
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 22:25:51 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:25:51 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:25:51 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:25:51 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 22:25:51 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 22:25:51 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:25:51 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 22:25:51 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 22:25:51 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 22:25:51 :  Invalid Param: DDR2_AL ==> "0"
MIG: 22:25:51 :  Invalid Param: DDR2_nAL ==> 0
MIG: 22:25:51 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 22:25:51 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 22:25:51 :  Invalid Param: DDR2_CL ==> 5
MIG: 22:25:51 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 22:25:51 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 22:25:51 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 22:25:51 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 22:25:51 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 22:25:51 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 22:25:51 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 22:25:51 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 22:25:51 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 22:25:51 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 22:25:51 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 22:25:51 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 22:25:51 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 22:25:51 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 22:25:51 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 22:25:51 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 22:25:51 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 22:25:51 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 22:25:51 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 22:25:51 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 22:25:51 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 22:25:51 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 22:25:51 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 22:25:51 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 22:25:51 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:25:51 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 22:25:51 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:25:51 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 22:25:51 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 22:25:51 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:25:51 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:25:51 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 22:25:51 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 22:25:51 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 22:25:51 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 22:25:51 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 22:25:51 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 22:25:51 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 22:25:51 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 22:25:51 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 22:25:51 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 22:25:51 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 22:25:51 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 22:25:51 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:25:51 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 22:25:51 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 22:25:51 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 22:25:51 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 22:25:51 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 22:25:51 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 22:25:51 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 22:25:51 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 22:25:51 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 22:25:51 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:51 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:51 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:51 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:51 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:51 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:51 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:51 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:51 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:51 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:51 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:51 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:51 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:51 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:51 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:51 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:25:51 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 22:25:51 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:25:51 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:25:51 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:25:51 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:25:51 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:25:51 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 22:25:51 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 22:25:51 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 22:25:51 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 22:25:51 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 22:25:51 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 22:25:51 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:25:51 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 22:25:51 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 22:25:51 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 22:25:51 :  Invalid Param: DDR2_IODELAY_GRP ==> "HOLE_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 22:25:51 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:25:51 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 22:25:51 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 22:25:51 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:25:51 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 22:25:51 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 22:25:51 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 22:25:51 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 22:25:51 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:25:51 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 22:25:51 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 22:25:51 : 2
MIG: 22:25:51 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 22:25:51 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 22:25:51 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 22:25:51 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 22:25:51 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 22:25:51 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 22:25:51 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 22:25:51 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 22:25:51 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 22:25:51 : 
MIG: 22:25:51 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 22:25:51 : 
MIG: 22:25:51 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:25:51 : 
MIG: 22:25:51 : 
MIG: 22:25:51 : 
MIG: 22:25:51 : Same Interface
MIG: 22:25:55 : xml_input_file: board.prj
MIG: 22:25:55 : Absolute path of xml_input_file: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:26:17 : Running synthesis.xit
MIG: 22:26:18 : ################# RUNNING MIG BATCH ###################
MIG: 22:26:18 : Writing IN file for 'Hole_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0
MIG: 22:26:18 : synp_flow:  -- synthesis_mode: Other
MIG: 22:26:18 : outputDirectory: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/_tmp/
MIG: 22:26:18 : vivado_mode: xpg_bd
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 1
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 : isPortInterface: 0
MIG: 22:26:18 :  locked false  
MIG: 22:26:18 : HDL Language: Verilog
MIG: 22:26:18 : compInfo: false
MIG: 22:26:18 : Vivado Options xc7a100t csg324 -1
MIG: 22:26:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:26:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 22:26:18 : xilinx_path: C:/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 22:26:18 : I am in catch area
MIG: 22:26:18 : Running C:/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.out ... 
MIG: 22:26:29 : XML_INPUT_FILE: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:26:29 : Component_Name: Hole_mig_7series_0_0
MIG: 22:26:29 : Moving Hole_mig_7series_0_0 ...
MIG: 22:26:29 : Moving Hole_mig_7series_0_0.veo ...
MIG: 22:26:29 : Moving Hole_mig_7series_0_0_xmdf.tcl ...
MIG: 22:26:30 : Running implementation.xit
MIG: 22:26:31 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>Hole_mig_7series_0_0</ModuleName> 
MIG: 22:26:31 : ERR:     <Version>2.2</Version> <==>     <Version>2.0</Version> 
MIG: 22:26:31 : ################# RUNNING MIG BATCH ###################
MIG: 22:26:31 : Writing IN file for 'Hole_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0
MIG: 22:26:31 : synp_flow:  -- synthesis_mode: Other
MIG: 22:26:31 : outputDirectory: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/_tmp/
MIG: 22:26:31 : vivado_mode: xpg_bd
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 1
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 : isPortInterface: 0
MIG: 22:26:31 :  locked false  
MIG: 22:26:31 : HDL Language: Verilog
MIG: 22:26:31 : compInfo: false
MIG: 22:26:31 : Vivado Options xc7a100t csg324 -1
MIG: 22:26:31 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:26:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 22:26:31 : xilinx_path: C:/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 22:26:31 : I am in catch area
MIG: 22:26:31 : Running C:/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.out ... 
MIG: 22:26:42 : XML_INPUT_FILE: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:26:42 : Component_Name: Hole_mig_7series_0_0
MIG: 22:26:42 : Moving Hole_mig_7series_0_0 ...
MIG: 22:26:42 : Moving Hole_mig_7series_0_0.veo ...
MIG: 22:26:42 : Moving Hole_mig_7series_0_0_xmdf.tcl ...
MIG: 22:26:43 : Running vlog_synth_rpr.xit
MIG: 22:26:43 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>Hole_mig_7series_0_0</ModuleName> 
MIG: 22:26:43 : ERR:     <Version>2.2</Version> <==>     <Version>2.0</Version> 
MIG: 22:26:43 : ################# RUNNING MIG BATCH ###################
MIG: 22:26:43 : Writing IN file for 'Hole_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0
MIG: 22:26:43 : synp_flow:  -- synthesis_mode: Other
MIG: 22:26:43 : outputDirectory: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/_tmp/
MIG: 22:26:43 : vivado_mode: xpg_bd
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:43 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 1
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 : isPortInterface: 0
MIG: 22:26:44 :  locked false  
MIG: 22:26:44 : HDL Language: Verilog
MIG: 22:26:44 : compInfo: false
MIG: 22:26:44 : Vivado Options xc7a100t csg324 -1
MIG: 22:26:44 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:26:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 22:26:44 : xilinx_path: C:/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 22:26:44 : I am in catch area
MIG: 22:26:44 : Running C:/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/xil_txt.out ... 
MIG: 22:26:54 : XML_INPUT_FILE: c:/Users/Gustavo/UofT/Digital_Systems_Design/HoleInTheWall9/HoleInTheWall/HoleInTheWall.srcs/sources_1/bd/Hole/ip/Hole_mig_7series_0_0/board.prj
MIG: 22:26:54 : Component_Name: Hole_mig_7series_0_0
MIG: 22:26:54 : Moving Hole_mig_7series_0_0 ...
MIG: 22:26:55 : Moving Hole_mig_7series_0_0.veo ...
MIG: 22:26:55 : Moving Hole_mig_7series_0_0_xmdf.tcl ...
