{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495737228859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495737228864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 15:33:48 2017 " "Processing started: Thu May 25 15:33:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495737228864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495737228864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off topo -c topo " "Command: quartus_map --read_settings_files=on --write_settings_files=off topo -c topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495737228865 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1495737229312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topo-topo_estru " "Found design unit 1: topo-topo_estru" {  } { { "topo.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/topo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495737244738 ""} { "Info" "ISGN_ENTITY_NAME" "1 topo " "Found entity 1: topo" {  } { { "topo.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/topo.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495737244738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495737244738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file C1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C1-c1_estr " "Found design unit 1: C1-c1_estr" {  } { { "C1.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495737244743 ""} { "Info" "ISGN_ENTITY_NAME" "1 C1 " "Found entity 1: C1" {  } { { "C1.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495737244743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495737244743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file C2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C2-c2_estr " "Found design unit 1: C2-c2_estr" {  } { { "C2.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495737244748 ""} { "Info" "ISGN_ENTITY_NAME" "1 C2 " "Found entity 1: C2" {  } { { "C2.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495737244748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495737244748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file C3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C3-c3_estr " "Found design unit 1: C3-c3_estr" {  } { { "C3.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495737244752 ""} { "Info" "ISGN_ENTITY_NAME" "1 C3 " "Found entity 1: C3" {  } { { "C3.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495737244752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495737244752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decod7seg-decod_bhv " "Found design unit 1: Decod7seg-decod_bhv" {  } { { "Decod7seg.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/Decod7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495737244756 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decod7seg " "Found entity 1: Decod7seg" {  } { { "Decod7seg.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/Decod7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495737244756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495737244756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file C4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C4-c4_estr " "Found design unit 1: C4-c4_estr" {  } { { "C4.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495737244759 ""} { "Info" "ISGN_ENTITY_NAME" "1 C4 " "Found entity 1: C4" {  } { { "C4.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495737244759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495737244759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-mux " "Found design unit 1: mux4x1-mux" {  } { { "mux4x1.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/mux4x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495737244763 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/mux4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495737244763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495737244763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FF_D_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FF_D_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D_4bits-bhv " "Found design unit 1: FF_D_4bits-bhv" {  } { { "FF_D_4bits.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/FF_D_4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495737244767 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D_4bits " "Found entity 1: FF_D_4bits" {  } { { "FF_D_4bits.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/FF_D_4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495737244767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495737244767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM_Control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM_Control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Control-bhv " "Found design unit 1: FSM_Control-bhv" {  } { { "FSM_Control.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/FSM_Control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495737244771 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Control " "Found entity 1: FSM_Control" {  } { { "FSM_Control.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/FSM_Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495737244771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495737244771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FF_D_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FF_D_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D_8bits-bhv " "Found design unit 1: FF_D_8bits-bhv" {  } { { "FF_D_8bits.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/FF_D_8bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495737244775 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D_8bits " "Found entity 1: FF_D_8bits" {  } { { "FF_D_8bits.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/FF_D_8bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495737244775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495737244775 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topo " "Elaborating entity \"topo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1495737244864 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable2 topo.vhd(15) " "Verilog HDL or VHDL warning at topo.vhd(15): object \"enable2\" assigned a value but never read" {  } { { "topo.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/topo.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1495737244866 "|topo"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 4 topo.vhd(99) " "VHDL expression error at topo.vhd(99): expression has 8 elements, but must have 4 elements" {  } { { "topo.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/topo.vhd" 99 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1495737244868 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "w topo.vhd(99) " "VHDL error at topo.vhd(99): formal port or parameter \"w\" must have actual or default value" {  } { { "topo.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/topo.vhd" 99 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1495737244868 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "x topo.vhd(99) " "VHDL error at topo.vhd(99): formal port or parameter \"x\" must have actual or default value" {  } { { "topo.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/topo.vhd" 99 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1495737244868 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "y topo.vhd(99) " "VHDL error at topo.vhd(99): formal port or parameter \"y\" must have actual or default value" {  } { { "topo.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/topo.vhd" 99 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1495737244869 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "z topo.vhd(99) " "VHDL error at topo.vhd(99): formal port or parameter \"z\" must have actual or default value" {  } { { "topo.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/topo.vhd" 99 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1495737244869 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1495737244869 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1051 " "Peak virtual memory: 1051 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495737245011 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 25 15:34:05 2017 " "Processing ended: Thu May 25 15:34:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495737245011 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495737245011 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495737245011 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495737245011 ""}
