// Seed: 4148505602
module module_0 (
    id_1,
    id_2,
    module_0,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout logic [7:0] id_5;
  inout wire id_4;
  input wire id_3;
  output tri0 id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_1,
      id_3,
      id_3,
      id_4,
      id_1,
      id_4
  );
  bit id_6;
  bit id_7;
  initial begin : LABEL_0
    begin : LABEL_1
      id_5[-1 : 1'b0] = id_3;
    end
    id_7 = id_4 * id_5 - 1;
    if (id_2++) id_6 <= id_6;
  end
  assign id_6 = "" - id_3 ? id_5 : -1;
endmodule
