#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001cfa33141a0 .scope module, "pwm_ctrl" "pwm_ctrl" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "pow2_cfg";
    .port_info 3 /INPUT 2 "pow5_cfg";
    .port_info 4 /INPUT 7 "duty_cfg";
    .port_info 5 /INPUT 1 "cfg_valid";
    .port_info 6 /OUTPUT 1 "pwm_out";
L_000001cfa33d0088 .functor BUFT 1, C4<00000000000000000000000001100100>, C4<0>, C4<0>, C4<0>;
v000001cfa338c800_0 .net/2s *"_ivl_0", 31 0, L_000001cfa33d0088;  1 drivers
L_000001cfa33d00d0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v000001cfa338c4e0_0 .net *"_ivl_7", 8 0, L_000001cfa33d00d0;  1 drivers
o000001cfa333a418 .functor BUFZ 1, C4<z>; HiZ drive
v000001cfa338c6c0_0 .net "cfg_valid", 0 0, o000001cfa333a418;  0 drivers
o000001cfa3339f98 .functor BUFZ 1, C4<z>; HiZ drive
v000001cfa338c580_0 .net "clk", 0 0, o000001cfa3339f98;  0 drivers
o000001cfa333a448 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000001cfa338c1c0_0 .net "duty_cfg", 6 0, o000001cfa333a448;  0 drivers
v000001cfa338c440_0 .var "duty_reg", 6 0;
o000001cfa333a028 .functor BUFZ 2, C4<zz>; HiZ drive
v000001cfa338b900_0 .net "pow2_cfg", 1 0, o000001cfa333a028;  0 drivers
o000001cfa333a058 .functor BUFZ 2, C4<zz>; HiZ drive
v000001cfa338c260_0 .net "pow5_cfg", 1 0, o000001cfa333a058;  0 drivers
v000001cfa338b9a0_0 .net "pwm_out", 0 0, v000001cfa338bb80_0;  1 drivers
o000001cfa333a088 .functor BUFZ 1, C4<z>; HiZ drive
v000001cfa338ba40_0 .net "rst", 0 0, o000001cfa333a088;  0 drivers
v000001cfa338c300_0 .net "tick", 0 0, v000001cfa330e530_0;  1 drivers
L_000001cfa338cf50 .part L_000001cfa33d0088, 0, 16;
L_000001cfa338d450 .concat [ 7 9 0 0], v000001cfa338c440_0, L_000001cfa33d00d0;
S_000001cfa3324c20 .scope module, "freq_div" "freq_scale" 2 29, 3 6 0, S_000001cfa33141a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "pow2_cfg";
    .port_info 3 /INPUT 2 "pow5_cfg";
    .port_info 4 /OUTPUT 1 "tick";
v000001cfa3314330_0 .net "clk", 0 0, o000001cfa3339f98;  alias, 0 drivers
v000001cfa32e32d0_0 .var/i "counter", 31 0;
v000001cfa32e34f0_0 .var/i "div_factor", 31 0;
v000001cfa32e3710_0 .net "pow2_cfg", 1 0, o000001cfa333a028;  alias, 0 drivers
v000001cfa3332490_0 .net "pow5_cfg", 1 0, o000001cfa333a058;  alias, 0 drivers
v000001cfa330e490_0 .net "rst", 0 0, o000001cfa333a088;  alias, 0 drivers
v000001cfa330e530_0 .var "tick", 0 0;
E_000001cfa330b840 .event posedge, v000001cfa330e490_0, v000001cfa3314330_0;
E_000001cfa330af40 .event anyedge, v000001cfa32e3710_0, v000001cfa3332490_0;
S_000001cfa3324db0 .scope module, "pwm_gen" "pwm" 2 38, 4 8 0, S_000001cfa33141a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "period";
    .port_info 3 /INPUT 16 "duty";
    .port_info 4 /OUTPUT 1 "pwm_out";
P_000001cfa330ae80 .param/l "WIDTH" 0 4 9, +C4<00000000000000000000000000010000>;
v000001cfa330f080_0 .net "clk", 0 0, o000001cfa3339f98;  alias, 0 drivers
v000001cfa330f120_0 .var "cnt", 15 0;
v000001cfa338c120_0 .var "dir", 0 0;
v000001cfa338c620_0 .net "duty", 15 0, L_000001cfa338d450;  1 drivers
v000001cfa338c760_0 .net "period", 15 0, L_000001cfa338cf50;  1 drivers
v000001cfa338bb80_0 .var "pwm_out", 0 0;
v000001cfa338bc20_0 .net "rst", 0 0, o000001cfa333a088;  alias, 0 drivers
S_000001cfa3324a90 .scope module, "tb_uart_rx" "tb_uart_rx" 5 6;
 .timescale -9 -12;
P_000001cfa330c330 .param/l "BAUD" 1 5 16, +C4<00000000000000011100001000000000>;
P_000001cfa330c368 .param/l "BAUD_DIV" 1 5 17, +C4<00000000000000000000000110110010>;
P_000001cfa330c3a0 .param/l "CLK_FREQ" 1 5 15, +C4<00000010111110101111000010000000>;
v000001cfa338c9b0_0 .var "clk", 0 0;
v000001cfa338d950_0 .net "data_out", 7 0, v000001cfa338bd60_0;  1 drivers
v000001cfa338d6d0_0 .net "data_valid", 0 0, v000001cfa338bea0_0;  1 drivers
v000001cfa338ccd0_0 .var "rst", 0 0;
v000001cfa338e3f0_0 .var "rx", 0 0;
S_000001cfa3315040 .scope module, "dut" "uart_rx" 5 20, 6 6 0, S_000001cfa3324a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "data_out";
    .port_info 4 /OUTPUT 1 "data_valid";
P_000001cfa3306a20 .param/l "BAUD_DIV" 0 6 7, +C4<00000000000000000000000110110010>;
P_000001cfa3306a58 .param/l "DATA" 1 6 19, +C4<00000000000000000000000000000010>;
P_000001cfa3306a90 .param/l "IDLE" 1 6 17, +C4<00000000000000000000000000000000>;
P_000001cfa3306ac8 .param/l "START" 1 6 18, +C4<00000000000000000000000000000001>;
P_000001cfa3306b00 .param/l "STOP" 1 6 20, +C4<00000000000000000000000000000011>;
v000001cfa338be00_0 .var "baud_cnt", 15 0;
v000001cfa338c3a0_0 .var "bit_index", 3 0;
v000001cfa338bcc0_0 .net "clk", 0 0, v000001cfa338c9b0_0;  1 drivers
v000001cfa338bae0_0 .var "data_buf", 7 0;
v000001cfa338bd60_0 .var "data_out", 7 0;
v000001cfa338bea0_0 .var "data_valid", 0 0;
v000001cfa338bf40_0 .net "rst", 0 0, v000001cfa338ccd0_0;  1 drivers
v000001cfa338bfe0_0 .net "rx", 0 0, v000001cfa338e3f0_0;  1 drivers
v000001cfa338c080_0 .var "state", 1 0;
E_000001cfa330c1c0 .event posedge, v000001cfa338bf40_0, v000001cfa338bcc0_0;
S_000001cfa331d210 .scope task, "send_byte" "send_byte" 5 35, 5 35 0, S_000001cfa3324a90;
 .timescale -9 -12;
v000001cfa338e350_0 .var "data", 7 0;
v000001cfa338e030_0 .var/i "i", 31 0;
TD_tb_uart_rx.send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfa338e3f0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cfa338e030_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001cfa338e030_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001cfa338e350_0;
    %load/vec4 v000001cfa338e030_0;
    %part/s 1;
    %store/vec4 v000001cfa338e3f0_0, 0, 1;
    %delay 8680000, 0;
    %load/vec4 v000001cfa338e030_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cfa338e030_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfa338e3f0_0, 0, 1;
    %delay 8680000, 0;
    %end;
    .scope S_000001cfa3324c20;
T_1 ;
    %wait E_000001cfa330af40;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v000001cfa32e3710_0;
    %shiftl 4;
    %load/vec4 v000001cfa3332490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v000001cfa3332490_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_1.2, 9;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_1.3, 9;
T_1.2 ; End of true expr.
    %load/vec4 v000001cfa3332490_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 10, 4;
    %jmp/0 T_1.4, 10;
    %pushi/vec4 25, 0, 32;
    %jmp/1 T_1.5, 10;
T_1.4 ; End of true expr.
    %pushi/vec4 125, 0, 32;
    %jmp/0 T_1.5, 10;
 ; End of false expr.
    %blend;
T_1.5;
    %jmp/0 T_1.3, 9;
 ; End of false expr.
    %blend;
T_1.3;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %mul;
    %store/vec4 v000001cfa32e34f0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001cfa3324c20;
T_2 ;
    %wait E_000001cfa330b840;
    %load/vec4 v000001cfa330e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cfa32e32d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfa330e530_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001cfa32e32d0_0;
    %load/vec4 v000001cfa32e34f0_0;
    %muli 1000, 0, 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cfa32e32d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cfa330e530_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001cfa32e32d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001cfa32e32d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfa330e530_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001cfa3324db0;
T_3 ;
    %wait E_000001cfa330b840;
    %load/vec4 v000001cfa338bc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cfa330f120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfa338c120_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001cfa338c120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001cfa330f120_0;
    %load/vec4 v000001cfa338c760_0;
    %cmp/e;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cfa338c120_0, 0;
    %load/vec4 v000001cfa330f120_0;
    %subi 1, 0, 16;
    %assign/vec4 v000001cfa330f120_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001cfa330f120_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001cfa330f120_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001cfa330f120_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfa338c120_0, 0;
    %load/vec4 v000001cfa330f120_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001cfa330f120_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v000001cfa330f120_0;
    %subi 1, 0, 16;
    %assign/vec4 v000001cfa330f120_0, 0;
T_3.7 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001cfa3324db0;
T_4 ;
    %wait E_000001cfa330b840;
    %load/vec4 v000001cfa338bc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfa338bb80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001cfa330f120_0;
    %load/vec4 v000001cfa338c620_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v000001cfa338bb80_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001cfa33141a0;
T_5 ;
    %wait E_000001cfa330b840;
    %load/vec4 v000001cfa338ba40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001cfa338c440_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001cfa338c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001cfa338c1c0_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %jmp/0xz  T_5.4, 5;
    %load/vec4 v000001cfa338c1c0_0;
    %assign/vec4 v000001cfa338c440_0, 0;
T_5.4 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001cfa3315040;
T_6 ;
    %wait E_000001cfa330c1c0;
    %load/vec4 v000001cfa338bf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cfa338c080_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cfa338c3a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cfa338be00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cfa338bd60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cfa338bae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfa338bea0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfa338bea0_0, 0;
    %load/vec4 v000001cfa338c080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v000001cfa338bfe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cfa338c080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cfa338be00_0, 0;
T_6.7 ;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v000001cfa338be00_0;
    %pad/u 32;
    %cmpi/e 217, 0, 32;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v000001cfa338bfe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cfa338c080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cfa338be00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cfa338c3a0_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cfa338c080_0, 0;
T_6.12 ;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v000001cfa338be00_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001cfa338be00_0, 0;
T_6.10 ;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v000001cfa338be00_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_6.13, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cfa338be00_0, 0;
    %load/vec4 v000001cfa338bfe0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001cfa338c3a0_0;
    %assign/vec4/off/d v000001cfa338bae0_0, 4, 5;
    %load/vec4 v000001cfa338c3a0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.15, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001cfa338c080_0, 0;
T_6.15 ;
    %load/vec4 v000001cfa338c3a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001cfa338c3a0_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v000001cfa338be00_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001cfa338be00_0, 0;
T_6.14 ;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v000001cfa338be00_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_6.17, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cfa338be00_0, 0;
    %load/vec4 v000001cfa338bfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.19, 8;
    %load/vec4 v000001cfa338bae0_0;
    %assign/vec4 v000001cfa338bd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cfa338bea0_0, 0;
T_6.19 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cfa338c080_0, 0;
    %jmp T_6.18;
T_6.17 ;
    %load/vec4 v000001cfa338be00_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001cfa338be00_0, 0;
T_6.18 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001cfa3324a90;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfa338c9b0_0, 0, 1;
T_7.0 ;
    %delay 10000, 0;
    %load/vec4 v000001cfa338c9b0_0;
    %inv;
    %store/vec4 v000001cfa338c9b0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000001cfa3324a90;
T_8 ;
    %vpi_call 5 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 5 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001cfa3324a90 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfa338e3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfa338ccd0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfa338ccd0_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 5 70 "$display", "Enviando 0x55 ..." {0 0 0};
    %pushi/vec4 85, 0, 8;
    %store/vec4 v000001cfa338e350_0, 0, 8;
    %fork TD_tb_uart_rx.send_byte, S_000001cfa331d210;
    %join;
    %delay 100000000, 0;
    %vpi_call 5 77 "$display", "Enviando 0xA3 ..." {0 0 0};
    %pushi/vec4 163, 0, 8;
    %store/vec4 v000001cfa338e350_0, 0, 8;
    %fork TD_tb_uart_rx.send_byte, S_000001cfa331d210;
    %join;
    %delay 200000000, 0;
    %vpi_call 5 82 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "../rtl/pwm_ctrl.v";
    "../rtl/freq_scale.v";
    "../rtl/pwm.v";
    "../tb/tb_uart_rx.v";
    "../rtl/uart_rx.v";
