read_verilog ${path_rtl}/${SOC}.v
read_verilog ../${top_module}.v

puts "Loaded all RTL files"
