<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4184" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4184{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4184{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4184{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4184{left:69px;bottom:717px;letter-spacing:-0.09px;}
#t5_4184{left:154px;bottom:717px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t6_4184{left:69px;bottom:694px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#t7_4184{left:69px;bottom:677px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_4184{left:69px;bottom:661px;letter-spacing:-0.17px;word-spacing:-0.51px;}
#t9_4184{left:69px;bottom:634px;}
#ta_4184{left:95px;bottom:638px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_4184{left:95px;bottom:613px;}
#tc_4184{left:121px;bottom:613px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#td_4184{left:69px;bottom:587px;}
#te_4184{left:95px;bottom:590px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tf_4184{left:95px;bottom:566px;}
#tg_4184{left:121px;bottom:566px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#th_4184{left:95px;bottom:542px;}
#ti_4184{left:121px;bottom:542px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#tj_4184{left:69px;bottom:515px;}
#tk_4184{left:95px;bottom:519px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tl_4184{left:95px;bottom:494px;}
#tm_4184{left:121px;bottom:494px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#tn_4184{left:95px;bottom:470px;}
#to_4184{left:121px;bottom:470px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#tp_4184{left:95px;bottom:445px;}
#tq_4184{left:121px;bottom:445px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#tr_4184{left:69px;bottom:419px;}
#ts_4184{left:95px;bottom:422px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tt_4184{left:95px;bottom:398px;}
#tu_4184{left:121px;bottom:398px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#tv_4184{left:95px;bottom:373px;}
#tw_4184{left:121px;bottom:373px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#tx_4184{left:95px;bottom:349px;}
#ty_4184{left:121px;bottom:349px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#tz_4184{left:95px;bottom:325px;}
#t10_4184{left:121px;bottom:325px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#t11_4184{left:69px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t12_4184{left:69px;bottom:285px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t13_4184{left:69px;bottom:262px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t14_4184{left:69px;bottom:245px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t15_4184{left:69px;bottom:195px;letter-spacing:-0.09px;}
#t16_4184{left:154px;bottom:195px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t17_4184{left:69px;bottom:173px;letter-spacing:-0.17px;word-spacing:-0.74px;}
#t18_4184{left:69px;bottom:156px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t19_4184{left:69px;bottom:139px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t1a_4184{left:97px;bottom:1039px;}
#t1b_4184{left:139px;bottom:1039px;letter-spacing:-0.14px;}
#t1c_4184{left:238px;bottom:1039px;}
#t1d_4184{left:304px;bottom:1039px;letter-spacing:-0.12px;}
#t1e_4184{left:304px;bottom:1022px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#t1f_4184{left:304px;bottom:1005px;letter-spacing:-0.11px;}
#t1g_4184{left:304px;bottom:988px;letter-spacing:-0.11px;word-spacing:-0.6px;}
#t1h_4184{left:304px;bottom:972px;letter-spacing:-0.12px;}
#t1i_4184{left:304px;bottom:950px;letter-spacing:-0.12px;}
#t1j_4184{left:618px;bottom:950px;letter-spacing:-0.1px;}
#t1k_4184{left:641px;bottom:950px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1l_4184{left:88px;bottom:926px;letter-spacing:-0.1px;}
#t1m_4184{left:139px;bottom:926px;letter-spacing:-0.15px;}
#t1n_4184{left:238px;bottom:926px;}
#t1o_4184{left:304px;bottom:926px;letter-spacing:-0.1px;}
#t1p_4184{left:84px;bottom:901px;letter-spacing:-0.13px;}
#t1q_4184{left:139px;bottom:901px;letter-spacing:-0.13px;}
#t1r_4184{left:238px;bottom:901px;}
#t1s_4184{left:304px;bottom:901px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1t_4184{left:304px;bottom:885px;letter-spacing:-0.11px;}
#t1u_4184{left:304px;bottom:868px;letter-spacing:-0.11px;}
#t1v_4184{left:304px;bottom:851px;letter-spacing:-0.12px;}
#t1w_4184{left:304px;bottom:830px;letter-spacing:-0.11px;}
#t1x_4184{left:304px;bottom:808px;letter-spacing:-0.12px;}
#t1y_4184{left:304px;bottom:791px;letter-spacing:-0.11px;}
#t1z_4184{left:84px;bottom:767px;letter-spacing:-0.13px;}
#t20_4184{left:139px;bottom:767px;letter-spacing:-0.15px;}
#t21_4184{left:238px;bottom:767px;}
#t22_4184{left:304px;bottom:767px;letter-spacing:-0.11px;}
#t23_4184{left:334px;bottom:1086px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t24_4184{left:76px;bottom:1063px;letter-spacing:-0.13px;}
#t25_4184{left:154px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t26_4184{left:238px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#t27_4184{left:528px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.03px;}

.s1_4184{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4184{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4184{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4184{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4184{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4184{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4184{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4184{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4184" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4184Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4184" style="-webkit-user-select: none;"><object width="935" height="1210" data="4184/4184.svg" type="image/svg+xml" id="pdf4184" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4184" class="t s1_4184">33-22 </span><span id="t2_4184" class="t s1_4184">Vol. 3C </span>
<span id="t3_4184" class="t s2_4184">INTEL® PROCESSOR TRACE </span>
<span id="t4_4184" class="t s3_4184">33.2.8.5 </span><span id="t5_4184" class="t s3_4184">IA32_RTIT_ADDRn_A and IA32_RTIT_ADDRn_B MSRs </span>
<span id="t6_4184" class="t s4_4184">The role of the IA32_RTIT_ADDRn_A/B register pairs, for each n, is determined by the corresponding ADDRn_CFG </span>
<span id="t7_4184" class="t s4_4184">fields in IA32_RTIT_CTL (see Section 33.2.8.2). The number of these register pairs is enumerated by </span>
<span id="t8_4184" class="t s4_4184">CPUID.(EAX=14H, ECX=1):EAX.RANGECNT[2:0]. </span>
<span id="t9_4184" class="t s5_4184">• </span><span id="ta_4184" class="t s4_4184">Processors that enumerate support for 1 range support: </span>
<span id="tb_4184" class="t s4_4184">— </span><span id="tc_4184" class="t s4_4184">IA32_RTIT_ADDR0_A, IA32_RTIT_ADDR0_B </span>
<span id="td_4184" class="t s5_4184">• </span><span id="te_4184" class="t s4_4184">Processors that enumerate support for 2 ranges support: </span>
<span id="tf_4184" class="t s4_4184">— </span><span id="tg_4184" class="t s4_4184">IA32_RTIT_ADDR0_A, IA32_RTIT_ADDR0_B </span>
<span id="th_4184" class="t s4_4184">— </span><span id="ti_4184" class="t s4_4184">IA32_RTIT_ADDR1_A, IA32_RTIT_ADDR1_B </span>
<span id="tj_4184" class="t s5_4184">• </span><span id="tk_4184" class="t s4_4184">Processors that enumerate support for 3 ranges support: </span>
<span id="tl_4184" class="t s4_4184">— </span><span id="tm_4184" class="t s4_4184">IA32_RTIT_ADDR0_A, IA32_RTIT_ADDR0_B </span>
<span id="tn_4184" class="t s4_4184">— </span><span id="to_4184" class="t s4_4184">IA32_RTIT_ADDR1_A, IA32_RTIT_ADDR1_B </span>
<span id="tp_4184" class="t s4_4184">— </span><span id="tq_4184" class="t s4_4184">IA32_RTIT_ADDR2_A, IA32_RTIT_ADDR2_B </span>
<span id="tr_4184" class="t s5_4184">• </span><span id="ts_4184" class="t s4_4184">Processors that enumerate support for 4 ranges support: </span>
<span id="tt_4184" class="t s4_4184">— </span><span id="tu_4184" class="t s4_4184">IA32_RTIT_ADDR0_A, IA32_RTIT_ADDR0_B </span>
<span id="tv_4184" class="t s4_4184">— </span><span id="tw_4184" class="t s4_4184">IA32_RTIT_ADDR1_A, IA32_RTIT_ADDR1_B </span>
<span id="tx_4184" class="t s4_4184">— </span><span id="ty_4184" class="t s4_4184">IA32_RTIT_ADDR2_A, IA32_RTIT_ADDR2_B </span>
<span id="tz_4184" class="t s4_4184">— </span><span id="t10_4184" class="t s4_4184">IA32_RTIT_ADDR3_A, IA32_RTIT_ADDR3_B </span>
<span id="t11_4184" class="t s4_4184">Each register has a single 64-bit field that holds a linear address value. Writes must ensure that the address is in </span>
<span id="t12_4184" class="t s4_4184">canonical form, otherwise a general-protection fault (#GP) fault will result. </span>
<span id="t13_4184" class="t s4_4184">Each MSR can be written only when IA32_RTIT_CTL.TraceEn is 0; otherwise WRMSR causes a general-protection </span>
<span id="t14_4184" class="t s4_4184">fault (#GP). </span>
<span id="t15_4184" class="t s3_4184">33.2.8.6 </span><span id="t16_4184" class="t s3_4184">IA32_RTIT_CR3_MATCH MSR </span>
<span id="t17_4184" class="t s4_4184">The IA32_RTIT_CR3_MATCH register is compared against CR3 when IA32_RTIT_CTL.CR3Filter is 1. Bits 63:5 hold </span>
<span id="t18_4184" class="t s4_4184">the CR3 address value to match, bits 4:0 are reserved to 0. For more details on CR3 filtering and the treatment of </span>
<span id="t19_4184" class="t s4_4184">this register, see Section 33.2.5.2. </span>
<span id="t1a_4184" class="t s6_4184">7 </span><span id="t1b_4184" class="t s6_4184">PendTopaPMI </span><span id="t1c_4184" class="t s6_4184">0 </span><span id="t1d_4184" class="t s6_4184">If IA32_RTIT_CTL.InjectPsbPmiOnEnable[56] = 1, the processor sets this bit when the </span>
<span id="t1e_4184" class="t s6_4184">threshold for a ToPA PMI to be inserted has been reached. Software should clear this bit once </span>
<span id="t1f_4184" class="t s6_4184">the ToPA PMI has been handled, see “ToPA PMI” for details. If PendTopaPMI = 1 and </span>
<span id="t1g_4184" class="t s6_4184">InjectPsbPmiOnEnable = 1 when IA32_RTIT_CTL.TraceEn[0] transitions from 0 to 1, a PMI will </span>
<span id="t1h_4184" class="t s6_4184">be pended. </span>
<span id="t1i_4184" class="t s6_4184">This field is reserved if CPUID.(EAX=14H, ECX=0):EBX[</span><span id="t1j_4184" class="t s4_4184">bit </span><span id="t1k_4184" class="t s6_4184">6] = 0. </span>
<span id="t1l_4184" class="t s6_4184">31:8 </span><span id="t1m_4184" class="t s6_4184">Reserved </span><span id="t1n_4184" class="t s6_4184">0 </span><span id="t1o_4184" class="t s6_4184">Must be 0. </span>
<span id="t1p_4184" class="t s6_4184">48:32 </span><span id="t1q_4184" class="t s6_4184">PacketByteCnt </span><span id="t1r_4184" class="t s6_4184">0 </span><span id="t1s_4184" class="t s6_4184">This field is written by the processor, and holds a count of packet bytes that have been sent </span>
<span id="t1t_4184" class="t s6_4184">out. The processor also uses this field to determine when the next PSB packet should be </span>
<span id="t1u_4184" class="t s6_4184">inserted. Note that the processor may clear or modify this field at any time while </span>
<span id="t1v_4184" class="t s6_4184">IA32_RTIT_CTL.TraceEn=1. It will have a stable value when IA32_RTIT_CTL.TraceEn=0. </span>
<span id="t1w_4184" class="t s6_4184">See Section 33.4.2.17 for details. </span>
<span id="t1x_4184" class="t s6_4184">This field is reserved when CPUID.(EAX=14H,ECX=0):EBX[bit 1] (“Configurable PSB and </span>
<span id="t1y_4184" class="t s6_4184">CycleAccurate Mode Supported”) is 0. </span>
<span id="t1z_4184" class="t s6_4184">63:49 </span><span id="t20_4184" class="t s6_4184">Reserved </span><span id="t21_4184" class="t s6_4184">0 </span><span id="t22_4184" class="t s6_4184">Must be 0. </span>
<span id="t23_4184" class="t s7_4184">Table 33-7. IA32_RTIT_STATUS MSR </span>
<span id="t24_4184" class="t s8_4184">Position </span><span id="t25_4184" class="t s8_4184">Bit Name </span><span id="t26_4184" class="t s8_4184">At Reset </span><span id="t27_4184" class="t s8_4184">Bit Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
