{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443768822121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443768822122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 02 02:53:41 2015 " "Processing started: Fri Oct 02 02:53:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443768822122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443768822122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EggTimer -c EggTimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off EggTimer -c EggTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443768822122 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1443768822463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/timercontrollertester.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/timercontrollertester.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerControllerTester " "Found entity 1: TimerControllerTester" {  } { { "verilog_files/TimerControllerTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/TimerControllerTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768822506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768822506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/timercontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/timercontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerController " "Found entity 1: TimerController" {  } { { "verilog_files/TimerController.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/TimerController.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768822509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768822509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/sevenseg2_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/sevenseg2_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg2_dec " "Found entity 1: sevenseg2_dec" {  } { { "verilog_files/sevenseg2_dec.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/sevenseg2_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768822511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768822511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/onboardtester.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/onboardtester.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnBoardTester " "Found entity 1: OnBoardTester" {  } { { "verilog_files/OnBoardTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoardTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768822515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768822515 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "OnBoard.v(85) " "Verilog HDL information at OnBoard.v(85): always construct contains both blocking and non-blocking assignments" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1443768822519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/onboard.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/onboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnBoard " "Found entity 1: OnBoard" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768822519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768822519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nbitregistertester.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/nbitregistertester.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBitRegisterTester " "Found entity 1: nBitRegisterTester" {  } { { "verilog_files/nBitRegisterTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/nBitRegisterTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768822521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768822521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nbitregister.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/nbitregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBitRegister " "Found entity 1: nBitRegister" {  } { { "verilog_files/nBitRegister.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/nBitRegister.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768822524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768822524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nbit2inputmuxtester.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/nbit2inputmuxtester.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBit2InputMuxTester " "Found entity 1: nBit2InputMuxTester" {  } { { "verilog_files/nBit2InputMuxTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/nBit2InputMuxTester.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768822527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768822527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nbit2inputmux.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/nbit2inputmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBit2InputMux " "Found entity 1: nBit2InputMux" {  } { { "verilog_files/nBit2InputMux.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/nBit2InputMux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768822530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768822530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/divideclock.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/divideclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divideClock " "Found entity 1: divideClock" {  } { { "verilog_files/divideClock.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/divideClock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768822532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768822532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/dec2_7segtester.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/dec2_7segtester.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec2_7segTester " "Found entity 1: dec2_7segTester" {  } { { "verilog_files/dec2_7segTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/dec2_7segTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768822535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768822535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/dec2_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/dec2_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec2_7seg " "Found entity 1: dec2_7seg" {  } { { "verilog_files/dec2_7seg.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/dec2_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768822538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768822538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/controllertester.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/controllertester.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerTester " "Found entity 1: ControllerTester" {  } { { "verilog_files/ControllerTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/ControllerTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768822540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768822540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "verilog_files/Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/Controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768822543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768822543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/clockdivivertester.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/clockdivivertester.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDividerTester " "Found entity 1: ClockDividerTester" {  } { { "verilog_files/ClockDiviverTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/ClockDiviverTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768822546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768822546 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \")\" ClockDiviver.v(14) " "Verilog HDL syntax error at ClockDiviver.v(14) near text \"begin\";  expecting \")\"" {  } { { "verilog_files/ClockDiviver.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/ClockDiviver.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1443768822548 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ClockDiviver ClockDiviver.v(1) " "Ignored design unit \"ClockDiviver\" at ClockDiviver.v(1) due to previous errors" {  } { { "verilog_files/ClockDiviver.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/ClockDiviver.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1443768822549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/clockdiviver.v 0 0 " "Found 0 design units, including 0 entities, in source file verilog_files/clockdiviver.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768822549 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/output_files/EggTimer.map.smsg " "Generated suppressed messages file E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/output_files/EggTimer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1443768822578 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443768822672 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 02 02:53:42 2015 " "Processing ended: Fri Oct 02 02:53:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443768822672 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443768822672 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443768822672 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443768822672 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443768823271 ""}
