// Seed: 977332752
module module_0 (
    input tri id_0
);
  wire id_2, id_3;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    output wor id_2,
    input supply0 id_3,
    output supply1 id_4,
    input wand id_5,
    input wand id_6
    , id_27 = 1,
    input uwire void id_7,
    output uwire id_8,
    input wor id_9,
    input wor id_10,
    input uwire id_11,
    input logic id_12,
    input uwire id_13,
    input wire id_14,
    output uwire id_15,
    input supply0 id_16,
    input supply1 id_17,
    output supply0 id_18,
    output supply1 id_19,
    output tri id_20,
    input wor id_21,
    output tri1 id_22,
    inout tri id_23,
    input wand id_24,
    input supply1 id_25
);
  always cover (1) if (1) #id_28 @(posedge id_17) id_0 <= id_12;
  module_0(
      id_3
  );
endmodule
