vendor_name = ModelSim
source_file = 1, D:/GRWorkshop/.Item/GR202300909TEST_code/err_high_detect.v
source_file = 1, D:/GRWorkshop/.Item/GR202300909TEST_code/rs232.v
source_file = 1, D:/GRWorkshop/.Item/GR202300909TEST_code/uart_tx.v
source_file = 1, D:/GRWorkshop/.Item/GR202300909TEST_code/uart_rx.v
source_file = 1, D:/GRWorkshop/.Item/GR202300909TEST_code/DoublePulse.v
source_file = 1, D:/GRWorkshop/.Item/GR202300909TEST_code/K1Module.v
source_file = 1, D:/GRWorkshop/.Item/GR202300909TEST_code/tb_UNIT_FINAL.v
source_file = 1, D:/GRWorkshop/.Item/GR202300909TEST_code/ad.v
source_file = 1, D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v
source_file = 1, D:/GRWorkshop/.Item/GR202300909TEST_code/db/UNIT_FINAL.cbx.xml
design_name = UNIT_FINAL
instance = comp, \clk~I , clk, UNIT_FINAL, 1
instance = comp, \ad|clk_div[0] , ad|clk_div[0], UNIT_FINAL, 1
instance = comp, \ad|clk_div[1] , ad|clk_div[1], UNIT_FINAL, 1
instance = comp, \ad|clk_div[2] , ad|clk_div[2], UNIT_FINAL, 1
instance = comp, \ad|Equal1~0 , ad|Equal1~0, UNIT_FINAL, 1
instance = comp, \tri_200us[0] , tri_200us[0], UNIT_FINAL, 1
instance = comp, \tri_200us[1] , tri_200us[1], UNIT_FINAL, 1
instance = comp, \tri_200us[2] , tri_200us[2], UNIT_FINAL, 1
instance = comp, \tri_200us[3] , tri_200us[3], UNIT_FINAL, 1
instance = comp, \tri_200us[4] , tri_200us[4], UNIT_FINAL, 1
instance = comp, \tri_200us[5] , tri_200us[5], UNIT_FINAL, 1
instance = comp, \tri_200us[6] , tri_200us[6], UNIT_FINAL, 1
instance = comp, \tri_200us[7] , tri_200us[7], UNIT_FINAL, 1
instance = comp, \tri_200us[8] , tri_200us[8], UNIT_FINAL, 1
instance = comp, \tri_200us[9] , tri_200us[9], UNIT_FINAL, 1
instance = comp, \tri_200us[10] , tri_200us[10], UNIT_FINAL, 1
instance = comp, \tri_200us[11] , tri_200us[11], UNIT_FINAL, 1
instance = comp, \tri_200us[12] , tri_200us[12], UNIT_FINAL, 1
instance = comp, \tri_200us[13] , tri_200us[13], UNIT_FINAL, 1
instance = comp, \tri_200us[14] , tri_200us[14], UNIT_FINAL, 1
instance = comp, \tri_200us[15] , tri_200us[15], UNIT_FINAL, 1
instance = comp, \tri_200us[2]~32 , tri_200us[2]~32, UNIT_FINAL, 1
instance = comp, \LessThan2~0 , LessThan2~0, UNIT_FINAL, 1
instance = comp, \ad|always0~0 , ad|always0~0, UNIT_FINAL, 1
instance = comp, \LessThan2~1 , LessThan2~1, UNIT_FINAL, 1
instance = comp, \LessThan2~2 , LessThan2~2, UNIT_FINAL, 1
instance = comp, \t[0] , t[0], UNIT_FINAL, 1
instance = comp, \t[1] , t[1], UNIT_FINAL, 1
instance = comp, \t[2] , t[2], UNIT_FINAL, 1
instance = comp, \t[3] , t[3], UNIT_FINAL, 1
instance = comp, \t[4] , t[4], UNIT_FINAL, 1
instance = comp, \t[5] , t[5], UNIT_FINAL, 1
instance = comp, \t[6] , t[6], UNIT_FINAL, 1
instance = comp, \t[7] , t[7], UNIT_FINAL, 1
instance = comp, \t[8] , t[8], UNIT_FINAL, 1
instance = comp, \t[9] , t[9], UNIT_FINAL, 1
instance = comp, \t[10] , t[10], UNIT_FINAL, 1
instance = comp, \t[11] , t[11], UNIT_FINAL, 1
instance = comp, \t[12] , t[12], UNIT_FINAL, 1
instance = comp, \t[13] , t[13], UNIT_FINAL, 1
instance = comp, \t[14] , t[14], UNIT_FINAL, 1
instance = comp, \t[15] , t[15], UNIT_FINAL, 1
instance = comp, \t[16] , t[16], UNIT_FINAL, 1
instance = comp, \t[17] , t[17], UNIT_FINAL, 1
instance = comp, \t[18] , t[18], UNIT_FINAL, 1
instance = comp, \t[19] , t[19], UNIT_FINAL, 1
instance = comp, \LessThan0~0 , LessThan0~0, UNIT_FINAL, 1
instance = comp, \LessThan3~5 , LessThan3~5, UNIT_FINAL, 1
instance = comp, \LessThan3~3 , LessThan3~3, UNIT_FINAL, 1
instance = comp, \LessThan3~2 , LessThan3~2, UNIT_FINAL, 1
instance = comp, \LessThan3~1 , LessThan3~1, UNIT_FINAL, 1
instance = comp, \LessThan3~4 , LessThan3~4, UNIT_FINAL, 1
instance = comp, \LessThan0~1 , LessThan0~1, UNIT_FINAL, 1
instance = comp, \LessThan1~0 , LessThan1~0, UNIT_FINAL, 1
instance = comp, \LessThan3~0 , LessThan3~0, UNIT_FINAL, 1
instance = comp, \LessThan1~1 , LessThan1~1, UNIT_FINAL, 1
instance = comp, \tri_200us[2]~33 , tri_200us[2]~33, UNIT_FINAL, 1
instance = comp, \ad|always0~3 , ad|always0~3, UNIT_FINAL, 1
instance = comp, \ad|always0~4 , ad|always0~4, UNIT_FINAL, 1
instance = comp, \ad|always0~5 , ad|always0~5, UNIT_FINAL, 1
instance = comp, \ad|always0~6 , ad|always0~6, UNIT_FINAL, 1
instance = comp, \ad|always0~1 , ad|always0~1, UNIT_FINAL, 1
instance = comp, \ad|always0~2 , ad|always0~2, UNIT_FINAL, 1
instance = comp, \ad|cs_n , ad|cs_n, UNIT_FINAL, 1
instance = comp, \ad|clk_div[3] , ad|clk_div[3], UNIT_FINAL, 1
instance = comp, \ad|clk_div[4] , ad|clk_div[4], UNIT_FINAL, 1
instance = comp, \ad|clk_div[2]~12 , ad|clk_div[2]~12, UNIT_FINAL, 1
instance = comp, \ad|clk_div[2]~13 , ad|clk_div[2]~13, UNIT_FINAL, 1
instance = comp, \ad|clk_div[5] , ad|clk_div[5], UNIT_FINAL, 1
instance = comp, \ad|Equal1~1 , ad|Equal1~1, UNIT_FINAL, 1
instance = comp, \ad|ad_count[3]~2 , ad|ad_count[3]~2, UNIT_FINAL, 1
instance = comp, \ad|ad_count[3]~3 , ad|ad_count[3]~3, UNIT_FINAL, 1
instance = comp, \~GND , ~GND, UNIT_FINAL, 1
instance = comp, \ad|ad_count[0] , ad|ad_count[0], UNIT_FINAL, 1
instance = comp, \ad|ad_count[1] , ad|ad_count[1], UNIT_FINAL, 1
instance = comp, \ad|ad_count[2] , ad|ad_count[2], UNIT_FINAL, 1
instance = comp, \ad|ad_count[3] , ad|ad_count[3], UNIT_FINAL, 1
instance = comp, \ad|ad_count[4] , ad|ad_count[4], UNIT_FINAL, 1
instance = comp, \ad|rsr[15]~0 , ad|rsr[15]~0, UNIT_FINAL, 1
instance = comp, \ad|adclk~0 , ad|adclk~0, UNIT_FINAL, 1
instance = comp, \ad|adclk , ad|adclk, UNIT_FINAL, 1
instance = comp, \sys_rst_n~I , sys_rst_n, UNIT_FINAL, 1
instance = comp, \rx~I , rx, UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|rx_reg1 , rs232|uart_rx_inst|rx_reg1, UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|rx_reg2 , rs232|uart_rx_inst|rx_reg2, UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|rx_reg3 , rs232|uart_rx_inst|rx_reg3, UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|start_nedge , rs232|uart_rx_inst|start_nedge, UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|rx_flag , rs232|uart_rx_inst|rx_flag, UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|work_en , rs232|uart_rx_inst|work_en, UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|baud_cnt[0] , rs232|uart_rx_inst|baud_cnt[0], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|baud_cnt[1] , rs232|uart_rx_inst|baud_cnt[1], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|baud_cnt[2] , rs232|uart_rx_inst|baud_cnt[2], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|baud_cnt[3] , rs232|uart_rx_inst|baud_cnt[3], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|baud_cnt[4] , rs232|uart_rx_inst|baud_cnt[4], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|baud_cnt[5] , rs232|uart_rx_inst|baud_cnt[5], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|Equal1~2 , rs232|uart_rx_inst|Equal1~2, UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|baud_cnt[6] , rs232|uart_rx_inst|baud_cnt[6], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|baud_cnt[7] , rs232|uart_rx_inst|baud_cnt[7], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|baud_cnt[8] , rs232|uart_rx_inst|baud_cnt[8], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|baud_cnt[9] , rs232|uart_rx_inst|baud_cnt[9], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|baud_cnt[10] , rs232|uart_rx_inst|baud_cnt[10], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|baud_cnt[11] , rs232|uart_rx_inst|baud_cnt[11], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|baud_cnt[12] , rs232|uart_rx_inst|baud_cnt[12], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|Equal1~3 , rs232|uart_rx_inst|Equal1~3, UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|Equal1~0 , rs232|uart_rx_inst|Equal1~0, UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|Equal1~1 , rs232|uart_rx_inst|Equal1~1, UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|always5~0 , rs232|uart_rx_inst|always5~0, UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|Equal2~0 , rs232|uart_rx_inst|Equal2~0, UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|Equal2~1 , rs232|uart_rx_inst|Equal2~1, UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|bit_flag , rs232|uart_rx_inst|bit_flag, UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|Add1~15 , rs232|uart_rx_inst|Add1~15, UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|bit_cnt[0] , rs232|uart_rx_inst|bit_cnt[0], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|Add1~10 , rs232|uart_rx_inst|Add1~10, UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|bit_cnt[1] , rs232|uart_rx_inst|bit_cnt[1], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|bit_cnt[2] , rs232|uart_rx_inst|bit_cnt[2], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|Add1~5 , rs232|uart_rx_inst|Add1~5, UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|Add1~0 , rs232|uart_rx_inst|Add1~0, UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|bit_cnt[3] , rs232|uart_rx_inst|bit_cnt[3], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|po_flag , rs232|uart_rx_inst|po_flag, UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|always3~0 , rs232|uart_tx_inst|always3~0, UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|bit_cnt[1] , rs232|uart_tx_inst|bit_cnt[1], UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|Add1~0 , rs232|uart_tx_inst|Add1~0, UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|bit_cnt[2] , rs232|uart_tx_inst|bit_cnt[2], UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|Add1~1 , rs232|uart_tx_inst|Add1~1, UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|bit_cnt[3] , rs232|uart_tx_inst|bit_cnt[3], UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|always0~4 , rs232|uart_tx_inst|always0~4, UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|always0~5 , rs232|uart_tx_inst|always0~5, UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|bit_cnt[0] , rs232|uart_tx_inst|bit_cnt[0], UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|always0~6 , rs232|uart_tx_inst|always0~6, UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|work_en , rs232|uart_tx_inst|work_en, UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|baud_cnt[0] , rs232|uart_tx_inst|baud_cnt[0], UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|baud_cnt[1] , rs232|uart_tx_inst|baud_cnt[1], UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|baud_cnt[2] , rs232|uart_tx_inst|baud_cnt[2], UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|baud_cnt[3] , rs232|uart_tx_inst|baud_cnt[3], UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|baud_cnt[4] , rs232|uart_tx_inst|baud_cnt[4], UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|baud_cnt[5] , rs232|uart_tx_inst|baud_cnt[5], UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|baud_cnt[6] , rs232|uart_tx_inst|baud_cnt[6], UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|baud_cnt[7] , rs232|uart_tx_inst|baud_cnt[7], UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|baud_cnt[8] , rs232|uart_tx_inst|baud_cnt[8], UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|baud_cnt[9] , rs232|uart_tx_inst|baud_cnt[9], UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|baud_cnt[10] , rs232|uart_tx_inst|baud_cnt[10], UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|baud_cnt[11] , rs232|uart_tx_inst|baud_cnt[11], UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|baud_cnt[12] , rs232|uart_tx_inst|baud_cnt[12], UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|Equal1~3 , rs232|uart_tx_inst|Equal1~3, UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|Equal1~1 , rs232|uart_tx_inst|Equal1~1, UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|Equal1~0 , rs232|uart_tx_inst|Equal1~0, UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|Equal1~2 , rs232|uart_tx_inst|Equal1~2, UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|always1~0 , rs232|uart_tx_inst|always1~0, UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|bit_flag , rs232|uart_tx_inst|bit_flag, UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|always8~0 , rs232|uart_rx_inst|always8~0, UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|rx_data[7] , rs232|uart_rx_inst|rx_data[7], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|rx_data[6] , rs232|uart_rx_inst|rx_data[6], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|rx_data[5] , rs232|uart_rx_inst|rx_data[5], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|rx_data[4] , rs232|uart_rx_inst|rx_data[4], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|rx_data[3] , rs232|uart_rx_inst|rx_data[3], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|rx_data[2] , rs232|uart_rx_inst|rx_data[2], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|rx_data[1] , rs232|uart_rx_inst|rx_data[1], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|rx_data[0] , rs232|uart_rx_inst|rx_data[0], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|po_data[0] , rs232|uart_rx_inst|po_data[0], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|po_data[2] , rs232|uart_rx_inst|po_data[2], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|po_data[1] , rs232|uart_rx_inst|po_data[1], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|po_data[6] , rs232|uart_rx_inst|po_data[6], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|po_data[3] , rs232|uart_rx_inst|po_data[3], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|po_data[4] , rs232|uart_rx_inst|po_data[4], UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|po_data[5] , rs232|uart_rx_inst|po_data[5], UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|tx~2 , rs232|uart_tx_inst|tx~2, UNIT_FINAL, 1
instance = comp, \rs232|uart_rx_inst|po_data[7] , rs232|uart_rx_inst|po_data[7], UNIT_FINAL, 1
instance = comp, \rs232|uart_tx_inst|tx , rs232|uart_tx_inst|tx, UNIT_FINAL, 1
instance = comp, \TEM~I , TEM, UNIT_FINAL, 1
instance = comp, \DoublePulse4|sigin_syn[0] , DoublePulse4|sigin_syn[0], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_1us[0] , DoublePulse1|cnt_1us[0], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_1us[1] , DoublePulse1|cnt_1us[1], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_1us[2] , DoublePulse1|cnt_1us[2], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_1us[3] , DoublePulse1|cnt_1us[3], UNIT_FINAL, 1
instance = comp, \DoublePulse1|Equal0~0 , DoublePulse1|Equal0~0, UNIT_FINAL, 1
instance = comp, \DoublePulse4|sigin_syn[1] , DoublePulse4|sigin_syn[1], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_1us[4] , DoublePulse1|cnt_1us[4], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_1us[5] , DoublePulse1|cnt_1us[5], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_1us[6] , DoublePulse1|cnt_1us[6], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_1us[7] , DoublePulse1|cnt_1us[7], UNIT_FINAL, 1
instance = comp, \DoublePulse1|Equal0~1 , DoublePulse1|Equal0~1, UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_shake[0] , DoublePulse1|cnt_shake[0], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_shake[1] , DoublePulse1|cnt_shake[1], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_shake[2] , DoublePulse1|cnt_shake[2], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_shake[3] , DoublePulse1|cnt_shake[3], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_shake[4] , DoublePulse1|cnt_shake[4], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_shake[5] , DoublePulse1|cnt_shake[5], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_shake[6] , DoublePulse1|cnt_shake[6], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_shake[7] , DoublePulse1|cnt_shake[7], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_shake[6]~16 , DoublePulse1|cnt_shake[6]~16, UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_shake[6]~17 , DoublePulse1|cnt_shake[6]~17, UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_shake[6]~18 , DoublePulse1|cnt_shake[6]~18, UNIT_FINAL, 1
instance = comp, \DoublePulse1|K1~1 , DoublePulse1|K1~1, UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_lowshake[0] , DoublePulse1|cnt_lowshake[0], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_lowshake[1] , DoublePulse1|cnt_lowshake[1], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_lowshake[2] , DoublePulse1|cnt_lowshake[2], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_lowshake[3] , DoublePulse1|cnt_lowshake[3], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_lowshake[4] , DoublePulse1|cnt_lowshake[4], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_lowshake[5] , DoublePulse1|cnt_lowshake[5], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_lowshake[6] , DoublePulse1|cnt_lowshake[6], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_lowshake[7] , DoublePulse1|cnt_lowshake[7], UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_lowshake[0]~16 , DoublePulse1|cnt_lowshake[0]~16, UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_lowshake[0]~17 , DoublePulse1|cnt_lowshake[0]~17, UNIT_FINAL, 1
instance = comp, \DoublePulse1|cnt_lowshake[0]~18 , DoublePulse1|cnt_lowshake[0]~18, UNIT_FINAL, 1
instance = comp, \DoublePulse1|K1~3 , DoublePulse1|K1~3, UNIT_FINAL, 1
instance = comp, \DoublePulse1|K1~4 , DoublePulse1|K1~4, UNIT_FINAL, 1
instance = comp, \DoublePulse1|K1~2 , DoublePulse1|K1~2, UNIT_FINAL, 1
instance = comp, \DoublePulse1|K1~0 , DoublePulse1|K1~0, UNIT_FINAL, 1
instance = comp, \DoublePulse1|K1 , DoublePulse1|K1, UNIT_FINAL, 1
instance = comp, \ad_in~I , ad_in, UNIT_FINAL, 1
instance = comp, \ad|rsr[15]~1 , ad|rsr[15]~1, UNIT_FINAL, 1
instance = comp, \ad|rsr[0] , ad|rsr[0], UNIT_FINAL, 1
instance = comp, \ad|rsr[1] , ad|rsr[1], UNIT_FINAL, 1
instance = comp, \ad|rsr[2] , ad|rsr[2], UNIT_FINAL, 1
instance = comp, \ad|rsr[3] , ad|rsr[3], UNIT_FINAL, 1
instance = comp, \ad|rsr[4] , ad|rsr[4], UNIT_FINAL, 1
instance = comp, \ad|rsr[5] , ad|rsr[5], UNIT_FINAL, 1
instance = comp, \ad|rsr[6] , ad|rsr[6], UNIT_FINAL, 1
instance = comp, \ad|rsr[7] , ad|rsr[7], UNIT_FINAL, 1
instance = comp, \ad|rsr[8] , ad|rsr[8], UNIT_FINAL, 1
instance = comp, \ad|rsr[9] , ad|rsr[9], UNIT_FINAL, 1
instance = comp, \ad|rsr[10] , ad|rsr[10], UNIT_FINAL, 1
instance = comp, \ad|rsr[11] , ad|rsr[11], UNIT_FINAL, 1
instance = comp, \ad|volt[8] , ad|volt[8], UNIT_FINAL, 1
instance = comp, \ad|volt[4] , ad|volt[4], UNIT_FINAL, 1
instance = comp, \ad|volt[1] , ad|volt[1], UNIT_FINAL, 1
instance = comp, \ad|volt[3] , ad|volt[3], UNIT_FINAL, 1
instance = comp, \ad|volt[0] , ad|volt[0], UNIT_FINAL, 1
instance = comp, \ad|volt[2] , ad|volt[2], UNIT_FINAL, 1
instance = comp, \ad|volt[5] , ad|volt[5], UNIT_FINAL, 1
instance = comp, \ad|volt[11] , ad|volt[11], UNIT_FINAL, 1
instance = comp, \ad|volt[10] , ad|volt[10], UNIT_FINAL, 1
instance = comp, \ad|volt[6] , ad|volt[6], UNIT_FINAL, 1
instance = comp, \ad|volt[7] , ad|volt[7], UNIT_FINAL, 1
instance = comp, \ad|volt[9] , ad|volt[9], UNIT_FINAL, 1
instance = comp, \LED2_reg~1 , LED2_reg~1, UNIT_FINAL, 1
instance = comp, \ad|rsr[12] , ad|rsr[12], UNIT_FINAL, 1
instance = comp, \ad|rsr[13] , ad|rsr[13], UNIT_FINAL, 1
instance = comp, \ad|rsr[14] , ad|rsr[14], UNIT_FINAL, 1
instance = comp, \ad|volt[14] , ad|volt[14], UNIT_FINAL, 1
instance = comp, \ad|volt[13] , ad|volt[13], UNIT_FINAL, 1
instance = comp, \ad|rsr[15] , ad|rsr[15], UNIT_FINAL, 1
instance = comp, \ad|volt[15] , ad|volt[15], UNIT_FINAL, 1
instance = comp, \ad|volt[12] , ad|volt[12], UNIT_FINAL, 1
instance = comp, \LessThan3~6 , LessThan3~6, UNIT_FINAL, 1
instance = comp, \LessThan8~4 , LessThan8~4, UNIT_FINAL, 1
instance = comp, \LessThan6~0 , LessThan6~0, UNIT_FINAL, 1
instance = comp, \always2~1 , always2~1, UNIT_FINAL, 1
instance = comp, \always2~3 , always2~3, UNIT_FINAL, 1
instance = comp, \LED1_reg~4 , LED1_reg~4, UNIT_FINAL, 1
instance = comp, \LED2_reg~2 , LED2_reg~2, UNIT_FINAL, 1
instance = comp, \LED3_reg~0 , LED3_reg~0, UNIT_FINAL, 1
instance = comp, \ERR[3]~I , ERR[3], UNIT_FINAL, 1
instance = comp, \err4|signal_in_dly , err4|signal_in_dly, UNIT_FINAL, 1
instance = comp, \err4|always1~0 , err4|always1~0, UNIT_FINAL, 1
instance = comp, \err4|count[5]~14 , err4|count[5]~14, UNIT_FINAL, 1
instance = comp, \err4|count[0] , err4|count[0], UNIT_FINAL, 1
instance = comp, \err4|count[1] , err4|count[1], UNIT_FINAL, 1
instance = comp, \err4|count[2] , err4|count[2], UNIT_FINAL, 1
instance = comp, \err4|count[3] , err4|count[3], UNIT_FINAL, 1
instance = comp, \err4|count[4] , err4|count[4], UNIT_FINAL, 1
instance = comp, \err4|count[5] , err4|count[5], UNIT_FINAL, 1
instance = comp, \err4|count[6] , err4|count[6], UNIT_FINAL, 1
instance = comp, \err4|count[7] , err4|count[7], UNIT_FINAL, 1
instance = comp, \err4|count[8] , err4|count[8], UNIT_FINAL, 1
instance = comp, \err4|LessThan0~0 , err4|LessThan0~0, UNIT_FINAL, 1
instance = comp, \err4|LessThan0~1 , err4|LessThan0~1, UNIT_FINAL, 1
instance = comp, \err4|signal_out , err4|signal_out, UNIT_FINAL, 1
instance = comp, \ERR[2]~I , ERR[2], UNIT_FINAL, 1
instance = comp, \err3|signal_in_dly , err3|signal_in_dly, UNIT_FINAL, 1
instance = comp, \err3|always1~0 , err3|always1~0, UNIT_FINAL, 1
instance = comp, \err3|count[3]~14 , err3|count[3]~14, UNIT_FINAL, 1
instance = comp, \err3|count[0] , err3|count[0], UNIT_FINAL, 1
instance = comp, \err3|count[1] , err3|count[1], UNIT_FINAL, 1
instance = comp, \err3|count[2] , err3|count[2], UNIT_FINAL, 1
instance = comp, \err3|count[3] , err3|count[3], UNIT_FINAL, 1
instance = comp, \err3|count[4] , err3|count[4], UNIT_FINAL, 1
instance = comp, \err3|count[5] , err3|count[5], UNIT_FINAL, 1
instance = comp, \err3|count[6] , err3|count[6], UNIT_FINAL, 1
instance = comp, \err3|count[7] , err3|count[7], UNIT_FINAL, 1
instance = comp, \err3|count[8] , err3|count[8], UNIT_FINAL, 1
instance = comp, \err3|LessThan0~0 , err3|LessThan0~0, UNIT_FINAL, 1
instance = comp, \err3|LessThan0~1 , err3|LessThan0~1, UNIT_FINAL, 1
instance = comp, \err3|signal_out , err3|signal_out, UNIT_FINAL, 1
instance = comp, \ERR[1]~I , ERR[1], UNIT_FINAL, 1
instance = comp, \err2|signal_in_dly , err2|signal_in_dly, UNIT_FINAL, 1
instance = comp, \err2|always1~0 , err2|always1~0, UNIT_FINAL, 1
instance = comp, \err2|count[0]~14 , err2|count[0]~14, UNIT_FINAL, 1
instance = comp, \err2|count[0] , err2|count[0], UNIT_FINAL, 1
instance = comp, \err2|count[1] , err2|count[1], UNIT_FINAL, 1
instance = comp, \err2|count[2] , err2|count[2], UNIT_FINAL, 1
instance = comp, \err2|count[3] , err2|count[3], UNIT_FINAL, 1
instance = comp, \err2|count[4] , err2|count[4], UNIT_FINAL, 1
instance = comp, \err2|count[5] , err2|count[5], UNIT_FINAL, 1
instance = comp, \err2|count[6] , err2|count[6], UNIT_FINAL, 1
instance = comp, \err2|count[7] , err2|count[7], UNIT_FINAL, 1
instance = comp, \err2|count[8] , err2|count[8], UNIT_FINAL, 1
instance = comp, \err2|LessThan0~0 , err2|LessThan0~0, UNIT_FINAL, 1
instance = comp, \err2|LessThan0~1 , err2|LessThan0~1, UNIT_FINAL, 1
instance = comp, \err2|signal_out , err2|signal_out, UNIT_FINAL, 1
instance = comp, \ERR[0]~I , ERR[0], UNIT_FINAL, 1
instance = comp, \err1|signal_in_dly , err1|signal_in_dly, UNIT_FINAL, 1
instance = comp, \err1|always1~0 , err1|always1~0, UNIT_FINAL, 1
instance = comp, \err1|count[3]~14 , err1|count[3]~14, UNIT_FINAL, 1
instance = comp, \err1|count[0] , err1|count[0], UNIT_FINAL, 1
instance = comp, \err1|count[1] , err1|count[1], UNIT_FINAL, 1
instance = comp, \err1|count[2] , err1|count[2], UNIT_FINAL, 1
instance = comp, \err1|count[3] , err1|count[3], UNIT_FINAL, 1
instance = comp, \err1|count[4] , err1|count[4], UNIT_FINAL, 1
instance = comp, \err1|count[5] , err1|count[5], UNIT_FINAL, 1
instance = comp, \err1|count[6] , err1|count[6], UNIT_FINAL, 1
instance = comp, \err1|count[7] , err1|count[7], UNIT_FINAL, 1
instance = comp, \err1|count[8] , err1|count[8], UNIT_FINAL, 1
instance = comp, \err1|LessThan0~0 , err1|LessThan0~0, UNIT_FINAL, 1
instance = comp, \err1|LessThan0~1 , err1|LessThan0~1, UNIT_FINAL, 1
instance = comp, \err1|signal_out , err1|signal_out, UNIT_FINAL, 1
instance = comp, \adclk~I , adclk, UNIT_FINAL, 1
instance = comp, \tx~I , tx, UNIT_FINAL, 1
instance = comp, \cs_n~I , cs_n, UNIT_FINAL, 1
instance = comp, \K_1~I , K_1, UNIT_FINAL, 1
instance = comp, \K_2~I , K_2, UNIT_FINAL, 1
instance = comp, \K_3~I , K_3, UNIT_FINAL, 1
instance = comp, \K_4~I , K_4, UNIT_FINAL, 1
instance = comp, \LED1~I , LED1, UNIT_FINAL, 1
instance = comp, \LED2~I , LED2, UNIT_FINAL, 1
instance = comp, \LED3~I , LED3, UNIT_FINAL, 1
instance = comp, \LED4~I , LED4, UNIT_FINAL, 1
instance = comp, \LED5~I , LED5, UNIT_FINAL, 1
instance = comp, \LED7~I , LED7, UNIT_FINAL, 1
instance = comp, \LED8~I , LED8, UNIT_FINAL, 1
instance = comp, \LED9~I , LED9, UNIT_FINAL, 1
instance = comp, \LED10~I , LED10, UNIT_FINAL, 1
