Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e616cbca3da648029ec105b61f95a4ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab3Sim1_behav xil_defaultlib.Lab3Sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port T_two on this module [C:/Repositories/CS303/Lab3/Lab3.srcs/sim_2/new/Lab3Sim2.v:16]
ERROR: [VRFC 10-426] cannot find port T_one on this module [C:/Repositories/CS303/Lab3/Lab3.srcs/sim_2/new/Lab3Sim2.v:15]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
