{
  "module_name": "phyreg_n.h",
  "hash_id": "1ba1f6e799c05de1abf903c30e743aa11bac2fee5a0bdd92fb2311144343c038",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phyreg_n.h",
  "human_readable_source": "\n \n\n#define NPHY_TBL_ID_GAIN1\t\t0\n#define NPHY_TBL_ID_GAIN2\t\t1\n#define NPHY_TBL_ID_GAINBITS1\t\t2\n#define NPHY_TBL_ID_GAINBITS2\t\t3\n#define NPHY_TBL_ID_GAINLIMIT\t\t4\n#define NPHY_TBL_ID_WRSSIGainLimit\t5\n#define NPHY_TBL_ID_RFSEQ\t\t7\n#define NPHY_TBL_ID_AFECTRL\t\t8\n#define NPHY_TBL_ID_ANTSWCTRLLUT\t9\n#define NPHY_TBL_ID_IQLOCAL\t\t15\n#define NPHY_TBL_ID_NOISEVAR\t\t16\n#define NPHY_TBL_ID_SAMPLEPLAY\t\t17\n#define NPHY_TBL_ID_CORE1TXPWRCTL\t26\n#define NPHY_TBL_ID_CORE2TXPWRCTL\t27\n#define NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL\t30\n\n#define NPHY_TBL_ID_EPSILONTBL0   31\n#define NPHY_TBL_ID_SCALARTBL0    32\n#define NPHY_TBL_ID_EPSILONTBL1   33\n#define NPHY_TBL_ID_SCALARTBL1    34\n\n#define\tNPHY_TO_BPHY_OFF\t0xc00\n\n#define NPHY_BandControl_currentBand\t\t\t0x0001\n#define RFCC_CHIP0_PU\t\t\t0x0400\n#define RFCC_POR_FORCE\t\t\t0x0040\n#define RFCC_OE_POR_FORCE\t\t0x0080\n#define NPHY_RfctrlIntc_override_OFF\t\t\t0\n#define NPHY_RfctrlIntc_override_TRSW\t\t\t1\n#define NPHY_RfctrlIntc_override_PA\t\t\t\t2\n#define NPHY_RfctrlIntc_override_EXT_LNA_PU\t\t3\n#define NPHY_RfctrlIntc_override_EXT_LNA_GAIN\t4\n#define RIFS_ENABLE\t\t\t0x80\n#define BPHY_BAND_SEL_UP20\t\t0x10\n#define NPHY_MLenable\t\t\t0x02\n\n#define NPHY_RfseqMode_CoreActv_override 0x0001\n#define NPHY_RfseqMode_Trigger_override\t0x0002\n#define NPHY_RfseqCoreActv_TxRxChain0\t(0x11)\n#define NPHY_RfseqCoreActv_TxRxChain1\t(0x22)\n\n#define NPHY_RfseqTrigger_rx2tx\t\t0x0001\n#define NPHY_RfseqTrigger_tx2rx\t\t0x0002\n#define NPHY_RfseqTrigger_updategainh\t0x0004\n#define NPHY_RfseqTrigger_updategainl\t0x0008\n#define NPHY_RfseqTrigger_updategainu\t0x0010\n#define NPHY_RfseqTrigger_reset2rx\t0x0020\n#define NPHY_RfseqStatus_rx2tx\t\t0x0001\n#define NPHY_RfseqStatus_tx2rx\t\t0x0002\n#define NPHY_RfseqStatus_updategainh\t0x0004\n#define NPHY_RfseqStatus_updategainl\t0x0008\n#define NPHY_RfseqStatus_updategainu\t0x0010\n#define NPHY_RfseqStatus_reset2rx\t0x0020\n#define NPHY_ClassifierCtrl_cck_en\t0x1\n#define NPHY_ClassifierCtrl_ofdm_en\t0x2\n#define NPHY_ClassifierCtrl_waited_en\t0x4\n#define NPHY_IQFlip_ADC1\t\t0x0001\n#define NPHY_IQFlip_ADC2\t\t0x0010\n#define NPHY_sampleCmd_STOP\t\t0x0002\n\n#define RX_GF_OR_MM\t\t\t0x0004\n#define RX_GF_MM_AUTO\t\t\t0x0100\n\n#define NPHY_iqloCalCmdGctl_IQLO_CAL_EN\t0x8000\n\n#define NPHY_IqestCmd_iqstart\t\t0x1\n#define NPHY_IqestCmd_iqMode\t\t0x2\n\n#define NPHY_TxPwrCtrlCmd_pwrIndex_init\t\t0x40\n#define NPHY_TxPwrCtrlCmd_pwrIndex_init_rev7\t0x19\n\n#define PRIM_SEL_UP20\t\t0x8000\n\n#define NPHY_RFSEQ_RX2TX\t\t0x0\n#define NPHY_RFSEQ_TX2RX\t\t0x1\n#define NPHY_RFSEQ_RESET2RX\t\t0x2\n#define NPHY_RFSEQ_UPDATEGAINH\t\t0x3\n#define NPHY_RFSEQ_UPDATEGAINL\t\t0x4\n#define NPHY_RFSEQ_UPDATEGAINU\t\t0x5\n\n#define NPHY_RFSEQ_CMD_NOP\t\t0x0\n#define NPHY_RFSEQ_CMD_RXG_FBW\t\t0x1\n#define NPHY_RFSEQ_CMD_TR_SWITCH\t0x2\n#define NPHY_RFSEQ_CMD_EXT_PA\t\t0x3\n#define NPHY_RFSEQ_CMD_RXPD_TXPD\t0x4\n#define NPHY_RFSEQ_CMD_TX_GAIN\t\t0x5\n#define NPHY_RFSEQ_CMD_RX_GAIN\t\t0x6\n#define NPHY_RFSEQ_CMD_SET_HPF_BW\t0x7\n#define NPHY_RFSEQ_CMD_CLR_HIQ_DIS\t0x8\n#define NPHY_RFSEQ_CMD_END\t\t0xf\n\n#define NPHY_REV3_RFSEQ_CMD_NOP\t\t0x0\n#define NPHY_REV3_RFSEQ_CMD_RXG_FBW\t0x1\n#define NPHY_REV3_RFSEQ_CMD_TR_SWITCH\t0x2\n#define NPHY_REV3_RFSEQ_CMD_INT_PA_PU\t0x3\n#define NPHY_REV3_RFSEQ_CMD_EXT_PA\t0x4\n#define NPHY_REV3_RFSEQ_CMD_RXPD_TXPD\t0x5\n#define NPHY_REV3_RFSEQ_CMD_TX_GAIN\t0x6\n#define NPHY_REV3_RFSEQ_CMD_RX_GAIN\t0x7\n#define NPHY_REV3_RFSEQ_CMD_CLR_HIQ_DIS\t0x8\n#define NPHY_REV3_RFSEQ_CMD_SET_HPF_H_HPC\t0x9\n#define NPHY_REV3_RFSEQ_CMD_SET_LPF_H_HPC\t0xa\n#define NPHY_REV3_RFSEQ_CMD_SET_HPF_M_HPC\t0xb\n#define NPHY_REV3_RFSEQ_CMD_SET_LPF_M_HPC\t0xc\n#define NPHY_REV3_RFSEQ_CMD_SET_HPF_L_HPC\t0xd\n#define NPHY_REV3_RFSEQ_CMD_SET_LPF_L_HPC\t0xe\n#define NPHY_REV3_RFSEQ_CMD_CLR_RXRX_BIAS\t0xf\n#define NPHY_REV3_RFSEQ_CMD_END\t\t0x1f\n\n#define NPHY_RSSI_SEL_W1\t\t0x0\n#define NPHY_RSSI_SEL_W2\t\t0x1\n#define NPHY_RSSI_SEL_NB\t\t0x2\n#define NPHY_RSSI_SEL_IQ\t\t0x3\n#define NPHY_RSSI_SEL_TSSI_2G\t\t0x4\n#define NPHY_RSSI_SEL_TSSI_5G\t\t0x5\n#define NPHY_RSSI_SEL_TBD\t\t0x6\n\n#define NPHY_RAIL_I\t\t\t0x0\n#define NPHY_RAIL_Q\t\t\t0x1\n\n#define NPHY_FORCESIG_DECODEGATEDCLKS\t0x8\n\n#define NPHY_REV7_RfctrlOverride_cmd_rxrf_pu 0x0\n#define NPHY_REV7_RfctrlOverride_cmd_rx_pu   0x1\n#define NPHY_REV7_RfctrlOverride_cmd_tx_pu   0x2\n#define NPHY_REV7_RfctrlOverride_cmd_rxgain  0x3\n#define NPHY_REV7_RfctrlOverride_cmd_txgain  0x4\n\n#define NPHY_REV7_RXGAINCODE_RFMXGAIN_MASK 0x000ff\n#define NPHY_REV7_RXGAINCODE_LPFGAIN_MASK  0x0ff00\n#define NPHY_REV7_RXGAINCODE_DVGAGAIN_MASK 0xf0000\n\n#define NPHY_REV7_TXGAINCODE_TGAIN_MASK     0x7fff\n#define NPHY_REV7_TXGAINCODE_LPFGAIN_MASK   0x8000\n#define NPHY_REV7_TXGAINCODE_BIQ0GAIN_SHIFT 14\n\n#define NPHY_REV7_RFCTRLOVERRIDE_ID0 0x0\n#define NPHY_REV7_RFCTRLOVERRIDE_ID1 0x1\n#define NPHY_REV7_RFCTRLOVERRIDE_ID2 0x2\n\n#define NPHY_IqestIqAccLo(core)  ((core == 0) ? 0x12c : 0x134)\n\n#define NPHY_IqestIqAccHi(core)  ((core == 0) ? 0x12d : 0x135)\n\n#define NPHY_IqestipwrAccLo(core)  ((core == 0) ? 0x12e : 0x136)\n\n#define NPHY_IqestipwrAccHi(core)  ((core == 0) ? 0x12f : 0x137)\n\n#define NPHY_IqestqpwrAccLo(core)  ((core == 0) ? 0x130 : 0x138)\n\n#define NPHY_IqestqpwrAccHi(core)  ((core == 0) ? 0x131 : 0x139)\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}