module RomCompleta(input clk, rst, output [7:0]data);

		logic [7:0] address, q;
		
		Counter pc (clk, rst,1'b1,address);
		Rom memoria (address,clk, q);
		
		assign data= q;
		
	
endmodule