// Seed: 2660843778
module module_0;
  tri0 id_1;
  assign id_1 = 1;
  assign id_1 = 1'b0;
  assign id_1 = -1'b0 == 1;
  generate
    assign id_1 = 1;
  endgenerate
  always begin : LABEL_0
    if (-1) @(posedge id_1 or posedge -1 < id_1) assign id_1 = id_1;
    else begin : LABEL_1
      `define pp_2 0
      if (1)
        @(posedge id_1) begin : LABEL_2
          $signed(24);
          ;
        end
      else
        @(posedge id_1 or -1) begin : LABEL_3
          if (1 < 1'b0) `pp_2 = id_1;
        end
    end
  end
endmodule
module module_1 (
    output wand id_0,
    input  tri0 id_1
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
