Signal Name Cross Reference File

ispLEVER Classic 1.5.00.05.39.l1

Design 'mach64_verilog_project' created Sat Feb 18 19:15:06 2012


 LEGEND:  '>'  Functional Block Port Separator
          '/'  Hierarchy Path Separator
          '@'  Automatically Generated Node


Short Name                              Hierarchical Name
----------                              -----------------

 *** Shortened names not required for this design. ***
