// Seed: 3279882580
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  tri id_5 = 1;
  assign id_1 = id_2;
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1
    , id_5,
    input wor id_2,
    input supply0 id_3
);
  wire id_6;
  wire id_7, id_8;
  assign id_5 = 1;
  wire id_9;
  wire id_10, id_11, id_12;
  wire id_13;
  wire id_14;
  module_0(
      id_8, id_10, id_6, id_9
  );
endmodule
