verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/xshifter_14.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/xcompare_17.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/xboole_16.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/xadder_15.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/stateCounter_35.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/seven_seg_19.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/pn_gen_34.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/pipeline_25.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/dec_ctr_24.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/decoder_20.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/counter_18.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/convertsingleled_26.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/xalu_1.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/trianglefsm_12.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/scoretoseg_10.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/reset_conditioner_2.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/multi_seven_seg_4.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/multi_dec_ctr_6.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/laneconvert_9.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/edge_detector_3.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/cyclefsm_13.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/counter_7.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/button_conditioner_8.v"
verilog work "C:/Users/65842/Documents/mojo/modular/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/mojo_top_0.v"
