Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 11 17:19:01 2019
| Host         : DESKTOP-3OCE3Q5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.172        0.000                      0                 1302        0.012        0.000                      0                 1302        4.020        0.000                       0                   641  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.172        0.000                      0                 1120        0.012        0.000                      0                 1120        4.020        0.000                       0                   641  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.655        0.000                      0                  182        0.989        0.000                      0                  182  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 2.683ns (39.884%)  route 4.044ns (60.116%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.651     2.945    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X36Y91         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][1]/Q
                         net (fo=20, routed)          1.735     5.198    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg_n_0_[1][1]
    SLICE_X29Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.322 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][14]_i_19/O
                         net (fo=2, routed)           0.823     6.144    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][14]_i_19_n_0
    SLICE_X32Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.268 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][14]_i_23/O
                         net (fo=1, routed)           0.000     6.268    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][14]_i_23_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     6.812 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_10/O[2]
                         net (fo=2, routed)           0.807     7.620    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_10_n_5
    SLICE_X34Y96         LUT3 (Prop_lut3_I1_O)        0.330     7.950 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_2/O
                         net (fo=2, routed)           0.679     8.629    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_2_n_0
    SLICE_X34Y96         LUT4 (Prop_lut4_I0_O)        0.331     8.960 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_6/O
                         net (fo=1, routed)           0.000     8.960    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_6_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.336 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.336    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.453 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.672 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.672    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1]0[15]
    SLICE_X34Y98         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.481    12.660    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X34Y98         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][15]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X34Y98         FDCE (Setup_fdce_C_D)        0.109    12.844    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][15]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 2.670ns (39.767%)  route 4.044ns (60.233%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.651     2.945    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X36Y91         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][1]/Q
                         net (fo=20, routed)          1.735     5.198    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg_n_0_[1][1]
    SLICE_X29Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.322 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][14]_i_19/O
                         net (fo=2, routed)           0.823     6.144    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][14]_i_19_n_0
    SLICE_X32Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.268 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][14]_i_23/O
                         net (fo=1, routed)           0.000     6.268    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][14]_i_23_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     6.812 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_10/O[2]
                         net (fo=2, routed)           0.807     7.620    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_10_n_5
    SLICE_X34Y96         LUT3 (Prop_lut3_I1_O)        0.330     7.950 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_2/O
                         net (fo=2, routed)           0.679     8.629    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_2_n_0
    SLICE_X34Y96         LUT4 (Prop_lut4_I0_O)        0.331     8.960 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_6/O
                         net (fo=1, routed)           0.000     8.960    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_6_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.336 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.336    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.659 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.659    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1]0[12]
    SLICE_X34Y97         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.481    12.660    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X34Y97         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][12]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X34Y97         FDCE (Setup_fdce_C_D)        0.109    12.844    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][12]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 2.662ns (39.695%)  route 4.044ns (60.305%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.651     2.945    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X36Y91         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][1]/Q
                         net (fo=20, routed)          1.735     5.198    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg_n_0_[1][1]
    SLICE_X29Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.322 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][14]_i_19/O
                         net (fo=2, routed)           0.823     6.144    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][14]_i_19_n_0
    SLICE_X32Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.268 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][14]_i_23/O
                         net (fo=1, routed)           0.000     6.268    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][14]_i_23_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     6.812 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_10/O[2]
                         net (fo=2, routed)           0.807     7.620    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_10_n_5
    SLICE_X34Y96         LUT3 (Prop_lut3_I1_O)        0.330     7.950 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_2/O
                         net (fo=2, routed)           0.679     8.629    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_2_n_0
    SLICE_X34Y96         LUT4 (Prop_lut4_I0_O)        0.331     8.960 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_6/O
                         net (fo=1, routed)           0.000     8.960    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_6_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.336 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.336    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.651 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.651    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1]0[14]
    SLICE_X34Y97         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.481    12.660    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X34Y97         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X34Y97         FDCE (Setup_fdce_C_D)        0.109    12.844    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 2.586ns (39.004%)  route 4.044ns (60.996%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.651     2.945    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X36Y91         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][1]/Q
                         net (fo=20, routed)          1.735     5.198    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg_n_0_[1][1]
    SLICE_X29Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.322 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][14]_i_19/O
                         net (fo=2, routed)           0.823     6.144    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][14]_i_19_n_0
    SLICE_X32Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.268 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][14]_i_23/O
                         net (fo=1, routed)           0.000     6.268    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][14]_i_23_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     6.812 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_10/O[2]
                         net (fo=2, routed)           0.807     7.620    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_10_n_5
    SLICE_X34Y96         LUT3 (Prop_lut3_I1_O)        0.330     7.950 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_2/O
                         net (fo=2, routed)           0.679     8.629    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_2_n_0
    SLICE_X34Y96         LUT4 (Prop_lut4_I0_O)        0.331     8.960 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_6/O
                         net (fo=1, routed)           0.000     8.960    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_6_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.336 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.336    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.575 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.575    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1]0[13]
    SLICE_X34Y97         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.481    12.660    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X34Y97         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][13]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X34Y97         FDCE (Setup_fdce_C_D)        0.109    12.844    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][13]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 2.566ns (38.820%)  route 4.044ns (61.180%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.651     2.945    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X36Y91         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][1]/Q
                         net (fo=20, routed)          1.735     5.198    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg_n_0_[1][1]
    SLICE_X29Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.322 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][14]_i_19/O
                         net (fo=2, routed)           0.823     6.144    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][14]_i_19_n_0
    SLICE_X32Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.268 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][14]_i_23/O
                         net (fo=1, routed)           0.000     6.268    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][14]_i_23_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     6.812 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_10/O[2]
                         net (fo=2, routed)           0.807     7.620    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_10_n_5
    SLICE_X34Y96         LUT3 (Prop_lut3_I1_O)        0.330     7.950 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_2/O
                         net (fo=2, routed)           0.679     8.629    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_2_n_0
    SLICE_X34Y96         LUT4 (Prop_lut4_I0_O)        0.331     8.960 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_6/O
                         net (fo=1, routed)           0.000     8.960    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_6_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.336 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.336    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.555 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.555    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1]0[11]
    SLICE_X34Y97         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.481    12.660    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X34Y97         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][11]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X34Y97         FDCE (Setup_fdce_C_D)        0.109    12.844    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][11]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 2.736ns (42.848%)  route 3.649ns (57.152%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.651     2.945    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X36Y91         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][1]/Q
                         net (fo=20, routed)          1.659     5.122    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg_n_0_[1][1]
    SLICE_X26Y93         LUT4 (Prop_lut4_I1_O)        0.124     5.246 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][2]_i_3/O
                         net (fo=1, routed)           0.486     5.732    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][2]_i_3_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.130 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.130    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][2]_i_1_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.464 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_11/O[1]
                         net (fo=2, routed)           0.825     7.289    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_11_n_6
    SLICE_X34Y95         LUT2 (Prop_lut2_I1_O)        0.332     7.621 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][6]_i_2/O
                         net (fo=2, routed)           0.679     8.300    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][6]_i_2_n_0
    SLICE_X34Y95         LUT4 (Prop_lut4_I3_O)        0.331     8.631 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][6]_i_5/O
                         net (fo=1, routed)           0.000     8.631    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][6]_i_5_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.007 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.007    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][6]_i_1_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.330 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.330    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1]0[8]
    SLICE_X34Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.480    12.659    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X34Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][8]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y96         FDCE (Setup_fdce_C_D)        0.109    12.843    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][8]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 2.728ns (42.776%)  route 3.649ns (57.224%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.651     2.945    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X36Y91         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][1]/Q
                         net (fo=20, routed)          1.659     5.122    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg_n_0_[1][1]
    SLICE_X26Y93         LUT4 (Prop_lut4_I1_O)        0.124     5.246 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][2]_i_3/O
                         net (fo=1, routed)           0.486     5.732    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][2]_i_3_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.130 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.130    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][2]_i_1_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.464 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_11/O[1]
                         net (fo=2, routed)           0.825     7.289    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_11_n_6
    SLICE_X34Y95         LUT2 (Prop_lut2_I1_O)        0.332     7.621 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][6]_i_2/O
                         net (fo=2, routed)           0.679     8.300    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][6]_i_2_n_0
    SLICE_X34Y95         LUT4 (Prop_lut4_I3_O)        0.331     8.631 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][6]_i_5/O
                         net (fo=1, routed)           0.000     8.631    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][6]_i_5_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.007 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.007    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][6]_i_1_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.322 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.322    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1]0[10]
    SLICE_X34Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.480    12.659    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X34Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y96         FDCE (Setup_fdce_C_D)        0.109    12.843    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 3.021ns (47.759%)  route 3.304ns (52.241%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.699     2.993    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X31Y94         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDCE (Prop_fdce_C_Q)         0.419     3.412 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][5]/Q
                         net (fo=16, routed)          1.169     4.581    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][5]
    SLICE_X32Y90         LUT2 (Prop_lut2_I1_O)        0.320     4.901 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][14]_i_30/O
                         net (fo=1, routed)           0.623     5.524    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][14]_i_30_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I3_O)        0.328     5.852 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][14]_i_22/O
                         net (fo=1, routed)           0.000     5.852    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][14]_i_22_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.432 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_10/O[2]
                         net (fo=2, routed)           0.833     7.265    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_10_n_5
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.331     7.596 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_2/O
                         net (fo=2, routed)           0.679     8.275    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_2_n_0
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.331     8.606 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_6/O
                         net (fo=1, routed)           0.000     8.606    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_6_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.982 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.982    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.099 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.099    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_1_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.318 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.318    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0]0[15]
    SLICE_X34Y93         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.480    12.659    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X34Y93         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][15]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y93         FDCE (Setup_fdce_C_D)        0.109    12.843    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][15]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 3.008ns (47.652%)  route 3.304ns (52.348%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.699     2.993    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X31Y94         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDCE (Prop_fdce_C_Q)         0.419     3.412 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][5]/Q
                         net (fo=16, routed)          1.169     4.581    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][5]
    SLICE_X32Y90         LUT2 (Prop_lut2_I1_O)        0.320     4.901 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][14]_i_30/O
                         net (fo=1, routed)           0.623     5.524    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][14]_i_30_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I3_O)        0.328     5.852 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][14]_i_22/O
                         net (fo=1, routed)           0.000     5.852    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][14]_i_22_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.432 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_10/O[2]
                         net (fo=2, routed)           0.833     7.265    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_10_n_5
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.331     7.596 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_2/O
                         net (fo=2, routed)           0.679     8.275    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_2_n_0
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.331     8.606 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_6/O
                         net (fo=1, routed)           0.000     8.606    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_6_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.982 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.982    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.305 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.305    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0]0[12]
    SLICE_X34Y92         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X34Y92         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][12]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.109    12.842    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][12]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 3.000ns (47.585%)  route 3.304ns (52.415%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.699     2.993    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X31Y94         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDCE (Prop_fdce_C_Q)         0.419     3.412 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][5]/Q
                         net (fo=16, routed)          1.169     4.581    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][5]
    SLICE_X32Y90         LUT2 (Prop_lut2_I1_O)        0.320     4.901 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][14]_i_30/O
                         net (fo=1, routed)           0.623     5.524    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][14]_i_30_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I3_O)        0.328     5.852 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][14]_i_22/O
                         net (fo=1, routed)           0.000     5.852    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][14]_i_22_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.432 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_10/O[2]
                         net (fo=2, routed)           0.833     7.265    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_10_n_5
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.331     7.596 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_2/O
                         net (fo=2, routed)           0.679     8.275    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_2_n_0
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.331     8.606 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_6/O
                         net (fo=1, routed)           0.000     8.606    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_6_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.982 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.982    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.297 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.297    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0]0[14]
    SLICE_X34Y92         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X34Y92         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.109    12.842    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  3.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.912%)  route 0.105ns (45.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.105     1.228    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040     1.216    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.209ns (44.471%)  route 0.261ns (55.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/Q
                         net (fo=1, routed)           0.261     1.335    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[35]
    SLICE_X27Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.380 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[35]_i_1/O
                         net (fo=1, routed)           0.000     1.380    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[35]
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.092     1.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.558%)  route 0.166ns (56.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.166     1.289    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.232    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.570     0.906    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.255%)  route 0.271ns (65.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.271     1.324    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X26Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.929     1.295    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X26Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X26Y103        FDRE (Hold_fdre_C_CE)       -0.016     1.244    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.255%)  route 0.271ns (65.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.271     1.324    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X26Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.929     1.295    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X26Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X26Y103        FDRE (Hold_fdre_C_CE)       -0.016     1.244    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.255%)  route 0.271ns (65.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.271     1.324    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X26Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.929     1.295    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X26Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X26Y103        FDRE (Hold_fdre_C_CE)       -0.016     1.244    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.552%)  route 0.385ns (67.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/Q
                         net (fo=10, routed)          0.385     1.436    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[3]
    SLICE_X30Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.481 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.481    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[3]
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.121     1.383    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.606%)  route 0.175ns (55.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.175     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.839     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.575     0.911    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.110     1.162    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.044    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y93    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y88    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y88    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y93    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X33Y93    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X33Y93    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X33Y93    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X31Y94    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X33Y94    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[8]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y104   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y105   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y105   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y105   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y105   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.989ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.642ns (14.481%)  route 3.791ns (85.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.275     4.932    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.056 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         2.517     7.572    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X39Y94         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X39Y94         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][11]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X39Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][11]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.642ns (14.481%)  route 3.791ns (85.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.275     4.932    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.056 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         2.517     7.572    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X39Y94         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X39Y94         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][12]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X39Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][12]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.642ns (14.481%)  route 3.791ns (85.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.275     4.932    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.056 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         2.517     7.572    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X39Y94         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X39Y94         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][13]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X39Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][13]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.642ns (14.481%)  route 3.791ns (85.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.275     4.932    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.056 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         2.517     7.572    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X39Y94         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X39Y94         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][14]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X39Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][14]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.642ns (14.481%)  route 3.791ns (85.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.275     4.932    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.056 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         2.517     7.572    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X38Y94         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X38Y94         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][4]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X38Y94         FDCE (Recov_fdce_C_CLR)     -0.319    12.314    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][4]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.642ns (14.481%)  route 3.791ns (85.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.275     4.932    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.056 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         2.517     7.572    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X38Y94         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X38Y94         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][5]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X38Y94         FDCE (Recov_fdce_C_CLR)     -0.319    12.314    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][5]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.642ns (14.481%)  route 3.791ns (85.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.275     4.932    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.056 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         2.517     7.572    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X38Y94         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X38Y94         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][6]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X38Y94         FDCE (Recov_fdce_C_CLR)     -0.319    12.314    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][6]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.642ns (14.481%)  route 3.791ns (85.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.275     4.932    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.056 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         2.517     7.572    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X38Y94         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X38Y94         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][7]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X38Y94         FDCE (Recov_fdce_C_CLR)     -0.319    12.314    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][7]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[3][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 0.642ns (14.936%)  route 3.656ns (85.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.275     4.932    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.056 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         2.382     7.437    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X41Y95         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X41Y95         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[3][0]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X41Y95         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[3][0]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[3][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.642ns (15.432%)  route 3.518ns (84.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.275     4.932    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.056 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         2.244     7.299    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X40Y96         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X40Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[3][1]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X40Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[3][1]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -7.299    
  -------------------------------------------------------------------
                         slack                                  4.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[0][7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.209ns (19.367%)  route 0.870ns (80.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.639     0.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.547     1.686    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         0.324     2.054    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X33Y97         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.826     1.192    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y97         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[0][7]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st1_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.209ns (19.367%)  route 0.870ns (80.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.639     0.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.547     1.686    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         0.324     2.054    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X33Y97         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st1_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.826     1.192    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y97         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st1_reg[16]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st1_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.209ns (19.367%)  route 0.870ns (80.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.639     0.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.547     1.686    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         0.324     2.054    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X33Y97         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st1_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.826     1.192    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y97         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st1_reg[17]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.209ns (19.367%)  route 0.870ns (80.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.639     0.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.547     1.686    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         0.324     2.054    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X33Y97         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.826     1.192    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y97         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][3]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.209ns (19.367%)  route 0.870ns (80.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.639     0.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.547     1.686    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         0.324     2.054    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X33Y97         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.826     1.192    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y97         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][5]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.209ns (19.367%)  route 0.870ns (80.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.639     0.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.547     1.686    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         0.324     2.054    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X33Y97         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.826     1.192    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y97         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][6]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.209ns (18.176%)  route 0.941ns (81.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.639     0.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.547     1.686    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         0.394     2.125    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X32Y98         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.826     1.192    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X32Y98         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][0]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y98         FDCE (Remov_fdce_C_CLR)     -0.067     1.090    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.209ns (18.176%)  route 0.941ns (81.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.639     0.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.547     1.686    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         0.394     2.125    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X32Y98         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.826     1.192    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X32Y98         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][4]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y98         FDCE (Remov_fdce_C_CLR)     -0.067     1.090    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.209ns (18.567%)  route 0.917ns (81.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.639     0.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.547     1.686    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         0.370     2.101    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X33Y96         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.825     1.191    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][7]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X33Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st1_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.209ns (18.567%)  route 0.917ns (81.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.639     0.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.547     1.686    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         0.370     2.101    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X33Y96         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.825     1.191    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st1_reg[12]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X33Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    design_1_i/FirAxi_0/U0/FirAxi_v6_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  1.037    





