{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition " "Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 01 18:33:15 2008 " "Info: Processing started: Fri Aug 01 18:33:15 2008" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off Processor -c Processor " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off Processor -c Processor" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor.bdf 1 1 " "Info: Found 1 design units and 1 entities in source file Processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Info: Found entity 1: Processor" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "Processor" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_SEARCH_FILE" "../sequencer/Sequencer.vhd 2 1 " "Info: Using design file ../sequencer/Sequencer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequencer-Behavior " "Info: Found design unit 1: Sequencer-Behavior" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "Sequencer-Behavior" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 12 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 Sequencer " "Info: Found entity 1: Sequencer" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "Sequencer" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 3 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_SEARCH_FILE" "lpm_ff1.vhd 2 1 " "Info: Using design file lpm_ff1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff1-SYN " "Info: Found design unit 1: lpm_ff1-SYN" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_ff1.vhd" "lpm_ff1-SYN" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_ff1.vhd" 50 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff1 " "Info: Found entity 1: lpm_ff1" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_ff1.vhd" "lpm_ff1" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_ff1.vhd" 39 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/quartus/libraries/megafunctions/lpm_ff.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:/quartus/libraries/megafunctions/lpm_ff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff " "Info: Found entity 1: lpm_ff" {  } { { "c:/quartus/libraries/megafunctions/lpm_ff.tdf" "lpm_ff" "" { Text "c:/quartus/libraries/megafunctions/lpm_ff.tdf" 52 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_SEARCH_FILE" "lpm_rom0.vhd 2 1 " "Info: Using design file lpm_rom0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Info: Found design unit 1: lpm_rom0-SYN" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_rom0.vhd" "lpm_rom0-SYN" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_rom0.vhd" 56 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_rom0.vhd" "lpm_rom0" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_rom0.vhd" 45 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "c:/quartus/libraries/megafunctions/altsyncram.tdf" "altsyncram" "" { Text "c:/quartus/libraries/megafunctions/altsyncram.tdf" 430 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_14k.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file db/altsyncram_14k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_14k " "Info: Found entity 1: altsyncram_14k" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/altsyncram_14k.tdf" "altsyncram_14k" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/altsyncram_14k.tdf" 31 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_SEARCH_FILE" "lpm_mux0.vhd 2 1 " "Info: Using design file lpm_mux0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Info: Found design unit 1: lpm_mux0-SYN" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_mux0.vhd" "lpm_mux0-SYN" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_mux0.vhd" 50 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_mux0.vhd" "lpm_mux0" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_mux0.vhd" 39 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/quartus/libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:/quartus/libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "c:/quartus/libraries/megafunctions/lpm_mux.tdf" "lpm_mux" "" { Text "c:/quartus/libraries/megafunctions/lpm_mux.tdf" 78 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_r8c.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file db/mux_r8c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_r8c " "Info: Found entity 1: mux_r8c" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/mux_r8c.tdf" "mux_r8c" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/mux_r8c.tdf" 28 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_SEARCH_FILE" "lpm_counter0.vhd 2 1 " "Info: Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_counter0.vhd" "lpm_counter0-SYN" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_counter0.vhd" 56 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_counter0.vhd" "lpm_counter0" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_counter0.vhd" 45 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/quartus/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:/quartus/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "c:/quartus/libraries/megafunctions/lpm_counter.tdf" "lpm_counter" "" { Text "c:/quartus/libraries/megafunctions/lpm_counter.tdf" 221 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_counter_stratix " "Info: Found entity 1: alt_counter_stratix" {  } { { "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "alt_counter_stratix" "" { Text "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 282 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_SEARCH_FILE" "lpm_ff0.vhd 2 1 " "Info: Using design file lpm_ff0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff0-SYN " "Info: Found design unit 1: lpm_ff0-SYN" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_ff0.vhd" "lpm_ff0-SYN" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_ff0.vhd" 56 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff0 " "Info: Found entity 1: lpm_ff0" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_ff0.vhd" "lpm_ff0" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_ff0.vhd" 45 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_SEARCH_FILE" "lpm_mux1.vhd 2 1 " "Info: Using design file lpm_mux1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Info: Found design unit 1: lpm_mux1-SYN" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_mux1.vhd" "lpm_mux1-SYN" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_mux1.vhd" 50 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_mux1.vhd" "lpm_mux1" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_mux1.vhd" 39 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_u8c.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file db/mux_u8c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_u8c " "Info: Found entity 1: mux_u8c" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/mux_u8c.tdf" "mux_u8c" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/mux_u8c.tdf" 28 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_SEARCH_FILE" "lpm_add_sub0.vhd 2 1 " "Info: Using design file lpm_add_sub0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Info: Found design unit 1: lpm_add_sub0-SYN" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_add_sub0.vhd" "lpm_add_sub0-SYN" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_add_sub0.vhd" 50 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_add_sub0.vhd" "lpm_add_sub0" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_add_sub0.vhd" 39 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/quartus/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:/quartus/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "c:/quartus/libraries/megafunctions/lpm_add_sub.tdf" "lpm_add_sub" "" { Text "c:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 103 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_stratix_add_sub " "Info: Found entity 1: alt_stratix_add_sub" {  } { { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "alt_stratix_add_sub" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 98 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|Processor\|Sequencer:inst\|state 8 0 " "Info: State machine \|Processor\|Sequencer:inst\|state contains 8 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Processor\|Sequencer:inst\|state " "Info: Selected Auto state machine encoding method for state machine \|Processor\|Sequencer:inst\|state" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Processor\|Sequencer:inst\|state " "Info: Encoding result for state machine \|Processor\|Sequencer:inst\|state" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "8 " "Info: Completed encoding using 8 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Sequencer:inst\|state~27 " "Info: Encoded state bit Sequencer:inst\|state~27" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Sequencer:inst\|state~26 " "Info: Encoded state bit Sequencer:inst\|state~26" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Sequencer:inst\|state~25 " "Info: Encoded state bit Sequencer:inst\|state~25" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Sequencer:inst\|state~24 " "Info: Encoded state bit Sequencer:inst\|state~24" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Sequencer:inst\|state~23 " "Info: Encoded state bit Sequencer:inst\|state~23" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Sequencer:inst\|state~22 " "Info: Encoded state bit Sequencer:inst\|state~22" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Sequencer:inst\|state~21 " "Info: Encoded state bit Sequencer:inst\|state~21" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Sequencer:inst\|state~20 " "Info: Encoded state bit Sequencer:inst\|state~20" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Processor\|Sequencer:inst\|state.start 00000000 " "Info: State \|Processor\|Sequencer:inst\|state.start uses code string 00000000" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Processor\|Sequencer:inst\|state.set_rom 00000011 " "Info: State \|Processor\|Sequencer:inst\|state.set_rom uses code string 00000011" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Processor\|Sequencer:inst\|state.set_mem 00000101 " "Info: State \|Processor\|Sequencer:inst\|state.set_mem uses code string 00000101" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Processor\|Sequencer:inst\|state.ir 00001001 " "Info: State \|Processor\|Sequencer:inst\|state.ir uses code string 00001001" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Processor\|Sequencer:inst\|state.movl_rom 00010001 " "Info: State \|Processor\|Sequencer:inst\|state.movl_rom uses code string 00010001" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Processor\|Sequencer:inst\|state.movl 00100001 " "Info: State \|Processor\|Sequencer:inst\|state.movl uses code string 00100001" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Processor\|Sequencer:inst\|state.clock 01000001 " "Info: State \|Processor\|Sequencer:inst\|state.clock uses code string 01000001" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Processor\|Sequencer:inst\|state.halt 10000001 " "Info: State \|Processor\|Sequencer:inst\|state.halt uses code string 10000001" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 14 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "Netlist Optimizations " "Warning: Feature Netlist Optimizations is not available with your current license" {  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "134 " "Info: Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "68 " "Info: Implemented 68 logic cells" {  } {  } 0} { "Info" "ISCL_SCL_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 01 18:33:17 2008 " "Info: Processing ended: Fri Aug 01 18:33:17 2008" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
