INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pooja/Downloads/stop_it.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_it
