Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Sep 23 22:09:59 2018
| Host         : DESKTOP-RO8D54L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Memory_Scroll_timing_summary_routed.rpt -pb Memory_Scroll_timing_summary_routed.pb -rpx Memory_Scroll_timing_summary_routed.rpx -warn_on_violation
| Design       : Memory_Scroll
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.560        0.000                      0                  184        0.164        0.000                      0                  184        4.500        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.560        0.000                      0                  184        0.164        0.000                      0                  184        4.500        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 timer/d1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/d2_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.064ns (26.917%)  route 2.889ns (73.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.712     5.315    timer/CLK
    SLICE_X4Y80          FDRE                                         r  timer/d1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  timer/d1_reg_reg[1]/Q
                         net (fo=5, routed)           1.253     7.023    timer/data1[1]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.152     7.175 r  timer/d1_reg[3]_i_4/O
                         net (fo=3, routed)           0.478     7.654    timer/d1_reg[3]_i_4_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I4_O)        0.332     7.986 f  timer/d2_reg[3]_i_4/O
                         net (fo=2, routed)           0.810     8.795    timer/d2_reg[3]_i_4_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.124     8.919 r  timer/d2_reg[3]_i_1/O
                         net (fo=4, routed)           0.348     9.268    timer/d2_reg[3]_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  timer/d2_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.593    15.016    timer/CLK
    SLICE_X5Y81          FDRE                                         r  timer/d2_reg_reg[0]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X5Y81          FDRE (Setup_fdre_C_R)       -0.429    14.827    timer/d2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 timer/d1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/d2_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.064ns (26.917%)  route 2.889ns (73.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.712     5.315    timer/CLK
    SLICE_X4Y80          FDRE                                         r  timer/d1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  timer/d1_reg_reg[1]/Q
                         net (fo=5, routed)           1.253     7.023    timer/data1[1]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.152     7.175 r  timer/d1_reg[3]_i_4/O
                         net (fo=3, routed)           0.478     7.654    timer/d1_reg[3]_i_4_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I4_O)        0.332     7.986 f  timer/d2_reg[3]_i_4/O
                         net (fo=2, routed)           0.810     8.795    timer/d2_reg[3]_i_4_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.124     8.919 r  timer/d2_reg[3]_i_1/O
                         net (fo=4, routed)           0.348     9.268    timer/d2_reg[3]_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  timer/d2_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.593    15.016    timer/CLK
    SLICE_X5Y81          FDRE                                         r  timer/d2_reg_reg[1]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X5Y81          FDRE (Setup_fdre_C_R)       -0.429    14.827    timer/d2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 timer/d1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/d2_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.064ns (26.917%)  route 2.889ns (73.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.712     5.315    timer/CLK
    SLICE_X4Y80          FDRE                                         r  timer/d1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  timer/d1_reg_reg[1]/Q
                         net (fo=5, routed)           1.253     7.023    timer/data1[1]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.152     7.175 r  timer/d1_reg[3]_i_4/O
                         net (fo=3, routed)           0.478     7.654    timer/d1_reg[3]_i_4_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I4_O)        0.332     7.986 f  timer/d2_reg[3]_i_4/O
                         net (fo=2, routed)           0.810     8.795    timer/d2_reg[3]_i_4_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.124     8.919 r  timer/d2_reg[3]_i_1/O
                         net (fo=4, routed)           0.348     9.268    timer/d2_reg[3]_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  timer/d2_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.593    15.016    timer/CLK
    SLICE_X5Y81          FDRE                                         r  timer/d2_reg_reg[2]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X5Y81          FDRE (Setup_fdre_C_R)       -0.429    14.827    timer/d2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 timer/d1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/d2_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.064ns (26.917%)  route 2.889ns (73.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.712     5.315    timer/CLK
    SLICE_X4Y80          FDRE                                         r  timer/d1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  timer/d1_reg_reg[1]/Q
                         net (fo=5, routed)           1.253     7.023    timer/data1[1]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.152     7.175 r  timer/d1_reg[3]_i_4/O
                         net (fo=3, routed)           0.478     7.654    timer/d1_reg[3]_i_4_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I4_O)        0.332     7.986 f  timer/d2_reg[3]_i_4/O
                         net (fo=2, routed)           0.810     8.795    timer/d2_reg[3]_i_4_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.124     8.919 r  timer/d2_reg[3]_i_1/O
                         net (fo=4, routed)           0.348     9.268    timer/d2_reg[3]_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  timer/d2_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.593    15.016    timer/CLK
    SLICE_X5Y81          FDRE                                         r  timer/d2_reg_reg[3]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X5Y81          FDRE (Setup_fdre_C_R)       -0.429    14.827    timer/d2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 timer/ms_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/d0_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.828ns (22.318%)  route 2.882ns (77.682%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.711     5.314    timer/CLK
    SLICE_X7Y79          FDRE                                         r  timer/ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  timer/ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.838     6.608    timer/ms_reg_reg[5]
    SLICE_X6Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.732 f  timer/ms_reg[0]_i_8/O
                         net (fo=1, routed)           0.666     7.398    timer/ms_reg[0]_i_8_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.522 r  timer/ms_reg[0]_i_4/O
                         net (fo=8, routed)           0.990     8.513    timer/ms_reg[0]_i_4_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I3_O)        0.124     8.637 r  timer/d0_reg[3]_i_1/O
                         net (fo=4, routed)           0.387     9.024    timer/d0_next
    SLICE_X5Y82          FDRE                                         r  timer/d0_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.595    15.018    timer/CLK
    SLICE_X5Y82          FDRE                                         r  timer/d0_reg_reg[0]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y82          FDRE (Setup_fdre_C_R)       -0.429    14.829    timer/d0_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 timer/ms_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/d0_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.828ns (22.318%)  route 2.882ns (77.682%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.711     5.314    timer/CLK
    SLICE_X7Y79          FDRE                                         r  timer/ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  timer/ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.838     6.608    timer/ms_reg_reg[5]
    SLICE_X6Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.732 f  timer/ms_reg[0]_i_8/O
                         net (fo=1, routed)           0.666     7.398    timer/ms_reg[0]_i_8_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.522 r  timer/ms_reg[0]_i_4/O
                         net (fo=8, routed)           0.990     8.513    timer/ms_reg[0]_i_4_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I3_O)        0.124     8.637 r  timer/d0_reg[3]_i_1/O
                         net (fo=4, routed)           0.387     9.024    timer/d0_next
    SLICE_X5Y82          FDRE                                         r  timer/d0_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.595    15.018    timer/CLK
    SLICE_X5Y82          FDRE                                         r  timer/d0_reg_reg[1]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y82          FDRE (Setup_fdre_C_R)       -0.429    14.829    timer/d0_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 timer/ms_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/d0_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.828ns (22.318%)  route 2.882ns (77.682%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.711     5.314    timer/CLK
    SLICE_X7Y79          FDRE                                         r  timer/ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  timer/ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.838     6.608    timer/ms_reg_reg[5]
    SLICE_X6Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.732 f  timer/ms_reg[0]_i_8/O
                         net (fo=1, routed)           0.666     7.398    timer/ms_reg[0]_i_8_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.522 r  timer/ms_reg[0]_i_4/O
                         net (fo=8, routed)           0.990     8.513    timer/ms_reg[0]_i_4_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I3_O)        0.124     8.637 r  timer/d0_reg[3]_i_1/O
                         net (fo=4, routed)           0.387     9.024    timer/d0_next
    SLICE_X5Y82          FDRE                                         r  timer/d0_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.595    15.018    timer/CLK
    SLICE_X5Y82          FDRE                                         r  timer/d0_reg_reg[2]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y82          FDRE (Setup_fdre_C_R)       -0.429    14.829    timer/d0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 timer/ms_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/d0_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.828ns (22.318%)  route 2.882ns (77.682%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.711     5.314    timer/CLK
    SLICE_X7Y79          FDRE                                         r  timer/ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  timer/ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.838     6.608    timer/ms_reg_reg[5]
    SLICE_X6Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.732 f  timer/ms_reg[0]_i_8/O
                         net (fo=1, routed)           0.666     7.398    timer/ms_reg[0]_i_8_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.522 r  timer/ms_reg[0]_i_4/O
                         net (fo=8, routed)           0.990     8.513    timer/ms_reg[0]_i_4_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I3_O)        0.124     8.637 r  timer/d0_reg[3]_i_1/O
                         net (fo=4, routed)           0.387     9.024    timer/d0_next
    SLICE_X5Y82          FDRE                                         r  timer/d0_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.595    15.018    timer/CLK
    SLICE_X5Y82          FDRE                                         r  timer/d0_reg_reg[3]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y82          FDRE (Setup_fdre_C_R)       -0.429    14.829    timer/d0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 timer/ms_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/ms_reg_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.828ns (22.330%)  route 2.880ns (77.670%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.711     5.314    timer/CLK
    SLICE_X7Y79          FDRE                                         r  timer/ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  timer/ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.838     6.608    timer/ms_reg_reg[5]
    SLICE_X6Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.732 f  timer/ms_reg[0]_i_8/O
                         net (fo=1, routed)           0.666     7.398    timer/ms_reg[0]_i_8_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.522 r  timer/ms_reg[0]_i_4/O
                         net (fo=8, routed)           0.638     8.160    timer/ms_reg[0]_i_4_n_0
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124     8.284 r  timer/ms_reg[0]_i_1/O
                         net (fo=25, routed)          0.738     9.022    timer/ms_reg[0]_i_1_n_0
    SLICE_X7Y84          FDRE                                         r  timer/ms_reg_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.597    15.020    timer/CLK
    SLICE_X7Y84          FDRE                                         r  timer/ms_reg_reg[24]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.429    14.831    timer/ms_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.813ns  (required time - arrival time)
  Source:                 timer/ms_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/ms_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.828ns (22.373%)  route 2.873ns (77.627%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.711     5.314    timer/CLK
    SLICE_X7Y79          FDRE                                         r  timer/ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  timer/ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.838     6.608    timer/ms_reg_reg[5]
    SLICE_X6Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.732 f  timer/ms_reg[0]_i_8/O
                         net (fo=1, routed)           0.666     7.398    timer/ms_reg[0]_i_8_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.522 r  timer/ms_reg[0]_i_4/O
                         net (fo=8, routed)           0.638     8.160    timer/ms_reg[0]_i_4_n_0
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124     8.284 r  timer/ms_reg[0]_i_1/O
                         net (fo=25, routed)          0.731     9.015    timer/ms_reg[0]_i_1_n_0
    SLICE_X7Y81          FDRE                                         r  timer/ms_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.593    15.016    timer/CLK
    SLICE_X7Y81          FDRE                                         r  timer/ms_reg_reg[12]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X7Y81          FDRE (Setup_fdre_C_R)       -0.429    14.827    timer/ms_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                  5.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dsp0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp7_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  dsp0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  dsp0_reg[3]/Q
                         net (fo=2, routed)           0.060     1.739    timer/dsp0_reg[3][3]
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.784 r  timer/dsp7[3]_i_1/O
                         net (fo=1, routed)           0.000     1.784    d7_tmp[3]
    SLICE_X3Y79          FDPE                                         r  dsp7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X3Y79          FDPE                                         r  dsp7_reg[3]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X3Y79          FDPE (Hold_fdpe_C_D)         0.092     1.619    dsp7_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dsp0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp7_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.780%)  route 0.063ns (23.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.596     1.515    clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  dsp0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  dsp0_reg[0]/Q
                         net (fo=2, routed)           0.063     1.743    timer/dsp0_reg[3][0]
    SLICE_X3Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.788 r  timer/dsp7[0]_i_1/O
                         net (fo=1, routed)           0.000     1.788    d7_tmp[0]
    SLICE_X3Y80          FDPE                                         r  dsp7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.867     2.032    clk_IBUF_BUFG
    SLICE_X3Y80          FDPE                                         r  dsp7_reg[0]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X3Y80          FDPE (Hold_fdpe_C_D)         0.092     1.620    dsp7_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dsp4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  dsp4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  dsp4_reg[1]/Q
                         net (fo=2, routed)           0.121     1.779    dsp4[1]
    SLICE_X3Y81          FDRE                                         r  dsp3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  dsp3_reg[1]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.076     1.606    dsp3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 dsp7_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp6_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.532%)  route 0.121ns (39.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X3Y79          FDPE                                         r  dsp7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDPE (Prop_fdpe_C_Q)         0.141     1.655 r  dsp7_reg[3]/Q
                         net (fo=2, routed)           0.121     1.777    timer/Q[3]
    SLICE_X2Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  timer/dsp6[3]_i_1/O
                         net (fo=1, routed)           0.000     1.822    d6_tmp[3]
    SLICE_X2Y78          FDPE                                         r  dsp6_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X2Y78          FDPE                                         r  dsp6_reg[3]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y78          FDPE (Hold_fdpe_C_D)         0.120     1.647    dsp6_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dsp4_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y80          FDPE                                         r  dsp4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDPE (Prop_fdpe_C_Q)         0.141     1.656 r  dsp4_reg[0]/Q
                         net (fo=2, routed)           0.121     1.777    dsp4[0]
    SLICE_X2Y80          FDRE                                         r  dsp3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.867     2.032    clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  dsp3_reg[0]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.064     1.592    dsp3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dsp4_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  dsp4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  dsp4_reg[3]/Q
                         net (fo=2, routed)           0.121     1.776    dsp4[3]
    SLICE_X2Y79          FDRE                                         r  dsp3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  dsp3_reg[3]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.064     1.591    dsp3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 timer/d2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp6_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.596     1.515    timer/CLK
    SLICE_X5Y81          FDRE                                         r  timer/d2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  timer/d2_reg_reg[1]/Q
                         net (fo=5, routed)           0.110     1.766    timer/data2[1]
    SLICE_X4Y81          LUT6 (Prop_lut6_I3_O)        0.045     1.811 r  timer/dsp6[1]_i_1/O
                         net (fo=1, routed)           0.000     1.811    d6_tmp[1]
    SLICE_X4Y81          FDCE                                         r  dsp6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X4Y81          FDCE                                         r  dsp6_reg[1]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X4Y81          FDCE (Hold_fdce_C_D)         0.092     1.620    dsp6_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 timer/d3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/d3_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.060%)  route 0.121ns (38.940%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.598     1.517    timer/CLK
    SLICE_X5Y83          FDRE                                         r  timer/d3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  timer/d3_reg_reg[0]/Q
                         net (fo=7, routed)           0.121     1.779    timer/data3[0]
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.049     1.828 r  timer/d3_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.828    timer/p_0_in__2[3]
    SLICE_X4Y83          FDRE                                         r  timer/d3_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.867     2.032    timer/CLK
    SLICE_X4Y83          FDRE                                         r  timer/d3_reg_reg[3]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.107     1.637    timer/d3_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 timer/d3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/d3_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.598     1.517    timer/CLK
    SLICE_X5Y83          FDRE                                         r  timer/d3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  timer/d3_reg_reg[0]/Q
                         net (fo=7, routed)           0.121     1.779    timer/data3[0]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.045     1.824 r  timer/d3_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.824    timer/p_0_in__2[2]
    SLICE_X4Y83          FDRE                                         r  timer/d3_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.867     2.032    timer/CLK
    SLICE_X4Y83          FDRE                                         r  timer/d3_reg_reg[2]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.092     1.622    timer/d3_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dsp4_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X2Y82          FDCE                                         r  dsp4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.164     1.681 r  dsp4_reg[2]/Q
                         net (fo=2, routed)           0.128     1.809    dsp4[2]
    SLICE_X2Y81          FDRE                                         r  dsp3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  dsp3_reg[2]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.064     1.594    dsp3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     FSM_onehot_state_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     display/q_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y79     display/q_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y79     display/q_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     display/q_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     display/q_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     display/q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     display/q_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     display/q_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     display/q_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     display/q_reg_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     display/q_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     display/q_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     display/q_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     dsp0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     dsp1_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     timer/d3_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     timer/d3_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     timer/d3_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     timer/ms_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     timer/ms_reg_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     timer/ms_reg_reg[22]/C



