{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 800.0000"
  ],
  "cts__clock__skew__hold": 0,
  "cts__clock__skew__hold__post_repair": 0,
  "cts__clock__skew__hold__pre_repair": 0,
  "cts__clock__skew__setup": 0,
  "cts__clock__skew__setup__post_repair": 0,
  "cts__clock__skew__setup__pre_repair": 0,
  "cts__cpu__total": 4.97,
  "cts__design__core__area": 200.912,
  "cts__design__core__area__post_repair": 200.912,
  "cts__design__core__area__pre_repair": 200.912,
  "cts__design__die__area": 337.2,
  "cts__design__die__area__post_repair": 337.2,
  "cts__design__die__area__pre_repair": 337.2,
  "cts__design__instance__area": 97.7589,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 91.7374,
  "cts__design__instance__area__pre_repair": 91.7374,
  "cts__design__instance__area__stdcell": 97.7589,
  "cts__design__instance__area__stdcell__post_repair": 91.7374,
  "cts__design__instance__area__stdcell__pre_repair": 91.7374,
  "cts__design__instance__count": 931,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 869,
  "cts__design__instance__count__pre_repair": 869,
  "cts__design__instance__count__setup_buffer": 55,
  "cts__design__instance__count__stdcell": 931,
  "cts__design__instance__count__stdcell__post_repair": 869,
  "cts__design__instance__count__stdcell__pre_repair": 869,
  "cts__design__instance__displacement__max": 1.413,
  "cts__design__instance__displacement__mean": 0.056,
  "cts__design__instance__displacement__total": 52.427,
  "cts__design__instance__utilization": 0.486575,
  "cts__design__instance__utilization__post_repair": 0.456604,
  "cts__design__instance__utilization__pre_repair": 0.456604,
  "cts__design__instance__utilization__stdcell": 0.486575,
  "cts__design__instance__utilization__stdcell__post_repair": 0.456604,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.456604,
  "cts__design__io": 66,
  "cts__design__io__post_repair": 66,
  "cts__design__io__pre_repair": 66,
  "cts__design__violations": 0,
  "cts__mem__peak": 204208.0,
  "cts__power__internal__total": 0.000221746,
  "cts__power__internal__total__post_repair": 0.000221748,
  "cts__power__internal__total__pre_repair": 0.000221748,
  "cts__power__leakage__total": 7.8872e-08,
  "cts__power__leakage__total__post_repair": 7.25467e-08,
  "cts__power__leakage__total__pre_repair": 7.25467e-08,
  "cts__power__switching__total": 0.000131552,
  "cts__power__switching__total__post_repair": 0.000144935,
  "cts__power__switching__total__pre_repair": 0.000144935,
  "cts__power__total": 0.000353377,
  "cts__power__total__post_repair": 0.000366756,
  "cts__power__total__pre_repair": 0.000366756,
  "cts__route__wirelength__estimated": 1838.76,
  "cts__runtime__total": "0:08.18",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.68513,
  "cts__timing__drv__max_cap_limit__post_repair": 0.720924,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.720924,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.675693,
  "cts__timing__drv__max_slew_limit__post_repair": 0.192673,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.192673,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 17,
  "cts__timing__drv__setup_violation_count__pre_repair": 17,
  "cts__timing__setup__tns": 0,
  "cts__timing__setup__tns__post_repair": -2629.55,
  "cts__timing__setup__tns__pre_repair": -2629.55,
  "cts__timing__setup__ws": 0.147271,
  "cts__timing__setup__ws__post_repair": -233.182,
  "cts__timing__setup__ws__pre_repair": -233.182,
  "design__io__hpwl": 445064,
  "detailedplace__cpu__total": 1.23,
  "detailedplace__design__core__area": 200.912,
  "detailedplace__design__die__area": 337.2,
  "detailedplace__design__instance__area": 91.2271,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 91.2271,
  "detailedplace__design__instance__count": 864,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 864,
  "detailedplace__design__instance__displacement__max": 2.083,
  "detailedplace__design__instance__displacement__mean": 0.3,
  "detailedplace__design__instance__displacement__total": 259.899,
  "detailedplace__design__instance__utilization": 0.454064,
  "detailedplace__design__instance__utilization__stdcell": 0.454064,
  "detailedplace__design__io": 66,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 189548.0,
  "detailedplace__power__internal__total": 0.00020877,
  "detailedplace__power__leakage__total": 7.21662e-08,
  "detailedplace__power__switching__total": 0.000127851,
  "detailedplace__power__total": 0.000336693,
  "detailedplace__route__wirelength__estimated": 1665.2,
  "detailedplace__runtime__total": "0:03.38",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.720924,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.192673,
  "detailedplace__timing__drv__setup_violation_count": 25,
  "detailedplace__timing__setup__tns": -3554.86,
  "detailedplace__timing__setup__ws": -283.415,
  "detailedroute__cpu__total": 114.66,
  "detailedroute__mem__peak": 1378768.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 466,
  "detailedroute__route__drc_errors__iter:2": 32,
  "detailedroute__route__drc_errors__iter:3": 44,
  "detailedroute__route__drc_errors__iter:4": 3,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 890,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 7233,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 7233,
  "detailedroute__route__wirelength": 2154,
  "detailedroute__route__wirelength__iter:1": 2193,
  "detailedroute__route__wirelength__iter:2": 2174,
  "detailedroute__route__wirelength__iter:3": 2154,
  "detailedroute__route__wirelength__iter:4": 2153,
  "detailedroute__route__wirelength__iter:5": 2154,
  "detailedroute__runtime__total": "0:43.47",
  "fillcell__cpu__total": 0.99,
  "fillcell__mem__peak": 186348.0,
  "fillcell__runtime__total": "0:02.42",
  "finish__clock__skew__hold": 0,
  "finish__clock__skew__setup": 0,
  "finish__cpu__total": 2.69,
  "finish__design__core__area": 200.912,
  "finish__design__die__area": 337.2,
  "finish__design__instance__area": 98.1088,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 98.1088,
  "finish__design__instance__count": 931,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 931,
  "finish__design__instance__utilization": 0.488316,
  "finish__design__instance__utilization__stdcell": 0.488316,
  "finish__design__io": 66,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 0.00150688,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00152959,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0025656,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00265678,
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.767434,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00265678,
  "finish__mem__peak": 371924.0,
  "finish__power__internal__total": 0.000198473,
  "finish__power__leakage__total": 7.83576e-08,
  "finish__power__switching__total": 0.000125546,
  "finish__power__total": 0.000324097,
  "finish__runtime__total": "0:07.41",
  "finish__timing__drv__hold_violation_count": 0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.675322,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.73955,
  "finish__timing__drv__setup_violation_count": 0,
  "finish__timing__setup__tns": 0,
  "finish__timing__setup__ws": 28.8899,
  "finish__timing__wns_percent_delay": 3.591571,
  "finish_merge__cpu__total": 0.95,
  "finish_merge__mem__peak": 397404.0,
  "finish_merge__runtime__total": "0:01.26",
  "floorplan__cpu__total": 1.08,
  "floorplan__design__core__area": 200.912,
  "floorplan__design__die__area": 337.2,
  "floorplan__design__instance__area": 77.1428,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 77.1428,
  "floorplan__design__instance__count": 695,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 695,
  "floorplan__design__instance__utilization": 0.383962,
  "floorplan__design__instance__utilization__stdcell": 0.383962,
  "floorplan__design__io": 66,
  "floorplan__mem__peak": 188572.0,
  "floorplan__power__internal__total": 0.000177415,
  "floorplan__power__leakage__total": 5.98608e-08,
  "floorplan__power__switching__total": 8.80709e-05,
  "floorplan__power__total": 0.000265545,
  "floorplan__runtime__total": "0:03.38",
  "floorplan__timing__setup__tns": -2108.05,
  "floorplan__timing__setup__ws": -206.794,
  "floorplan_io__cpu__total": 1.0,
  "floorplan_io__mem__peak": 184364.0,
  "floorplan_io__runtime__total": "0:02.30",
  "floorplan_macro__cpu__total": 1.0,
  "floorplan_macro__mem__peak": 184396.0,
  "floorplan_macro__runtime__total": "0:02.34",
  "floorplan_pdn__cpu__total": 0.98,
  "floorplan_pdn__mem__peak": 186592.0,
  "floorplan_pdn__runtime__total": "0:02.52",
  "floorplan_tap__cpu__total": 0.95,
  "floorplan_tap__mem__peak": 185568.0,
  "floorplan_tap__runtime__total": "0:02.56",
  "floorplan_tdms__cpu__total": 1.06,
  "floorplan_tdms__mem__peak": 183952.0,
  "floorplan_tdms__runtime__total": "0:02.23",
  "globalplace__cpu__total": 2.23,
  "globalplace__design__core__area": 200.912,
  "globalplace__design__die__area": 337.2,
  "globalplace__design__instance__area": 80.1754,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 80.1754,
  "globalplace__design__instance__count": 799,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 799,
  "globalplace__design__instance__utilization": 0.399057,
  "globalplace__design__instance__utilization__stdcell": 0.399057,
  "globalplace__design__io": 66,
  "globalplace__mem__peak": 269556.0,
  "globalplace__power__internal__total": 0.000177771,
  "globalplace__power__leakage__total": 5.98608e-08,
  "globalplace__power__switching__total": 0.000101657,
  "globalplace__power__total": 0.000279488,
  "globalplace__runtime__total": "0:03.93",
  "globalplace__timing__setup__tns": -3281.96,
  "globalplace__timing__setup__ws": -272.255,
  "globalplace_io__cpu__total": 1.01,
  "globalplace_io__mem__peak": 187028.0,
  "globalplace_io__runtime__total": "0:02.39",
  "globalplace_skip_io__cpu__total": 1.07,
  "globalplace_skip_io__mem__peak": 187860.0,
  "globalplace_skip_io__runtime__total": "0:02.64",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 0,
  "globalroute__clock__skew__setup": 0,
  "globalroute__cpu__total": 2.48,
  "globalroute__design__core__area": 200.912,
  "globalroute__design__die__area": 337.2,
  "globalroute__design__instance__area": 98.1088,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 98.1088,
  "globalroute__design__instance__count": 931,
  "globalroute__design__instance__count__hold_buffer": 0,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__setup_buffer": 0,
  "globalroute__design__instance__count__stdcell": 931,
  "globalroute__design__instance__displacement__max": 0.756,
  "globalroute__design__instance__displacement__mean": 0.003,
  "globalroute__design__instance__displacement__total": 3.132,
  "globalroute__design__instance__utilization": 0.488316,
  "globalroute__design__instance__utilization__stdcell": 0.488316,
  "globalroute__design__io": 66,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 273428.0,
  "globalroute__power__internal__total": 0.000198126,
  "globalroute__power__leakage__total": 7.83576e-08,
  "globalroute__power__switching__total": 0.000132388,
  "globalroute__power__total": 0.000330592,
  "globalroute__route__wirelength__estimated": 1851.68,
  "globalroute__runtime__total": "0:06.14",
  "globalroute__timing__clock__slack": -23.043,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.676357,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.69839,
  "globalroute__timing__drv__setup_violation_count": 6,
  "globalroute__timing__setup__tns": -93.7827,
  "globalroute__timing__setup__ws": -23.0426,
  "placeopt__cpu__total": 1.51,
  "placeopt__design__core__area": 200.912,
  "placeopt__design__core__area__pre_opt": 200.912,
  "placeopt__design__die__area": 337.2,
  "placeopt__design__die__area__pre_opt": 337.2,
  "placeopt__design__instance__area": 91.2271,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 80.1754,
  "placeopt__design__instance__area__stdcell": 91.2271,
  "placeopt__design__instance__area__stdcell__pre_opt": 80.1754,
  "placeopt__design__instance__count": 864,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 799,
  "placeopt__design__instance__count__stdcell": 864,
  "placeopt__design__instance__count__stdcell__pre_opt": 799,
  "placeopt__design__instance__utilization": 0.454064,
  "placeopt__design__instance__utilization__pre_opt": 0.399057,
  "placeopt__design__instance__utilization__stdcell": 0.454064,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.399057,
  "placeopt__design__io": 66,
  "placeopt__design__io__pre_opt": 66,
  "placeopt__mem__peak": 195248.0,
  "placeopt__power__internal__total": 0.000190241,
  "placeopt__power__internal__total__pre_opt": 0.000177771,
  "placeopt__power__leakage__total": 7.53001e-08,
  "placeopt__power__leakage__total__pre_opt": 5.98608e-08,
  "placeopt__power__switching__total": 0.000107761,
  "placeopt__power__switching__total__pre_opt": 0.000101657,
  "placeopt__power__total": 0.000298077,
  "placeopt__power__total__pre_opt": 0.000279488,
  "placeopt__runtime__total": "0:03.90",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.72204,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.216253,
  "placeopt__timing__drv__setup_violation_count": 23,
  "placeopt__timing__setup__tns": -3322.15,
  "placeopt__timing__setup__tns__pre_opt": -3281.96,
  "placeopt__timing__setup__ws": -271.662,
  "placeopt__timing__setup__ws__pre_opt": -272.255,
  "run__flow__design": "apxmul",
  "run__flow__generate_date": "2024-01-06 21:17",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-11432-gead3236e5",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "fb053e35bdd40fcb7665737117a973fe86a99a63",
  "run__flow__scripts_commit": "fb053e35bdd40fcb7665737117a973fe86a99a63",
  "run__flow__uuid": "516f8fec-e568-4a1e-8baf-dfcc667b5cd6",
  "run__flow__variant": "base",
  "synth__cpu__total": 2.87,
  "synth__design__instance__area__stdcell": 82.5228,
  "synth__design__instance__count__stdcell": 759.0,
  "synth__mem__peak": 92664.0,
  "synth__runtime__total": "0:04.85",
  "total_time": "0:01:45.300000"
}