// Seed: 3063843919
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_4(
      .id_0(~1'd0 == id_1)
  );
  wire id_5;
  wire id_6;
  assign module_1.id_1 = 0;
  wire id_7;
endmodule
module module_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    input tri1 id_0,
    input wor  id_1
);
  timeunit 1ps;
  always
    if (id_1 != id_0) id_3 <= id_3;
    else $display(1);
  assign id_3 = 1;
  assign module_3.id_7 = 0;
endmodule
module module_3 (
    input supply0 id_0,
    output supply0 id_1,
    input tri0 id_2,
    input wor id_3,
    input tri id_4,
    output supply1 id_5,
    output tri0 id_6,
    input uwire id_7,
    output supply0 id_8,
    input tri0 id_9,
    input uwire id_10,
    input wire id_11,
    input uwire id_12,
    output uwire id_13,
    input wor id_14,
    inout supply0 id_15,
    input supply0 id_16
);
  module_2 modCall_1 (
      id_0,
      id_11
  );
  wire id_18, id_19;
endmodule
