Fitter report for DE1_SOC_D8M_SDRAM
Thu Mar 17 13:16:57 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Thu Mar 17 13:16:57 2022       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; DE1_SOC_D8M_SDRAM                           ;
; Top-level Entity Name           ; DE1_SOC_D8M_SDRAM                           ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 4,022 / 32,070 ( 13 % )                     ;
; Total registers                 ; 7354                                        ;
; Total pins                      ; 190 / 457 ( 42 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,051,786 / 4,065,280 ( 26 % )              ;
; Total RAM Blocks                ; 145 / 397 ( 37 % )                          ;
; Total DSP Blocks                ; 7 / 87 ( 8 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                  ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                             ; Setting             ; Default Value                         ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                             ; 5CSEMA5F31C6        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                  ;                                       ;
; Device I/O Standard                                                ; 2.5 V               ;                                       ;
; Reserve all unused pins                                            ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                              ; Off                 ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                  ; On                                    ;
; Enable compact report table                                        ; Off                 ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                 ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC         ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                  ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                  ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                 ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                 ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal              ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                   ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                 ; Off                                   ;
; Auto Packed Registers                                              ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                  ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                 ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                ; Auto                                  ;
; Auto Global Clock                                                  ; On                  ; On                                    ;
; Auto Global Register Control Signals                               ; On                  ; On                                    ;
; Synchronizer Identification                                        ; Auto                ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                  ; On                                    ;
; Optimize Design for Metastability                                  ; On                  ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz         ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                 ; Off                                   ;
; Clamping Diode                                                     ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                 ; Off                                   ;
; Advanced Physical Optimization                                     ; On                  ; On                                    ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.6%      ;
;     Processor 3            ;  10.2%      ;
;     Processor 4            ;   9.6%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[3]~CLKENA0                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[4]~CLKENA0                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CLOCK2_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; MIPI_PIXEL_CLK~inputCLKENA0                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[0]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[0].ram_inst|altsyncram_pvt1:auto_generated|q_b[0]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[1]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[0].ram_inst|altsyncram_pvt1:auto_generated|q_b[1]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[2]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[0].ram_inst|altsyncram_pvt1:auto_generated|q_b[2]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[3]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[0].ram_inst|altsyncram_pvt1:auto_generated|q_b[3]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[4]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[0].ram_inst|altsyncram_pvt1:auto_generated|q_b[4]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[5]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[0].ram_inst|altsyncram_pvt1:auto_generated|q_b[5]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[6]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[0].ram_inst|altsyncram_pvt1:auto_generated|q_b[6]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[7]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[0].ram_inst|altsyncram_pvt1:auto_generated|q_b[7]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[8]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[1].ram_inst|altsyncram_pvt1:auto_generated|q_b[0]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[9]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[1].ram_inst|altsyncram_pvt1:auto_generated|q_b[1]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[10]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[1].ram_inst|altsyncram_pvt1:auto_generated|q_b[2]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[11]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[1].ram_inst|altsyncram_pvt1:auto_generated|q_b[3]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[12]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[1].ram_inst|altsyncram_pvt1:auto_generated|q_b[4]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[13]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[1].ram_inst|altsyncram_pvt1:auto_generated|q_b[5]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[14]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[1].ram_inst|altsyncram_pvt1:auto_generated|q_b[6]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[15]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[1].ram_inst|altsyncram_pvt1:auto_generated|q_b[7]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[16]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[2].ram_inst|altsyncram_pvt1:auto_generated|q_b[0]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[17]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[2].ram_inst|altsyncram_pvt1:auto_generated|q_b[1]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[18]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[2].ram_inst|altsyncram_pvt1:auto_generated|q_b[2]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[19]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[2].ram_inst|altsyncram_pvt1:auto_generated|q_b[3]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[20]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[2].ram_inst|altsyncram_pvt1:auto_generated|q_b[4]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[21]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[2].ram_inst|altsyncram_pvt1:auto_generated|q_b[5]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[22]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[2].ram_inst|altsyncram_pvt1:auto_generated|q_b[6]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[23]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[2].ram_inst|altsyncram_pvt1:auto_generated|q_b[7]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[24]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[3].ram_inst|altsyncram_pvt1:auto_generated|q_b[0]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[25]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[3].ram_inst|altsyncram_pvt1:auto_generated|q_b[1]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[26]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[3].ram_inst|altsyncram_pvt1:auto_generated|q_b[2]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[27]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[3].ram_inst|altsyncram_pvt1:auto_generated|q_b[3]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[28]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[3].ram_inst|altsyncram_pvt1:auto_generated|q_b[4]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[29]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[3].ram_inst|altsyncram_pvt1:auto_generated|q_b[5]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[30]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[3].ram_inst|altsyncram_pvt1:auto_generated|q_b[6]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[31]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[3].ram_inst|altsyncram_pvt1:auto_generated|q_b[7]                                                                                         ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|Mult0~8                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[1]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[2]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[3]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[4]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[5]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[6]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[7]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[8]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[9]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[10]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[11]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[12]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[13]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[14]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[15]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[16]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[17]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[18]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[19]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[20]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[21]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[22]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[23]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[24]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[25]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[0]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[0]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[1]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[1]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[2]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[2]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[2]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[3]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[3]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[3]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[4]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[4]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[4]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[5]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[5]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[5]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[6]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[6]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[6]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[7]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[7]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[7]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[8]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[8]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[8]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[9]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[9]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[9]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[10]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[10]                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[10]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[11]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[11]                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[11]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[12]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[12]                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[12]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[0]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[0]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[0]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[1]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[1]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[1]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[2]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[2]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[2]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[3]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[3]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[3]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[4]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[4]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[4]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[5]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[5]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[5]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[6]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[6]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[6]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[7]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[7]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[7]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[8]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[8]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[8]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[9]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[9]                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[9]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[10]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[10]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[10]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[11]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[11]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[11]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[12]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[12]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[12]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[0]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[1]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[2]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[3]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[4]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[5]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[6]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[7]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[8]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[9]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[10]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[11]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[12]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[0]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[1]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[2]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[3]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[4]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[5]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[6]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[7]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[8]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[9]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[10]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[11]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[12]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; AX               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[1]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[2]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[3]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[4]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[5]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[6]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[7]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[8]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[9]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[10]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[11]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[12]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[13]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[14]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[15]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[16]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[17]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[18]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[19]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[20]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[21]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[22]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[23]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[24]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[25]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[22]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                              ; BY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[22]                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[22]~_Duplicate_1                                                                                                                                          ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[22]~SCLR_LUT                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[23]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                              ; BY               ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[23]                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[23]~_Duplicate_1                                                                                                                                          ; Q                ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[23]~SCLR_LUT                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[16]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[16]~SCLR_LUT                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[17]~SCLR_LUT                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[18]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[18]~SCLR_LUT                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[19]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[19]~SCLR_LUT                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[20]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[20]~SCLR_LUT                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[21]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[21]~SCLR_LUT                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[22]~SCLR_LUT                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[23]~SCLR_LUT                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[24]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[24]~SCLR_LUT                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[25]~SCLR_LUT                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[26]~SCLR_LUT                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[27]~SCLR_LUT                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[28]~SCLR_LUT                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[29]~SCLR_LUT                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[30]~SCLR_LUT                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; AX               ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Qsys:u0|Qsys_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Qsys:u0|Qsys_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Qsys:u0|Qsys_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[0]~SLOAD_MUX                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[1]~SLOAD_MUX                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[2]~SLOAD_MUX                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[3]~SLOAD_MUX                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[4]~SLOAD_MUX                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[5]~SLOAD_MUX                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[6]~SLOAD_MUX                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[7]~SLOAD_MUX                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[8]~SLOAD_MUX                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[9]~SLOAD_MUX                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[10]~SLOAD_MUX                                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[11]~SLOAD_MUX                                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[12]~SLOAD_MUX                                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[13]~SLOAD_MUX                                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[14]~SLOAD_MUX                                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[15]~SLOAD_MUX                                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~8                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][1]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][2]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][3]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][4]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][5]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][6]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][7]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][8]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][9]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][10]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][11]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][12]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][13]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][14]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][15]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~mac_pl[0][0]                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[0]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Mult2~8                                                                                                                                                                                                                                                                                        ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[1]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[0]                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[2]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[0]                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[3]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[0]                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[4]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[0]                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[5]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[0]                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[6]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[0]                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[7]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[0]                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[8]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[0]                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[9]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[0]                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[10]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[0]                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[11]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[0]                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[12]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|mB[0]                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; FpsMonitor:uFps|fps_l[1]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; FpsMonitor:uFps|fps_l[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; FpsMonitor:uFps|rfps_h[0]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; FpsMonitor:uFps|rfps_h[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; FpsMonitor:uFps|rfps_l[2]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; FpsMonitor:uFps|rfps_l[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; FpsMonitor:uFps|sec_cnt[2]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; FpsMonitor:uFps|sec_cnt[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; FpsMonitor:uFps|sec_cnt[18]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; FpsMonitor:uFps|sec_cnt[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|state.IDLE                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|state.IDLE~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|state.SEND_PACKET                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|state.SEND_PACKET~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|gen_command_encoder.gen_arg_cycles_two.second_arg                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|gen_command_encoder.gen_arg_cycles_two.second_arg~DUPLICATE                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter|av_st_din_data_1_r[17]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter|av_st_din_data_1_r[17]~DUPLICATE                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[1]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[1]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[2]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[2]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[3]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[3]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.SINGLE_BEAT_PACKET                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.SINGLE_BEAT_PACKET~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[7]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[7]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.IDLE                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.IDLE~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.NEW_CONTROL_CONTEXT_PACKET                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.NEW_CONTROL_CONTEXT_PACKET~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_EOP_RESPONSE                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_EOP_RESPONSE~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_LINE_PACKET                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_LINE_PACKET~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a1                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a1~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a4                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a4~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a1                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a2                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a4                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a8                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a8~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|rdemp_eq_comp_lsb_aeb~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|rdemp_eq_comp_msb_aeb~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|rdptr_g[7]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|rdptr_g[7]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|rdptr_g[8]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|rdptr_g[8]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|rs_dgwp_reg[4]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|rs_dgwp_reg[4]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][3]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][3]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][5]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][5]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][7]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][7]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][11]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][11]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][13]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][13]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][1]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][1]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][3]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][3]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][5]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][5]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][7]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][7]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_int[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_int[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_next_r[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_next_r[0]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_next_r[1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_next_r[1]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_next_r[2]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_next_r[2]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_stream_marker:stream_marker|state.SEND_LINE                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_stream_marker:stream_marker|state.SEND_LINE~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|reset_counters                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|reset_counters~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|start_of_ap                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|start_of_ap~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|state_prev[0]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|state_prev[0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|arguments_reg[0][2]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|arguments_reg[0][2]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|arguments_valid_reg                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|arguments_valid_reg~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|task_reg[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|task_reg[0]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|task_reg[1]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|task_reg[1]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|task_reg[4]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|task_reg[4]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mark_encoder|av_st_dout_data[48]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mark_encoder|av_st_dout_data[48]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mark_encoder|gen_pipelined_ready.dout_ready_reg                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mark_encoder|gen_pipelined_ready.dout_ready_reg~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mode_banks_encoder|gen_command_encoder.gen_arg_cycles_two.second_arg                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mode_banks_encoder|gen_command_encoder.gen_arg_cycles_two.second_arg~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|frame_in_progress                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|frame_in_progress~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|state.INIT__DISCARD_PACKET                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|state.INIT__DISCARD_PACKET~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|state.MAIN__UPDATE_CTRL                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|state.MAIN__UPDATE_CTRL~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][16]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][16]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input|arguments_valid_reg                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input|arguments_valid_reg~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter|av_st_din_data_1_r[2]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter|av_st_din_data_1_r[2]~DUPLICATE                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter|av_st_din_data_1_r[3]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter|av_st_din_data_1_r[3]~DUPLICATE                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter|av_st_din_data_1_r[18]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter|av_st_din_data_1_r[18]~DUPLICATE                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter|av_st_din_data_1_r[19]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter|av_st_din_data_1_r[19]~DUPLICATE                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[2]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[2]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.IDLE                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.IDLE~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|width_int[7]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|width_int[7]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.IDLE                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.IDLE~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.NEW_LINE_PACKET                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.NEW_LINE_PACKET~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_FRAME_PACKET                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_FRAME_PACKET~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_USER_PACKET                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_USER_PACKET~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|MAIN_STATE_BLK.required_bits_to_read[15]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|MAIN_STATE_BLK.required_bits_to_read[15]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|MAIN_STATE_BLK.required_bits_to_read[19]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|MAIN_STATE_BLK.required_bits_to_read[19]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|MAIN_STATE_BLK.required_bits_to_read[20]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|MAIN_STATE_BLK.required_bits_to_read[20]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|a_graycounter_9u6:rdptr_g1p|counter1a2                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|a_graycounter_9u6:rdptr_g1p|counter1a2~DUPLICATE                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|wrptr_g[2]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|wrptr_g[2]~DUPLICATE                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:read_syn_crosser|delay_line[1][0]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:read_syn_crosser|delay_line[1][0]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_f471:dpfifo|a_fefifo_daf:fifo_state|b_full                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_f471:dpfifo|a_fefifo_daf:fifo_state|b_full~DUPLICATE                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_f471:dpfifo|a_fefifo_daf:fifo_state|b_non_empty                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_f471:dpfifo|a_fefifo_daf:fifo_state|b_non_empty~DUPLICATE                                                              ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_rcd1:auto_generated|a_dpfifo_d471:dpfifo|a_fefifo_aaf:fifo_state|b_full                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_rcd1:auto_generated|a_dpfifo_d471:dpfifo|a_fefifo_aaf:fifo_state|b_full~DUPLICATE                                                               ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_rcd1:auto_generated|a_dpfifo_d471:dpfifo|a_fefifo_aaf:fifo_state|cntr_qg7:count_usedw|counter_reg_bit[0]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_rcd1:auto_generated|a_dpfifo_d471:dpfifo|a_fefifo_aaf:fifo_state|cntr_qg7:count_usedw|counter_reg_bit[0]~DUPLICATE                              ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_expecting_valid_ptr[0][0]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_expecting_valid_ptr[0][0]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_expecting_valid_ptr[0][3]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_expecting_valid_ptr[0][3]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_expecting_valid_ptr[0][4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_expecting_valid_ptr[0][4]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_reading_ptr[0][6]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_reading_ptr[0][6]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][4]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][4]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][9]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][9]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][10]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][10]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][18]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][18]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][19]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][19]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][21]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][21]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][22]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][22]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][25]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][25]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr[0][3]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr[0][3]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr[0][5]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr[0][5]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_working[0]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_working[0]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_packet_size[10]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_packet_size[10]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_packet_size[11]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_packet_size[11]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_burst_ctr[0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_burst_ctr[0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_burst_size[2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_burst_size[2]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[12]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[12]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[20]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[20]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[23]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[23]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[25]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[25]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[0]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[0]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[2]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[2]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[3]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[3]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[4]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[4]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[7]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[7]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[10]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[10]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[11]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[11]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[12]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[12]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[13]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[13]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[15]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[15]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[16]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[16]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|read_syn                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|read_syn~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state.ST_PREFETCH                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state.ST_PREFETCH~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_load.LOAD_RECEIVE                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_load.LOAD_RECEIVE~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_mm.MM_IDLE                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_mm.MM_IDLE~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_out.OUTPUT_POP_MSG_QUEUE                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_out.OUTPUT_POP_MSG_QUEUE~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_vld.MSG_VLD_UPDATE                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_vld.MSG_VLD_UPDATE~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_valid_reg                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_valid_reg~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|burst_size_mm_output[0]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|burst_size_mm_output[0]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|burst_size_mm_output[1]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|burst_size_mm_output[1]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|burst_size_mm_output[2]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|burst_size_mm_output[2]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|context_addr_nxt[3]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|context_addr_nxt[3]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|context_renewed                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|context_renewed~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_addr[0][0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_addr[0][0]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_addr[0][2]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_addr[0][2]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_addr[0][3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_addr[0][3]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][3]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][3]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|data_packed_reg[3]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|data_packed_reg[3]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|data_packed_reg[13]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|data_packed_reg[13]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_burst_size_ctr[1]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_burst_size_ctr[1]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_state.STMEM_IDLE                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_state.STMEM_IDLE~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|state[0]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|state[0]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_unload_buffered[14]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_unload_buffered[14]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_unload_buffered[23]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_unload_buffered[23]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|unload_req_pre                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|unload_req_pre~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:dout_encoder|gen_pipelined_ready.dout_ready_reg                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:dout_encoder|gen_pipelined_ready.dout_ready_reg~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_endofpacket                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_endofpacket~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.count[0]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.count[0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_valid                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_valid~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state.STATE_IDLE                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state.STATE_IDLE~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state.STATE_PT_SEND_PACKET                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state.STATE_PT_SEND_PACKET~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state.STATE_VOB_SEND_PACKET                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state.STATE_VOB_SEND_PACKET~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|wait_pipe[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|wait_pipe[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|task_reg[4]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|task_reg[4]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|buffers_in_use[0]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|buffers_in_use[0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|buffers_in_use[1]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|buffers_in_use[1]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].anc_packet_count[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].anc_packet_count[0]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].buffer_in_use                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].buffer_in_use~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_current_buffer[0]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_current_buffer[0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_state.STATE_RD_ANC                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_state.STATE_RD_ANC~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_state.STATE_RD_START                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_state.STATE_RD_START~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|start_frame_info_clear[1]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|start_frame_info_clear[1]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_current_buffer[0]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_current_buffer[0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_next_buffer[0]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_next_buffer[0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_pointer_advanced                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_pointer_advanced~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_state.STATE_WR_IDLE                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_state.STATE_WR_IDLE~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_state.STATE_WR_NEW_FRAME                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_state.STATE_WR_NEW_FRAME~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_state.STATE_WR_NEW_PKT                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_state.STATE_WR_NEW_PKT~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][18]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][18]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder|av_st_dout_valid                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder|av_st_dout_valid~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder|gen_pipelined_ready.dout_ready_reg                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder|gen_pipelined_ready.dout_ready_reg~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_valid                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_valid~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.second_arg                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.second_arg~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_data[3]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_data[3]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_valid                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_valid~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[17]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[17]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[21]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[21]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[25]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[25]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state.STATE_DISCARDING_DATA_FROM_VIB_WAIT3                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state.STATE_DISCARDING_DATA_FROM_VIB_WAIT3~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state.STATE_REQUEST_DISCARD_FROM_VIB                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state.STATE_REQUEST_DISCARD_FROM_VIB~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state.STATE_REQUEST_EITHER_FRAME_OR_USER_PKT_FROM_VIB                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state.STATE_REQUEST_EITHER_FRAME_OR_USER_PKT_FROM_VIB~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|sync_resp_select.SYNC_RESP_SELECT_FRM_COMPL                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|sync_resp_select.SYNC_RESP_SELECT_FRM_COMPL~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|sync_resp_select.SYNC_RESP_SELECT_PKT_COMPL                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|sync_resp_select.SYNC_RESP_SELECT_PKT_COMPL~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|control_packet_beat[1]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|control_packet_beat[1]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state.CONTROL_PACKET                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state.CONTROL_PACKET~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state.SEND_EMPTY_PACKET                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state.SEND_EMPTY_PACKET~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][0]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][0]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][7]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][7]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|state.IDLE                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|state.IDLE~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|state.SEND_CONTROL_PACKET                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|state.SEND_CONTROL_PACKET~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|state~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_jtag_uart:jtag_uart|t_dav~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|saved_grant[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem[0][97]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator|wait_latency_counter[0]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator|wait_latency_counter[1]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator|waitrequest_reset_override                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter|pending_response_count[0]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter|pending_response_count[1]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][19]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][84]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_rd_translator|address_register[6]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_rd_translator|address_register[6]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_rd_translator|address_register[11]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_rd_translator|address_register[11]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_rd_translator|address_register[12]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_rd_translator|address_register[12]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_rd_translator|address_register[13]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_rd_translator|address_register[13]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_rd_translator|address_register[22]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_rd_translator|address_register[22]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_rd_translator|address_register[24]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_rd_translator|address_register[24]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_rd_translator|burstcount_register_lint[3]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_rd_translator|burstcount_register_lint[3]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_rd_translator|first_burst_stalled                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_rd_translator|first_burst_stalled~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_wr_translator|address_register[5]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_wr_translator|address_register[5]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_wr_translator|address_register[7]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_wr_translator|address_register[7]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_wr_translator|address_register[12]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_wr_translator|address_register[12]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_wr_translator|address_register[13]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_wr_translator|address_register[13]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_wr_translator|address_register[14]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_wr_translator|address_register[14]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_wr_translator|address_register[24]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_wr_translator|address_register[24]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_ctrl_mul_lsw                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_ctrl_mul_lsw~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_fill_dp_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_rd_addr_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_rd_data_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_wb_rd_addr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_wb_rd_data_first~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_xfer_rd_addr_active~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_xfer_rd_addr_done                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_xfer_rd_addr_done~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_xfer_rd_addr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_xfer_wr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_xfer_wr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_exc_break                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_exc_break~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_exc_trap_inst_pri15                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_exc_trap_inst_pri15~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_mem_baddr[15]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_mem_baddr[15]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_mem_baddr[17]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_mem_baddr[17]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_mem_baddr[18]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_mem_baddr[18]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_mem_byte_en[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_mem_byte_en[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_st_data[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_st_data[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_st_data[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_st_data[4]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_st_data[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_st_data[5]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_st_data[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_st_data[10]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_st_data[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_st_data[12]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_st_data[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_st_data[24]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_br_taken_waddr_partial[1]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_br_taken_waddr_partial[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_iw[2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_iw[11]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_iw[11]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_iw[13]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_iw[13]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_iw[16]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_pc[7]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_pc[9]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_pc[11]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_pc[12]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_pc[14]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_pc[15]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_extra_pc[0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_extra_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_extra_pc[7]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_extra_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_iw[2]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_iw[2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_iw[4]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_iw[4]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_pc[3]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src1[19]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[12]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[12]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|F_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|F_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|F_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_alu_result[1]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_alu_result[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_alu_result[2]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_alu_result[2]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_alu_result[6]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_alu_result[6]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_alu_result[11]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_alu_result[11]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_alu_result[15]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_alu_result[15]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_alu_result[17]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_alu_result[17]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_alu_result[20]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_alu_result[20]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_jmp_indirect                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_jmp_indirect~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_ld_cache                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_ld_cache~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_dst_regnum[2]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_dst_regnum[2]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_mem_byte_en[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_mem_byte_en[2]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_rot_mask[1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_rot_mask[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_rot_mask[2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_rot_mask[2]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_rot_sel_fill3                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_rot_sel_fill3~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_st_data[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_st_data[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_st_data[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_st_data[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_st_data[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_st_data[3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_st_data[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_st_data[4]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_st_data[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_st_data[6]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|MonDReg[30]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|address[0]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|address[0]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|writedata[1]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|writedata[1]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|A_regnum_a_cmp_D                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|A_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|M_regnum_a_cmp_D                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|M_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|M_regnum_b_cmp_D                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|M_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|d_address_line_field[3]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|d_address_line_field[3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|d_address_line_field[4]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|d_address_line_field[4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|d_address_tag_field[3]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|d_address_tag_field[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|d_write                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|d_write~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|d_writedata[3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|d_writedata[3]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|d_writedata[6]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|d_writedata[6]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|d_writedata[7]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|d_writedata[7]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|d_writedata[9]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|d_writedata[9]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_fill_ap_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_fill_ap_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_fill_dp_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_fill_tag[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_fill_tag[4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_fill_tag[6]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_fill_tag[6]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entries[0]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entries[1]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[37]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[37]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[40]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[40]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|active_addr[13]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|active_addr[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|active_addr[14]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|active_addr[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|active_addr[17]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|active_addr[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|active_cs_n~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|i_state.000~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|i_state.001                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|i_state.001~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|i_state.011                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|i_state.011~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|i_state.101~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|i_state.111                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|i_state.111~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|m_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|m_next.010000000~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|m_state.000000001~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_state.000001000                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|m_state.000001000~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|m_state.000100000~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|m_state.001000000~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_state.010000000                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|m_state.010000000~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|refresh_counter[2]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|refresh_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|refresh_counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|refresh_counter[11]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|refresh_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|refresh_counter[12]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|refresh_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_sdram:sdram|refresh_counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_timer:timer|force_reload                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_timer:timer|force_reload~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[5]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_timer:timer|internal_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[7]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_timer:timer|internal_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[8]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_timer:timer|internal_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[15]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_timer:timer|internal_counter[15]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[19]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_timer:timer|internal_counter[19]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[20]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_timer:timer|internal_counter[20]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[22]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_timer:timer|internal_counter[22]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[26]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_timer:timer|internal_counter[26]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[29]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_timer:timer|internal_counter[29]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_timer:timer|period_l_register[0]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_timer:timer|period_l_register[0]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|Qsys_timer:timer|period_l_register[6]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|Qsys_timer:timer|period_l_register[6]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SDO                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SDO~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD_COUNTER[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|mI2C_CLK_DIV[11]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|mI2C_CLK_DIV[11]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|mI2C_CLK_DIV[13]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|mI2C_CLK_DIV[13]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|f_trig                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|f_trig~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_i[1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_i[1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_i[3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_i[3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_i[8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_i[8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_i[9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_i[9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_i[10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_i[10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|SUM[3]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|SUM[3]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|SUM[25]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|SUM[25]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|SUM[28]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|SUM[28]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Y[8]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Y[8]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|peakSUM[4]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|peakSUM[4]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|peakSUM[18]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|peakSUM[18]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|peakSUM[25]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|peakSUM[25]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[3]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[4]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[4]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[7]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[7]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[9]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[9]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[11]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[11]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[14]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[14]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[15]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[15]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[18]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[18]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[21]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[21]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[24]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[24]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[27]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[27]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[28]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[28]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[30]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[30]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[31]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[31]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rY2[2]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rY2[2]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_x_start[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_x_start[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_y_start[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_y_start[8]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_y_start[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_y_start[9]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|scal[1]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|scal[1]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|scal[3]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|scal[3]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|sop_data_cnt[4]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|sop_data_cnt[4]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[3]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[7]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[7]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[8]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[8]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[9]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[9]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|y_cnt[3]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|y_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|y_cnt[6]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|y_cnt[6]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|y_cnt[11]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|y_cnt[11]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_lmf:cntr1|counter_reg_bit[1]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_lmf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_lmf:cntr1|counter_reg_bit[2]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_lmf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                                                ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_lmf:cntr1|counter_reg_bit[4]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_lmf:cntr1|counter_reg_bit[4]~DUPLICATE                                                                                                                ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[1][4]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[1][4]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[3][2]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[3][2]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[3][4]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[3][4]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[5][0]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[5][0]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[7][8]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[7][8]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_X[8]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_X[8]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_X[3]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_X[3]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_Y[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_Y[0]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|x_cnt[4]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|x_cnt[4]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|x_cnt[7]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|x_cnt[7]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|y_cnt[7]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|y_cnt[7]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|y_cnt[10]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|y_cnt[10]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|fifo_w_write                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|fifo_w_write~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|first_pix                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|first_pix~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a2                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a3                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a3~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a4                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a4~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a5                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a9                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a9~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a11                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a11~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a0                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a2                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a3                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a4                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a5                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a6                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a7                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a8                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a8~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a12                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a12~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|wrptr_g[3]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|wrptr_g[3]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|wrptr_g[11]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|wrptr_g[11]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|cr[3]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|cr[3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|cr[4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|cr[4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[2]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[4]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[5]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[6]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|prer[0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|prer[0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|prer[3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|prer[3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|cr[6]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|cr[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|ZNZS8187:LSFF6823|JFPD9690[7]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|ZNZS8187:LSFF6823|JFPD9690[7]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|ZNZS8187:LSFF6823|JFPD9690[17]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|ZNZS8187:LSFF6823|JFPD9690[17]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~DUPLICATE           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                        ;
+-----------------------------+---------------------+--------------+-------------------+------------------------+----------------------------+
; Name                        ; Ignored Entity      ; Ignored From ; Ignored To        ; Ignored Value          ; Ignored Source             ;
+-----------------------------+---------------------+--------------+-------------------+------------------------+----------------------------+
; Fast Input Register         ; Qsys_sdram          ;              ; za_data[0]~reg0   ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram          ;              ; za_data[10]~reg0  ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram          ;              ; za_data[11]~reg0  ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram          ;              ; za_data[12]~reg0  ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram          ;              ; za_data[13]~reg0  ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram          ;              ; za_data[14]~reg0  ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram          ;              ; za_data[15]~reg0  ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram          ;              ; za_data[1]~reg0   ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram          ;              ; za_data[2]~reg0   ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram          ;              ; za_data[3]~reg0   ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram          ;              ; za_data[4]~reg0   ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram          ;              ; za_data[5]~reg0   ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram          ;              ; za_data[6]~reg0   ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram          ;              ; za_data[7]~reg0   ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram          ;              ; za_data[8]~reg0   ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram          ;              ; za_data[9]~reg0   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram          ;              ; m_data[0]         ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram          ;              ; m_data[10]        ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram          ;              ; m_data[11]        ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram          ;              ; m_data[12]        ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram          ;              ; m_data[13]        ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram          ;              ; m_data[14]        ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram          ;              ; m_data[15]        ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram          ;              ; m_data[1]         ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram          ;              ; m_data[2]         ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram          ;              ; m_data[3]         ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram          ;              ; m_data[4]         ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram          ;              ; m_data[5]         ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram          ;              ; m_data[6]         ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram          ;              ; m_data[7]         ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram          ;              ; m_data[8]         ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram          ;              ; m_data[9]         ; ON                     ; Compiler or HDL Assignment ;
; Synchronizer Identification ; alt_vip_common_sync ;              ; data_out_sync0[1] ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ;
+-----------------------------+---------------------+--------------+-------------------+------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 14340 ) ; 0.00 % ( 0 / 14340 )       ; 0.00 % ( 0 / 14340 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 14340 ) ; 0.00 % ( 0 / 14340 )       ; 0.00 % ( 0 / 14340 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 13927 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 167 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 217 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 29 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/output_files/DE1_SOC_D8M_SDRAM.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 4,022 / 32,070        ; 13 %  ;
; ALMs needed [=A-B+C]                                        ; 4,022                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4,956 / 32,070        ; 15 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,962                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,662                 ;       ;
;         [c] ALMs used for registers                         ; 1,332                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 967 / 32,070          ; 3 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 33 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 11                    ;       ;
;         [c] Due to LAB input limits                         ; 22                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 691 / 3,207           ; 22 %  ;
;     -- Logic LABs                                           ; 691                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 6,338                 ;       ;
;     -- 7 input functions                                    ; 82                    ;       ;
;     -- 6 input functions                                    ; 1,064                 ;       ;
;     -- 5 input functions                                    ; 1,038                 ;       ;
;     -- 4 input functions                                    ; 1,099                 ;       ;
;     -- <=3 input functions                                  ; 3,055                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,417                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 7,285                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 6,587 / 64,140        ; 10 %  ;
;         -- Secondary logic registers                        ; 698 / 64,140          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 6,783                 ;       ;
;         -- Routing optimization registers                   ; 502                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 190 / 457             ; 42 %  ;
;     -- Clock pins                                           ; 7 / 8                 ; 88 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 69                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 145 / 397             ; 37 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,051,786 / 4,065,280 ; 26 %  ;
; Total block memory implementation bits                      ; 1,484,800 / 4,065,280 ; 37 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 7 / 87                ; 8 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 8                     ;       ;
;     -- Global clocks                                        ; 7 / 16                ; 44 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 4.9% / 5.0% / 4.4%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 23.4% / 25.1% / 18.1% ;       ;
; Maximum fan-out                                             ; 3916                  ;       ;
; Highest non-global fan-out                                  ; 2046                  ;       ;
; Total fan-out                                               ; 56140                 ;       ;
; Average fan-out                                             ; 3.58                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                        ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; pzdyqx:nabboc        ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3887 / 32070 ( 12 % ) ; 60 / 32070 ( < 1 % ) ; 76 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 3887                  ; 60                   ; 76                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4785 / 32070 ( 15 % ) ; 76 / 32070 ( < 1 % ) ; 97 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1925                  ; 13                   ; 24                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1573                  ; 38                   ; 52                   ; 0                              ;
;         [c] ALMs used for registers                         ; 1287                  ; 25                   ; 21                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 931 / 32070 ( 3 % )   ; 16 / 32070 ( < 1 % ) ; 21 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 33 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )    ; 0 / 32070 ( 0 % )    ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 11                    ; 0                    ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 22                    ; 0                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 669 / 3207 ( 21 % )   ; 11 / 3207 ( < 1 % )  ; 17 / 3207 ( < 1 % )  ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 669                   ; 11                   ; 17                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 6118                  ; 92                   ; 128                  ; 0                              ;
;     -- 7 input functions                                    ; 79                    ; 3                    ; 0                    ; 0                              ;
;     -- 6 input functions                                    ; 1027                  ; 12                   ; 25                   ; 0                              ;
;     -- 5 input functions                                    ; 993                   ; 17                   ; 28                   ; 0                              ;
;     -- 4 input functions                                    ; 1072                  ; 13                   ; 14                   ; 0                              ;
;     -- <=3 input functions                                  ; 2947                  ; 47                   ; 61                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1365                  ; 38                   ; 14                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                      ;                                ;
;         -- Primary logic registers                          ; 6423 / 64140 ( 10 % ) ; 75 / 64140 ( < 1 % ) ; 89 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 691 / 64140 ( 1 % )   ; 2 / 64140 ( < 1 % )  ; 5 / 64140 ( < 1 % )  ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                      ;                                ;
;         -- Design implementation registers                  ; 6619                  ; 75                   ; 89                   ; 0                              ;
;         -- Routing optimization registers                   ; 495                   ; 2                    ; 5                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
;                                                             ;                       ;                      ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                    ; 0                              ;
; I/O pins                                                    ; 186                   ; 0                    ; 0                    ; 4                              ;
; I/O registers                                               ; 69                    ; 0                    ; 0                    ; 0                              ;
; Total block memory bits                                     ; 1051786               ; 0                    ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 1484800               ; 0                    ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 145 / 397 ( 36 % )    ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 7 / 87 ( 8 % )        ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )                 ;
; Clock enable block                                          ; 2 / 116 ( 1 % )       ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )      ; 5 / 116 ( 4 % )                ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 37 / 400 ( 9 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )      ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )       ; 4 / 54 ( 7 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
;                                                             ;                       ;                      ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                      ;                                ;
;     -- Input Connections                                    ; 7126                  ; 60                   ; 144                  ; 1                              ;
;     -- Registered Input Connections                         ; 6764                  ; 29                   ; 101                  ; 0                              ;
;     -- Output Connections                                   ; 35                    ; 5                    ; 234                  ; 7057                           ;
;     -- Registered Output Connections                        ; 4                     ; 4                    ; 234                  ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                      ;                                ;
;     -- Total Connections                                    ; 56773                 ; 589                  ; 1036                 ; 7147                           ;
;     -- Registered Connections                               ; 32545                 ; 366                  ; 762                  ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                      ;                                ;
;     -- Top                                                  ; 56                    ; 2                    ; 209                  ; 6894                           ;
;     -- pzdyqx:nabboc                                        ; 2                     ; 0                    ; 33                   ; 30                             ;
;     -- sld_hub:auto_hub                                     ; 209                   ; 33                   ; 2                    ; 134                            ;
;     -- hard_block:auto_generated_inst                       ; 6894                  ; 30                   ; 134                  ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                      ;                                ;
;     -- Input Ports                                          ; 83                    ; 11                   ; 87                   ; 5                              ;
;     -- Output Ports                                         ; 123                   ; 4                    ; 104                  ; 15                             ;
;     -- Bidir Ports                                          ; 28                    ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                    ; 2                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 3                    ; 60                   ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 3                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                    ; 29                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                    ; 68                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 2                    ; 73                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                    ; 73                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_DOUT        ; AK3   ; 3B       ; 20           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; AUD_ADCDAT      ; K7    ; 8A       ; 8            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK2_50       ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 49                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK3_50       ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK4_50       ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50        ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 2557                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; IRDA_RXD        ; AA30  ; 5B       ; 89           ; 21           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]          ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]          ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[2]          ; W15   ; 3B       ; 40           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[3]          ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_CLK  ; AA21  ; 4A       ; 88           ; 0            ; 1            ; 394                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[0] ; AC23  ; 4A       ; 86           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[1] ; AD24  ; 4A       ; 88           ; 0            ; 35           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[2] ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[3] ; AE24  ; 4A       ; 88           ; 0            ; 52           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[4] ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[5] ; AF26  ; 4A       ; 86           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[6] ; AG25  ; 4A       ; 78           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[7] ; AG26  ; 4A       ; 84           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[8] ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[9] ; AH27  ; 4A       ; 84           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_HS   ; AK24  ; 4A       ; 72           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_VS   ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]           ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]           ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]           ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]           ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[4]           ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[5]           ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[6]           ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[7]           ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[8]           ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[9]           ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_CLK27        ; H15   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[0]      ; D2    ; 8A       ; 12           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[1]      ; B1    ; 8A       ; 16           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[2]      ; E2    ; 8A       ; 8            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[3]      ; B2    ; 8A       ; 16           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[4]      ; D1    ; 8A       ; 6            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[5]      ; E1    ; 8A       ; 6            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[6]      ; C2    ; 8A       ; 12           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[7]      ; B3    ; 8A       ; 14           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_HS           ; A5    ; 8A       ; 26           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_VS           ; A3    ; 8A       ; 24           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST    ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_DIN       ; AK4   ; 3B       ; 22           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCLK      ; AK2   ; 3B       ; 20           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_DACDAT    ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK       ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CAMERA_PWDN_n ; AH23  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]  ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]       ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]       ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]       ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]       ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]       ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]       ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]       ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]       ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]       ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]       ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]       ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]       ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]       ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]       ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]       ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]       ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]       ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]       ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]       ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]       ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]       ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]       ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]       ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]       ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]       ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]       ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]       ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]       ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]       ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]       ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]       ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]       ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]       ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]       ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]       ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]       ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]       ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]       ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]       ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]       ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]       ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]       ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IRDA_TXD      ; AB30  ; 5B       ; 89           ; 21           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]       ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]       ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]       ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]       ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]       ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]       ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]       ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]       ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]       ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]       ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MIPI_CS_n     ; AG23  ; 4A       ; 64           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MIPI_MCLK     ; AH22  ; 4A       ; 66           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MIPI_REFCLK   ; AK26  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MIPI_RESET_n  ; AK23  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TD_RESET_N    ; F6    ; 8A       ; 2            ; 81           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N   ; F10   ; 8A       ; 6            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; B13   ; 8A       ; 40           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; G13   ; 8A       ; 28           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; H13   ; 8A       ; 20           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; F14   ; 8A       ; 36           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; H14   ; 8A       ; 28           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; F15   ; 8A       ; 36           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]      ; G15   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]      ; J14   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK       ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; J9    ; 8A       ; 4            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; J10   ; 8A       ; 4            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; H12   ; 8A       ; 20           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; G10   ; 8A       ; 6            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; G11   ; 8A       ; 10           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; G12   ; 8A       ; 10           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]      ; F11   ; 8A       ; 18           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]      ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS        ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; A13   ; 8A       ; 40           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; C13   ; 8A       ; 38           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; E13   ; 8A       ; 26           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; B12   ; 8A       ; 38           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; C12   ; 8A       ; 36           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; D12   ; 8A       ; 22           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]      ; E12   ; 8A       ; 22           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]      ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N    ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS        ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                         ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_ADCLRCK    ; K8    ; 8A       ; 8            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                           ;
; AUD_BCLK       ; H7    ; 8A       ; 16           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                           ;
; AUD_DACLRCK    ; H8    ; 8A       ; 24           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                           ;
; CAMERA_I2C_SCL ; AK22  ; 4A       ; 68           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|I2C_SCLK~2 (inverted)                                          ;
; CAMERA_I2C_SDA ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|I2C_SDAT~2 (inverted)                                          ;
; DRAM_DQ[0]     ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe                                                                                                                                 ;
; DRAM_DQ[10]    ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_10                                                                                                                   ;
; DRAM_DQ[11]    ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_11                                                                                                                   ;
; DRAM_DQ[12]    ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_12                                                                                                                   ;
; DRAM_DQ[13]    ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_13                                                                                                                   ;
; DRAM_DQ[14]    ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_14                                                                                                                   ;
; DRAM_DQ[15]    ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_15                                                                                                                   ;
; DRAM_DQ[1]     ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_1                                                                                                                    ;
; DRAM_DQ[2]     ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_2                                                                                                                    ;
; DRAM_DQ[3]     ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_3                                                                                                                    ;
; DRAM_DQ[4]     ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_4                                                                                                                    ;
; DRAM_DQ[5]     ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_5                                                                                                                    ;
; DRAM_DQ[6]     ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_6                                                                                                                    ;
; DRAM_DQ[7]     ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_7                                                                                                                    ;
; DRAM_DQ[8]     ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_8                                                                                                                    ;
; DRAM_DQ[9]     ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_9                                                                                                                    ;
; FPGA_I2C_SDAT  ; K12   ; 8A       ; 12           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                           ;
; MIPI_I2C_SCL   ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ;
; MIPI_I2C_SDA   ; AF23  ; 4A       ; 74           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ;
; PS2_CLK        ; AD7   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                           ;
; PS2_CLK2       ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                           ;
; PS2_DAT        ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                           ;
; PS2_DAT2       ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                           ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 14 / 32 ( 44 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 48 / 48 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 30 / 80 ( 38 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 50 / 80 ( 63 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                         ;
+----------+------------+----------------+------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage         ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; TD_VS                  ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A5       ; 489        ; 8A             ; TD_HS                  ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A7       ;            ; 8A             ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A11      ; 463        ; 8A             ; VGA_CLK                ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; VGA_R[0]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A17      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A22      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A26      ; 382        ; 7A             ; ^GND                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA13     ; 90         ; 3B             ; DRAM_WE_N              ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY[0]                 ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[1]                 ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; CLOCK2_50              ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; MIPI_PIXEL_CLK         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                 ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; HEX4[0]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; HEX5[6]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; HEX5[5]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; HEX5[1]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; IRDA_RXD               ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo    ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                 ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                  ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; DRAM_LDQM              ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; DRAM_ADDR[4]           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; HEX3[6]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; HEX2[0]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; HEX3[5]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; HEX5[4]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; HEX5[3]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; HEX3[4]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; IRDA_TXD               ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck    ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3       ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                  ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                  ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; DRAM_ADDR[5]           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; MIPI_PIXEL_D[0]        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; HEX3[3]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; HEX3[1]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; HEX2[3]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; HEX2[5]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; HEX2[6]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; PS2_CLK                ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; PS2_CLK2               ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A             ; SW[8]                  ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                  ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                  ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; DRAM_ADDR[6]           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; MIPI_PIXEL_D[1]        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; HEX3[2]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; HEX3[0]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; HEX1[6]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; HEX2[2]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; HEX2[4]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1       ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0 ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; PS2_DAT                ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2       ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; PS2_DAT2               ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                  ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                  ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; DRAM_RAS_N             ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; DRAM_ADDR[3]           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE20     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; MIPI_PIXEL_D[2]        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; MIPI_PIXEL_D[3]        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; HEX0[0]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; HEX0[1]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; HEX0[2]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; HEX2[1]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF7      ;            ; 3A             ; VCCIO3A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF9      ; 67         ; 3A             ; SW[2]                  ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                  ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; DRAM_CAS_N             ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; DRAM_BA[0]             ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50               ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; DRAM_ADDR[7]           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF17     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; MIPI_I2C_SDA           ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; MIPI_I2C_SCL           ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; MIPI_PIXEL_D[4]        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; MIPI_PIXEL_D[5]        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; HEX0[4]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; HEX1[4]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; HEX1[5]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG4      ;            ; 3A             ; VCCIO3A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG9      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; DRAM_DQ[5]             ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; DRAM_CS_N              ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; DRAM_ADDR[10]          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; DRAM_ADDR[9]           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; DRAM_ADDR[2]           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG23     ; 163        ; 4A             ; MIPI_CS_n              ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; MIPI_PIXEL_D[6]        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; MIPI_PIXEL_D[7]        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; HEX0[3]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; HEX0[5]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; HEX1[3]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH6      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; DRAM_DQ[13]            ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; DRAM_DQ[12]            ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; DRAM_DQ[11]            ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; DRAM_DQ[8]             ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; DRAM_CLK               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; DRAM_ADDR[11]          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; DRAM_ADDR[1]           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; DRAM_ADDR[8]           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH21     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; MIPI_MCLK              ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; CAMERA_PWDN_n          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; MIPI_PIXEL_D[8]        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; MIPI_PIXEL_D[9]        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; HEX0[6]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; HEX1[1]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; HEX1[2]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ3      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; ADC_CONVST             ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; DRAM_DQ[15]            ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; DRAM_DQ[14]            ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; DRAM_DQ[1]             ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; DRAM_DQ[10]            ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; DRAM_DQ[9]             ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; DRAM_DQ[7]             ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; DRAM_BA[1]             ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; DRAM_ADDR[12]          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ18     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; CAMERA_I2C_SDA         ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; MIPI_PIXEL_VS          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ28     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; HEX1[0]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; ADC_SCLK               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK3      ; 89         ; 3B             ; ADC_DOUT               ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK4      ; 92         ; 3B             ; ADC_DIN                ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; DRAM_DQ[0]             ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; DRAM_DQ[2]             ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; DRAM_DQ[3]             ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; DRAM_DQ[4]             ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; DRAM_DQ[6]             ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; DRAM_UDQM              ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; DRAM_CKE               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; DRAM_ADDR[0]           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; CAMERA_I2C_SCL         ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; MIPI_RESET_n           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; MIPI_PIXEL_HS          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; MIPI_REFCLK            ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B1       ; 509        ; 8A             ; TD_DATA[1]             ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B2       ; 507        ; 8A             ; TD_DATA[3]             ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ; 513        ; 8A             ; TD_DATA[7]             ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B4       ;            ; 8A             ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; VGA_HS                 ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A             ; VGA_R[3]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A             ; VGA_B[0]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B19      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B24      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B27      ; 381        ; 7A             ; ^HPS_TDI               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; C1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; TD_DATA[6]             ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C6       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C10      ; 483        ; 8A             ; VGA_SYNC_N             ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A             ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; VGA_R[4]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A             ; VGA_R[1]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C16      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C21      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C26      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; D1       ; 529        ; 8A             ; TD_DATA[4]             ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D2       ; 515        ; 8A             ; TD_DATA[0]             ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D8       ;            ; 8A             ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D11      ; 470        ; 8A             ; VGA_VS                 ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A             ; VGA_R[5]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D18      ;            ; 7C             ; VCCIO7C_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D23      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0              ;        ;              ;                     ; --           ;                 ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; E1       ; 527        ; 8A             ; TD_DATA[5]             ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E2       ; 525        ; 8A             ; TD_DATA[2]             ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E5       ;            ; 8A             ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; VGA_G[7]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A             ; VGA_R[6]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A             ; VGA_R[2]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E15      ;            ; 7D             ; VCCIO7D_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E20      ;            ; 7B             ; VCCIO7B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS    ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E25      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; E30      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; TD_RESET_N             ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F10      ; 528        ; 8A             ; VGA_BLANK_N            ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A             ; VGA_G[6]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A             ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; VGA_R[7]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; VGA_B[3]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A             ; VGA_B[5]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F17      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F22      ;            ; 7A             ; VCCIO7A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; F27      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G1       ;            ;                ; RREF                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; AUD_XCK                ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G9       ;            ; 8A             ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; VGA_G[3]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A             ; VGA_G[4]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A             ; VGA_G[5]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A             ; VGA_B[1]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A             ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; VGA_B[6]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G19      ;            ; 7B             ; VCCIO7B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS         ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; AUD_BCLK               ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; AUD_DACLRCK            ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --             ; VCCBAT                 ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; VGA_G[2]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A             ; VGA_B[2]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A             ; VGA_B[4]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A             ; TD_CLK27               ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H16      ;            ; 7D             ; VCCIO7D_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H21      ;            ; 7A             ; VCCIO7A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; AUD_DACDAT             ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; VGA_G[0]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A             ; VGA_G[1]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --             ; VCCPGM                 ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; FPGA_I2C_SCLK          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; VGA_B[7]               ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J20      ;            ; --             ; VCCRSTCLK_HPS          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J28      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; AUD_ADCDAT             ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A             ; AUD_ADCLRCK            ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; FPGA_I2C_SDAT          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; CLOCK4_50              ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K18      ;            ; 7B             ; VCCPD7B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS             ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; M18      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M29      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; N17      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N19      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N26      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P23      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R25      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R30      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T22      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T27      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                  ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi    ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U21      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U29      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms    ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V21      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; HEX4[5]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; HEX5[0]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY[2]                 ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; HEX4[3]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; HEX4[4]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; HEX4[6]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W28      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY[3]                 ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; LEDR[6]                ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; HEX4[1]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; HEX4[2]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; CLOCK3_50              ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; HEX5[2]                ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y30      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; LEDR[0]        ; Missing drive strength and slew rate ;
; LEDR[1]        ; Missing drive strength and slew rate ;
; LEDR[2]        ; Missing drive strength and slew rate ;
; LEDR[3]        ; Missing drive strength and slew rate ;
; LEDR[4]        ; Missing drive strength and slew rate ;
; LEDR[5]        ; Missing drive strength and slew rate ;
; LEDR[6]        ; Missing drive strength and slew rate ;
; LEDR[7]        ; Missing drive strength and slew rate ;
; LEDR[8]        ; Missing drive strength and slew rate ;
; LEDR[9]        ; Missing drive strength and slew rate ;
; CAMERA_PWDN_n  ; Missing drive strength and slew rate ;
; MIPI_RESET_n   ; Missing drive strength and slew rate ;
; DRAM_CLK       ; Missing drive strength and slew rate ;
; VGA_CLK        ; Missing drive strength and slew rate ;
; MIPI_REFCLK    ; Missing drive strength and slew rate ;
; VGA_B[0]       ; Missing drive strength and slew rate ;
; VGA_B[1]       ; Missing drive strength and slew rate ;
; VGA_B[2]       ; Missing drive strength and slew rate ;
; VGA_B[3]       ; Missing drive strength and slew rate ;
; VGA_B[4]       ; Missing drive strength and slew rate ;
; VGA_B[5]       ; Missing drive strength and slew rate ;
; VGA_B[6]       ; Missing drive strength and slew rate ;
; VGA_B[7]       ; Missing drive strength and slew rate ;
; VGA_G[0]       ; Missing drive strength and slew rate ;
; VGA_G[1]       ; Missing drive strength and slew rate ;
; VGA_G[2]       ; Missing drive strength and slew rate ;
; VGA_G[3]       ; Missing drive strength and slew rate ;
; VGA_G[4]       ; Missing drive strength and slew rate ;
; VGA_G[5]       ; Missing drive strength and slew rate ;
; VGA_G[6]       ; Missing drive strength and slew rate ;
; VGA_G[7]       ; Missing drive strength and slew rate ;
; VGA_HS         ; Missing drive strength and slew rate ;
; VGA_R[0]       ; Missing drive strength and slew rate ;
; VGA_R[1]       ; Missing drive strength and slew rate ;
; VGA_R[2]       ; Missing drive strength and slew rate ;
; VGA_R[3]       ; Missing drive strength and slew rate ;
; VGA_R[4]       ; Missing drive strength and slew rate ;
; VGA_R[5]       ; Missing drive strength and slew rate ;
; VGA_R[6]       ; Missing drive strength and slew rate ;
; VGA_R[7]       ; Missing drive strength and slew rate ;
; VGA_VS         ; Missing drive strength and slew rate ;
; HEX0[0]        ; Missing drive strength and slew rate ;
; HEX0[1]        ; Missing drive strength and slew rate ;
; HEX0[2]        ; Missing drive strength and slew rate ;
; HEX0[3]        ; Missing drive strength and slew rate ;
; HEX0[4]        ; Missing drive strength and slew rate ;
; HEX0[5]        ; Missing drive strength and slew rate ;
; HEX0[6]        ; Missing drive strength and slew rate ;
; HEX1[0]        ; Missing drive strength and slew rate ;
; HEX1[1]        ; Missing drive strength and slew rate ;
; HEX1[2]        ; Missing drive strength and slew rate ;
; HEX1[3]        ; Missing drive strength and slew rate ;
; HEX1[4]        ; Missing drive strength and slew rate ;
; HEX1[5]        ; Missing drive strength and slew rate ;
; HEX1[6]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]   ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]   ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]   ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]   ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]   ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]   ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]   ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]   ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]   ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]   ; Missing drive strength and slew rate ;
; DRAM_ADDR[10]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[11]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[12]  ; Missing drive strength and slew rate ;
; DRAM_BA[0]     ; Missing drive strength and slew rate ;
; DRAM_BA[1]     ; Missing drive strength and slew rate ;
; DRAM_CAS_N     ; Missing drive strength and slew rate ;
; DRAM_CS_N      ; Missing drive strength and slew rate ;
; DRAM_LDQM      ; Missing drive strength and slew rate ;
; DRAM_RAS_N     ; Missing drive strength and slew rate ;
; DRAM_UDQM      ; Missing drive strength and slew rate ;
; DRAM_WE_N      ; Missing drive strength and slew rate ;
; VGA_SYNC_N     ; Missing drive strength and slew rate ;
; ADC_CONVST     ; Missing drive strength and slew rate ;
; ADC_DIN        ; Missing drive strength and slew rate ;
; ADC_SCLK       ; Missing drive strength and slew rate ;
; AUD_DACDAT     ; Missing drive strength and slew rate ;
; AUD_XCK        ; Missing drive strength and slew rate ;
; DRAM_CKE       ; Missing drive strength and slew rate ;
; FPGA_I2C_SCLK  ; Missing drive strength and slew rate ;
; HEX2[0]        ; Missing drive strength and slew rate ;
; HEX2[1]        ; Missing drive strength and slew rate ;
; HEX2[2]        ; Missing drive strength and slew rate ;
; HEX2[3]        ; Missing drive strength and slew rate ;
; HEX2[4]        ; Missing drive strength and slew rate ;
; HEX2[5]        ; Missing drive strength and slew rate ;
; HEX2[6]        ; Missing drive strength and slew rate ;
; HEX3[0]        ; Missing drive strength and slew rate ;
; HEX3[1]        ; Missing drive strength and slew rate ;
; HEX3[2]        ; Missing drive strength and slew rate ;
; HEX3[3]        ; Missing drive strength and slew rate ;
; HEX3[4]        ; Missing drive strength and slew rate ;
; HEX3[5]        ; Missing drive strength and slew rate ;
; HEX3[6]        ; Missing drive strength and slew rate ;
; HEX4[0]        ; Missing drive strength and slew rate ;
; HEX4[1]        ; Missing drive strength and slew rate ;
; HEX4[2]        ; Missing drive strength and slew rate ;
; HEX4[3]        ; Missing drive strength and slew rate ;
; HEX4[4]        ; Missing drive strength and slew rate ;
; HEX4[5]        ; Missing drive strength and slew rate ;
; HEX4[6]        ; Missing drive strength and slew rate ;
; HEX5[0]        ; Missing drive strength and slew rate ;
; HEX5[1]        ; Missing drive strength and slew rate ;
; HEX5[2]        ; Missing drive strength and slew rate ;
; HEX5[3]        ; Missing drive strength and slew rate ;
; HEX5[4]        ; Missing drive strength and slew rate ;
; HEX5[5]        ; Missing drive strength and slew rate ;
; HEX5[6]        ; Missing drive strength and slew rate ;
; IRDA_TXD       ; Missing drive strength and slew rate ;
; TD_RESET_N     ; Missing drive strength and slew rate ;
; VGA_BLANK_N    ; Missing drive strength and slew rate ;
; MIPI_CS_n      ; Missing drive strength and slew rate ;
; MIPI_MCLK      ; Missing drive strength and slew rate ;
; CAMERA_I2C_SDA ; Missing drive strength and slew rate ;
; CAMERA_I2C_SCL ; Missing drive strength and slew rate ;
; DRAM_DQ[0]     ; Missing drive strength and slew rate ;
; DRAM_DQ[1]     ; Missing drive strength and slew rate ;
; DRAM_DQ[2]     ; Missing drive strength and slew rate ;
; DRAM_DQ[3]     ; Missing drive strength and slew rate ;
; DRAM_DQ[4]     ; Missing drive strength and slew rate ;
; DRAM_DQ[5]     ; Missing drive strength and slew rate ;
; DRAM_DQ[6]     ; Missing drive strength and slew rate ;
; DRAM_DQ[7]     ; Missing drive strength and slew rate ;
; DRAM_DQ[8]     ; Missing drive strength and slew rate ;
; DRAM_DQ[9]     ; Missing drive strength and slew rate ;
; DRAM_DQ[10]    ; Missing drive strength and slew rate ;
; DRAM_DQ[11]    ; Missing drive strength and slew rate ;
; DRAM_DQ[12]    ; Missing drive strength and slew rate ;
; DRAM_DQ[13]    ; Missing drive strength and slew rate ;
; DRAM_DQ[14]    ; Missing drive strength and slew rate ;
; DRAM_DQ[15]    ; Missing drive strength and slew rate ;
; MIPI_I2C_SCL   ; Missing drive strength and slew rate ;
; MIPI_I2C_SDA   ; Missing drive strength and slew rate ;
; AUD_ADCLRCK    ; Missing drive strength and slew rate ;
; AUD_BCLK       ; Missing drive strength and slew rate ;
; AUD_DACLRCK    ; Missing drive strength and slew rate ;
; FPGA_I2C_SDAT  ; Missing drive strength and slew rate ;
; PS2_CLK        ; Missing drive strength and slew rate ;
; PS2_CLK2       ; Missing drive strength and slew rate ;
; PS2_DAT        ; Missing drive strength and slew rate ;
; PS2_DAT2       ; Missing drive strength and slew rate ;
+----------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                               ;
+----------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                    ;                            ;
+----------------------------------------------------------------------------------------------------+----------------------------+
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                    ; Integer PLL                ;
;     -- PLL Location                                                                                ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                     ; Global Clock               ;
;     -- PLL Bandwidth                                                                               ; Auto                       ;
;         -- PLL Bandwidth Range                                                                     ; 1200000 to 600000 Hz       ;
;     -- Reference Clock Frequency                                                                   ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                  ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                           ; 500.0 MHz                  ;
;     -- PLL Operation Mode                                                                          ; Normal                     ;
;     -- PLL Freq Min Lock                                                                           ; 30.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                           ; 80.000000 MHz              ;
;     -- PLL Enable                                                                                  ; On                         ;
;     -- PLL Fractional Division                                                                     ; N/A                        ;
;     -- M Counter                                                                                   ; 20                         ;
;     -- N Counter                                                                                   ; 2                          ;
;     -- PLL Refclk Select                                                                           ;                            ;
;             -- PLL Refclk Select Location                                                          ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                  ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                  ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                     ; N/A                        ;
;             -- CORECLKIN source                                                                    ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                  ; N/A                        ;
;             -- PLLIQCLKIN source                                                                   ; N/A                        ;
;             -- RXIQCLKIN source                                                                    ; N/A                        ;
;             -- CLKIN(0) source                                                                     ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                     ; N/A                        ;
;             -- CLKIN(2) source                                                                     ; N/A                        ;
;             -- CLKIN(3) source                                                                     ; N/A                        ;
;     -- PLL Output Counter                                                                          ;                            ;
;         -- Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                              ; 100.0 MHz                  ;
;             -- Output Clock Location                                                               ; PLLOUTPUTCOUNTER_X0_Y22_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                              ; On                         ;
;             -- Duty Cycle                                                                          ; 50.0000                    ;
;             -- Phase Shift                                                                         ; 216.000000 degrees         ;
;             -- C Counter                                                                           ; 5                          ;
;             -- C Counter PH Mux PRST                                                               ; 0                          ;
;             -- C Counter PRST                                                                      ; 4                          ;
;         -- Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                              ; 100.0 MHz                  ;
;             -- Output Clock Location                                                               ; PLLOUTPUTCOUNTER_X0_Y19_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                              ; On                         ;
;             -- Duty Cycle                                                                          ; 50.0000                    ;
;             -- Phase Shift                                                                         ; 0.000000 degrees           ;
;             -- C Counter                                                                           ; 5                          ;
;             -- C Counter PH Mux PRST                                                               ; 0                          ;
;             -- C Counter PRST                                                                      ; 1                          ;
;         -- Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                              ; 25.0 MHz                   ;
;             -- Output Clock Location                                                               ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                              ; Off                        ;
;             -- Duty Cycle                                                                          ; 50.0000                    ;
;             -- Phase Shift                                                                         ; 0.000000 degrees           ;
;             -- C Counter                                                                           ; 20                         ;
;             -- C Counter PH Mux PRST                                                               ; 0                          ;
;             -- C Counter PRST                                                                      ; 1                          ;
;         -- Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                              ; 20.0 MHz                   ;
;             -- Output Clock Location                                                               ; PLLOUTPUTCOUNTER_X0_Y21_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                              ; On                         ;
;             -- Duty Cycle                                                                          ; 50.0000                    ;
;             -- Phase Shift                                                                         ; 0.000000 degrees           ;
;             -- C Counter                                                                           ; 25                         ;
;             -- C Counter PH Mux PRST                                                               ; 0                          ;
;             -- C Counter PRST                                                                      ; 1                          ;
;                                                                                                    ;                            ;
+----------------------------------------------------------------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; |DE1_SOC_D8M_SDRAM                                                                                                                      ; 4021.5 (0.2)         ; 4955.5 (6.3)                     ; 967.0 (6.2)                                       ; 33.0 (0.0)                       ; 0.0 (0.0)            ; 6338 (1)            ; 7285 (12)                 ; 69 (69)       ; 1051786           ; 145   ; 7          ; 190  ; 0            ; |DE1_SOC_D8M_SDRAM                                                                                                                                                                                                                                                                                                                                                       ; DE1_SOC_D8M_SDRAM                            ; work         ;
;    |FpsMonitor:uFps|                                                                                                                    ; 36.5 (36.5)          ; 37.0 (37.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|FpsMonitor:uFps                                                                                                                                                                                                                                                                                                                                       ; FpsMonitor                                   ; work         ;
;    |Qsys:u0|                                                                                                                            ; 3849.8 (0.0)         ; 4741.2 (0.0)                     ; 924.3 (0.0)                                       ; 33.0 (0.0)                       ; 0.0 (0.0)            ; 6053 (0)            ; 7053 (0)                  ; 0 (0)         ; 1051786           ; 145   ; 7          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0                                                                                                                                                                                                                                                                                                                                               ; Qsys                                         ; Qsys         ;
;       |Qsys_alt_vip_itc_0:alt_vip_itc_0|                                                                                                ; 324.8 (0.0)          ; 411.4 (0.0)                      ; 86.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 516 (0)             ; 674 (0)                   ; 0 (0)         ; 25600             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0                                                                                                                                                                                                                                                                                                              ; Qsys_alt_vip_itc_0                           ; Qsys         ;
;          |Qsys_alt_vip_itc_0_video_in:video_in|                                                                                         ; 116.4 (0.0)          ; 123.6 (0.0)                      ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 155 (0)             ; 182 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in                                                                                                                                                                                                                                                                         ; Qsys_alt_vip_itc_0_video_in                  ; Qsys         ;
;             |alt_vip_video_input_bridge_cmd:vid_back|                                                                                   ; 14.8 (5.8)           ; 14.8 (5.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (9)              ; 33 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back                                                                                                                                                                                                                                 ; alt_vip_video_input_bridge_cmd               ; Qsys         ;
;                |alt_vip_common_event_packet_decode:cmd_input|                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                    ; alt_vip_common_event_packet_decode           ; Qsys         ;
;                |alt_vip_common_event_packet_encode:data_output|                                                                         ; 7.3 (7.3)            ; 7.5 (7.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_encode:data_output                                                                                                                                                                                  ; alt_vip_common_event_packet_encode           ; Qsys         ;
;             |alt_vip_video_input_bridge_resp:vid_front|                                                                                 ; 101.3 (37.6)         ; 108.8 (38.8)                     ; 7.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 143 (63)            ; 149 (46)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front                                                                                                                                                                                                                               ; alt_vip_video_input_bridge_resp              ; Qsys         ;
;                |alt_vip_common_event_packet_encode:data_output|                                                                         ; 11.2 (11.2)          ; 12.9 (12.9)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:data_output                                                                                                                                                                                ; alt_vip_common_event_packet_encode           ; Qsys         ;
;                |alt_vip_common_event_packet_encode:rsp_output|                                                                          ; 11.9 (11.9)          ; 12.6 (12.6)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output                                                                                                                                                                                 ; alt_vip_common_event_packet_encode           ; Qsys         ;
;                |alt_vip_common_video_packet_decode:video_input|                                                                         ; 40.6 (29.5)          ; 44.5 (32.5)                      ; 3.9 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (44)             ; 65 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input                                                                                                                                                                                ; alt_vip_common_video_packet_decode           ; Qsys         ;
;                   |alt_vip_common_latency_1_to_latency_0:latency_converter|                                                             ; 11.1 (11.1)          ; 12.0 (12.0)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter                                                                                                                        ; alt_vip_common_latency_1_to_latency_0        ; Qsys         ;
;          |alt_vip_cvo_core:cvo_core|                                                                                                    ; 183.3 (30.1)         ; 248.3 (60.2)                     ; 65.0 (30.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 316 (46)            ; 422 (111)                 ; 0 (0)         ; 25600             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core                                                                                                                                                                                                                                                                                    ; alt_vip_cvo_core                             ; Qsys         ;
;             |alt_vip_common_fifo:input_fifo|                                                                                            ; 74.2 (0.0)           ; 99.3 (0.0)                       ; 25.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 184 (0)                   ; 0 (0)         ; 25600             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo                                                                                                                                                                                                                                                     ; alt_vip_common_fifo                          ; Qsys         ;
;                |dcfifo:input_fifo|                                                                                                      ; 74.2 (0.0)           ; 99.3 (0.0)                       ; 25.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 184 (0)                   ; 0 (0)         ; 25600             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo                                                                                                                                                                                                                                   ; dcfifo                                       ; work         ;
;                   |dcfifo_coq1:auto_generated|                                                                                          ; 74.2 (14.9)          ; 99.3 (28.6)                      ; 25.1 (13.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (24)            ; 184 (62)                  ; 0 (0)         ; 25600             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated                                                                                                                                                                                                        ; dcfifo_coq1                                  ; work         ;
;                      |a_gray2bin_pab:rdptr_g_gray2bin|                                                                                  ; 2.8 (2.8)            ; 3.8 (3.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_gray2bin_pab:rdptr_g_gray2bin                                                                                                                                                                        ; a_gray2bin_pab                               ; work         ;
;                      |a_gray2bin_pab:rs_dgwp_gray2bin|                                                                                  ; 3.3 (3.3)            ; 3.4 (3.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_gray2bin_pab:rs_dgwp_gray2bin                                                                                                                                                                        ; a_gray2bin_pab                               ; work         ;
;                      |a_gray2bin_pab:wrptr_g_gray2bin|                                                                                  ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_gray2bin_pab:wrptr_g_gray2bin                                                                                                                                                                        ; a_gray2bin_pab                               ; work         ;
;                      |a_gray2bin_pab:ws_dgrp_gray2bin|                                                                                  ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_gray2bin_pab:ws_dgrp_gray2bin                                                                                                                                                                        ; a_gray2bin_pab                               ; work         ;
;                      |a_graycounter_kdc:wrptr_g1p|                                                                                      ; 14.7 (14.7)          ; 14.7 (14.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                            ; a_graycounter_kdc                            ; work         ;
;                      |a_graycounter_ov6:rdptr_g1p|                                                                                      ; 10.4 (10.4)          ; 10.4 (10.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                            ; a_graycounter_ov6                            ; work         ;
;                      |alt_synch_pipe_9pl:rs_dgwp|                                                                                       ; 4.7 (0.0)            ; 7.6 (0.0)                        ; 2.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                                                                                                                                                                             ; alt_synch_pipe_9pl                           ; work         ;
;                         |dffpipe_qe9:dffpipe13|                                                                                         ; 4.7 (4.7)            ; 7.6 (7.6)                        ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13                                                                                                                                                       ; dffpipe_qe9                                  ; work         ;
;                      |alt_synch_pipe_apl:ws_dgrp|                                                                                       ; 0.3 (0.0)            ; 7.9 (0.0)                        ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|alt_synch_pipe_apl:ws_dgrp                                                                                                                                                                             ; alt_synch_pipe_apl                           ; work         ;
;                         |dffpipe_re9:dffpipe16|                                                                                         ; 0.3 (0.3)            ; 7.9 (7.9)                        ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16                                                                                                                                                       ; dffpipe_re9                                  ; work         ;
;                      |altsyncram_o8d1:fifo_ram|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 25600             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|altsyncram_o8d1:fifo_ram                                                                                                                                                                               ; altsyncram_o8d1                              ; work         ;
;                      |cmpr_tu5:rdempty_eq_comp1_msb|                                                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|cmpr_tu5:rdempty_eq_comp1_msb                                                                                                                                                                          ; cmpr_tu5                                     ; work         ;
;                      |cmpr_tu5:rdempty_eq_comp_msb|                                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|cmpr_tu5:rdempty_eq_comp_msb                                                                                                                                                                           ; cmpr_tu5                                     ; work         ;
;                      |dffpipe_3dc:rdaclr|                                                                                               ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                     ; dffpipe_3dc                                  ; work         ;
;                      |dffpipe_pe9:rs_brp|                                                                                               ; 2.5 (2.5)            ; 2.9 (2.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                     ; dffpipe_pe9                                  ; work         ;
;                      |dffpipe_pe9:rs_bwp|                                                                                               ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                     ; dffpipe_pe9                                  ; work         ;
;                      |dffpipe_pe9:ws_brp|                                                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                     ; dffpipe_pe9                                  ; work         ;
;                      |dffpipe_pe9:ws_bwp|                                                                                               ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                     ; dffpipe_pe9                                  ; work         ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                    ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                          ; mux_5r7                                      ; work         ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                    ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                          ; mux_5r7                                      ; work         ;
;             |alt_vip_common_generic_step_count:h_counter|                                                                               ; 9.0 (9.0)            ; 9.7 (9.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter                                                                                                                                                                                                                                        ; alt_vip_common_generic_step_count            ; Qsys         ;
;             |alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|                                                ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter                                                                                                                                                                                                         ; alt_vip_common_generic_step_count            ; Qsys         ;
;             |alt_vip_common_sync:enable_sync|                                                                                           ; 0.3 (0.3)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_sync:enable_sync                                                                                                                                                                                                                                                    ; alt_vip_common_sync                          ; Qsys         ;
;             |alt_vip_common_sync:genlock_enable_sync|                                                                                   ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_sync:genlock_enable_sync                                                                                                                                                                                                                                            ; alt_vip_common_sync                          ; Qsys         ;
;             |alt_vip_common_trigger_sync:mode_change_trigger_sync|                                                                      ; 1.2 (0.3)            ; 1.2 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_trigger_sync:mode_change_trigger_sync                                                                                                                                                                                                                               ; alt_vip_common_trigger_sync                  ; Qsys         ;
;                |alt_vip_common_sync:toggle_sync|                                                                                        ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_trigger_sync:mode_change_trigger_sync|alt_vip_common_sync:toggle_sync                                                                                                                                                                                               ; alt_vip_common_sync                          ; Qsys         ;
;             |alt_vip_cvo_mode_banks:mode_banks|                                                                                         ; 4.2 (3.3)            ; 7.9 (4.1)                        ; 3.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks                                                                                                                                                                                                                                                  ; alt_vip_cvo_mode_banks                       ; Qsys         ;
;                |alt_vip_common_event_packet_decode:resp_mode_banks_decoder|                                                             ; 0.8 (0.8)            ; 1.8 (1.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_decode:resp_mode_banks_decoder                                                                                                                                                                                       ; alt_vip_common_event_packet_decode           ; Qsys         ;
;                |alt_vip_common_sync:interlaced_field_sync|                                                                              ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_sync:interlaced_field_sync                                                                                                                                                                                                        ; alt_vip_common_sync                          ; Qsys         ;
;             |alt_vip_cvo_statemachine:statemachine|                                                                                     ; 17.7 (17.7)          ; 18.1 (18.1)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine                                                                                                                                                                                                                                              ; alt_vip_cvo_statemachine                     ; Qsys         ;
;             |alt_vip_cvo_stream_marker:stream_marker|                                                                                   ; 11.6 (11.6)          ; 11.7 (11.7)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_stream_marker:stream_marker                                                                                                                                                                                                                                            ; alt_vip_cvo_stream_marker                    ; Qsys         ;
;             |alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner|                                                               ; 23.3 (11.1)          ; 27.9 (11.5)                      ; 4.6 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (22)             ; 42 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner                                                                                                                                                                                                                        ; alt_vip_cvo_sync_conditioner                 ; Qsys         ;
;                |alt_vip_cvo_sync_generation:internal_sync_signalling.gen_hdmi_syncs[0].pixel_lane_sync_generator|                       ; 12.3 (12.3)          ; 16.4 (16.4)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner|alt_vip_cvo_sync_generation:internal_sync_signalling.gen_hdmi_syncs[0].pixel_lane_sync_generator                                                                                                                       ; alt_vip_cvo_sync_generation                  ; Qsys         ;
;          |alt_vip_cvo_scheduler:scheduler|                                                                                              ; 25.1 (13.3)          ; 39.5 (17.8)                      ; 14.4 (4.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (24)             ; 70 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler                                                                                                                                                                                                                                                                              ; alt_vip_cvo_scheduler                        ; Qsys         ;
;             |alt_vip_common_event_packet_decode:resp_vib_decoder|                                                                       ; 3.8 (3.8)            ; 7.0 (7.0)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder                                                                                                                                                                                                                          ; alt_vip_common_event_packet_decode           ; Qsys         ;
;             |alt_vip_common_event_packet_encode:cmd_mark_encoder|                                                                       ; 4.8 (4.8)            ; 8.0 (8.0)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mark_encoder                                                                                                                                                                                                                          ; alt_vip_common_event_packet_encode           ; Qsys         ;
;             |alt_vip_common_event_packet_encode:cmd_mode_banks_encoder|                                                                 ; 1.2 (1.2)            ; 2.8 (2.8)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mode_banks_encoder                                                                                                                                                                                                                    ; alt_vip_common_event_packet_encode           ; Qsys         ;
;             |alt_vip_common_event_packet_encode:cmd_vib_encoder|                                                                        ; 2.0 (2.0)            ; 3.8 (3.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_vib_encoder                                                                                                                                                                                                                           ; alt_vip_common_event_packet_encode           ; Qsys         ;
;       |Qsys_alt_vip_vfb_0:alt_vip_vfb_0|                                                                                                ; 950.3 (0.0)          ; 1312.1 (0.0)                     ; 375.8 (0.0)                                       ; 14.0 (0.0)                       ; 0.0 (0.0)            ; 1461 (0)            ; 2333 (0)                  ; 0 (0)         ; 32850             ; 11    ; 2          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0                                                                                                                                                                                                                                                                                                              ; Qsys_alt_vip_vfb_0                           ; Qsys         ;
;          |Qsys_alt_vip_vfb_0_video_in:video_in|                                                                                         ; 83.9 (0.0)           ; 119.6 (0.0)                      ; 35.8 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 121 (0)             ; 187 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in                                                                                                                                                                                                                                                                         ; Qsys_alt_vip_vfb_0_video_in                  ; Qsys         ;
;             |alt_vip_video_input_bridge_cmd:vid_back|                                                                                   ; 7.5 (2.8)            ; 18.0 (3.2)                       ; 10.5 (0.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 34 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back                                                                                                                                                                                                                                 ; alt_vip_video_input_bridge_cmd               ; Qsys         ;
;                |alt_vip_common_event_packet_decode:cmd_input|                                                                           ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                    ; alt_vip_common_event_packet_decode           ; Qsys         ;
;                |alt_vip_common_event_packet_encode:data_output|                                                                         ; 3.2 (3.2)            ; 13.0 (13.0)                      ; 9.8 (9.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_encode:data_output                                                                                                                                                                                  ; alt_vip_common_event_packet_encode           ; Qsys         ;
;             |alt_vip_video_input_bridge_resp:vid_front|                                                                                 ; 76.4 (11.6)          ; 101.6 (13.6)                     ; 25.3 (2.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 113 (28)            ; 153 (10)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front                                                                                                                                                                                                                               ; alt_vip_video_input_bridge_resp              ; Qsys         ;
;                |alt_vip_common_event_packet_encode:data_output|                                                                         ; 8.3 (8.3)            ; 13.0 (13.0)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:data_output                                                                                                                                                                                ; alt_vip_common_event_packet_encode           ; Qsys         ;
;                |alt_vip_common_event_packet_encode:rsp_output|                                                                          ; 17.1 (17.1)          ; 21.5 (21.5)                      ; 4.5 (4.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 26 (26)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output                                                                                                                                                                                 ; alt_vip_common_event_packet_encode           ; Qsys         ;
;                |alt_vip_common_video_packet_decode:video_input|                                                                         ; 39.4 (27.2)          ; 53.5 (40.9)                      ; 14.1 (13.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (44)             ; 84 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input                                                                                                                                                                                ; alt_vip_common_video_packet_decode           ; Qsys         ;
;                   |alt_vip_common_latency_1_to_latency_0:latency_converter|                                                             ; 12.2 (12.2)          ; 12.6 (12.6)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter                                                                                                                        ; alt_vip_common_latency_1_to_latency_0        ; Qsys         ;
;          |alt_vip_packet_transfer:pkt_trans_rd|                                                                                         ; 278.0 (0.0)          ; 348.7 (0.0)                      ; 76.3 (0.0)                                        ; 5.6 (0.0)                        ; 0.0 (0.0)            ; 433 (0)             ; 560 (0)                   ; 0 (0)         ; 16466             ; 7     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd                                                                                                                                                                                                                                                                         ; alt_vip_packet_transfer                      ; Qsys         ;
;             |alt_vip_common_event_packet_decode:cmd_input|                                                                              ; 4.5 (4.5)            ; 23.7 (23.7)                      ; 20.3 (20.3)                                       ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                                                            ; alt_vip_common_event_packet_decode           ; Qsys         ;
;             |alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|                                                           ; 273.5 (202.3)        ; 325.0 (243.0)                    ; 56.0 (43.7)                                       ; 4.5 (3.0)                        ; 0.0 (0.0)            ; 427 (316)           ; 513 (399)                 ; 0 (0)         ; 16466             ; 7     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance                                                                                                                                                                                                         ; alt_vip_packet_transfer_read_proc            ; Qsys         ;
;                |alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|                                                                     ; 10.9 (0.0)           ; 14.7 (0.0)                       ; 5.3 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 29 (0)                    ; 0 (0)         ; 4                 ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue                                                                                                                                                      ; alt_vip_common_dc_mixed_widths_fifo          ; Qsys         ;
;                   |dcfifo:input_fifo|                                                                                                   ; 10.9 (0.0)           ; 14.7 (0.0)                       ; 5.3 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 29 (0)                    ; 0 (0)         ; 4                 ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo                                                                                                                                    ; dcfifo                                       ; work         ;
;                      |dcfifo_bha2:auto_generated|                                                                                       ; 10.9 (3.8)           ; 14.7 (5.5)                       ; 5.3 (2.8)                                         ; 1.5 (1.1)                        ; 0.0 (0.0)            ; 18 (5)              ; 29 (10)                   ; 0 (0)         ; 4                 ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated                                                                                                         ; dcfifo_bha2                                  ; work         ;
;                         |a_graycounter_5cc:wrptr_g1p|                                                                                   ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|a_graycounter_5cc:wrptr_g1p                                                                             ; a_graycounter_5cc                            ; work         ;
;                         |a_graycounter_9u6:rdptr_g1p|                                                                                   ; 3.4 (3.4)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|a_graycounter_9u6:rdptr_g1p                                                                             ; a_graycounter_9u6                            ; work         ;
;                         |alt_synch_pipe_qnl:rs_dgwp|                                                                                    ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|alt_synch_pipe_qnl:rs_dgwp                                                                              ; alt_synch_pipe_qnl                           ; work         ;
;                            |dffpipe_bd9:dffpipe7|                                                                                       ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe7                                                         ; dffpipe_bd9                                  ; work         ;
;                         |altsyncram_e2d1:fifo_ram|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4                 ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|altsyncram_e2d1:fifo_ram                                                                                ; altsyncram_e2d1                              ; work         ;
;                         |cmpr_ru5:rdempty_eq_comp|                                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|cmpr_ru5:rdempty_eq_comp                                                                                ; cmpr_ru5                                     ; work         ;
;                         |dffpipe_3dc:rdaclr|                                                                                            ; 0.1 (0.1)            ; 1.0 (1.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|dffpipe_3dc:rdaclr                                                                                      ; dffpipe_3dc                                  ; work         ;
;                         |dffpipe_3dc:wraclr|                                                                                            ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|dffpipe_3dc:wraclr                                                                                      ; dffpipe_3dc                                  ; work         ;
;                |alt_vip_common_delay:control_signal_delay_line|                                                                         ; 1.0 (1.0)            ; 2.7 (2.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:control_signal_delay_line                                                                                                                                                          ; alt_vip_common_delay                         ; Qsys         ;
;                |alt_vip_common_delay:read_ack_crosser|                                                                                  ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:read_ack_crosser                                                                                                                                                                   ; alt_vip_common_delay                         ; Qsys         ;
;                |alt_vip_common_delay:read_syn_crosser|                                                                                  ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:read_syn_crosser                                                                                                                                                                   ; alt_vip_common_delay                         ; Qsys         ;
;                |alt_vip_common_event_packet_encode:video_packet_encoder|                                                                ; 19.5 (19.5)          ; 22.0 (22.0)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_event_packet_encode:video_packet_encoder                                                                                                                                                 ; alt_vip_common_event_packet_encode           ; Qsys         ;
;                |alt_vip_common_fifo2:mm_msg_queue|                                                                                      ; 5.4 (0.0)            ; 6.0 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 10 (0)                    ; 0 (0)         ; 40                ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue                                                                                                                                                                       ; alt_vip_common_fifo2                         ; Qsys         ;
;                   |scfifo:scfifo_component|                                                                                             ; 5.4 (0.0)            ; 6.0 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 10 (0)                    ; 0 (0)         ; 40                ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component                                                                                                                                               ; scfifo                                       ; work         ;
;                      |scfifo_vcd1:auto_generated|                                                                                       ; 5.4 (0.0)            ; 6.0 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 10 (0)                    ; 0 (0)         ; 40                ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated                                                                                                                    ; scfifo_vcd1                                  ; work         ;
;                         |a_dpfifo_f471:dpfifo|                                                                                          ; 5.4 (0.0)            ; 6.0 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 10 (0)                    ; 0 (0)         ; 40                ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_f471:dpfifo                                                                                               ; a_dpfifo_f471                                ; work         ;
;                            |a_fefifo_daf:fifo_state|                                                                                    ; 3.4 (2.4)            ; 4.0 (3.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (3)               ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_f471:dpfifo|a_fefifo_daf:fifo_state                                                                       ; a_fefifo_daf                                 ; work         ;
;                               |cntr_rg7:count_usedw|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_f471:dpfifo|a_fefifo_daf:fifo_state|cntr_rg7:count_usedw                                                  ; cntr_rg7                                     ; work         ;
;                            |altsyncram_0ns1:FIFOram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 40                ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_f471:dpfifo|altsyncram_0ns1:FIFOram                                                                       ; altsyncram_0ns1                              ; work         ;
;                            |cntr_fgb:rd_ptr_count|                                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_f471:dpfifo|cntr_fgb:rd_ptr_count                                                                         ; cntr_fgb                                     ; work         ;
;                            |cntr_fgb:wr_ptr|                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_f471:dpfifo|cntr_fgb:wr_ptr                                                                               ; cntr_fgb                                     ; work         ;
;                |alt_vip_common_fifo2:output_msg_queue|                                                                                  ; 3.2 (0.0)            ; 3.8 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 7 (0)                     ; 0 (0)         ; 38                ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue                                                                                                                                                                   ; alt_vip_common_fifo2                         ; Qsys         ;
;                   |scfifo:scfifo_component|                                                                                             ; 3.2 (0.0)            ; 3.8 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 7 (0)                     ; 0 (0)         ; 38                ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component                                                                                                                                           ; scfifo                                       ; work         ;
;                      |scfifo_rcd1:auto_generated|                                                                                       ; 3.2 (0.0)            ; 3.8 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 7 (0)                     ; 0 (0)         ; 38                ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_rcd1:auto_generated                                                                                                                ; scfifo_rcd1                                  ; work         ;
;                         |a_dpfifo_d471:dpfifo|                                                                                          ; 3.2 (0.0)            ; 3.8 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 7 (0)                     ; 0 (0)         ; 38                ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_rcd1:auto_generated|a_dpfifo_d471:dpfifo                                                                                           ; a_dpfifo_d471                                ; work         ;
;                            |a_fefifo_aaf:fifo_state|                                                                                    ; 2.2 (1.5)            ; 2.8 (2.0)                        ; 0.6 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (3)               ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_rcd1:auto_generated|a_dpfifo_d471:dpfifo|a_fefifo_aaf:fifo_state                                                                   ; a_fefifo_aaf                                 ; work         ;
;                               |cntr_qg7:count_usedw|                                                                                    ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_rcd1:auto_generated|a_dpfifo_d471:dpfifo|a_fefifo_aaf:fifo_state|cntr_qg7:count_usedw                                              ; cntr_qg7                                     ; work         ;
;                            |altsyncram_sms1:FIFOram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 38                ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_rcd1:auto_generated|a_dpfifo_d471:dpfifo|altsyncram_sms1:FIFOram                                                                   ; altsyncram_sms1                              ; work         ;
;                            |cntr_egb:rd_ptr_count|                                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_rcd1:auto_generated|a_dpfifo_d471:dpfifo|cntr_egb:rd_ptr_count                                                                     ; cntr_egb                                     ; work         ;
;                            |cntr_egb:wr_ptr|                                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_rcd1:auto_generated|a_dpfifo_d471:dpfifo|cntr_egb:wr_ptr                                                                           ; cntr_egb                                     ; work         ;
;                |alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|                                                            ; 30.2 (29.5)          ; 31.5 (29.5)                      ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 4 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed                                                                                                                                             ; alt_vip_packet_transfer_twofold_ram_reversed ; Qsys         ;
;                   |alt_vip_common_delay:addr_byte_delay_line|                                                                           ; 0.7 (0.7)            ; 2.0 (2.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|alt_vip_common_delay:addr_byte_delay_line                                                                                                   ; alt_vip_common_delay                         ; Qsys         ;
;                   |altsyncram:GEN_RAM_INST_FFRAM[0].ram_inst0|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:GEN_RAM_INST_FFRAM[0].ram_inst0                                                                                                  ; altsyncram                                   ; work         ;
;                      |altsyncram_8lq1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:GEN_RAM_INST_FFRAM[0].ram_inst0|altsyncram_8lq1:auto_generated                                                                   ; altsyncram_8lq1                              ; work         ;
;                   |altsyncram:GEN_RAM_INST_FFRAM[1].ram_inst0|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:GEN_RAM_INST_FFRAM[1].ram_inst0                                                                                                  ; altsyncram                                   ; work         ;
;                      |altsyncram_8lq1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:GEN_RAM_INST_FFRAM[1].ram_inst0|altsyncram_8lq1:auto_generated                                                                   ; altsyncram_8lq1                              ; work         ;
;                   |altsyncram:GEN_RAM_INST_FFRAM[2].ram_inst0|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:GEN_RAM_INST_FFRAM[2].ram_inst0                                                                                                  ; altsyncram                                   ; work         ;
;                      |altsyncram_8lq1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:GEN_RAM_INST_FFRAM[2].ram_inst0|altsyncram_8lq1:auto_generated                                                                   ; altsyncram_8lq1                              ; work         ;
;                   |altsyncram:GEN_RAM_INST_FFRAM[3].ram_inst0|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:GEN_RAM_INST_FFRAM[3].ram_inst0                                                                                                  ; altsyncram                                   ; work         ;
;                      |altsyncram_8lq1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:GEN_RAM_INST_FFRAM[3].ram_inst0|altsyncram_8lq1:auto_generated                                                                   ; altsyncram_8lq1                              ; work         ;
;          |alt_vip_packet_transfer:pkt_trans_wr|                                                                                         ; 145.7 (0.0)          ; 189.4 (0.0)                      ; 43.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 259 (0)             ; 303 (0)                   ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr                                                                                                                                                                                                                                                                         ; alt_vip_packet_transfer                      ; Qsys         ;
;             |alt_vip_common_event_packet_decode:cmd_input|                                                                              ; 4.0 (4.0)            ; 13.5 (13.5)                      ; 9.5 (9.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                                                            ; alt_vip_common_event_packet_decode           ; Qsys         ;
;             |alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|                                                        ; 141.7 (111.0)        ; 175.9 (124.5)                    ; 34.2 (13.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 255 (190)           ; 276 (207)                 ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance                                                                                                                                                                                                      ; alt_vip_packet_transfer_write_proc           ; Qsys         ;
;                |alt_vip_common_clock_crossing_bridge_grey:mem_ctr_crosser|                                                              ; 2.3 (2.3)            ; 5.2 (5.2)                        ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_clock_crossing_bridge_grey:mem_ctr_crosser                                                                                                                                            ; alt_vip_common_clock_crossing_bridge_grey    ; Qsys         ;
;                |alt_vip_common_delay:dl_ctxt_addr|                                                                                      ; 0.3 (0.3)            ; 3.4 (3.4)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_ctxt_addr                                                                                                                                                                    ; alt_vip_common_delay                         ; Qsys         ;
;                |alt_vip_common_delay:dl_ctxt_target_addr|                                                                               ; 0.5 (0.5)            ; 11.3 (11.3)                      ; 10.8 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_ctxt_target_addr                                                                                                                                                             ; alt_vip_common_delay                         ; Qsys         ;
;                |alt_vip_common_delay:dl_filled_buffer_ctr|                                                                              ; 0.8 (0.8)            ; 1.8 (1.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_filled_buffer_ctr                                                                                                                                                            ; alt_vip_common_delay                         ; Qsys         ;
;                |alt_vip_common_delay:state_delay_line|                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:state_delay_line                                                                                                                                                                ; alt_vip_common_delay                         ; Qsys         ;
;                |alt_vip_common_delay:state_delay_line_2|                                                                                ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:state_delay_line_2                                                                                                                                                              ; alt_vip_common_delay                         ; Qsys         ;
;                |alt_vip_common_delay:unload_ack_crosser|                                                                                ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:unload_ack_crosser                                                                                                                                                              ; alt_vip_common_delay                         ; Qsys         ;
;                |alt_vip_common_delay:unload_done_crosser|                                                                               ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:unload_done_crosser                                                                                                                                                             ; alt_vip_common_delay                         ; Qsys         ;
;                |alt_vip_common_delay:unload_req_crosser|                                                                                ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:unload_req_crosser                                                                                                                                                              ; alt_vip_common_delay                         ; Qsys         ;
;                |alt_vip_packet_transfer_twofold_ram:biram|                                                                              ; 24.2 (24.2)          ; 26.5 (26.5)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram                                                                                                                                                            ; alt_vip_packet_transfer_twofold_ram          ; Qsys         ;
;                   |altsyncram:GEN_RAM_INST_FFRAM[0].ram_inst|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[0].ram_inst                                                                                                                  ; altsyncram                                   ; work         ;
;                      |altsyncram_pvt1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[0].ram_inst|altsyncram_pvt1:auto_generated                                                                                   ; altsyncram_pvt1                              ; work         ;
;                   |altsyncram:GEN_RAM_INST_FFRAM[1].ram_inst|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[1].ram_inst                                                                                                                  ; altsyncram                                   ; work         ;
;                      |altsyncram_pvt1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[1].ram_inst|altsyncram_pvt1:auto_generated                                                                                   ; altsyncram_pvt1                              ; work         ;
;                   |altsyncram:GEN_RAM_INST_FFRAM[2].ram_inst|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[2].ram_inst                                                                                                                  ; altsyncram                                   ; work         ;
;                      |altsyncram_pvt1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[2].ram_inst|altsyncram_pvt1:auto_generated                                                                                   ; altsyncram_pvt1                              ; work         ;
;                   |altsyncram:GEN_RAM_INST_FFRAM[3].ram_inst|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[3].ram_inst                                                                                                                  ; altsyncram                                   ; work         ;
;                      |altsyncram_pvt1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[3].ram_inst|altsyncram_pvt1:auto_generated                                                                                   ; altsyncram_pvt1                              ; work         ;
;          |alt_vip_vfb_rd_ctrl:rd_ctrl|                                                                                                  ; 92.5 (39.9)          ; 178.6 (63.7)                     ; 90.2 (27.3)                                       ; 4.1 (3.5)                        ; 0.0 (0.0)            ; 99 (29)             ; 351 (118)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl                                                                                                                                                                                                                                                                                  ; alt_vip_vfb_rd_ctrl                          ; Qsys         ;
;             |alt_vip_common_event_packet_decode:sync_cmd_input|                                                                         ; 2.7 (2.7)            ; 31.2 (31.2)                      ; 28.7 (28.7)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 5 (5)               ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input                                                                                                                                                                                                                                ; alt_vip_common_event_packet_decode           ; Qsys         ;
;             |alt_vip_common_event_packet_encode:dout_encoder|                                                                           ; 16.7 (16.7)          ; 24.4 (24.4)                      ; 7.7 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:dout_encoder                                                                                                                                                                                                                                  ; alt_vip_common_event_packet_encode           ; Qsys         ;
;             |alt_vip_common_event_packet_encode:pt_cmd_encoder|                                                                         ; 17.1 (17.1)          ; 42.7 (42.7)                      ; 26.0 (26.0)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 7 (7)               ; 86 (86)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder                                                                                                                                                                                                                                ; alt_vip_common_event_packet_encode           ; Qsys         ;
;             |alt_vip_common_event_packet_encode:sync_resp_encoder|                                                                      ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder                                                                                                                                                                                                                             ; alt_vip_common_event_packet_encode           ; Qsys         ;
;             |alt_vip_common_event_packet_encode:vob_cmd_encoder|                                                                        ; 15.4 (15.4)          ; 15.9 (15.9)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder                                                                                                                                                                                                                               ; alt_vip_common_event_packet_encode           ; Qsys         ;
;          |alt_vip_vfb_sync_ctrl:sync_ctrl|                                                                                              ; 147.6 (121.0)        ; 184.1 (140.3)                    ; 38.7 (19.5)                                       ; 2.3 (0.2)                        ; 0.0 (0.0)            ; 252 (204)           ; 371 (286)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl                                                                                                                                                                                                                                                                              ; alt_vip_vfb_sync_ctrl                        ; Qsys         ;
;             |alt_vip_common_event_packet_decode:READ_SIDE_INTERFACES.rd_resp_input|                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:READ_SIDE_INTERFACES.rd_resp_input                                                                                                                                                                                                        ; alt_vip_common_event_packet_decode           ; Qsys         ;
;             |alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|                                                    ; 3.0 (3.0)            ; 18.6 (18.6)                      ; 15.6 (15.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input                                                                                                                                                                                                       ; alt_vip_common_event_packet_decode           ; Qsys         ;
;             |alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|                                                    ; 20.1 (20.1)          ; 19.0 (19.0)                      ; 0.9 (0.9)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder                                                                                                                                                                                                       ; alt_vip_common_event_packet_encode           ; Qsys         ;
;             |alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|                                                   ; 3.0 (3.0)            ; 5.8 (5.8)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder                                                                                                                                                                                                      ; alt_vip_common_event_packet_encode           ; Qsys         ;
;          |alt_vip_vfb_wr_ctrl:wr_ctrl|                                                                                                  ; 135.4 (74.4)         ; 210.2 (121.4)                    ; 76.7 (47.7)                                       ; 1.9 (0.8)                        ; 0.0 (0.0)            ; 207 (135)           ; 409 (217)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl                                                                                                                                                                                                                                                                                  ; alt_vip_vfb_wr_ctrl                          ; Qsys         ;
;             |alt_vip_common_event_packet_decode:sync_cmd_input|                                                                         ; 4.2 (4.2)            ; 5.8 (5.8)                        ; 2.0 (2.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input                                                                                                                                                                                                                                ; alt_vip_common_event_packet_decode           ; Qsys         ;
;             |alt_vip_common_event_packet_decode:vib_resp_input|                                                                         ; 9.5 (9.5)            ; 22.3 (22.3)                      ; 12.8 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input                                                                                                                                                                                                                                ; alt_vip_common_event_packet_decode           ; Qsys         ;
;             |alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder|                                                           ; 16.8 (16.8)          ; 25.9 (25.9)                      ; 9.2 (9.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder                                                                                                                                                                                                                  ; alt_vip_common_event_packet_encode           ; Qsys         ;
;             |alt_vip_common_event_packet_encode:pt_cmd_encoder|                                                                         ; 14.3 (14.3)          ; 15.5 (15.5)                      ; 2.0 (2.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 27 (27)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder                                                                                                                                                                                                                                ; alt_vip_common_event_packet_encode           ; Qsys         ;
;             |alt_vip_common_event_packet_encode:sync_resp_encoder|                                                                      ; 15.0 (15.0)          ; 17.5 (17.5)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder                                                                                                                                                                                                                             ; alt_vip_common_event_packet_encode           ; Qsys         ;
;             |alt_vip_common_event_packet_encode:vib_cmd_encoder|                                                                        ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:vib_cmd_encoder                                                                                                                                                                                                                               ; alt_vip_common_event_packet_encode           ; Qsys         ;
;          |alt_vip_video_output_bridge:video_out|                                                                                        ; 67.2 (12.8)          ; 81.6 (21.4)                      ; 14.4 (8.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (19)             ; 152 (40)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out                                                                                                                                                                                                                                                                        ; alt_vip_video_output_bridge                  ; Qsys         ;
;             |alt_vip_common_event_packet_decode:cmd_input|                                                                              ; 9.3 (9.3)            ; 11.8 (11.8)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                                                           ; alt_vip_common_event_packet_decode           ; Qsys         ;
;             |alt_vip_common_video_packet_encode:video_output|                                                                           ; 45.1 (31.7)          ; 48.3 (31.7)                      ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (57)             ; 78 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output                                                                                                                                                                                                                        ; alt_vip_common_video_packet_encode           ; Qsys         ;
;                |alt_vip_common_latency_0_to_latency_1:latency_converter|                                                                ; 12.4 (12.4)          ; 16.7 (16.7)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter                                                                                                                                                                ; alt_vip_common_latency_0_to_latency_1        ; Qsys         ;
;       |Qsys_jtag_uart:jtag_uart|                                                                                                        ; 59.7 (15.5)          ; 75.8 (17.0)                      ; 16.1 (1.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 117 (34)            ; 114 (14)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                      ; Qsys_jtag_uart                               ; Qsys         ;
;          |Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|                                                                          ; 11.9 (0.0)           ; 12.4 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 25 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                  ; Qsys_jtag_uart_scfifo_r                      ; Qsys         ;
;             |scfifo:rfifo|                                                                                                              ; 11.9 (0.0)           ; 12.4 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 25 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                     ; scfifo                                       ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 11.9 (0.0)           ; 12.4 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 25 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                          ; scfifo_3291                                  ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 11.9 (0.0)           ; 12.4 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 25 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                     ; a_dpfifo_5771                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 5.9 (2.9)            ; 6.4 (3.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 13 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                             ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                        ; cntr_vg7                                     ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                             ; altsyncram_7pu1                              ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                               ; cntr_jgb                                     ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                     ; cntr_jgb                                     ; work         ;
;          |Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|                                                                          ; 11.9 (0.0)           ; 13.0 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                  ; Qsys_jtag_uart_scfifo_w                      ; Qsys         ;
;             |scfifo:wfifo|                                                                                                              ; 11.9 (0.0)           ; 13.0 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                     ; scfifo                                       ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 11.9 (0.0)           ; 13.0 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                          ; scfifo_3291                                  ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 11.9 (0.0)           ; 13.0 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                     ; a_dpfifo_5771                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 5.9 (2.9)            ; 7.0 (4.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                             ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                        ; cntr_vg7                                     ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                             ; altsyncram_7pu1                              ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                               ; cntr_jgb                                     ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                     ; cntr_jgb                                     ; work         ;
;          |alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|                                                                           ; 20.4 (20.4)          ; 33.4 (33.4)                      ; 13.0 (13.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                   ; alt_jtag_atlantic                            ; work         ;
;       |Qsys_key:key|                                                                                                                    ; 2.0 (2.0)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_key:key                                                                                                                                                                                                                                                                                                                                  ; Qsys_key                                     ; Qsys         ;
;       |Qsys_led:led|                                                                                                                    ; 4.0 (4.0)            ; 8.6 (8.6)                        ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_led:led                                                                                                                                                                                                                                                                                                                                  ; Qsys_led                                     ; Qsys         ;
;       |Qsys_mipi_pwdn_n:mipi_pwdn_n|                                                                                                    ; 2.0 (2.0)            ; 2.9 (2.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mipi_pwdn_n:mipi_pwdn_n                                                                                                                                                                                                                                                                                                                  ; Qsys_mipi_pwdn_n                             ; Qsys         ;
;       |Qsys_mipi_pwdn_n:mipi_reset_n|                                                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mipi_pwdn_n:mipi_reset_n                                                                                                                                                                                                                                                                                                                 ; Qsys_mipi_pwdn_n                             ; Qsys         ;
;       |Qsys_mm_interconnect_0:mm_interconnect_0|                                                                                        ; 258.7 (0.0)          ; 299.2 (0.0)                      ; 41.3 (0.0)                                        ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 473 (0)             ; 389 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                      ; Qsys_mm_interconnect_0                       ; Qsys         ;
;          |Qsys_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                   ; 9.3 (9.3)            ; 10.1 (10.1)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                           ; Qsys_mm_interconnect_0_cmd_demux             ; Qsys         ;
;          |Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                           ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                   ; Qsys_mm_interconnect_0_cmd_demux_001         ; Qsys         ;
;          |Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                               ; 18.0 (16.0)          ; 18.2 (16.4)                      ; 0.2 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                       ; Qsys_mm_interconnect_0_cmd_mux_004           ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                     ; Qsys         ;
;          |Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_006|                                                                               ; 28.3 (26.0)          ; 28.6 (26.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (54)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_006                                                                                                                                                                                                                                                       ; Qsys_mm_interconnect_0_cmd_mux_004           ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                     ; Qsys         ;
;          |Qsys_mm_interconnect_0_router:router|                                                                                         ; 14.4 (14.4)          ; 16.3 (16.3)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                 ; Qsys_mm_interconnect_0_router                ; Qsys         ;
;          |Qsys_mm_interconnect_0_router_001:router_001|                                                                                 ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                         ; Qsys_mm_interconnect_0_router_001            ; Qsys         ;
;          |Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004|                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                                   ; Qsys_mm_interconnect_0_rsp_demux_004         ; Qsys         ;
;          |Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_006|                                                                           ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_006                                                                                                                                                                                                                                                   ; Qsys_mm_interconnect_0_rsp_demux_004         ; Qsys         ;
;          |Qsys_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                       ; 34.6 (34.6)          ; 37.6 (37.6)                      ; 3.2 (3.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 93 (93)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                               ; Qsys_mm_interconnect_0_rsp_mux               ; Qsys         ;
;          |Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                               ; 5.9 (5.9)            ; 7.3 (7.3)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                       ; Qsys_mm_interconnect_0_rsp_mux_001           ; Qsys         ;
;          |altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|                                                     ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|                                                       ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|                                                                          ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|                                                              ; 4.4 (4.4)            ; 4.8 (4.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 5.4 (5.4)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 1.9 (1.9)            ; 2.2 (2.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 1.9 (1.9)            ; 2.0 (2.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|                                                          ; 8.3 (8.3)            ; 12.2 (12.2)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|                                                            ; 3.8 (3.8)            ; 4.6 (4.6)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 11.7 (0.0)           ; 19.9 (0.0)                       ; 8.3 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser     ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 11.7 (11.3)          ; 19.9 (18.7)                      ; 8.3 (7.5)                                         ; 0.2 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 53 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                            ; altera_avalon_st_clock_crosser               ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                       ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                       ; altera_std_synchronizer_nocut                ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 11.2 (0.0)           ; 13.6 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser     ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 11.2 (10.6)          ; 13.6 (12.5)                      ; 2.4 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 32 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser               ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut                ; Qsys         ;
;          |altera_merlin_master_agent:nios2_gen2_data_master_agent|                                                                      ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent                                                                                                                                                                                                                                              ; altera_merlin_master_agent                   ; Qsys         ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent|                                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator|                                                ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator                                                                                                                                                                                                                        ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator|                                                  ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 8.2 (8.2)            ; 8.6 (8.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 2.8 (2.8)            ; 3.6 (3.6)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 4.9 (4.9)            ; 5.7 (5.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:mipi_pwdn_n_s1_translator|                                                                     ; 2.4 (2.4)            ; 3.9 (3.9)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator                                                                                                                                                                                                                                             ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:mipi_reset_n_s1_translator|                                                                    ; 2.4 (2.4)            ; 2.8 (2.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator|                                                         ; 8.3 (8.3)            ; 13.4 (13.4)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 3.7 (3.7)            ; 5.3 (5.3)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 3.4 (3.4)            ; 3.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator|                                                       ; 3.5 (3.5)            ; 7.1 (7.1)                        ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 6.7 (6.7)            ; 8.2 (8.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter|                                                                 ; 12.1 (12.1)          ; 12.7 (12.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter                                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                ; Qsys         ;
;          |altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter|                                                          ; 3.6 (3.6)            ; 4.5 (4.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                ; Qsys         ;
;       |Qsys_mm_interconnect_1:mm_interconnect_1|                                                                                        ; 279.2 (0.0)          ; 305.4 (0.0)                      ; 30.2 (0.0)                                        ; 4.0 (0.0)                        ; 0.0 (0.0)            ; 442 (0)             ; 399 (0)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                      ; Qsys_mm_interconnect_1                       ; Qsys         ;
;          |Qsys_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                       ; 29.1 (26.5)          ; 38.9 (35.4)                      ; 10.0 (9.1)                                        ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 95 (90)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                               ; Qsys_mm_interconnect_1_cmd_mux               ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.6 (2.6)            ; 3.5 (3.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                     ; Qsys         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                        ; Qsys         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                 ; altsyncram                                   ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                  ; altsyncram_40n1                              ; work         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 57.2 (57.2)          ; 64.7 (64.7)                      ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 125 (125)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                                                           ; 82.9 (0.0)           ; 87.0 (0.0)                       ; 4.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 128 (0)             ; 105 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                  ; Qsys         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 82.9 (82.9)          ; 87.0 (87.0)                      ; 4.3 (4.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 128 (128)           ; 105 (105)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                   ; altera_merlin_burst_adapter_13_1             ; Qsys         ;
;          |altera_merlin_master_agent:alt_vip_vfb_0_mem_master_rd_agent|                                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_mem_master_rd_agent                                                                                                                                                                                                                                         ; altera_merlin_master_agent                   ; Qsys         ;
;          |altera_merlin_master_agent:alt_vip_vfb_0_mem_master_wr_agent|                                                                 ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_mem_master_wr_agent                                                                                                                                                                                                                                         ; altera_merlin_master_agent                   ; Qsys         ;
;          |altera_merlin_master_translator:alt_vip_vfb_0_mem_master_rd_translator|                                                       ; 20.0 (20.0)          ; 19.3 (19.3)                      ; 0.8 (0.8)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 35 (35)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_rd_translator                                                                                                                                                                                                                               ; altera_merlin_master_translator              ; Qsys         ;
;          |altera_merlin_master_translator:alt_vip_vfb_0_mem_master_wr_translator|                                                       ; 21.9 (21.9)          ; 20.6 (20.6)                      ; 0.7 (0.7)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_wr_translator                                                                                                                                                                                                                               ; altera_merlin_master_translator              ; Qsys         ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 13.7 (1.8)           ; 14.8 (2.8)                       ; 1.2 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (4)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                    ; Qsys         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.8 (11.8)          ; 12.0 (12.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor             ; Qsys         ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 20.8 (20.8)          ; 24.0 (24.0)                      ; 3.4 (3.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 22 (22)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                               ; altera_merlin_width_adapter                  ; Qsys         ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 24.8 (24.8)          ; 27.7 (27.7)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                               ; altera_merlin_width_adapter                  ; Qsys         ;
;       |Qsys_nios2_gen2:nios2_gen2|                                                                                                      ; 1021.6 (0.0)         ; 1213.6 (0.0)                     ; 203.6 (0.0)                                       ; 11.6 (0.0)                       ; 0.0 (0.0)            ; 1441 (0)            ; 1621 (0)                  ; 0 (0)         ; 62720             ; 13    ; 3          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2                                                                                                                                                                                                                                                                                                                    ; Qsys_nios2_gen2                              ; Qsys         ;
;          |Qsys_nios2_gen2_cpu:cpu|                                                                                                      ; 1021.6 (854.4)       ; 1213.6 (1007.3)                  ; 203.6 (164.0)                                     ; 11.6 (11.1)                      ; 0.0 (0.0)            ; 1441 (1207)         ; 1621 (1335)               ; 0 (0)         ; 62720             ; 13    ; 3          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu                                                                                                                                                                                                                                                                                            ; Qsys_nios2_gen2_cpu                          ; Qsys         ;
;             |Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht                                                                                                                                                                                                                                     ; Qsys_nios2_gen2_cpu_bht_module               ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                            ; altsyncram_pdj1                              ; work         ;
;             |Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data                                                                                                                                                                                                                             ; Qsys_nios2_gen2_cpu_dc_data_module           ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                   ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                    ; altsyncram_4kl1                              ; work         ;
;             |Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag                                                                                                                                                                                                                               ; Qsys_nios2_gen2_cpu_dc_tag_module            ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                     ; altsyncram                                   ; work         ;
;                   |altsyncram_3pi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated                                                                                                                                                                      ; altsyncram_3pi1                              ; work         ;
;             |Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim                                                                                                                                                                                                                         ; Qsys_nios2_gen2_cpu_dc_victim_module         ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                   ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                ; altsyncram_baj1                              ; work         ;
;             |Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data                                                                                                                                                                                                                             ; Qsys_nios2_gen2_cpu_ic_data_module           ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                   ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                    ; altsyncram_spj1                              ; work         ;
;             |Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1920              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag                                                                                                                                                                                                                               ; Qsys_nios2_gen2_cpu_ic_tag_module            ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1920              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                     ; altsyncram                                   ; work         ;
;                   |altsyncram_rgj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1920              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated                                                                                                                                                                      ; altsyncram_rgj1                              ; work         ;
;             |Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell                                                                                                                                                                                                                            ; Qsys_nios2_gen2_cpu_mult_cell                ; Qsys         ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                         ; altera_mult_add                              ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                     ; altera_mult_add_37p2                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                            ; altera_mult_add_rtl                          ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                   ; ama_multiplier_function                      ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                         ; altera_mult_add                              ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                     ; altera_mult_add_37p2                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                            ; altera_mult_add_rtl                          ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                   ; ama_multiplier_function                      ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                         ; altera_mult_add                              ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                     ; altera_mult_add_37p2                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                            ; altera_mult_add_rtl                          ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                   ; ama_multiplier_function                      ; work         ;
;             |Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|                                                           ; 137.3 (31.4)         ; 175.0 (34.3)                     ; 38.2 (2.8)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 173 (8)             ; 275 (82)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci                                                                                                                                                                                                                            ; Qsys_nios2_gen2_cpu_nios2_oci                ; Qsys         ;
;                |Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|                                    ; 42.0 (0.0)           ; 66.5 (0.0)                       ; 24.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper                                                                                                                                        ; Qsys_nios2_gen2_cpu_debug_slave_wrapper      ; Qsys         ;
;                   |Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk|                                   ; 10.7 (9.8)           ; 22.0 (20.6)                      ; 11.3 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk                                                      ; Qsys_nios2_gen2_cpu_debug_slave_sysclk       ; Qsys         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                      ; work         ;
;                   |Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|                                         ; 30.0 (30.3)          ; 43.1 (41.3)                      ; 13.1 (11.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck                                                            ; Qsys_nios2_gen2_cpu_debug_slave_tck          ; Qsys         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; -0.5 (-0.5)          ; 0.8 (0.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                      ; work         ;
;                   |sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy|                                                          ; 1.3 (1.3)            ; 1.4 (1.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy                                                                             ; sld_virtual_jtag_basic                       ; work         ;
;                |Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|                                          ; 5.7 (5.7)            ; 6.3 (6.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg                                                                                                                                              ; Qsys_nios2_gen2_cpu_nios2_avalon_reg         ; Qsys         ;
;                |Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break|                                            ; 4.6 (4.6)            ; 12.3 (12.3)                      ; 7.8 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break                                                                                                                                                ; Qsys_nios2_gen2_cpu_nios2_oci_break          ; Qsys         ;
;                |Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug|                                            ; 4.2 (3.9)            ; 5.9 (5.4)                        ; 1.8 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug                                                                                                                                                ; Qsys_nios2_gen2_cpu_nios2_oci_debug          ; Qsys         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                            ; altera_std_synchronizer                      ; work         ;
;                |Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|                                                  ; 49.4 (49.4)          ; 49.7 (49.7)                      ; 0.8 (0.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 82 (82)             ; 50 (50)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem                                                                                                                                                      ; Qsys_nios2_gen2_cpu_nios2_ocimem             ; Qsys         ;
;                   |Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram                                                                           ; Qsys_nios2_gen2_cpu_ociram_sp_ram_module     ; Qsys         ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                   ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                              ; work         ;
;             |Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a                                                                                                                                                                                                             ; Qsys_nios2_gen2_cpu_register_bank_a_module   ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                   ; altsyncram                                   ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                    ; altsyncram_voi1                              ; work         ;
;             |Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b                                                                                                                                                                                                             ; Qsys_nios2_gen2_cpu_register_bank_b_module   ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                   ; altsyncram                                   ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                    ; altsyncram_voi1                              ; work         ;
;             |altera_nios2_gen2_rtl_module:the_nios2_rtl|                                                                                ; 30.0 (30.0)          ; 31.3 (31.3)                      ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 61 (61)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl                                                                                                                                                                                                                                                 ; altera_nios2_gen2_rtl_module                 ; Qsys         ;
;       |Qsys_onchip_memory2_0:onchip_memory2_0|                                                                                          ; 31.3 (1.0)           ; 34.3 (1.5)                       ; 4.2 (0.5)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 38 (2)              ; 2 (0)                     ; 0 (0)         ; 800000            ; 98    ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                        ; Qsys_onchip_memory2_0                        ; Qsys         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 30.3 (0.0)           ; 32.8 (0.0)                       ; 3.7 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (0)                     ; 0 (0)         ; 800000            ; 98    ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                              ; altsyncram                                   ; work         ;
;             |altsyncram_b5n1:auto_generated|                                                                                            ; 30.3 (0.5)           ; 32.8 (0.5)                       ; 3.7 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (2)                     ; 0 (0)         ; 800000            ; 98    ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b5n1:auto_generated                                                                                                                                                                                                                                               ; altsyncram_b5n1                              ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b5n1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                            ; decode_8la                                   ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 27.8 (27.8)          ; 30.3 (30.3)                      ; 3.7 (3.7)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b5n1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                  ; mux_5hb                                      ; work         ;
;       |Qsys_pll_sys:pll_sys|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_pll_sys:pll_sys                                                                                                                                                                                                                                                                                                                          ; Qsys_pll_sys                                 ; Qsys         ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                  ; altera_pll                                   ; work         ;
;       |Qsys_sdram:sdram|                                                                                                                ; 132.8 (106.3)        ; 164.1 (110.5)                    ; 31.3 (4.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 237 (185)           ; 224 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_sdram:sdram                                                                                                                                                                                                                                                                                                                              ; Qsys_sdram                                   ; Qsys         ;
;          |Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|                                                              ; 26.5 (26.5)          ; 53.5 (53.5)                      ; 27.1 (27.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module                                                                                                                                                                                                                                                              ; Qsys_sdram_input_efifo_module                ; Qsys         ;
;       |Qsys_sw:sw|                                                                                                                      ; 4.9 (4.9)            ; 5.2 (5.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_sw:sw                                                                                                                                                                                                                                                                                                                                    ; Qsys_sw                                      ; Qsys         ;
;       |Qsys_timer:timer|                                                                                                                ; 72.3 (72.3)          ; 78.9 (78.9)                      ; 6.6 (6.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (112)           ; 132 (132)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_timer:timer                                                                                                                                                                                                                                                                                                                              ; Qsys_timer                                   ; Qsys         ;
;       |TERASIC_AUTO_FOCUS:terasic_auto_focus_0|                                                                                         ; 274.2 (98.3)         ; 306.3 (111.8)                    ; 33.4 (14.8)                                       ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 495 (180)           ; 392 (134)                 ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0                                                                                                                                                                                                                                                                                                       ; TERASIC_AUTO_FOCUS                           ; Qsys         ;
;          |I2C_VCM_Config:vcm_i2c|                                                                                                       ; 45.0 (3.5)           ; 51.2 (8.5)                       ; 6.2 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (6)              ; 63 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c                                                                                                                                                                                                                                                                                ; I2C_VCM_Config                               ; Qsys         ;
;             |I2C_VCM_Controller:u0|                                                                                                     ; 41.5 (41.5)          ; 42.7 (42.7)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0                                                                                                                                                                                                                                                          ; I2C_VCM_Controller                           ; Qsys         ;
;          |VCM_CTRL_P:vcm_ctrl|                                                                                                          ; 130.9 (85.3)         ; 143.4 (94.8)                     ; 12.5 (9.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 237 (134)           ; 195 (165)                 ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl                                                                                                                                                                                                                                                                                   ; VCM_CTRL_P                                   ; Qsys         ;
;             |F_VCM:f|                                                                                                                   ; 45.7 (45.7)          ; 48.6 (48.6)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 103 (103)           ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f                                                                                                                                                                                                                                                                           ; F_VCM                                        ; Qsys         ;
;       |TERASIC_CAMERA:terasic_camera_0|                                                                                                 ; 201.8 (27.8)         ; 266.6 (31.9)                     ; 64.7 (4.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 340 (65)            ; 434 (30)                  ; 0 (0)         ; 129464            ; 17    ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0                                                                                                                                                                                                                                                                                                               ; TERASIC_CAMERA                               ; Qsys         ;
;          |CAMERA_RGB:CAMERA_RGB_inst|                                                                                                   ; 118.2 (0.0)          ; 157.5 (0.0)                      ; 39.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 197 (0)             ; 256 (0)                   ; 0 (0)         ; 22968             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst                                                                                                                                                                                                                                                                                    ; CAMERA_RGB                                   ; Qsys         ;
;             |Bayer2RGB:Bayer2RGB_inst|                                                                                                  ; 97.2 (52.9)          ; 130.4 (84.7)                     ; 33.2 (31.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 168 (54)            ; 189 (165)                 ; 0 (0)         ; 22968             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst                                                                                                                                                                                                                                                           ; Bayer2RGB                                    ; Qsys         ;
;                |Bayer_LineBuffer:Bayer_LineBuffer_Inst|                                                                                 ; 16.3 (0.0)           ; 17.5 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 24 (0)                    ; 0 (0)         ; 22968             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst                                                                                                                                                                                                                    ; Bayer_LineBuffer                             ; Qsys         ;
;                   |altshift_taps:ALTSHIFT_TAPS_component|                                                                               ; 16.3 (0.0)           ; 17.5 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 24 (0)                    ; 0 (0)         ; 22968             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                              ; altshift_taps                                ; work         ;
;                      |shift_taps_tr81:auto_generated|                                                                                   ; 16.3 (0.3)           ; 17.5 (0.7)                       ; 1.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (1)              ; 24 (1)                    ; 0 (0)         ; 22968             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated                                                                                                                                               ; shift_taps_tr81                              ; work         ;
;                         |altsyncram_6ej1:altsyncram2|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 22968             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|altsyncram_6ej1:altsyncram2                                                                                                                   ; altsyncram_6ej1                              ; work         ;
;                         |cntr_b6h:cntr3|                                                                                                ; 8.8 (8.8)            ; 9.3 (9.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_b6h:cntr3                                                                                                                                ; cntr_b6h                                     ; work         ;
;                         |cntr_lmf:cntr1|                                                                                                ; 7.2 (6.2)            ; 7.5 (6.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_lmf:cntr1                                                                                                                                ; cntr_lmf                                     ; work         ;
;                            |cmpr_pac:cmpr6|                                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr6                                                                                                                 ; cmpr_pac                                     ; work         ;
;                |add2:add2_avg3|                                                                                                         ; 3.5 (0.0)            ; 4.8 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3                                                                                                                                                                                                                                            ; add2                                         ; Qsys         ;
;                   |parallel_add:parallel_add_component|                                                                                 ; 3.5 (0.0)            ; 4.8 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component                                                                                                                                                                                                        ; parallel_add                                 ; work         ;
;                      |par_add_qne:auto_generated|                                                                                       ; 3.5 (3.5)            ; 4.8 (4.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component|par_add_qne:auto_generated                                                                                                                                                                             ; par_add_qne                                  ; work         ;
;                |add2:add2_avg4|                                                                                                         ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4                                                                                                                                                                                                                                            ; add2                                         ; Qsys         ;
;                   |parallel_add:parallel_add_component|                                                                                 ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4|parallel_add:parallel_add_component                                                                                                                                                                                                        ; parallel_add                                 ; work         ;
;                      |par_add_qne:auto_generated|                                                                                       ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4|parallel_add:parallel_add_component|par_add_qne:auto_generated                                                                                                                                                                             ; par_add_qne                                  ; work         ;
;                |add4:add4_avg1|                                                                                                         ; 10.5 (0.0)           ; 10.7 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1                                                                                                                                                                                                                                            ; add4                                         ; Qsys         ;
;                   |parallel_add:parallel_add_component|                                                                                 ; 10.5 (0.0)           ; 10.7 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component                                                                                                                                                                                                        ; parallel_add                                 ; work         ;
;                      |par_add_tne:auto_generated|                                                                                       ; 10.5 (10.5)          ; 10.7 (10.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component|par_add_tne:auto_generated                                                                                                                                                                             ; par_add_tne                                  ; work         ;
;                |add4:add4_avg2|                                                                                                         ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2                                                                                                                                                                                                                                            ; add4                                         ; Qsys         ;
;                   |parallel_add:parallel_add_component|                                                                                 ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2|parallel_add:parallel_add_component                                                                                                                                                                                                        ; parallel_add                                 ; work         ;
;                      |par_add_tne:auto_generated|                                                                                       ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2|parallel_add:parallel_add_component|par_add_tne:auto_generated                                                                                                                                                                             ; par_add_tne                                  ; work         ;
;             |CAMERA_Bayer:CAMERA_Bayer_inst|                                                                                            ; 20.9 (20.9)          ; 27.1 (27.1)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst                                                                                                                                                                                                                                                     ; CAMERA_Bayer                                 ; Qsys         ;
;          |rgb_fifo:rgb_fifo_inst|                                                                                                       ; 55.8 (0.0)           ; 77.2 (0.0)                       ; 21.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (0)              ; 148 (0)                   ; 0 (0)         ; 106496            ; 13    ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst                                                                                                                                                                                                                                                                                        ; rgb_fifo                                     ; Qsys         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 55.8 (0.0)           ; 77.2 (0.0)                       ; 21.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (0)              ; 148 (0)                   ; 0 (0)         ; 106496            ; 13    ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                ; dcfifo                                       ; work         ;
;                |dcfifo_vcq1:auto_generated|                                                                                             ; 55.8 (7.4)           ; 77.2 (17.7)                      ; 21.3 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (7)              ; 148 (45)                  ; 0 (0)         ; 106496            ; 13    ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated                                                                                                                                                                                                                                     ; dcfifo_vcq1                                  ; work         ;
;                   |a_graycounter_mdc:wrptr_g1p|                                                                                         ; 11.6 (11.6)          ; 12.6 (12.6)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p                                                                                                                                                                                                         ; a_graycounter_mdc                            ; work         ;
;                   |a_graycounter_qv6:rdptr_g1p|                                                                                         ; 15.0 (15.0)          ; 17.9 (17.9)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p                                                                                                                                                                                                         ; a_graycounter_qv6                            ; work         ;
;                   |alt_synch_pipe_bpl:rs_dgwp|                                                                                          ; 5.2 (0.0)            ; 8.4 (0.0)                        ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp                                                                                                                                                                                                          ; alt_synch_pipe_bpl                           ; work         ;
;                      |dffpipe_se9:dffpipe12|                                                                                            ; 5.2 (5.2)            ; 8.4 (8.4)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12                                                                                                                                                                                    ; dffpipe_se9                                  ; work         ;
;                   |alt_synch_pipe_cpl:ws_dgrp|                                                                                          ; 5.2 (0.0)            ; 7.9 (0.0)                        ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp                                                                                                                                                                                                          ; alt_synch_pipe_cpl                           ; work         ;
;                      |dffpipe_te9:dffpipe17|                                                                                            ; 5.2 (5.2)            ; 7.9 (7.9)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe17                                                                                                                                                                                    ; dffpipe_te9                                  ; work         ;
;                   |altsyncram_l1b1:fifo_ram|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 106496            ; 13    ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram                                                                                                                                                                                                            ; altsyncram_l1b1                              ; work         ;
;                   |dffpipe_3dc:wraclr|                                                                                                  ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                  ; dffpipe_3dc                                  ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                       ; mux_5r7                                      ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 2.3 (2.3)            ; 2.6 (2.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                       ; mux_5r7                                      ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                      ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                      ; mux_5r7                                      ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                      ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                      ; mux_5r7                                      ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.7 (0.0)            ; 1.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                        ; altera_reset_controller                      ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                             ; altera_reset_synchronizer                    ; Qsys         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 3.0 (1.9)            ; 7.0 (4.4)                        ; 4.0 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                      ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                    ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                    ; Qsys         ;
;       |i2c_opencores:i2c_opencores_camera|                                                                                              ; 109.6 (0.0)          ; 121.8 (0.0)                      ; 12.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 166 (0)             ; 152 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|i2c_opencores:i2c_opencores_camera                                                                                                                                                                                                                                                                                                            ; i2c_opencores                                ; Qsys         ;
;          |i2c_master_top:i2c_master_top_inst|                                                                                           ; 109.6 (29.8)         ; 121.8 (40.7)                     ; 12.2 (10.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 166 (39)            ; 152 (58)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst                                                                                                                                                                                                                                                                         ; i2c_master_top                               ; Qsys         ;
;             |i2c_master_byte_ctrl:byte_controller|                                                                                      ; 79.8 (25.2)          ; 81.2 (26.9)                      ; 1.3 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (36)            ; 94 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                    ; i2c_master_byte_ctrl                         ; Qsys         ;
;                |i2c_master_bit_ctrl:bit_controller|                                                                                     ; 54.2 (54.2)          ; 54.2 (54.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (91)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                 ; i2c_master_bit_ctrl                          ; Qsys         ;
;       |i2c_opencores:i2c_opencores_mipi|                                                                                                ; 114.3 (0.0)          ; 122.9 (0.0)                      ; 8.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 172 (0)             ; 141 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|i2c_opencores:i2c_opencores_mipi                                                                                                                                                                                                                                                                                                              ; i2c_opencores                                ; Qsys         ;
;          |i2c_master_top:i2c_master_top_inst|                                                                                           ; 114.3 (33.7)         ; 122.9 (39.7)                     ; 8.6 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 172 (45)            ; 141 (55)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst                                                                                                                                                                                                                                                                           ; i2c_master_top                               ; Qsys         ;
;             |i2c_master_byte_ctrl:byte_controller|                                                                                      ; 80.6 (25.1)          ; 83.3 (26.6)                      ; 2.7 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (36)            ; 86 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                      ; i2c_master_byte_ctrl                         ; Qsys         ;
;                |i2c_master_bit_ctrl:bit_controller|                                                                                     ; 55.5 (55.5)          ; 56.7 (56.7)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (91)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                   ; i2c_master_bit_ctrl                          ; Qsys         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 59.5 (0.0)           ; 75.0 (0.0)                       ; 15.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                         ; pzdyqx                                       ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 59.5 (6.8)           ; 75.0 (8.3)                       ; 15.5 (1.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (13)             ; 77 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                            ; pzdyqx_impl                                  ; work         ;
;          |FLAU0828:TXTL3573|                                                                                                            ; 6.2 (6.2)            ; 6.5 (6.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FLAU0828:TXTL3573                                                                                                                                                                                                                                                                                          ; FLAU0828                                     ; work         ;
;          |YMSB9588:MMMV8756|                                                                                                            ; 8.0 (8.0)            ; 9.0 (9.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756                                                                                                                                                                                                                                                                                          ; YMSB9588                                     ; work         ;
;          |YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|                                                                ; 28.0 (11.8)          ; 34.0 (14.3)                      ; 6.0 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 30 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1                                                                                                                                                                                                                                              ; YPHP7743                                     ; work         ;
;             |ZNZS8187:LSFF6823|                                                                                                         ; 16.2 (16.2)          ; 19.7 (19.7)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|ZNZS8187:LSFF6823                                                                                                                                                                                                                            ; ZNZS8187                                     ; work         ;
;          |ZNZS8187:WGSH7730|                                                                                                            ; 10.0 (10.0)          ; 16.2 (16.2)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|ZNZS8187:WGSH7730                                                                                                                                                                                                                                                                                          ; ZNZS8187                                     ; work         ;
;          |ZNZS8187:\YLGA4710:WSQP7430|                                                                                                  ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|ZNZS8187:\YLGA4710:WSQP7430                                                                                                                                                                                                                                                                                ; ZNZS8187                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 75.5 (0.5)           ; 96.0 (0.5)                       ; 20.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (1)             ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                      ; sld_hub                                      ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 75.0 (0.0)           ; 95.5 (0.0)                       ; 20.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (0)             ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                      ; alt_sld_fab_with_jtag_input                  ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 75.0 (0.0)           ; 95.5 (0.0)                       ; 20.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (0)             ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                   ; alt_sld_fab                                  ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 75.0 (3.0)           ; 95.5 (3.8)                       ; 20.5 (0.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (1)             ; 94 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                               ; alt_sld_fab_alt_sld_fab                      ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 72.0 (0.0)           ; 91.7 (0.0)                       ; 19.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 126 (0)             ; 87 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                   ; alt_sld_fab_alt_sld_fab_sldfabric            ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 72.0 (51.0)          ; 91.7 (62.2)                      ; 19.7 (11.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 126 (88)            ; 87 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                      ; sld_jtag_hub                                 ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 11.5 (11.5)          ; 15.5 (15.5)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg              ; sld_rom_sr                                   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 9.5 (9.5)            ; 13.9 (13.9)                      ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm            ; sld_shadow_jsm                               ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                               ;
+-----------------+----------+------+------+------+----+-------+-------+--------+------------------------+--------------------------+
; Name            ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4 ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-----------------+----------+------+------+------+----+-------+-------+--------+------------------------+--------------------------+
; LEDR[0]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CAMERA_PWDN_n   ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MIPI_RESET_n    ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MIPI_REFCLK     ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS          ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS          ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[0]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]    ; Output   ; --   ; --   ; --   ; -- ; (18)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]    ; Output   ; --   ; --   ; --   ; -- ; (21)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]    ; Output   ; --   ; --   ; --   ; -- ; (21)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]    ; Output   ; --   ; --   ; --   ; -- ; (18)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]    ; Output   ; --   ; --   ; --   ; -- ; (22)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]    ; Output   ; --   ; --   ; --   ; -- ; (22)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]    ; Output   ; --   ; --   ; --   ; -- ; (19)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]    ; Output   ; --   ; --   ; --   ; -- ; (20)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]    ; Output   ; --   ; --   ; --   ; -- ; (21)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]    ; Output   ; --   ; --   ; --   ; -- ; (20)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10]   ; Output   ; --   ; --   ; --   ; -- ; (21)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11]   ; Output   ; --   ; --   ; --   ; -- ; (21)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[12]   ; Output   ; --   ; --   ; --   ; -- ; (18)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[0]      ; Output   ; --   ; --   ; --   ; -- ; (19)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]      ; Output   ; --   ; --   ; --   ; -- ; (18)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N      ; Output   ; --   ; --   ; --   ; -- ; (18)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CS_N       ; Output   ; --   ; --   ; --   ; -- ; (18)  ; --    ; --     ; --                     ; --                       ;
; DRAM_LDQM       ; Output   ; --   ; --   ; --   ; -- ; (20)  ; --    ; --     ; --                     ; --                       ;
; DRAM_RAS_N      ; Output   ; --   ; --   ; --   ; -- ; (20)  ; --    ; --     ; --                     ; --                       ;
; DRAM_UDQM       ; Output   ; --   ; --   ; --   ; -- ; (18)  ; --    ; --     ; --                     ; --                       ;
; DRAM_WE_N       ; Output   ; --   ; --   ; --   ; -- ; (20)  ; --    ; --     ; --                     ; --                       ;
; VGA_SYNC_N      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_CONVST      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_DIN         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_DOUT        ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_SCLK        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCDAT      ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; AUD_DACDAT      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CLOCK3_50       ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK4_50       ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; DRAM_CKE        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK   ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]         ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; IRDA_RXD        ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; IRDA_TXD        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_CLK27        ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[0]      ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[1]      ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[2]      ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[3]      ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[4]      ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[5]      ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[6]      ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[7]      ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; TD_HS           ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; TD_RESET_N      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_VS           ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; VGA_BLANK_N     ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MIPI_CS_n       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MIPI_MCLK       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CAMERA_I2C_SDA  ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CAMERA_I2C_SCL  ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]      ; Bidir    ; (4)  ; (0)  ; --   ; -- ; (12)  ; (12)  ; --     ; --                     ; --                       ;
; DRAM_DQ[1]      ; Bidir    ; (2)  ; (0)  ; --   ; -- ; (14)  ; (14)  ; --     ; --                     ; --                       ;
; DRAM_DQ[2]      ; Bidir    ; (2)  ; (0)  ; --   ; -- ; (15)  ; (15)  ; --     ; --                     ; --                       ;
; DRAM_DQ[3]      ; Bidir    ; (3)  ; (0)  ; --   ; -- ; (15)  ; (15)  ; --     ; --                     ; --                       ;
; DRAM_DQ[4]      ; Bidir    ; (3)  ; (0)  ; --   ; -- ; (15)  ; (15)  ; --     ; --                     ; --                       ;
; DRAM_DQ[5]      ; Bidir    ; (6)  ; (0)  ; --   ; -- ; (14)  ; (14)  ; --     ; --                     ; --                       ;
; DRAM_DQ[6]      ; Bidir    ; (5)  ; (0)  ; --   ; -- ; (16)  ; (16)  ; --     ; --                     ; --                       ;
; DRAM_DQ[7]      ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (16)  ; (16)  ; --     ; --                     ; --                       ;
; DRAM_DQ[8]      ; Bidir    ; (3)  ; (0)  ; --   ; -- ; (14)  ; (14)  ; --     ; --                     ; --                       ;
; DRAM_DQ[9]      ; Bidir    ; (4)  ; (0)  ; --   ; -- ; (15)  ; (15)  ; --     ; --                     ; --                       ;
; DRAM_DQ[10]     ; Bidir    ; (3)  ; (0)  ; --   ; -- ; (15)  ; (15)  ; --     ; --                     ; --                       ;
; DRAM_DQ[11]     ; Bidir    ; (6)  ; (0)  ; --   ; -- ; (14)  ; (14)  ; --     ; --                     ; --                       ;
; DRAM_DQ[12]     ; Bidir    ; (2)  ; (0)  ; --   ; -- ; (15)  ; (15)  ; --     ; --                     ; --                       ;
; DRAM_DQ[13]     ; Bidir    ; (2)  ; (0)  ; --   ; -- ; (14)  ; (14)  ; --     ; --                     ; --                       ;
; DRAM_DQ[14]     ; Bidir    ; (2)  ; (0)  ; --   ; -- ; (14)  ; (14)  ; --     ; --                     ; --                       ;
; DRAM_DQ[15]     ; Bidir    ; (4)  ; (0)  ; --   ; -- ; (12)  ; (12)  ; --     ; --                     ; --                       ;
; MIPI_I2C_SCL    ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MIPI_I2C_SDA    ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK     ; Bidir    ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK        ; Bidir    ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK     ; Bidir    ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT   ; Bidir    ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK         ; Bidir    ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK2        ; Bidir    ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT         ; Bidir    ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT2        ; Bidir    ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50        ; Input    ; --   ; (0)  ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK2_50       ; Input    ; --   ; (0)  ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_VS   ; Input    ; --   ; (7)  ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_CLK  ; Input    ; --   ; (0)  ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; SW[0]           ; Input    ; --   ; --   ; (0)  ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[0]          ; Input    ; --   ; (0)  ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; SW[8]           ; Input    ; --   ; --   ; (0)  ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[1]          ; Input    ; --   ; (0)  ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]           ; Input    ; --   ; (0)  ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; SW[9]           ; Input    ; --   ; (0)  ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[2]          ; Input    ; --   ; (0)  ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]           ; Input    ; --   ; --   ; (0)  ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[3]          ; Input    ; --   ; (0)  ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]           ; Input    ; --   ; --   ; (0)  ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; SW[4]           ; Input    ; --   ; (0)  ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; SW[5]           ; Input    ; --   ; --   ; (0)  ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; SW[6]           ; Input    ; --   ; (0)  ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; SW[7]           ; Input    ; --   ; --   ; (0)  ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_HS   ; Input    ; --   ; --   ; (0)  ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[3] ; Input    ; --   ; (0)  ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[2] ; Input    ; --   ; --   ; (0)  ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[4] ; Input    ; --   ; (0)  ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[5] ; Input    ; --   ; --   ; (1)  ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[6] ; Input    ; --   ; --   ; (0)  ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[7] ; Input    ; --   ; --   ; (1)  ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[1] ; Input    ; --   ; --   ; (0)  ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[0] ; Input    ; --   ; --   ; (0)  ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[8] ; Input    ; --   ; (0)  ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[9] ; Input    ; --   ; --   ; (0)  ; -- ; --    ; --    ; --     ; --                     ; --                       ;
+-----------------+----------+------+------+------+----+-------+-------+--------+------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                 ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ADC_DOUT                                                                                                                                                            ;                   ;         ;
; AUD_ADCDAT                                                                                                                                                          ;                   ;         ;
; CLOCK3_50                                                                                                                                                           ;                   ;         ;
; CLOCK4_50                                                                                                                                                           ;                   ;         ;
; IRDA_RXD                                                                                                                                                            ;                   ;         ;
; TD_CLK27                                                                                                                                                            ;                   ;         ;
; TD_DATA[0]                                                                                                                                                          ;                   ;         ;
; TD_DATA[1]                                                                                                                                                          ;                   ;         ;
; TD_DATA[2]                                                                                                                                                          ;                   ;         ;
; TD_DATA[3]                                                                                                                                                          ;                   ;         ;
; TD_DATA[4]                                                                                                                                                          ;                   ;         ;
; TD_DATA[5]                                                                                                                                                          ;                   ;         ;
; TD_DATA[6]                                                                                                                                                          ;                   ;         ;
; TD_DATA[7]                                                                                                                                                          ;                   ;         ;
; TD_HS                                                                                                                                                               ;                   ;         ;
; TD_VS                                                                                                                                                               ;                   ;         ;
; CAMERA_I2C_SDA                                                                                                                                                      ;                   ;         ;
;      - Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0 ; 0                 ; 0       ;
;      - Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|ACK1~0                                                          ; 0                 ; 0       ;
;      - Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|ACK2~0                                                          ; 0                 ; 0       ;
;      - Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|ACK3~1                                                          ; 0                 ; 0       ;
; CAMERA_I2C_SCL                                                                                                                                                      ;                   ;         ;
;      - Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0 ; 0                 ; 0       ;
; DRAM_DQ[0]                                                                                                                                                          ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[0]                                                                                                                          ; 0                 ; 0       ;
; DRAM_DQ[1]                                                                                                                                                          ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[1]                                                                                                                          ; 0                 ; 0       ;
; DRAM_DQ[2]                                                                                                                                                          ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[2]                                                                                                                          ; 0                 ; 0       ;
; DRAM_DQ[3]                                                                                                                                                          ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[3]                                                                                                                          ; 0                 ; 0       ;
; DRAM_DQ[4]                                                                                                                                                          ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[4]                                                                                                                          ; 0                 ; 0       ;
; DRAM_DQ[5]                                                                                                                                                          ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[5]                                                                                                                          ; 0                 ; 0       ;
; DRAM_DQ[6]                                                                                                                                                          ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[6]                                                                                                                          ; 0                 ; 0       ;
; DRAM_DQ[7]                                                                                                                                                          ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[7]                                                                                                                          ; 0                 ; 0       ;
; DRAM_DQ[8]                                                                                                                                                          ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[8]                                                                                                                          ; 0                 ; 0       ;
; DRAM_DQ[9]                                                                                                                                                          ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[9]                                                                                                                          ; 0                 ; 0       ;
; DRAM_DQ[10]                                                                                                                                                         ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[10]                                                                                                                         ; 0                 ; 0       ;
; DRAM_DQ[11]                                                                                                                                                         ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[11]                                                                                                                         ; 0                 ; 0       ;
; DRAM_DQ[12]                                                                                                                                                         ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[12]                                                                                                                         ; 0                 ; 0       ;
; DRAM_DQ[13]                                                                                                                                                         ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[13]                                                                                                                         ; 0                 ; 0       ;
; DRAM_DQ[14]                                                                                                                                                         ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[14]                                                                                                                         ; 0                 ; 0       ;
; DRAM_DQ[15]                                                                                                                                                         ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[15]                                                                                                                         ; 0                 ; 0       ;
; MIPI_I2C_SCL                                                                                                                                                        ;                   ;         ;
;      - Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0   ; 0                 ; 0       ;
; MIPI_I2C_SDA                                                                                                                                                        ;                   ;         ;
;      - Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0   ; 1                 ; 0       ;
; AUD_ADCLRCK                                                                                                                                                         ;                   ;         ;
; AUD_BCLK                                                                                                                                                            ;                   ;         ;
; AUD_DACLRCK                                                                                                                                                         ;                   ;         ;
; FPGA_I2C_SDAT                                                                                                                                                       ;                   ;         ;
; PS2_CLK                                                                                                                                                             ;                   ;         ;
; PS2_CLK2                                                                                                                                                            ;                   ;         ;
; PS2_DAT                                                                                                                                                             ;                   ;         ;
; PS2_DAT2                                                                                                                                                            ;                   ;         ;
; CLOCK_50                                                                                                                                                            ;                   ;         ;
; CLOCK2_50                                                                                                                                                           ;                   ;         ;
; MIPI_PIXEL_VS                                                                                                                                                       ;                   ;         ;
;      - FpsMonitor:uFps|pre_vs                                                                                                                                       ; 0                 ; 7       ;
;      - FpsMonitor:uFps|rfps_l[3]~1                                                                                                                                  ; 0                 ; 7       ;
;      - FpsMonitor:uFps|rfps_h[2]~1                                                                                                                                  ; 0                 ; 7       ;
;      - MIPI_PIXEL_VS_d~feeder                                                                                                                                       ; 0                 ; 7       ;
; MIPI_PIXEL_CLK                                                                                                                                                      ;                   ;         ;
;      - MIPI_PIXEL_CLK~inputCLKENA0                                                                                                                                  ; 0                 ; 0       ;
; SW[0]                                                                                                                                                               ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[0]                                                                                                                           ; 1                 ; 0       ;
; KEY[0]                                                                                                                                                              ;                   ;         ;
;      - Qsys:u0|Qsys_key:key|read_mux_out[0]                                                                                                                         ; 0                 ; 0       ;
; SW[8]                                                                                                                                                               ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[8]                                                                                                                           ; 1                 ; 0       ;
; KEY[1]                                                                                                                                                              ;                   ;         ;
;      - Qsys:u0|Qsys_key:key|read_mux_out[1]                                                                                                                         ; 0                 ; 0       ;
; SW[1]                                                                                                                                                               ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[1]                                                                                                                           ; 0                 ; 0       ;
; SW[9]                                                                                                                                                               ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[9]                                                                                                                           ; 0                 ; 0       ;
; KEY[2]                                                                                                                                                              ;                   ;         ;
;      - Qsys:u0|Qsys_key:key|read_mux_out[2]                                                                                                                         ; 0                 ; 0       ;
; SW[2]                                                                                                                                                               ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[2]                                                                                                                           ; 1                 ; 0       ;
; KEY[3]                                                                                                                                                              ;                   ;         ;
;      - Qsys:u0|Qsys_key:key|read_mux_out[3]                                                                                                                         ; 0                 ; 0       ;
; SW[3]                                                                                                                                                               ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[3]                                                                                                                           ; 1                 ; 0       ;
; SW[4]                                                                                                                                                               ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[4]                                                                                                                           ; 0                 ; 0       ;
; SW[5]                                                                                                                                                               ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[5]                                                                                                                           ; 1                 ; 0       ;
; SW[6]                                                                                                                                                               ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[6]                                                                                                                           ; 0                 ; 0       ;
; SW[7]                                                                                                                                                               ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[7]                                                                                                                           ; 1                 ; 0       ;
; MIPI_PIXEL_HS                                                                                                                                                       ;                   ;         ;
;      - MIPI_PIXEL_HS_d                                                                                                                                              ; 1                 ; 0       ;
; MIPI_PIXEL_D[3]                                                                                                                                                     ;                   ;         ;
;      - MIPI_PIXEL_D_d[3]~feeder                                                                                                                                     ; 0                 ; 0       ;
; MIPI_PIXEL_D[2]                                                                                                                                                     ;                   ;         ;
;      - MIPI_PIXEL_D_d[2]~feeder                                                                                                                                     ; 1                 ; 0       ;
; MIPI_PIXEL_D[4]                                                                                                                                                     ;                   ;         ;
;      - MIPI_PIXEL_D_d[4]~feeder                                                                                                                                     ; 0                 ; 0       ;
; MIPI_PIXEL_D[5]                                                                                                                                                     ;                   ;         ;
;      - MIPI_PIXEL_D_d[5]~feeder                                                                                                                                     ; 1                 ; 1       ;
; MIPI_PIXEL_D[6]                                                                                                                                                     ;                   ;         ;
;      - MIPI_PIXEL_D_d[6]~feeder                                                                                                                                     ; 1                 ; 0       ;
; MIPI_PIXEL_D[7]                                                                                                                                                     ;                   ;         ;
;      - MIPI_PIXEL_D_d[7]~feeder                                                                                                                                     ; 1                 ; 1       ;
; MIPI_PIXEL_D[1]                                                                                                                                                     ;                   ;         ;
;      - MIPI_PIXEL_D_d[1]~feeder                                                                                                                                     ; 1                 ; 0       ;
; MIPI_PIXEL_D[0]                                                                                                                                                     ;                   ;         ;
;      - MIPI_PIXEL_D_d[0]~feeder                                                                                                                                     ; 1                 ; 0       ;
; MIPI_PIXEL_D[8]                                                                                                                                                     ;                   ;         ;
;      - MIPI_PIXEL_D_d[8]~feeder                                                                                                                                     ; 0                 ; 0       ;
; MIPI_PIXEL_D[9]                                                                                                                                                     ;                   ;         ;
;      - MIPI_PIXEL_D_d[9]~feeder                                                                                                                                     ; 1                 ; 0       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+------------------------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                   ; Fan-Out ; Usage                                                            ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+------------------------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                  ; PIN_AA16                   ; 49      ; Clock                                                            ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                   ; PIN_AF14                   ; 2548    ; Clock                                                            ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; FpsMonitor:uFps|LessThan0~5                                                                                                                                                                                                                                                                                                                                ; LABCELL_X83_Y5_N54         ; 38      ; Clock enable, Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; FpsMonitor:uFps|rfps_h[2]~1                                                                                                                                                                                                                                                                                                                                ; LABCELL_X83_Y5_N0          ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; FpsMonitor:uFps|rfps_l[3]~1                                                                                                                                                                                                                                                                                                                                ; LABCELL_X83_Y5_N9          ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; MIPI_PIXEL_CLK                                                                                                                                                                                                                                                                                                                                             ; PIN_AA21                   ; 394     ; Clock                                                            ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_encode:data_output|din_ready                                                                                                                                                                             ; LABCELL_X27_Y16_N39        ; 26      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:data_output|din_ready                                                                                                                                                                           ; LABCELL_X30_Y14_N3         ; 27      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|dout_ready_sig                                                                                                                                                                       ; MLABCELL_X28_Y14_N48       ; 14      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|LessThan0~2                                                                                                                                                                         ; LABCELL_X29_Y13_N48        ; 14      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|always2~0                                                                                                                                                                           ; LABCELL_X35_Y13_N18        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|always5~0                                                                                                                                                                           ; LABCELL_X35_Y13_N21        ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|always9~0                                                                                                                                                                           ; LABCELL_X31_Y13_N3         ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[3]~0                                                                                                                                                            ; MLABCELL_X34_Y13_N48       ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|packet_type[3]~0                                                                                                                                                                    ; MLABCELL_X34_Y14_N18       ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|always3~0                                                                                                                                                                                                                          ; LABCELL_X33_Y15_N39        ; 16      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[8]~1                                                                                                                                                                                                                 ; LABCELL_X33_Y16_N48        ; 16      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.NEW_LINE_PACKET                                                                                                                                                                                                              ; FF_X31_Y12_N5              ; 25      ; Sync. clear, Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|Qsys_alt_vip_itc_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_USER_PACKET                                                                                                                                                                                                             ; FF_X33_Y14_N50             ; 4       ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|dffpipe_3dc:rdaclr|dffe16a[0]                                                                                                                                                                               ; FF_X25_Y19_N2              ; 99      ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|valid_rdreq                                                                                                                                                                                                 ; MLABCELL_X25_Y19_N0        ; 21      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][10]~0                                                                                                                                                                                                                          ; LABCELL_X29_Y18_N54        ; 21      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][10]~1                                                                                                                                                                                                                          ; LABCELL_X29_Y18_N51        ; 21      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][5]~2                                                                                                                                                                                            ; LABCELL_X31_Y18_N54        ; 20      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][5]~3                                                                                                                                                                                            ; LABCELL_X30_Y18_N48        ; 20      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_decode:resp_mode_banks_decoder|arguments_valid_reg                                                                                                                                                                        ; FF_X27_Y16_N2              ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_decode:resp_mode_banks_decoder|enable_reg[1]                                                                                                                                                                              ; FF_X27_Y16_N38             ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_interlaced_field[2]~2                                                                                                                                                                                                                             ; LABCELL_X31_Y19_N18        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner|frames_in_sync[5]~0                                                                                                                                                                                                         ; LABCELL_X30_Y18_N57        ; 16      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|is_valid_qualified~0                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y16_N42        ; 17      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|rst_vid_clk_reg2                                                                                                                                                                                                                                                                        ; FF_X29_Y19_N56             ; 160     ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|sync_lost~0                                                                                                                                                                                                                                                                             ; LABCELL_X30_Y18_N54        ; 22      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|always5~0                                                                                                                                                                                                                     ; LABCELL_X33_Y15_N54        ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|always5~1                                                                                                                                                                                                                     ; LABCELL_X33_Y15_N27        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|internal_ready                                                                                                                                                                                                                ; LABCELL_X33_Y15_N33        ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mark_encoder|always0~0                                                                                                                                                                                                                     ; MLABCELL_X28_Y16_N54       ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mode_banks_encoder|gen_pipelined_ready.dout_ready_reg                                                                                                                                                                                      ; FF_X27_Y16_N5              ; 15      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_vib_encoder|always0~0                                                                                                                                                                                                                      ; LABCELL_X27_Y16_N12        ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|always1~0                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y14_N39       ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0                                                                                                                                                                                                                                                 ; LABCELL_X18_Y16_N21        ; 730     ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|video_input_width[3]~0                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y14_N54       ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_encode:data_output|din_ready                                                                                                                                                                             ; LABCELL_X10_Y10_N18        ; 29      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:data_output|din_ready                                                                                                                                                                           ; LABCELL_X12_Y8_N45         ; 29      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|arguments_ready~1                                                                                                                                                                    ; LABCELL_X9_Y9_N27          ; 17      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|dout_ready_sig                                                                                                                                                                       ; LABCELL_X9_Y9_N51          ; 35      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|gen_command_encoder.gen_arg_cycles_two.second_arg                                                                                                                                    ; FF_X9_Y9_N56               ; 16      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter|av_st_din_ready_0_r                                                                                                         ; FF_X4_Y8_N35               ; 80      ; Clock enable, Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|always2~0                                                                                                                                                                           ; LABCELL_X4_Y9_N36          ; 13      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|always5~0                                                                                                                                                                           ; LABCELL_X4_Y9_N21          ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|always9~0                                                                                                                                                                           ; LABCELL_X4_Y9_N12          ; 13      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[3]~0                                                                                                                                                            ; LABCELL_X4_Y8_N12          ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|Qsys_alt_vip_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[3]~2                                                                                                                                                            ; LABCELL_X4_Y9_N27          ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|always5~0                                                                                                                                                                                                                       ; LABCELL_X19_Y15_N36        ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|always5~1                                                                                                                                                                                                                       ; LABCELL_X19_Y14_N27        ; 19      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|always6~0                                                                                                                                                                                                                       ; LABCELL_X19_Y15_N9         ; 24      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|Selector34~0                                                                                                                                                                                                 ; MLABCELL_X25_Y10_N15       ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|Selector44~0                                                                                                                                                                                                 ; LABCELL_X22_Y13_N51        ; 17      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|altsyncram_e2d1:fifo_ram|q_b[0]                                                                              ; M10K_X14_Y14_N0            ; 12      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|dffpipe_3dc:rdaclr|dffe16a[0]                                                                                ; FF_X23_Y11_N26             ; 16      ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|dffpipe_3dc:wraclr|dffe16a[0]                                                                                ; FF_X29_Y10_N5              ; 12      ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|valid_rdreq~0                                                                                                ; LABCELL_X23_Y11_N12        ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|valid_wrreq                                                                                                  ; LABCELL_X29_Y10_N36        ; 9       ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_event_packet_encode:video_packet_encoder|dout_ready_reg~0                                                                                                                                     ; LABCELL_X29_Y12_N27        ; 27      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_event_packet_encode:video_packet_encoder|gen_pipelined_ready.dout_ready_reg                                                                                                                   ; FF_X29_Y12_N26             ; 71      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_f471:dpfifo|a_fefifo_daf:fifo_state|_~0                                                                        ; LABCELL_X30_Y11_N18        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_rcd1:auto_generated|a_dpfifo_d471:dpfifo|a_fefifo_aaf:fifo_state|_~0                                                                    ; LABCELL_X22_Y11_N15        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_reading_ptr[0][11]~0                                                                                                                                                                                    ; LABCELL_X22_Y11_N0         ; 13      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][2]~0                                                                                                                                                                                     ; MLABCELL_X25_Y10_N21       ; 32      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr[0][3]~2                                                                                                                                                                                       ; MLABCELL_X25_Y11_N24       ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr~1                                                                                                                                                                                             ; LABCELL_X23_Y11_N27        ; 11      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_burst_size[2]~4                                                                                                                                                                                 ; LABCELL_X22_Y14_N15        ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_burst_size~5                                                                                                                                                                                    ; MLABCELL_X25_Y10_N9        ; 27      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[11]~0                                                                                                                                                                        ; MLABCELL_X25_Y13_N30       ; 16      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr~1                                                                                                                                                                                          ; LABCELL_X29_Y10_N39        ; 9       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_target_burst[0]~2                                                                                                                                                                                       ; LABCELL_X29_Y10_N0         ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_msg_bypass_reg[7]~0                                                                                                                                                                                       ; MLABCELL_X28_Y11_N36       ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_msg_read~0                                                                                                                                                                                                ; LABCELL_X30_Y11_N15        ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_msg_write                                                                                                                                                                                                 ; FF_X25_Y7_N44              ; 8       ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[28]~0                                                                                                                                                                                         ; LABCELL_X24_Y12_N18        ; 38      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[9]~0                                                                                                                                                                                        ; LABCELL_X22_Y11_N36        ; 30      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_enable                                                                                                                                                                                                ; LABCELL_X22_Y11_N24        ; 15      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_msg_read                                                                                                                                                                                              ; LABCELL_X22_Y11_N21        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_msg_write                                                                                                                                                                                             ; FF_X21_Y13_N11             ; 6       ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state.ST_DECODE_0                                                                                                                                                                                            ; FF_X24_Y12_N50             ; 36      ; Clock enable, Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state.ST_DECODE_1                                                                                                                                                                                            ; FF_X22_Y12_N29             ; 26      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state.ST_DECODE_2                                                                                                                                                                                            ; FF_X22_Y14_N14             ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state.ST_IDLE                                                                                                                                                                                                ; FF_X19_Y14_N14             ; 53      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state.ST_ISSUE_READ                                                                                                                                                                                          ; FF_X25_Y10_N29             ; 48      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state.ST_WAIT_FOR_RESPONSE                                                                                                                                                                                   ; FF_X25_Y10_N14             ; 47      ; Sync. clear, Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_nxt.ST_FLUSH~0                                                                                                                                                                                         ; LABCELL_X24_Y12_N21        ; 24      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_out.OUTPUT_SEND                                                                                                                                                                                        ; FF_X22_Y11_N44             ; 37      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_vld.MSG_VLD_PREFETCH                                                                                                                                                                                   ; FF_X23_Y11_N11             ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|always5~0                                                                                                                                                                                                                       ; LABCELL_X17_Y10_N36        ; 24      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|LessThan3~1                                                                                                                                                                                               ; LABCELL_X17_Y7_N0          ; 35      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|STATE_PROC.is_first_write_cycle                                                                                                                                                                           ; FF_X16_Y6_N23              ; 13      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|always12~0                                                                                                                                                                                                ; LABCELL_X18_Y8_N0          ; 39      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|always16~0                                                                                                                                                                                                ; MLABCELL_X25_Y8_N54        ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|always17~1                                                                                                                                                                                                ; LABCELL_X24_Y8_N21         ; 44      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|context_addr_buffered[10]~0                                                                                                                                                                               ; MLABCELL_X21_Y6_N39        ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|context_addr_nxt[4]~0                                                                                                                                                                                     ; MLABCELL_X15_Y8_N39        ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_addr[0][0]~1                                                                                                                                                                                         ; LABCELL_X17_Y6_N45         ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_cmd_is_single[0]~0                                                                                                                                                                                   ; MLABCELL_X15_Y6_N54        ; 29      ; Clock enable, Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][23]~0                                                                                                                                                                                 ; LABCELL_X16_Y7_N18         ; 25      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|data_packed_valid_reg                                                                                                                                                                                     ; FF_X16_Y6_N20              ; 14      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|din_pack_enable~0                                                                                                                                                                                         ; LABCELL_X16_Y6_N18         ; 31      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|filled_buffer_ctr~0                                                                                                                                                                                       ; LABCELL_X17_Y7_N21         ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_burst_size_ctr[1]~1                                                                                                                                                                                   ; MLABCELL_X25_Y8_N39        ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|unloading_buffer_ctr~0                                                                                                                                                                                    ; LABCELL_X18_Y8_N48         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|valid_bytes_in_the_last_word_unload_buffered[2]~2                                                                                                                                                         ; LABCELL_X16_Y8_N57         ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|Selector43~0                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y14_N54        ; 31      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|always5~0                                                                                                                                                                                                                           ; LABCELL_X17_Y17_N36        ; 30      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|always5~1                                                                                                                                                                                                                           ; LABCELL_X23_Y15_N9         ; 26      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|internal_ready                                                                                                                                                                                                                      ; LABCELL_X18_Y14_N57        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|task_reg[1]                                                                                                                                                                                                                         ; FF_X18_Y14_N2              ; 35      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:dout_encoder|dout_ready_reg~0                                                                                                                                                                                                                      ; LABCELL_X23_Y15_N18        ; 28      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|dout_ready_sig                                                                                                                                                                                                                      ; LABCELL_X19_Y14_N3         ; 64      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][0]~0                                                                                                                                               ; LABCELL_X16_Y16_N51        ; 26      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.first_arg_done                                                                                                                                                        ; FF_X19_Y14_N8              ; 58      ; Sync. clear, Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|dout_ready_sig                                                                                                                                                                                                                     ; LABCELL_X24_Y15_N15        ; 35      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.second_arg                                                                                                                                                                                  ; FF_X22_Y16_N14             ; 28      ; Sync. clear, Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|anc_pkt_len[15]~0                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y14_N45        ; 16      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[12]~0                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y14_N0         ; 32      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|pkt_is_video                                                                                                                                                                                                                                                                          ; FF_X18_Y14_N38             ; 27      ; Sync. clear, Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state.STATE_PRE_PKT_WAIT                                                                                                                                                                                                                                                              ; FF_X18_Y14_N14             ; 32      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|always5~0                                                                                                                                                                                                  ; LABCELL_X11_Y13_N21        ; 26      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|always5~1                                                                                                                                                                                                  ; LABCELL_X11_Y13_N51        ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|internal_ready                                                                                                                                                                                             ; LABCELL_X12_Y13_N33        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|av_st_dout_data[8]~0                                                                                                                                                                                       ; MLABCELL_X15_Y15_N21       ; 26      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|dout_ready_sig                                                                                                                                                                                             ; LABCELL_X17_Y14_N30        ; 45      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|dout_ready_sig                                                                                                                                                                                            ; LABCELL_X12_Y13_N27        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.second_arg                                                                                                                                                         ; FF_X12_Y13_N20             ; 8       ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|end_frame_info_wr_f0[0]                                                                                                                                                                                                                                                           ; FF_X12_Y18_N2              ; 16      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|end_frame_info_wr_f0[1]                                                                                                                                                                                                                                                           ; FF_X12_Y18_N5              ; 16      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[31]~0                                                                                                                                                                                                                                                              ; LABCELL_X13_Y17_N24        ; 34      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_state.STATE_RD_READY                                                                                                                                                                                                                                                           ; FF_X15_Y17_N32             ; 36      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|start_video_info_wr[0]                                                                                                                                                                                                                                                            ; FF_X12_Y16_N31             ; 17      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|start_video_info_wr[1]                                                                                                                                                                                                                                                            ; FF_X12_Y16_N41             ; 17      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|vib_resp_new_ctrl_pkt_arg0.vib_height[12]~0                                                                                                                                                                                                                                       ; LABCELL_X11_Y14_N27        ; 30      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_send                                                                                                                                                                                                                                                                       ; FF_X13_Y13_N35             ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[31]~0                                                                                                                                                                                                                                                               ; LABCELL_X12_Y18_N15        ; 32      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[31]~0                                                                                                                                                                                                                                                              ; LABCELL_X12_Y18_N21        ; 33      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_is_orphan_vid~0                                                                                                                                                                                                                                                                ; LABCELL_X12_Y13_N15        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_state.STATE_WR_END_FRAME                                                                                                                                                                                                                                                       ; FF_X13_Y13_N41             ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|always5~0                                                                                                                                                                                                                           ; MLABCELL_X15_Y13_N33       ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|always5~1                                                                                                                                                                                                                           ; LABCELL_X9_Y13_N36         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|always5~2                                                                                                                                                                                                                           ; LABCELL_X11_Y13_N15        ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|internal_ready                                                                                                                                                                                                                      ; LABCELL_X12_Y13_N21        ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|always5~0                                                                                                                                                                                                                           ; LABCELL_X9_Y10_N12         ; 26      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|always5~1                                                                                                                                                                                                                           ; LABCELL_X9_Y10_N0          ; 26      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|internal_ready                                                                                                                                                                                                                      ; LABCELL_X9_Y10_N24         ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder|dout_ready_reg~0                                                                                                                                                                                                      ; LABCELL_X16_Y6_N51         ; 30      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|dout_ready_sig                                                                                                                                                                                                                      ; MLABCELL_X15_Y10_N42       ; 32      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|dout_ready_sig                                                                                                                                                                                                                   ; LABCELL_X12_Y12_N18        ; 37      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|gen_command_encoder.gen_arg_cycles_two.second_arg                                                                                                                                                                                ; FF_X12_Y12_N59             ; 29      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:vib_cmd_encoder|arguments_ready                                                                                                                                                                                                                    ; LABCELL_X12_Y8_N15         ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|always3~0                                                                                                                                                                                                                                                                             ; LABCELL_X9_Y10_N27         ; 55      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|always6~0                                                                                                                                                                                                                                                                             ; LABCELL_X13_Y12_N51        ; 31      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|anc_write_addr[2]~0                                                                                                                                                                                                                                                                   ; LABCELL_X11_Y13_N6         ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|discard_frame~0                                                                                                                                                                                                                                                                       ; LABCELL_X10_Y13_N36        ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[11]~0                                                                                                                                                                                                                                                                   ; MLABCELL_X15_Y13_N15       ; 30      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state.STATE_SEND_SYNC_RESP_FOR_PREVIOUS_PKT                                                                                                                                                                                                                                           ; FF_X9_Y12_N20              ; 36      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state.STATE_VIB_DECIDE_ON_CURRENT_VIB_RESPONSE                                                                                                                                                                                                                                        ; FF_X9_Y10_N56              ; 13      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|sync_resp_select.SYNC_RESP_SELECT_PASSTHRU                                                                                                                                                                                                                                            ; FF_X10_Y13_N41             ; 56      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|sync_resp_send_pipe[1]                                                                                                                                                                                                                                                                ; FF_X10_Y13_N50             ; 59      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[12]~0                                                                                                                                                                                                                                                                      ; LABCELL_X9_Y10_N42         ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|always5~0                                                                                                                                                                                                                      ; LABCELL_X22_Y16_N57        ; 26      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|always5~1                                                                                                                                                                                                                      ; LABCELL_X22_Y16_N0         ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|internal_ready                                                                                                                                                                                                                 ; LABCELL_X24_Y15_N30        ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[3]~0                                                                                                                                              ; MLABCELL_X25_Y15_N6        ; 11      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[3]~1                                                                                                                                              ; LABCELL_X27_Y15_N30        ; 12      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_ready_0                                                                                                                                                  ; FF_X33_Y13_N26             ; 119     ; Clock enable, Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_startofpacket_1                                                                                                                                          ; FF_X25_Y14_N17             ; 30      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][19]~8                                                                                                                                                                                         ; LABCELL_X23_Y16_N39        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|control_packet_beat[3]~0                                                                                                                                                                                                    ; LABCELL_X27_Y15_N27        ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|dout_data_pre_align~0                                                                                                                                                                                                       ; LABCELL_X27_Y15_N6         ; 13      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|is_context_nxt~0                                                                                                                                                                                                            ; LABCELL_X23_Y16_N57        ; 31      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state.IDLE                                                                                                                                                                                                                  ; FF_X27_Y15_N2              ; 32      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|always2~0                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y15_N33        ; 37      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                              ; LABCELL_X35_Y9_N36         ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                              ; LABCELL_X33_Y8_N0          ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|count[1]~0                                                                                                                                                                                                                                                             ; MLABCELL_X8_Y2_N24         ; 21      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|jupdate~1                                                                                                                                                                                                                                                              ; MLABCELL_X3_Y4_N36         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                ; LABCELL_X30_Y5_N51         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|read~0                                                                                                                                                                                                                                                                 ; MLABCELL_X8_Y2_N21         ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                                                ; MLABCELL_X8_Y2_N18         ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|fifo_rd~2                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y9_N45        ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                   ; FF_X35_Y7_N38              ; 15      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y7_N21         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                  ; LABCELL_X33_Y8_N54         ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                    ; FF_X50_Y12_N59             ; 16      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|woverflow~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X36_Y6_N57         ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y9_N51         ; 14      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_led:led|always0~2                                                                                                                                                                                                                                                                                                                             ; LABCELL_X37_Y9_N12         ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mipi_pwdn_n:mipi_pwdn_n|always0~2                                                                                                                                                                                                                                                                                                             ; LABCELL_X45_Y8_N21         ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mipi_pwdn_n:mipi_reset_n|always0~2                                                                                                                                                                                                                                                                                                            ; LABCELL_X45_Y11_N51        ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                         ; LABCELL_X51_Y14_N36        ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                             ; LABCELL_X51_Y14_N30        ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                         ; MLABCELL_X47_Y13_N0        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                             ; MLABCELL_X47_Y13_N18       ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                 ; LABCELL_X43_Y8_N48         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                    ; LABCELL_X42_Y11_N39        ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|always0~0                                                                                                                                                                                                                             ; LABCELL_X40_Y9_N36         ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo|always4~0                                                                                                                                                                                                                             ; MLABCELL_X39_Y9_N39        ; 11      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                               ; LABCELL_X40_Y9_N18         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                   ; LABCELL_X42_Y8_N3          ; 14      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                ; LABCELL_X40_Y9_N45         ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                ; LABCELL_X36_Y9_N9          ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                  ; LABCELL_X46_Y10_N3         ; 24      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter|pending_response_count[2]~0                                                                                                                                                                                                                  ; LABCELL_X45_Y8_N3          ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter|save_dest_id~1                                                                                                                                                                                                                               ; LABCELL_X45_Y12_N42        ; 19      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                        ; LABCELL_X53_Y13_N54        ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                 ; MLABCELL_X25_Y5_N54        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y5_N18        ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready                                                                                                                                                                                                                                        ; LABCELL_X29_Y2_N27         ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                     ; LABCELL_X31_Y5_N48         ; 6       ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                   ; LABCELL_X30_Y9_N24         ; 18      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                   ; LABCELL_X30_Y9_N15         ; 14      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                   ; LABCELL_X30_Y9_N9          ; 14      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                   ; LABCELL_X30_Y9_N48         ; 14      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                   ; LABCELL_X30_Y9_N51         ; 14      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                   ; LABCELL_X30_Y9_N6          ; 14      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                   ; LABCELL_X30_Y9_N3          ; 14      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                  ; FF_X30_Y9_N55              ; 3       ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; FF_X31_Y8_N41              ; 21      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                               ; LABCELL_X30_Y9_N27         ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                 ; FF_X31_Y8_N44              ; 17      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                 ; FF_X31_Y8_N38              ; 17      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                 ; FF_X31_Y8_N47              ; 17      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                 ; FF_X31_Y8_N20              ; 17      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                 ; FF_X31_Y8_N23              ; 17      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                     ; MLABCELL_X25_Y7_N39        ; 29      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                             ; MLABCELL_X28_Y7_N57        ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                      ; LABCELL_X24_Y7_N42         ; 74      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_rd_translator|address_register[19]~0                                                                                                                                                                                                             ; LABCELL_X23_Y8_N33         ; 33      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_rd_translator|address_register[19]~1                                                                                                                                                                                                             ; LABCELL_X23_Y10_N18        ; 33      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_rd_translator|always4~0                                                                                                                                                                                                                          ; LABCELL_X23_Y8_N24         ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_wr_translator|address_register[7]~0                                                                                                                                                                                                              ; MLABCELL_X21_Y8_N24        ; 32      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_wr_translator|address_register[7]~1                                                                                                                                                                                                              ; MLABCELL_X21_Y8_N27        ; 32      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_mem_master_wr_translator|always4~0                                                                                                                                                                                                                          ; MLABCELL_X21_Y8_N9         ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|first_packet_beat                                                                                                                                                                                                  ; LABCELL_X29_Y7_N24         ; 34      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|comb~0                                                                                                                                                                                                                                                           ; LABCELL_X29_Y7_N9          ; 25      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|rp_valid                                                                                                                                                                                                                                                         ; LABCELL_X29_Y7_N27         ; 16      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                      ; LABCELL_X23_Y5_N33         ; 43      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                            ; FF_X25_Y5_N32              ; 77      ; Clock enable, Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|always10~2                                                                                                                                                                                                                                         ; LABCELL_X30_Y7_N42         ; 16      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_rd_addr_cnt[3]~0                                                                                                                                                                                                                                                                           ; LABCELL_X45_Y9_N54         ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_rd_data_cnt[0]~0                                                                                                                                                                                                                                                                           ; LABCELL_X56_Y9_N45         ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_rd_data_cnt[0]~1                                                                                                                                                                                                                                                                           ; LABCELL_X56_Y9_N6          ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_wr_data_cnt[2]~0                                                                                                                                                                                                                                                                           ; MLABCELL_X47_Y10_N51       ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                      ; FF_X51_Y10_N50             ; 15      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                             ; FF_X72_Y13_N4              ; 1       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                           ; MLABCELL_X59_Y8_N57        ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_inst_result[23]~1                                                                                                                                                                                                                                                                             ; LABCELL_X67_Y10_N48        ; 16      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_inst_result[7]~0                                                                                                                                                                                                                                                                              ; LABCELL_X63_Y12_N30        ; 14      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                     ; FF_X57_Y13_N35             ; 32      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                     ; FF_X51_Y10_N14             ; 840     ; Clock enable, Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y10_N39       ; 32      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y10_N9         ; 32      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                             ; LABCELL_X57_Y11_N39        ; 19      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                          ; FF_X60_Y6_N41              ; 39      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                              ; LABCELL_X61_Y9_N12         ; 26      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                         ; FF_X60_Y10_N17             ; 17      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                     ; FF_X59_Y11_N38             ; 21      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[7]~1                                                                                                                                                                                                                                                                                     ; MLABCELL_X72_Y9_N57        ; 13      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X72_Y10_N27       ; 8       ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Equal304~0                                                                                                                                                                                                                                                                                      ; LABCELL_X70_Y7_N39         ; 33      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                       ; LABCELL_X61_Y9_N30         ; 166     ; Clock enable, Read enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                          ; MLABCELL_X72_Y12_N3        ; 1       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                    ; MLABCELL_X65_Y11_N57       ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                        ; FF_X53_Y12_N41             ; 33      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_ld                                                                                                                                                                                                                                                                                       ; FF_X59_Y11_N5              ; 30      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_exc_break~0                                                                                                                                                                                                                                                                                   ; MLABCELL_X59_Y8_N12        ; 18      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk|jxuir                                                     ; FF_X4_Y3_N13               ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                    ; LABCELL_X10_Y3_N51         ; 16      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk|take_action_ocimem_a~2                                    ; MLABCELL_X25_Y4_N6         ; 15      ; Clock enable, Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk|take_action_ocimem_b                                      ; MLABCELL_X25_Y4_N24        ; 36      ; Clock enable, Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk|update_jdo_strobe                                         ; FF_X4_Y3_N44               ; 39      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[23]~11                                                       ; LABCELL_X9_Y2_N18          ; 16      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[8]~7                                                         ; LABCELL_X4_Y3_N21          ; 13      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[8]~8                                                         ; LABCELL_X4_Y3_N18          ; 13      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr~12                                                           ; LABCELL_X9_Y2_N0           ; 19      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                   ; LABCELL_X36_Y6_N15         ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                                              ; LABCELL_X36_Y6_N48         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break|break_readreg[0]~0                                                                                                                                  ; LABCELL_X10_Y3_N48         ; 33      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break|break_readreg[0]~1                                                                                                                                  ; MLABCELL_X6_Y3_N12         ; 32      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug|resetrequest                                                                                                                                        ; FF_X33_Y7_N26              ; 6       ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|MonDReg[17]~11                                                                                                                                            ; LABCELL_X30_Y6_N54         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|MonDReg[31]~2                                                                                                                                             ; LABCELL_X31_Y6_N57         ; 30      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|MonDReg[8]~4                                                                                                                                              ; LABCELL_X33_Y5_N9          ; 19      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                          ; LABCELL_X37_Y7_N27         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                            ; LABCELL_X36_Y6_N6          ; 2       ; Read enable, Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|address[8]                                                                                                                                                                                                                      ; FF_X51_Y13_N50             ; 33      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y8_N36         ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|A_wr_dst_reg~0                                                                                                                                                                                                                                       ; LABCELL_X56_Y8_N57         ; 4       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|D_src1_hazard_E                                                                                                                                                                                                                                      ; LABCELL_X62_Y9_N33         ; 33      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                    ; LABCELL_X62_Y9_N9          ; 11      ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|d_address_offset_field[0]~2                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y9_N24         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|d_writedata[5]~0                                                                                                                                                                                                                                                                                ; MLABCELL_X47_Y10_N42       ; 36      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y10_N18        ; 2       ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|dc_tag_wr_port_en                                                                                                                                                                                                                                                                               ; LABCELL_X51_Y10_N42        ; 1       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y10_N24        ; 5       ; Clock enable, Read enable                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                              ; FF_X46_Y8_N31              ; 7       ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_fill_ap_offset[0]~0                                                                                                                                                                                                                                                                          ; LABCELL_X51_Y12_N15        ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                          ; MLABCELL_X59_Y13_N21       ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                           ; MLABCELL_X59_Y13_N0        ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                       ; LABCELL_X60_Y13_N6         ; 10      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                     ; LABCELL_X60_Y13_N12        ; 1       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b5n1:auto_generated|decode_8la:decode3|w_anode1076w[2]                                                                                                                                                                                                                 ; LABCELL_X55_Y13_N24        ; 32      ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b5n1:auto_generated|decode_8la:decode3|w_anode1089w[2]                                                                                                                                                                                                                 ; LABCELL_X55_Y13_N21        ; 32      ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b5n1:auto_generated|decode_8la:decode3|w_anode1097w[2]                                                                                                                                                                                                                 ; LABCELL_X55_Y13_N18        ; 32      ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b5n1:auto_generated|decode_8la:decode3|w_anode1105w[2]                                                                                                                                                                                                                 ; LABCELL_X55_Y13_N27        ; 2       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|wren~1                                                                                                                                                                                                                                                                                                      ; MLABCELL_X47_Y13_N30       ; 102     ; Read enable                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[2]                                                                                                                                                                                                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y19_N1 ; 3906    ; Clock                                                            ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[3]                                                                                                                                                                                                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 324     ; Clock                                                            ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|Mux2~1                                                                                                                                                                                                                                                            ; LABCELL_X27_Y1_N36         ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[6]~0                                                                                                                                                                                                                                                      ; LABCELL_X29_Y5_N24         ; 46      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[0]~0                                                                                                                                                                                                                                                      ; LABCELL_X29_Y5_N54         ; 44      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y1_N51        ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|WideOr17~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y1_N0          ; 16      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|active_rnw~0                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y2_N6         ; 47      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|comb~1                                                                                                                                                                                                                                                                                                                            ; LABCELL_X29_Y5_N57         ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|f_select                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y3_N18        ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[0]~2                                                                                                                                                                                                                                                                                                                       ; LABCELL_X24_Y1_N54         ; 13      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                 ; FF_X25_Y2_N50              ; 23      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|m_state.001000000~DUPLICATE                                                                                                                                                                                                                                                                                                       ; FF_X24_Y1_N19              ; 19      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X24_Y0_N56      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X26_Y0_N96      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X30_Y0_N39      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X18_Y0_N96      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X32_Y0_N56      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X32_Y0_N39      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X26_Y0_N79      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X24_Y0_N39      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X28_Y0_N39      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X28_Y0_N56      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X30_Y0_N56      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X18_Y0_N79      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X34_Y0_N62      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X34_Y0_N45      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X34_Y0_N79      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X34_Y0_N96      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_timer:timer|always0~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y6_N6          ; 39      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_timer:timer|always0~1                                                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y6_N0          ; 41      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_timer:timer|control_wr_strobe                                                                                                                                                                                                                                                                                                                 ; LABCELL_X40_Y6_N18         ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_timer:timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                ; LABCELL_X46_Y5_N51         ; 16      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_timer:timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                ; LABCELL_X46_Y5_N33         ; 18      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_timer:timer|snap_strobe~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y5_N15         ; 32      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|I2C_SCLK~2                                                                                                                                                                                                                                                    ; LABCELL_X51_Y5_N6          ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|I2C_SDAT~2                                                                                                                                                                                                                                                    ; LABCELL_X51_Y5_N54         ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|LessThan2~3                                                                                                                                                                                                                                                   ; LABCELL_X33_Y6_N54         ; 19      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD[13]~2                                                                                                                                                                                                                                                      ; LABCELL_X36_Y4_N18         ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD_COUNTER[2]~1                                                                                                                                                                                                                                               ; MLABCELL_X39_Y4_N39        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|i2c_clk_cnt[1]                                                                                                                                                                                                                                                ; FF_X37_Y4_N44              ; 21      ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|mI2C_CTRL_CLK                                                                                                                                                                                                                                                 ; FF_X39_Y4_N5               ; 28      ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|f_trig_clear                                                                                                                                                                                                                                                                        ; FF_X37_Y4_N38              ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mSetup_ST.0000                                                                                                                                                                                                                                                                      ; FF_X36_Y4_N41              ; 13      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[10]~34                                                                                                                                                                                                                                                                  ; LABCELL_X36_Y13_N54        ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_i[10]~0                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y15_N57        ; 16      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|VCM_END~0                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y13_N36        ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C                                                                                                                                                                                                                                                                            ; FF_X37_Y15_N41             ; 55      ; Async. clear, Latch enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C~0                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y15_N36        ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|LessThan0~3                                                                                                                                                                                                                                                                            ; LABCELL_X36_Y15_N54        ; 8       ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|STEP_UP[9]~0                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y16_N36        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|SUM[31]~0                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y15_N33        ; 36      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|peakSUM[18]~1                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y15_N36        ; 35      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|peakSUM~0                                                                                                                                                                                                                                                                              ; LABCELL_X36_Y16_N30        ; 35      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|rSUM[1]~3                                                                                                                                                                                                                                                                              ; LABCELL_X37_Y11_N15        ; 47      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|vs_pluse~0                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y15_N51        ; 55      ; Clock enable, Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|comb~0                                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y10_N12       ; 41      ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_h[3]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y11_N54        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_w[6]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y12_N54        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_x_start[2]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y12_N57        ; 13      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|focus_active_y_start[5]~1                                                                                                                                                                                                                                                                                  ; LABCELL_X36_Y11_N39        ; 14      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|process_start_tiggle~0                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y12_N0         ; 58      ; Async. clear, Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|s_readdata[9]~1                                                                                                                                                                                                                                                                                            ; LABCELL_X37_Y12_N33        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|scal[3]~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y12_N45        ; 18      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|sop_data_cnt[4]~0                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y10_N0        ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|th[0]~2                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y12_N18        ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[5]~0                                                                                                                                                                                                                                                                                                 ; MLABCELL_X34_Y10_N21       ; 16      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|x_cnt[5]~1                                                                                                                                                                                                                                                                                                 ; MLABCELL_X34_Y10_N3        ; 16      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|y_cnt[11]~0                                                                                                                                                                                                                                                                                                ; MLABCELL_X34_Y10_N18       ; 15      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_b6h:cntr3|counter_reg_bit0~0                                                                                                                  ; LABCELL_X13_Y3_N51         ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_lmf:cntr1|cout_actual                                                                                                                         ; MLABCELL_X15_Y3_N42        ; 13      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|dffe4                                                                                                                                              ; FF_X13_Y3_N50              ; 4       ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|always4~0                                                                                                                                                                                                                                                      ; LABCELL_X13_Y6_N45         ; 8       ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|always5~0                                                                                                                                                                                                                                                      ; LABCELL_X12_Y6_N45         ; 24      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_VALID                                                                                                                                                                                                                                              ; FF_X12_Y6_N53              ; 21      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|always1~0                                                                                                                                                                                                                                                ; LABCELL_X12_Y6_N36         ; 15      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|always3~0                                                                                                                                                                                                                                                ; LABCELL_X12_Y6_N57         ; 16      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|x_cnt[11]~0                                                                                                                                                                                                                                              ; LABCELL_X12_Y6_N54         ; 14      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|y_cnt[6]~0                                                                                                                                                                                                                                               ; LABCELL_X4_Y5_N51          ; 14      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|fifo_w_data[25]~3                                                                                                                                                                                                                                                                                                  ; MLABCELL_X8_Y7_N54         ; 26      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0]                                                                                                                                                                                                            ; FF_X4_Y7_N41               ; 84      ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                            ; LABCELL_X4_Y6_N48          ; 32      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                            ; LABCELL_X4_Y7_N42          ; 35      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                             ; FF_X40_Y7_N5               ; 101     ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                              ; FF_X40_Y7_N11              ; 2045    ; Async. clear, Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                          ; FF_X37_Y10_N5              ; 1825    ; Async. clear, Async. load, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|cr[2]~8                                                                                                                                                                                                                                                                      ; LABCELL_X50_Y7_N12         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|cr[7]~3                                                                                                                                                                                                                                                                      ; LABCELL_X50_Y7_N54         ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|ctr[1]~0                                                                                                                                                                                                                                                                     ; LABCELL_X50_Y7_N27         ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|always2~0                                                                                                                                                                                                                               ; LABCELL_X53_Y9_N0          ; 40      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd~3                                                                                                                                                                                                                              ; MLABCELL_X52_Y8_N6         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always1~0                                                                                                                                                                                            ; LABCELL_X50_Y7_N51         ; 20      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always7~0                                                                                                                                                                                            ; LABCELL_X56_Y7_N9          ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]~1                                                                                                                                                                                            ; LABCELL_X56_Y7_N12         ; 18      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~0                                                                                                                                                                                            ; LABCELL_X53_Y9_N18         ; 26      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|ld                                                                                                                                                                                                                                      ; FF_X52_Y8_N2               ; 17      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0]~0                                                                                                                                                                                                                                 ; LABCELL_X50_Y9_N27         ; 17      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|prer[14]~1                                                                                                                                                                                                                                                                   ; LABCELL_X50_Y7_N18         ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|prer[5]~0                                                                                                                                                                                                                                                                    ; LABCELL_X50_Y7_N21         ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|txr[6]~0                                                                                                                                                                                                                                                                     ; LABCELL_X50_Y7_N3          ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|wb_dat_o[7]~2                                                                                                                                                                                                                                                                ; MLABCELL_X47_Y8_N18        ; 10      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|cr[0]~7                                                                                                                                                                                                                                                                        ; LABCELL_X50_Y5_N45         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|cr[4]~2                                                                                                                                                                                                                                                                        ; LABCELL_X50_Y5_N54         ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|ctr[6]~0                                                                                                                                                                                                                                                                       ; LABCELL_X46_Y6_N12         ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|always2~0                                                                                                                                                                                                                                 ; LABCELL_X50_Y5_N12         ; 39      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd~3                                                                                                                                                                                                                                ; LABCELL_X50_Y5_N18         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always1~0                                                                                                                                                                                              ; LABCELL_X46_Y7_N21         ; 23      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]~0                                                                                                                                                                                               ; MLABCELL_X52_Y6_N51        ; 21      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                ; FF_X59_Y5_N49              ; 4       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~2                                                                                                                                                                                              ; LABCELL_X55_Y5_N36         ; 22      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                ; FF_X59_Y5_N55              ; 4       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|ld                                                                                                                                                                                                                                        ; FF_X53_Y5_N35              ; 13      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0]~0                                                                                                                                                                                                                                   ; MLABCELL_X47_Y6_N27        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|prer[12]~8                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y7_N57         ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|prer[3]~9                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y7_N6          ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|txr[0]~0                                                                                                                                                                                                                                                                       ; LABCELL_X46_Y7_N9          ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 209     ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 29      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|DVDH0017[0]                                                                                                                                                                                                                                                                                                     ; FF_X4_Y2_N23               ; 14      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GVBU1666_2                                                                                                                                                                                                                                                                                                      ; FF_X6_Y6_N58               ; 2       ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[0]~1                                                                                                                                                                                                                                                                                 ; LABCELL_X1_Y5_N45          ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|YMBV1676~0                                                                                                                                                                                                                                                                                    ; LABCELL_X1_Y5_N54          ; 9       ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|BVXN3148_0                                                                                                                                                                                                                                        ; MLABCELL_X21_Y15_N21       ; 20      ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|XWCN9723_0                                                                                                                                                                                                                                        ; FF_X25_Y24_N56             ; 2       ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|XWCN9723_1                                                                                                                                                                                                                                        ; FF_X25_Y26_N56             ; 2       ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|XWCN9723_2                                                                                                                                                                                                                                        ; FF_X25_Y26_N50             ; 2       ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|XWCN9723_3                                                                                                                                                                                                                                        ; FF_X25_Y24_N2              ; 2       ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|XWCN9723_4                                                                                                                                                                                                                                        ; FF_X25_Y23_N56             ; 2       ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|XWCN9723_5                                                                                                                                                                                                                                        ; FF_X25_Y23_N50             ; 2       ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|XWCN9723_6                                                                                                                                                                                                                                        ; FF_X25_Y20_N41             ; 2       ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|XWCN9723_7                                                                                                                                                                                                                                        ; FF_X21_Y18_N35             ; 23      ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|ZNZS8187:LSFF6823|OREJ9124[0]                                                                                                                                                                                                                     ; FF_X21_Y15_N38             ; 21      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|\NYEB4590:14:VVYU6267_1                                                                                                                                                                                                                           ; MLABCELL_X25_Y24_N54       ; 2       ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|ZNZS8187:WGSH7730|OREJ9124[0]                                                                                                                                                                                                                                                                                   ; FF_X1_Y6_N17               ; 16      ; Clock enable, Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X1_Y5_N6           ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                         ; LABCELL_X1_Y5_N27          ; 1       ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                     ; MLABCELL_X6_Y6_N57         ; 4       ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X4_Y2_N54          ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                             ; LABCELL_X1_Y6_N51          ; 13      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X2_Y2_N23               ; 64      ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                      ; LABCELL_X1_Y4_N0           ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; LABCELL_X2_Y1_N9           ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1           ; LABCELL_X2_Y3_N21          ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6                           ; LABCELL_X2_Y1_N27          ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11                          ; LABCELL_X2_Y1_N6           ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                             ; MLABCELL_X3_Y3_N33         ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1              ; LABCELL_X1_Y4_N27          ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                ; MLABCELL_X3_Y4_N0          ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5                    ; MLABCELL_X3_Y2_N27         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~8                    ; MLABCELL_X3_Y2_N57         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2      ; LABCELL_X4_Y2_N9           ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; LABCELL_X4_Y2_N0           ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X2_Y2_N5                ; 16      ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X2_Y1_N32               ; 13      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X2_Y2_N29               ; 38      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; FF_X2_Y1_N41               ; 62      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X1_Y1_N54          ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X1_Y1_N26               ; 45      ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X2_Y3_N54          ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+------------------------------------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                        ;
+-----------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                  ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK2_50                                                             ; PIN_AA16                   ; 49      ; Global Clock         ; GCLK0            ; --                        ;
; CLOCK_50                                                              ; PIN_AF14                   ; 2548    ; Global Clock         ; GCLK5            ; --                        ;
; MIPI_PIXEL_CLK                                                        ; PIN_AA21                   ; 394     ; Global Clock         ; GCLK9            ; --                        ;
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|fboutclk_wire[0] ; FRACTIONALPLL_X0_Y15_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[1]   ; PLLOUTPUTCOUNTER_X0_Y22_N1 ; 1       ; Global Clock         ; GCLK1            ; --                        ;
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[2]   ; PLLOUTPUTCOUNTER_X0_Y19_N1 ; 3906    ; Global Clock         ; GCLK4            ; --                        ;
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[3]   ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 324     ; Global Clock         ; GCLK7            ; --                        ;
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[4]   ; PLLOUTPUTCOUNTER_X0_Y21_N1 ; 1       ; Global Clock         ; GCLK6            ; --                        ;
+-----------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                              ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; 2046    ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1825    ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_mem_stall                                                            ; 840     ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_scheduler:scheduler|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0                        ; 730     ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                       ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM                                                                                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 25           ; 1024         ; 25           ; yes                    ; no                      ; yes                    ; yes                     ; 25600  ; 1024                        ; 25                          ; 1024                        ; 25                          ; 25600               ; 3           ; 0     ; None                      ; M10K_X26_Y17_N0, M10K_X26_Y19_N0, M10K_X26_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|altsyncram_e2d1:fifo_ram|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 1            ; 4            ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 4      ; 4                           ; 1                           ; 4                           ; 1                           ; 4                   ; 1           ; 0     ; None                      ; M10K_X14_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage                 ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_f471:dpfifo|altsyncram_0ns1:FIFOram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 10           ; 4            ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 40     ; 4                           ; 10                          ; 4                           ; 10                          ; 40                  ; 1           ; 0     ; None                      ; M10K_X26_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_rcd1:auto_generated|a_dpfifo_d471:dpfifo|altsyncram_sms1:FIFOram|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 20           ; 2            ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 40     ; 2                           ; 19                          ; 2                           ; 19                          ; 38                  ; 1           ; 0     ; None                      ; M10K_X14_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:GEN_RAM_INST_FFRAM[0].ram_inst0|altsyncram_8lq1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None                      ; M10K_X26_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:GEN_RAM_INST_FFRAM[1].ram_inst0|altsyncram_8lq1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None                      ; M10K_X26_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:GEN_RAM_INST_FFRAM[2].ram_inst0|altsyncram_8lq1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None                      ; M10K_X26_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:GEN_RAM_INST_FFRAM[3].ram_inst0|altsyncram_8lq1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None                      ; M10K_X26_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[0].ram_inst|altsyncram_pvt1:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None                      ; M10K_X26_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[1].ram_inst|altsyncram_pvt1:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None                      ; M10K_X26_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[2].ram_inst|altsyncram_pvt1:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None                      ; M10K_X26_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:GEN_RAM_INST_FFRAM[3].ram_inst|altsyncram_pvt1:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None                      ; M10K_X26_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                      ; M10K_X38_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                      ; M10K_X41_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0     ; None                      ; M10K_X26_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0     ; None                      ; M10K_X76_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0     ; None                      ; M10K_X49_Y9_N0, M10K_X49_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 640    ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 1           ; 0     ; None                      ; M10K_X58_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None                      ; M10K_X49_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None                      ; M10K_X58_Y7_N0, M10K_X58_Y8_N0, M10K_X58_Y10_N0, M10K_X58_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 15           ; 128          ; 15           ; yes                    ; no                      ; yes                    ; no                      ; 1920   ; 128                         ; 15                          ; 128                         ; 15                          ; 1920                ; 1           ; 0     ; None                      ; M10K_X58_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None                      ; M10K_X38_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                      ; M10K_X69_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                      ; M10K_X69_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b5n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                              ; AUTO ; Single Port      ; Single Clock ; 25000        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 800000 ; 25000                       ; 32                          ; --                          ; --                          ; 800000              ; 98          ; 0     ; Qsys_onchip_memory2_0.hex ; M10K_X58_Y11_N0, M10K_X58_Y19_N0, M10K_X58_Y17_N0, M10K_X49_Y15_N0, M10K_X58_Y25_N0, M10K_X58_Y26_N0, M10K_X69_Y12_N0, M10K_X58_Y14_N0, M10K_X69_Y21_N0, M10K_X58_Y21_N0, M10K_X49_Y14_N0, M10K_X69_Y20_N0, M10K_X49_Y20_N0, M10K_X69_Y17_N0, M10K_X38_Y10_N0, M10K_X38_Y9_N0, M10K_X38_Y12_N0, M10K_X58_Y23_N0, M10K_X49_Y23_N0, M10K_X69_Y23_N0, M10K_X58_Y16_N0, M10K_X58_Y9_N0, M10K_X41_Y14_N0, M10K_X38_Y22_N0, M10K_X41_Y22_N0, M10K_X38_Y23_N0, M10K_X41_Y10_N0, M10K_X41_Y11_N0, M10K_X49_Y13_N0, M10K_X58_Y27_N0, M10K_X58_Y20_N0, M10K_X49_Y27_N0, M10K_X76_Y21_N0, M10K_X76_Y18_N0, M10K_X76_Y20_N0, M10K_X38_Y15_N0, M10K_X38_Y18_N0, M10K_X41_Y18_N0, M10K_X49_Y19_N0, M10K_X41_Y25_N0, M10K_X41_Y23_N0, M10K_X41_Y12_N0, M10K_X41_Y8_N0, M10K_X49_Y12_N0, M10K_X41_Y15_N0, M10K_X41_Y24_N0, M10K_X49_Y24_N0, M10K_X49_Y25_N0, M10K_X38_Y25_N0, M10K_X49_Y26_N0, M10K_X69_Y16_N0, M10K_X49_Y17_N0, M10K_X49_Y18_N0, M10K_X38_Y16_N0, M10K_X26_Y9_N0, M10K_X38_Y14_N0, M10K_X41_Y19_N0, M10K_X38_Y17_N0, M10K_X41_Y17_N0, M10K_X69_Y15_N0, M10K_X69_Y14_N0, M10K_X69_Y13_N0, M10K_X76_Y19_N0, M10K_X58_Y24_N0, M10K_X76_Y24_N0, M10K_X69_Y22_N0, M10K_X49_Y22_N0, M10K_X38_Y20_N0, M10K_X38_Y21_N0, M10K_X38_Y19_N0, M10K_X38_Y24_N0, M10K_X58_Y15_N0, M10K_X69_Y18_N0, M10K_X58_Y18_N0, M10K_X41_Y21_N0, M10K_X26_Y16_N0, M10K_X26_Y20_N0, M10K_X41_Y26_N0, M10K_X38_Y26_N0, M10K_X41_Y28_N0, M10K_X49_Y11_N0, M10K_X69_Y9_N0, M10K_X69_Y19_N0, M10K_X41_Y13_N0, M10K_X41_Y20_N0, M10K_X49_Y16_N0, M10K_X49_Y21_N0, M10K_X41_Y16_N0, M10K_X26_Y21_N0, M10K_X69_Y25_N0, M10K_X69_Y26_N0, M10K_X69_Y27_N0, M10K_X38_Y11_N0, M10K_X41_Y9_N0, M10K_X38_Y13_N0, M10K_X49_Y28_N0, M10K_X58_Y22_N0, M10K_X58_Y28_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|altsyncram_6ej1:altsyncram2|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 638          ; 36           ; 638          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 22968  ; 638                         ; 36                          ; 638                         ; 36                          ; 22968               ; 4           ; 0     ; None                      ; M10K_X14_Y4_N0, M10K_X14_Y3_N0, M10K_X14_Y5_N0, M10K_X14_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 26           ; 4096         ; 26           ; yes                    ; no                      ; yes                    ; no                      ; 106496 ; 4096                        ; 26                          ; 4096                        ; 26                          ; 106496              ; 13          ; 0     ; None                      ; M10K_X5_Y9_N0, M10K_X14_Y7_N0, M10K_X5_Y6_N0, M10K_X5_Y10_N0, M10K_X5_Y8_N0, M10K_X5_Y11_N0, M10K_X5_Y4_N0, M10K_X5_Y5_N0, M10K_X5_Y13_N0, M10K_X5_Y12_N0, M10K_X5_Y7_N0, M10K_X5_Y3_N0, M10K_X14_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Two Independent 18x18           ; 5           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 7           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 8           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                          ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X86_Y12_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X86_Y8_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X86_Y10_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                  ; Two Independent 18x18 ; DSP_X20_Y12_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|Mult0~8                                                                                                                                                                                                                  ; Two Independent 18x18 ; DSP_X20_Y16_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Add0~8                                                                                                                                                                                                                    ; Sum of two 18x18      ; DSP_X32_Y14_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|Mult2~8                                                                                                                                                                                                                   ; Independent 9x9       ; DSP_X32_Y12_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 17,694 / 289,320 ( 6 % )  ;
; C12 interconnects                           ; 165 / 13,420 ( 1 % )      ;
; C2 interconnects                            ; 5,434 / 119,108 ( 5 % )   ;
; C4 interconnects                            ; 3,267 / 56,300 ( 6 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 1,703 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 7 / 16 ( 44 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 3,339 / 84,580 ( 4 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 382 / 12,676 ( 3 % )      ;
; R14/C12 interconnect drivers                ; 452 / 20,720 ( 2 % )      ;
; R3 interconnects                            ; 7,385 / 130,992 ( 6 % )   ;
; R6 interconnects                            ; 11,304 / 266,960 ( 4 % )  ;
; Spine clocks                                ; 23 / 360 ( 6 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 8     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 190          ; 37           ; 190          ; 0            ; 0            ; 194       ; 190          ; 0            ; 194       ; 194       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 8            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 157          ; 4            ; 194          ; 194          ; 0         ; 4            ; 194          ; 0         ; 0         ; 194          ; 194          ; 194          ; 194          ; 194          ; 194          ; 194          ; 194          ; 194          ; 194          ; 186          ; 194          ; 194          ; 194          ; 194          ; 194          ; 194          ; 194          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CAMERA_PWDN_n       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_RESET_n        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_REFCLK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_SYNC_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CONVST          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DIN             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DOUT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_XCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK3_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK4_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IRDA_RXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IRDA_TXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_CLK27            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_HS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_RESET_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_VS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_BLANK_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_CS_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_MCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CAMERA_I2C_SDA      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CAMERA_I2C_SCL      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_I2C_SCL        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_I2C_SDA        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_BCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK2_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_VS       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_CLK      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_HS       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_D[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_D[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_D[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_D[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_D[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_D[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_D[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_D[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_D[8]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_D[9]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                             ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                   ; Destination Clock(s)                                              ; Delay Added in ns ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------+
; u0|pll_sys|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll_sys|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; 606.1             ;
; CLOCK_50                                                          ; CLOCK_50                                                          ; 237.4             ;
; altera_reserved_tck                                               ; altera_reserved_tck                                               ; 211.2             ;
; MIPI_PIXEL_CLK                                                    ; MIPI_PIXEL_CLK                                                    ; 129.5             ;
; u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk ; 56.7              ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|sop_data_cnt[7]                                                                                                                                                                                                                                                                                          ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|mI2C_CLK_DIV[0]                                                                                                                                                                                                                                         ; 3.148             ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|sop_data_cnt[4]                                                                                                                                                                                                                                                                                          ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|mI2C_CLK_DIV[0]                                                                                                                                                                                                                                         ; 3.140             ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|sop_data_cnt[6]                                                                                                                                                                                                                                                                                          ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|mI2C_CLK_DIV[0]                                                                                                                                                                                                                                         ; 3.111             ;
; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|sop_data_cnt[5]                                                                                                                                                                                                                                                                                          ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|mI2C_CLK_DIV[0]                                                                                                                                                                                                                                         ; 2.904             ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_endofpacket_1                                                                                                                                          ; Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|mI2C_CLK_DIV[0]                                                                                                                                                                                                                                         ; 2.557             ;
; MIPI_PIXEL_VS                                                                                                                                                                                                                                                                                                                                            ; FpsMonitor:uFps|pre_vs                                                                                                                                                                                                                                                                                                                               ; 2.270             ;
; FpsMonitor:uFps|sec_cnt[24]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.668             ;
; FpsMonitor:uFps|pre_vs                                                                                                                                                                                                                                                                                                                                   ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[25]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[22]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[23]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[20]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[19]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[18]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[17]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[16]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[15]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[14]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[13]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[12]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[11]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[10]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[9]                                                                                                                                                                                                                                                                                                                               ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[8]                                                                                                                                                                                                                                                                                                                               ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[7]                                                                                                                                                                                                                                                                                                                               ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[6]                                                                                                                                                                                                                                                                                                                               ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[5]                                                                                                                                                                                                                                                                                                                               ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[4]                                                                                                                                                                                                                                                                                                                               ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[3]                                                                                                                                                                                                                                                                                                                               ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[2]                                                                                                                                                                                                                                                                                                                               ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[1]                                                                                                                                                                                                                                                                                                                               ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[0]                                                                                                                                                                                                                                                                                                                               ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[21]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|sec_cnt[26]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                            ; 1.653             ;
; FpsMonitor:uFps|rfps_l[3]                                                                                                                                                                                                                                                                                                                                ; FpsMonitor:uFps|rfps_h[1]                                                                                                                                                                                                                                                                                                                            ; 1.624             ;
; FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                                ; FpsMonitor:uFps|rfps_h[1]                                                                                                                                                                                                                                                                                                                            ; 1.624             ;
; FpsMonitor:uFps|rfps_l[2]                                                                                                                                                                                                                                                                                                                                ; FpsMonitor:uFps|rfps_h[1]                                                                                                                                                                                                                                                                                                                            ; 1.624             ;
; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                                ; FpsMonitor:uFps|rfps_h[1]                                                                                                                                                                                                                                                                                                                            ; 1.624             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.386             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.348             ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[7]                                                         ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[6]                                                     ; 1.084             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 1.053             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 1.053             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[4]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[3]                                                                                                                                                                                                                                                                             ; 1.051             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[2]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[2]                                                                                                                                                                                                                                                                             ; 1.051             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[1]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[1]                                                                                                                                                                                                                                                                             ; 1.051             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.041             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[3]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[1]                                                                                                                                                                                                                                                                             ; 1.032             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|JDEH1332[0]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[3]                                                                                                                                                                                                                                                                             ; 1.032             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                       ; 1.023             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]  ; 1.020             ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[35]                                                        ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[34]                                                    ; 1.019             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                       ; 1.008             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.008             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 0.995             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                       ; 0.989             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 0.984             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                       ; 0.981             ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[2]                                                         ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[1]                                                     ; 0.981             ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[4]                                                         ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[3]                                                     ; 0.981             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                ; 0.978             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[7]                                                     ; 0.975             ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[11]                                                        ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[10]                                                    ; 0.970             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; 0.970             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                       ; 0.966             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 0.966             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                ; 0.965             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                         ; 0.964             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                         ; 0.964             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                         ; 0.964             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                ; 0.963             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]  ; 0.961             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]  ; 0.953             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                ; 0.949             ;
; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|request_data_valid                                                                                                                                                                                                                                                                    ; Qsys:u0|Qsys_alt_vip_itc_0:alt_vip_itc_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_next_r[0]                                                                                                                                                                                                                             ; 0.943             ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]  ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[35]                                                    ; 0.942             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]  ; 0.941             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[7]                                                     ; 0.940             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] ; 0.940             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                             ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                         ; 0.937             ;
; Qsys:u0|Qsys_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                                                      ; Qsys:u0|Qsys_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                                  ; 0.935             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 0.921             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 0.914             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 0.914             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 0.914             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 0.914             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 0.914             ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]  ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[0]                                                     ; 0.913             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                                                                                     ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_endof_burst                                                                                                                                                                                     ; 0.912             ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[34]                                                        ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[33]                                                    ; 0.907             ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[24]                                                        ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[23]                                                    ; 0.905             ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[26]                                                        ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[25]                                                    ; 0.905             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[2]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[1]                                                                                                                                                                                                                                                                             ; 0.902             ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                         ; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                      ; 0.900             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                         ; 0.899             ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[17]                                                        ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[16]                                                    ; 0.893             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[7]                                                     ; 0.893             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[1]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[0]                                                                                                                                                                                                                                                                             ; 0.892             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                ; 0.890             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                ; 0.890             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "DE1_SOC_D8M_SDRAM"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 5 clocks (5 global)
    Info (11162): Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G1
    Info (11162): Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0 with 3966 fanout uses global clock CLKCTRL_G4
    Info (11162): Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[3]~CLKENA0 with 320 fanout uses global clock CLKCTRL_G7
    Info (11162): Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[4]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G6
    Info (11162): CLOCK_50~inputCLKENA0 with 2781 fanout uses global clock CLKCTRL_G5
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): MIPI_PIXEL_CLK~inputCLKENA0 with 415 fanout uses global clock CLKCTRL_G9
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): CLOCK2_50~inputCLKENA0 with 44 fanout uses global clock CLKCTRL_G0
Warning (16406): 1 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver MIPI_PIXEL_CLK~inputCLKENA0, placed at CLKCTRL_G9
        Info (179012): Refclk input I/O pad MIPI_PIXEL_CLK is placed onto PIN_AA21
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Warning (335093): The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity YPHP7743
        Info (332166): set_disable_timing [get_cells -hierarchical VVYU6267_0]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_0]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_1]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_2]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_3]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_4]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_5]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_6]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BVXN3148_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity alt_vip_common_sync
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_coq1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_vcq1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe12|dffe13a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/Qsys_nios2_gen2_cpu.sdc'
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc'
Warning (332174): Ignored filter at alt_vip_common_dc_mixed_widths_fifo.sdc(105): u0|alt_vip_vfb_0|pkt_trans_rd|READ_BLOCK.read_proc_instance|load_msg_queue|*ws_dgrp|dffpipe* could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc Line: 105
Warning (332049): Ignored set_net_delay at alt_vip_common_dc_mixed_widths_fifo.sdc(105): argument -to with value [get_keepers {u0|alt_vip_vfb_0|pkt_trans_rd|READ_BLOCK.read_proc_instance|load_msg_queue|*ws_dgrp|dffpipe*}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc Line: 105
    Info (332050): set_net_delay -from [get_pins -compatibility_mode "${fifo_name}rdptr_g[*]*"] -to [get_keepers "${fifo_name}ws_dgrp|dffpipe*"] -max 2 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc Line: 105
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc'
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc'
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance|*context_expecting_valid_ptr* could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 178
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance|*csel_expecting_valid_ptr* could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 178
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance|*current_ctxt_id* could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 178
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance|*period_expecting_valid_ptr* could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 178
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(184): *packet_transfer*read_proc_instance|*mm_msg_din* could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 184
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance|*context_expecting_valid_ptr* could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 201
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance|*csel_expecting_valid_ptr* could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 201
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance|*current_ctxt_id* could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 201
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance|*period_expecting_valid_ptr* could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 201
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(207): *packet_transfer*read_proc_instance|*mm_msg_din* could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 207
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance|*context_target_addr* could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 223
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance|*csel_target_addr* could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 223
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance|*current_ctxt_id* could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 223
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance|*period_targer_addr_start* could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 223
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance|*context_target_addr* could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 237
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance|*csel_target_addr* could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 237
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance|*current_ctxt_id* could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 237
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance|*period_targer_addr_start* could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 237
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc'
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/alt_vip_cvo_core.sdc'
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(25): *|cvo_core*|mode_banks|u_calculate_mode_dynamic|* could not be matched with a net File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 25
Warning (332049): Ignored set_multicycle_path at alt_vip_cvo_core.sdc(25): Argument <through> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 25
    Info (332050): set_multicycle_path -setup -start -through [get_nets "*|${corename}*|mode_banks|u_calculate_mode_dynamic|*"] 2 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 25
Warning (332049): Ignored set_multicycle_path at alt_vip_cvo_core.sdc(26): Argument <through> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 26
    Info (332050): set_multicycle_path -hold -start -through [get_nets "*|${corename}*|mode_banks|u_calculate_mode_dynamic|*"] 1 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 26
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(29): *|cvo_core*|mode_banks|interlaced_reg could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 29
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(29): *|cvo_core*|mode_banks|vid_interlaced could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 29
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(29): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 29
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|interlaced_reg"]              -to [get_keepers "*|${corename}*|mode_banks|vid_interlaced"]           100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 29
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(29): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 29
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(30): *|cvo_core*|mode_banks|h_total_minus_one_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 30
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(30): *|cvo_core*|mode_banks|vid_h_total_minus_one[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 30
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(30): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 30
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_minus_one_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_minus_one[*]"] 100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 30
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(30): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 30
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(31): *|cvo_core*|mode_banks|v_total_minus_one_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 31
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(31): *|cvo_core*|mode_banks|vid_v_total_minus_one[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 31
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(31): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 31
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|v_total_minus_one_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_v_total_minus_one[*]"] 100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 31
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(31): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 31
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(32): *|cvo_core*|mode_banks|h_total_minus_two_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 32
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(32): *|cvo_core*|mode_banks|vid_h_total_minus_two[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 32
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(32): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 32
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_minus_two_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_minus_two[*]"] 100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 32
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(32): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 32
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(33): *|cvo_core*|mode_banks|h_total_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 33
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(33): *|cvo_core*|mode_banks|vid_h_total[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 33
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(33): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 33
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_h_total[*]"]           100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 33
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(33): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 33
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(34): *|cvo_core*|mode_banks|v_total_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 34
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(34): *|cvo_core*|mode_banks|vid_v_total[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 34
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(34): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 34
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|v_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_v_total[*]"]           100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 34
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(34): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 34
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(35): *|cvo_core*|mode_banks|h_blank_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 35
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(35): *|cvo_core*|mode_banks|vid_h_blank[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 35
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(35): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 35
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_blank_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_h_blank[*]"]           100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 35
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(35): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 35
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(36): *|cvo_core*|mode_banks|h_sync_start_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 36
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(36): *|cvo_core*|mode_banks|vid_h_sync_start[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 36
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(36): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 36
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_start_reg[*]"]         -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_start[*]"]      100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 36
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(36): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 36
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(37): *|cvo_core*|mode_banks|h_sync_end_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 37
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(37): *|cvo_core*|mode_banks|vid_h_sync_end[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 37
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(37): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 37
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_end_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_end[*]"]        100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 37
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(37): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 37
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(38): *|cvo_core*|mode_banks|f2_v_start_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 38
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(38): *|cvo_core*|mode_banks|vid_f2_v_start[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 38
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(38): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 38
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_start_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_start[*]"]        100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 38
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(38): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 38
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(39): *|cvo_core*|mode_banks|f1_v_start_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 39
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(39): *|cvo_core*|mode_banks|vid_f1_v_start[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 39
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(39): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 39
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_start_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_start[*]"]        100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 39
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(39): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 39
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(40): *|cvo_core*|mode_banks|f1_v_end_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 40
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(40): *|cvo_core*|mode_banks|vid_f1_v_end[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 40
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(40): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 40
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_end_reg[*]"]             -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_end[*]"]          100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 40
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(40): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 40
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(41): *|cvo_core*|mode_banks|f2_v_sync_start_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 41
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(41): *|cvo_core*|mode_banks|vid_f2_v_sync_start[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 41
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(41): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 41
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_sync_start_reg[*]"]      -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_sync_start[*]"]   100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 41
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(41): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 41
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(42): *|cvo_core*|mode_banks|f2_v_sync_end_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 42
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(42): *|cvo_core*|mode_banks|vid_f2_v_sync_end[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 42
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(42): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 42
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_sync_end_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_sync_end[*]"]     100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 42
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(42): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 42
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(43): *|cvo_core*|mode_banks|f1_v_sync_start_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 43
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(43): *|cvo_core*|mode_banks|vid_f1_v_sync_start[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 43
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(43): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 43
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_sync_start_reg[*]"]      -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_sync_start[*]"]   100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 43
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(43): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 43
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(44): *|cvo_core*|mode_banks|f1_v_sync_end_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 44
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(44): *|cvo_core*|mode_banks|vid_f1_v_sync_end[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 44
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(44): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 44
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_sync_end_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_sync_end[*]"]     100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 44
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(44): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 44
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(45): *|cvo_core*|mode_banks|f_rising_edge_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 45
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(45): *|cvo_core*|mode_banks|vid_f_rising_edge[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 45
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(45): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 45
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f_rising_edge_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f_rising_edge[*]"]     100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 45
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(45): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 45
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(46): *|cvo_core*|mode_banks|f_falling_edge_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 46
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(46): *|cvo_core*|mode_banks|vid_f_falling_edge[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 46
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(46): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 46
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f_falling_edge_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f_falling_edge[*]"]    100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 46
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(46): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 46
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(47): *|cvo_core*|mode_banks|f1_v_end_nxt_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 47
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(47): *|cvo_core*|mode_banks|vid_f1_v_end_nxt[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 47
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(47): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 47
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_end_nxt_reg[*]"]         -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_end_nxt[*]"]      100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 47
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(47): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 47
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(48): *|cvo_core*|mode_banks|f2_anc_v_start_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 48
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(48): *|cvo_core*|mode_banks|vid_f2_anc_v_start[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 48
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(48): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 48
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f2_anc_v_start_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f2_anc_v_start[*]"]    100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 48
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(48): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 48
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(49): *|cvo_core*|mode_banks|f1_anc_v_start_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 49
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(49): *|cvo_core*|mode_banks|vid_f1_anc_v_start[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 49
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(49): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 49
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f1_anc_v_start_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f1_anc_v_start[*]"]    100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 49
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(49): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 49
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(50): *|cvo_core*|mode_banks|h_sync_polarity_reg could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 50
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(50): *|cvo_core*|mode_banks|vid_h_sync_polarity could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 50
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(50): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 50
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_polarity_reg"]         -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_polarity"]      100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 50
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(50): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 50
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(51): *|cvo_core*|mode_banks|v_sync_polarity_reg could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 51
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(51): *|cvo_core*|mode_banks|vid_v_sync_polarity could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 51
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(51): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 51
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|v_sync_polarity_reg"]         -to [get_keepers "*|${corename}*|mode_banks|vid_v_sync_polarity"]      100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 51
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(51): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 51
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(52): *|cvo_core*|mode_banks|h_total_check_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 52
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(52): *|cvo_core*|mode_banks|vid_h_total_check[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 52
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(52): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 52
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_check_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_check[*]"]     100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 52
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(52): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 52
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(53): *|cvo_core*|mode_banks|ap_start_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 53
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(53): *|cvo_core*|mode_banks|vid_ap_start[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 53
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(53): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 53
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|ap_start_reg[*]"]             -to [get_keepers "*|${corename}*|mode_banks|vid_ap_start[*]"]          100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 53
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(53): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 53
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(54): *|cvo_core*|mode_banks|h_frame_complete_point_reg[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 54
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(54): *|cvo_core*|mode_banks|vid_h_frame_complete_point[*] could not be matched with a keeper File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 54
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(54): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 54
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_frame_complete_point_reg[*]"]  -to [get_keepers "*|${corename}*|mode_banks|vid_h_frame_complete_point[*]"] 100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 54
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(54): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 54
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(57): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 57
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|interlaced_reg"]              -to [get_keepers "*|${corename}*|mode_banks|vid_interlaced"]           -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 57
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(57): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 57
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(58): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 58
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_minus_one_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_minus_one[*]"] -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 58
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(58): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 58
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(59): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 59
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|v_total_minus_one_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_v_total_minus_one[*]"] -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 59
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(59): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 59
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(60): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 60
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_minus_two_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_minus_two[*]"] -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 60
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(60): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 60
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(61): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 61
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_h_total[*]"]           -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 61
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(61): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 61
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(62): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 62
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|v_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_v_total[*]"]           -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 62
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(62): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 62
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(63): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 63
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_blank_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_h_blank[*]"]           -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 63
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(63): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 63
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(64): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 64
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_start_reg[*]"]         -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_start[*]"]      -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 64
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(64): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 64
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(65): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 65
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_end_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_end[*]"]        -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 65
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(65): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 65
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(66): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 66
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_start_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_start[*]"]        -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 66
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(66): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 66
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(67): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 67
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_start_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_start[*]"]        -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 67
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(67): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 67
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(68): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 68
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_end_reg[*]"]             -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_end[*]"]          -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 68
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(68): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 68
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(69): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 69
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_sync_start_reg[*]"]      -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_sync_start[*]"]   -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 69
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(69): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 69
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(70): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 70
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_sync_end_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_sync_end[*]"]     -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 70
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(70): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 70
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(71): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 71
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_sync_start_reg[*]"]      -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_sync_start[*]"]   -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 71
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(71): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 71
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(72): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 72
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_sync_end_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_sync_end[*]"]     -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 72
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(72): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 72
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(73): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 73
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f_rising_edge_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f_rising_edge[*]"]     -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 73
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(73): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 73
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(74): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 74
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f_falling_edge_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f_falling_edge[*]"]    -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 74
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(74): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 74
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(75): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 75
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_end_nxt_reg[*]"]         -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_end_nxt[*]"]      -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 75
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(75): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 75
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(76): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 76
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f2_anc_v_start_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f2_anc_v_start[*]"]    -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 76
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(76): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 76
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(77): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 77
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f1_anc_v_start_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f1_anc_v_start[*]"]    -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 77
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(77): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 77
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(78): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 78
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_polarity_reg"]         -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_polarity"]      -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 78
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(78): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 78
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(79): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 79
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|v_sync_polarity_reg"]         -to [get_keepers "*|${corename}*|mode_banks|vid_v_sync_polarity"]      -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 79
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(79): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 79
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(80): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 80
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_check_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_check[*]"]     -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 80
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(80): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 80
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(81): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 81
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|ap_start_reg[*]"]             -to [get_keepers "*|${corename}*|mode_banks|vid_ap_start[*]"]          -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 81
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(81): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 81
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(82): Argument <from> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 82
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_frame_complete_point_reg[*]"] -to [get_keepers "*|${corename}*|mode_banks|vid_h_frame_complete_point[*]"] -100 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 82
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(82): Argument <to> is an empty collection File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 82
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(86): argument -from with value [get_keepers {*|cvo_core*|mode_banks|interlaced_reg}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 86
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|interlaced_reg"]              -to [get_keepers "*|${corename}*|mode_banks|vid_interlaced"]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 86
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(87): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_total_minus_one_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 87
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_minus_one_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_minus_one[*]"] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 87
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(88): argument -from with value [get_keepers {*|cvo_core*|mode_banks|v_total_minus_one_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 88
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|v_total_minus_one_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_v_total_minus_one[*]"] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 88
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(89): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_total_minus_two_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 89
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_minus_two_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_minus_two[*]"] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 89
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(90): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_total_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 90
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_h_total[*]"]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 90
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(91): argument -from with value [get_keepers {*|cvo_core*|mode_banks|v_total_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 91
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|v_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_v_total[*]"]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 91
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(92): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_blank_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 92
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_blank_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_h_blank[*]"]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 92
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(93): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_sync_start_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 93
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_start_reg[*]"]         -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_start[*]"]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 93
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(94): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_sync_end_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 94
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_end_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_end[*]"]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 94
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(95): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f2_v_start_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 95
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_start_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_start[*]"]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 95
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(96): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f1_v_start_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 96
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_start_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_start[*]"]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 96
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(97): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f1_v_end_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 97
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_end_reg[*]"]             -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_end[*]"]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 97
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(98): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f2_v_sync_start_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 98
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_sync_start_reg[*]"]      -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_sync_start[*]"]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 98
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(99): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f2_v_sync_end_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 99
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_sync_end_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_sync_end[*]"]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 99
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(100): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f1_v_sync_start_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 100
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_sync_start_reg[*]"]      -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_sync_start[*]"]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 100
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(101): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f1_v_sync_end_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 101
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_sync_end_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_sync_end[*]"]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 101
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(102): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f_rising_edge_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 102
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f_rising_edge_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f_rising_edge[*]"]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 102
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(103): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f_falling_edge_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 103
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f_falling_edge_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f_falling_edge[*]"]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 103
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(104): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f1_v_end_nxt_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 104
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_end_nxt_reg[*]"]         -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_end_nxt[*]"]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 104
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(105): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f2_anc_v_start_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 105
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f2_anc_v_start_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f2_anc_v_start[*]"]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 105
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(106): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f1_anc_v_start_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 106
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f1_anc_v_start_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f1_anc_v_start[*]"]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 106
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(107): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_sync_polarity_reg}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 107
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_polarity_reg"]         -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_polarity"]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 107
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(108): argument -from with value [get_keepers {*|cvo_core*|mode_banks|v_sync_polarity_reg}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 108
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|v_sync_polarity_reg"]         -to [get_keepers "*|${corename}*|mode_banks|vid_v_sync_polarity"]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 108
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(109): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_total_check_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 109
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_check_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_check[*]"]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 109
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(110): argument -from with value [get_keepers {*|cvo_core*|mode_banks|ap_start_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 110
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|ap_start_reg[*]"]             -to [get_keepers "*|${corename}*|mode_banks|vid_ap_start[*]"]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 110
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(111): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_frame_complete_point_reg[*]}] contains zero elements File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 111
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_frame_complete_point_reg[*]"] -to [get_keepers "*|${corename}*|mode_banks|vid_h_frame_complete_point[*]"] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/Qsys/synthesis/submodules/alt_vip_cvo_core.sdc Line: 111
Info (332104): Reading SDC File: 'DE1_SOC_D8M_SDRAM.SDC'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 10 -duty_cycle 50.00 -name {u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 5 -phase -144.00 -duty_cycle 50.00 -name {u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|pll_sys|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 5 -duty_cycle 50.00 -name {u0|pll_sys|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_sys|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 20 -duty_cycle 50.00 -name {u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|pll_sys|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 25 -duty_cycle 50.00 -name {u0|pll_sys|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_sys|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at DE1_SOC_D8M_SDRAM.sdc(108): VGA_BLANK could not be matched with a port File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/DE1_SOC_D8M_SDRAM.sdc Line: 108
Warning (332060): Node: Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[7]~5 is being clocked by Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C
Warning (332060): Node: Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|SD_COUNTER[0] is being clocked by Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|mI2C_CTRL_CLK
Warning (332060): Node: Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|i2c_clk_cnt[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_GO is being clocked by Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|i2c_clk_cnt[1]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll_sys|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_sys|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_sys|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 14 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000 altera_reserved_tck
    Info (332111):   10.000 clk_dram_ext
    Info (332111):   40.000  clk_vga_ext
    Info (332111):   20.000    CLOCK2_50
    Info (332111):   20.000    CLOCK3_50
    Info (332111):   20.000    CLOCK4_50
    Info (332111):   20.000     CLOCK_50
    Info (332111):   40.000 MIPI_PIXEL_CLK
    Info (332111):   40.000 MIPI_PIXEL_CLK_ext
    Info (332111):    2.000 u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   10.000 u0|pll_sys|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   40.000 u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   50.000 u0|pll_sys|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 58 registers into blocks of type Block RAM
    Extra Info (176218): Packed 215 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 62 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:58
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:56
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:43
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:01:10
Info (11888): Total time spent on timing analysis during the Fitter is 81.29 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:18
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/de1_soc_d8m_sdram.v Line: 18
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/de1_soc_d8m_sdram.v Line: 19
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/de1_soc_d8m_sdram.v Line: 21
    Info (169065): Pin FPGA_I2C_SDAT has a permanently disabled output enable File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/de1_soc_d8m_sdram.v Line: 45
    Info (169065): Pin PS2_CLK has a permanently disabled output enable File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/de1_soc_d8m_sdram.v Line: 66
    Info (169065): Pin PS2_CLK2 has a permanently disabled output enable File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/de1_soc_d8m_sdram.v Line: 67
    Info (169065): Pin PS2_DAT has a permanently disabled output enable File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/de1_soc_d8m_sdram.v Line: 68
    Info (169065): Pin PS2_DAT2 has a permanently disabled output enable File: C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/de1_soc_d8m_sdram.v Line: 69
Info (144001): Generated suppressed messages file C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/output_files/DE1_SOC_D8M_SDRAM.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 223 warnings
    Info: Peak virtual memory: 7074 megabytes
    Info: Processing ended: Thu Mar 17 13:17:06 2022
    Info: Elapsed time: 00:07:38
    Info: Total CPU time (on all processors): 00:15:05


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Vicky/Desktop/camera/DE1_SOC_D8M_VIP/output_files/DE1_SOC_D8M_SDRAM.fit.smsg.


