<profile>

<section name = "Vitis HLS Report for 'kernel_bicg_Pipeline_L21'" level="0">
<item name = "Date">Fri May  3 13:03:20 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">kernel_bicg</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.920 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">29, 29, 0.116 us, 0.116 us, 29, 29, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L2">27, 27, 3, 1, 1, 26, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 40, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 533, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_12_fu_385_p2">+, 0, 0, 12, 5, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="cmp51_i489_fu_402_p2">icmp, 0, 0, 12, 5, 4</column>
<column name="icmp_ln3421_fu_379_p2">icmp, 0, 0, 12, 5, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 5, 10</column>
<column name="i_3_fu_144">9, 2, 5, 10</column>
<column name="merlin_gmem_kernel_bicg_512_q_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="cmp51_i489_reg_666">1, 0, 1, 0</column>
<column name="i_3_fu_144">5, 0, 5, 0</column>
<column name="i_reg_656">5, 0, 5, 0</column>
<column name="i_reg_656_pp0_iter1_reg">5, 0, 5, 0</column>
<column name="raw_bits_63_reg_675">32, 0, 32, 0</column>
<column name="raw_bits_64_reg_680">32, 0, 32, 0</column>
<column name="raw_bits_65_reg_685">32, 0, 32, 0</column>
<column name="raw_bits_66_reg_690">32, 0, 32, 0</column>
<column name="raw_bits_67_reg_695">32, 0, 32, 0</column>
<column name="raw_bits_68_reg_700">32, 0, 32, 0</column>
<column name="raw_bits_69_reg_705">32, 0, 32, 0</column>
<column name="raw_bits_70_reg_710">32, 0, 32, 0</column>
<column name="raw_bits_71_reg_715">32, 0, 32, 0</column>
<column name="raw_bits_72_reg_720">32, 0, 32, 0</column>
<column name="raw_bits_73_reg_725">32, 0, 32, 0</column>
<column name="raw_bits_74_reg_730">32, 0, 32, 0</column>
<column name="raw_bits_75_reg_735">32, 0, 32, 0</column>
<column name="raw_bits_76_reg_740">32, 0, 32, 0</column>
<column name="raw_bits_77_reg_745">32, 0, 32, 0</column>
<column name="raw_bits_reg_670">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel_bicg_Pipeline_L21, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, kernel_bicg_Pipeline_L21, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, kernel_bicg_Pipeline_L21, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, kernel_bicg_Pipeline_L21, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, kernel_bicg_Pipeline_L21, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, kernel_bicg_Pipeline_L21, return value</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_AWVALID">out, 1, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_AWREADY">in, 1, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_AWADDR">out, 64, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_AWID">out, 1, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_AWLEN">out, 32, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_AWSIZE">out, 3, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_AWBURST">out, 2, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_AWLOCK">out, 2, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_AWCACHE">out, 4, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_AWPROT">out, 3, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_AWQOS">out, 4, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_AWREGION">out, 4, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_AWUSER">out, 1, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_WVALID">out, 1, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_WREADY">in, 1, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_WDATA">out, 512, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_WSTRB">out, 64, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_WLAST">out, 1, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_WID">out, 1, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_WUSER">out, 1, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_ARVALID">out, 1, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_ARREADY">in, 1, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_ARADDR">out, 64, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_ARID">out, 1, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_ARLEN">out, 32, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_ARSIZE">out, 3, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_ARBURST">out, 2, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_ARLOCK">out, 2, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_ARCACHE">out, 4, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_ARPROT">out, 3, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_ARQOS">out, 4, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_ARREGION">out, 4, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_ARUSER">out, 1, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_RVALID">in, 1, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_RREADY">out, 1, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_RDATA">in, 512, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_RLAST">in, 1, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_RID">in, 1, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_RFIFONUM">in, 9, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_RUSER">in, 1, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_RRESP">in, 2, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_BVALID">in, 1, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_BREADY">out, 1, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_BRESP">in, 2, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_BID">in, 1, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="m_axi_merlin_gmem_kernel_bicg_512_q_BUSER">in, 1, m_axi, merlin_gmem_kernel_bicg_512_q, pointer</column>
<column name="sext_ln3421_1">in, 58, ap_none, sext_ln3421_1, scalar</column>
<column name="q_buf_30_address0">out, 5, ap_memory, q_buf_30, array</column>
<column name="q_buf_30_ce0">out, 1, ap_memory, q_buf_30, array</column>
<column name="q_buf_30_we0">out, 1, ap_memory, q_buf_30, array</column>
<column name="q_buf_30_d0">out, 32, ap_memory, q_buf_30, array</column>
<column name="q_buf_29_address0">out, 5, ap_memory, q_buf_29, array</column>
<column name="q_buf_29_ce0">out, 1, ap_memory, q_buf_29, array</column>
<column name="q_buf_29_we0">out, 1, ap_memory, q_buf_29, array</column>
<column name="q_buf_29_d0">out, 32, ap_memory, q_buf_29, array</column>
<column name="q_buf_28_address0">out, 5, ap_memory, q_buf_28, array</column>
<column name="q_buf_28_ce0">out, 1, ap_memory, q_buf_28, array</column>
<column name="q_buf_28_we0">out, 1, ap_memory, q_buf_28, array</column>
<column name="q_buf_28_d0">out, 32, ap_memory, q_buf_28, array</column>
<column name="q_buf_27_address0">out, 5, ap_memory, q_buf_27, array</column>
<column name="q_buf_27_ce0">out, 1, ap_memory, q_buf_27, array</column>
<column name="q_buf_27_we0">out, 1, ap_memory, q_buf_27, array</column>
<column name="q_buf_27_d0">out, 32, ap_memory, q_buf_27, array</column>
<column name="q_buf_26_address0">out, 5, ap_memory, q_buf_26, array</column>
<column name="q_buf_26_ce0">out, 1, ap_memory, q_buf_26, array</column>
<column name="q_buf_26_we0">out, 1, ap_memory, q_buf_26, array</column>
<column name="q_buf_26_d0">out, 32, ap_memory, q_buf_26, array</column>
<column name="q_buf_25_address0">out, 5, ap_memory, q_buf_25, array</column>
<column name="q_buf_25_ce0">out, 1, ap_memory, q_buf_25, array</column>
<column name="q_buf_25_we0">out, 1, ap_memory, q_buf_25, array</column>
<column name="q_buf_25_d0">out, 32, ap_memory, q_buf_25, array</column>
<column name="q_buf_24_address0">out, 5, ap_memory, q_buf_24, array</column>
<column name="q_buf_24_ce0">out, 1, ap_memory, q_buf_24, array</column>
<column name="q_buf_24_we0">out, 1, ap_memory, q_buf_24, array</column>
<column name="q_buf_24_d0">out, 32, ap_memory, q_buf_24, array</column>
<column name="q_buf_23_address0">out, 5, ap_memory, q_buf_23, array</column>
<column name="q_buf_23_ce0">out, 1, ap_memory, q_buf_23, array</column>
<column name="q_buf_23_we0">out, 1, ap_memory, q_buf_23, array</column>
<column name="q_buf_23_d0">out, 32, ap_memory, q_buf_23, array</column>
<column name="q_buf_22_address0">out, 5, ap_memory, q_buf_22, array</column>
<column name="q_buf_22_ce0">out, 1, ap_memory, q_buf_22, array</column>
<column name="q_buf_22_we0">out, 1, ap_memory, q_buf_22, array</column>
<column name="q_buf_22_d0">out, 32, ap_memory, q_buf_22, array</column>
<column name="q_buf_21_address0">out, 5, ap_memory, q_buf_21, array</column>
<column name="q_buf_21_ce0">out, 1, ap_memory, q_buf_21, array</column>
<column name="q_buf_21_we0">out, 1, ap_memory, q_buf_21, array</column>
<column name="q_buf_21_d0">out, 32, ap_memory, q_buf_21, array</column>
<column name="q_buf_20_address0">out, 5, ap_memory, q_buf_20, array</column>
<column name="q_buf_20_ce0">out, 1, ap_memory, q_buf_20, array</column>
<column name="q_buf_20_we0">out, 1, ap_memory, q_buf_20, array</column>
<column name="q_buf_20_d0">out, 32, ap_memory, q_buf_20, array</column>
<column name="q_buf_19_address0">out, 5, ap_memory, q_buf_19, array</column>
<column name="q_buf_19_ce0">out, 1, ap_memory, q_buf_19, array</column>
<column name="q_buf_19_we0">out, 1, ap_memory, q_buf_19, array</column>
<column name="q_buf_19_d0">out, 32, ap_memory, q_buf_19, array</column>
<column name="q_buf_18_address0">out, 5, ap_memory, q_buf_18, array</column>
<column name="q_buf_18_ce0">out, 1, ap_memory, q_buf_18, array</column>
<column name="q_buf_18_we0">out, 1, ap_memory, q_buf_18, array</column>
<column name="q_buf_18_d0">out, 32, ap_memory, q_buf_18, array</column>
<column name="q_buf_17_address0">out, 5, ap_memory, q_buf_17, array</column>
<column name="q_buf_17_ce0">out, 1, ap_memory, q_buf_17, array</column>
<column name="q_buf_17_we0">out, 1, ap_memory, q_buf_17, array</column>
<column name="q_buf_17_d0">out, 32, ap_memory, q_buf_17, array</column>
<column name="q_buf_16_address0">out, 5, ap_memory, q_buf_16, array</column>
<column name="q_buf_16_ce0">out, 1, ap_memory, q_buf_16, array</column>
<column name="q_buf_16_we0">out, 1, ap_memory, q_buf_16, array</column>
<column name="q_buf_16_d0">out, 32, ap_memory, q_buf_16, array</column>
<column name="q_buf_address0">out, 5, ap_memory, q_buf, array</column>
<column name="q_buf_ce0">out, 1, ap_memory, q_buf, array</column>
<column name="q_buf_we0">out, 1, ap_memory, q_buf, array</column>
<column name="q_buf_d0">out, 32, ap_memory, q_buf, array</column>
</table>
</item>
</section>
</profile>
