

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_53_1'
================================================================
* Date:           Tue Feb  8 11:01:43 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.019 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_1  |        4|        4|         3|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sub_ln155_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln155"   --->   Operation 7 'read' 'sub_ln155_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub_ln542_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln542"   --->   Operation 8 'read' 'sub_ln542_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.preheader23"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_32 = load i2 %i" [../src/ban.cpp:53]   --->   Operation 11 'load' 'i_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.44ns)   --->   "%icmp_ln53 = icmp_eq  i2 %i_32, i2 3" [../src/ban.cpp:53]   --->   Operation 12 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.54ns)   --->   "%add_ln53 = add i2 %i_32, i2 1" [../src/ban.cpp:53]   --->   Operation 13 'add' 'add_ln53' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %.split41_ifconv, void %_ZNK3BaneqERKS_.exit.loopexit.exitStub" [../src/ban.cpp:53]   --->   Operation 14 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i2 %i_32" [../src/ban.cpp:54]   --->   Operation 15 'zext' 'zext_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln54 = add i6 %sub_ln542_read, i6 %zext_ln54" [../src/ban.cpp:54]   --->   Operation 16 'add' 'add_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i6 %add_ln54" [../src/ban.cpp:54]   --->   Operation 17 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b_num_addr = getelementptr i32 %b_num, i64 0, i64 %zext_ln54_1" [../src/ban.cpp:54]   --->   Operation 18 'getelementptr' 'b_num_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.78ns)   --->   "%add_ln54_1 = add i6 %sub_ln155_read, i6 %zext_ln54" [../src/ban.cpp:54]   --->   Operation 19 'add' 'add_ln54_1' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i6 %add_ln54_1" [../src/ban.cpp:54]   --->   Operation 20 'zext' 'zext_ln54_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_num_addr_11 = getelementptr i32 %b_num, i64 0, i64 %zext_ln54_2" [../src/ban.cpp:54]   --->   Operation 21 'getelementptr' 'b_num_addr_11' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr" [../src/ban.cpp:54]   --->   Operation 22 'load' 'b_num_load' <Predicate = (!icmp_ln53)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%b_num_load_1 = load i6 %b_num_addr_11" [../src/ban.cpp:54]   --->   Operation 23 'load' 'b_num_load_1' <Predicate = (!icmp_ln53)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln53 = store i2 %add_ln53, i2 %i" [../src/ban.cpp:53]   --->   Operation 24 'store' 'store_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%res = phi i1 %res_2, void %.split41_ifconv, i1 1, void %newFuncRoot"   --->   Operation 25 'phi' 'res' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr" [../src/ban.cpp:54]   --->   Operation 28 'load' 'b_num_load' <Predicate = (!icmp_ln53)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 29 [1/2] (1.23ns)   --->   "%b_num_load_1 = load i6 %b_num_addr_11" [../src/ban.cpp:54]   --->   Operation 29 'load' 'b_num_load_1' <Predicate = (!icmp_ln53)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%b_num_load_6_to_int = bitcast i32 %b_num_load" [../src/ban.cpp:54]   --->   Operation 30 'bitcast' 'b_num_load_6_to_int' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b_num_load_6_to_int, i32 23, i32 30" [../src/ban.cpp:54]   --->   Operation 31 'partselect' 'tmp_s' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_65 = trunc i32 %b_num_load_6_to_int" [../src/ban.cpp:54]   --->   Operation 32 'trunc' 'empty_65' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%b_num_load_7_to_int = bitcast i32 %b_num_load_1" [../src/ban.cpp:54]   --->   Operation 33 'bitcast' 'b_num_load_7_to_int' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b_num_load_7_to_int, i32 23, i32 30" [../src/ban.cpp:54]   --->   Operation 34 'partselect' 'tmp_135' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_66 = trunc i32 %b_num_load_7_to_int" [../src/ban.cpp:54]   --->   Operation 35 'trunc' 'empty_66' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.84ns)   --->   "%notlhs574 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:54]   --->   Operation 36 'icmp' 'notlhs574' <Predicate = (!icmp_ln53)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.05ns)   --->   "%notrhs575 = icmp_eq  i23 %empty_65, i23 0" [../src/ban.cpp:54]   --->   Operation 37 'icmp' 'notrhs575' <Predicate = (!icmp_ln53)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.84ns)   --->   "%notlhs576 = icmp_ne  i8 %tmp_135, i8 255" [../src/ban.cpp:54]   --->   Operation 38 'icmp' 'notlhs576' <Predicate = (!icmp_ln53)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.05ns)   --->   "%notrhs577 = icmp_eq  i23 %empty_66, i23 0" [../src/ban.cpp:54]   --->   Operation 39 'icmp' 'notrhs577' <Predicate = (!icmp_ln53)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [2/2] (2.78ns)   --->   "%tmp_136 = fcmp_oeq  i32 %b_num_load, i32 %b_num_load_1" [../src/ban.cpp:54]   --->   Operation 40 'fcmp' 'tmp_136' <Predicate = (!icmp_ln53)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %res_out, i1 %res" [../src/ban.cpp:54]   --->   Operation 49 'write' 'write_ln54' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.06>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/ban.cpp:52]   --->   Operation 41 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%empty_67 = or i1 %notrhs575, i1 %notlhs574" [../src/ban.cpp:54]   --->   Operation 42 'or' 'empty_67' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%empty_68 = or i1 %notrhs577, i1 %notlhs576" [../src/ban.cpp:54]   --->   Operation 43 'or' 'empty_68' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%empty_69 = and i1 %empty_67, i1 %empty_68" [../src/ban.cpp:54]   --->   Operation 44 'and' 'empty_69' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/2] (2.78ns)   --->   "%tmp_136 = fcmp_oeq  i32 %b_num_load, i32 %b_num_load_1" [../src/ban.cpp:54]   --->   Operation 45 'fcmp' 'tmp_136' <Predicate = (!icmp_ln53)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%empty_70 = and i1 %empty_69, i1 %tmp_136" [../src/ban.cpp:54]   --->   Operation 46 'and' 'empty_70' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_2 = and i1 %empty_70, i1 %res" [../src/ban.cpp:54]   --->   Operation 47 'and' 'res_2' <Predicate = (!icmp_ln53)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader23"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.02ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', ../src/ban.cpp:53) on local variable 'i' [12]  (0 ns)
	'add' operation ('add_ln54', ../src/ban.cpp:54) [20]  (0.781 ns)
	'getelementptr' operation ('b_num_addr', ../src/ban.cpp:54) [22]  (0 ns)
	'load' operation ('b_num_load', ../src/ban.cpp:54) on array 'b_num' [27]  (1.24 ns)

 <State 2>: 4.02ns
The critical path consists of the following:
	'load' operation ('b_num_load', ../src/ban.cpp:54) on array 'b_num' [27]  (1.24 ns)
	'fcmp' operation ('tmp_136', ../src/ban.cpp:54) [42]  (2.78 ns)

 <State 3>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_136', ../src/ban.cpp:54) [42]  (2.78 ns)
	'and' operation ('empty_70', ../src/ban.cpp:54) [43]  (0 ns)
	'and' operation ('res', ../src/ban.cpp:54) [44]  (0.287 ns)
	'phi' operation ('res') with incoming values : ('res', ../src/ban.cpp:54) [11]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
