{"sha": "ec8a1b8d931ccdfa87d712028226a03ff17f6cef", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZWM4YTFiOGQ5MzFjY2RmYTg3ZDcxMjAyODIyNmEwM2ZmMTdmNmNlZg==", "commit": {"author": {"name": "Richard Sandiford", "email": "richard.sandiford@linaro.org", "date": "2017-12-28T20:42:43Z"}, "committer": {"name": "Richard Sandiford", "email": "rsandifo@gcc.gnu.org", "date": "2017-12-28T20:42:43Z"}, "message": "[rs6000] Use gen_int_mode in ieee_128bit_negative_zero\n\nPreviously we'd generate a non-canonical zero-extended CONST_INT\ninstead of a sign-extended one, which tripped the assert for\ncanonical CONST_INTs after a later patch.\n\n2017-12-28  Richard Sandiford  <richard.sandiford@linaro.org>\n\ngcc/\n\t* config/powerpcspe/powerpcspe.md (ieee_128bit_negative_zero): Use\n\tgen_int_mode rather than GEN_INT.\n\t* config/rs6000/rs6000.md (ieee_128bit_negative_zero): Likewise.\n\nFrom-SVN: r256024", "tree": {"sha": "7817dbb1de82a324fd7024ff21ee7c158bedbbcc", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/7817dbb1de82a324fd7024ff21ee7c158bedbbcc"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/ec8a1b8d931ccdfa87d712028226a03ff17f6cef", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ec8a1b8d931ccdfa87d712028226a03ff17f6cef", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ec8a1b8d931ccdfa87d712028226a03ff17f6cef", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ec8a1b8d931ccdfa87d712028226a03ff17f6cef/comments", "author": null, "committer": null, "parents": [{"sha": "af2e447568c939acf8c55eea529b2ac85c5753a7", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/af2e447568c939acf8c55eea529b2ac85c5753a7", "html_url": "https://github.com/Rust-GCC/gccrs/commit/af2e447568c939acf8c55eea529b2ac85c5753a7"}], "stats": {"total": 10, "additions": 8, "deletions": 2}, "files": [{"sha": "ad395ef7724f905132f11b4f6fd6c77b0bf98507", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ec8a1b8d931ccdfa87d712028226a03ff17f6cef/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ec8a1b8d931ccdfa87d712028226a03ff17f6cef/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=ec8a1b8d931ccdfa87d712028226a03ff17f6cef", "patch": "@@ -1,3 +1,9 @@\n+2017-12-28  Richard Sandiford  <richard.sandiford@linaro.org>\n+\n+\t* config/powerpcspe/powerpcspe.md (ieee_128bit_negative_zero): Use\n+\tgen_int_mode rather than GEN_INT.\n+\t* config/rs6000/rs6000.md (ieee_128bit_negative_zero): Likewise.\n+\n 2017-12-28  Richard Sandiford  <richard.sandiford@linaro.org>\n \n \t* emit-rtl.c (gen_const_vec_series): Use valid_for_const_vector_p"}, {"sha": "df93f6d343fbd1428a9dae822886d6302888ef49", "filename": "gcc/config/powerpcspe/powerpcspe.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ec8a1b8d931ccdfa87d712028226a03ff17f6cef/gcc%2Fconfig%2Fpowerpcspe%2Fpowerpcspe.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ec8a1b8d931ccdfa87d712028226a03ff17f6cef/gcc%2Fconfig%2Fpowerpcspe%2Fpowerpcspe.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fpowerpcspe%2Fpowerpcspe.md?ref=ec8a1b8d931ccdfa87d712028226a03ff17f6cef", "patch": "@@ -8113,7 +8113,7 @@\n     RTVEC_ELT (v, i) = const0_rtx;\n \n   high = (BYTES_BIG_ENDIAN) ? 0 : 15;\n-  RTVEC_ELT (v, high) = GEN_INT (0x80);\n+  RTVEC_ELT (v, high) = gen_int_mode (0x80, QImode);\n \n   rs6000_expand_vector_init (operands[0], gen_rtx_PARALLEL (V16QImode, v));\n   DONE;"}, {"sha": "2c310d7cf58f9d51c24be702fb465620c9a74b9f", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ec8a1b8d931ccdfa87d712028226a03ff17f6cef/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ec8a1b8d931ccdfa87d712028226a03ff17f6cef/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=ec8a1b8d931ccdfa87d712028226a03ff17f6cef", "patch": "@@ -8055,7 +8055,7 @@\n     RTVEC_ELT (v, i) = const0_rtx;\n \n   high = (BYTES_BIG_ENDIAN) ? 0 : 15;\n-  RTVEC_ELT (v, high) = GEN_INT (0x80);\n+  RTVEC_ELT (v, high) = gen_int_mode (0x80, QImode);\n \n   rs6000_expand_vector_init (operands[0], gen_rtx_PARALLEL (V16QImode, v));\n   DONE;"}]}