{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 454, "design__inferred_latch__count": 0, "design__instance__count": 744, "design__instance__area": 5751.77, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0010871599661186337, "power__switching__total": 0.0012294305488467216, "power__leakage__total": 5.679693604321301e-09, "power__total": 0.0023165959864854813, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.018849, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.018849, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.340478, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.653597, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.340478, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 2, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.013882, "clock__skew__worst_setup": -0.03308, "timing__hold__ws": 0.113184, "timing__setup__ws": -0.687395, "timing__hold__tns": 0.0, "timing__setup__tns": -4.718089, "timing__hold__wns": 0.0, "timing__setup__wns": -0.687395, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.113184, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 60, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 94.455 105.175", "design__core__bbox": "5.52 10.88 88.78 92.48", "design__io": 127, "design__die__area": 9934.3, "design__core__area": 6794.02, "design__instance__count__stdcell": 744, "design__instance__area__stdcell": 5751.77, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.846593, "design__instance__utilization__stdcell": 0.846593, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 125, "design__io__hpwl": 4090698, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 16439.1, "design__violations": 0, "design__instance__count__setup_buffer": 4, "design__instance__count__hold_buffer": 34, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 730, "route__net__special": 2, "route__drc_errors__iter:1": 839, "route__wirelength__iter:1": 18709, "route__drc_errors__iter:2": 629, "route__wirelength__iter:2": 18576, "route__drc_errors__iter:3": 704, "route__wirelength__iter:3": 18516, "route__drc_errors__iter:4": 187, "route__wirelength__iter:4": 18458, "route__drc_errors__iter:5": 106, "route__wirelength__iter:5": 18473, "route__drc_errors__iter:6": 87, "route__wirelength__iter:6": 18480, "route__drc_errors__iter:7": 52, "route__wirelength__iter:7": 18486, "route__drc_errors__iter:8": 49, "route__wirelength__iter:8": 18495, "route__drc_errors__iter:9": 48, "route__wirelength__iter:9": 18496, "route__drc_errors__iter:10": 27, "route__wirelength__iter:10": 18487, "route__drc_errors__iter:11": 1, "route__wirelength__iter:11": 18495, "route__drc_errors__iter:12": 1, "route__wirelength__iter:12": 18489, "route__drc_errors__iter:13": 1, "route__wirelength__iter:13": 18489, "route__drc_errors__iter:14": 1, "route__wirelength__iter:14": 18489, "route__drc_errors__iter:15": 1, "route__wirelength__iter:15": 18488, "route__drc_errors__iter:16": 1, "route__wirelength__iter:16": 18488, "route__drc_errors__iter:17": 1, "route__wirelength__iter:17": 18488, "route__drc_errors__iter:18": 1, "route__wirelength__iter:18": 18488, "route__drc_errors__iter:19": 1, "route__wirelength__iter:19": 18488, "route__drc_errors__iter:20": 1, "route__wirelength__iter:20": 18488, "route__drc_errors__iter:21": 1, "route__wirelength__iter:21": 18488, "route__drc_errors__iter:22": 1, "route__wirelength__iter:22": 18491, "route__drc_errors__iter:23": 1, "route__wirelength__iter:23": 18492, "route__drc_errors__iter:24": 1, "route__wirelength__iter:24": 18492, "route__drc_errors__iter:25": 1, "route__wirelength__iter:25": 18492, "route__drc_errors__iter:26": 1, "route__wirelength__iter:26": 18492, "route__drc_errors__iter:27": 1, "route__wirelength__iter:27": 18492, "route__drc_errors__iter:28": 1, "route__wirelength__iter:28": 18492, "route__drc_errors__iter:29": 1, "route__wirelength__iter:29": 18492, "route__drc_errors__iter:30": 1, "route__wirelength__iter:30": 18492, "route__drc_errors__iter:31": 0, "route__wirelength__iter:31": 18494, "route__drc_errors": 0, "route__wirelength": 18494, "route__vias": 5414, "route__vias__singlecut": 5414, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 143.005, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.030731, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.030731, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.725279, "timing__setup__ws__corner:nom_ss_100C_1v60": -0.574347, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -2.140519, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -0.574347, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.946389, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 20, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.014715, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.014715, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.115777, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.824399, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.115777, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.0179, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.0179, "timing__hold__ws__corner:min_tt_025C_1v80": 0.336566, "timing__setup__ws__corner:min_tt_025C_1v80": 2.680112, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.336566, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.028949, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.028949, "timing__hold__ws__corner:min_ss_100C_1v60": 0.727255, "timing__setup__ws__corner:min_ss_100C_1v60": -0.467922, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -1.380593, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -0.467922, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.940111, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 4, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.013882, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.013882, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.113184, "timing__setup__ws__corner:min_ff_n40C_1v95": 3.84275, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.113184, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.020662, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.020662, "timing__hold__ws__corner:max_tt_025C_1v80": 0.345404, "timing__setup__ws__corner:max_tt_025C_1v80": 2.623662, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.345404, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.03308, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.03308, "timing__hold__ws__corner:max_ss_100C_1v60": 0.719921, "timing__setup__ws__corner:max_ss_100C_1v60": -0.687395, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -4.718089, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -0.687395, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.954368, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 36, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.016389, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.016389, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.119027, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.802452, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.119027, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79756, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000574243, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00243511, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00219874, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000558184, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00219874, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000574, "ir__drop__worst": 0.00244, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}