
GRUZIK3.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000139cc  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a7c  08013bb0  08013bb0  00014bb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801462c  0801462c  000161f0  2**0
                  CONTENTS
  4 .ARM          00000008  0801462c  0801462c  0001562c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014634  08014634  000161f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014634  08014634  00015634  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014638  08014638  00015638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0801463c  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006a3c  200001f0  0801482c  000161f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006c2c  0801482c  00016c2c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000161f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026ddd  00000000  00000000  00016220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005415  00000000  00000000  0003cffd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000020b8  00000000  00000000  00042418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001945  00000000  00000000  000444d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007ece  00000000  00000000  00045e15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002dfcc  00000000  00000000  0004dce3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011d0b1  00000000  00000000  0007bcaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00198d60  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a02c  00000000  00000000  00198da4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  001a2dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f0 	.word	0x200001f0
 80001fc:	00000000 	.word	0x00000000
 8000200:	08013b94 	.word	0x08013b94

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f4 	.word	0x200001f4
 800021c:	08013b94 	.word	0x08013b94

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_d2uiz>:
 8000c18:	004a      	lsls	r2, r1, #1
 8000c1a:	d211      	bcs.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c1c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c20:	d211      	bcs.n	8000c46 <__aeabi_d2uiz+0x2e>
 8000c22:	d50d      	bpl.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c24:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c2c:	d40e      	bmi.n	8000c4c <__aeabi_d2uiz+0x34>
 8000c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c3e:	4770      	bx	lr
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_d2uiz+0x3a>
 8000c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2f>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c60:	bf24      	itt	cs
 8000c62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c6a:	d90d      	bls.n	8000c88 <__aeabi_d2f+0x30>
 8000c6c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c78:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c80:	bf08      	it	eq
 8000c82:	f020 0001 	biceq.w	r0, r0, #1
 8000c86:	4770      	bx	lr
 8000c88:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c8c:	d121      	bne.n	8000cd2 <__aeabi_d2f+0x7a>
 8000c8e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c92:	bfbc      	itt	lt
 8000c94:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c98:	4770      	bxlt	lr
 8000c9a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ca2:	f1c2 0218 	rsb	r2, r2, #24
 8000ca6:	f1c2 0c20 	rsb	ip, r2, #32
 8000caa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cae:	fa20 f002 	lsr.w	r0, r0, r2
 8000cb2:	bf18      	it	ne
 8000cb4:	f040 0001 	orrne.w	r0, r0, #1
 8000cb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cc4:	ea40 000c 	orr.w	r0, r0, ip
 8000cc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000ccc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cd0:	e7cc      	b.n	8000c6c <__aeabi_d2f+0x14>
 8000cd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cd6:	d107      	bne.n	8000ce8 <__aeabi_d2f+0x90>
 8000cd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cdc:	bf1e      	ittt	ne
 8000cde:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ce2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ce6:	4770      	bxne	lr
 8000ce8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cf0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_uldivmod>:
 8000cf8:	b953      	cbnz	r3, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfa:	b94a      	cbnz	r2, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfc:	2900      	cmp	r1, #0
 8000cfe:	bf08      	it	eq
 8000d00:	2800      	cmpeq	r0, #0
 8000d02:	bf1c      	itt	ne
 8000d04:	f04f 31ff 	movne.w	r1, #4294967295
 8000d08:	f04f 30ff 	movne.w	r0, #4294967295
 8000d0c:	f000 b9a0 	b.w	8001050 <__aeabi_idiv0>
 8000d10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d18:	f000 f83c 	bl	8000d94 <__udivmoddi4>
 8000d1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d24:	b004      	add	sp, #16
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_d2lz>:
 8000d28:	b538      	push	{r3, r4, r5, lr}
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	4604      	mov	r4, r0
 8000d30:	460d      	mov	r5, r1
 8000d32:	f7ff ff0b 	bl	8000b4c <__aeabi_dcmplt>
 8000d36:	b928      	cbnz	r0, 8000d44 <__aeabi_d2lz+0x1c>
 8000d38:	4620      	mov	r0, r4
 8000d3a:	4629      	mov	r1, r5
 8000d3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d40:	f000 b80a 	b.w	8000d58 <__aeabi_d2ulz>
 8000d44:	4620      	mov	r0, r4
 8000d46:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d4a:	f000 f805 	bl	8000d58 <__aeabi_d2ulz>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	bd38      	pop	{r3, r4, r5, pc}
 8000d56:	bf00      	nop

08000d58 <__aeabi_d2ulz>:
 8000d58:	b5d0      	push	{r4, r6, r7, lr}
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d8c <__aeabi_d2ulz+0x34>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	4606      	mov	r6, r0
 8000d60:	460f      	mov	r7, r1
 8000d62:	f7ff fc81 	bl	8000668 <__aeabi_dmul>
 8000d66:	f7ff ff57 	bl	8000c18 <__aeabi_d2uiz>
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	f7ff fc02 	bl	8000574 <__aeabi_ui2d>
 8000d70:	4b07      	ldr	r3, [pc, #28]	@ (8000d90 <__aeabi_d2ulz+0x38>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	f7ff fc78 	bl	8000668 <__aeabi_dmul>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	460b      	mov	r3, r1
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	4639      	mov	r1, r7
 8000d80:	f7ff faba 	bl	80002f8 <__aeabi_dsub>
 8000d84:	f7ff ff48 	bl	8000c18 <__aeabi_d2uiz>
 8000d88:	4621      	mov	r1, r4
 8000d8a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d8c:	3df00000 	.word	0x3df00000
 8000d90:	41f00000 	.word	0x41f00000

08000d94 <__udivmoddi4>:
 8000d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d98:	9d08      	ldr	r5, [sp, #32]
 8000d9a:	460c      	mov	r4, r1
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d14e      	bne.n	8000e3e <__udivmoddi4+0xaa>
 8000da0:	4694      	mov	ip, r2
 8000da2:	458c      	cmp	ip, r1
 8000da4:	4686      	mov	lr, r0
 8000da6:	fab2 f282 	clz	r2, r2
 8000daa:	d962      	bls.n	8000e72 <__udivmoddi4+0xde>
 8000dac:	b14a      	cbz	r2, 8000dc2 <__udivmoddi4+0x2e>
 8000dae:	f1c2 0320 	rsb	r3, r2, #32
 8000db2:	4091      	lsls	r1, r2
 8000db4:	fa20 f303 	lsr.w	r3, r0, r3
 8000db8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dbc:	4319      	orrs	r1, r3
 8000dbe:	fa00 fe02 	lsl.w	lr, r0, r2
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f f68c 	uxth.w	r6, ip
 8000dca:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dd2:	fb07 1114 	mls	r1, r7, r4, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb04 f106 	mul.w	r1, r4, r6
 8000dde:	4299      	cmp	r1, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x64>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dea:	f080 8112 	bcs.w	8001012 <__udivmoddi4+0x27e>
 8000dee:	4299      	cmp	r1, r3
 8000df0:	f240 810f 	bls.w	8001012 <__udivmoddi4+0x27e>
 8000df4:	3c02      	subs	r4, #2
 8000df6:	4463      	add	r3, ip
 8000df8:	1a59      	subs	r1, r3, r1
 8000dfa:	fa1f f38e 	uxth.w	r3, lr
 8000dfe:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e02:	fb07 1110 	mls	r1, r7, r0, r1
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f606 	mul.w	r6, r0, r6
 8000e0e:	429e      	cmp	r6, r3
 8000e10:	d90a      	bls.n	8000e28 <__udivmoddi4+0x94>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e1a:	f080 80fc 	bcs.w	8001016 <__udivmoddi4+0x282>
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	f240 80f9 	bls.w	8001016 <__udivmoddi4+0x282>
 8000e24:	4463      	add	r3, ip
 8000e26:	3802      	subs	r0, #2
 8000e28:	1b9b      	subs	r3, r3, r6
 8000e2a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e2e:	2100      	movs	r1, #0
 8000e30:	b11d      	cbz	r5, 8000e3a <__udivmoddi4+0xa6>
 8000e32:	40d3      	lsrs	r3, r2
 8000e34:	2200      	movs	r2, #0
 8000e36:	e9c5 3200 	strd	r3, r2, [r5]
 8000e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d905      	bls.n	8000e4e <__udivmoddi4+0xba>
 8000e42:	b10d      	cbz	r5, 8000e48 <__udivmoddi4+0xb4>
 8000e44:	e9c5 0100 	strd	r0, r1, [r5]
 8000e48:	2100      	movs	r1, #0
 8000e4a:	4608      	mov	r0, r1
 8000e4c:	e7f5      	b.n	8000e3a <__udivmoddi4+0xa6>
 8000e4e:	fab3 f183 	clz	r1, r3
 8000e52:	2900      	cmp	r1, #0
 8000e54:	d146      	bne.n	8000ee4 <__udivmoddi4+0x150>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d302      	bcc.n	8000e60 <__udivmoddi4+0xcc>
 8000e5a:	4290      	cmp	r0, r2
 8000e5c:	f0c0 80f0 	bcc.w	8001040 <__udivmoddi4+0x2ac>
 8000e60:	1a86      	subs	r6, r0, r2
 8000e62:	eb64 0303 	sbc.w	r3, r4, r3
 8000e66:	2001      	movs	r0, #1
 8000e68:	2d00      	cmp	r5, #0
 8000e6a:	d0e6      	beq.n	8000e3a <__udivmoddi4+0xa6>
 8000e6c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e70:	e7e3      	b.n	8000e3a <__udivmoddi4+0xa6>
 8000e72:	2a00      	cmp	r2, #0
 8000e74:	f040 8090 	bne.w	8000f98 <__udivmoddi4+0x204>
 8000e78:	eba1 040c 	sub.w	r4, r1, ip
 8000e7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e80:	fa1f f78c 	uxth.w	r7, ip
 8000e84:	2101      	movs	r1, #1
 8000e86:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e8a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e8e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e92:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e96:	fb07 f006 	mul.w	r0, r7, r6
 8000e9a:	4298      	cmp	r0, r3
 8000e9c:	d908      	bls.n	8000eb0 <__udivmoddi4+0x11c>
 8000e9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000ea2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000ea6:	d202      	bcs.n	8000eae <__udivmoddi4+0x11a>
 8000ea8:	4298      	cmp	r0, r3
 8000eaa:	f200 80cd 	bhi.w	8001048 <__udivmoddi4+0x2b4>
 8000eae:	4626      	mov	r6, r4
 8000eb0:	1a1c      	subs	r4, r3, r0
 8000eb2:	fa1f f38e 	uxth.w	r3, lr
 8000eb6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000eba:	fb08 4410 	mls	r4, r8, r0, r4
 8000ebe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ec2:	fb00 f707 	mul.w	r7, r0, r7
 8000ec6:	429f      	cmp	r7, r3
 8000ec8:	d908      	bls.n	8000edc <__udivmoddi4+0x148>
 8000eca:	eb1c 0303 	adds.w	r3, ip, r3
 8000ece:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ed2:	d202      	bcs.n	8000eda <__udivmoddi4+0x146>
 8000ed4:	429f      	cmp	r7, r3
 8000ed6:	f200 80b0 	bhi.w	800103a <__udivmoddi4+0x2a6>
 8000eda:	4620      	mov	r0, r4
 8000edc:	1bdb      	subs	r3, r3, r7
 8000ede:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ee2:	e7a5      	b.n	8000e30 <__udivmoddi4+0x9c>
 8000ee4:	f1c1 0620 	rsb	r6, r1, #32
 8000ee8:	408b      	lsls	r3, r1
 8000eea:	fa22 f706 	lsr.w	r7, r2, r6
 8000eee:	431f      	orrs	r7, r3
 8000ef0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ef4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ef8:	ea43 030c 	orr.w	r3, r3, ip
 8000efc:	40f4      	lsrs	r4, r6
 8000efe:	fa00 f801 	lsl.w	r8, r0, r1
 8000f02:	0c38      	lsrs	r0, r7, #16
 8000f04:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000f08:	fbb4 fef0 	udiv	lr, r4, r0
 8000f0c:	fa1f fc87 	uxth.w	ip, r7
 8000f10:	fb00 441e 	mls	r4, r0, lr, r4
 8000f14:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f18:	fb0e f90c 	mul.w	r9, lr, ip
 8000f1c:	45a1      	cmp	r9, r4
 8000f1e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f22:	d90a      	bls.n	8000f3a <__udivmoddi4+0x1a6>
 8000f24:	193c      	adds	r4, r7, r4
 8000f26:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f2a:	f080 8084 	bcs.w	8001036 <__udivmoddi4+0x2a2>
 8000f2e:	45a1      	cmp	r9, r4
 8000f30:	f240 8081 	bls.w	8001036 <__udivmoddi4+0x2a2>
 8000f34:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f38:	443c      	add	r4, r7
 8000f3a:	eba4 0409 	sub.w	r4, r4, r9
 8000f3e:	fa1f f983 	uxth.w	r9, r3
 8000f42:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f46:	fb00 4413 	mls	r4, r0, r3, r4
 8000f4a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f4e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f52:	45a4      	cmp	ip, r4
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x1d2>
 8000f56:	193c      	adds	r4, r7, r4
 8000f58:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f5c:	d267      	bcs.n	800102e <__udivmoddi4+0x29a>
 8000f5e:	45a4      	cmp	ip, r4
 8000f60:	d965      	bls.n	800102e <__udivmoddi4+0x29a>
 8000f62:	3b02      	subs	r3, #2
 8000f64:	443c      	add	r4, r7
 8000f66:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f6a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f6e:	eba4 040c 	sub.w	r4, r4, ip
 8000f72:	429c      	cmp	r4, r3
 8000f74:	46ce      	mov	lr, r9
 8000f76:	469c      	mov	ip, r3
 8000f78:	d351      	bcc.n	800101e <__udivmoddi4+0x28a>
 8000f7a:	d04e      	beq.n	800101a <__udivmoddi4+0x286>
 8000f7c:	b155      	cbz	r5, 8000f94 <__udivmoddi4+0x200>
 8000f7e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f82:	eb64 040c 	sbc.w	r4, r4, ip
 8000f86:	fa04 f606 	lsl.w	r6, r4, r6
 8000f8a:	40cb      	lsrs	r3, r1
 8000f8c:	431e      	orrs	r6, r3
 8000f8e:	40cc      	lsrs	r4, r1
 8000f90:	e9c5 6400 	strd	r6, r4, [r5]
 8000f94:	2100      	movs	r1, #0
 8000f96:	e750      	b.n	8000e3a <__udivmoddi4+0xa6>
 8000f98:	f1c2 0320 	rsb	r3, r2, #32
 8000f9c:	fa20 f103 	lsr.w	r1, r0, r3
 8000fa0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fa4:	fa24 f303 	lsr.w	r3, r4, r3
 8000fa8:	4094      	lsls	r4, r2
 8000faa:	430c      	orrs	r4, r1
 8000fac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000fb0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000fb4:	fa1f f78c 	uxth.w	r7, ip
 8000fb8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000fbc:	fb08 3110 	mls	r1, r8, r0, r3
 8000fc0:	0c23      	lsrs	r3, r4, #16
 8000fc2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fc6:	fb00 f107 	mul.w	r1, r0, r7
 8000fca:	4299      	cmp	r1, r3
 8000fcc:	d908      	bls.n	8000fe0 <__udivmoddi4+0x24c>
 8000fce:	eb1c 0303 	adds.w	r3, ip, r3
 8000fd2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fd6:	d22c      	bcs.n	8001032 <__udivmoddi4+0x29e>
 8000fd8:	4299      	cmp	r1, r3
 8000fda:	d92a      	bls.n	8001032 <__udivmoddi4+0x29e>
 8000fdc:	3802      	subs	r0, #2
 8000fde:	4463      	add	r3, ip
 8000fe0:	1a5b      	subs	r3, r3, r1
 8000fe2:	b2a4      	uxth	r4, r4
 8000fe4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fe8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fec:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ff0:	fb01 f307 	mul.w	r3, r1, r7
 8000ff4:	42a3      	cmp	r3, r4
 8000ff6:	d908      	bls.n	800100a <__udivmoddi4+0x276>
 8000ff8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ffc:	f101 36ff 	add.w	r6, r1, #4294967295
 8001000:	d213      	bcs.n	800102a <__udivmoddi4+0x296>
 8001002:	42a3      	cmp	r3, r4
 8001004:	d911      	bls.n	800102a <__udivmoddi4+0x296>
 8001006:	3902      	subs	r1, #2
 8001008:	4464      	add	r4, ip
 800100a:	1ae4      	subs	r4, r4, r3
 800100c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001010:	e739      	b.n	8000e86 <__udivmoddi4+0xf2>
 8001012:	4604      	mov	r4, r0
 8001014:	e6f0      	b.n	8000df8 <__udivmoddi4+0x64>
 8001016:	4608      	mov	r0, r1
 8001018:	e706      	b.n	8000e28 <__udivmoddi4+0x94>
 800101a:	45c8      	cmp	r8, r9
 800101c:	d2ae      	bcs.n	8000f7c <__udivmoddi4+0x1e8>
 800101e:	ebb9 0e02 	subs.w	lr, r9, r2
 8001022:	eb63 0c07 	sbc.w	ip, r3, r7
 8001026:	3801      	subs	r0, #1
 8001028:	e7a8      	b.n	8000f7c <__udivmoddi4+0x1e8>
 800102a:	4631      	mov	r1, r6
 800102c:	e7ed      	b.n	800100a <__udivmoddi4+0x276>
 800102e:	4603      	mov	r3, r0
 8001030:	e799      	b.n	8000f66 <__udivmoddi4+0x1d2>
 8001032:	4630      	mov	r0, r6
 8001034:	e7d4      	b.n	8000fe0 <__udivmoddi4+0x24c>
 8001036:	46d6      	mov	lr, sl
 8001038:	e77f      	b.n	8000f3a <__udivmoddi4+0x1a6>
 800103a:	4463      	add	r3, ip
 800103c:	3802      	subs	r0, #2
 800103e:	e74d      	b.n	8000edc <__udivmoddi4+0x148>
 8001040:	4606      	mov	r6, r0
 8001042:	4623      	mov	r3, r4
 8001044:	4608      	mov	r0, r1
 8001046:	e70f      	b.n	8000e68 <__udivmoddi4+0xd4>
 8001048:	3e02      	subs	r6, #2
 800104a:	4463      	add	r3, ip
 800104c:	e730      	b.n	8000eb0 <__udivmoddi4+0x11c>
 800104e:	bf00      	nop

08001050 <__aeabi_idiv0>:
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <LowPassFilter_Init>:
 */
#include "main.h"
#include"LowPassFilter.h"

void LowPassFilter_Init(LowPassFilter_t *LPF, float alpha)
{
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	ed87 0a00 	vstr	s0, [r7]
	LPF->alpha = alpha;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	683a      	ldr	r2, [r7, #0]
 8001064:	601a      	str	r2, [r3, #0]
}
 8001066:	bf00      	nop
 8001068:	370c      	adds	r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr

08001072 <LowPassFilter_Update>:
float LowPassFilter_Update(LowPassFilter_t *LPF, float input)
{
 8001072:	b480      	push	{r7}
 8001074:	b083      	sub	sp, #12
 8001076:	af00      	add	r7, sp, #0
 8001078:	6078      	str	r0, [r7, #4]
 800107a:	ed87 0a00 	vstr	s0, [r7]
	/*Standard low pass filter*/
	LPF->output = LPF->alpha * input + (1.0f - LPF->alpha) * LPF->output;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	ed93 7a00 	vldr	s14, [r3]
 8001084:	edd7 7a00 	vldr	s15, [r7]
 8001088:	ee27 7a27 	vmul.f32	s14, s14, s15
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	edd3 7a00 	vldr	s15, [r3]
 8001092:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001096:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	edd3 7a01 	vldr	s15, [r3, #4]
 80010a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	edc3 7a01 	vstr	s15, [r3, #4]

	/*IIR filter*/
	//LPF->output = (1.0f - LPF->alpha) * input + LPF->alpha * LPF->output;

	return LPF->output;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	ee07 3a90 	vmov	s15, r3
}
 80010b6:	eeb0 0a67 	vmov.f32	s0, s15
 80010ba:	370c      	adds	r7, #12
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr

080010c4 <RB_Write>:
 */
#include "main.h"
#include "RingBuffer.h"

RB_Status RB_Write(RingBuffer_t *Buf, uint8_t value)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b085      	sub	sp, #20
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	460b      	mov	r3, r1
 80010ce:	70fb      	strb	r3, [r7, #3]
	uint8_t HeadTmp = (Buf->Head + 1) % RING_BUFFER_SIZE;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	881b      	ldrh	r3, [r3, #0]
 80010d4:	3301      	adds	r3, #1
 80010d6:	425a      	negs	r2, r3
 80010d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80010dc:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80010e0:	bf58      	it	pl
 80010e2:	4253      	negpl	r3, r2
 80010e4:	73fb      	strb	r3, [r7, #15]

	if(HeadTmp == Buf->Tail)
 80010e6:	7bfb      	ldrb	r3, [r7, #15]
 80010e8:	b29a      	uxth	r2, r3
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	885b      	ldrh	r3, [r3, #2]
 80010ee:	429a      	cmp	r2, r3
 80010f0:	d101      	bne.n	80010f6 <RB_Write+0x32>
	{
		return RB_ERROR;
 80010f2:	2301      	movs	r3, #1
 80010f4:	e00b      	b.n	800110e <RB_Write+0x4a>
	}

	Buf->Buffer[Buf->Head] = value;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	881b      	ldrh	r3, [r3, #0]
 80010fa:	461a      	mov	r2, r3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	4413      	add	r3, r2
 8001100:	78fa      	ldrb	r2, [r7, #3]
 8001102:	711a      	strb	r2, [r3, #4]

	Buf->Head = HeadTmp;
 8001104:	7bfb      	ldrb	r3, [r7, #15]
 8001106:	b29a      	uxth	r2, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	801a      	strh	r2, [r3, #0]

	return RB_OK;
 800110c:	2300      	movs	r3, #0
}
 800110e:	4618      	mov	r0, r3
 8001110:	3714      	adds	r7, #20
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr

0800111a <RB_Read>:

RB_Status RB_Read(RingBuffer_t *Buf, uint8_t *value)
{
 800111a:	b480      	push	{r7}
 800111c:	b083      	sub	sp, #12
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
 8001122:	6039      	str	r1, [r7, #0]
	if(Buf->Head == Buf->Tail)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	881a      	ldrh	r2, [r3, #0]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	885b      	ldrh	r3, [r3, #2]
 800112c:	429a      	cmp	r2, r3
 800112e:	d101      	bne.n	8001134 <RB_Read+0x1a>
	{
		return RB_ERROR;
 8001130:	2301      	movs	r3, #1
 8001132:	e015      	b.n	8001160 <RB_Read+0x46>
	}

	*value = Buf->Buffer[Buf->Tail];
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	885b      	ldrh	r3, [r3, #2]
 8001138:	461a      	mov	r2, r3
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4413      	add	r3, r2
 800113e:	791a      	ldrb	r2, [r3, #4]
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	701a      	strb	r2, [r3, #0]

	Buf->Tail = (Buf->Tail + 1) % RING_BUFFER_SIZE;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	885b      	ldrh	r3, [r3, #2]
 8001148:	3301      	adds	r3, #1
 800114a:	425a      	negs	r2, r3
 800114c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001150:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8001154:	bf58      	it	pl
 8001156:	4253      	negpl	r3, r2
 8001158:	b29a      	uxth	r2, r3
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	805a      	strh	r2, [r3, #2]

	return RB_OK;
 800115e:	2300      	movs	r3, #0
}
 8001160:	4618      	mov	r0, r3
 8001162:	370c      	adds	r7, #12
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr

0800116c <Parser_TakeLine>:
extern FIL SdCardFile;
/*MAP*/
extern Map_t map;

void Parser_TakeLine(RingBuffer_t *Buf, uint8_t *ReceivedData)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	6039      	str	r1, [r7, #0]
	uint8_t Tmp;
	uint8_t i = 0;
 8001176:	2300      	movs	r3, #0
 8001178:	73fb      	strb	r3, [r7, #15]
	do
	{
		RB_Read(Buf, &Tmp);
 800117a:	f107 030e 	add.w	r3, r7, #14
 800117e:	4619      	mov	r1, r3
 8001180:	6878      	ldr	r0, [r7, #4]
 8001182:	f7ff ffca 	bl	800111a <RB_Read>

		if(Tmp == ENDLINE)
 8001186:	7bbb      	ldrb	r3, [r7, #14]
 8001188:	2b0a      	cmp	r3, #10
 800118a:	d105      	bne.n	8001198 <Parser_TakeLine+0x2c>
		{
			ReceivedData[i] = 0;
 800118c:	7bfb      	ldrb	r3, [r7, #15]
 800118e:	683a      	ldr	r2, [r7, #0]
 8001190:	4413      	add	r3, r2
 8001192:	2200      	movs	r2, #0
 8001194:	701a      	strb	r2, [r3, #0]
 8001196:	e004      	b.n	80011a2 <Parser_TakeLine+0x36>

		}

		else
		{
			ReceivedData[i] = Tmp;
 8001198:	7bfb      	ldrb	r3, [r7, #15]
 800119a:	683a      	ldr	r2, [r7, #0]
 800119c:	4413      	add	r3, r2
 800119e:	7bba      	ldrb	r2, [r7, #14]
 80011a0:	701a      	strb	r2, [r3, #0]
		}
		i++;
 80011a2:	7bfb      	ldrb	r3, [r7, #15]
 80011a4:	3301      	adds	r3, #1
 80011a6:	73fb      	strb	r3, [r7, #15]

	} while(Tmp != ENDLINE);
 80011a8:	7bbb      	ldrb	r3, [r7, #14]
 80011aa:	2b0a      	cmp	r3, #10
 80011ac:	d1e5      	bne.n	800117a <Parser_TakeLine+0xe>

}
 80011ae:	bf00      	nop
 80011b0:	bf00      	nop
 80011b2:	3710      	adds	r7, #16
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <kp_change>:

static void kp_change(LineFollower_t *LF)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 80011c0:	490f      	ldr	r1, [pc, #60]	@ (8001200 <kp_change+0x48>)
 80011c2:	2000      	movs	r0, #0
 80011c4:	f00f f9d8 	bl	8010578 <strtok>
 80011c8:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d011      	beq.n	80011f6 <kp_change+0x3e>
 80011d2:	68f8      	ldr	r0, [r7, #12]
 80011d4:	f7ff f884 	bl	80002e0 <strlen>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b1f      	cmp	r3, #31
 80011dc:	d80b      	bhi.n	80011f6 <kp_change+0x3e>
	{
		LF->Kp = atof(ParsePointer);
 80011de:	68f8      	ldr	r0, [r7, #12]
 80011e0:	f00d fe1f 	bl	800ee22 <atof>
 80011e4:	ec53 2b10 	vmov	r2, r3, d0
 80011e8:	4610      	mov	r0, r2
 80011ea:	4619      	mov	r1, r3
 80011ec:	f7ff fd34 	bl	8000c58 <__aeabi_d2f>
 80011f0:	4602      	mov	r2, r0
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	601a      	str	r2, [r3, #0]
	}

}
 80011f6:	bf00      	nop
 80011f8:	3710      	adds	r7, #16
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	08013bb0 	.word	0x08013bb0

08001204 <kd_change>:
static void kd_change(LineFollower_t *LF)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 800120c:	490f      	ldr	r1, [pc, #60]	@ (800124c <kd_change+0x48>)
 800120e:	2000      	movs	r0, #0
 8001210:	f00f f9b2 	bl	8010578 <strtok>
 8001214:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d011      	beq.n	8001242 <kd_change+0x3e>
 800121e:	68f8      	ldr	r0, [r7, #12]
 8001220:	f7ff f85e 	bl	80002e0 <strlen>
 8001224:	4603      	mov	r3, r0
 8001226:	2b1f      	cmp	r3, #31
 8001228:	d80b      	bhi.n	8001242 <kd_change+0x3e>
	{
		LF->Kd = atof(ParsePointer);
 800122a:	68f8      	ldr	r0, [r7, #12]
 800122c:	f00d fdf9 	bl	800ee22 <atof>
 8001230:	ec53 2b10 	vmov	r2, r3, d0
 8001234:	4610      	mov	r0, r2
 8001236:	4619      	mov	r1, r3
 8001238:	f7ff fd0e 	bl	8000c58 <__aeabi_d2f>
 800123c:	4602      	mov	r2, r0
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	605a      	str	r2, [r3, #4]
	}
}
 8001242:	bf00      	nop
 8001244:	3710      	adds	r7, #16
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	08013bb0 	.word	0x08013bb0

08001250 <Base_speed_change>:
static void Base_speed_change(LineFollower_t *LF)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 8001258:	4915      	ldr	r1, [pc, #84]	@ (80012b0 <Base_speed_change+0x60>)
 800125a:	2000      	movs	r0, #0
 800125c:	f00f f98c 	bl	8010578 <strtok>
 8001260:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d01d      	beq.n	80012a6 <Base_speed_change+0x56>
 800126a:	68f8      	ldr	r0, [r7, #12]
 800126c:	f7ff f838 	bl	80002e0 <strlen>
 8001270:	4603      	mov	r3, r0
 8001272:	2b1f      	cmp	r3, #31
 8001274:	d817      	bhi.n	80012a6 <Base_speed_change+0x56>
	{
		LF->Base_speed_R = atof(ParsePointer);
 8001276:	68f8      	ldr	r0, [r7, #12]
 8001278:	f00d fdd3 	bl	800ee22 <atof>
 800127c:	ec53 2b10 	vmov	r2, r3, d0
 8001280:	4610      	mov	r0, r2
 8001282:	4619      	mov	r1, r3
 8001284:	f7ff fca0 	bl	8000bc8 <__aeabi_d2iz>
 8001288:	4602      	mov	r2, r0
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	609a      	str	r2, [r3, #8]
		LF->Base_speed_L = atof(ParsePointer);
 800128e:	68f8      	ldr	r0, [r7, #12]
 8001290:	f00d fdc7 	bl	800ee22 <atof>
 8001294:	ec53 2b10 	vmov	r2, r3, d0
 8001298:	4610      	mov	r0, r2
 800129a:	4619      	mov	r1, r3
 800129c:	f7ff fc94 	bl	8000bc8 <__aeabi_d2iz>
 80012a0:	4602      	mov	r2, r0
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	60da      	str	r2, [r3, #12]
	}
}
 80012a6:	bf00      	nop
 80012a8:	3710      	adds	r7, #16
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	08013bb0 	.word	0x08013bb0

080012b4 <Max_speed_change>:

static void Max_speed_change(LineFollower_t *LF)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 80012bc:	4915      	ldr	r1, [pc, #84]	@ (8001314 <Max_speed_change+0x60>)
 80012be:	2000      	movs	r0, #0
 80012c0:	f00f f95a 	bl	8010578 <strtok>
 80012c4:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d01d      	beq.n	800130a <Max_speed_change+0x56>
 80012ce:	68f8      	ldr	r0, [r7, #12]
 80012d0:	f7ff f806 	bl	80002e0 <strlen>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b1f      	cmp	r3, #31
 80012d8:	d817      	bhi.n	800130a <Max_speed_change+0x56>
	{
		LF->Max_speed_R = atof(ParsePointer);
 80012da:	68f8      	ldr	r0, [r7, #12]
 80012dc:	f00d fda1 	bl	800ee22 <atof>
 80012e0:	ec53 2b10 	vmov	r2, r3, d0
 80012e4:	4610      	mov	r0, r2
 80012e6:	4619      	mov	r1, r3
 80012e8:	f7ff fc6e 	bl	8000bc8 <__aeabi_d2iz>
 80012ec:	4602      	mov	r2, r0
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	611a      	str	r2, [r3, #16]
		LF->Max_speed_L = atof(ParsePointer);
 80012f2:	68f8      	ldr	r0, [r7, #12]
 80012f4:	f00d fd95 	bl	800ee22 <atof>
 80012f8:	ec53 2b10 	vmov	r2, r3, d0
 80012fc:	4610      	mov	r0, r2
 80012fe:	4619      	mov	r1, r3
 8001300:	f7ff fc62 	bl	8000bc8 <__aeabi_d2iz>
 8001304:	4602      	mov	r2, r0
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	615a      	str	r2, [r3, #20]
	}
}
 800130a:	bf00      	nop
 800130c:	3710      	adds	r7, #16
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	08013bb0 	.word	0x08013bb0

08001318 <Sharp_bend_speed_right_change>:
static void Sharp_bend_speed_right_change(LineFollower_t *LF)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 8001320:	490f      	ldr	r1, [pc, #60]	@ (8001360 <Sharp_bend_speed_right_change+0x48>)
 8001322:	2000      	movs	r0, #0
 8001324:	f00f f928 	bl	8010578 <strtok>
 8001328:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d011      	beq.n	8001356 <Sharp_bend_speed_right_change+0x3e>
 8001332:	68f8      	ldr	r0, [r7, #12]
 8001334:	f7fe ffd4 	bl	80002e0 <strlen>
 8001338:	4603      	mov	r3, r0
 800133a:	2b1f      	cmp	r3, #31
 800133c:	d80b      	bhi.n	8001356 <Sharp_bend_speed_right_change+0x3e>
	{
	LF->Sharp_bend_speed_right = atof(ParsePointer);
 800133e:	68f8      	ldr	r0, [r7, #12]
 8001340:	f00d fd6f 	bl	800ee22 <atof>
 8001344:	ec53 2b10 	vmov	r2, r3, d0
 8001348:	4610      	mov	r0, r2
 800134a:	4619      	mov	r1, r3
 800134c:	f7ff fc3c 	bl	8000bc8 <__aeabi_d2iz>
 8001350:	4602      	mov	r2, r0
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	619a      	str	r2, [r3, #24]
	}
}
 8001356:	bf00      	nop
 8001358:	3710      	adds	r7, #16
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	08013bb0 	.word	0x08013bb0

08001364 <Sharp_bend_speed_left_change>:
static void Sharp_bend_speed_left_change(LineFollower_t *LF)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 800136c:	490f      	ldr	r1, [pc, #60]	@ (80013ac <Sharp_bend_speed_left_change+0x48>)
 800136e:	2000      	movs	r0, #0
 8001370:	f00f f902 	bl	8010578 <strtok>
 8001374:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d011      	beq.n	80013a2 <Sharp_bend_speed_left_change+0x3e>
 800137e:	68f8      	ldr	r0, [r7, #12]
 8001380:	f7fe ffae 	bl	80002e0 <strlen>
 8001384:	4603      	mov	r3, r0
 8001386:	2b1f      	cmp	r3, #31
 8001388:	d80b      	bhi.n	80013a2 <Sharp_bend_speed_left_change+0x3e>
	{
	LF->Sharp_bend_speed_left = atof(ParsePointer);
 800138a:	68f8      	ldr	r0, [r7, #12]
 800138c:	f00d fd49 	bl	800ee22 <atof>
 8001390:	ec53 2b10 	vmov	r2, r3, d0
 8001394:	4610      	mov	r0, r2
 8001396:	4619      	mov	r1, r3
 8001398:	f7ff fc16 	bl	8000bc8 <__aeabi_d2iz>
 800139c:	4602      	mov	r2, r0
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	61da      	str	r2, [r3, #28]
	}
}
 80013a2:	bf00      	nop
 80013a4:	3710      	adds	r7, #16
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	08013bb0 	.word	0x08013bb0

080013b0 <Bend_speed_right_change>:
static void Bend_speed_right_change(LineFollower_t *LF)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 80013b8:	490f      	ldr	r1, [pc, #60]	@ (80013f8 <Bend_speed_right_change+0x48>)
 80013ba:	2000      	movs	r0, #0
 80013bc:	f00f f8dc 	bl	8010578 <strtok>
 80013c0:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d011      	beq.n	80013ee <Bend_speed_right_change+0x3e>
 80013ca:	68f8      	ldr	r0, [r7, #12]
 80013cc:	f7fe ff88 	bl	80002e0 <strlen>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b1f      	cmp	r3, #31
 80013d4:	d80b      	bhi.n	80013ee <Bend_speed_right_change+0x3e>
	{
	LF->Bend_speed_right = atof(ParsePointer);
 80013d6:	68f8      	ldr	r0, [r7, #12]
 80013d8:	f00d fd23 	bl	800ee22 <atof>
 80013dc:	ec53 2b10 	vmov	r2, r3, d0
 80013e0:	4610      	mov	r0, r2
 80013e2:	4619      	mov	r1, r3
 80013e4:	f7ff fbf0 	bl	8000bc8 <__aeabi_d2iz>
 80013e8:	4602      	mov	r2, r0
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	621a      	str	r2, [r3, #32]
	}
}
 80013ee:	bf00      	nop
 80013f0:	3710      	adds	r7, #16
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	08013bb0 	.word	0x08013bb0

080013fc <Bend_speed_left_change>:
static void Bend_speed_left_change(LineFollower_t *LF)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 8001404:	490f      	ldr	r1, [pc, #60]	@ (8001444 <Bend_speed_left_change+0x48>)
 8001406:	2000      	movs	r0, #0
 8001408:	f00f f8b6 	bl	8010578 <strtok>
 800140c:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d011      	beq.n	800143a <Bend_speed_left_change+0x3e>
 8001416:	68f8      	ldr	r0, [r7, #12]
 8001418:	f7fe ff62 	bl	80002e0 <strlen>
 800141c:	4603      	mov	r3, r0
 800141e:	2b1f      	cmp	r3, #31
 8001420:	d80b      	bhi.n	800143a <Bend_speed_left_change+0x3e>
	{
	LF->Bend_speed_left = atof(ParsePointer);
 8001422:	68f8      	ldr	r0, [r7, #12]
 8001424:	f00d fcfd 	bl	800ee22 <atof>
 8001428:	ec53 2b10 	vmov	r2, r3, d0
 800142c:	4610      	mov	r0, r2
 800142e:	4619      	mov	r1, r3
 8001430:	f7ff fbca 	bl	8000bc8 <__aeabi_d2iz>
 8001434:	4602      	mov	r2, r0
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	625a      	str	r2, [r3, #36]	@ 0x24
	}
}
 800143a:	bf00      	nop
 800143c:	3710      	adds	r7, #16
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	08013bb0 	.word	0x08013bb0

08001448 <App_Controll>:
static void App_Controll(char RxData, LineFollower_t *LineFollower)
{
 8001448:	b5b0      	push	{r4, r5, r7, lr}
 800144a:	b0a6      	sub	sp, #152	@ 0x98
 800144c:	af02      	add	r7, sp, #8
 800144e:	4603      	mov	r3, r0
 8001450:	6039      	str	r1, [r7, #0]
 8001452:	71fb      	strb	r3, [r7, #7]
	/*Stop robot*/
	if(RxData == 'N')
 8001454:	79fb      	ldrb	r3, [r7, #7]
 8001456:	2b4e      	cmp	r3, #78	@ 0x4e
 8001458:	d154      	bne.n	8001504 <App_Controll+0xbc>
	{
		uint8_t buffer[128];
		/*Stop GRUZIK2.0 and turn off the LED*/
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800145a:	2200      	movs	r2, #0
 800145c:	2140      	movs	r1, #64	@ 0x40
 800145e:	4860      	ldr	r0, [pc, #384]	@ (80015e0 <App_Controll+0x198>)
 8001460:	f004 ffa8 	bl	80063b4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8001464:	2200      	movs	r2, #0
 8001466:	2120      	movs	r1, #32
 8001468:	485d      	ldr	r0, [pc, #372]	@ (80015e0 <App_Controll+0x198>)
 800146a:	f004 ffa3 	bl	80063b4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800146e:	2200      	movs	r2, #0
 8001470:	2140      	movs	r1, #64	@ 0x40
 8001472:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001476:	f004 ff9d 	bl	80063b4 <HAL_GPIO_WritePin>

		/*Send battery voltage*/
		LineFollower->battery_voltage = (LineFollower->Adc_Value * 8.3)/3831;
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff f888 	bl	8000594 <__aeabi_i2d>
 8001484:	a34e      	add	r3, pc, #312	@ (adr r3, 80015c0 <App_Controll+0x178>)
 8001486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800148a:	f7ff f8ed 	bl	8000668 <__aeabi_dmul>
 800148e:	4602      	mov	r2, r0
 8001490:	460b      	mov	r3, r1
 8001492:	4610      	mov	r0, r2
 8001494:	4619      	mov	r1, r3
 8001496:	a34c      	add	r3, pc, #304	@ (adr r3, 80015c8 <App_Controll+0x180>)
 8001498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800149c:	f7ff fa0e 	bl	80008bc <__aeabi_ddiv>
 80014a0:	4602      	mov	r2, r0
 80014a2:	460b      	mov	r3, r1
 80014a4:	4610      	mov	r0, r2
 80014a6:	4619      	mov	r1, r3
 80014a8:	f7ff fbd6 	bl	8000c58 <__aeabi_d2f>
 80014ac:	4602      	mov	r2, r0
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	629a      	str	r2, [r3, #40]	@ 0x28
		sprintf((char*)buffer, "ADC_Value = %d \r\n Battery_Voltage = %0.2f V \r\n", LineFollower->Adc_Value, LineFollower->battery_voltage);
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80014b6:	461c      	mov	r4, r3
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff f87b 	bl	80005b8 <__aeabi_f2d>
 80014c2:	4602      	mov	r2, r0
 80014c4:	460b      	mov	r3, r1
 80014c6:	f107 000c 	add.w	r0, r7, #12
 80014ca:	e9cd 2300 	strd	r2, r3, [sp]
 80014ce:	4622      	mov	r2, r4
 80014d0:	4944      	ldr	r1, [pc, #272]	@ (80015e4 <App_Controll+0x19c>)
 80014d2:	f00e ffd3 	bl	801047c <siprintf>
		HAL_UART_Transmit(&hlpuart1, buffer, strlen((char*)buffer), 100);
 80014d6:	f107 030c 	add.w	r3, r7, #12
 80014da:	4618      	mov	r0, r3
 80014dc:	f7fe ff00 	bl	80002e0 <strlen>
 80014e0:	4603      	mov	r3, r0
 80014e2:	b29a      	uxth	r2, r3
 80014e4:	f107 010c 	add.w	r1, r7, #12
 80014e8:	2364      	movs	r3, #100	@ 0x64
 80014ea:	483f      	ldr	r0, [pc, #252]	@ (80015e8 <App_Controll+0x1a0>)
 80014ec:	f008 fa00 	bl	80098f0 <HAL_UART_Transmit>

		/*Stop mapping the track*/
		map.Mapping = 0;
 80014f0:	4b3e      	ldr	r3, [pc, #248]	@ (80015ec <App_Controll+0x1a4>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	701a      	strb	r2, [r3, #0]
		FatFsResult = f_close(&SdCardFile);
 80014f6:	483e      	ldr	r0, [pc, #248]	@ (80015f0 <App_Controll+0x1a8>)
 80014f8:	f00d f979 	bl	800e7ee <f_close>
 80014fc:	4603      	mov	r3, r0
 80014fe:	461a      	mov	r2, r3
 8001500:	4b3c      	ldr	r3, [pc, #240]	@ (80015f4 <App_Controll+0x1ac>)
 8001502:	701a      	strb	r2, [r3, #0]

	}
	/*Start robot*/
	if (RxData == 'Y')
 8001504:	79fb      	ldrb	r3, [r7, #7]
 8001506:	2b59      	cmp	r3, #89	@ 0x59
 8001508:	f040 811a 	bne.w	8001740 <App_Controll+0x2f8>
		/*Proportional to battery percentage boost for motors
		 * to keep roughly same speed as with full battery*/
		float battery_percentage;
		uint8_t buffer[128];
		//Calculate battery percentage based on battery voltage
		LineFollower->battery_voltage = (LineFollower->Adc_Value * 8.3)/3831;
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001510:	4618      	mov	r0, r3
 8001512:	f7ff f83f 	bl	8000594 <__aeabi_i2d>
 8001516:	a32a      	add	r3, pc, #168	@ (adr r3, 80015c0 <App_Controll+0x178>)
 8001518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800151c:	f7ff f8a4 	bl	8000668 <__aeabi_dmul>
 8001520:	4602      	mov	r2, r0
 8001522:	460b      	mov	r3, r1
 8001524:	4610      	mov	r0, r2
 8001526:	4619      	mov	r1, r3
 8001528:	a327      	add	r3, pc, #156	@ (adr r3, 80015c8 <App_Controll+0x180>)
 800152a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800152e:	f7ff f9c5 	bl	80008bc <__aeabi_ddiv>
 8001532:	4602      	mov	r2, r0
 8001534:	460b      	mov	r3, r1
 8001536:	4610      	mov	r0, r2
 8001538:	4619      	mov	r1, r3
 800153a:	f7ff fb8d 	bl	8000c58 <__aeabi_d2f>
 800153e:	4602      	mov	r2, r0
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	629a      	str	r2, [r3, #40]	@ 0x28

		//Full battery voltage in working line follower is about 8.24V
		battery_percentage = (LineFollower->battery_voltage / 8.24) * 100;
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff f835 	bl	80005b8 <__aeabi_f2d>
 800154e:	a320      	add	r3, pc, #128	@ (adr r3, 80015d0 <App_Controll+0x188>)
 8001550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001554:	f7ff f9b2 	bl	80008bc <__aeabi_ddiv>
 8001558:	4602      	mov	r2, r0
 800155a:	460b      	mov	r3, r1
 800155c:	4610      	mov	r0, r2
 800155e:	4619      	mov	r1, r3
 8001560:	f04f 0200 	mov.w	r2, #0
 8001564:	4b24      	ldr	r3, [pc, #144]	@ (80015f8 <App_Controll+0x1b0>)
 8001566:	f7ff f87f 	bl	8000668 <__aeabi_dmul>
 800156a:	4602      	mov	r2, r0
 800156c:	460b      	mov	r3, r1
 800156e:	4610      	mov	r0, r2
 8001570:	4619      	mov	r1, r3
 8001572:	f7ff fb71 	bl	8000c58 <__aeabi_d2f>
 8001576:	4603      	mov	r3, r0
 8001578:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

		/*To don't damage 2s LiPo battery Line follower can't start with battery below 7.2V*/
		if (LineFollower->battery_voltage < 7.2)
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001580:	4618      	mov	r0, r3
 8001582:	f7ff f819 	bl	80005b8 <__aeabi_f2d>
 8001586:	a314      	add	r3, pc, #80	@ (adr r3, 80015d8 <App_Controll+0x190>)
 8001588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800158c:	f7ff fade 	bl	8000b4c <__aeabi_dcmplt>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d036      	beq.n	8001604 <App_Controll+0x1bc>
		{
			sprintf((char*)buffer, "! Low Battery !\r\n");
 8001596:	f107 030c 	add.w	r3, r7, #12
 800159a:	4918      	ldr	r1, [pc, #96]	@ (80015fc <App_Controll+0x1b4>)
 800159c:	4618      	mov	r0, r3
 800159e:	f00e ff6d 	bl	801047c <siprintf>
			HAL_UART_Transmit(&hlpuart1, buffer, strlen((char*)buffer), 100);
 80015a2:	f107 030c 	add.w	r3, r7, #12
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7fe fe9a 	bl	80002e0 <strlen>
 80015ac:	4603      	mov	r3, r0
 80015ae:	b29a      	uxth	r2, r3
 80015b0:	f107 010c 	add.w	r1, r7, #12
 80015b4:	2364      	movs	r3, #100	@ 0x64
 80015b6:	480c      	ldr	r0, [pc, #48]	@ (80015e8 <App_Controll+0x1a0>)
 80015b8:	f008 f99a 	bl	80098f0 <HAL_UART_Transmit>
 80015bc:	e34a      	b.n	8001c54 <App_Controll+0x80c>
 80015be:	bf00      	nop
 80015c0:	9999999a 	.word	0x9999999a
 80015c4:	40209999 	.word	0x40209999
 80015c8:	00000000 	.word	0x00000000
 80015cc:	40adee00 	.word	0x40adee00
 80015d0:	47ae147b 	.word	0x47ae147b
 80015d4:	40207ae1 	.word	0x40207ae1
 80015d8:	cccccccd 	.word	0xcccccccd
 80015dc:	401ccccc 	.word	0x401ccccc
 80015e0:	48000800 	.word	0x48000800
 80015e4:	08013bb4 	.word	0x08013bb4
 80015e8:	20006a04 	.word	0x20006a04
 80015ec:	2000032c 	.word	0x2000032c
 80015f0:	20006358 	.word	0x20006358
 80015f4:	20006124 	.word	0x20006124
 80015f8:	40590000 	.word	0x40590000
 80015fc:	08013be4 	.word	0x08013be4
 8001600:	42c80000 	.word	0x42c80000
			return;
		}
		/*Motor speed*/
		LineFollower->Speed_level = ((100 - battery_percentage + 100) / 100) - LineFollower->Speed_offset;
 8001604:	ed1f 7a02 	vldr	s14, [pc, #-8]	@ 8001600 <App_Controll+0x1b8>
 8001608:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 800160c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001610:	ed1f 7a05 	vldr	s14, [pc, #-20]	@ 8001600 <App_Controll+0x1b8>
 8001614:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001618:	ed5f 6a07 	vldr	s13, [pc, #-28]	@ 8001600 <App_Controll+0x1b8>
 800161c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001626:	ee77 7a67 	vsub.f32	s15, s14, s15
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

		if(LineFollower->Speed_level < 1)
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001636:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800163a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800163e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001642:	d503      	bpl.n	800164c <App_Controll+0x204>
		{
			LineFollower->Speed_level = 1;
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800164a:	631a      	str	r2, [r3, #48]	@ 0x30
		}

		/*Send battery data*/
		LineFollower->battery_voltage = (LineFollower->Adc_Value * 8.3)/3831;
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001650:	4618      	mov	r0, r3
 8001652:	f7fe ff9f 	bl	8000594 <__aeabi_i2d>
 8001656:	a3b2      	add	r3, pc, #712	@ (adr r3, 8001920 <App_Controll+0x4d8>)
 8001658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800165c:	f7ff f804 	bl	8000668 <__aeabi_dmul>
 8001660:	4602      	mov	r2, r0
 8001662:	460b      	mov	r3, r1
 8001664:	4610      	mov	r0, r2
 8001666:	4619      	mov	r1, r3
 8001668:	a3af      	add	r3, pc, #700	@ (adr r3, 8001928 <App_Controll+0x4e0>)
 800166a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800166e:	f7ff f925 	bl	80008bc <__aeabi_ddiv>
 8001672:	4602      	mov	r2, r0
 8001674:	460b      	mov	r3, r1
 8001676:	4610      	mov	r0, r2
 8001678:	4619      	mov	r1, r3
 800167a:	f7ff faed 	bl	8000c58 <__aeabi_d2f>
 800167e:	4602      	mov	r2, r0
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	629a      	str	r2, [r3, #40]	@ 0x28
		sprintf((char*)buffer, "ADC_Value = %d \r\n Battery_Voltage = %0.2f V \r\n", LineFollower->Adc_Value, LineFollower->battery_voltage);
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001688:	461c      	mov	r4, r3
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800168e:	4618      	mov	r0, r3
 8001690:	f7fe ff92 	bl	80005b8 <__aeabi_f2d>
 8001694:	4602      	mov	r2, r0
 8001696:	460b      	mov	r3, r1
 8001698:	f107 000c 	add.w	r0, r7, #12
 800169c:	e9cd 2300 	strd	r2, r3, [sp]
 80016a0:	4622      	mov	r2, r4
 80016a2:	4991      	ldr	r1, [pc, #580]	@ (80018e8 <App_Controll+0x4a0>)
 80016a4:	f00e feea 	bl	801047c <siprintf>
		HAL_UART_Transmit(&hlpuart1, buffer, strlen((char*)buffer), 100);
 80016a8:	f107 030c 	add.w	r3, r7, #12
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7fe fe17 	bl	80002e0 <strlen>
 80016b2:	4603      	mov	r3, r0
 80016b4:	b29a      	uxth	r2, r3
 80016b6:	f107 010c 	add.w	r1, r7, #12
 80016ba:	2364      	movs	r3, #100	@ 0x64
 80016bc:	488b      	ldr	r0, [pc, #556]	@ (80018ec <App_Controll+0x4a4>)
 80016be:	f008 f917 	bl	80098f0 <HAL_UART_Transmit>


		sprintf((char*)buffer, "Percentage = %0.2f \r\n Speed_level = %0.2f \r\n", battery_percentage, LineFollower->Speed_level);
 80016c2:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80016c6:	f7fe ff77 	bl	80005b8 <__aeabi_f2d>
 80016ca:	4604      	mov	r4, r0
 80016cc:	460d      	mov	r5, r1
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d2:	4618      	mov	r0, r3
 80016d4:	f7fe ff70 	bl	80005b8 <__aeabi_f2d>
 80016d8:	4602      	mov	r2, r0
 80016da:	460b      	mov	r3, r1
 80016dc:	f107 000c 	add.w	r0, r7, #12
 80016e0:	e9cd 2300 	strd	r2, r3, [sp]
 80016e4:	4622      	mov	r2, r4
 80016e6:	462b      	mov	r3, r5
 80016e8:	4981      	ldr	r1, [pc, #516]	@ (80018f0 <App_Controll+0x4a8>)
 80016ea:	f00e fec7 	bl	801047c <siprintf>
		HAL_UART_Transmit(&hlpuart1, buffer, strlen((char*)buffer), 100);
 80016ee:	f107 030c 	add.w	r3, r7, #12
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7fe fdf4 	bl	80002e0 <strlen>
 80016f8:	4603      	mov	r3, r0
 80016fa:	b29a      	uxth	r2, r3
 80016fc:	f107 010c 	add.w	r1, r7, #12
 8001700:	2364      	movs	r3, #100	@ 0x64
 8001702:	487a      	ldr	r0, [pc, #488]	@ (80018ec <App_Controll+0x4a4>)
 8001704:	f008 f8f4 	bl	80098f0 <HAL_UART_Transmit>

		/*Stop LineFollower and turn on the LED*/
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8001708:	2201      	movs	r2, #1
 800170a:	2140      	movs	r1, #64	@ 0x40
 800170c:	4879      	ldr	r0, [pc, #484]	@ (80018f4 <App_Controll+0x4ac>)
 800170e:	f004 fe51 	bl	80063b4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 8001712:	2201      	movs	r2, #1
 8001714:	2120      	movs	r1, #32
 8001716:	4877      	ldr	r0, [pc, #476]	@ (80018f4 <App_Controll+0x4ac>)
 8001718:	f004 fe4c 	bl	80063b4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800171c:	2201      	movs	r2, #1
 800171e:	2140      	movs	r1, #64	@ 0x40
 8001720:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001724:	f004 fe46 	bl	80063b4 <HAL_GPIO_WritePin>

		/*Start mapping the track*/
		FatFsResult = f_open(&SdCardFile, "GRUZIK.txt", FA_WRITE|FA_OPEN_APPEND);
 8001728:	2232      	movs	r2, #50	@ 0x32
 800172a:	4973      	ldr	r1, [pc, #460]	@ (80018f8 <App_Controll+0x4b0>)
 800172c:	4873      	ldr	r0, [pc, #460]	@ (80018fc <App_Controll+0x4b4>)
 800172e:	f00c fcb1 	bl	800e094 <f_open>
 8001732:	4603      	mov	r3, r0
 8001734:	461a      	mov	r2, r3
 8001736:	4b72      	ldr	r3, [pc, #456]	@ (8001900 <App_Controll+0x4b8>)
 8001738:	701a      	strb	r2, [r3, #0]
		map.Mapping = 1;
 800173a:	4b72      	ldr	r3, [pc, #456]	@ (8001904 <App_Controll+0x4bc>)
 800173c:	2201      	movs	r2, #1
 800173e:	701a      	strb	r2, [r3, #0]
	}
	/*LOW mode*/
	if(RxData == 'a')
 8001740:	79fb      	ldrb	r3, [r7, #7]
 8001742:	2b61      	cmp	r3, #97	@ 0x61
 8001744:	d11f      	bne.n	8001786 <App_Controll+0x33e>
	{
		LineFollower->Base_speed_R = 85;
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	2255      	movs	r2, #85	@ 0x55
 800174a:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 85;
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	2255      	movs	r2, #85	@ 0x55
 8001750:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 100;
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	2264      	movs	r2, #100	@ 0x64
 8001756:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 100;
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	2264      	movs	r2, #100	@ 0x64
 800175c:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -70;
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	f06f 0245 	mvn.w	r2, #69	@ 0x45
 8001764:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 70;
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	2246      	movs	r2, #70	@ 0x46
 800176a:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -50;
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 8001772:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 80;
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	2250      	movs	r2, #80	@ 0x50
 8001778:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Kp = 0.015;
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	4a62      	ldr	r2, [pc, #392]	@ (8001908 <App_Controll+0x4c0>)
 800177e:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.07;
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	4a62      	ldr	r2, [pc, #392]	@ (800190c <App_Controll+0x4c4>)
 8001784:	605a      	str	r2, [r3, #4]
	}
	/*LOW+ mode*/
	if(RxData == 'd')
 8001786:	79fb      	ldrb	r3, [r7, #7]
 8001788:	2b64      	cmp	r3, #100	@ 0x64
 800178a:	d11f      	bne.n	80017cc <App_Controll+0x384>
	{
		LineFollower->Base_speed_R = 105;
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	2269      	movs	r2, #105	@ 0x69
 8001790:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 105;
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	2269      	movs	r2, #105	@ 0x69
 8001796:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 152;
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	2298      	movs	r2, #152	@ 0x98
 800179c:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 152;
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	2298      	movs	r2, #152	@ 0x98
 80017a2:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -30;
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	f06f 021d 	mvn.w	r2, #29
 80017aa:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 100;
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	2264      	movs	r2, #100	@ 0x64
 80017b0:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -40;
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	f06f 0227 	mvn.w	r2, #39	@ 0x27
 80017b8:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 80;
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	2250      	movs	r2, #80	@ 0x50
 80017be:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Kp = 0.015;
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	4a51      	ldr	r2, [pc, #324]	@ (8001908 <App_Controll+0x4c0>)
 80017c4:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.08;
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	4a51      	ldr	r2, [pc, #324]	@ (8001910 <App_Controll+0x4c8>)
 80017ca:	605a      	str	r2, [r3, #4]
	}
	/*Medium mode*/
	if(RxData == 'b')
 80017cc:	79fb      	ldrb	r3, [r7, #7]
 80017ce:	2b62      	cmp	r3, #98	@ 0x62
 80017d0:	d11f      	bne.n	8001812 <App_Controll+0x3ca>
	{
		LineFollower->Base_speed_R = 105;
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	2269      	movs	r2, #105	@ 0x69
 80017d6:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 105;
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	2269      	movs	r2, #105	@ 0x69
 80017dc:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 185;
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	22b9      	movs	r2, #185	@ 0xb9
 80017e2:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 185;
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	22b9      	movs	r2, #185	@ 0xb9
 80017e8:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -30;
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	f06f 021d 	mvn.w	r2, #29
 80017f0:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 90;
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	225a      	movs	r2, #90	@ 0x5a
 80017f6:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -40;
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	f06f 0227 	mvn.w	r2, #39	@ 0x27
 80017fe:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 80;
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	2250      	movs	r2, #80	@ 0x50
 8001804:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Kp = 0.015;
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	4a3f      	ldr	r2, [pc, #252]	@ (8001908 <App_Controll+0x4c0>)
 800180a:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.09;
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	4a41      	ldr	r2, [pc, #260]	@ (8001914 <App_Controll+0x4cc>)
 8001810:	605a      	str	r2, [r3, #4]
	}
	/*Medium+ mode*/
	if(RxData == 'e')
 8001812:	79fb      	ldrb	r3, [r7, #7]
 8001814:	2b65      	cmp	r3, #101	@ 0x65
 8001816:	d11f      	bne.n	8001858 <App_Controll+0x410>
	{
		LineFollower->Base_speed_R = 120;
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	2278      	movs	r2, #120	@ 0x78
 800181c:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 120;
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	2278      	movs	r2, #120	@ 0x78
 8001822:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 120;
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	2278      	movs	r2, #120	@ 0x78
 8001828:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 120;
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	2278      	movs	r2, #120	@ 0x78
 800182e:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -70;
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	f06f 0245 	mvn.w	r2, #69	@ 0x45
 8001836:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 92;
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	225c      	movs	r2, #92	@ 0x5c
 800183c:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -50;
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 8001844:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 30;//110
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	221e      	movs	r2, #30
 800184a:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Kp = 0.015;
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	4a2e      	ldr	r2, [pc, #184]	@ (8001908 <App_Controll+0x4c0>)
 8001850:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.2;//0.25
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	4a30      	ldr	r2, [pc, #192]	@ (8001918 <App_Controll+0x4d0>)
 8001856:	605a      	str	r2, [r3, #4]
	}
	/*HIGH mode*/
	if(RxData == 'c')
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	2b63      	cmp	r3, #99	@ 0x63
 800185c:	d11f      	bne.n	800189e <App_Controll+0x456>
	{
		LineFollower->Base_speed_R = 125;
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	227d      	movs	r2, #125	@ 0x7d
 8001862:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 125;
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	227d      	movs	r2, #125	@ 0x7d
 8001868:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 130;//125
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	2282      	movs	r2, #130	@ 0x82
 800186e:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 130;//125
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	2282      	movs	r2, #130	@ 0x82
 8001874:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -70;
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	f06f 0245 	mvn.w	r2, #69	@ 0x45
 800187c:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 92; //88
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	225c      	movs	r2, #92	@ 0x5c
 8001882:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -50;
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 800188a:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 30;
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	221e      	movs	r2, #30
 8001890:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Kp = 0.015;
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	4a1c      	ldr	r2, [pc, #112]	@ (8001908 <App_Controll+0x4c0>)
 8001896:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.175;//0.2
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	4a20      	ldr	r2, [pc, #128]	@ (800191c <App_Controll+0x4d4>)
 800189c:	605a      	str	r2, [r3, #4]
	}
	/*HIGH+ mode*/ /*For now it's just HIGH*/
	if(RxData == 'f')
 800189e:	79fb      	ldrb	r3, [r7, #7]
 80018a0:	2b66      	cmp	r3, #102	@ 0x66
 80018a2:	d145      	bne.n	8001930 <App_Controll+0x4e8>
	{
		LineFollower->Base_speed_R = 130;
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	2282      	movs	r2, #130	@ 0x82
 80018a8:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 130;
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	2282      	movs	r2, #130	@ 0x82
 80018ae:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 130;
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	2282      	movs	r2, #130	@ 0x82
 80018b4:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 130;
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	2282      	movs	r2, #130	@ 0x82
 80018ba:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -70;
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	f06f 0245 	mvn.w	r2, #69	@ 0x45
 80018c2:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 92; //88
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	225c      	movs	r2, #92	@ 0x5c
 80018c8:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -50;
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 80018d0:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 30;
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	221e      	movs	r2, #30
 80018d6:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Kp = 0.015;
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	4a0b      	ldr	r2, [pc, #44]	@ (8001908 <App_Controll+0x4c0>)
 80018dc:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.175;//0.2
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	4a0e      	ldr	r2, [pc, #56]	@ (800191c <App_Controll+0x4d4>)
 80018e2:	605a      	str	r2, [r3, #4]
 80018e4:	e024      	b.n	8001930 <App_Controll+0x4e8>
 80018e6:	bf00      	nop
 80018e8:	08013bb4 	.word	0x08013bb4
 80018ec:	20006a04 	.word	0x20006a04
 80018f0:	08013bf8 	.word	0x08013bf8
 80018f4:	48000800 	.word	0x48000800
 80018f8:	08013c28 	.word	0x08013c28
 80018fc:	20006358 	.word	0x20006358
 8001900:	20006124 	.word	0x20006124
 8001904:	2000032c 	.word	0x2000032c
 8001908:	3c75c28f 	.word	0x3c75c28f
 800190c:	3d8f5c29 	.word	0x3d8f5c29
 8001910:	3da3d70a 	.word	0x3da3d70a
 8001914:	3db851ec 	.word	0x3db851ec
 8001918:	3e4ccccd 	.word	0x3e4ccccd
 800191c:	3e333333 	.word	0x3e333333
 8001920:	9999999a 	.word	0x9999999a
 8001924:	40209999 	.word	0x40209999
 8001928:	00000000 	.word	0x00000000
 800192c:	40adee00 	.word	0x40adee00
	}
	/*TRUBO mode*/
	if(RxData == 'i')
 8001930:	79fb      	ldrb	r3, [r7, #7]
 8001932:	2b69      	cmp	r3, #105	@ 0x69
 8001934:	d11f      	bne.n	8001976 <App_Controll+0x52e>
	{
		LineFollower->Base_speed_R = 135;
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	2287      	movs	r2, #135	@ 0x87
 800193a:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 135;
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	2287      	movs	r2, #135	@ 0x87
 8001940:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 135;
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	2287      	movs	r2, #135	@ 0x87
 8001946:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 135;
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	2287      	movs	r2, #135	@ 0x87
 800194c:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -60; //-65
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	f06f 023b 	mvn.w	r2, #59	@ 0x3b
 8001954:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 70;
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	2246      	movs	r2, #70	@ 0x46
 800195a:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -60;
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	f06f 023b 	mvn.w	r2, #59	@ 0x3b
 8001962:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 110;
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	226e      	movs	r2, #110	@ 0x6e
 8001968:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Kp = 0.015;
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	4a8e      	ldr	r2, [pc, #568]	@ (8001ba8 <App_Controll+0x760>)
 800196e:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.2;
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	4a8e      	ldr	r2, [pc, #568]	@ (8001bac <App_Controll+0x764>)
 8001974:	605a      	str	r2, [r3, #4]
	}
	/*TRUBO+ mode*/
	if(RxData == 'j')
 8001976:	79fb      	ldrb	r3, [r7, #7]
 8001978:	2b6a      	cmp	r3, #106	@ 0x6a
 800197a:	d11f      	bne.n	80019bc <App_Controll+0x574>
	{
	   LineFollower->Base_speed_R = 140;
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	228c      	movs	r2, #140	@ 0x8c
 8001980:	609a      	str	r2, [r3, #8]
	   LineFollower->Base_speed_L = 140;
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	228c      	movs	r2, #140	@ 0x8c
 8001986:	60da      	str	r2, [r3, #12]
	   LineFollower->Max_speed_L = 140;
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	228c      	movs	r2, #140	@ 0x8c
 800198c:	615a      	str	r2, [r3, #20]
	   LineFollower->Max_speed_R = 140;
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	228c      	movs	r2, #140	@ 0x8c
 8001992:	611a      	str	r2, [r3, #16]
	   LineFollower->Sharp_bend_speed_right = -60;
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	f06f 023b 	mvn.w	r2, #59	@ 0x3b
 800199a:	619a      	str	r2, [r3, #24]
	   LineFollower->Sharp_bend_speed_left = 70;
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	2246      	movs	r2, #70	@ 0x46
 80019a0:	61da      	str	r2, [r3, #28]
	   LineFollower->Bend_speed_right = -60;
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	f06f 023b 	mvn.w	r2, #59	@ 0x3b
 80019a8:	621a      	str	r2, [r3, #32]
	   LineFollower->Bend_speed_left = 110;
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	226e      	movs	r2, #110	@ 0x6e
 80019ae:	625a      	str	r2, [r3, #36]	@ 0x24
	   LineFollower->Kp = 0.015;
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	4a7d      	ldr	r2, [pc, #500]	@ (8001ba8 <App_Controll+0x760>)
 80019b4:	601a      	str	r2, [r3, #0]
	   LineFollower->Kd = 0.2;
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	4a7c      	ldr	r2, [pc, #496]	@ (8001bac <App_Controll+0x764>)
 80019ba:	605a      	str	r2, [r3, #4]
	}
	/*ULTRA mode*/
	if(RxData == 'k')
 80019bc:	79fb      	ldrb	r3, [r7, #7]
 80019be:	2b6b      	cmp	r3, #107	@ 0x6b
 80019c0:	d11f      	bne.n	8001a02 <App_Controll+0x5ba>
	{
		LineFollower->Base_speed_R = 145;
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	2291      	movs	r2, #145	@ 0x91
 80019c6:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 145;
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	2291      	movs	r2, #145	@ 0x91
 80019cc:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 145;
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	2291      	movs	r2, #145	@ 0x91
 80019d2:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 145;
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	2291      	movs	r2, #145	@ 0x91
 80019d8:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -60;//-70
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	f06f 023b 	mvn.w	r2, #59	@ 0x3b
 80019e0:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 70;//88
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	2246      	movs	r2, #70	@ 0x46
 80019e6:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -60;
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	f06f 023b 	mvn.w	r2, #59	@ 0x3b
 80019ee:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 110;
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	226e      	movs	r2, #110	@ 0x6e
 80019f4:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Kp = 0.015;
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	4a6b      	ldr	r2, [pc, #428]	@ (8001ba8 <App_Controll+0x760>)
 80019fa:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.22;     //Jeśli sie gubi wylaturje itd mozna zwiększyć jesli sobie radzi to mozna obniżyc i zwiększyc płynność
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	4a6c      	ldr	r2, [pc, #432]	@ (8001bb0 <App_Controll+0x768>)
 8001a00:	605a      	str	r2, [r3, #4]
	 }
	 /*ULTRA+ mode*/
	 if(RxData == 'l')
 8001a02:	79fb      	ldrb	r3, [r7, #7]
 8001a04:	2b6c      	cmp	r3, #108	@ 0x6c
 8001a06:	d11f      	bne.n	8001a48 <App_Controll+0x600>
	 {
		LineFollower->Base_speed_R = 150;
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	2296      	movs	r2, #150	@ 0x96
 8001a0c:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 150;
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	2296      	movs	r2, #150	@ 0x96
 8001a12:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 150;
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	2296      	movs	r2, #150	@ 0x96
 8001a18:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 150;
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	2296      	movs	r2, #150	@ 0x96
 8001a1e:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -55;
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	f06f 0236 	mvn.w	r2, #54	@ 0x36
 8001a26:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 75;
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	224b      	movs	r2, #75	@ 0x4b
 8001a2c:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -60;
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	f06f 023b 	mvn.w	r2, #59	@ 0x3b
 8001a34:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 120;
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	2278      	movs	r2, #120	@ 0x78
 8001a3a:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Kp = 0.015;
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	4a5a      	ldr	r2, [pc, #360]	@ (8001ba8 <App_Controll+0x760>)
 8001a40:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.23;
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	4a5b      	ldr	r2, [pc, #364]	@ (8001bb4 <App_Controll+0x76c>)
 8001a46:	605a      	str	r2, [r3, #4]
	  }
	  /*EXTREME mode*/
	  if(RxData == 'm')
 8001a48:	79fb      	ldrb	r3, [r7, #7]
 8001a4a:	2b6d      	cmp	r3, #109	@ 0x6d
 8001a4c:	d11f      	bne.n	8001a8e <App_Controll+0x646>
	  {
		 LineFollower->Base_speed_R = 155;
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	229b      	movs	r2, #155	@ 0x9b
 8001a52:	609a      	str	r2, [r3, #8]
		 LineFollower->Base_speed_L = 155;
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	229b      	movs	r2, #155	@ 0x9b
 8001a58:	60da      	str	r2, [r3, #12]
		 LineFollower->Max_speed_L = 155;
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	229b      	movs	r2, #155	@ 0x9b
 8001a5e:	615a      	str	r2, [r3, #20]
		 LineFollower->Max_speed_R = 155;
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	229b      	movs	r2, #155	@ 0x9b
 8001a64:	611a      	str	r2, [r3, #16]
		 LineFollower->Sharp_bend_speed_right = -70;
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	f06f 0245 	mvn.w	r2, #69	@ 0x45
 8001a6c:	619a      	str	r2, [r3, #24]
		 LineFollower->Sharp_bend_speed_left = 85;
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	2255      	movs	r2, #85	@ 0x55
 8001a72:	61da      	str	r2, [r3, #28]
		 LineFollower->Bend_speed_right = -50;
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 8001a7a:	621a      	str	r2, [r3, #32]
		 LineFollower->Bend_speed_left = 30;
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	221e      	movs	r2, #30
 8001a80:	625a      	str	r2, [r3, #36]	@ 0x24
		 LineFollower->Kp = 0.015;
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	4a48      	ldr	r2, [pc, #288]	@ (8001ba8 <App_Controll+0x760>)
 8001a86:	601a      	str	r2, [r3, #0]
		 LineFollower->Kd = 0.265;
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	4a4b      	ldr	r2, [pc, #300]	@ (8001bb8 <App_Controll+0x770>)
 8001a8c:	605a      	str	r2, [r3, #4]
	  }

 	  /*EXTREME+ mode*/
 	  if(RxData == 'n')
 8001a8e:	79fb      	ldrb	r3, [r7, #7]
 8001a90:	2b6e      	cmp	r3, #110	@ 0x6e
 8001a92:	d11f      	bne.n	8001ad4 <App_Controll+0x68c>
 	  {
 	    LineFollower->Base_speed_R = 160;
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	22a0      	movs	r2, #160	@ 0xa0
 8001a98:	609a      	str	r2, [r3, #8]
 	    LineFollower->Base_speed_L = 160;
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	22a0      	movs	r2, #160	@ 0xa0
 8001a9e:	60da      	str	r2, [r3, #12]
 	    LineFollower->Max_speed_L = 160;
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	22a0      	movs	r2, #160	@ 0xa0
 8001aa4:	615a      	str	r2, [r3, #20]
 	  	LineFollower->Max_speed_R = 160;
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	22a0      	movs	r2, #160	@ 0xa0
 8001aaa:	611a      	str	r2, [r3, #16]
 	 	LineFollower->Sharp_bend_speed_right = -70;
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	f06f 0245 	mvn.w	r2, #69	@ 0x45
 8001ab2:	619a      	str	r2, [r3, #24]
 		LineFollower->Sharp_bend_speed_left = 85;
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	2255      	movs	r2, #85	@ 0x55
 8001ab8:	61da      	str	r2, [r3, #28]
 		LineFollower->Bend_speed_right = -50;
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 8001ac0:	621a      	str	r2, [r3, #32]
 		LineFollower->Bend_speed_left = 30;
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	221e      	movs	r2, #30
 8001ac6:	625a      	str	r2, [r3, #36]	@ 0x24
 		LineFollower->Kp = 0.015;
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	4a37      	ldr	r2, [pc, #220]	@ (8001ba8 <App_Controll+0x760>)
 8001acc:	601a      	str	r2, [r3, #0]
 		LineFollower->Kd = 0.265;
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	4a39      	ldr	r2, [pc, #228]	@ (8001bb8 <App_Controll+0x770>)
 8001ad2:	605a      	str	r2, [r3, #4]
 	  }
 	  /*SPECIAL mode*/
 	  if(RxData == 'h')
 8001ad4:	79fb      	ldrb	r3, [r7, #7]
 8001ad6:	2b68      	cmp	r3, #104	@ 0x68
 8001ad8:	d11f      	bne.n	8001b1a <App_Controll+0x6d2>
// 		LineFollower->Sharp_bend_speed_left = 92;
// 		LineFollower->Bend_speed_right = -50;
// 		LineFollower->Bend_speed_left = 30;
// 		LineFollower->Kp = 0.015;
// 		LineFollower->Kd = 0.2;
 			LineFollower->Base_speed_R = 55;
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	2237      	movs	r2, #55	@ 0x37
 8001ade:	609a      	str	r2, [r3, #8]
 			LineFollower->Base_speed_L = 55;
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	2237      	movs	r2, #55	@ 0x37
 8001ae4:	60da      	str	r2, [r3, #12]
 			LineFollower->Max_speed_L = 80;
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	2250      	movs	r2, #80	@ 0x50
 8001aea:	615a      	str	r2, [r3, #20]
 			LineFollower->Max_speed_R = 80;
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	2250      	movs	r2, #80	@ 0x50
 8001af0:	611a      	str	r2, [r3, #16]
 			LineFollower->Sharp_bend_speed_right = -70;
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	f06f 0245 	mvn.w	r2, #69	@ 0x45
 8001af8:	619a      	str	r2, [r3, #24]
 			LineFollower->Sharp_bend_speed_left = 70;
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	2246      	movs	r2, #70	@ 0x46
 8001afe:	61da      	str	r2, [r3, #28]
 			LineFollower->Bend_speed_right = -50;
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 8001b06:	621a      	str	r2, [r3, #32]
 			LineFollower->Bend_speed_left = 80;
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	2250      	movs	r2, #80	@ 0x50
 8001b0c:	625a      	str	r2, [r3, #36]	@ 0x24
 			LineFollower->Kp = 0.015;
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	4a25      	ldr	r2, [pc, #148]	@ (8001ba8 <App_Controll+0x760>)
 8001b12:	601a      	str	r2, [r3, #0]
 			LineFollower->Kd = 0.07;
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	4a29      	ldr	r2, [pc, #164]	@ (8001bbc <App_Controll+0x774>)
 8001b18:	605a      	str	r2, [r3, #4]

 	  }
 	  /*RA-1-final-slower*/
 	  if(RxData == 'o')
 8001b1a:	79fb      	ldrb	r3, [r7, #7]
 8001b1c:	2b6f      	cmp	r3, #111	@ 0x6f
 8001b1e:	d11f      	bne.n	8001b60 <App_Controll+0x718>
 	  {
 	    LineFollower->Base_speed_R = 143;
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	228f      	movs	r2, #143	@ 0x8f
 8001b24:	609a      	str	r2, [r3, #8]
 	    LineFollower->Base_speed_L = 143;
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	228f      	movs	r2, #143	@ 0x8f
 8001b2a:	60da      	str	r2, [r3, #12]
 	   	LineFollower->Max_speed_L = 182;
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	22b6      	movs	r2, #182	@ 0xb6
 8001b30:	615a      	str	r2, [r3, #20]
 	  	LineFollower->Max_speed_R = 182;
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	22b6      	movs	r2, #182	@ 0xb6
 8001b36:	611a      	str	r2, [r3, #16]
 	  	LineFollower->Sharp_bend_speed_right = -76;
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	f06f 024b 	mvn.w	r2, #75	@ 0x4b
 8001b3e:	619a      	str	r2, [r3, #24]
 		LineFollower->Sharp_bend_speed_left = 90;
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	225a      	movs	r2, #90	@ 0x5a
 8001b44:	61da      	str	r2, [r3, #28]
 		LineFollower->Bend_speed_right = -50;
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 8001b4c:	621a      	str	r2, [r3, #32]
 		LineFollower->Bend_speed_left = 100;
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	2264      	movs	r2, #100	@ 0x64
 8001b52:	625a      	str	r2, [r3, #36]	@ 0x24
 		LineFollower->Kp = 0.02;
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	4a1a      	ldr	r2, [pc, #104]	@ (8001bc0 <App_Controll+0x778>)
 8001b58:	601a      	str	r2, [r3, #0]
 		LineFollower->Kd = 350;
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	4a19      	ldr	r2, [pc, #100]	@ (8001bc4 <App_Controll+0x77c>)
 8001b5e:	605a      	str	r2, [r3, #4]
 	   }
 	   /*RA-2-eliminations-faster*/
 	   if(RxData == 'u')
 8001b60:	79fb      	ldrb	r3, [r7, #7]
 8001b62:	2b75      	cmp	r3, #117	@ 0x75
 8001b64:	d130      	bne.n	8001bc8 <App_Controll+0x780>
 	   {
 	     LineFollower->Base_speed_R = 153;
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	2299      	movs	r2, #153	@ 0x99
 8001b6a:	609a      	str	r2, [r3, #8]
 	     LineFollower->Base_speed_L = 153;
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	2299      	movs	r2, #153	@ 0x99
 8001b70:	60da      	str	r2, [r3, #12]
 	     LineFollower->Max_speed_L = 187;
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	22bb      	movs	r2, #187	@ 0xbb
 8001b76:	615a      	str	r2, [r3, #20]
 	   	 LineFollower->Max_speed_R = 187;
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	22bb      	movs	r2, #187	@ 0xbb
 8001b7c:	611a      	str	r2, [r3, #16]
 	  	 LineFollower->Sharp_bend_speed_right = -76;
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	f06f 024b 	mvn.w	r2, #75	@ 0x4b
 8001b84:	619a      	str	r2, [r3, #24]
 	 	 LineFollower->Sharp_bend_speed_left = 90;
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	225a      	movs	r2, #90	@ 0x5a
 8001b8a:	61da      	str	r2, [r3, #28]
 	 	 LineFollower->Bend_speed_right = -50;
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 8001b92:	621a      	str	r2, [r3, #32]
 	 	 LineFollower->Bend_speed_left = 100;
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	2264      	movs	r2, #100	@ 0x64
 8001b98:	625a      	str	r2, [r3, #36]	@ 0x24
 	 	 LineFollower->Kp = 0.02;
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	4a08      	ldr	r2, [pc, #32]	@ (8001bc0 <App_Controll+0x778>)
 8001b9e:	601a      	str	r2, [r3, #0]
 	 	 LineFollower->Kd = 350;
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	4a08      	ldr	r2, [pc, #32]	@ (8001bc4 <App_Controll+0x77c>)
 8001ba4:	605a      	str	r2, [r3, #4]
 8001ba6:	e00f      	b.n	8001bc8 <App_Controll+0x780>
 8001ba8:	3c75c28f 	.word	0x3c75c28f
 8001bac:	3e4ccccd 	.word	0x3e4ccccd
 8001bb0:	3e6147ae 	.word	0x3e6147ae
 8001bb4:	3e6b851f 	.word	0x3e6b851f
 8001bb8:	3e87ae14 	.word	0x3e87ae14
 8001bbc:	3d8f5c29 	.word	0x3d8f5c29
 8001bc0:	3ca3d70a 	.word	0x3ca3d70a
 8001bc4:	43af0000 	.word	0x43af0000
 	   }
 	  /*Gruzik2.1 Robo Comp 2024r 1*/
 	  if(RxData == 'p')
 8001bc8:	79fb      	ldrb	r3, [r7, #7]
 8001bca:	2b70      	cmp	r3, #112	@ 0x70
 8001bcc:	d11f      	bne.n	8001c0e <App_Controll+0x7c6>
 	  {
 		 LineFollower->Base_speed_R = 143;
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	228f      	movs	r2, #143	@ 0x8f
 8001bd2:	609a      	str	r2, [r3, #8]
 		 LineFollower->Base_speed_L = 143;
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	228f      	movs	r2, #143	@ 0x8f
 8001bd8:	60da      	str	r2, [r3, #12]
 		 LineFollower->Max_speed_L = 182;
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	22b6      	movs	r2, #182	@ 0xb6
 8001bde:	615a      	str	r2, [r3, #20]
 		 LineFollower->Max_speed_R = 182;
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	22b6      	movs	r2, #182	@ 0xb6
 8001be4:	611a      	str	r2, [r3, #16]
 		 LineFollower->Sharp_bend_speed_right = -76;
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	f06f 024b 	mvn.w	r2, #75	@ 0x4b
 8001bec:	619a      	str	r2, [r3, #24]
 		 LineFollower->Sharp_bend_speed_left = 90;
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	225a      	movs	r2, #90	@ 0x5a
 8001bf2:	61da      	str	r2, [r3, #28]
 		 LineFollower->Bend_speed_right = -40;//40
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	f06f 0227 	mvn.w	r2, #39	@ 0x27
 8001bfa:	621a      	str	r2, [r3, #32]
 		 LineFollower->Bend_speed_left = 110;
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	226e      	movs	r2, #110	@ 0x6e
 8001c00:	625a      	str	r2, [r3, #36]	@ 0x24
 		 LineFollower->Kp = 0.02;
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	4a15      	ldr	r2, [pc, #84]	@ (8001c5c <App_Controll+0x814>)
 8001c06:	601a      	str	r2, [r3, #0]
 		 LineFollower->Kd = 350;
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	4a15      	ldr	r2, [pc, #84]	@ (8001c60 <App_Controll+0x818>)
 8001c0c:	605a      	str	r2, [r3, #4]
 	  }
 	  /*Gruzik2.1 Robo Comp 2024 2*/
 	  if(RxData == 'r')
 8001c0e:	79fb      	ldrb	r3, [r7, #7]
 8001c10:	2b72      	cmp	r3, #114	@ 0x72
 8001c12:	d11f      	bne.n	8001c54 <App_Controll+0x80c>
 	  {
 		 LineFollower->Base_speed_R = 153;
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	2299      	movs	r2, #153	@ 0x99
 8001c18:	609a      	str	r2, [r3, #8]
 		 LineFollower->Base_speed_L = 153;
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	2299      	movs	r2, #153	@ 0x99
 8001c1e:	60da      	str	r2, [r3, #12]
 		 LineFollower->Max_speed_L = 187;
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	22bb      	movs	r2, #187	@ 0xbb
 8001c24:	615a      	str	r2, [r3, #20]
 		 LineFollower->Max_speed_R = 187;
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	22bb      	movs	r2, #187	@ 0xbb
 8001c2a:	611a      	str	r2, [r3, #16]
 		 LineFollower->Sharp_bend_speed_right = -76;
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	f06f 024b 	mvn.w	r2, #75	@ 0x4b
 8001c32:	619a      	str	r2, [r3, #24]
 		 LineFollower->Sharp_bend_speed_left = 90;
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	225a      	movs	r2, #90	@ 0x5a
 8001c38:	61da      	str	r2, [r3, #28]
 		 LineFollower->Bend_speed_right = -40;//40
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	f06f 0227 	mvn.w	r2, #39	@ 0x27
 8001c40:	621a      	str	r2, [r3, #32]
 		 LineFollower->Bend_speed_left = 110;
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	226e      	movs	r2, #110	@ 0x6e
 8001c46:	625a      	str	r2, [r3, #36]	@ 0x24
 		 LineFollower->Kp = 0.02;
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	4a04      	ldr	r2, [pc, #16]	@ (8001c5c <App_Controll+0x814>)
 8001c4c:	601a      	str	r2, [r3, #0]
 		 LineFollower->Kd = 350;
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	4a03      	ldr	r2, [pc, #12]	@ (8001c60 <App_Controll+0x818>)
 8001c52:	605a      	str	r2, [r3, #4]
 	   }
}
 8001c54:	3790      	adds	r7, #144	@ 0x90
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bdb0      	pop	{r4, r5, r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	3ca3d70a 	.word	0x3ca3d70a
 8001c60:	43af0000 	.word	0x43af0000

08001c64 <Mode_change>:

static void Mode_change(LineFollower_t *LF)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 8001c6c:	490c      	ldr	r1, [pc, #48]	@ (8001ca0 <Mode_change+0x3c>)
 8001c6e:	2000      	movs	r0, #0
 8001c70:	f00e fc82 	bl	8010578 <strtok>
 8001c74:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 2)
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d00b      	beq.n	8001c96 <Mode_change+0x32>
 8001c7e:	68f8      	ldr	r0, [r7, #12]
 8001c80:	f7fe fb2e 	bl	80002e0 <strlen>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d805      	bhi.n	8001c96 <Mode_change+0x32>
	{
		App_Controll(ParsePointer[0], LF);
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	6879      	ldr	r1, [r7, #4]
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff fbd9 	bl	8001448 <App_Controll>
	}
}
 8001c96:	bf00      	nop
 8001c98:	3710      	adds	r7, #16
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	08013bb0 	.word	0x08013bb0

08001ca4 <Parser_Parse>:
void Parser_Parse(uint8_t *ReceivedData, LineFollower_t *LineFollower)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	6039      	str	r1, [r7, #0]
	char *ParsePointer = strtok((char*)ReceivedData, "=");
 8001cae:	4935      	ldr	r1, [pc, #212]	@ (8001d84 <Parser_Parse+0xe0>)
 8001cb0:	6878      	ldr	r0, [r7, #4]
 8001cb2:	f00e fc61 	bl	8010578 <strtok>
 8001cb6:	60f8      	str	r0, [r7, #12]

	if(!strcmp("Kp",ParsePointer))
 8001cb8:	68f9      	ldr	r1, [r7, #12]
 8001cba:	4833      	ldr	r0, [pc, #204]	@ (8001d88 <Parser_Parse+0xe4>)
 8001cbc:	f7fe fab0 	bl	8000220 <strcmp>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d103      	bne.n	8001cce <Parser_Parse+0x2a>
	{
		kp_change(LineFollower);
 8001cc6:	6838      	ldr	r0, [r7, #0]
 8001cc8:	f7ff fa76 	bl	80011b8 <kp_change>
	}
	else if(!strcmp("Mode",ParsePointer))
	{
		Mode_change(LineFollower);
	}
}
 8001ccc:	e056      	b.n	8001d7c <Parser_Parse+0xd8>
	else if(!strcmp("Kd",ParsePointer))
 8001cce:	68f9      	ldr	r1, [r7, #12]
 8001cd0:	482e      	ldr	r0, [pc, #184]	@ (8001d8c <Parser_Parse+0xe8>)
 8001cd2:	f7fe faa5 	bl	8000220 <strcmp>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d103      	bne.n	8001ce4 <Parser_Parse+0x40>
		kd_change(LineFollower);
 8001cdc:	6838      	ldr	r0, [r7, #0]
 8001cde:	f7ff fa91 	bl	8001204 <kd_change>
}
 8001ce2:	e04b      	b.n	8001d7c <Parser_Parse+0xd8>
	else if(!strcmp("Base_speed",ParsePointer))
 8001ce4:	68f9      	ldr	r1, [r7, #12]
 8001ce6:	482a      	ldr	r0, [pc, #168]	@ (8001d90 <Parser_Parse+0xec>)
 8001ce8:	f7fe fa9a 	bl	8000220 <strcmp>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d103      	bne.n	8001cfa <Parser_Parse+0x56>
		Base_speed_change(LineFollower);
 8001cf2:	6838      	ldr	r0, [r7, #0]
 8001cf4:	f7ff faac 	bl	8001250 <Base_speed_change>
}
 8001cf8:	e040      	b.n	8001d7c <Parser_Parse+0xd8>
	else if(!strcmp("Max_speed",ParsePointer))
 8001cfa:	68f9      	ldr	r1, [r7, #12]
 8001cfc:	4825      	ldr	r0, [pc, #148]	@ (8001d94 <Parser_Parse+0xf0>)
 8001cfe:	f7fe fa8f 	bl	8000220 <strcmp>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d103      	bne.n	8001d10 <Parser_Parse+0x6c>
		Max_speed_change(LineFollower);
 8001d08:	6838      	ldr	r0, [r7, #0]
 8001d0a:	f7ff fad3 	bl	80012b4 <Max_speed_change>
}
 8001d0e:	e035      	b.n	8001d7c <Parser_Parse+0xd8>
	else if(!strcmp("Sharp_bend_speed_right",ParsePointer))
 8001d10:	68f9      	ldr	r1, [r7, #12]
 8001d12:	4821      	ldr	r0, [pc, #132]	@ (8001d98 <Parser_Parse+0xf4>)
 8001d14:	f7fe fa84 	bl	8000220 <strcmp>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d103      	bne.n	8001d26 <Parser_Parse+0x82>
		Sharp_bend_speed_right_change(LineFollower);
 8001d1e:	6838      	ldr	r0, [r7, #0]
 8001d20:	f7ff fafa 	bl	8001318 <Sharp_bend_speed_right_change>
}
 8001d24:	e02a      	b.n	8001d7c <Parser_Parse+0xd8>
	else if(!strcmp("Sharp_bend_speed_left",ParsePointer))
 8001d26:	68f9      	ldr	r1, [r7, #12]
 8001d28:	481c      	ldr	r0, [pc, #112]	@ (8001d9c <Parser_Parse+0xf8>)
 8001d2a:	f7fe fa79 	bl	8000220 <strcmp>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d103      	bne.n	8001d3c <Parser_Parse+0x98>
		Sharp_bend_speed_left_change(LineFollower);
 8001d34:	6838      	ldr	r0, [r7, #0]
 8001d36:	f7ff fb15 	bl	8001364 <Sharp_bend_speed_left_change>
}
 8001d3a:	e01f      	b.n	8001d7c <Parser_Parse+0xd8>
	else if(!strcmp("Bend_speed_right",ParsePointer))
 8001d3c:	68f9      	ldr	r1, [r7, #12]
 8001d3e:	4818      	ldr	r0, [pc, #96]	@ (8001da0 <Parser_Parse+0xfc>)
 8001d40:	f7fe fa6e 	bl	8000220 <strcmp>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d103      	bne.n	8001d52 <Parser_Parse+0xae>
		Bend_speed_right_change(LineFollower);
 8001d4a:	6838      	ldr	r0, [r7, #0]
 8001d4c:	f7ff fb30 	bl	80013b0 <Bend_speed_right_change>
}
 8001d50:	e014      	b.n	8001d7c <Parser_Parse+0xd8>
	else if(!strcmp("Bend_speed_left",ParsePointer))
 8001d52:	68f9      	ldr	r1, [r7, #12]
 8001d54:	4813      	ldr	r0, [pc, #76]	@ (8001da4 <Parser_Parse+0x100>)
 8001d56:	f7fe fa63 	bl	8000220 <strcmp>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d103      	bne.n	8001d68 <Parser_Parse+0xc4>
		Bend_speed_left_change(LineFollower);
 8001d60:	6838      	ldr	r0, [r7, #0]
 8001d62:	f7ff fb4b 	bl	80013fc <Bend_speed_left_change>
}
 8001d66:	e009      	b.n	8001d7c <Parser_Parse+0xd8>
	else if(!strcmp("Mode",ParsePointer))
 8001d68:	68f9      	ldr	r1, [r7, #12]
 8001d6a:	480f      	ldr	r0, [pc, #60]	@ (8001da8 <Parser_Parse+0x104>)
 8001d6c:	f7fe fa58 	bl	8000220 <strcmp>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d102      	bne.n	8001d7c <Parser_Parse+0xd8>
		Mode_change(LineFollower);
 8001d76:	6838      	ldr	r0, [r7, #0]
 8001d78:	f7ff ff74 	bl	8001c64 <Mode_change>
}
 8001d7c:	bf00      	nop
 8001d7e:	3710      	adds	r7, #16
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	08013c34 	.word	0x08013c34
 8001d88:	08013c38 	.word	0x08013c38
 8001d8c:	08013c3c 	.word	0x08013c3c
 8001d90:	08013c40 	.word	0x08013c40
 8001d94:	08013c4c 	.word	0x08013c4c
 8001d98:	08013c58 	.word	0x08013c58
 8001d9c:	08013c70 	.word	0x08013c70
 8001da0:	08013c88 	.word	0x08013c88
 8001da4:	08013c9c 	.word	0x08013c9c
 8001da8:	08013cac 	.word	0x08013cac

08001dac <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b08c      	sub	sp, #48	@ 0x30
 8001db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001db2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]
 8001dba:	605a      	str	r2, [r3, #4]
 8001dbc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001dbe:	1d3b      	adds	r3, r7, #4
 8001dc0:	2220      	movs	r2, #32
 8001dc2:	2100      	movs	r1, #0
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f00e fbbc 	bl	8010542 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001dca:	4b32      	ldr	r3, [pc, #200]	@ (8001e94 <MX_ADC1_Init+0xe8>)
 8001dcc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001dd0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001dd2:	4b30      	ldr	r3, [pc, #192]	@ (8001e94 <MX_ADC1_Init+0xe8>)
 8001dd4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001dd8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001dda:	4b2e      	ldr	r3, [pc, #184]	@ (8001e94 <MX_ADC1_Init+0xe8>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001de0:	4b2c      	ldr	r3, [pc, #176]	@ (8001e94 <MX_ADC1_Init+0xe8>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001de6:	4b2b      	ldr	r3, [pc, #172]	@ (8001e94 <MX_ADC1_Init+0xe8>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001dec:	4b29      	ldr	r3, [pc, #164]	@ (8001e94 <MX_ADC1_Init+0xe8>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001df2:	4b28      	ldr	r3, [pc, #160]	@ (8001e94 <MX_ADC1_Init+0xe8>)
 8001df4:	2204      	movs	r2, #4
 8001df6:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001df8:	4b26      	ldr	r3, [pc, #152]	@ (8001e94 <MX_ADC1_Init+0xe8>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001dfe:	4b25      	ldr	r3, [pc, #148]	@ (8001e94 <MX_ADC1_Init+0xe8>)
 8001e00:	2201      	movs	r2, #1
 8001e02:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001e04:	4b23      	ldr	r3, [pc, #140]	@ (8001e94 <MX_ADC1_Init+0xe8>)
 8001e06:	2201      	movs	r2, #1
 8001e08:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e0a:	4b22      	ldr	r3, [pc, #136]	@ (8001e94 <MX_ADC1_Init+0xe8>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e12:	4b20      	ldr	r3, [pc, #128]	@ (8001e94 <MX_ADC1_Init+0xe8>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e18:	4b1e      	ldr	r3, [pc, #120]	@ (8001e94 <MX_ADC1_Init+0xe8>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001e1e:	4b1d      	ldr	r3, [pc, #116]	@ (8001e94 <MX_ADC1_Init+0xe8>)
 8001e20:	2201      	movs	r2, #1
 8001e22:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001e26:	4b1b      	ldr	r3, [pc, #108]	@ (8001e94 <MX_ADC1_Init+0xe8>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001e2c:	4b19      	ldr	r3, [pc, #100]	@ (8001e94 <MX_ADC1_Init+0xe8>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e34:	4817      	ldr	r0, [pc, #92]	@ (8001e94 <MX_ADC1_Init+0xe8>)
 8001e36:	f002 fb9b 	bl	8004570 <HAL_ADC_Init>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001e40:	f001 f904 	bl	800304c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001e44:	2300      	movs	r3, #0
 8001e46:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001e48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	4811      	ldr	r0, [pc, #68]	@ (8001e94 <MX_ADC1_Init+0xe8>)
 8001e50:	f003 fbcc 	bl	80055ec <HAL_ADCEx_MultiModeConfigChannel>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001e5a:	f001 f8f7 	bl	800304c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001e98 <MX_ADC1_Init+0xec>)
 8001e60:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e62:	2306      	movs	r3, #6
 8001e64:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001e66:	2307      	movs	r3, #7
 8001e68:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001e6a:	237f      	movs	r3, #127	@ 0x7f
 8001e6c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001e6e:	2304      	movs	r3, #4
 8001e70:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001e72:	2300      	movs	r3, #0
 8001e74:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e76:	1d3b      	adds	r3, r7, #4
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4806      	ldr	r0, [pc, #24]	@ (8001e94 <MX_ADC1_Init+0xe8>)
 8001e7c:	f002 fe26 	bl	8004acc <HAL_ADC_ConfigChannel>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001e86:	f001 f8e1 	bl	800304c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001e8a:	bf00      	nop
 8001e8c:	3730      	adds	r7, #48	@ 0x30
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	2000020c 	.word	0x2000020c
 8001e98:	08600004 	.word	0x08600004

08001e9c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b09e      	sub	sp, #120	@ 0x78
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	605a      	str	r2, [r3, #4]
 8001eae:	609a      	str	r2, [r3, #8]
 8001eb0:	60da      	str	r2, [r3, #12]
 8001eb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001eb4:	f107 0310 	add.w	r3, r7, #16
 8001eb8:	2254      	movs	r2, #84	@ 0x54
 8001eba:	2100      	movs	r1, #0
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f00e fb40 	bl	8010542 <memset>
  if(adcHandle->Instance==ADC1)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001eca:	d15f      	bne.n	8001f8c <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001ecc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001ed0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001ed2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001ed6:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ed8:	f107 0310 	add.w	r3, r7, #16
 8001edc:	4618      	mov	r0, r3
 8001ede:	f005 f9a5 	bl	800722c <HAL_RCCEx_PeriphCLKConfig>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001ee8:	f001 f8b0 	bl	800304c <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001eec:	4b29      	ldr	r3, [pc, #164]	@ (8001f94 <HAL_ADC_MspInit+0xf8>)
 8001eee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ef0:	4a28      	ldr	r2, [pc, #160]	@ (8001f94 <HAL_ADC_MspInit+0xf8>)
 8001ef2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001ef6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ef8:	4b26      	ldr	r3, [pc, #152]	@ (8001f94 <HAL_ADC_MspInit+0xf8>)
 8001efa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001efc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f00:	60fb      	str	r3, [r7, #12]
 8001f02:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f04:	4b23      	ldr	r3, [pc, #140]	@ (8001f94 <HAL_ADC_MspInit+0xf8>)
 8001f06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f08:	4a22      	ldr	r2, [pc, #136]	@ (8001f94 <HAL_ADC_MspInit+0xf8>)
 8001f0a:	f043 0301 	orr.w	r3, r3, #1
 8001f0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f10:	4b20      	ldr	r3, [pc, #128]	@ (8001f94 <HAL_ADC_MspInit+0xf8>)
 8001f12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f14:	f003 0301 	and.w	r3, r3, #1
 8001f18:	60bb      	str	r3, [r7, #8]
 8001f1a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f20:	2303      	movs	r3, #3
 8001f22:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f24:	2300      	movs	r3, #0
 8001f26:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f28:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f32:	f004 f8a5 	bl	8006080 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001f36:	4b18      	ldr	r3, [pc, #96]	@ (8001f98 <HAL_ADC_MspInit+0xfc>)
 8001f38:	4a18      	ldr	r2, [pc, #96]	@ (8001f9c <HAL_ADC_MspInit+0x100>)
 8001f3a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001f3c:	4b16      	ldr	r3, [pc, #88]	@ (8001f98 <HAL_ADC_MspInit+0xfc>)
 8001f3e:	2205      	movs	r2, #5
 8001f40:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f42:	4b15      	ldr	r3, [pc, #84]	@ (8001f98 <HAL_ADC_MspInit+0xfc>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f48:	4b13      	ldr	r3, [pc, #76]	@ (8001f98 <HAL_ADC_MspInit+0xfc>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001f4e:	4b12      	ldr	r3, [pc, #72]	@ (8001f98 <HAL_ADC_MspInit+0xfc>)
 8001f50:	2280      	movs	r2, #128	@ 0x80
 8001f52:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f54:	4b10      	ldr	r3, [pc, #64]	@ (8001f98 <HAL_ADC_MspInit+0xfc>)
 8001f56:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f5a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001f5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001f98 <HAL_ADC_MspInit+0xfc>)
 8001f5e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f62:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001f64:	4b0c      	ldr	r3, [pc, #48]	@ (8001f98 <HAL_ADC_MspInit+0xfc>)
 8001f66:	2220      	movs	r2, #32
 8001f68:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001f6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f98 <HAL_ADC_MspInit+0xfc>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001f70:	4809      	ldr	r0, [pc, #36]	@ (8001f98 <HAL_ADC_MspInit+0xfc>)
 8001f72:	f003 fd53 	bl	8005a1c <HAL_DMA_Init>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8001f7c:	f001 f866 	bl	800304c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	4a05      	ldr	r2, [pc, #20]	@ (8001f98 <HAL_ADC_MspInit+0xfc>)
 8001f84:	655a      	str	r2, [r3, #84]	@ 0x54
 8001f86:	4a04      	ldr	r2, [pc, #16]	@ (8001f98 <HAL_ADC_MspInit+0xfc>)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001f8c:	bf00      	nop
 8001f8e:	3778      	adds	r7, #120	@ 0x78
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	40021000 	.word	0x40021000
 8001f98:	20000278 	.word	0x20000278
 8001f9c:	40020008 	.word	0x40020008

08001fa0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001fa6:	4b16      	ldr	r3, [pc, #88]	@ (8002000 <MX_DMA_Init+0x60>)
 8001fa8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001faa:	4a15      	ldr	r2, [pc, #84]	@ (8002000 <MX_DMA_Init+0x60>)
 8001fac:	f043 0304 	orr.w	r3, r3, #4
 8001fb0:	6493      	str	r3, [r2, #72]	@ 0x48
 8001fb2:	4b13      	ldr	r3, [pc, #76]	@ (8002000 <MX_DMA_Init+0x60>)
 8001fb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fb6:	f003 0304 	and.w	r3, r3, #4
 8001fba:	607b      	str	r3, [r7, #4]
 8001fbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001fbe:	4b10      	ldr	r3, [pc, #64]	@ (8002000 <MX_DMA_Init+0x60>)
 8001fc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fc2:	4a0f      	ldr	r2, [pc, #60]	@ (8002000 <MX_DMA_Init+0x60>)
 8001fc4:	f043 0301 	orr.w	r3, r3, #1
 8001fc8:	6493      	str	r3, [r2, #72]	@ 0x48
 8001fca:	4b0d      	ldr	r3, [pc, #52]	@ (8002000 <MX_DMA_Init+0x60>)
 8001fcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fce:	f003 0301 	and.w	r3, r3, #1
 8001fd2:	603b      	str	r3, [r7, #0]
 8001fd4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	2100      	movs	r1, #0
 8001fda:	200b      	movs	r0, #11
 8001fdc:	f003 fce9 	bl	80059b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001fe0:	200b      	movs	r0, #11
 8001fe2:	f003 fd00 	bl	80059e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	2100      	movs	r1, #0
 8001fea:	200c      	movs	r0, #12
 8001fec:	f003 fce1 	bl	80059b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001ff0:	200c      	movs	r0, #12
 8001ff2:	f003 fcf8 	bl	80059e6 <HAL_NVIC_EnableIRQ>

}
 8001ff6:	bf00      	nop
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	40021000 	.word	0x40021000

08002004 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b08a      	sub	sp, #40	@ 0x28
 8002008:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800200a:	f107 0314 	add.w	r3, r7, #20
 800200e:	2200      	movs	r2, #0
 8002010:	601a      	str	r2, [r3, #0]
 8002012:	605a      	str	r2, [r3, #4]
 8002014:	609a      	str	r2, [r3, #8]
 8002016:	60da      	str	r2, [r3, #12]
 8002018:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800201a:	4b5a      	ldr	r3, [pc, #360]	@ (8002184 <MX_GPIO_Init+0x180>)
 800201c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800201e:	4a59      	ldr	r2, [pc, #356]	@ (8002184 <MX_GPIO_Init+0x180>)
 8002020:	f043 0304 	orr.w	r3, r3, #4
 8002024:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002026:	4b57      	ldr	r3, [pc, #348]	@ (8002184 <MX_GPIO_Init+0x180>)
 8002028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800202a:	f003 0304 	and.w	r3, r3, #4
 800202e:	613b      	str	r3, [r7, #16]
 8002030:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002032:	4b54      	ldr	r3, [pc, #336]	@ (8002184 <MX_GPIO_Init+0x180>)
 8002034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002036:	4a53      	ldr	r2, [pc, #332]	@ (8002184 <MX_GPIO_Init+0x180>)
 8002038:	f043 0320 	orr.w	r3, r3, #32
 800203c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800203e:	4b51      	ldr	r3, [pc, #324]	@ (8002184 <MX_GPIO_Init+0x180>)
 8002040:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002042:	f003 0320 	and.w	r3, r3, #32
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800204a:	4b4e      	ldr	r3, [pc, #312]	@ (8002184 <MX_GPIO_Init+0x180>)
 800204c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800204e:	4a4d      	ldr	r2, [pc, #308]	@ (8002184 <MX_GPIO_Init+0x180>)
 8002050:	f043 0301 	orr.w	r3, r3, #1
 8002054:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002056:	4b4b      	ldr	r3, [pc, #300]	@ (8002184 <MX_GPIO_Init+0x180>)
 8002058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800205a:	f003 0301 	and.w	r3, r3, #1
 800205e:	60bb      	str	r3, [r7, #8]
 8002060:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002062:	4b48      	ldr	r3, [pc, #288]	@ (8002184 <MX_GPIO_Init+0x180>)
 8002064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002066:	4a47      	ldr	r2, [pc, #284]	@ (8002184 <MX_GPIO_Init+0x180>)
 8002068:	f043 0302 	orr.w	r3, r3, #2
 800206c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800206e:	4b45      	ldr	r3, [pc, #276]	@ (8002184 <MX_GPIO_Init+0x180>)
 8002070:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002072:	f003 0302 	and.w	r3, r3, #2
 8002076:	607b      	str	r3, [r7, #4]
 8002078:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800207a:	4b42      	ldr	r3, [pc, #264]	@ (8002184 <MX_GPIO_Init+0x180>)
 800207c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800207e:	4a41      	ldr	r2, [pc, #260]	@ (8002184 <MX_GPIO_Init+0x180>)
 8002080:	f043 0308 	orr.w	r3, r3, #8
 8002084:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002086:	4b3f      	ldr	r3, [pc, #252]	@ (8002184 <MX_GPIO_Init+0x180>)
 8002088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800208a:	f003 0308 	and.w	r3, r3, #8
 800208e:	603b      	str	r3, [r7, #0]
 8002090:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LEDON_Pin|Motor_R_A_Pin|Motor_R_B_Pin|LED_2_Pin
 8002092:	2200      	movs	r2, #0
 8002094:	f242 017c 	movw	r1, #8316	@ 0x207c
 8002098:	483b      	ldr	r0, [pc, #236]	@ (8002188 <MX_GPIO_Init+0x184>)
 800209a:	f004 f98b 	bl	80063b4 <HAL_GPIO_WritePin>
                          |LED_1_Pin|Motor_STBY_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_4_Pin|LED_3_Pin|Motor_L_A_Pin|Motor_L_B_Pin, GPIO_PIN_RESET);
 800209e:	2200      	movs	r2, #0
 80020a0:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 80020a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020a8:	f004 f984 	bl	80063b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 80020ac:	2200      	movs	r2, #0
 80020ae:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80020b2:	4836      	ldr	r0, [pc, #216]	@ (800218c <MX_GPIO_Init+0x188>)
 80020b4:	f004 f97e 	bl	80063b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LEDON_Pin Motor_R_A_Pin Motor_R_B_Pin LED_2_Pin
                           LED_1_Pin Motor_STBY_Pin */
  GPIO_InitStruct.Pin = LEDON_Pin|Motor_R_A_Pin|Motor_R_B_Pin|LED_2_Pin
 80020b8:	f242 037c 	movw	r3, #8316	@ 0x207c
 80020bc:	617b      	str	r3, [r7, #20]
                          |LED_1_Pin|Motor_STBY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020be:	2301      	movs	r3, #1
 80020c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c2:	2300      	movs	r3, #0
 80020c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c6:	2300      	movs	r3, #0
 80020c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020ca:	f107 0314 	add.w	r3, r7, #20
 80020ce:	4619      	mov	r1, r3
 80020d0:	482d      	ldr	r0, [pc, #180]	@ (8002188 <MX_GPIO_Init+0x184>)
 80020d2:	f003 ffd5 	bl	8006080 <HAL_GPIO_Init>

  /*Configure GPIO pins : SENSOR11_Pin SENSOR12_Pin SENSOR10_Pin */
  GPIO_InitStruct.Pin = SENSOR11_Pin|SENSOR12_Pin|SENSOR10_Pin;
 80020d6:	f248 0330 	movw	r3, #32816	@ 0x8030
 80020da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020dc:	2300      	movs	r3, #0
 80020de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e0:	2300      	movs	r3, #0
 80020e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020e4:	f107 0314 	add.w	r3, r7, #20
 80020e8:	4619      	mov	r1, r3
 80020ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020ee:	f003 ffc7 	bl	8006080 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_4_Pin LED_3_Pin Motor_L_A_Pin Motor_L_B_Pin */
  GPIO_InitStruct.Pin = LED_4_Pin|LED_3_Pin|Motor_L_A_Pin|Motor_L_B_Pin;
 80020f2:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80020f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020f8:	2301      	movs	r3, #1
 80020fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fc:	2300      	movs	r3, #0
 80020fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002100:	2300      	movs	r3, #0
 8002102:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002104:	f107 0314 	add.w	r3, r7, #20
 8002108:	4619      	mov	r1, r3
 800210a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800210e:	f003 ffb7 	bl	8006080 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8002112:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002116:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002118:	2301      	movs	r3, #1
 800211a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211c:	2300      	movs	r3, #0
 800211e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002120:	2300      	movs	r3, #0
 8002122:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8002124:	f107 0314 	add.w	r3, r7, #20
 8002128:	4619      	mov	r1, r3
 800212a:	4818      	ldr	r0, [pc, #96]	@ (800218c <MX_GPIO_Init+0x188>)
 800212c:	f003 ffa8 	bl	8006080 <HAL_GPIO_Init>

  /*Configure GPIO pins : SENSOR9_Pin SENSOR8_Pin SENSOR7_Pin */
  GPIO_InitStruct.Pin = SENSOR9_Pin|SENSOR8_Pin|SENSOR7_Pin;
 8002130:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8002134:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002136:	2300      	movs	r3, #0
 8002138:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213a:	2300      	movs	r3, #0
 800213c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800213e:	f107 0314 	add.w	r3, r7, #20
 8002142:	4619      	mov	r1, r3
 8002144:	4810      	ldr	r0, [pc, #64]	@ (8002188 <MX_GPIO_Init+0x184>)
 8002146:	f003 ff9b 	bl	8006080 <HAL_GPIO_Init>

  /*Configure GPIO pin : SENSOR6_Pin */
  GPIO_InitStruct.Pin = SENSOR6_Pin;
 800214a:	2304      	movs	r3, #4
 800214c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800214e:	2300      	movs	r3, #0
 8002150:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002152:	2300      	movs	r3, #0
 8002154:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SENSOR6_GPIO_Port, &GPIO_InitStruct);
 8002156:	f107 0314 	add.w	r3, r7, #20
 800215a:	4619      	mov	r1, r3
 800215c:	480c      	ldr	r0, [pc, #48]	@ (8002190 <MX_GPIO_Init+0x18c>)
 800215e:	f003 ff8f 	bl	8006080 <HAL_GPIO_Init>

  /*Configure GPIO pins : SENSOR5_Pin SENSOR4_Pin SENSOR3_Pin SENSOR2_Pin
                           SENSOR1_Pin */
  GPIO_InitStruct.Pin = SENSOR5_Pin|SENSOR4_Pin|SENSOR3_Pin|SENSOR2_Pin
 8002162:	f44f 733c 	mov.w	r3, #752	@ 0x2f0
 8002166:	617b      	str	r3, [r7, #20]
                          |SENSOR1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002168:	2300      	movs	r3, #0
 800216a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216c:	2300      	movs	r3, #0
 800216e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002170:	f107 0314 	add.w	r3, r7, #20
 8002174:	4619      	mov	r1, r3
 8002176:	4805      	ldr	r0, [pc, #20]	@ (800218c <MX_GPIO_Init+0x188>)
 8002178:	f003 ff82 	bl	8006080 <HAL_GPIO_Init>

}
 800217c:	bf00      	nop
 800217e:	3728      	adds	r7, #40	@ 0x28
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	40021000 	.word	0x40021000
 8002188:	48000800 	.word	0x48000800
 800218c:	48000400 	.word	0x48000400
 8002190:	48000c00 	.word	0x48000c00

08002194 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002198:	4b1b      	ldr	r3, [pc, #108]	@ (8002208 <MX_I2C3_Init+0x74>)
 800219a:	4a1c      	ldr	r2, [pc, #112]	@ (800220c <MX_I2C3_Init+0x78>)
 800219c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x40621236;
 800219e:	4b1a      	ldr	r3, [pc, #104]	@ (8002208 <MX_I2C3_Init+0x74>)
 80021a0:	4a1b      	ldr	r2, [pc, #108]	@ (8002210 <MX_I2C3_Init+0x7c>)
 80021a2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80021a4:	4b18      	ldr	r3, [pc, #96]	@ (8002208 <MX_I2C3_Init+0x74>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80021aa:	4b17      	ldr	r3, [pc, #92]	@ (8002208 <MX_I2C3_Init+0x74>)
 80021ac:	2201      	movs	r2, #1
 80021ae:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80021b0:	4b15      	ldr	r3, [pc, #84]	@ (8002208 <MX_I2C3_Init+0x74>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80021b6:	4b14      	ldr	r3, [pc, #80]	@ (8002208 <MX_I2C3_Init+0x74>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80021bc:	4b12      	ldr	r3, [pc, #72]	@ (8002208 <MX_I2C3_Init+0x74>)
 80021be:	2200      	movs	r2, #0
 80021c0:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80021c2:	4b11      	ldr	r3, [pc, #68]	@ (8002208 <MX_I2C3_Init+0x74>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002208 <MX_I2C3_Init+0x74>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80021ce:	480e      	ldr	r0, [pc, #56]	@ (8002208 <MX_I2C3_Init+0x74>)
 80021d0:	f004 f908 	bl	80063e4 <HAL_I2C_Init>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d001      	beq.n	80021de <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80021da:	f000 ff37 	bl	800304c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80021de:	2100      	movs	r1, #0
 80021e0:	4809      	ldr	r0, [pc, #36]	@ (8002208 <MX_I2C3_Init+0x74>)
 80021e2:	f004 f99a 	bl	800651a <HAL_I2CEx_ConfigAnalogFilter>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80021ec:	f000 ff2e 	bl	800304c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80021f0:	2100      	movs	r1, #0
 80021f2:	4805      	ldr	r0, [pc, #20]	@ (8002208 <MX_I2C3_Init+0x74>)
 80021f4:	f004 f9dc 	bl	80065b0 <HAL_I2CEx_ConfigDigitalFilter>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d001      	beq.n	8002202 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80021fe:	f000 ff25 	bl	800304c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002202:	bf00      	nop
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	200002d8 	.word	0x200002d8
 800220c:	40007800 	.word	0x40007800
 8002210:	40621236 	.word	0x40621236

08002214 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b09e      	sub	sp, #120	@ 0x78
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800221c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002220:	2200      	movs	r2, #0
 8002222:	601a      	str	r2, [r3, #0]
 8002224:	605a      	str	r2, [r3, #4]
 8002226:	609a      	str	r2, [r3, #8]
 8002228:	60da      	str	r2, [r3, #12]
 800222a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800222c:	f107 0310 	add.w	r3, r7, #16
 8002230:	2254      	movs	r2, #84	@ 0x54
 8002232:	2100      	movs	r1, #0
 8002234:	4618      	mov	r0, r3
 8002236:	f00e f984 	bl	8010542 <memset>
  if(i2cHandle->Instance==I2C3)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a1f      	ldr	r2, [pc, #124]	@ (80022bc <HAL_I2C_MspInit+0xa8>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d137      	bne.n	80022b4 <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002244:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002248:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 800224a:	2300      	movs	r3, #0
 800224c:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800224e:	f107 0310 	add.w	r3, r7, #16
 8002252:	4618      	mov	r0, r3
 8002254:	f004 ffea 	bl	800722c <HAL_RCCEx_PeriphCLKConfig>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800225e:	f000 fef5 	bl	800304c <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002262:	4b17      	ldr	r3, [pc, #92]	@ (80022c0 <HAL_I2C_MspInit+0xac>)
 8002264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002266:	4a16      	ldr	r2, [pc, #88]	@ (80022c0 <HAL_I2C_MspInit+0xac>)
 8002268:	f043 0304 	orr.w	r3, r3, #4
 800226c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800226e:	4b14      	ldr	r3, [pc, #80]	@ (80022c0 <HAL_I2C_MspInit+0xac>)
 8002270:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002272:	f003 0304 	and.w	r3, r3, #4
 8002276:	60fb      	str	r3, [r7, #12]
 8002278:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC8     ------> I2C3_SCL
    PC9     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800227a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800227e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002280:	2312      	movs	r3, #18
 8002282:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002284:	2300      	movs	r3, #0
 8002286:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002288:	2300      	movs	r3, #0
 800228a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 800228c:	2308      	movs	r3, #8
 800228e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002290:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002294:	4619      	mov	r1, r3
 8002296:	480b      	ldr	r0, [pc, #44]	@ (80022c4 <HAL_I2C_MspInit+0xb0>)
 8002298:	f003 fef2 	bl	8006080 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800229c:	4b08      	ldr	r3, [pc, #32]	@ (80022c0 <HAL_I2C_MspInit+0xac>)
 800229e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022a0:	4a07      	ldr	r2, [pc, #28]	@ (80022c0 <HAL_I2C_MspInit+0xac>)
 80022a2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80022a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80022a8:	4b05      	ldr	r3, [pc, #20]	@ (80022c0 <HAL_I2C_MspInit+0xac>)
 80022aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ac:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80022b0:	60bb      	str	r3, [r7, #8]
 80022b2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80022b4:	bf00      	nop
 80022b6:	3778      	adds	r7, #120	@ 0x78
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	40007800 	.word	0x40007800
 80022c0:	40021000 	.word	0x40021000
 80022c4:	48000800 	.word	0x48000800

080022c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022cc:	f001 fec1 	bl	8004052 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022d0:	f000 f904 	bl	80024dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022d4:	f7ff fe96 	bl	8002004 <MX_GPIO_Init>
  MX_DMA_Init();
 80022d8:	f7ff fe62 	bl	8001fa0 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 80022dc:	f001 fde6 	bl	8003eac <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 80022e0:	f7ff fd64 	bl	8001dac <MX_ADC1_Init>
  MX_I2C3_Init();
 80022e4:	f7ff ff56 	bl	8002194 <MX_I2C3_Init>
  MX_SPI2_Init();
 80022e8:	f001 f906 	bl	80034f8 <MX_SPI2_Init>
  MX_TIM1_Init();
 80022ec:	f001 fada 	bl	80038a4 <MX_TIM1_Init>
  MX_TIM2_Init();
 80022f0:	f001 fb32 	bl	8003958 <MX_TIM2_Init>
  MX_TIM4_Init();
 80022f4:	f001 fc00 	bl	8003af8 <MX_TIM4_Init>
  MX_TIM3_Init();
 80022f8:	f001 fbb0 	bl	8003a5c <MX_TIM3_Init>
  MX_TIM5_Init();
 80022fc:	f001 fc52 	bl	8003ba4 <MX_TIM5_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8002300:	f009 fbf0 	bl	800bae4 <MX_FATFS_Init>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <main+0x46>
    Error_Handler();
 800230a:	f000 fe9f 	bl	800304c <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&GRUZIK.Adc_Value, 1);
 800230e:	2201      	movs	r2, #1
 8002310:	4952      	ldr	r1, [pc, #328]	@ (800245c <main+0x194>)
 8002312:	4853      	ldr	r0, [pc, #332]	@ (8002460 <main+0x198>)
 8002314:	f002 fae8 	bl	80048e8 <HAL_ADC_Start_DMA>

  	/*Set initial values for PID*/
    GRUZIK.Kp = 0.02;
 8002318:	4b52      	ldr	r3, [pc, #328]	@ (8002464 <main+0x19c>)
 800231a:	4a53      	ldr	r2, [pc, #332]	@ (8002468 <main+0x1a0>)
 800231c:	601a      	str	r2, [r3, #0]
  	GRUZIK.Kd = 0.1;
 800231e:	4b51      	ldr	r3, [pc, #324]	@ (8002464 <main+0x19c>)
 8002320:	4a52      	ldr	r2, [pc, #328]	@ (800246c <main+0x1a4>)
 8002322:	605a      	str	r2, [r3, #4]
  	GRUZIK.Speed_offset = 0.014;
 8002324:	4b4f      	ldr	r3, [pc, #316]	@ (8002464 <main+0x19c>)
 8002326:	4a52      	ldr	r2, [pc, #328]	@ (8002470 <main+0x1a8>)
 8002328:	635a      	str	r2, [r3, #52]	@ 0x34

  	GRUZIK.Base_speed_R = 120;
 800232a:	4b4e      	ldr	r3, [pc, #312]	@ (8002464 <main+0x19c>)
 800232c:	2278      	movs	r2, #120	@ 0x78
 800232e:	609a      	str	r2, [r3, #8]
  	GRUZIK.Base_speed_L = 120;
 8002330:	4b4c      	ldr	r3, [pc, #304]	@ (8002464 <main+0x19c>)
 8002332:	2278      	movs	r2, #120	@ 0x78
 8002334:	60da      	str	r2, [r3, #12]
  	GRUZIK.Max_speed_R = 120;
 8002336:	4b4b      	ldr	r3, [pc, #300]	@ (8002464 <main+0x19c>)
 8002338:	2278      	movs	r2, #120	@ 0x78
 800233a:	611a      	str	r2, [r3, #16]
  	GRUZIK.Max_speed_L = 120;
 800233c:	4b49      	ldr	r3, [pc, #292]	@ (8002464 <main+0x19c>)
 800233e:	2278      	movs	r2, #120	@ 0x78
 8002340:	615a      	str	r2, [r3, #20]

  	/*Sharp turn speed*/
  	GRUZIK.Sharp_bend_speed_right=-70;
 8002342:	4b48      	ldr	r3, [pc, #288]	@ (8002464 <main+0x19c>)
 8002344:	f06f 0245 	mvn.w	r2, #69	@ 0x45
 8002348:	619a      	str	r2, [r3, #24]
  	GRUZIK.Sharp_bend_speed_left=85;
 800234a:	4b46      	ldr	r3, [pc, #280]	@ (8002464 <main+0x19c>)
 800234c:	2255      	movs	r2, #85	@ 0x55
 800234e:	61da      	str	r2, [r3, #28]
  	GRUZIK.Bend_speed_right=-50;
 8002350:	4b44      	ldr	r3, [pc, #272]	@ (8002464 <main+0x19c>)
 8002352:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 8002356:	621a      	str	r2, [r3, #32]
  	GRUZIK.Bend_speed_left=110;
 8002358:	4b42      	ldr	r3, [pc, #264]	@ (8002464 <main+0x19c>)
 800235a:	226e      	movs	r2, #110	@ 0x6e
 800235c:	625a      	str	r2, [r3, #36]	@ 0x24

    /*Start receiving data from Blue tooth*/
    HAL_UART_Receive_IT(&hlpuart1, &RxData, 1);
 800235e:	2201      	movs	r2, #1
 8002360:	4944      	ldr	r1, [pc, #272]	@ (8002474 <main+0x1ac>)
 8002362:	4845      	ldr	r0, [pc, #276]	@ (8002478 <main+0x1b0>)
 8002364:	f007 fb52 	bl	8009a0c <HAL_UART_Receive_IT>

    /*encoders*/
    HAL_TIM_Base_Start_IT(&htim5);// 100
 8002368:	4844      	ldr	r0, [pc, #272]	@ (800247c <main+0x1b4>)
 800236a:	f005 fe33 	bl	8007fd4 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL); // Left Encoder
 800236e:	213c      	movs	r1, #60	@ 0x3c
 8002370:	4843      	ldr	r0, [pc, #268]	@ (8002480 <main+0x1b8>)
 8002372:	f006 f8c1 	bl	80084f8 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL); // Right Encoder
 8002376:	213c      	movs	r1, #60	@ 0x3c
 8002378:	4842      	ldr	r0, [pc, #264]	@ (8002484 <main+0x1bc>)
 800237a:	f006 f8bd 	bl	80084f8 <HAL_TIM_Encoder_Start>

    //         Motor     KP    KI
    Motor_Init(&Motor_R, 0.1, 0.2);//0.1 0.2
 800237e:	eddf 0a42 	vldr	s1, [pc, #264]	@ 8002488 <main+0x1c0>
 8002382:	ed9f 0a42 	vldr	s0, [pc, #264]	@ 800248c <main+0x1c4>
 8002386:	4842      	ldr	r0, [pc, #264]	@ (8002490 <main+0x1c8>)
 8002388:	f001 f820 	bl	80033cc <Motor_Init>
    Motor_Init(&Motor_L, 0.1, 0.2);
 800238c:	eddf 0a3e 	vldr	s1, [pc, #248]	@ 8002488 <main+0x1c0>
 8002390:	ed9f 0a3e 	vldr	s0, [pc, #248]	@ 800248c <main+0x1c4>
 8002394:	483f      	ldr	r0, [pc, #252]	@ (8002494 <main+0x1cc>)
 8002396:	f001 f819 	bl	80033cc <Motor_Init>
    LowPassFilter_Init(&Motor_R.EncoderRpmFilter, LOW_PASS_FILTER_ALPHA);
 800239a:	ed9f 0a3f 	vldr	s0, [pc, #252]	@ 8002498 <main+0x1d0>
 800239e:	483f      	ldr	r0, [pc, #252]	@ (800249c <main+0x1d4>)
 80023a0:	f7fe fe58 	bl	8001054 <LowPassFilter_Init>
    LowPassFilter_Init(&Motor_L.EncoderRpmFilter, LOW_PASS_FILTER_ALPHA);
 80023a4:	ed9f 0a3c 	vldr	s0, [pc, #240]	@ 8002498 <main+0x1d0>
 80023a8:	483d      	ldr	r0, [pc, #244]	@ (80024a0 <main+0x1d8>)
 80023aa:	f7fe fe53 	bl	8001054 <LowPassFilter_Init>
    LowPassFilter_Init(&Motor_L.MetersPerSecondLPF, LOW_PASS_FILTER_ALPHA);
 80023ae:	ed9f 0a3a 	vldr	s0, [pc, #232]	@ 8002498 <main+0x1d0>
 80023b2:	483c      	ldr	r0, [pc, #240]	@ (80024a4 <main+0x1dc>)
 80023b4:	f7fe fe4e 	bl	8001054 <LowPassFilter_Init>
    LowPassFilter_Init(&Motor_R.MetersPerSecondLPF, LOW_PASS_FILTER_ALPHA);
 80023b8:	ed9f 0a37 	vldr	s0, [pc, #220]	@ 8002498 <main+0x1d0>
 80023bc:	483a      	ldr	r0, [pc, #232]	@ (80024a8 <main+0x1e0>)
 80023be:	f7fe fe49 	bl	8001054 <LowPassFilter_Init>

    /*SD Card file initialization*/
    FatFsResult = f_mount(&SdFatFs, "", 1);
 80023c2:	2201      	movs	r2, #1
 80023c4:	4939      	ldr	r1, [pc, #228]	@ (80024ac <main+0x1e4>)
 80023c6:	483a      	ldr	r0, [pc, #232]	@ (80024b0 <main+0x1e8>)
 80023c8:	f00b fe1e 	bl	800e008 <f_mount>
 80023cc:	4603      	mov	r3, r0
 80023ce:	461a      	mov	r2, r3
 80023d0:	4b38      	ldr	r3, [pc, #224]	@ (80024b4 <main+0x1ec>)
 80023d2:	701a      	strb	r2, [r3, #0]
    FatFsResult = f_open(&SdCardFile, "GRUZIK.txt", FA_WRITE|FA_OPEN_APPEND);
 80023d4:	2232      	movs	r2, #50	@ 0x32
 80023d6:	4938      	ldr	r1, [pc, #224]	@ (80024b8 <main+0x1f0>)
 80023d8:	4838      	ldr	r0, [pc, #224]	@ (80024bc <main+0x1f4>)
 80023da:	f00b fe5b 	bl	800e094 <f_open>
 80023de:	4603      	mov	r3, r0
 80023e0:	461a      	mov	r2, r3
 80023e2:	4b34      	ldr	r3, [pc, #208]	@ (80024b4 <main+0x1ec>)
 80023e4:	701a      	strb	r2, [r3, #0]


	/*Start timers and PWM on channels*/
	HAL_TIM_Base_Start_IT(&htim3);
 80023e6:	4836      	ldr	r0, [pc, #216]	@ (80024c0 <main+0x1f8>)
 80023e8:	f005 fdf4 	bl	8007fd4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);//right pwm
 80023ec:	2100      	movs	r1, #0
 80023ee:	4835      	ldr	r0, [pc, #212]	@ (80024c4 <main+0x1fc>)
 80023f0:	f005 feca 	bl	8008188 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);//left pwm
 80023f4:	210c      	movs	r1, #12
 80023f6:	4833      	ldr	r0, [pc, #204]	@ (80024c4 <main+0x1fc>)
 80023f8:	f005 fec6 	bl	8008188 <HAL_TIM_PWM_Start>
//	myMpuConfig.Gyro_Full_Scale = FS_SEL_500;
//	myMpuConfig.Sleep_Mode_Bit = 0;  //1: sleep mode, 0: normal mode
//	MPU6050_Config(&myMpuConfig);

    /*LED diodes initial set*/
    HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_SET);
 80023fc:	2201      	movs	r2, #1
 80023fe:	2140      	movs	r1, #64	@ 0x40
 8002400:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002404:	f003 ffd6 	bl	80063b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET);
 8002408:	2201      	movs	r2, #1
 800240a:	2180      	movs	r1, #128	@ 0x80
 800240c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002410:	f003 ffd0 	bl	80063b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_SET);
 8002414:	2201      	movs	r2, #1
 8002416:	2110      	movs	r1, #16
 8002418:	482b      	ldr	r0, [pc, #172]	@ (80024c8 <main+0x200>)
 800241a:	f003 ffcb 	bl	80063b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_SET);
 800241e:	2201      	movs	r2, #1
 8002420:	2120      	movs	r1, #32
 8002422:	4829      	ldr	r0, [pc, #164]	@ (80024c8 <main+0x200>)
 8002424:	f003 ffc6 	bl	80063b4 <HAL_GPIO_WritePin>

    /*last sensor out of the tape timer*/
    LastEndTimer = HAL_GetTick();
 8002428:	f001 fe78 	bl	800411c <HAL_GetTick>
 800242c:	4603      	mov	r3, r0
 800242e:	4a27      	ldr	r2, [pc, #156]	@ (80024cc <main+0x204>)
 8002430:	6013      	str	r3, [r2, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  PID_control();
 8002432:	f000 fd5b 	bl	8002eec <PID_control>

	  /*If there is a message form Bluetooth Parser it*/
	  if(ReceivedLines > 0)
 8002436:	4b26      	ldr	r3, [pc, #152]	@ (80024d0 <main+0x208>)
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d0f9      	beq.n	8002432 <main+0x16a>
	  {
		  Parser_TakeLine(&ReceiveBuffer, ReceivedData);
 800243e:	4925      	ldr	r1, [pc, #148]	@ (80024d4 <main+0x20c>)
 8002440:	4825      	ldr	r0, [pc, #148]	@ (80024d8 <main+0x210>)
 8002442:	f7fe fe93 	bl	800116c <Parser_TakeLine>
		  Parser_Parse(ReceivedData,&GRUZIK);
 8002446:	4907      	ldr	r1, [pc, #28]	@ (8002464 <main+0x19c>)
 8002448:	4822      	ldr	r0, [pc, #136]	@ (80024d4 <main+0x20c>)
 800244a:	f7ff fc2b 	bl	8001ca4 <Parser_Parse>

		  ReceivedLines--;
 800244e:	4b20      	ldr	r3, [pc, #128]	@ (80024d0 <main+0x208>)
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	3b01      	subs	r3, #1
 8002454:	b2da      	uxtb	r2, r3
 8002456:	4b1e      	ldr	r3, [pc, #120]	@ (80024d0 <main+0x208>)
 8002458:	701a      	strb	r2, [r3, #0]
	  PID_control();
 800245a:	e7ea      	b.n	8002432 <main+0x16a>
 800245c:	200065b4 	.word	0x200065b4
 8002460:	2000020c 	.word	0x2000020c
 8002464:	20006588 	.word	0x20006588
 8002468:	3ca3d70a 	.word	0x3ca3d70a
 800246c:	3dcccccd 	.word	0x3dcccccd
 8002470:	3c656042 	.word	0x3c656042
 8002474:	20006754 	.word	0x20006754
 8002478:	20006a04 	.word	0x20006a04
 800247c:	20006958 	.word	0x20006958
 8002480:	2000690c 	.word	0x2000690c
 8002484:	20006828 	.word	0x20006828
 8002488:	3e4ccccd 	.word	0x3e4ccccd
 800248c:	3dcccccd 	.word	0x3dcccccd
 8002490:	2000665c 	.word	0x2000665c
 8002494:	200065c0 	.word	0x200065c0
 8002498:	3f333333 	.word	0x3f333333
 800249c:	20006690 	.word	0x20006690
 80024a0:	200065f4 	.word	0x200065f4
 80024a4:	200065fc 	.word	0x200065fc
 80024a8:	20006698 	.word	0x20006698
 80024ac:	08013cb4 	.word	0x08013cb4
 80024b0:	20006128 	.word	0x20006128
 80024b4:	20006124 	.word	0x20006124
 80024b8:	08013cb8 	.word	0x08013cb8
 80024bc:	20006358 	.word	0x20006358
 80024c0:	200068c0 	.word	0x200068c0
 80024c4:	20006874 	.word	0x20006874
 80024c8:	48000800 	.word	0x48000800
 80024cc:	20006750 	.word	0x20006750
 80024d0:	200067bc 	.word	0x200067bc
 80024d4:	2000679c 	.word	0x2000679c
 80024d8:	20006758 	.word	0x20006758

080024dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b094      	sub	sp, #80	@ 0x50
 80024e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024e2:	f107 0318 	add.w	r3, r7, #24
 80024e6:	2238      	movs	r2, #56	@ 0x38
 80024e8:	2100      	movs	r1, #0
 80024ea:	4618      	mov	r0, r3
 80024ec:	f00e f829 	bl	8010542 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024f0:	1d3b      	adds	r3, r7, #4
 80024f2:	2200      	movs	r2, #0
 80024f4:	601a      	str	r2, [r3, #0]
 80024f6:	605a      	str	r2, [r3, #4]
 80024f8:	609a      	str	r2, [r3, #8]
 80024fa:	60da      	str	r2, [r3, #12]
 80024fc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80024fe:	2000      	movs	r0, #0
 8002500:	f004 f8b2 	bl	8006668 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002504:	f004 f8a0 	bl	8006648 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002508:	4b20      	ldr	r3, [pc, #128]	@ (800258c <SystemClock_Config+0xb0>)
 800250a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800250e:	4a1f      	ldr	r2, [pc, #124]	@ (800258c <SystemClock_Config+0xb0>)
 8002510:	f023 0318 	bic.w	r3, r3, #24
 8002514:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002518:	2306      	movs	r3, #6
 800251a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800251c:	2301      	movs	r3, #1
 800251e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002520:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002524:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002526:	2340      	movs	r3, #64	@ 0x40
 8002528:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800252a:	2302      	movs	r3, #2
 800252c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800252e:	2302      	movs	r3, #2
 8002530:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8002532:	2304      	movs	r3, #4
 8002534:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002536:	2355      	movs	r3, #85	@ 0x55
 8002538:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800253a:	2302      	movs	r3, #2
 800253c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800253e:	2302      	movs	r3, #2
 8002540:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002542:	2302      	movs	r3, #2
 8002544:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002546:	f107 0318 	add.w	r3, r7, #24
 800254a:	4618      	mov	r0, r3
 800254c:	f004 f940 	bl	80067d0 <HAL_RCC_OscConfig>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8002556:	f000 fd79 	bl	800304c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800255a:	230f      	movs	r3, #15
 800255c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800255e:	2303      	movs	r3, #3
 8002560:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002562:	2300      	movs	r3, #0
 8002564:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002566:	2300      	movs	r3, #0
 8002568:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800256a:	2300      	movs	r3, #0
 800256c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800256e:	1d3b      	adds	r3, r7, #4
 8002570:	2104      	movs	r1, #4
 8002572:	4618      	mov	r0, r3
 8002574:	f004 fc3e 	bl	8006df4 <HAL_RCC_ClockConfig>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800257e:	f000 fd65 	bl	800304c <Error_Handler>
  }
}
 8002582:	bf00      	nop
 8002584:	3750      	adds	r7, #80	@ 0x50
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	40021000 	.word	0x40021000

08002590 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
/*Interrupts*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
	if(huart->Instance == LPUART1)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a0f      	ldr	r2, [pc, #60]	@ (80025dc <HAL_UART_RxCpltCallback+0x4c>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d117      	bne.n	80025d2 <HAL_UART_RxCpltCallback+0x42>
	{
		if(RB_Write(&ReceiveBuffer, RxData) == RB_OK)
 80025a2:	4b0f      	ldr	r3, [pc, #60]	@ (80025e0 <HAL_UART_RxCpltCallback+0x50>)
 80025a4:	781b      	ldrb	r3, [r3, #0]
 80025a6:	4619      	mov	r1, r3
 80025a8:	480e      	ldr	r0, [pc, #56]	@ (80025e4 <HAL_UART_RxCpltCallback+0x54>)
 80025aa:	f7fe fd8b 	bl	80010c4 <RB_Write>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d109      	bne.n	80025c8 <HAL_UART_RxCpltCallback+0x38>
		{
			if(RxData == ENDLINE)
 80025b4:	4b0a      	ldr	r3, [pc, #40]	@ (80025e0 <HAL_UART_RxCpltCallback+0x50>)
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	2b0a      	cmp	r3, #10
 80025ba:	d105      	bne.n	80025c8 <HAL_UART_RxCpltCallback+0x38>
			{
				ReceivedLines++;
 80025bc:	4b0a      	ldr	r3, [pc, #40]	@ (80025e8 <HAL_UART_RxCpltCallback+0x58>)
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	3301      	adds	r3, #1
 80025c2:	b2da      	uxtb	r2, r3
 80025c4:	4b08      	ldr	r3, [pc, #32]	@ (80025e8 <HAL_UART_RxCpltCallback+0x58>)
 80025c6:	701a      	strb	r2, [r3, #0]
			}
		}
    	HAL_UART_Receive_IT(&hlpuart1,&RxData, 1);
 80025c8:	2201      	movs	r2, #1
 80025ca:	4905      	ldr	r1, [pc, #20]	@ (80025e0 <HAL_UART_RxCpltCallback+0x50>)
 80025cc:	4807      	ldr	r0, [pc, #28]	@ (80025ec <HAL_UART_RxCpltCallback+0x5c>)
 80025ce:	f007 fa1d 	bl	8009a0c <HAL_UART_Receive_IT>
	}
}
 80025d2:	bf00      	nop
 80025d4:	3708      	adds	r7, #8
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	40008000 	.word	0x40008000
 80025e0:	20006754 	.word	0x20006754
 80025e4:	20006758 	.word	0x20006758
 80025e8:	200067bc 	.word	0x200067bc
 80025ec:	20006a04 	.word	0x20006a04

080025f0 <HAL_TIM_PeriodElapsedCallback>:
/*Encoders reading at 1KHz */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM5)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a12      	ldr	r2, [pc, #72]	@ (8002648 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d11e      	bne.n	8002640 <HAL_TIM_PeriodElapsedCallback+0x50>
	{
		/*Get Encoder values*/
		Motor_L.EncoderValue = __HAL_TIM_GET_COUNTER(&htim4);
 8002602:	4b12      	ldr	r3, [pc, #72]	@ (800264c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002608:	4a11      	ldr	r2, [pc, #68]	@ (8002650 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800260a:	6013      	str	r3, [r2, #0]
		Motor_R.EncoderValue = __HAL_TIM_GET_COUNTER(&htim1);
 800260c:	4b11      	ldr	r3, [pc, #68]	@ (8002654 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002612:	4a11      	ldr	r2, [pc, #68]	@ (8002658 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8002614:	6013      	str	r3, [r2, #0]
		/*Set central point for encoders again*/
		htim4.Instance->CNT = 20000;
 8002616:	4b0d      	ldr	r3, [pc, #52]	@ (800264c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800261e:	625a      	str	r2, [r3, #36]	@ 0x24
		htim1.Instance->CNT = 20000;
 8002620:	4b0c      	ldr	r3, [pc, #48]	@ (8002654 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8002628:	625a      	str	r2, [r3, #36]	@ 0x24

	    Motor_CalculateSpeed(&Motor_R);
 800262a:	480b      	ldr	r0, [pc, #44]	@ (8002658 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800262c:	f000 fe16 	bl	800325c <Motor_CalculateSpeed>
	    Motor_CalculateSpeed(&Motor_L);
 8002630:	4807      	ldr	r0, [pc, #28]	@ (8002650 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8002632:	f000 fe13 	bl	800325c <Motor_CalculateSpeed>

	    /*integration of Gyroscope data for Z axis*/
//		MPU6050_Get_Accel_Scale(&myAccelScaled);
//		MPU6050_Get_Gyro_Scale(&myGyroScaled);

	   MapUpdate(&map, &Motor_L, &Motor_R);
 8002636:	4a08      	ldr	r2, [pc, #32]	@ (8002658 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8002638:	4905      	ldr	r1, [pc, #20]	@ (8002650 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800263a:	4808      	ldr	r0, [pc, #32]	@ (800265c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800263c:	f000 fd0c 	bl	8003058 <MapUpdate>
//	    if(Yaw < -180)
//	    {
//	    	Yaw = 180;
//	    }
	}
}
 8002640:	bf00      	nop
 8002642:	3708      	adds	r7, #8
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	40000c00 	.word	0x40000c00
 800264c:	2000690c 	.word	0x2000690c
 8002650:	200065c0 	.word	0x200065c0
 8002654:	20006828 	.word	0x20006828
 8002658:	2000665c 	.word	0x2000665c
 800265c:	2000032c 	.word	0x2000032c

08002660 <delay_us>:
/*Functions*/
void delay_us (uint16_t us) //Blocking function
{
 8002660:	b480      	push	{r7}
 8002662:	b083      	sub	sp, #12
 8002664:	af00      	add	r7, sp, #0
 8002666:	4603      	mov	r3, r0
 8002668:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim3,0);  // set the counter value a 0
 800266a:	4b09      	ldr	r3, [pc, #36]	@ (8002690 <delay_us+0x30>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	2200      	movs	r2, #0
 8002670:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim3) < us);  // wait for the counter to reach the us input in the parameter
 8002672:	bf00      	nop
 8002674:	4b06      	ldr	r3, [pc, #24]	@ (8002690 <delay_us+0x30>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800267a:	88fb      	ldrh	r3, [r7, #6]
 800267c:	429a      	cmp	r2, r3
 800267e:	d3f9      	bcc.n	8002674 <delay_us+0x14>
}
 8002680:	bf00      	nop
 8002682:	bf00      	nop
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr
 800268e:	bf00      	nop
 8002690:	200068c0 	.word	0x200068c0

08002694 <Set_Pin_Output>:

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b088      	sub	sp, #32
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	460b      	mov	r3, r1
 800269e:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026a0:	f107 030c 	add.w	r3, r7, #12
 80026a4:	2200      	movs	r2, #0
 80026a6:	601a      	str	r2, [r3, #0]
 80026a8:	605a      	str	r2, [r3, #4]
 80026aa:	609a      	str	r2, [r3, #8]
 80026ac:	60da      	str	r2, [r3, #12]
 80026ae:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 80026b0:	887b      	ldrh	r3, [r7, #2]
 80026b2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026b4:	2301      	movs	r3, #1
 80026b6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026b8:	2300      	movs	r3, #0
 80026ba:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80026bc:	f107 030c 	add.w	r3, r7, #12
 80026c0:	4619      	mov	r1, r3
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f003 fcdc 	bl	8006080 <HAL_GPIO_Init>
}
 80026c8:	bf00      	nop
 80026ca:	3720      	adds	r7, #32
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}

080026d0 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b088      	sub	sp, #32
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	460b      	mov	r3, r1
 80026da:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026dc:	f107 030c 	add.w	r3, r7, #12
 80026e0:	2200      	movs	r2, #0
 80026e2:	601a      	str	r2, [r3, #0]
 80026e4:	605a      	str	r2, [r3, #4]
 80026e6:	609a      	str	r2, [r3, #8]
 80026e8:	60da      	str	r2, [r3, #12]
 80026ea:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 80026ec:	887b      	ldrh	r3, [r7, #2]
 80026ee:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026f0:	2300      	movs	r3, #0
 80026f2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026f4:	2301      	movs	r3, #1
 80026f6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80026f8:	f107 030c 	add.w	r3, r7, #12
 80026fc:	4619      	mov	r1, r3
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f003 fcbe 	bl	8006080 <HAL_GPIO_Init>
}
 8002704:	bf00      	nop
 8002706:	3720      	adds	r7, #32
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}

0800270c <motor_control>:


void motor_control (double pos_right, double pos_left)

{
 800270c:	b580      	push	{r7, lr}
 800270e:	b084      	sub	sp, #16
 8002710:	af00      	add	r7, sp, #0
 8002712:	ed87 0b02 	vstr	d0, [r7, #8]
 8002716:	ed87 1b00 	vstr	d1, [r7]
	#ifdef PI_MOTOR_SPEED_REGULATION
	{
		if (pos_left < 0 )
 800271a:	f04f 0200 	mov.w	r2, #0
 800271e:	f04f 0300 	mov.w	r3, #0
 8002722:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002726:	f7fe fa11 	bl	8000b4c <__aeabi_dcmplt>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d034      	beq.n	800279a <motor_control+0x8e>
		{
			Motor_L.set_speed = pos_left * -1;
 8002730:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002734:	f7fe fa90 	bl	8000c58 <__aeabi_d2f>
 8002738:	4603      	mov	r3, r0
 800273a:	ee07 3a90 	vmov	s15, r3
 800273e:	eef1 7a67 	vneg.f32	s15, s15
 8002742:	4b63      	ldr	r3, [pc, #396]	@ (80028d0 <motor_control+0x1c4>)
 8002744:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
			PI_Loop(&Motor_L);
 8002748:	4861      	ldr	r0, [pc, #388]	@ (80028d0 <motor_control+0x1c4>)
 800274a:	f000 fe5b 	bl	8003404 <PI_Loop>

			__HAL_TIM_SET_COMPARE (&htim2, TIM_CHANNEL_4, (uint32_t)((ARR*Motor_L.speed) * GRUZIK.Speed_level));//PWM_L
 800274e:	4b61      	ldr	r3, [pc, #388]	@ (80028d4 <motor_control+0x1c8>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	ee07 3a90 	vmov	s15, r3
 8002756:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800275a:	4b5d      	ldr	r3, [pc, #372]	@ (80028d0 <motor_control+0x1c4>)
 800275c:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8002760:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002764:	4b5c      	ldr	r3, [pc, #368]	@ (80028d8 <motor_control+0x1cc>)
 8002766:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800276a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800276e:	4b5b      	ldr	r3, [pc, #364]	@ (80028dc <motor_control+0x1d0>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002776:	ee17 2a90 	vmov	r2, s15
 800277a:	641a      	str	r2, [r3, #64]	@ 0x40
			HAL_GPIO_WritePin(Motor_L_A_GPIO_Port, Motor_L_B_Pin, GPIO_PIN_SET);
 800277c:	2201      	movs	r2, #1
 800277e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002782:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002786:	f003 fe15 	bl	80063b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor_L_B_GPIO_Port, Motor_L_A_Pin, GPIO_PIN_RESET);
 800278a:	2200      	movs	r2, #0
 800278c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002790:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002794:	f003 fe0e 	bl	80063b4 <HAL_GPIO_WritePin>
 8002798:	e02e      	b.n	80027f8 <motor_control+0xec>

		}
		else
		{
			Motor_L.set_speed = pos_left;
 800279a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800279e:	f7fe fa5b 	bl	8000c58 <__aeabi_d2f>
 80027a2:	4603      	mov	r3, r0
 80027a4:	4a4a      	ldr	r2, [pc, #296]	@ (80028d0 <motor_control+0x1c4>)
 80027a6:	6513      	str	r3, [r2, #80]	@ 0x50
			PI_Loop(&Motor_L);
 80027a8:	4849      	ldr	r0, [pc, #292]	@ (80028d0 <motor_control+0x1c4>)
 80027aa:	f000 fe2b 	bl	8003404 <PI_Loop>

			__HAL_TIM_SET_COMPARE (&htim2, TIM_CHANNEL_4, (uint32_t)((ARR*Motor_L.speed) * GRUZIK.Speed_level));//PWM_L
 80027ae:	4b49      	ldr	r3, [pc, #292]	@ (80028d4 <motor_control+0x1c8>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	ee07 3a90 	vmov	s15, r3
 80027b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027ba:	4b45      	ldr	r3, [pc, #276]	@ (80028d0 <motor_control+0x1c4>)
 80027bc:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 80027c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027c4:	4b44      	ldr	r3, [pc, #272]	@ (80028d8 <motor_control+0x1cc>)
 80027c6:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80027ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ce:	4b43      	ldr	r3, [pc, #268]	@ (80028dc <motor_control+0x1d0>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027d6:	ee17 2a90 	vmov	r2, s15
 80027da:	641a      	str	r2, [r3, #64]	@ 0x40
			HAL_GPIO_WritePin(Motor_L_A_GPIO_Port, Motor_L_B_Pin, GPIO_PIN_RESET);
 80027dc:	2200      	movs	r2, #0
 80027de:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80027e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027e6:	f003 fde5 	bl	80063b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor_L_B_GPIO_Port, Motor_L_A_Pin, GPIO_PIN_SET);
 80027ea:	2201      	movs	r2, #1
 80027ec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80027f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027f4:	f003 fdde 	bl	80063b4 <HAL_GPIO_WritePin>
		}
		if (pos_right < 0 )
 80027f8:	f04f 0200 	mov.w	r2, #0
 80027fc:	f04f 0300 	mov.w	r3, #0
 8002800:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002804:	f7fe f9a2 	bl	8000b4c <__aeabi_dcmplt>
 8002808:	4603      	mov	r3, r0
 800280a:	2b00      	cmp	r3, #0
 800280c:	d030      	beq.n	8002870 <motor_control+0x164>
		{
			Motor_R.set_speed = pos_right * -1;
 800280e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002812:	f7fe fa21 	bl	8000c58 <__aeabi_d2f>
 8002816:	4603      	mov	r3, r0
 8002818:	ee07 3a90 	vmov	s15, r3
 800281c:	eef1 7a67 	vneg.f32	s15, s15
 8002820:	4b2f      	ldr	r3, [pc, #188]	@ (80028e0 <motor_control+0x1d4>)
 8002822:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
			PI_Loop(&Motor_R);
 8002826:	482e      	ldr	r0, [pc, #184]	@ (80028e0 <motor_control+0x1d4>)
 8002828:	f000 fdec 	bl	8003404 <PI_Loop>

			__HAL_TIM_SET_COMPARE (&htim2, TIM_CHANNEL_1, (uint32_t)((ARR*Motor_R.speed) * GRUZIK.Speed_level));//PWM_R
 800282c:	4b29      	ldr	r3, [pc, #164]	@ (80028d4 <motor_control+0x1c8>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	ee07 3a90 	vmov	s15, r3
 8002834:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002838:	4b29      	ldr	r3, [pc, #164]	@ (80028e0 <motor_control+0x1d4>)
 800283a:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800283e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002842:	4b25      	ldr	r3, [pc, #148]	@ (80028d8 <motor_control+0x1cc>)
 8002844:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002848:	ee67 7a27 	vmul.f32	s15, s14, s15
 800284c:	4b23      	ldr	r3, [pc, #140]	@ (80028dc <motor_control+0x1d0>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002854:	ee17 2a90 	vmov	r2, s15
 8002858:	635a      	str	r2, [r3, #52]	@ 0x34
			HAL_GPIO_WritePin(Motor_R_A_GPIO_Port, Motor_R_A_Pin, GPIO_PIN_SET);
 800285a:	2201      	movs	r2, #1
 800285c:	2104      	movs	r1, #4
 800285e:	4821      	ldr	r0, [pc, #132]	@ (80028e4 <motor_control+0x1d8>)
 8002860:	f003 fda8 	bl	80063b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor_R_B_GPIO_Port, Motor_R_B_Pin, GPIO_PIN_RESET);
 8002864:	2200      	movs	r2, #0
 8002866:	2108      	movs	r1, #8
 8002868:	481e      	ldr	r0, [pc, #120]	@ (80028e4 <motor_control+0x1d8>)
 800286a:	f003 fda3 	bl	80063b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor_R_B_GPIO_Port, Motor_R_B_Pin, GPIO_PIN_SET);
		}
	}
	#endif

}
 800286e:	e02a      	b.n	80028c6 <motor_control+0x1ba>
			Motor_R.set_speed = pos_right;
 8002870:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002874:	f7fe f9f0 	bl	8000c58 <__aeabi_d2f>
 8002878:	4603      	mov	r3, r0
 800287a:	4a19      	ldr	r2, [pc, #100]	@ (80028e0 <motor_control+0x1d4>)
 800287c:	6513      	str	r3, [r2, #80]	@ 0x50
			PI_Loop(&Motor_R);
 800287e:	4818      	ldr	r0, [pc, #96]	@ (80028e0 <motor_control+0x1d4>)
 8002880:	f000 fdc0 	bl	8003404 <PI_Loop>
			__HAL_TIM_SET_COMPARE (&htim2, TIM_CHANNEL_1, (uint32_t)((ARR*Motor_R.speed) * GRUZIK.Speed_level));//PWM_R
 8002884:	4b13      	ldr	r3, [pc, #76]	@ (80028d4 <motor_control+0x1c8>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	ee07 3a90 	vmov	s15, r3
 800288c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002890:	4b13      	ldr	r3, [pc, #76]	@ (80028e0 <motor_control+0x1d4>)
 8002892:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8002896:	ee27 7a27 	vmul.f32	s14, s14, s15
 800289a:	4b0f      	ldr	r3, [pc, #60]	@ (80028d8 <motor_control+0x1cc>)
 800289c:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80028a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028a4:	4b0d      	ldr	r3, [pc, #52]	@ (80028dc <motor_control+0x1d0>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028ac:	ee17 2a90 	vmov	r2, s15
 80028b0:	635a      	str	r2, [r3, #52]	@ 0x34
			HAL_GPIO_WritePin(Motor_R_A_GPIO_Port, Motor_R_A_Pin, GPIO_PIN_RESET);
 80028b2:	2200      	movs	r2, #0
 80028b4:	2104      	movs	r1, #4
 80028b6:	480b      	ldr	r0, [pc, #44]	@ (80028e4 <motor_control+0x1d8>)
 80028b8:	f003 fd7c 	bl	80063b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor_R_B_GPIO_Port, Motor_R_B_Pin, GPIO_PIN_SET);
 80028bc:	2201      	movs	r2, #1
 80028be:	2108      	movs	r1, #8
 80028c0:	4808      	ldr	r0, [pc, #32]	@ (80028e4 <motor_control+0x1d8>)
 80028c2:	f003 fd77 	bl	80063b4 <HAL_GPIO_WritePin>
}
 80028c6:	bf00      	nop
 80028c8:	3710      	adds	r7, #16
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	200065c0 	.word	0x200065c0
 80028d4:	20000000 	.word	0x20000000
 80028d8:	20006588 	.word	0x20006588
 80028dc:	20006874 	.word	0x20006874
 80028e0:	2000665c 	.word	0x2000665c
 80028e4:	48000800 	.word	0x48000800

080028e8 <sharp_turn>:


void sharp_turn ()
{
 80028e8:	b5b0      	push	{r4, r5, r7, lr}
 80028ea:	af00      	add	r7, sp, #0

	if (Last_idle < 25)
 80028ec:	4b30      	ldr	r3, [pc, #192]	@ (80029b0 <sharp_turn+0xc8>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	2b18      	cmp	r3, #24
 80028f2:	dc2d      	bgt.n	8002950 <sharp_turn+0x68>
	{
		if (Last_end == 1)
 80028f4:	4b2f      	ldr	r3, [pc, #188]	@ (80029b4 <sharp_turn+0xcc>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2b01      	cmp	r3, #1
 80028fa:	d114      	bne.n	8002926 <sharp_turn+0x3e>
			motor_control(GRUZIK.Sharp_bend_speed_right, GRUZIK.Sharp_bend_speed_left);
 80028fc:	4b2e      	ldr	r3, [pc, #184]	@ (80029b8 <sharp_turn+0xd0>)
 80028fe:	699b      	ldr	r3, [r3, #24]
 8002900:	4618      	mov	r0, r3
 8002902:	f7fd fe47 	bl	8000594 <__aeabi_i2d>
 8002906:	4604      	mov	r4, r0
 8002908:	460d      	mov	r5, r1
 800290a:	4b2b      	ldr	r3, [pc, #172]	@ (80029b8 <sharp_turn+0xd0>)
 800290c:	69db      	ldr	r3, [r3, #28]
 800290e:	4618      	mov	r0, r3
 8002910:	f7fd fe40 	bl	8000594 <__aeabi_i2d>
 8002914:	4602      	mov	r2, r0
 8002916:	460b      	mov	r3, r1
 8002918:	ec43 2b11 	vmov	d1, r2, r3
 800291c:	ec45 4b10 	vmov	d0, r4, r5
 8002920:	f7ff fef4 	bl	800270c <motor_control>
		if (Last_end == 1)
			motor_control(GRUZIK.Bend_speed_right, GRUZIK.Bend_speed_left);
		else
			motor_control(GRUZIK.Bend_speed_left, GRUZIK.Bend_speed_right);
	}
}
 8002924:	e041      	b.n	80029aa <sharp_turn+0xc2>
			motor_control(GRUZIK.Sharp_bend_speed_left, GRUZIK.Sharp_bend_speed_right);
 8002926:	4b24      	ldr	r3, [pc, #144]	@ (80029b8 <sharp_turn+0xd0>)
 8002928:	69db      	ldr	r3, [r3, #28]
 800292a:	4618      	mov	r0, r3
 800292c:	f7fd fe32 	bl	8000594 <__aeabi_i2d>
 8002930:	4604      	mov	r4, r0
 8002932:	460d      	mov	r5, r1
 8002934:	4b20      	ldr	r3, [pc, #128]	@ (80029b8 <sharp_turn+0xd0>)
 8002936:	699b      	ldr	r3, [r3, #24]
 8002938:	4618      	mov	r0, r3
 800293a:	f7fd fe2b 	bl	8000594 <__aeabi_i2d>
 800293e:	4602      	mov	r2, r0
 8002940:	460b      	mov	r3, r1
 8002942:	ec43 2b11 	vmov	d1, r2, r3
 8002946:	ec45 4b10 	vmov	d0, r4, r5
 800294a:	f7ff fedf 	bl	800270c <motor_control>
}
 800294e:	e02c      	b.n	80029aa <sharp_turn+0xc2>
		if (Last_end == 1)
 8002950:	4b18      	ldr	r3, [pc, #96]	@ (80029b4 <sharp_turn+0xcc>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2b01      	cmp	r3, #1
 8002956:	d114      	bne.n	8002982 <sharp_turn+0x9a>
			motor_control(GRUZIK.Bend_speed_right, GRUZIK.Bend_speed_left);
 8002958:	4b17      	ldr	r3, [pc, #92]	@ (80029b8 <sharp_turn+0xd0>)
 800295a:	6a1b      	ldr	r3, [r3, #32]
 800295c:	4618      	mov	r0, r3
 800295e:	f7fd fe19 	bl	8000594 <__aeabi_i2d>
 8002962:	4604      	mov	r4, r0
 8002964:	460d      	mov	r5, r1
 8002966:	4b14      	ldr	r3, [pc, #80]	@ (80029b8 <sharp_turn+0xd0>)
 8002968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800296a:	4618      	mov	r0, r3
 800296c:	f7fd fe12 	bl	8000594 <__aeabi_i2d>
 8002970:	4602      	mov	r2, r0
 8002972:	460b      	mov	r3, r1
 8002974:	ec43 2b11 	vmov	d1, r2, r3
 8002978:	ec45 4b10 	vmov	d0, r4, r5
 800297c:	f7ff fec6 	bl	800270c <motor_control>
}
 8002980:	e013      	b.n	80029aa <sharp_turn+0xc2>
			motor_control(GRUZIK.Bend_speed_left, GRUZIK.Bend_speed_right);
 8002982:	4b0d      	ldr	r3, [pc, #52]	@ (80029b8 <sharp_turn+0xd0>)
 8002984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002986:	4618      	mov	r0, r3
 8002988:	f7fd fe04 	bl	8000594 <__aeabi_i2d>
 800298c:	4604      	mov	r4, r0
 800298e:	460d      	mov	r5, r1
 8002990:	4b09      	ldr	r3, [pc, #36]	@ (80029b8 <sharp_turn+0xd0>)
 8002992:	6a1b      	ldr	r3, [r3, #32]
 8002994:	4618      	mov	r0, r3
 8002996:	f7fd fdfd 	bl	8000594 <__aeabi_i2d>
 800299a:	4602      	mov	r2, r0
 800299c:	460b      	mov	r3, r1
 800299e:	ec43 2b11 	vmov	d1, r2, r3
 80029a2:	ec45 4b10 	vmov	d0, r4, r5
 80029a6:	f7ff feb1 	bl	800270c <motor_control>
}
 80029aa:	bf00      	nop
 80029ac:	bdb0      	pop	{r4, r5, r7, pc}
 80029ae:	bf00      	nop
 80029b0:	20006748 	.word	0x20006748
 80029b4:	20006744 	.word	0x20006744
 80029b8:	20006588 	.word	0x20006588

080029bc <QTR8_read>:
int QTR8_read ()
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LEDON_GPIO_Port, LEDON_Pin, 1);
 80029c2:	2201      	movs	r2, #1
 80029c4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80029c8:	48bd      	ldr	r0, [pc, #756]	@ (8002cc0 <QTR8_read+0x304>)
 80029ca:	f003 fcf3 	bl	80063b4 <HAL_GPIO_WritePin>

	Set_Pin_Output(SENSOR1_GPIO_Port, SENSOR1_Pin);
 80029ce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80029d2:	48bc      	ldr	r0, [pc, #752]	@ (8002cc4 <QTR8_read+0x308>)
 80029d4:	f7ff fe5e 	bl	8002694 <Set_Pin_Output>
	Set_Pin_Output(SENSOR2_GPIO_Port, SENSOR2_Pin);
 80029d8:	2180      	movs	r1, #128	@ 0x80
 80029da:	48ba      	ldr	r0, [pc, #744]	@ (8002cc4 <QTR8_read+0x308>)
 80029dc:	f7ff fe5a 	bl	8002694 <Set_Pin_Output>
	Set_Pin_Output(SENSOR3_GPIO_Port, SENSOR3_Pin);
 80029e0:	2140      	movs	r1, #64	@ 0x40
 80029e2:	48b8      	ldr	r0, [pc, #736]	@ (8002cc4 <QTR8_read+0x308>)
 80029e4:	f7ff fe56 	bl	8002694 <Set_Pin_Output>
	Set_Pin_Output(SENSOR4_GPIO_Port, SENSOR4_Pin);
 80029e8:	2120      	movs	r1, #32
 80029ea:	48b6      	ldr	r0, [pc, #728]	@ (8002cc4 <QTR8_read+0x308>)
 80029ec:	f7ff fe52 	bl	8002694 <Set_Pin_Output>
	Set_Pin_Output(SENSOR5_GPIO_Port, SENSOR5_Pin);
 80029f0:	2110      	movs	r1, #16
 80029f2:	48b4      	ldr	r0, [pc, #720]	@ (8002cc4 <QTR8_read+0x308>)
 80029f4:	f7ff fe4e 	bl	8002694 <Set_Pin_Output>
	Set_Pin_Output(SENSOR6_GPIO_Port, SENSOR6_Pin);
 80029f8:	2104      	movs	r1, #4
 80029fa:	48b3      	ldr	r0, [pc, #716]	@ (8002cc8 <QTR8_read+0x30c>)
 80029fc:	f7ff fe4a 	bl	8002694 <Set_Pin_Output>
	Set_Pin_Output(SENSOR7_GPIO_Port, SENSOR7_Pin);
 8002a00:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002a04:	48ae      	ldr	r0, [pc, #696]	@ (8002cc0 <QTR8_read+0x304>)
 8002a06:	f7ff fe45 	bl	8002694 <Set_Pin_Output>
	Set_Pin_Output(SENSOR8_GPIO_Port, SENSOR8_Pin);
 8002a0a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002a0e:	48ac      	ldr	r0, [pc, #688]	@ (8002cc0 <QTR8_read+0x304>)
 8002a10:	f7ff fe40 	bl	8002694 <Set_Pin_Output>
	Set_Pin_Output(SENSOR9_GPIO_Port, SENSOR9_Pin);
 8002a14:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002a18:	48a9      	ldr	r0, [pc, #676]	@ (8002cc0 <QTR8_read+0x304>)
 8002a1a:	f7ff fe3b 	bl	8002694 <Set_Pin_Output>
	Set_Pin_Output(SENSOR10_GPIO_Port, SENSOR10_Pin);
 8002a1e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002a22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a26:	f7ff fe35 	bl	8002694 <Set_Pin_Output>
	Set_Pin_Output(SENSOR11_GPIO_Port, SENSOR11_Pin);
 8002a2a:	2110      	movs	r1, #16
 8002a2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a30:	f7ff fe30 	bl	8002694 <Set_Pin_Output>
	Set_Pin_Output(SENSOR12_GPIO_Port, SENSOR12_Pin);
 8002a34:	2120      	movs	r1, #32
 8002a36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a3a:	f7ff fe2b 	bl	8002694 <Set_Pin_Output>

	HAL_GPIO_WritePin (SENSOR1_GPIO_Port, SENSOR1_Pin, 1);
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002a44:	489f      	ldr	r0, [pc, #636]	@ (8002cc4 <QTR8_read+0x308>)
 8002a46:	f003 fcb5 	bl	80063b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR2_GPIO_Port, SENSOR2_Pin, 1);
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	2180      	movs	r1, #128	@ 0x80
 8002a4e:	489d      	ldr	r0, [pc, #628]	@ (8002cc4 <QTR8_read+0x308>)
 8002a50:	f003 fcb0 	bl	80063b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR3_GPIO_Port, SENSOR3_Pin, 1);
 8002a54:	2201      	movs	r2, #1
 8002a56:	2140      	movs	r1, #64	@ 0x40
 8002a58:	489a      	ldr	r0, [pc, #616]	@ (8002cc4 <QTR8_read+0x308>)
 8002a5a:	f003 fcab 	bl	80063b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR4_GPIO_Port, SENSOR4_Pin, 1);
 8002a5e:	2201      	movs	r2, #1
 8002a60:	2120      	movs	r1, #32
 8002a62:	4898      	ldr	r0, [pc, #608]	@ (8002cc4 <QTR8_read+0x308>)
 8002a64:	f003 fca6 	bl	80063b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR5_GPIO_Port, SENSOR5_Pin, 1);
 8002a68:	2201      	movs	r2, #1
 8002a6a:	2110      	movs	r1, #16
 8002a6c:	4895      	ldr	r0, [pc, #596]	@ (8002cc4 <QTR8_read+0x308>)
 8002a6e:	f003 fca1 	bl	80063b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR6_GPIO_Port, SENSOR6_Pin, 1);
 8002a72:	2201      	movs	r2, #1
 8002a74:	2104      	movs	r1, #4
 8002a76:	4894      	ldr	r0, [pc, #592]	@ (8002cc8 <QTR8_read+0x30c>)
 8002a78:	f003 fc9c 	bl	80063b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR7_GPIO_Port, SENSOR7_Pin, 1);
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002a82:	488f      	ldr	r0, [pc, #572]	@ (8002cc0 <QTR8_read+0x304>)
 8002a84:	f003 fc96 	bl	80063b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR8_GPIO_Port, SENSOR8_Pin, 1);
 8002a88:	2201      	movs	r2, #1
 8002a8a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002a8e:	488c      	ldr	r0, [pc, #560]	@ (8002cc0 <QTR8_read+0x304>)
 8002a90:	f003 fc90 	bl	80063b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR9_GPIO_Port, SENSOR9_Pin, 1);
 8002a94:	2201      	movs	r2, #1
 8002a96:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002a9a:	4889      	ldr	r0, [pc, #548]	@ (8002cc0 <QTR8_read+0x304>)
 8002a9c:	f003 fc8a 	bl	80063b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR10_GPIO_Port, SENSOR10_Pin, 1);
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002aa6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002aaa:	f003 fc83 	bl	80063b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR11_GPIO_Port, SENSOR11_Pin, 1);
 8002aae:	2201      	movs	r2, #1
 8002ab0:	2110      	movs	r1, #16
 8002ab2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ab6:	f003 fc7d 	bl	80063b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR12_GPIO_Port, SENSOR12_Pin, 1);
 8002aba:	2201      	movs	r2, #1
 8002abc:	2120      	movs	r1, #32
 8002abe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ac2:	f003 fc77 	bl	80063b4 <HAL_GPIO_WritePin>

	delay_us(10);
 8002ac6:	200a      	movs	r0, #10
 8002ac8:	f7ff fdca 	bl	8002660 <delay_us>

	Set_Pin_Input(SENSOR1_GPIO_Port, SENSOR1_Pin);
 8002acc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002ad0:	487c      	ldr	r0, [pc, #496]	@ (8002cc4 <QTR8_read+0x308>)
 8002ad2:	f7ff fdfd 	bl	80026d0 <Set_Pin_Input>
	Set_Pin_Input(SENSOR2_GPIO_Port, SENSOR2_Pin);
 8002ad6:	2180      	movs	r1, #128	@ 0x80
 8002ad8:	487a      	ldr	r0, [pc, #488]	@ (8002cc4 <QTR8_read+0x308>)
 8002ada:	f7ff fdf9 	bl	80026d0 <Set_Pin_Input>
	Set_Pin_Input(SENSOR3_GPIO_Port, SENSOR3_Pin);
 8002ade:	2140      	movs	r1, #64	@ 0x40
 8002ae0:	4878      	ldr	r0, [pc, #480]	@ (8002cc4 <QTR8_read+0x308>)
 8002ae2:	f7ff fdf5 	bl	80026d0 <Set_Pin_Input>
	Set_Pin_Input(SENSOR4_GPIO_Port, SENSOR4_Pin);
 8002ae6:	2120      	movs	r1, #32
 8002ae8:	4876      	ldr	r0, [pc, #472]	@ (8002cc4 <QTR8_read+0x308>)
 8002aea:	f7ff fdf1 	bl	80026d0 <Set_Pin_Input>
	Set_Pin_Input(SENSOR5_GPIO_Port, SENSOR5_Pin);
 8002aee:	2110      	movs	r1, #16
 8002af0:	4874      	ldr	r0, [pc, #464]	@ (8002cc4 <QTR8_read+0x308>)
 8002af2:	f7ff fded 	bl	80026d0 <Set_Pin_Input>
	Set_Pin_Input(SENSOR6_GPIO_Port, SENSOR6_Pin);
 8002af6:	2104      	movs	r1, #4
 8002af8:	4873      	ldr	r0, [pc, #460]	@ (8002cc8 <QTR8_read+0x30c>)
 8002afa:	f7ff fde9 	bl	80026d0 <Set_Pin_Input>
	Set_Pin_Input(SENSOR7_GPIO_Port, SENSOR7_Pin);
 8002afe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002b02:	486f      	ldr	r0, [pc, #444]	@ (8002cc0 <QTR8_read+0x304>)
 8002b04:	f7ff fde4 	bl	80026d0 <Set_Pin_Input>
	Set_Pin_Input(SENSOR8_GPIO_Port, SENSOR8_Pin);
 8002b08:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002b0c:	486c      	ldr	r0, [pc, #432]	@ (8002cc0 <QTR8_read+0x304>)
 8002b0e:	f7ff fddf 	bl	80026d0 <Set_Pin_Input>
	Set_Pin_Input(SENSOR9_GPIO_Port, SENSOR9_Pin);
 8002b12:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002b16:	486a      	ldr	r0, [pc, #424]	@ (8002cc0 <QTR8_read+0x304>)
 8002b18:	f7ff fdda 	bl	80026d0 <Set_Pin_Input>
	Set_Pin_Input(SENSOR10_GPIO_Port, SENSOR10_Pin);
 8002b1c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002b20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b24:	f7ff fdd4 	bl	80026d0 <Set_Pin_Input>
	Set_Pin_Input(SENSOR11_GPIO_Port, SENSOR11_Pin);
 8002b28:	2110      	movs	r1, #16
 8002b2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b2e:	f7ff fdcf 	bl	80026d0 <Set_Pin_Input>
	Set_Pin_Input(SENSOR12_GPIO_Port, SENSOR12_Pin);
 8002b32:	2120      	movs	r1, #32
 8002b34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b38:	f7ff fdca 	bl	80026d0 <Set_Pin_Input>

	// Threshold
	 delay_us(4500);
 8002b3c:	f241 1094 	movw	r0, #4500	@ 0x1194
 8002b40:	f7ff fd8e 	bl	8002660 <delay_us>
//	 uint8_t Message[124];
//	 sprintf((char*)Message,"S1: %d S2: %d S3: %d S4: %d S5: %d S6: %d S7: %d S8: %d S9: %d S10: %d S11: %d S12: %d \n\r", sensory[0],sensory[1],sensory[2],sensory[3],sensory[4],sensory[5],sensory[6],sensory[7],
//			 sensory[8],sensory[9],sensory[10],sensory[11]);
//	 HAL_UART_Transmit(&hlpuart1, Message, strlen((char*)Message), 100);

	Sensors_read = 0x00000000;
 8002b44:	4b61      	ldr	r3, [pc, #388]	@ (8002ccc <QTR8_read+0x310>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	601a      	str	r2, [r3, #0]
	int pos = 0;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	607b      	str	r3, [r7, #4]
  int active = 0;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	603b      	str	r3, [r7, #0]

	if (HAL_GPIO_ReadPin(SENSOR1_GPIO_Port, SENSOR1_Pin)) { // LEFT SIDE
 8002b52:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002b56:	485b      	ldr	r0, [pc, #364]	@ (8002cc4 <QTR8_read+0x308>)
 8002b58:	f003 fc14 	bl	8006384 <HAL_GPIO_ReadPin>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d01c      	beq.n	8002b9c <QTR8_read+0x1e0>
		Sensors_read |= 0x000000000001;
 8002b62:	4b5a      	ldr	r3, [pc, #360]	@ (8002ccc <QTR8_read+0x310>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f043 0301 	orr.w	r3, r3, #1
 8002b6a:	4a58      	ldr	r2, [pc, #352]	@ (8002ccc <QTR8_read+0x310>)
 8002b6c:	6013      	str	r3, [r2, #0]
		pos += 1000 * SENSOR_SCALE;//1000
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8002b74:	607b      	str	r3, [r7, #4]
		active++;
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	3301      	adds	r3, #1
 8002b7a:	603b      	str	r3, [r7, #0]
		if(HAL_GetTick() > (LastEndTimer + 50))
 8002b7c:	f001 face 	bl	800411c <HAL_GetTick>
 8002b80:	4602      	mov	r2, r0
 8002b82:	4b53      	ldr	r3, [pc, #332]	@ (8002cd0 <QTR8_read+0x314>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	3332      	adds	r3, #50	@ 0x32
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d907      	bls.n	8002b9c <QTR8_read+0x1e0>
		{
			LastEndTimer = HAL_GetTick();
 8002b8c:	f001 fac6 	bl	800411c <HAL_GetTick>
 8002b90:	4603      	mov	r3, r0
 8002b92:	4a4f      	ldr	r2, [pc, #316]	@ (8002cd0 <QTR8_read+0x314>)
 8002b94:	6013      	str	r3, [r2, #0]
			Last_end = 1;
 8002b96:	4b4f      	ldr	r3, [pc, #316]	@ (8002cd4 <QTR8_read+0x318>)
 8002b98:	2201      	movs	r2, #1
 8002b9a:	601a      	str	r2, [r3, #0]
		}
	}
	if (HAL_GPIO_ReadPin(SENSOR2_GPIO_Port, SENSOR2_Pin)) {
 8002b9c:	2180      	movs	r1, #128	@ 0x80
 8002b9e:	4849      	ldr	r0, [pc, #292]	@ (8002cc4 <QTR8_read+0x308>)
 8002ba0:	f003 fbf0 	bl	8006384 <HAL_GPIO_ReadPin>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d00c      	beq.n	8002bc4 <QTR8_read+0x208>
		Sensors_read |= 0x000000000010;
 8002baa:	4b48      	ldr	r3, [pc, #288]	@ (8002ccc <QTR8_read+0x310>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f043 0310 	orr.w	r3, r3, #16
 8002bb2:	4a46      	ldr	r2, [pc, #280]	@ (8002ccc <QTR8_read+0x310>)
 8002bb4:	6013      	str	r3, [r2, #0]
		pos += 2000 * SENSOR_SCALE;//2000
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8002bbc:	607b      	str	r3, [r7, #4]
    active++;
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	603b      	str	r3, [r7, #0]
    	//Last_end = 1;//1
  }
	if (HAL_GPIO_ReadPin(SENSOR3_GPIO_Port, SENSOR3_Pin)) {
 8002bc4:	2140      	movs	r1, #64	@ 0x40
 8002bc6:	483f      	ldr	r0, [pc, #252]	@ (8002cc4 <QTR8_read+0x308>)
 8002bc8:	f003 fbdc 	bl	8006384 <HAL_GPIO_ReadPin>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d00c      	beq.n	8002bec <QTR8_read+0x230>
		Sensors_read |= 0x000000000100;
 8002bd2:	4b3e      	ldr	r3, [pc, #248]	@ (8002ccc <QTR8_read+0x310>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bda:	4a3c      	ldr	r2, [pc, #240]	@ (8002ccc <QTR8_read+0x310>)
 8002bdc:	6013      	str	r3, [r2, #0]
		pos += 3000 * SENSOR_SCALE;//3000
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 8002be4:	607b      	str	r3, [r7, #4]
    active++;
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	3301      	adds	r3, #1
 8002bea:	603b      	str	r3, [r7, #0]
    	//Last_end = 1;//1
  }
	if (HAL_GPIO_ReadPin(SENSOR4_GPIO_Port, SENSOR4_Pin)) {
 8002bec:	2120      	movs	r1, #32
 8002bee:	4835      	ldr	r0, [pc, #212]	@ (8002cc4 <QTR8_read+0x308>)
 8002bf0:	f003 fbc8 	bl	8006384 <HAL_GPIO_ReadPin>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d00c      	beq.n	8002c14 <QTR8_read+0x258>
		Sensors_read |= 0x000000001000;
 8002bfa:	4b34      	ldr	r3, [pc, #208]	@ (8002ccc <QTR8_read+0x310>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002c02:	4a32      	ldr	r2, [pc, #200]	@ (8002ccc <QTR8_read+0x310>)
 8002c04:	6013      	str	r3, [r2, #0]
		pos += 4000 * SENSOR_SCALE;//4000
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f503 637a 	add.w	r3, r3, #4000	@ 0xfa0
 8002c0c:	607b      	str	r3, [r7, #4]
    active++;
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	3301      	adds	r3, #1
 8002c12:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR5_GPIO_Port, SENSOR5_Pin)) {
 8002c14:	2110      	movs	r1, #16
 8002c16:	482b      	ldr	r0, [pc, #172]	@ (8002cc4 <QTR8_read+0x308>)
 8002c18:	f003 fbb4 	bl	8006384 <HAL_GPIO_ReadPin>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d00d      	beq.n	8002c3e <QTR8_read+0x282>
		Sensors_read |= 0x000000010000;
 8002c22:	4b2a      	ldr	r3, [pc, #168]	@ (8002ccc <QTR8_read+0x310>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c2a:	4a28      	ldr	r2, [pc, #160]	@ (8002ccc <QTR8_read+0x310>)
 8002c2c:	6013      	str	r3, [r2, #0]
		pos += 5000 * SENSOR_SCALE;//5000
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8002c34:	3308      	adds	r3, #8
 8002c36:	607b      	str	r3, [r7, #4]
    active++;
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR6_GPIO_Port, SENSOR6_Pin)) {
 8002c3e:	2104      	movs	r1, #4
 8002c40:	4821      	ldr	r0, [pc, #132]	@ (8002cc8 <QTR8_read+0x30c>)
 8002c42:	f003 fb9f 	bl	8006384 <HAL_GPIO_ReadPin>
 8002c46:	4603      	mov	r3, r0
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d00d      	beq.n	8002c68 <QTR8_read+0x2ac>
		Sensors_read |= 0x000000100000;
 8002c4c:	4b1f      	ldr	r3, [pc, #124]	@ (8002ccc <QTR8_read+0x310>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c54:	4a1d      	ldr	r2, [pc, #116]	@ (8002ccc <QTR8_read+0x310>)
 8002c56:	6013      	str	r3, [r2, #0]
		pos += 6000 * SENSOR_SCALE;//6000
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	f503 53bb 	add.w	r3, r3, #5984	@ 0x1760
 8002c5e:	3310      	adds	r3, #16
 8002c60:	607b      	str	r3, [r7, #4]
    active++;
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	3301      	adds	r3, #1
 8002c66:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR7_GPIO_Port, SENSOR7_Pin)) {
 8002c68:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002c6c:	4814      	ldr	r0, [pc, #80]	@ (8002cc0 <QTR8_read+0x304>)
 8002c6e:	f003 fb89 	bl	8006384 <HAL_GPIO_ReadPin>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d00d      	beq.n	8002c94 <QTR8_read+0x2d8>
		Sensors_read |= 0x000001000000;
 8002c78:	4b14      	ldr	r3, [pc, #80]	@ (8002ccc <QTR8_read+0x310>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c80:	4a12      	ldr	r2, [pc, #72]	@ (8002ccc <QTR8_read+0x310>)
 8002c82:	6013      	str	r3, [r2, #0]
		pos += 7000 * SENSOR_SCALE;//7000
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f503 53da 	add.w	r3, r3, #6976	@ 0x1b40
 8002c8a:	3318      	adds	r3, #24
 8002c8c:	607b      	str	r3, [r7, #4]
    active++;
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	3301      	adds	r3, #1
 8002c92:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR8_GPIO_Port, SENSOR8_Pin)) {
 8002c94:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002c98:	4809      	ldr	r0, [pc, #36]	@ (8002cc0 <QTR8_read+0x304>)
 8002c9a:	f003 fb73 	bl	8006384 <HAL_GPIO_ReadPin>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d019      	beq.n	8002cd8 <QTR8_read+0x31c>
		Sensors_read |= 0x000010000000;
 8002ca4:	4b09      	ldr	r3, [pc, #36]	@ (8002ccc <QTR8_read+0x310>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cac:	4a07      	ldr	r2, [pc, #28]	@ (8002ccc <QTR8_read+0x310>)
 8002cae:	6013      	str	r3, [r2, #0]
		pos += 8000 * SENSOR_SCALE;//8000
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f503 53fa 	add.w	r3, r3, #8000	@ 0x1f40
 8002cb6:	607b      	str	r3, [r7, #4]
    active++;
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	3301      	adds	r3, #1
 8002cbc:	603b      	str	r3, [r7, #0]
 8002cbe:	e00b      	b.n	8002cd8 <QTR8_read+0x31c>
 8002cc0:	48000800 	.word	0x48000800
 8002cc4:	48000400 	.word	0x48000400
 8002cc8:	48000c00 	.word	0x48000c00
 8002ccc:	200066f8 	.word	0x200066f8
 8002cd0:	20006750 	.word	0x20006750
 8002cd4:	20006744 	.word	0x20006744
  }
  if (HAL_GPIO_ReadPin(SENSOR9_GPIO_Port, SENSOR9_Pin)) {
 8002cd8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002cdc:	4841      	ldr	r0, [pc, #260]	@ (8002de4 <QTR8_read+0x428>)
 8002cde:	f003 fb51 	bl	8006384 <HAL_GPIO_ReadPin>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d00b      	beq.n	8002d00 <QTR8_read+0x344>
	   Sensors_read |= 0x000100000000;
 8002ce8:	4b3f      	ldr	r3, [pc, #252]	@ (8002de8 <QTR8_read+0x42c>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a3e      	ldr	r2, [pc, #248]	@ (8002de8 <QTR8_read+0x42c>)
 8002cee:	6013      	str	r3, [r2, #0]
	   pos += 9000 * SENSOR_SCALE;//8000
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	f503 530c 	add.w	r3, r3, #8960	@ 0x2300
 8002cf6:	3328      	adds	r3, #40	@ 0x28
 8002cf8:	607b      	str	r3, [r7, #4]
	active++;
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	603b      	str	r3, [r7, #0]

  }
  if (HAL_GPIO_ReadPin(SENSOR10_GPIO_Port, SENSOR10_Pin)) {
 8002d00:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002d04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d08:	f003 fb3c 	bl	8006384 <HAL_GPIO_ReadPin>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d00b      	beq.n	8002d2a <QTR8_read+0x36e>
	   Sensors_read |= 0x001000000000;
 8002d12:	4b35      	ldr	r3, [pc, #212]	@ (8002de8 <QTR8_read+0x42c>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a34      	ldr	r2, [pc, #208]	@ (8002de8 <QTR8_read+0x42c>)
 8002d18:	6013      	str	r3, [r2, #0]
	   pos += 10000 * SENSOR_SCALE;//8000
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8002d20:	3310      	adds	r3, #16
 8002d22:	607b      	str	r3, [r7, #4]
    active++;
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	3301      	adds	r3, #1
 8002d28:	603b      	str	r3, [r7, #0]
	  // Last_end = 0;//0
  }
  if (HAL_GPIO_ReadPin(SENSOR11_GPIO_Port, SENSOR11_Pin)) {
 8002d2a:	2110      	movs	r1, #16
 8002d2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d30:	f003 fb28 	bl	8006384 <HAL_GPIO_ReadPin>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d00b      	beq.n	8002d52 <QTR8_read+0x396>
	   Sensors_read |= 0x010000000000;
 8002d3a:	4b2b      	ldr	r3, [pc, #172]	@ (8002de8 <QTR8_read+0x42c>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a2a      	ldr	r2, [pc, #168]	@ (8002de8 <QTR8_read+0x42c>)
 8002d40:	6013      	str	r3, [r2, #0]
	   pos += 11000 * SENSOR_SCALE;//8000
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	f503 532b 	add.w	r3, r3, #10944	@ 0x2ac0
 8002d48:	3338      	adds	r3, #56	@ 0x38
 8002d4a:	607b      	str	r3, [r7, #4]
    active++;
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	3301      	adds	r3, #1
 8002d50:	603b      	str	r3, [r7, #0]
	  // Last_end = 0;//0
  }
  if (HAL_GPIO_ReadPin(SENSOR12_GPIO_Port, SENSOR12_Pin)) { // RIGH SIDE
 8002d52:	2120      	movs	r1, #32
 8002d54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d58:	f003 fb14 	bl	8006384 <HAL_GPIO_ReadPin>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d01b      	beq.n	8002d9a <QTR8_read+0x3de>
	   Sensors_read |= 0x100000000000;
 8002d62:	4b21      	ldr	r3, [pc, #132]	@ (8002de8 <QTR8_read+0x42c>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a20      	ldr	r2, [pc, #128]	@ (8002de8 <QTR8_read+0x42c>)
 8002d68:	6013      	str	r3, [r2, #0]
	   pos += 12000 * SENSOR_SCALE;//8000
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f503 533b 	add.w	r3, r3, #11968	@ 0x2ec0
 8002d70:	3320      	adds	r3, #32
 8002d72:	607b      	str	r3, [r7, #4]
       active++;
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	3301      	adds	r3, #1
 8002d78:	603b      	str	r3, [r7, #0]

        if(HAL_GetTick() > (LastEndTimer + 50))
 8002d7a:	f001 f9cf 	bl	800411c <HAL_GetTick>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	4b1a      	ldr	r3, [pc, #104]	@ (8002dec <QTR8_read+0x430>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	3332      	adds	r3, #50	@ 0x32
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d907      	bls.n	8002d9a <QTR8_read+0x3de>
		{
			LastEndTimer = HAL_GetTick();
 8002d8a:	f001 f9c7 	bl	800411c <HAL_GetTick>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	4a16      	ldr	r2, [pc, #88]	@ (8002dec <QTR8_read+0x430>)
 8002d92:	6013      	str	r3, [r2, #0]
			Last_end = 0;
 8002d94:	4b16      	ldr	r3, [pc, #88]	@ (8002df0 <QTR8_read+0x434>)
 8002d96:	2200      	movs	r2, #0
 8002d98:	601a      	str	r2, [r3, #0]
		}
  }

  HAL_GPIO_WritePin(LEDON_GPIO_Port, LEDON_Pin, 0);
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002da0:	4810      	ldr	r0, [pc, #64]	@ (8002de4 <QTR8_read+0x428>)
 8002da2:	f003 fb07 	bl	80063b4 <HAL_GPIO_WritePin>

  actives = active;
 8002da6:	4a13      	ldr	r2, [pc, #76]	@ (8002df4 <QTR8_read+0x438>)
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	6013      	str	r3, [r2, #0]
	Position = pos/active;
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	fb92 f3f3 	sdiv	r3, r2, r3
 8002db4:	4a10      	ldr	r2, [pc, #64]	@ (8002df8 <QTR8_read+0x43c>)
 8002db6:	6013      	str	r3, [r2, #0]

	if (actives == 0)
 8002db8:	4b0e      	ldr	r3, [pc, #56]	@ (8002df4 <QTR8_read+0x438>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d105      	bne.n	8002dcc <QTR8_read+0x410>
		Last_idle++;
 8002dc0:	4b0e      	ldr	r3, [pc, #56]	@ (8002dfc <QTR8_read+0x440>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	3301      	adds	r3, #1
 8002dc6:	4a0d      	ldr	r2, [pc, #52]	@ (8002dfc <QTR8_read+0x440>)
 8002dc8:	6013      	str	r3, [r2, #0]
 8002dca:	e002      	b.n	8002dd2 <QTR8_read+0x416>
	else
		Last_idle = 0;
 8002dcc:	4b0b      	ldr	r3, [pc, #44]	@ (8002dfc <QTR8_read+0x440>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	601a      	str	r2, [r3, #0]

	return pos/active;
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	fb92 f3f3 	sdiv	r3, r2, r3
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3708      	adds	r7, #8
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	48000800 	.word	0x48000800
 8002de8:	200066f8 	.word	0x200066f8
 8002dec:	20006750 	.word	0x20006750
 8002df0:	20006744 	.word	0x20006744
 8002df4:	2000674c 	.word	0x2000674c
 8002df8:	200066fc 	.word	0x200066fc
 8002dfc:	20006748 	.word	0x20006748

08002e00 <forward_brake>:


void forward_brake(int pos_right, int pos_left)
{
 8002e00:	b5b0      	push	{r4, r5, r7, lr}
 8002e02:	b082      	sub	sp, #8
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	6039      	str	r1, [r7, #0]
	if (actives == 0)
 8002e0a:	4b0d      	ldr	r3, [pc, #52]	@ (8002e40 <forward_brake+0x40>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d102      	bne.n	8002e18 <forward_brake+0x18>
		sharp_turn();
 8002e12:	f7ff fd69 	bl	80028e8 <sharp_turn>
	else
	  motor_control(pos_right, pos_left);
}
 8002e16:	e00f      	b.n	8002e38 <forward_brake+0x38>
	  motor_control(pos_right, pos_left);
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f7fd fbbb 	bl	8000594 <__aeabi_i2d>
 8002e1e:	4604      	mov	r4, r0
 8002e20:	460d      	mov	r5, r1
 8002e22:	6838      	ldr	r0, [r7, #0]
 8002e24:	f7fd fbb6 	bl	8000594 <__aeabi_i2d>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	460b      	mov	r3, r1
 8002e2c:	ec43 2b11 	vmov	d1, r2, r3
 8002e30:	ec45 4b10 	vmov	d0, r4, r5
 8002e34:	f7ff fc6a 	bl	800270c <motor_control>
}
 8002e38:	bf00      	nop
 8002e3a:	3708      	adds	r7, #8
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bdb0      	pop	{r4, r5, r7, pc}
 8002e40:	2000674c 	.word	0x2000674c

08002e44 <past_errors>:

void past_errors (int error)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  for (int i = 9; i > 0; i--)
 8002e4c:	2309      	movs	r3, #9
 8002e4e:	60fb      	str	r3, [r7, #12]
 8002e50:	e00b      	b.n	8002e6a <past_errors+0x26>
      Errors[i] = Errors[i-1];
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	3b01      	subs	r3, #1
 8002e56:	4a0b      	ldr	r2, [pc, #44]	@ (8002e84 <past_errors+0x40>)
 8002e58:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002e5c:	4909      	ldr	r1, [pc, #36]	@ (8002e84 <past_errors+0x40>)
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int i = 9; i > 0; i--)
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	3b01      	subs	r3, #1
 8002e68:	60fb      	str	r3, [r7, #12]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	dcf0      	bgt.n	8002e52 <past_errors+0xe>
  Errors[0] = error;
 8002e70:	4a04      	ldr	r2, [pc, #16]	@ (8002e84 <past_errors+0x40>)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6013      	str	r3, [r2, #0]
}
 8002e76:	bf00      	nop
 8002e78:	3714      	adds	r7, #20
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	2000671c 	.word	0x2000671c

08002e88 <errors_sum>:

int errors_sum (int index, int abs)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b085      	sub	sp, #20
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	6039      	str	r1, [r7, #0]
  int sum = 0;
 8002e92:	2300      	movs	r3, #0
 8002e94:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < index; i++)
 8002e96:	2300      	movs	r3, #0
 8002e98:	60bb      	str	r3, [r7, #8]
 8002e9a:	e01a      	b.n	8002ed2 <errors_sum+0x4a>
  {
    if (abs == 1 && Errors[i] < 0)
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d10d      	bne.n	8002ebe <errors_sum+0x36>
 8002ea2:	4a11      	ldr	r2, [pc, #68]	@ (8002ee8 <errors_sum+0x60>)
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	da07      	bge.n	8002ebe <errors_sum+0x36>
      sum += -Errors[i];
 8002eae:	4a0e      	ldr	r2, [pc, #56]	@ (8002ee8 <errors_sum+0x60>)
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eb6:	68fa      	ldr	r2, [r7, #12]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	60fb      	str	r3, [r7, #12]
 8002ebc:	e006      	b.n	8002ecc <errors_sum+0x44>
    else
      sum += Errors[i];
 8002ebe:	4a0a      	ldr	r2, [pc, #40]	@ (8002ee8 <errors_sum+0x60>)
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ec6:	68fa      	ldr	r2, [r7, #12]
 8002ec8:	4413      	add	r3, r2
 8002eca:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < index; i++)
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	3301      	adds	r3, #1
 8002ed0:	60bb      	str	r3, [r7, #8]
 8002ed2:	68ba      	ldr	r2, [r7, #8]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	dbe0      	blt.n	8002e9c <errors_sum+0x14>
  }
  return sum;
 8002eda:	68fb      	ldr	r3, [r7, #12]
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3714      	adds	r7, #20
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr
 8002ee8:	2000671c 	.word	0x2000671c

08002eec <PID_control>:

void PID_control()
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b086      	sub	sp, #24
 8002ef0:	af00      	add	r7, sp, #0
  uint16_t position = QTR8_read();
 8002ef2:	f7ff fd63 	bl	80029bc <QTR8_read>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	81fb      	strh	r3, [r7, #14]
  int error = (6500 * SENSOR_SCALE) - position;
 8002efa:	89fb      	ldrh	r3, [r7, #14]
 8002efc:	f5c3 53cb 	rsb	r3, r3, #6496	@ 0x1960
 8002f00:	3304      	adds	r3, #4
 8002f02:	60bb      	str	r3, [r7, #8]
  past_errors(error);
 8002f04:	68b8      	ldr	r0, [r7, #8]
 8002f06:	f7ff ff9d 	bl	8002e44 <past_errors>

  P = error;
 8002f0a:	4a48      	ldr	r2, [pc, #288]	@ (800302c <PID_control+0x140>)
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	6013      	str	r3, [r2, #0]
  I = errors_sum(5, 0);
 8002f10:	2100      	movs	r1, #0
 8002f12:	2005      	movs	r0, #5
 8002f14:	f7ff ffb8 	bl	8002e88 <errors_sum>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	4a45      	ldr	r2, [pc, #276]	@ (8003030 <PID_control+0x144>)
 8002f1c:	6013      	str	r3, [r2, #0]
  D = error - Last_error;
 8002f1e:	4b45      	ldr	r3, [pc, #276]	@ (8003034 <PID_control+0x148>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	68ba      	ldr	r2, [r7, #8]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	4a44      	ldr	r2, [pc, #272]	@ (8003038 <PID_control+0x14c>)
 8002f28:	6013      	str	r3, [r2, #0]
  R = errors_sum(5, 1);
 8002f2a:	2101      	movs	r1, #1
 8002f2c:	2005      	movs	r0, #5
 8002f2e:	f7ff ffab 	bl	8002e88 <errors_sum>
 8002f32:	4603      	mov	r3, r0
 8002f34:	4a41      	ldr	r2, [pc, #260]	@ (800303c <PID_control+0x150>)
 8002f36:	6013      	str	r3, [r2, #0]
  Last_error = error;
 8002f38:	4a3e      	ldr	r2, [pc, #248]	@ (8003034 <PID_control+0x148>)
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	6013      	str	r3, [r2, #0]

  int motorspeed = P*GRUZIK.Kp + I*Ki + D*GRUZIK.Kd;
 8002f3e:	4b3b      	ldr	r3, [pc, #236]	@ (800302c <PID_control+0x140>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	ee07 3a90 	vmov	s15, r3
 8002f46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f4a:	4b3d      	ldr	r3, [pc, #244]	@ (8003040 <PID_control+0x154>)
 8002f4c:	edd3 7a00 	vldr	s15, [r3]
 8002f50:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f54:	4b36      	ldr	r3, [pc, #216]	@ (8003030 <PID_control+0x144>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	ee07 3a90 	vmov	s15, r3
 8002f5c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002f60:	4b38      	ldr	r3, [pc, #224]	@ (8003044 <PID_control+0x158>)
 8002f62:	edd3 7a00 	vldr	s15, [r3]
 8002f66:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f6a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f6e:	4b32      	ldr	r3, [pc, #200]	@ (8003038 <PID_control+0x14c>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	ee07 3a90 	vmov	s15, r3
 8002f76:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002f7a:	4b31      	ldr	r3, [pc, #196]	@ (8003040 <PID_control+0x154>)
 8002f7c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002f80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f8c:	ee17 3a90 	vmov	r3, s15
 8002f90:	607b      	str	r3, [r7, #4]

  int motorspeedl = GRUZIK.Base_speed_L + motorspeed - R*Kr;
 8002f92:	4b2b      	ldr	r3, [pc, #172]	@ (8003040 <PID_control+0x154>)
 8002f94:	68da      	ldr	r2, [r3, #12]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4413      	add	r3, r2
 8002f9a:	ee07 3a90 	vmov	s15, r3
 8002f9e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002fa2:	4b26      	ldr	r3, [pc, #152]	@ (800303c <PID_control+0x150>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	ee07 3a90 	vmov	s15, r3
 8002faa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002fae:	4b26      	ldr	r3, [pc, #152]	@ (8003048 <PID_control+0x15c>)
 8002fb0:	edd3 7a00 	vldr	s15, [r3]
 8002fb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fbc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002fc0:	ee17 3a90 	vmov	r3, s15
 8002fc4:	617b      	str	r3, [r7, #20]
  int motorspeedr = GRUZIK.Base_speed_R - motorspeed - R*Kr;
 8002fc6:	4b1e      	ldr	r3, [pc, #120]	@ (8003040 <PID_control+0x154>)
 8002fc8:	689a      	ldr	r2, [r3, #8]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	ee07 3a90 	vmov	s15, r3
 8002fd2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002fd6:	4b19      	ldr	r3, [pc, #100]	@ (800303c <PID_control+0x150>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	ee07 3a90 	vmov	s15, r3
 8002fde:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002fe2:	4b19      	ldr	r3, [pc, #100]	@ (8003048 <PID_control+0x15c>)
 8002fe4:	edd3 7a00 	vldr	s15, [r3]
 8002fe8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ff0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ff4:	ee17 3a90 	vmov	r3, s15
 8002ff8:	613b      	str	r3, [r7, #16]

  if (motorspeedl > GRUZIK.Max_speed_L)
 8002ffa:	4b11      	ldr	r3, [pc, #68]	@ (8003040 <PID_control+0x154>)
 8002ffc:	695b      	ldr	r3, [r3, #20]
 8002ffe:	697a      	ldr	r2, [r7, #20]
 8003000:	429a      	cmp	r2, r3
 8003002:	dd02      	ble.n	800300a <PID_control+0x11e>
    motorspeedl = GRUZIK.Max_speed_L;
 8003004:	4b0e      	ldr	r3, [pc, #56]	@ (8003040 <PID_control+0x154>)
 8003006:	695b      	ldr	r3, [r3, #20]
 8003008:	617b      	str	r3, [r7, #20]
  if (motorspeedr > GRUZIK.Max_speed_R)
 800300a:	4b0d      	ldr	r3, [pc, #52]	@ (8003040 <PID_control+0x154>)
 800300c:	691b      	ldr	r3, [r3, #16]
 800300e:	693a      	ldr	r2, [r7, #16]
 8003010:	429a      	cmp	r2, r3
 8003012:	dd02      	ble.n	800301a <PID_control+0x12e>
    motorspeedr = GRUZIK.Max_speed_R;
 8003014:	4b0a      	ldr	r3, [pc, #40]	@ (8003040 <PID_control+0x154>)
 8003016:	691b      	ldr	r3, [r3, #16]
 8003018:	613b      	str	r3, [r7, #16]

	forward_brake(motorspeedr, motorspeedl);
 800301a:	6979      	ldr	r1, [r7, #20]
 800301c:	6938      	ldr	r0, [r7, #16]
 800301e:	f7ff feef 	bl	8002e00 <forward_brake>
}
 8003022:	bf00      	nop
 8003024:	3718      	adds	r7, #24
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	20006708 	.word	0x20006708
 8003030:	2000670c 	.word	0x2000670c
 8003034:	20006718 	.word	0x20006718
 8003038:	20006710 	.word	0x20006710
 800303c:	20006714 	.word	0x20006714
 8003040:	20006588 	.word	0x20006588
 8003044:	20006700 	.word	0x20006700
 8003048:	20006704 	.word	0x20006704

0800304c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800304c:	b480      	push	{r7}
 800304e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003050:	b672      	cpsid	i
}
 8003052:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003054:	bf00      	nop
 8003056:	e7fd      	b.n	8003054 <Error_Handler+0x8>

08003058 <MapUpdate>:
extern FRESULT FatFsResult;
extern FATFS SdFatFs;
extern FIL SdCardFile;

void MapUpdate(Map_t *map, motor_t *MotorLeft, motor_t *MotorRight)
{
 8003058:	b5b0      	push	{r4, r5, r7, lr}
 800305a:	ed2d 8b02 	vpush	{d8}
 800305e:	b0a2      	sub	sp, #136	@ 0x88
 8003060:	af02      	add	r7, sp, #8
 8003062:	60f8      	str	r0, [r7, #12]
 8003064:	60b9      	str	r1, [r7, #8]
 8003066:	607a      	str	r2, [r7, #4]
	if(map->Mapping == 1)
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	781b      	ldrb	r3, [r3, #0]
 800306c:	2b01      	cmp	r3, #1
 800306e:	f040 80e2 	bne.w	8003236 <MapUpdate+0x1de>
	{
		uint8_t buffer[100];
		//static int i;
		//(2.11) -- Translation In Measurement
		float Ti = (MotorLeft->LpfDistanceInMeasurement + MotorRight->LpfDistanceInMeasurement) / 2;
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800307e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003082:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003086:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800308a:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
		//(2.12) -- Rotation In Measurement
		float Ri = (MotorRight->LpfDistanceInMeasurement - MotorLeft->LpfDistanceInMeasurement) / (MAIN_PCB_LENGTH * 2 * 1.05);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800309a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800309e:	ee17 0a90 	vmov	r0, s15
 80030a2:	f7fd fa89 	bl	80005b8 <__aeabi_f2d>
 80030a6:	a36b      	add	r3, pc, #428	@ (adr r3, 8003254 <MapUpdate+0x1fc>)
 80030a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030ac:	f7fd fc06 	bl	80008bc <__aeabi_ddiv>
 80030b0:	4602      	mov	r2, r0
 80030b2:	460b      	mov	r3, r1
 80030b4:	4610      	mov	r0, r2
 80030b6:	4619      	mov	r1, r3
 80030b8:	f7fd fdce 	bl	8000c58 <__aeabi_d2f>
 80030bc:	4603      	mov	r3, r0
 80030be:	67bb      	str	r3, [r7, #120]	@ 0x78

		//(2.13) -- Main PCB Position
		map->Xri = map->Xri + (Ti * cosf(map->Ori));
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80030c6:	f603 53cc 	addw	r3, r3, #3532	@ 0xdcc
 80030ca:	ed93 8a00 	vldr	s16, [r3]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80030d4:	f603 53dc 	addw	r3, r3, #3548	@ 0xddc
 80030d8:	edd3 7a00 	vldr	s15, [r3]
 80030dc:	eeb0 0a67 	vmov.f32	s0, s15
 80030e0:	f00f ffda 	bl	8013098 <cosf>
 80030e4:	eeb0 7a40 	vmov.f32	s14, s0
 80030e8:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 80030ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030f0:	ee78 7a27 	vadd.f32	s15, s16, s15
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80030fa:	f603 53cc 	addw	r3, r3, #3532	@ 0xdcc
 80030fe:	edc3 7a00 	vstr	s15, [r3]
		map->Yri = map->Yri + (Ti * sinf(map->Ori));
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003108:	f603 53d4 	addw	r3, r3, #3540	@ 0xdd4
 800310c:	ed93 8a00 	vldr	s16, [r3]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003116:	f603 53dc 	addw	r3, r3, #3548	@ 0xddc
 800311a:	edd3 7a00 	vldr	s15, [r3]
 800311e:	eeb0 0a67 	vmov.f32	s0, s15
 8003122:	f00f fffd 	bl	8013120 <sinf>
 8003126:	eeb0 7a40 	vmov.f32	s14, s0
 800312a:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 800312e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003132:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 800313c:	f603 53d4 	addw	r3, r3, #3540	@ 0xdd4
 8003140:	edc3 7a00 	vstr	s15, [r3]
		map->Ori = map->Ori + Ri;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 800314a:	f603 53dc 	addw	r3, r3, #3548	@ 0xddc
 800314e:	ed93 7a00 	vldr	s14, [r3]
 8003152:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8003156:	ee77 7a27 	vadd.f32	s15, s14, s15
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003160:	f603 53dc 	addw	r3, r3, #3548	@ 0xddc
 8003164:	edc3 7a00 	vstr	s15, [r3]

		//(2.17) -- Sensor Position
		map->Pci[0] = map->Xri + (MAIN_TO_SENSOR_LENGTH * cosf(map->Ori));
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 800316e:	f603 53cc 	addw	r3, r3, #3532	@ 0xdcc
 8003172:	ed93 8a00 	vldr	s16, [r3]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 800317c:	f603 53dc 	addw	r3, r3, #3548	@ 0xddc
 8003180:	edd3 7a00 	vldr	s15, [r3]
 8003184:	eeb0 0a67 	vmov.f32	s0, s15
 8003188:	f00f ff86 	bl	8013098 <cosf>
 800318c:	eef0 7a40 	vmov.f32	s15, s0
 8003190:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8003248 <MapUpdate+0x1f0>
 8003194:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003198:	ee78 7a27 	vadd.f32	s15, s16, s15
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80031a2:	f503 635f 	add.w	r3, r3, #3568	@ 0xdf0
 80031a6:	edc3 7a00 	vstr	s15, [r3]
		map->Pci[1] = map->Yri + (MAIN_TO_SENSOR_LENGTH * sinf(map->Ori));
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80031b0:	f603 53d4 	addw	r3, r3, #3540	@ 0xdd4
 80031b4:	ed93 8a00 	vldr	s16, [r3]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80031be:	f603 53dc 	addw	r3, r3, #3548	@ 0xddc
 80031c2:	edd3 7a00 	vldr	s15, [r3]
 80031c6:	eeb0 0a67 	vmov.f32	s0, s15
 80031ca:	f00f ffa9 	bl	8013120 <sinf>
 80031ce:	eef0 7a40 	vmov.f32	s15, s0
 80031d2:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8003248 <MapUpdate+0x1f0>
 80031d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031da:	ee78 7a27 	vadd.f32	s15, s16, s15
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80031e4:	f603 53f4 	addw	r3, r3, #3572	@ 0xdf4
 80031e8:	edc3 7a00 	vstr	s15, [r3]


		sprintf((char*)buffer, " %0.3f	%0.3f \n", map->Xri, map->Yri);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80031f2:	f603 53cc 	addw	r3, r3, #3532	@ 0xdcc
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4618      	mov	r0, r3
 80031fa:	f7fd f9dd 	bl	80005b8 <__aeabi_f2d>
 80031fe:	4604      	mov	r4, r0
 8003200:	460d      	mov	r5, r1
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003208:	f603 53d4 	addw	r3, r3, #3540	@ 0xdd4
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4618      	mov	r0, r3
 8003210:	f7fd f9d2 	bl	80005b8 <__aeabi_f2d>
 8003214:	4602      	mov	r2, r0
 8003216:	460b      	mov	r3, r1
 8003218:	f107 0014 	add.w	r0, r7, #20
 800321c:	e9cd 2300 	strd	r2, r3, [sp]
 8003220:	4622      	mov	r2, r4
 8003222:	462b      	mov	r3, r5
 8003224:	4909      	ldr	r1, [pc, #36]	@ (800324c <MapUpdate+0x1f4>)
 8003226:	f00d f929 	bl	801047c <siprintf>
		f_printf(&SdCardFile, (char*)buffer);
 800322a:	f107 0314 	add.w	r3, r7, #20
 800322e:	4619      	mov	r1, r3
 8003230:	4807      	ldr	r0, [pc, #28]	@ (8003250 <MapUpdate+0x1f8>)
 8003232:	f00b fb7d 	bl	800e930 <f_printf>
	}
}
 8003236:	bf00      	nop
 8003238:	3780      	adds	r7, #128	@ 0x80
 800323a:	46bd      	mov	sp, r7
 800323c:	ecbd 8b02 	vpop	{d8}
 8003240:	bdb0      	pop	{r4, r5, r7, pc}
 8003242:	bf00      	nop
 8003244:	f3af 8000 	nop.w
 8003248:	3e23d70a 	.word	0x3e23d70a
 800324c:	08013cc4 	.word	0x08013cc4
 8003250:	20006358 	.word	0x20006358
 8003254:	f6666667 	.word	0xf6666667
 8003258:	3fd4d4fd 	.word	0x3fd4d4fd

0800325c <Motor_CalculateSpeed>:

#include "main.h"
#include "motor.h"
#include "LowPassFilter.h"
void Motor_CalculateSpeed(motor_t *motor)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
	// (0.0) --  How many impulses did we get ?
	int impulses;
	impulses = (int32_t)motor->EncoderValue - 20000;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f5a3 439c 	sub.w	r3, r3, #19968	@ 0x4e00
 800326c:	3b20      	subs	r3, #32
 800326e:	60fb      	str	r3, [r7, #12]

	// (0.1) -- Invert direction to " FORWARD "
	impulses = impulses * -1;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	425b      	negs	r3, r3
 8003274:	60fb      	str	r3, [r7, #12]

	/*Distance traveled in 0.001s (One cycle)*/

	motor->DistanceInMeasurement = ((float)impulses * WHEEL_CIRCUMFERENCE) / (IMPULSES_PER_ROTATION * GEAR_RATIO);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	ee07 3a90 	vmov	s15, r3
 800327c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003280:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80033a8 <Motor_CalculateSpeed+0x14c>
 8003284:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003288:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80033ac <Motor_CalculateSpeed+0x150>
 800328c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
	/*Whole distance wheel has traveled*/
	motor->DistanceTraveled = motor->DistanceTraveled + motor->DistanceInMeasurement;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80032a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c

	/*Get meters per second*/
	/* m/s = m/ms * 1000 */
	motor->MetersPerSecond = motor->DistanceInMeasurement * -1000.0f; // 1s = 1000ms
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80032b2:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80033b0 <Motor_CalculateSpeed+0x154>
 80032b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

	LowPassFilter_Update(&motor->MetersPerSecondLPF, motor->MetersPerSecond);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80032cc:	eeb0 0a67 	vmov.f32	s0, s15
 80032d0:	4610      	mov	r0, r2
 80032d2:	f7fd fece 	bl	8001072 <LowPassFilter_Update>

	motor->LpfDistanceInMeasurement = motor->MetersPerSecondLPF.output / -1000.0f;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 80032dc:	eddf 6a34 	vldr	s13, [pc, #208]	@ 80033b0 <Motor_CalculateSpeed+0x154>
 80032e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48


    //How many times motor has rotated ?
	motor->NumberOfRotations = (float)impulses / 20000.0f;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	ee07 3a90 	vmov	s15, r3
 80032f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80032f4:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 80033ac <Motor_CalculateSpeed+0x150>
 80032f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	//Rotations per minute based on period and impulses
	motor->RPM = motor->NumberOfRotations * -60000.0f; //rotates per minute
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003308:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80033b4 <Motor_CalculateSpeed+0x158>
 800330c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	edc3 7a02 	vstr	s15, [r3, #8]

	/*I know some of them are "magic values" other way it doesn't want to work*/

	if((motor->RPM >= 5000) || (motor->RPM <= -5000)) // |max| = 5000 Other readings are trash
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	edd3 7a02 	vldr	s15, [r3, #8]
 800331c:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80033b8 <Motor_CalculateSpeed+0x15c>
 8003320:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003328:	da09      	bge.n	800333e <Motor_CalculateSpeed+0xe2>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	edd3 7a02 	vldr	s15, [r3, #8]
 8003330:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80033bc <Motor_CalculateSpeed+0x160>
 8003334:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800333c:	d803      	bhi.n	8003346 <Motor_CalculateSpeed+0xea>
	{
		motor->RPM = motor->PreviousRPM;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	68da      	ldr	r2, [r3, #12]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	609a      	str	r2, [r3, #8]
	}
	//Motor_SavePreviousRPMs(motor, motor->RPM);
	LowPassFilter_Update(&motor->EncoderRpmFilter, motor->RPM);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	edd3 7a02 	vldr	s15, [r3, #8]
 8003352:	eeb0 0a67 	vmov.f32	s0, s15
 8003356:	4610      	mov	r0, r2
 8003358:	f7fd fe8b 	bl	8001072 <LowPassFilter_Update>
	motor->MetersPerHour = motor->EncoderRpmFilter.output / RPM_TO_MH;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8003362:	eddf 6a17 	vldr	s13, [pc, #92]	@ 80033c0 <Motor_CalculateSpeed+0x164>
 8003366:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	//motor->MetersPerHour = motor->RPM / RPM_TO_MH;
	motor->KilometersPerHour = motor->MetersPerHour / 1000;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8003376:	eddf 6a13 	vldr	s13, [pc, #76]	@ 80033c4 <Motor_CalculateSpeed+0x168>
 800337a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	motor->MetersPerSecond = motor->MetersPerHour / 3600;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800338a:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 80033c8 <Motor_CalculateSpeed+0x16c>
 800338e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	motor->PreviousRPM = motor->EncoderRpmFilter.output;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	60da      	str	r2, [r3, #12]
}
 80033a0:	bf00      	nop
 80033a2:	3710      	adds	r7, #16
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	3da3d70a 	.word	0x3da3d70a
 80033ac:	469c4000 	.word	0x469c4000
 80033b0:	c47a0000 	.word	0xc47a0000
 80033b4:	c76a6000 	.word	0xc76a6000
 80033b8:	459c4000 	.word	0x459c4000
 80033bc:	c59c4000 	.word	0xc59c4000
 80033c0:	3e555555 	.word	0x3e555555
 80033c4:	447a0000 	.word	0x447a0000
 80033c8:	45610000 	.word	0x45610000

080033cc <Motor_Init>:

void Motor_Init(motor_t *motor, float Kp, float Ki)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b085      	sub	sp, #20
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	60f8      	str	r0, [r7, #12]
 80033d4:	ed87 0a02 	vstr	s0, [r7, #8]
 80033d8:	edc7 0a01 	vstr	s1, [r7, #4]
	motor->kp = Kp;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	68ba      	ldr	r2, [r7, #8]
 80033e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	motor->ki = Ki;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	motor->MetersPerSecondLPF.alpha = 0.1; // -- works like translation filter
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	4a04      	ldr	r2, [pc, #16]	@ (8003400 <Motor_Init+0x34>)
 80033f0:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80033f2:	bf00      	nop
 80033f4:	3714      	adds	r7, #20
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr
 80033fe:	bf00      	nop
 8003400:	3dcccccd 	.word	0x3dcccccd

08003404 <PI_Loop>:

void PI_Loop(motor_t *motor)
{
 8003404:	b480      	push	{r7}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
	motor->current_speed = motor->MetersPerSecond * 23; // From m/s to bananas per second //65
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8003412:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 8003416:	ee67 7a87 	vmul.f32	s15, s15, s14
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54

	//Get absolute speed
	if(motor->current_speed < 0)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8003426:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800342a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800342e:	d507      	bpl.n	8003440 <PI_Loop+0x3c>
	{
		motor->current_speed = motor->current_speed * -1;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8003436:	eef1 7a67 	vneg.f32	s15, s15
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
		//Zastanów się czy faktycznie to jest potrzebne
	}

	//Get the difference between speed that we need and actual speed
	motor->error =  motor->set_speed - motor->current_speed;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 800344c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c

	//Add current error to previous errors
	motor->Error_sum = motor->Error_sum +motor->P;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8003462:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	edc3 7a22 	vstr	s15, [r3, #136]	@ 0x88
	if(motor->Error_sum > 100)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8003472:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80034e8 <PI_Loop+0xe4>
 8003476:	eef4 7ac7 	vcmpe.f32	s15, s14
 800347a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800347e:	dd04      	ble.n	800348a <PI_Loop+0x86>
	{
		motor->Error_sum = 100;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	4a1a      	ldr	r2, [pc, #104]	@ (80034ec <PI_Loop+0xe8>)
 8003484:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 8003488:	e00d      	b.n	80034a6 <PI_Loop+0xa2>
	}
	else if(motor->Error_sum < -100)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8003490:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80034f0 <PI_Loop+0xec>
 8003494:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800349c:	d503      	bpl.n	80034a6 <PI_Loop+0xa2>
	{
		motor->Error_sum = -100;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a14      	ldr	r2, [pc, #80]	@ (80034f4 <PI_Loop+0xf0>)
 80034a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
	}

	//Calculate new speed with PI parameters
	motor->speed = motor->set_speed + (motor->error * motor->kp) + (motor->Error_sum *motor->ki);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	edd3 6a17 	vldr	s13, [r3, #92]	@ 0x5c
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 80034b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	edd3 6a22 	vldr	s13, [r3, #136]	@ 0x88
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 80034cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58

}
 80034da:	bf00      	nop
 80034dc:	370c      	adds	r7, #12
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop
 80034e8:	42c80000 	.word	0x42c80000
 80034ec:	42c80000 	.word	0x42c80000
 80034f0:	c2c80000 	.word	0xc2c80000
 80034f4:	c2c80000 	.word	0xc2c80000

080034f8 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80034fc:	4b1b      	ldr	r3, [pc, #108]	@ (800356c <MX_SPI2_Init+0x74>)
 80034fe:	4a1c      	ldr	r2, [pc, #112]	@ (8003570 <MX_SPI2_Init+0x78>)
 8003500:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003502:	4b1a      	ldr	r3, [pc, #104]	@ (800356c <MX_SPI2_Init+0x74>)
 8003504:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003508:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800350a:	4b18      	ldr	r3, [pc, #96]	@ (800356c <MX_SPI2_Init+0x74>)
 800350c:	2200      	movs	r2, #0
 800350e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003510:	4b16      	ldr	r3, [pc, #88]	@ (800356c <MX_SPI2_Init+0x74>)
 8003512:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003516:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003518:	4b14      	ldr	r3, [pc, #80]	@ (800356c <MX_SPI2_Init+0x74>)
 800351a:	2200      	movs	r2, #0
 800351c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800351e:	4b13      	ldr	r3, [pc, #76]	@ (800356c <MX_SPI2_Init+0x74>)
 8003520:	2200      	movs	r2, #0
 8003522:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003524:	4b11      	ldr	r3, [pc, #68]	@ (800356c <MX_SPI2_Init+0x74>)
 8003526:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800352a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800352c:	4b0f      	ldr	r3, [pc, #60]	@ (800356c <MX_SPI2_Init+0x74>)
 800352e:	2238      	movs	r2, #56	@ 0x38
 8003530:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003532:	4b0e      	ldr	r3, [pc, #56]	@ (800356c <MX_SPI2_Init+0x74>)
 8003534:	2200      	movs	r2, #0
 8003536:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003538:	4b0c      	ldr	r3, [pc, #48]	@ (800356c <MX_SPI2_Init+0x74>)
 800353a:	2200      	movs	r2, #0
 800353c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800353e:	4b0b      	ldr	r3, [pc, #44]	@ (800356c <MX_SPI2_Init+0x74>)
 8003540:	2200      	movs	r2, #0
 8003542:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8003544:	4b09      	ldr	r3, [pc, #36]	@ (800356c <MX_SPI2_Init+0x74>)
 8003546:	2207      	movs	r2, #7
 8003548:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800354a:	4b08      	ldr	r3, [pc, #32]	@ (800356c <MX_SPI2_Init+0x74>)
 800354c:	2200      	movs	r2, #0
 800354e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003550:	4b06      	ldr	r3, [pc, #24]	@ (800356c <MX_SPI2_Init+0x74>)
 8003552:	2208      	movs	r2, #8
 8003554:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003556:	4805      	ldr	r0, [pc, #20]	@ (800356c <MX_SPI2_Init+0x74>)
 8003558:	f004 f8b6 	bl	80076c8 <HAL_SPI_Init>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d001      	beq.n	8003566 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8003562:	f7ff fd73 	bl	800304c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003566:	bf00      	nop
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	200067c0 	.word	0x200067c0
 8003570:	40003800 	.word	0x40003800

08003574 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b08a      	sub	sp, #40	@ 0x28
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800357c:	f107 0314 	add.w	r3, r7, #20
 8003580:	2200      	movs	r2, #0
 8003582:	601a      	str	r2, [r3, #0]
 8003584:	605a      	str	r2, [r3, #4]
 8003586:	609a      	str	r2, [r3, #8]
 8003588:	60da      	str	r2, [r3, #12]
 800358a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a17      	ldr	r2, [pc, #92]	@ (80035f0 <HAL_SPI_MspInit+0x7c>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d128      	bne.n	80035e8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003596:	4b17      	ldr	r3, [pc, #92]	@ (80035f4 <HAL_SPI_MspInit+0x80>)
 8003598:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800359a:	4a16      	ldr	r2, [pc, #88]	@ (80035f4 <HAL_SPI_MspInit+0x80>)
 800359c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80035a2:	4b14      	ldr	r3, [pc, #80]	@ (80035f4 <HAL_SPI_MspInit+0x80>)
 80035a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035aa:	613b      	str	r3, [r7, #16]
 80035ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035ae:	4b11      	ldr	r3, [pc, #68]	@ (80035f4 <HAL_SPI_MspInit+0x80>)
 80035b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035b2:	4a10      	ldr	r2, [pc, #64]	@ (80035f4 <HAL_SPI_MspInit+0x80>)
 80035b4:	f043 0302 	orr.w	r3, r3, #2
 80035b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035ba:	4b0e      	ldr	r3, [pc, #56]	@ (80035f4 <HAL_SPI_MspInit+0x80>)
 80035bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035be:	f003 0302 	and.w	r3, r3, #2
 80035c2:	60fb      	str	r3, [r7, #12]
 80035c4:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80035c6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80035ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035cc:	2302      	movs	r3, #2
 80035ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035d0:	2300      	movs	r3, #0
 80035d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035d4:	2300      	movs	r3, #0
 80035d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80035d8:	2305      	movs	r3, #5
 80035da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035dc:	f107 0314 	add.w	r3, r7, #20
 80035e0:	4619      	mov	r1, r3
 80035e2:	4805      	ldr	r0, [pc, #20]	@ (80035f8 <HAL_SPI_MspInit+0x84>)
 80035e4:	f002 fd4c 	bl	8006080 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80035e8:	bf00      	nop
 80035ea:	3728      	adds	r7, #40	@ 0x28
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	40003800 	.word	0x40003800
 80035f4:	40021000 	.word	0x40021000
 80035f8:	48000400 	.word	0x48000400

080035fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003602:	4b0f      	ldr	r3, [pc, #60]	@ (8003640 <HAL_MspInit+0x44>)
 8003604:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003606:	4a0e      	ldr	r2, [pc, #56]	@ (8003640 <HAL_MspInit+0x44>)
 8003608:	f043 0301 	orr.w	r3, r3, #1
 800360c:	6613      	str	r3, [r2, #96]	@ 0x60
 800360e:	4b0c      	ldr	r3, [pc, #48]	@ (8003640 <HAL_MspInit+0x44>)
 8003610:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003612:	f003 0301 	and.w	r3, r3, #1
 8003616:	607b      	str	r3, [r7, #4]
 8003618:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800361a:	4b09      	ldr	r3, [pc, #36]	@ (8003640 <HAL_MspInit+0x44>)
 800361c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800361e:	4a08      	ldr	r2, [pc, #32]	@ (8003640 <HAL_MspInit+0x44>)
 8003620:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003624:	6593      	str	r3, [r2, #88]	@ 0x58
 8003626:	4b06      	ldr	r3, [pc, #24]	@ (8003640 <HAL_MspInit+0x44>)
 8003628:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800362a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800362e:	603b      	str	r3, [r7, #0]
 8003630:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003632:	f003 f8bd 	bl	80067b0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003636:	bf00      	nop
 8003638:	3708      	adds	r7, #8
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	40021000 	.word	0x40021000

08003644 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003644:	b480      	push	{r7}
 8003646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003648:	bf00      	nop
 800364a:	e7fd      	b.n	8003648 <NMI_Handler+0x4>

0800364c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800364c:	b480      	push	{r7}
 800364e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003650:	bf00      	nop
 8003652:	e7fd      	b.n	8003650 <HardFault_Handler+0x4>

08003654 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003654:	b480      	push	{r7}
 8003656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003658:	bf00      	nop
 800365a:	e7fd      	b.n	8003658 <MemManage_Handler+0x4>

0800365c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800365c:	b480      	push	{r7}
 800365e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003660:	bf00      	nop
 8003662:	e7fd      	b.n	8003660 <BusFault_Handler+0x4>

08003664 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003664:	b480      	push	{r7}
 8003666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003668:	bf00      	nop
 800366a:	e7fd      	b.n	8003668 <UsageFault_Handler+0x4>

0800366c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800366c:	b480      	push	{r7}
 800366e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003670:	bf00      	nop
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr

0800367a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800367a:	b480      	push	{r7}
 800367c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800367e:	bf00      	nop
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003688:	b480      	push	{r7}
 800368a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800368c:	bf00      	nop
 800368e:	46bd      	mov	sp, r7
 8003690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003694:	4770      	bx	lr

08003696 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003696:	b580      	push	{r7, lr}
 8003698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800369a:	f000 fd2d 	bl	80040f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800369e:	bf00      	nop
 80036a0:	bd80      	pop	{r7, pc}
	...

080036a4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80036a8:	4802      	ldr	r0, [pc, #8]	@ (80036b4 <DMA1_Channel1_IRQHandler+0x10>)
 80036aa:	f002 fb9a 	bl	8005de2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80036ae:	bf00      	nop
 80036b0:	bd80      	pop	{r7, pc}
 80036b2:	bf00      	nop
 80036b4:	20000278 	.word	0x20000278

080036b8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_up);
 80036bc:	4802      	ldr	r0, [pc, #8]	@ (80036c8 <DMA1_Channel2_IRQHandler+0x10>)
 80036be:	f002 fb90 	bl	8005de2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80036c2:	bf00      	nop
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	200069a4 	.word	0x200069a4

080036cc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80036d0:	4802      	ldr	r0, [pc, #8]	@ (80036dc <TIM5_IRQHandler+0x10>)
 80036d2:	f004 ff9f 	bl	8008614 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80036d6:	bf00      	nop
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	20006958 	.word	0x20006958

080036e0 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80036e4:	4802      	ldr	r0, [pc, #8]	@ (80036f0 <LPUART1_IRQHandler+0x10>)
 80036e6:	f006 f9dd 	bl	8009aa4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80036ea:	bf00      	nop
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	20006a04 	.word	0x20006a04

080036f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80036f4:	b480      	push	{r7}
 80036f6:	af00      	add	r7, sp, #0
  return 1;
 80036f8:	2301      	movs	r3, #1
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr

08003704 <_kill>:

int _kill(int pid, int sig)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b082      	sub	sp, #8
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800370e:	f00c ffd9 	bl	80106c4 <__errno>
 8003712:	4603      	mov	r3, r0
 8003714:	2216      	movs	r2, #22
 8003716:	601a      	str	r2, [r3, #0]
  return -1;
 8003718:	f04f 33ff 	mov.w	r3, #4294967295
}
 800371c:	4618      	mov	r0, r3
 800371e:	3708      	adds	r7, #8
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}

08003724 <_exit>:

void _exit (int status)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b082      	sub	sp, #8
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800372c:	f04f 31ff 	mov.w	r1, #4294967295
 8003730:	6878      	ldr	r0, [r7, #4]
 8003732:	f7ff ffe7 	bl	8003704 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003736:	bf00      	nop
 8003738:	e7fd      	b.n	8003736 <_exit+0x12>

0800373a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800373a:	b580      	push	{r7, lr}
 800373c:	b086      	sub	sp, #24
 800373e:	af00      	add	r7, sp, #0
 8003740:	60f8      	str	r0, [r7, #12]
 8003742:	60b9      	str	r1, [r7, #8]
 8003744:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003746:	2300      	movs	r3, #0
 8003748:	617b      	str	r3, [r7, #20]
 800374a:	e00a      	b.n	8003762 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800374c:	f3af 8000 	nop.w
 8003750:	4601      	mov	r1, r0
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	1c5a      	adds	r2, r3, #1
 8003756:	60ba      	str	r2, [r7, #8]
 8003758:	b2ca      	uxtb	r2, r1
 800375a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	3301      	adds	r3, #1
 8003760:	617b      	str	r3, [r7, #20]
 8003762:	697a      	ldr	r2, [r7, #20]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	429a      	cmp	r2, r3
 8003768:	dbf0      	blt.n	800374c <_read+0x12>
  }

  return len;
 800376a:	687b      	ldr	r3, [r7, #4]
}
 800376c:	4618      	mov	r0, r3
 800376e:	3718      	adds	r7, #24
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}

08003774 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b086      	sub	sp, #24
 8003778:	af00      	add	r7, sp, #0
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	60b9      	str	r1, [r7, #8]
 800377e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003780:	2300      	movs	r3, #0
 8003782:	617b      	str	r3, [r7, #20]
 8003784:	e009      	b.n	800379a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	1c5a      	adds	r2, r3, #1
 800378a:	60ba      	str	r2, [r7, #8]
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	4618      	mov	r0, r3
 8003790:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	3301      	adds	r3, #1
 8003798:	617b      	str	r3, [r7, #20]
 800379a:	697a      	ldr	r2, [r7, #20]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	429a      	cmp	r2, r3
 80037a0:	dbf1      	blt.n	8003786 <_write+0x12>
  }
  return len;
 80037a2:	687b      	ldr	r3, [r7, #4]
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3718      	adds	r7, #24
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <_close>:

int _close(int file)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80037b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	370c      	adds	r7, #12
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr

080037c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80037d4:	605a      	str	r2, [r3, #4]
  return 0;
 80037d6:	2300      	movs	r3, #0
}
 80037d8:	4618      	mov	r0, r3
 80037da:	370c      	adds	r7, #12
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr

080037e4 <_isatty>:

int _isatty(int file)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b083      	sub	sp, #12
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80037ec:	2301      	movs	r3, #1
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	370c      	adds	r7, #12
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr

080037fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80037fa:	b480      	push	{r7}
 80037fc:	b085      	sub	sp, #20
 80037fe:	af00      	add	r7, sp, #0
 8003800:	60f8      	str	r0, [r7, #12]
 8003802:	60b9      	str	r1, [r7, #8]
 8003804:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003806:	2300      	movs	r3, #0
}
 8003808:	4618      	mov	r0, r3
 800380a:	3714      	adds	r7, #20
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr

08003814 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b086      	sub	sp, #24
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800381c:	4a14      	ldr	r2, [pc, #80]	@ (8003870 <_sbrk+0x5c>)
 800381e:	4b15      	ldr	r3, [pc, #84]	@ (8003874 <_sbrk+0x60>)
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003828:	4b13      	ldr	r3, [pc, #76]	@ (8003878 <_sbrk+0x64>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d102      	bne.n	8003836 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003830:	4b11      	ldr	r3, [pc, #68]	@ (8003878 <_sbrk+0x64>)
 8003832:	4a12      	ldr	r2, [pc, #72]	@ (800387c <_sbrk+0x68>)
 8003834:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003836:	4b10      	ldr	r3, [pc, #64]	@ (8003878 <_sbrk+0x64>)
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4413      	add	r3, r2
 800383e:	693a      	ldr	r2, [r7, #16]
 8003840:	429a      	cmp	r2, r3
 8003842:	d207      	bcs.n	8003854 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003844:	f00c ff3e 	bl	80106c4 <__errno>
 8003848:	4603      	mov	r3, r0
 800384a:	220c      	movs	r2, #12
 800384c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800384e:	f04f 33ff 	mov.w	r3, #4294967295
 8003852:	e009      	b.n	8003868 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003854:	4b08      	ldr	r3, [pc, #32]	@ (8003878 <_sbrk+0x64>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800385a:	4b07      	ldr	r3, [pc, #28]	@ (8003878 <_sbrk+0x64>)
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4413      	add	r3, r2
 8003862:	4a05      	ldr	r2, [pc, #20]	@ (8003878 <_sbrk+0x64>)
 8003864:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003866:	68fb      	ldr	r3, [r7, #12]
}
 8003868:	4618      	mov	r0, r3
 800386a:	3718      	adds	r7, #24
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	20020000 	.word	0x20020000
 8003874:	00000400 	.word	0x00000400
 8003878:	20006824 	.word	0x20006824
 800387c:	20006c30 	.word	0x20006c30

08003880 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003880:	b480      	push	{r7}
 8003882:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003884:	4b06      	ldr	r3, [pc, #24]	@ (80038a0 <SystemInit+0x20>)
 8003886:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800388a:	4a05      	ldr	r2, [pc, #20]	@ (80038a0 <SystemInit+0x20>)
 800388c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003890:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003894:	bf00      	nop
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	e000ed00 	.word	0xe000ed00

080038a4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
DMA_HandleTypeDef hdma_tim4_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b08c      	sub	sp, #48	@ 0x30
 80038a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80038aa:	f107 030c 	add.w	r3, r7, #12
 80038ae:	2224      	movs	r2, #36	@ 0x24
 80038b0:	2100      	movs	r1, #0
 80038b2:	4618      	mov	r0, r3
 80038b4:	f00c fe45 	bl	8010542 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038b8:	463b      	mov	r3, r7
 80038ba:	2200      	movs	r2, #0
 80038bc:	601a      	str	r2, [r3, #0]
 80038be:	605a      	str	r2, [r3, #4]
 80038c0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80038c2:	4b23      	ldr	r3, [pc, #140]	@ (8003950 <MX_TIM1_Init+0xac>)
 80038c4:	4a23      	ldr	r2, [pc, #140]	@ (8003954 <MX_TIM1_Init+0xb0>)
 80038c6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80038c8:	4b21      	ldr	r3, [pc, #132]	@ (8003950 <MX_TIM1_Init+0xac>)
 80038ca:	2200      	movs	r2, #0
 80038cc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038ce:	4b20      	ldr	r3, [pc, #128]	@ (8003950 <MX_TIM1_Init+0xac>)
 80038d0:	2200      	movs	r2, #0
 80038d2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80038d4:	4b1e      	ldr	r3, [pc, #120]	@ (8003950 <MX_TIM1_Init+0xac>)
 80038d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80038da:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038dc:	4b1c      	ldr	r3, [pc, #112]	@ (8003950 <MX_TIM1_Init+0xac>)
 80038de:	2200      	movs	r2, #0
 80038e0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80038e2:	4b1b      	ldr	r3, [pc, #108]	@ (8003950 <MX_TIM1_Init+0xac>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038e8:	4b19      	ldr	r3, [pc, #100]	@ (8003950 <MX_TIM1_Init+0xac>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80038ee:	2303      	movs	r3, #3
 80038f0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80038f2:	2300      	movs	r3, #0
 80038f4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80038f6:	2301      	movs	r3, #1
 80038f8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80038fa:	2300      	movs	r3, #0
 80038fc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 3;
 80038fe:	2303      	movs	r3, #3
 8003900:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003902:	2300      	movs	r3, #0
 8003904:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003906:	2301      	movs	r3, #1
 8003908:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800390a:	2300      	movs	r3, #0
 800390c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 3;
 800390e:	2303      	movs	r3, #3
 8003910:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8003912:	f107 030c 	add.w	r3, r7, #12
 8003916:	4619      	mov	r1, r3
 8003918:	480d      	ldr	r0, [pc, #52]	@ (8003950 <MX_TIM1_Init+0xac>)
 800391a:	f004 fd47 	bl	80083ac <HAL_TIM_Encoder_Init>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d001      	beq.n	8003928 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8003924:	f7ff fb92 	bl	800304c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003928:	2300      	movs	r3, #0
 800392a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800392c:	2300      	movs	r3, #0
 800392e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003930:	2300      	movs	r3, #0
 8003932:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003934:	463b      	mov	r3, r7
 8003936:	4619      	mov	r1, r3
 8003938:	4805      	ldr	r0, [pc, #20]	@ (8003950 <MX_TIM1_Init+0xac>)
 800393a:	f005 fead 	bl	8009698 <HAL_TIMEx_MasterConfigSynchronization>
 800393e:	4603      	mov	r3, r0
 8003940:	2b00      	cmp	r3, #0
 8003942:	d001      	beq.n	8003948 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8003944:	f7ff fb82 	bl	800304c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003948:	bf00      	nop
 800394a:	3730      	adds	r7, #48	@ 0x30
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}
 8003950:	20006828 	.word	0x20006828
 8003954:	40012c00 	.word	0x40012c00

08003958 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b08e      	sub	sp, #56	@ 0x38
 800395c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800395e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003962:	2200      	movs	r2, #0
 8003964:	601a      	str	r2, [r3, #0]
 8003966:	605a      	str	r2, [r3, #4]
 8003968:	609a      	str	r2, [r3, #8]
 800396a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800396c:	f107 031c 	add.w	r3, r7, #28
 8003970:	2200      	movs	r2, #0
 8003972:	601a      	str	r2, [r3, #0]
 8003974:	605a      	str	r2, [r3, #4]
 8003976:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003978:	463b      	mov	r3, r7
 800397a:	2200      	movs	r2, #0
 800397c:	601a      	str	r2, [r3, #0]
 800397e:	605a      	str	r2, [r3, #4]
 8003980:	609a      	str	r2, [r3, #8]
 8003982:	60da      	str	r2, [r3, #12]
 8003984:	611a      	str	r2, [r3, #16]
 8003986:	615a      	str	r2, [r3, #20]
 8003988:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800398a:	4b33      	ldr	r3, [pc, #204]	@ (8003a58 <MX_TIM2_Init+0x100>)
 800398c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003990:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8003992:	4b31      	ldr	r3, [pc, #196]	@ (8003a58 <MX_TIM2_Init+0x100>)
 8003994:	22a9      	movs	r2, #169	@ 0xa9
 8003996:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003998:	4b2f      	ldr	r3, [pc, #188]	@ (8003a58 <MX_TIM2_Init+0x100>)
 800399a:	2200      	movs	r2, #0
 800399c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800399e:	4b2e      	ldr	r3, [pc, #184]	@ (8003a58 <MX_TIM2_Init+0x100>)
 80039a0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80039a4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039a6:	4b2c      	ldr	r3, [pc, #176]	@ (8003a58 <MX_TIM2_Init+0x100>)
 80039a8:	2200      	movs	r2, #0
 80039aa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039ac:	4b2a      	ldr	r3, [pc, #168]	@ (8003a58 <MX_TIM2_Init+0x100>)
 80039ae:	2200      	movs	r2, #0
 80039b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80039b2:	4829      	ldr	r0, [pc, #164]	@ (8003a58 <MX_TIM2_Init+0x100>)
 80039b4:	f004 fab6 	bl	8007f24 <HAL_TIM_Base_Init>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80039be:	f7ff fb45 	bl	800304c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80039c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80039c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80039c8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80039cc:	4619      	mov	r1, r3
 80039ce:	4822      	ldr	r0, [pc, #136]	@ (8003a58 <MX_TIM2_Init+0x100>)
 80039d0:	f005 f884 	bl	8008adc <HAL_TIM_ConfigClockSource>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d001      	beq.n	80039de <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80039da:	f7ff fb37 	bl	800304c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80039de:	481e      	ldr	r0, [pc, #120]	@ (8003a58 <MX_TIM2_Init+0x100>)
 80039e0:	f004 fb70 	bl	80080c4 <HAL_TIM_PWM_Init>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d001      	beq.n	80039ee <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80039ea:	f7ff fb2f 	bl	800304c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039ee:	2300      	movs	r3, #0
 80039f0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039f2:	2300      	movs	r3, #0
 80039f4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80039f6:	f107 031c 	add.w	r3, r7, #28
 80039fa:	4619      	mov	r1, r3
 80039fc:	4816      	ldr	r0, [pc, #88]	@ (8003a58 <MX_TIM2_Init+0x100>)
 80039fe:	f005 fe4b 	bl	8009698 <HAL_TIMEx_MasterConfigSynchronization>
 8003a02:	4603      	mov	r3, r0
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d001      	beq.n	8003a0c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8003a08:	f7ff fb20 	bl	800304c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a0c:	2360      	movs	r3, #96	@ 0x60
 8003a0e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003a10:	2300      	movs	r3, #0
 8003a12:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a14:	2300      	movs	r3, #0
 8003a16:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003a1c:	463b      	mov	r3, r7
 8003a1e:	2200      	movs	r2, #0
 8003a20:	4619      	mov	r1, r3
 8003a22:	480d      	ldr	r0, [pc, #52]	@ (8003a58 <MX_TIM2_Init+0x100>)
 8003a24:	f004 ff46 	bl	80088b4 <HAL_TIM_PWM_ConfigChannel>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d001      	beq.n	8003a32 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8003a2e:	f7ff fb0d 	bl	800304c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003a32:	463b      	mov	r3, r7
 8003a34:	220c      	movs	r2, #12
 8003a36:	4619      	mov	r1, r3
 8003a38:	4807      	ldr	r0, [pc, #28]	@ (8003a58 <MX_TIM2_Init+0x100>)
 8003a3a:	f004 ff3b 	bl	80088b4 <HAL_TIM_PWM_ConfigChannel>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d001      	beq.n	8003a48 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8003a44:	f7ff fb02 	bl	800304c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003a48:	4803      	ldr	r0, [pc, #12]	@ (8003a58 <MX_TIM2_Init+0x100>)
 8003a4a:	f000 f9e9 	bl	8003e20 <HAL_TIM_MspPostInit>

}
 8003a4e:	bf00      	nop
 8003a50:	3738      	adds	r7, #56	@ 0x38
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	20006874 	.word	0x20006874

08003a5c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b088      	sub	sp, #32
 8003a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a62:	f107 0310 	add.w	r3, r7, #16
 8003a66:	2200      	movs	r2, #0
 8003a68:	601a      	str	r2, [r3, #0]
 8003a6a:	605a      	str	r2, [r3, #4]
 8003a6c:	609a      	str	r2, [r3, #8]
 8003a6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a70:	1d3b      	adds	r3, r7, #4
 8003a72:	2200      	movs	r2, #0
 8003a74:	601a      	str	r2, [r3, #0]
 8003a76:	605a      	str	r2, [r3, #4]
 8003a78:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003a7a:	4b1d      	ldr	r3, [pc, #116]	@ (8003af0 <MX_TIM3_Init+0x94>)
 8003a7c:	4a1d      	ldr	r2, [pc, #116]	@ (8003af4 <MX_TIM3_Init+0x98>)
 8003a7e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 169;
 8003a80:	4b1b      	ldr	r3, [pc, #108]	@ (8003af0 <MX_TIM3_Init+0x94>)
 8003a82:	22a9      	movs	r2, #169	@ 0xa9
 8003a84:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a86:	4b1a      	ldr	r3, [pc, #104]	@ (8003af0 <MX_TIM3_Init+0x94>)
 8003a88:	2200      	movs	r2, #0
 8003a8a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003a8c:	4b18      	ldr	r3, [pc, #96]	@ (8003af0 <MX_TIM3_Init+0x94>)
 8003a8e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003a92:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a94:	4b16      	ldr	r3, [pc, #88]	@ (8003af0 <MX_TIM3_Init+0x94>)
 8003a96:	2200      	movs	r2, #0
 8003a98:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a9a:	4b15      	ldr	r3, [pc, #84]	@ (8003af0 <MX_TIM3_Init+0x94>)
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003aa0:	4813      	ldr	r0, [pc, #76]	@ (8003af0 <MX_TIM3_Init+0x94>)
 8003aa2:	f004 fa3f 	bl	8007f24 <HAL_TIM_Base_Init>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d001      	beq.n	8003ab0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8003aac:	f7ff face 	bl	800304c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ab0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003ab4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003ab6:	f107 0310 	add.w	r3, r7, #16
 8003aba:	4619      	mov	r1, r3
 8003abc:	480c      	ldr	r0, [pc, #48]	@ (8003af0 <MX_TIM3_Init+0x94>)
 8003abe:	f005 f80d 	bl	8008adc <HAL_TIM_ConfigClockSource>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d001      	beq.n	8003acc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8003ac8:	f7ff fac0 	bl	800304c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003acc:	2300      	movs	r3, #0
 8003ace:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003ad4:	1d3b      	adds	r3, r7, #4
 8003ad6:	4619      	mov	r1, r3
 8003ad8:	4805      	ldr	r0, [pc, #20]	@ (8003af0 <MX_TIM3_Init+0x94>)
 8003ada:	f005 fddd 	bl	8009698 <HAL_TIMEx_MasterConfigSynchronization>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d001      	beq.n	8003ae8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8003ae4:	f7ff fab2 	bl	800304c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003ae8:	bf00      	nop
 8003aea:	3720      	adds	r7, #32
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}
 8003af0:	200068c0 	.word	0x200068c0
 8003af4:	40000400 	.word	0x40000400

08003af8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b08c      	sub	sp, #48	@ 0x30
 8003afc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003afe:	f107 030c 	add.w	r3, r7, #12
 8003b02:	2224      	movs	r2, #36	@ 0x24
 8003b04:	2100      	movs	r1, #0
 8003b06:	4618      	mov	r0, r3
 8003b08:	f00c fd1b 	bl	8010542 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b0c:	463b      	mov	r3, r7
 8003b0e:	2200      	movs	r2, #0
 8003b10:	601a      	str	r2, [r3, #0]
 8003b12:	605a      	str	r2, [r3, #4]
 8003b14:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003b16:	4b21      	ldr	r3, [pc, #132]	@ (8003b9c <MX_TIM4_Init+0xa4>)
 8003b18:	4a21      	ldr	r2, [pc, #132]	@ (8003ba0 <MX_TIM4_Init+0xa8>)
 8003b1a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003b1c:	4b1f      	ldr	r3, [pc, #124]	@ (8003b9c <MX_TIM4_Init+0xa4>)
 8003b1e:	2200      	movs	r2, #0
 8003b20:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b22:	4b1e      	ldr	r3, [pc, #120]	@ (8003b9c <MX_TIM4_Init+0xa4>)
 8003b24:	2200      	movs	r2, #0
 8003b26:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8003b28:	4b1c      	ldr	r3, [pc, #112]	@ (8003b9c <MX_TIM4_Init+0xa4>)
 8003b2a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003b2e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b30:	4b1a      	ldr	r3, [pc, #104]	@ (8003b9c <MX_TIM4_Init+0xa4>)
 8003b32:	2200      	movs	r2, #0
 8003b34:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b36:	4b19      	ldr	r3, [pc, #100]	@ (8003b9c <MX_TIM4_Init+0xa4>)
 8003b38:	2200      	movs	r2, #0
 8003b3a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003b3c:	2303      	movs	r3, #3
 8003b3e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003b40:	2300      	movs	r3, #0
 8003b42:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003b44:	2301      	movs	r3, #1
 8003b46:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 3;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003b50:	2300      	movs	r3, #0
 8003b52:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003b54:	2301      	movs	r3, #1
 8003b56:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 3;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003b60:	f107 030c 	add.w	r3, r7, #12
 8003b64:	4619      	mov	r1, r3
 8003b66:	480d      	ldr	r0, [pc, #52]	@ (8003b9c <MX_TIM4_Init+0xa4>)
 8003b68:	f004 fc20 	bl	80083ac <HAL_TIM_Encoder_Init>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d001      	beq.n	8003b76 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8003b72:	f7ff fa6b 	bl	800304c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b76:	2300      	movs	r3, #0
 8003b78:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003b7e:	463b      	mov	r3, r7
 8003b80:	4619      	mov	r1, r3
 8003b82:	4806      	ldr	r0, [pc, #24]	@ (8003b9c <MX_TIM4_Init+0xa4>)
 8003b84:	f005 fd88 	bl	8009698 <HAL_TIMEx_MasterConfigSynchronization>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d001      	beq.n	8003b92 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8003b8e:	f7ff fa5d 	bl	800304c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003b92:	bf00      	nop
 8003b94:	3730      	adds	r7, #48	@ 0x30
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	2000690c 	.word	0x2000690c
 8003ba0:	40000800 	.word	0x40000800

08003ba4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b088      	sub	sp, #32
 8003ba8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003baa:	f107 0310 	add.w	r3, r7, #16
 8003bae:	2200      	movs	r2, #0
 8003bb0:	601a      	str	r2, [r3, #0]
 8003bb2:	605a      	str	r2, [r3, #4]
 8003bb4:	609a      	str	r2, [r3, #8]
 8003bb6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003bb8:	1d3b      	adds	r3, r7, #4
 8003bba:	2200      	movs	r2, #0
 8003bbc:	601a      	str	r2, [r3, #0]
 8003bbe:	605a      	str	r2, [r3, #4]
 8003bc0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003bc2:	4b1d      	ldr	r3, [pc, #116]	@ (8003c38 <MX_TIM5_Init+0x94>)
 8003bc4:	4a1d      	ldr	r2, [pc, #116]	@ (8003c3c <MX_TIM5_Init+0x98>)
 8003bc6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 8003bc8:	4b1b      	ldr	r3, [pc, #108]	@ (8003c38 <MX_TIM5_Init+0x94>)
 8003bca:	22a9      	movs	r2, #169	@ 0xa9
 8003bcc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8003bce:	4b1a      	ldr	r3, [pc, #104]	@ (8003c38 <MX_TIM5_Init+0x94>)
 8003bd0:	2210      	movs	r2, #16
 8003bd2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 8003bd4:	4b18      	ldr	r3, [pc, #96]	@ (8003c38 <MX_TIM5_Init+0x94>)
 8003bd6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003bda:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003bdc:	4b16      	ldr	r3, [pc, #88]	@ (8003c38 <MX_TIM5_Init+0x94>)
 8003bde:	2200      	movs	r2, #0
 8003be0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003be2:	4b15      	ldr	r3, [pc, #84]	@ (8003c38 <MX_TIM5_Init+0x94>)
 8003be4:	2200      	movs	r2, #0
 8003be6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003be8:	4813      	ldr	r0, [pc, #76]	@ (8003c38 <MX_TIM5_Init+0x94>)
 8003bea:	f004 f99b 	bl	8007f24 <HAL_TIM_Base_Init>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d001      	beq.n	8003bf8 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8003bf4:	f7ff fa2a 	bl	800304c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003bf8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003bfc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003bfe:	f107 0310 	add.w	r3, r7, #16
 8003c02:	4619      	mov	r1, r3
 8003c04:	480c      	ldr	r0, [pc, #48]	@ (8003c38 <MX_TIM5_Init+0x94>)
 8003c06:	f004 ff69 	bl	8008adc <HAL_TIM_ConfigClockSource>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d001      	beq.n	8003c14 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8003c10:	f7ff fa1c 	bl	800304c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c14:	2300      	movs	r3, #0
 8003c16:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003c1c:	1d3b      	adds	r3, r7, #4
 8003c1e:	4619      	mov	r1, r3
 8003c20:	4805      	ldr	r0, [pc, #20]	@ (8003c38 <MX_TIM5_Init+0x94>)
 8003c22:	f005 fd39 	bl	8009698 <HAL_TIMEx_MasterConfigSynchronization>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d001      	beq.n	8003c30 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8003c2c:	f7ff fa0e 	bl	800304c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003c30:	bf00      	nop
 8003c32:	3720      	adds	r7, #32
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	20006958 	.word	0x20006958
 8003c3c:	40000c00 	.word	0x40000c00

08003c40 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b08c      	sub	sp, #48	@ 0x30
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c48:	f107 031c 	add.w	r3, r7, #28
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	601a      	str	r2, [r3, #0]
 8003c50:	605a      	str	r2, [r3, #4]
 8003c52:	609a      	str	r2, [r3, #8]
 8003c54:	60da      	str	r2, [r3, #12]
 8003c56:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a44      	ldr	r2, [pc, #272]	@ (8003d70 <HAL_TIM_Encoder_MspInit+0x130>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d128      	bne.n	8003cb4 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003c62:	4b44      	ldr	r3, [pc, #272]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x134>)
 8003c64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c66:	4a43      	ldr	r2, [pc, #268]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x134>)
 8003c68:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003c6c:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c6e:	4b41      	ldr	r3, [pc, #260]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x134>)
 8003c70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c72:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c76:	61bb      	str	r3, [r7, #24]
 8003c78:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c7a:	4b3e      	ldr	r3, [pc, #248]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x134>)
 8003c7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c7e:	4a3d      	ldr	r2, [pc, #244]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x134>)
 8003c80:	f043 0304 	orr.w	r3, r3, #4
 8003c84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c86:	4b3b      	ldr	r3, [pc, #236]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x134>)
 8003c88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c8a:	f003 0304 	and.w	r3, r3, #4
 8003c8e:	617b      	str	r3, [r7, #20]
 8003c90:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_R_1_Pin|ENCODER_R_2_Pin;
 8003c92:	2303      	movs	r3, #3
 8003c94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c96:	2302      	movs	r3, #2
 8003c98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003ca2:	2302      	movs	r3, #2
 8003ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ca6:	f107 031c 	add.w	r3, r7, #28
 8003caa:	4619      	mov	r1, r3
 8003cac:	4832      	ldr	r0, [pc, #200]	@ (8003d78 <HAL_TIM_Encoder_MspInit+0x138>)
 8003cae:	f002 f9e7 	bl	8006080 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8003cb2:	e059      	b.n	8003d68 <HAL_TIM_Encoder_MspInit+0x128>
  else if(tim_encoderHandle->Instance==TIM4)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a30      	ldr	r2, [pc, #192]	@ (8003d7c <HAL_TIM_Encoder_MspInit+0x13c>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d154      	bne.n	8003d68 <HAL_TIM_Encoder_MspInit+0x128>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003cbe:	4b2d      	ldr	r3, [pc, #180]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x134>)
 8003cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cc2:	4a2c      	ldr	r2, [pc, #176]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x134>)
 8003cc4:	f043 0304 	orr.w	r3, r3, #4
 8003cc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8003cca:	4b2a      	ldr	r3, [pc, #168]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x134>)
 8003ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cce:	f003 0304 	and.w	r3, r3, #4
 8003cd2:	613b      	str	r3, [r7, #16]
 8003cd4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cd6:	4b27      	ldr	r3, [pc, #156]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x134>)
 8003cd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cda:	4a26      	ldr	r2, [pc, #152]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x134>)
 8003cdc:	f043 0301 	orr.w	r3, r3, #1
 8003ce0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ce2:	4b24      	ldr	r3, [pc, #144]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x134>)
 8003ce4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ce6:	f003 0301 	and.w	r3, r3, #1
 8003cea:	60fb      	str	r3, [r7, #12]
 8003cec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCODER_L_1_Pin|ENCODER_L_2_Pin;
 8003cee:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8003cf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cf4:	2302      	movs	r3, #2
 8003cf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8003d00:	230a      	movs	r3, #10
 8003d02:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d04:	f107 031c 	add.w	r3, r7, #28
 8003d08:	4619      	mov	r1, r3
 8003d0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003d0e:	f002 f9b7 	bl	8006080 <HAL_GPIO_Init>
    hdma_tim4_up.Instance = DMA1_Channel2;
 8003d12:	4b1b      	ldr	r3, [pc, #108]	@ (8003d80 <HAL_TIM_Encoder_MspInit+0x140>)
 8003d14:	4a1b      	ldr	r2, [pc, #108]	@ (8003d84 <HAL_TIM_Encoder_MspInit+0x144>)
 8003d16:	601a      	str	r2, [r3, #0]
    hdma_tim4_up.Init.Request = DMA_REQUEST_TIM4_UP;
 8003d18:	4b19      	ldr	r3, [pc, #100]	@ (8003d80 <HAL_TIM_Encoder_MspInit+0x140>)
 8003d1a:	2247      	movs	r2, #71	@ 0x47
 8003d1c:	605a      	str	r2, [r3, #4]
    hdma_tim4_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003d1e:	4b18      	ldr	r3, [pc, #96]	@ (8003d80 <HAL_TIM_Encoder_MspInit+0x140>)
 8003d20:	2200      	movs	r2, #0
 8003d22:	609a      	str	r2, [r3, #8]
    hdma_tim4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d24:	4b16      	ldr	r3, [pc, #88]	@ (8003d80 <HAL_TIM_Encoder_MspInit+0x140>)
 8003d26:	2200      	movs	r2, #0
 8003d28:	60da      	str	r2, [r3, #12]
    hdma_tim4_up.Init.MemInc = DMA_MINC_DISABLE;
 8003d2a:	4b15      	ldr	r3, [pc, #84]	@ (8003d80 <HAL_TIM_Encoder_MspInit+0x140>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	611a      	str	r2, [r3, #16]
    hdma_tim4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003d30:	4b13      	ldr	r3, [pc, #76]	@ (8003d80 <HAL_TIM_Encoder_MspInit+0x140>)
 8003d32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d36:	615a      	str	r2, [r3, #20]
    hdma_tim4_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003d38:	4b11      	ldr	r3, [pc, #68]	@ (8003d80 <HAL_TIM_Encoder_MspInit+0x140>)
 8003d3a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003d3e:	619a      	str	r2, [r3, #24]
    hdma_tim4_up.Init.Mode = DMA_CIRCULAR;
 8003d40:	4b0f      	ldr	r3, [pc, #60]	@ (8003d80 <HAL_TIM_Encoder_MspInit+0x140>)
 8003d42:	2220      	movs	r2, #32
 8003d44:	61da      	str	r2, [r3, #28]
    hdma_tim4_up.Init.Priority = DMA_PRIORITY_LOW;
 8003d46:	4b0e      	ldr	r3, [pc, #56]	@ (8003d80 <HAL_TIM_Encoder_MspInit+0x140>)
 8003d48:	2200      	movs	r2, #0
 8003d4a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim4_up) != HAL_OK)
 8003d4c:	480c      	ldr	r0, [pc, #48]	@ (8003d80 <HAL_TIM_Encoder_MspInit+0x140>)
 8003d4e:	f001 fe65 	bl	8005a1c <HAL_DMA_Init>
 8003d52:	4603      	mov	r3, r0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d001      	beq.n	8003d5c <HAL_TIM_Encoder_MspInit+0x11c>
      Error_Handler();
 8003d58:	f7ff f978 	bl	800304c <Error_Handler>
    __HAL_LINKDMA(tim_encoderHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim4_up);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	4a08      	ldr	r2, [pc, #32]	@ (8003d80 <HAL_TIM_Encoder_MspInit+0x140>)
 8003d60:	621a      	str	r2, [r3, #32]
 8003d62:	4a07      	ldr	r2, [pc, #28]	@ (8003d80 <HAL_TIM_Encoder_MspInit+0x140>)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8003d68:	bf00      	nop
 8003d6a:	3730      	adds	r7, #48	@ 0x30
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	40012c00 	.word	0x40012c00
 8003d74:	40021000 	.word	0x40021000
 8003d78:	48000800 	.word	0x48000800
 8003d7c:	40000800 	.word	0x40000800
 8003d80:	200069a4 	.word	0x200069a4
 8003d84:	4002001c 	.word	0x4002001c

08003d88 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b086      	sub	sp, #24
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d98:	d10c      	bne.n	8003db4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003d9a:	4b1e      	ldr	r3, [pc, #120]	@ (8003e14 <HAL_TIM_Base_MspInit+0x8c>)
 8003d9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d9e:	4a1d      	ldr	r2, [pc, #116]	@ (8003e14 <HAL_TIM_Base_MspInit+0x8c>)
 8003da0:	f043 0301 	orr.w	r3, r3, #1
 8003da4:	6593      	str	r3, [r2, #88]	@ 0x58
 8003da6:	4b1b      	ldr	r3, [pc, #108]	@ (8003e14 <HAL_TIM_Base_MspInit+0x8c>)
 8003da8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003daa:	f003 0301 	and.w	r3, r3, #1
 8003dae:	617b      	str	r3, [r7, #20]
 8003db0:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8003db2:	e02a      	b.n	8003e0a <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM3)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a17      	ldr	r2, [pc, #92]	@ (8003e18 <HAL_TIM_Base_MspInit+0x90>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d10c      	bne.n	8003dd8 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003dbe:	4b15      	ldr	r3, [pc, #84]	@ (8003e14 <HAL_TIM_Base_MspInit+0x8c>)
 8003dc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dc2:	4a14      	ldr	r2, [pc, #80]	@ (8003e14 <HAL_TIM_Base_MspInit+0x8c>)
 8003dc4:	f043 0302 	orr.w	r3, r3, #2
 8003dc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8003dca:	4b12      	ldr	r3, [pc, #72]	@ (8003e14 <HAL_TIM_Base_MspInit+0x8c>)
 8003dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	613b      	str	r3, [r7, #16]
 8003dd4:	693b      	ldr	r3, [r7, #16]
}
 8003dd6:	e018      	b.n	8003e0a <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM5)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a0f      	ldr	r2, [pc, #60]	@ (8003e1c <HAL_TIM_Base_MspInit+0x94>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d113      	bne.n	8003e0a <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003de2:	4b0c      	ldr	r3, [pc, #48]	@ (8003e14 <HAL_TIM_Base_MspInit+0x8c>)
 8003de4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003de6:	4a0b      	ldr	r2, [pc, #44]	@ (8003e14 <HAL_TIM_Base_MspInit+0x8c>)
 8003de8:	f043 0308 	orr.w	r3, r3, #8
 8003dec:	6593      	str	r3, [r2, #88]	@ 0x58
 8003dee:	4b09      	ldr	r3, [pc, #36]	@ (8003e14 <HAL_TIM_Base_MspInit+0x8c>)
 8003df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003df2:	f003 0308 	and.w	r3, r3, #8
 8003df6:	60fb      	str	r3, [r7, #12]
 8003df8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	2100      	movs	r1, #0
 8003dfe:	2032      	movs	r0, #50	@ 0x32
 8003e00:	f001 fdd7 	bl	80059b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003e04:	2032      	movs	r0, #50	@ 0x32
 8003e06:	f001 fdee 	bl	80059e6 <HAL_NVIC_EnableIRQ>
}
 8003e0a:	bf00      	nop
 8003e0c:	3718      	adds	r7, #24
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	40021000 	.word	0x40021000
 8003e18:	40000400 	.word	0x40000400
 8003e1c:	40000c00 	.word	0x40000c00

08003e20 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b088      	sub	sp, #32
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e28:	f107 030c 	add.w	r3, r7, #12
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	601a      	str	r2, [r3, #0]
 8003e30:	605a      	str	r2, [r3, #4]
 8003e32:	609a      	str	r2, [r3, #8]
 8003e34:	60da      	str	r2, [r3, #12]
 8003e36:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e40:	d12e      	bne.n	8003ea0 <HAL_TIM_MspPostInit+0x80>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e42:	4b19      	ldr	r3, [pc, #100]	@ (8003ea8 <HAL_TIM_MspPostInit+0x88>)
 8003e44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e46:	4a18      	ldr	r2, [pc, #96]	@ (8003ea8 <HAL_TIM_MspPostInit+0x88>)
 8003e48:	f043 0301 	orr.w	r3, r3, #1
 8003e4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e4e:	4b16      	ldr	r3, [pc, #88]	@ (8003ea8 <HAL_TIM_MspPostInit+0x88>)
 8003e50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e52:	f003 0301 	and.w	r3, r3, #1
 8003e56:	60bb      	str	r3, [r7, #8]
 8003e58:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA10     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = PWM_R_Pin;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e5e:	2302      	movs	r3, #2
 8003e60:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e62:	2300      	movs	r3, #0
 8003e64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e66:	2300      	movs	r3, #0
 8003e68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_R_GPIO_Port, &GPIO_InitStruct);
 8003e6e:	f107 030c 	add.w	r3, r7, #12
 8003e72:	4619      	mov	r1, r3
 8003e74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e78:	f002 f902 	bl	8006080 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_L_Pin;
 8003e7c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e80:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e82:	2302      	movs	r3, #2
 8003e84:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e86:	2300      	movs	r3, #0
 8003e88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 8003e8e:	230a      	movs	r3, #10
 8003e90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_L_GPIO_Port, &GPIO_InitStruct);
 8003e92:	f107 030c 	add.w	r3, r7, #12
 8003e96:	4619      	mov	r1, r3
 8003e98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e9c:	f002 f8f0 	bl	8006080 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003ea0:	bf00      	nop
 8003ea2:	3720      	adds	r7, #32
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	40021000 	.word	0x40021000

08003eac <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8003eb0:	4b21      	ldr	r3, [pc, #132]	@ (8003f38 <MX_LPUART1_UART_Init+0x8c>)
 8003eb2:	4a22      	ldr	r2, [pc, #136]	@ (8003f3c <MX_LPUART1_UART_Init+0x90>)
 8003eb4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 8003eb6:	4b20      	ldr	r3, [pc, #128]	@ (8003f38 <MX_LPUART1_UART_Init+0x8c>)
 8003eb8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003ebc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8003f38 <MX_LPUART1_UART_Init+0x8c>)
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8003ec4:	4b1c      	ldr	r3, [pc, #112]	@ (8003f38 <MX_LPUART1_UART_Init+0x8c>)
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8003eca:	4b1b      	ldr	r3, [pc, #108]	@ (8003f38 <MX_LPUART1_UART_Init+0x8c>)
 8003ecc:	2200      	movs	r2, #0
 8003ece:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8003ed0:	4b19      	ldr	r3, [pc, #100]	@ (8003f38 <MX_LPUART1_UART_Init+0x8c>)
 8003ed2:	220c      	movs	r2, #12
 8003ed4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ed6:	4b18      	ldr	r3, [pc, #96]	@ (8003f38 <MX_LPUART1_UART_Init+0x8c>)
 8003ed8:	2200      	movs	r2, #0
 8003eda:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003edc:	4b16      	ldr	r3, [pc, #88]	@ (8003f38 <MX_LPUART1_UART_Init+0x8c>)
 8003ede:	2200      	movs	r2, #0
 8003ee0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003ee2:	4b15      	ldr	r3, [pc, #84]	@ (8003f38 <MX_LPUART1_UART_Init+0x8c>)
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003ee8:	4b13      	ldr	r3, [pc, #76]	@ (8003f38 <MX_LPUART1_UART_Init+0x8c>)
 8003eea:	2200      	movs	r2, #0
 8003eec:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8003eee:	4812      	ldr	r0, [pc, #72]	@ (8003f38 <MX_LPUART1_UART_Init+0x8c>)
 8003ef0:	f005 fcae 	bl	8009850 <HAL_UART_Init>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d001      	beq.n	8003efe <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8003efa:	f7ff f8a7 	bl	800304c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003efe:	2100      	movs	r1, #0
 8003f00:	480d      	ldr	r0, [pc, #52]	@ (8003f38 <MX_LPUART1_UART_Init+0x8c>)
 8003f02:	f007 fd24 	bl	800b94e <HAL_UARTEx_SetTxFifoThreshold>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d001      	beq.n	8003f10 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8003f0c:	f7ff f89e 	bl	800304c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003f10:	2100      	movs	r1, #0
 8003f12:	4809      	ldr	r0, [pc, #36]	@ (8003f38 <MX_LPUART1_UART_Init+0x8c>)
 8003f14:	f007 fd59 	bl	800b9ca <HAL_UARTEx_SetRxFifoThreshold>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d001      	beq.n	8003f22 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8003f1e:	f7ff f895 	bl	800304c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8003f22:	4805      	ldr	r0, [pc, #20]	@ (8003f38 <MX_LPUART1_UART_Init+0x8c>)
 8003f24:	f007 fcda 	bl	800b8dc <HAL_UARTEx_DisableFifoMode>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d001      	beq.n	8003f32 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8003f2e:	f7ff f88d 	bl	800304c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8003f32:	bf00      	nop
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	bf00      	nop
 8003f38:	20006a04 	.word	0x20006a04
 8003f3c:	40008000 	.word	0x40008000

08003f40 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b09e      	sub	sp, #120	@ 0x78
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f48:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	601a      	str	r2, [r3, #0]
 8003f50:	605a      	str	r2, [r3, #4]
 8003f52:	609a      	str	r2, [r3, #8]
 8003f54:	60da      	str	r2, [r3, #12]
 8003f56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003f58:	f107 0310 	add.w	r3, r7, #16
 8003f5c:	2254      	movs	r2, #84	@ 0x54
 8003f5e:	2100      	movs	r1, #0
 8003f60:	4618      	mov	r0, r3
 8003f62:	f00c faee 	bl	8010542 <memset>
  if(uartHandle->Instance==LPUART1)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a23      	ldr	r2, [pc, #140]	@ (8003ff8 <HAL_UART_MspInit+0xb8>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d13f      	bne.n	8003ff0 <HAL_UART_MspInit+0xb0>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8003f70:	2320      	movs	r3, #32
 8003f72:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_LSE;
 8003f74:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003f78:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003f7a:	f107 0310 	add.w	r3, r7, #16
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f003 f954 	bl	800722c <HAL_RCCEx_PeriphCLKConfig>
 8003f84:	4603      	mov	r3, r0
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d001      	beq.n	8003f8e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003f8a:	f7ff f85f 	bl	800304c <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003f8e:	4b1b      	ldr	r3, [pc, #108]	@ (8003ffc <HAL_UART_MspInit+0xbc>)
 8003f90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f92:	4a1a      	ldr	r2, [pc, #104]	@ (8003ffc <HAL_UART_MspInit+0xbc>)
 8003f94:	f043 0301 	orr.w	r3, r3, #1
 8003f98:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8003f9a:	4b18      	ldr	r3, [pc, #96]	@ (8003ffc <HAL_UART_MspInit+0xbc>)
 8003f9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	60fb      	str	r3, [r7, #12]
 8003fa4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fa6:	4b15      	ldr	r3, [pc, #84]	@ (8003ffc <HAL_UART_MspInit+0xbc>)
 8003fa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003faa:	4a14      	ldr	r2, [pc, #80]	@ (8003ffc <HAL_UART_MspInit+0xbc>)
 8003fac:	f043 0301 	orr.w	r3, r3, #1
 8003fb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003fb2:	4b12      	ldr	r3, [pc, #72]	@ (8003ffc <HAL_UART_MspInit+0xbc>)
 8003fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fb6:	f003 0301 	and.w	r3, r3, #1
 8003fba:	60bb      	str	r3, [r7, #8]
 8003fbc:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8003fbe:	230c      	movs	r3, #12
 8003fc0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fc2:	2302      	movs	r3, #2
 8003fc4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8003fce:	230c      	movs	r3, #12
 8003fd0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fd2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003fd6:	4619      	mov	r1, r3
 8003fd8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003fdc:	f002 f850 	bl	8006080 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	2100      	movs	r1, #0
 8003fe4:	205b      	movs	r0, #91	@ 0x5b
 8003fe6:	f001 fce4 	bl	80059b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8003fea:	205b      	movs	r0, #91	@ 0x5b
 8003fec:	f001 fcfb 	bl	80059e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8003ff0:	bf00      	nop
 8003ff2:	3778      	adds	r7, #120	@ 0x78
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	40008000 	.word	0x40008000
 8003ffc:	40021000 	.word	0x40021000

08004000 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004000:	480d      	ldr	r0, [pc, #52]	@ (8004038 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004002:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004004:	f7ff fc3c 	bl	8003880 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004008:	480c      	ldr	r0, [pc, #48]	@ (800403c <LoopForever+0x6>)
  ldr r1, =_edata
 800400a:	490d      	ldr	r1, [pc, #52]	@ (8004040 <LoopForever+0xa>)
  ldr r2, =_sidata
 800400c:	4a0d      	ldr	r2, [pc, #52]	@ (8004044 <LoopForever+0xe>)
  movs r3, #0
 800400e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004010:	e002      	b.n	8004018 <LoopCopyDataInit>

08004012 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004012:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004014:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004016:	3304      	adds	r3, #4

08004018 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004018:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800401a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800401c:	d3f9      	bcc.n	8004012 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800401e:	4a0a      	ldr	r2, [pc, #40]	@ (8004048 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004020:	4c0a      	ldr	r4, [pc, #40]	@ (800404c <LoopForever+0x16>)
  movs r3, #0
 8004022:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004024:	e001      	b.n	800402a <LoopFillZerobss>

08004026 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004026:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004028:	3204      	adds	r2, #4

0800402a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800402a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800402c:	d3fb      	bcc.n	8004026 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800402e:	f00c fb4f 	bl	80106d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004032:	f7fe f949 	bl	80022c8 <main>

08004036 <LoopForever>:

LoopForever:
    b LoopForever
 8004036:	e7fe      	b.n	8004036 <LoopForever>
  ldr   r0, =_estack
 8004038:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800403c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004040:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8004044:	0801463c 	.word	0x0801463c
  ldr r2, =_sbss
 8004048:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 800404c:	20006c2c 	.word	0x20006c2c

08004050 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004050:	e7fe      	b.n	8004050 <ADC1_2_IRQHandler>

08004052 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004052:	b580      	push	{r7, lr}
 8004054:	b082      	sub	sp, #8
 8004056:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004058:	2300      	movs	r3, #0
 800405a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800405c:	2003      	movs	r0, #3
 800405e:	f001 fc9d 	bl	800599c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004062:	2000      	movs	r0, #0
 8004064:	f000 f80e 	bl	8004084 <HAL_InitTick>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d002      	beq.n	8004074 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	71fb      	strb	r3, [r7, #7]
 8004072:	e001      	b.n	8004078 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004074:	f7ff fac2 	bl	80035fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004078:	79fb      	ldrb	r3, [r7, #7]

}
 800407a:	4618      	mov	r0, r3
 800407c:	3708      	adds	r7, #8
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
	...

08004084 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b084      	sub	sp, #16
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800408c:	2300      	movs	r3, #0
 800408e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004090:	4b16      	ldr	r3, [pc, #88]	@ (80040ec <HAL_InitTick+0x68>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d022      	beq.n	80040de <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004098:	4b15      	ldr	r3, [pc, #84]	@ (80040f0 <HAL_InitTick+0x6c>)
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	4b13      	ldr	r3, [pc, #76]	@ (80040ec <HAL_InitTick+0x68>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80040a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80040a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ac:	4618      	mov	r0, r3
 80040ae:	f001 fca8 	bl	8005a02 <HAL_SYSTICK_Config>
 80040b2:	4603      	mov	r3, r0
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d10f      	bne.n	80040d8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2b0f      	cmp	r3, #15
 80040bc:	d809      	bhi.n	80040d2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80040be:	2200      	movs	r2, #0
 80040c0:	6879      	ldr	r1, [r7, #4]
 80040c2:	f04f 30ff 	mov.w	r0, #4294967295
 80040c6:	f001 fc74 	bl	80059b2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80040ca:	4a0a      	ldr	r2, [pc, #40]	@ (80040f4 <HAL_InitTick+0x70>)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6013      	str	r3, [r2, #0]
 80040d0:	e007      	b.n	80040e2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	73fb      	strb	r3, [r7, #15]
 80040d6:	e004      	b.n	80040e2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	73fb      	strb	r3, [r7, #15]
 80040dc:	e001      	b.n	80040e2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80040e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3710      	adds	r7, #16
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}
 80040ec:	2000000c 	.word	0x2000000c
 80040f0:	20000004 	.word	0x20000004
 80040f4:	20000008 	.word	0x20000008

080040f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80040f8:	b480      	push	{r7}
 80040fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80040fc:	4b05      	ldr	r3, [pc, #20]	@ (8004114 <HAL_IncTick+0x1c>)
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	4b05      	ldr	r3, [pc, #20]	@ (8004118 <HAL_IncTick+0x20>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4413      	add	r3, r2
 8004106:	4a03      	ldr	r2, [pc, #12]	@ (8004114 <HAL_IncTick+0x1c>)
 8004108:	6013      	str	r3, [r2, #0]
}
 800410a:	bf00      	nop
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr
 8004114:	20006a98 	.word	0x20006a98
 8004118:	2000000c 	.word	0x2000000c

0800411c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800411c:	b480      	push	{r7}
 800411e:	af00      	add	r7, sp, #0
  return uwTick;
 8004120:	4b03      	ldr	r3, [pc, #12]	@ (8004130 <HAL_GetTick+0x14>)
 8004122:	681b      	ldr	r3, [r3, #0]
}
 8004124:	4618      	mov	r0, r3
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop
 8004130:	20006a98 	.word	0x20006a98

08004134 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004134:	b480      	push	{r7}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
 800413c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	431a      	orrs	r2, r3
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	609a      	str	r2, [r3, #8]
}
 800414e:	bf00      	nop
 8004150:	370c      	adds	r7, #12
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr

0800415a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800415a:	b480      	push	{r7}
 800415c:	b083      	sub	sp, #12
 800415e:	af00      	add	r7, sp, #0
 8004160:	6078      	str	r0, [r7, #4]
 8004162:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	431a      	orrs	r2, r3
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	609a      	str	r2, [r3, #8]
}
 8004174:	bf00      	nop
 8004176:	370c      	adds	r7, #12
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr

08004180 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004190:	4618      	mov	r0, r3
 8004192:	370c      	adds	r7, #12
 8004194:	46bd      	mov	sp, r7
 8004196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419a:	4770      	bx	lr

0800419c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800419c:	b480      	push	{r7}
 800419e:	b087      	sub	sp, #28
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	60f8      	str	r0, [r7, #12]
 80041a4:	60b9      	str	r1, [r7, #8]
 80041a6:	607a      	str	r2, [r7, #4]
 80041a8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	3360      	adds	r3, #96	@ 0x60
 80041ae:	461a      	mov	r2, r3
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	4413      	add	r3, r2
 80041b6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	4b08      	ldr	r3, [pc, #32]	@ (80041e0 <LL_ADC_SetOffset+0x44>)
 80041be:	4013      	ands	r3, r2
 80041c0:	687a      	ldr	r2, [r7, #4]
 80041c2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80041c6:	683a      	ldr	r2, [r7, #0]
 80041c8:	430a      	orrs	r2, r1
 80041ca:	4313      	orrs	r3, r2
 80041cc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80041d4:	bf00      	nop
 80041d6:	371c      	adds	r7, #28
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr
 80041e0:	03fff000 	.word	0x03fff000

080041e4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b085      	sub	sp, #20
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
 80041ec:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	3360      	adds	r3, #96	@ 0x60
 80041f2:	461a      	mov	r2, r3
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	4413      	add	r3, r2
 80041fa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004204:	4618      	mov	r0, r3
 8004206:	3714      	adds	r7, #20
 8004208:	46bd      	mov	sp, r7
 800420a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420e:	4770      	bx	lr

08004210 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004210:	b480      	push	{r7}
 8004212:	b087      	sub	sp, #28
 8004214:	af00      	add	r7, sp, #0
 8004216:	60f8      	str	r0, [r7, #12]
 8004218:	60b9      	str	r1, [r7, #8]
 800421a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	3360      	adds	r3, #96	@ 0x60
 8004220:	461a      	mov	r2, r3
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	4413      	add	r3, r2
 8004228:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	431a      	orrs	r2, r3
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800423a:	bf00      	nop
 800423c:	371c      	adds	r7, #28
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr

08004246 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8004246:	b480      	push	{r7}
 8004248:	b087      	sub	sp, #28
 800424a:	af00      	add	r7, sp, #0
 800424c:	60f8      	str	r0, [r7, #12]
 800424e:	60b9      	str	r1, [r7, #8]
 8004250:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	3360      	adds	r3, #96	@ 0x60
 8004256:	461a      	mov	r2, r3
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	4413      	add	r3, r2
 800425e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	431a      	orrs	r2, r3
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8004270:	bf00      	nop
 8004272:	371c      	adds	r7, #28
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr

0800427c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800427c:	b480      	push	{r7}
 800427e:	b087      	sub	sp, #28
 8004280:	af00      	add	r7, sp, #0
 8004282:	60f8      	str	r0, [r7, #12]
 8004284:	60b9      	str	r1, [r7, #8]
 8004286:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	3360      	adds	r3, #96	@ 0x60
 800428c:	461a      	mov	r2, r3
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	009b      	lsls	r3, r3, #2
 8004292:	4413      	add	r3, r2
 8004294:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	431a      	orrs	r2, r3
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80042a6:	bf00      	nop
 80042a8:	371c      	adds	r7, #28
 80042aa:	46bd      	mov	sp, r7
 80042ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b0:	4770      	bx	lr

080042b2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80042b2:	b480      	push	{r7}
 80042b4:	b083      	sub	sp, #12
 80042b6:	af00      	add	r7, sp, #0
 80042b8:	6078      	str	r0, [r7, #4]
 80042ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	695b      	ldr	r3, [r3, #20]
 80042c0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	431a      	orrs	r2, r3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	615a      	str	r2, [r3, #20]
}
 80042cc:	bf00      	nop
 80042ce:	370c      	adds	r7, #12
 80042d0:	46bd      	mov	sp, r7
 80042d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d6:	4770      	bx	lr

080042d8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80042d8:	b480      	push	{r7}
 80042da:	b083      	sub	sp, #12
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d101      	bne.n	80042f0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80042ec:	2301      	movs	r3, #1
 80042ee:	e000      	b.n	80042f2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80042f0:	2300      	movs	r3, #0
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	370c      	adds	r7, #12
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr

080042fe <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80042fe:	b480      	push	{r7}
 8004300:	b087      	sub	sp, #28
 8004302:	af00      	add	r7, sp, #0
 8004304:	60f8      	str	r0, [r7, #12]
 8004306:	60b9      	str	r1, [r7, #8]
 8004308:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	3330      	adds	r3, #48	@ 0x30
 800430e:	461a      	mov	r2, r3
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	0a1b      	lsrs	r3, r3, #8
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	f003 030c 	and.w	r3, r3, #12
 800431a:	4413      	add	r3, r2
 800431c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	f003 031f 	and.w	r3, r3, #31
 8004328:	211f      	movs	r1, #31
 800432a:	fa01 f303 	lsl.w	r3, r1, r3
 800432e:	43db      	mvns	r3, r3
 8004330:	401a      	ands	r2, r3
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	0e9b      	lsrs	r3, r3, #26
 8004336:	f003 011f 	and.w	r1, r3, #31
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	f003 031f 	and.w	r3, r3, #31
 8004340:	fa01 f303 	lsl.w	r3, r1, r3
 8004344:	431a      	orrs	r2, r3
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800434a:	bf00      	nop
 800434c:	371c      	adds	r7, #28
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr

08004356 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004356:	b480      	push	{r7}
 8004358:	b087      	sub	sp, #28
 800435a:	af00      	add	r7, sp, #0
 800435c:	60f8      	str	r0, [r7, #12]
 800435e:	60b9      	str	r1, [r7, #8]
 8004360:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	3314      	adds	r3, #20
 8004366:	461a      	mov	r2, r3
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	0e5b      	lsrs	r3, r3, #25
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	f003 0304 	and.w	r3, r3, #4
 8004372:	4413      	add	r3, r2
 8004374:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	0d1b      	lsrs	r3, r3, #20
 800437e:	f003 031f 	and.w	r3, r3, #31
 8004382:	2107      	movs	r1, #7
 8004384:	fa01 f303 	lsl.w	r3, r1, r3
 8004388:	43db      	mvns	r3, r3
 800438a:	401a      	ands	r2, r3
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	0d1b      	lsrs	r3, r3, #20
 8004390:	f003 031f 	and.w	r3, r3, #31
 8004394:	6879      	ldr	r1, [r7, #4]
 8004396:	fa01 f303 	lsl.w	r3, r1, r3
 800439a:	431a      	orrs	r2, r3
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80043a0:	bf00      	nop
 80043a2:	371c      	adds	r7, #28
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr

080043ac <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b085      	sub	sp, #20
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	60f8      	str	r0, [r7, #12]
 80043b4:	60b9      	str	r1, [r7, #8]
 80043b6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043c4:	43db      	mvns	r3, r3
 80043c6:	401a      	ands	r2, r3
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	f003 0318 	and.w	r3, r3, #24
 80043ce:	4908      	ldr	r1, [pc, #32]	@ (80043f0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80043d0:	40d9      	lsrs	r1, r3
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	400b      	ands	r3, r1
 80043d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043da:	431a      	orrs	r2, r3
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80043e2:	bf00      	nop
 80043e4:	3714      	adds	r7, #20
 80043e6:	46bd      	mov	sp, r7
 80043e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ec:	4770      	bx	lr
 80043ee:	bf00      	nop
 80043f0:	0007ffff 	.word	0x0007ffff

080043f4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	f003 031f 	and.w	r3, r3, #31
}
 8004404:	4618      	mov	r0, r3
 8004406:	370c      	adds	r7, #12
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004410:	b480      	push	{r7}
 8004412:	b083      	sub	sp, #12
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004420:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004424:	687a      	ldr	r2, [r7, #4]
 8004426:	6093      	str	r3, [r2, #8]
}
 8004428:	bf00      	nop
 800442a:	370c      	adds	r7, #12
 800442c:	46bd      	mov	sp, r7
 800442e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004432:	4770      	bx	lr

08004434 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004434:	b480      	push	{r7}
 8004436:	b083      	sub	sp, #12
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004444:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004448:	d101      	bne.n	800444e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800444a:	2301      	movs	r3, #1
 800444c:	e000      	b.n	8004450 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800444e:	2300      	movs	r3, #0
}
 8004450:	4618      	mov	r0, r3
 8004452:	370c      	adds	r7, #12
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr

0800445c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800445c:	b480      	push	{r7}
 800445e:	b083      	sub	sp, #12
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800446c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004470:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004478:	bf00      	nop
 800447a:	370c      	adds	r7, #12
 800447c:	46bd      	mov	sp, r7
 800447e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004482:	4770      	bx	lr

08004484 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004484:	b480      	push	{r7}
 8004486:	b083      	sub	sp, #12
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004494:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004498:	d101      	bne.n	800449e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800449a:	2301      	movs	r3, #1
 800449c:	e000      	b.n	80044a0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800449e:	2300      	movs	r3, #0
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	370c      	adds	r7, #12
 80044a4:	46bd      	mov	sp, r7
 80044a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044aa:	4770      	bx	lr

080044ac <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b083      	sub	sp, #12
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80044bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80044c0:	f043 0201 	orr.w	r2, r3, #1
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80044c8:	bf00      	nop
 80044ca:	370c      	adds	r7, #12
 80044cc:	46bd      	mov	sp, r7
 80044ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d2:	4770      	bx	lr

080044d4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	f003 0301 	and.w	r3, r3, #1
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d101      	bne.n	80044ec <LL_ADC_IsEnabled+0x18>
 80044e8:	2301      	movs	r3, #1
 80044ea:	e000      	b.n	80044ee <LL_ADC_IsEnabled+0x1a>
 80044ec:	2300      	movs	r3, #0
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	370c      	adds	r7, #12
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr

080044fa <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80044fa:	b480      	push	{r7}
 80044fc:	b083      	sub	sp, #12
 80044fe:	af00      	add	r7, sp, #0
 8004500:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800450a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800450e:	f043 0204 	orr.w	r2, r3, #4
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004516:	bf00      	nop
 8004518:	370c      	adds	r7, #12
 800451a:	46bd      	mov	sp, r7
 800451c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004520:	4770      	bx	lr

08004522 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004522:	b480      	push	{r7}
 8004524:	b083      	sub	sp, #12
 8004526:	af00      	add	r7, sp, #0
 8004528:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	f003 0304 	and.w	r3, r3, #4
 8004532:	2b04      	cmp	r3, #4
 8004534:	d101      	bne.n	800453a <LL_ADC_REG_IsConversionOngoing+0x18>
 8004536:	2301      	movs	r3, #1
 8004538:	e000      	b.n	800453c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800453a:	2300      	movs	r3, #0
}
 800453c:	4618      	mov	r0, r3
 800453e:	370c      	adds	r7, #12
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr

08004548 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004548:	b480      	push	{r7}
 800454a:	b083      	sub	sp, #12
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	f003 0308 	and.w	r3, r3, #8
 8004558:	2b08      	cmp	r3, #8
 800455a:	d101      	bne.n	8004560 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800455c:	2301      	movs	r3, #1
 800455e:	e000      	b.n	8004562 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004560:	2300      	movs	r3, #0
}
 8004562:	4618      	mov	r0, r3
 8004564:	370c      	adds	r7, #12
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr
	...

08004570 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004570:	b590      	push	{r4, r7, lr}
 8004572:	b089      	sub	sp, #36	@ 0x24
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004578:	2300      	movs	r3, #0
 800457a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800457c:	2300      	movs	r3, #0
 800457e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d101      	bne.n	800458a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e1a9      	b.n	80048de <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	695b      	ldr	r3, [r3, #20]
 800458e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004594:	2b00      	cmp	r3, #0
 8004596:	d109      	bne.n	80045ac <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f7fd fc7f 	bl	8001e9c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4618      	mov	r0, r3
 80045b2:	f7ff ff3f 	bl	8004434 <LL_ADC_IsDeepPowerDownEnabled>
 80045b6:	4603      	mov	r3, r0
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d004      	beq.n	80045c6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4618      	mov	r0, r3
 80045c2:	f7ff ff25 	bl	8004410 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4618      	mov	r0, r3
 80045cc:	f7ff ff5a 	bl	8004484 <LL_ADC_IsInternalRegulatorEnabled>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d115      	bne.n	8004602 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4618      	mov	r0, r3
 80045dc:	f7ff ff3e 	bl	800445c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80045e0:	4b9c      	ldr	r3, [pc, #624]	@ (8004854 <HAL_ADC_Init+0x2e4>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	099b      	lsrs	r3, r3, #6
 80045e6:	4a9c      	ldr	r2, [pc, #624]	@ (8004858 <HAL_ADC_Init+0x2e8>)
 80045e8:	fba2 2303 	umull	r2, r3, r2, r3
 80045ec:	099b      	lsrs	r3, r3, #6
 80045ee:	3301      	adds	r3, #1
 80045f0:	005b      	lsls	r3, r3, #1
 80045f2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80045f4:	e002      	b.n	80045fc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	3b01      	subs	r3, #1
 80045fa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d1f9      	bne.n	80045f6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4618      	mov	r0, r3
 8004608:	f7ff ff3c 	bl	8004484 <LL_ADC_IsInternalRegulatorEnabled>
 800460c:	4603      	mov	r3, r0
 800460e:	2b00      	cmp	r3, #0
 8004610:	d10d      	bne.n	800462e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004616:	f043 0210 	orr.w	r2, r3, #16
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004622:	f043 0201 	orr.w	r2, r3, #1
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4618      	mov	r0, r3
 8004634:	f7ff ff75 	bl	8004522 <LL_ADC_REG_IsConversionOngoing>
 8004638:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800463e:	f003 0310 	and.w	r3, r3, #16
 8004642:	2b00      	cmp	r3, #0
 8004644:	f040 8142 	bne.w	80048cc <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	2b00      	cmp	r3, #0
 800464c:	f040 813e 	bne.w	80048cc <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004654:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004658:	f043 0202 	orr.w	r2, r3, #2
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4618      	mov	r0, r3
 8004666:	f7ff ff35 	bl	80044d4 <LL_ADC_IsEnabled>
 800466a:	4603      	mov	r3, r0
 800466c:	2b00      	cmp	r3, #0
 800466e:	d141      	bne.n	80046f4 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004678:	d004      	beq.n	8004684 <HAL_ADC_Init+0x114>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a77      	ldr	r2, [pc, #476]	@ (800485c <HAL_ADC_Init+0x2ec>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d10f      	bne.n	80046a4 <HAL_ADC_Init+0x134>
 8004684:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004688:	f7ff ff24 	bl	80044d4 <LL_ADC_IsEnabled>
 800468c:	4604      	mov	r4, r0
 800468e:	4873      	ldr	r0, [pc, #460]	@ (800485c <HAL_ADC_Init+0x2ec>)
 8004690:	f7ff ff20 	bl	80044d4 <LL_ADC_IsEnabled>
 8004694:	4603      	mov	r3, r0
 8004696:	4323      	orrs	r3, r4
 8004698:	2b00      	cmp	r3, #0
 800469a:	bf0c      	ite	eq
 800469c:	2301      	moveq	r3, #1
 800469e:	2300      	movne	r3, #0
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	e012      	b.n	80046ca <HAL_ADC_Init+0x15a>
 80046a4:	486e      	ldr	r0, [pc, #440]	@ (8004860 <HAL_ADC_Init+0x2f0>)
 80046a6:	f7ff ff15 	bl	80044d4 <LL_ADC_IsEnabled>
 80046aa:	4604      	mov	r4, r0
 80046ac:	486d      	ldr	r0, [pc, #436]	@ (8004864 <HAL_ADC_Init+0x2f4>)
 80046ae:	f7ff ff11 	bl	80044d4 <LL_ADC_IsEnabled>
 80046b2:	4603      	mov	r3, r0
 80046b4:	431c      	orrs	r4, r3
 80046b6:	486c      	ldr	r0, [pc, #432]	@ (8004868 <HAL_ADC_Init+0x2f8>)
 80046b8:	f7ff ff0c 	bl	80044d4 <LL_ADC_IsEnabled>
 80046bc:	4603      	mov	r3, r0
 80046be:	4323      	orrs	r3, r4
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	bf0c      	ite	eq
 80046c4:	2301      	moveq	r3, #1
 80046c6:	2300      	movne	r3, #0
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d012      	beq.n	80046f4 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80046d6:	d004      	beq.n	80046e2 <HAL_ADC_Init+0x172>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a5f      	ldr	r2, [pc, #380]	@ (800485c <HAL_ADC_Init+0x2ec>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d101      	bne.n	80046e6 <HAL_ADC_Init+0x176>
 80046e2:	4a62      	ldr	r2, [pc, #392]	@ (800486c <HAL_ADC_Init+0x2fc>)
 80046e4:	e000      	b.n	80046e8 <HAL_ADC_Init+0x178>
 80046e6:	4a62      	ldr	r2, [pc, #392]	@ (8004870 <HAL_ADC_Init+0x300>)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	4619      	mov	r1, r3
 80046ee:	4610      	mov	r0, r2
 80046f0:	f7ff fd20 	bl	8004134 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	7f5b      	ldrb	r3, [r3, #29]
 80046f8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80046fe:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004704:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800470a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004712:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004714:	4313      	orrs	r3, r2
 8004716:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800471e:	2b01      	cmp	r3, #1
 8004720:	d106      	bne.n	8004730 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004726:	3b01      	subs	r3, #1
 8004728:	045b      	lsls	r3, r3, #17
 800472a:	69ba      	ldr	r2, [r7, #24]
 800472c:	4313      	orrs	r3, r2
 800472e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004734:	2b00      	cmp	r3, #0
 8004736:	d009      	beq.n	800474c <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800473c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004744:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004746:	69ba      	ldr	r2, [r7, #24]
 8004748:	4313      	orrs	r3, r2
 800474a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	68da      	ldr	r2, [r3, #12]
 8004752:	4b48      	ldr	r3, [pc, #288]	@ (8004874 <HAL_ADC_Init+0x304>)
 8004754:	4013      	ands	r3, r2
 8004756:	687a      	ldr	r2, [r7, #4]
 8004758:	6812      	ldr	r2, [r2, #0]
 800475a:	69b9      	ldr	r1, [r7, #24]
 800475c:	430b      	orrs	r3, r1
 800475e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	691b      	ldr	r3, [r3, #16]
 8004766:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	430a      	orrs	r2, r1
 8004774:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4618      	mov	r0, r3
 800477c:	f7ff fee4 	bl	8004548 <LL_ADC_INJ_IsConversionOngoing>
 8004780:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d17f      	bne.n	8004888 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d17c      	bne.n	8004888 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004792:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800479a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800479c:	4313      	orrs	r3, r2
 800479e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68db      	ldr	r3, [r3, #12]
 80047a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80047aa:	f023 0302 	bic.w	r3, r3, #2
 80047ae:	687a      	ldr	r2, [r7, #4]
 80047b0:	6812      	ldr	r2, [r2, #0]
 80047b2:	69b9      	ldr	r1, [r7, #24]
 80047b4:	430b      	orrs	r3, r1
 80047b6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	691b      	ldr	r3, [r3, #16]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d017      	beq.n	80047f0 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	691a      	ldr	r2, [r3, #16]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80047ce:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80047d8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80047dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80047e0:	687a      	ldr	r2, [r7, #4]
 80047e2:	6911      	ldr	r1, [r2, #16]
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	6812      	ldr	r2, [r2, #0]
 80047e8:	430b      	orrs	r3, r1
 80047ea:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80047ee:	e013      	b.n	8004818 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	691a      	ldr	r2, [r3, #16]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80047fe:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004808:	687a      	ldr	r2, [r7, #4]
 800480a:	6812      	ldr	r2, [r2, #0]
 800480c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004810:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004814:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800481e:	2b01      	cmp	r3, #1
 8004820:	d12a      	bne.n	8004878 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	691b      	ldr	r3, [r3, #16]
 8004828:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800482c:	f023 0304 	bic.w	r3, r3, #4
 8004830:	687a      	ldr	r2, [r7, #4]
 8004832:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004838:	4311      	orrs	r1, r2
 800483a:	687a      	ldr	r2, [r7, #4]
 800483c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800483e:	4311      	orrs	r1, r2
 8004840:	687a      	ldr	r2, [r7, #4]
 8004842:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004844:	430a      	orrs	r2, r1
 8004846:	431a      	orrs	r2, r3
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f042 0201 	orr.w	r2, r2, #1
 8004850:	611a      	str	r2, [r3, #16]
 8004852:	e019      	b.n	8004888 <HAL_ADC_Init+0x318>
 8004854:	20000004 	.word	0x20000004
 8004858:	053e2d63 	.word	0x053e2d63
 800485c:	50000100 	.word	0x50000100
 8004860:	50000400 	.word	0x50000400
 8004864:	50000500 	.word	0x50000500
 8004868:	50000600 	.word	0x50000600
 800486c:	50000300 	.word	0x50000300
 8004870:	50000700 	.word	0x50000700
 8004874:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	691a      	ldr	r2, [r3, #16]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f022 0201 	bic.w	r2, r2, #1
 8004886:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	695b      	ldr	r3, [r3, #20]
 800488c:	2b01      	cmp	r3, #1
 800488e:	d10c      	bne.n	80048aa <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004896:	f023 010f 	bic.w	r1, r3, #15
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6a1b      	ldr	r3, [r3, #32]
 800489e:	1e5a      	subs	r2, r3, #1
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	430a      	orrs	r2, r1
 80048a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80048a8:	e007      	b.n	80048ba <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f022 020f 	bic.w	r2, r2, #15
 80048b8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048be:	f023 0303 	bic.w	r3, r3, #3
 80048c2:	f043 0201 	orr.w	r2, r3, #1
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80048ca:	e007      	b.n	80048dc <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048d0:	f043 0210 	orr.w	r2, r3, #16
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80048dc:	7ffb      	ldrb	r3, [r7, #31]
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3724      	adds	r7, #36	@ 0x24
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd90      	pop	{r4, r7, pc}
 80048e6:	bf00      	nop

080048e8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b086      	sub	sp, #24
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	60b9      	str	r1, [r7, #8]
 80048f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80048fc:	d004      	beq.n	8004908 <HAL_ADC_Start_DMA+0x20>
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a5a      	ldr	r2, [pc, #360]	@ (8004a6c <HAL_ADC_Start_DMA+0x184>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d101      	bne.n	800490c <HAL_ADC_Start_DMA+0x24>
 8004908:	4b59      	ldr	r3, [pc, #356]	@ (8004a70 <HAL_ADC_Start_DMA+0x188>)
 800490a:	e000      	b.n	800490e <HAL_ADC_Start_DMA+0x26>
 800490c:	4b59      	ldr	r3, [pc, #356]	@ (8004a74 <HAL_ADC_Start_DMA+0x18c>)
 800490e:	4618      	mov	r0, r3
 8004910:	f7ff fd70 	bl	80043f4 <LL_ADC_GetMultimode>
 8004914:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4618      	mov	r0, r3
 800491c:	f7ff fe01 	bl	8004522 <LL_ADC_REG_IsConversionOngoing>
 8004920:	4603      	mov	r3, r0
 8004922:	2b00      	cmp	r3, #0
 8004924:	f040 809b 	bne.w	8004a5e <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800492e:	2b01      	cmp	r3, #1
 8004930:	d101      	bne.n	8004936 <HAL_ADC_Start_DMA+0x4e>
 8004932:	2302      	movs	r3, #2
 8004934:	e096      	b.n	8004a64 <HAL_ADC_Start_DMA+0x17c>
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2201      	movs	r2, #1
 800493a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4a4d      	ldr	r2, [pc, #308]	@ (8004a78 <HAL_ADC_Start_DMA+0x190>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d008      	beq.n	800495a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d005      	beq.n	800495a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	2b05      	cmp	r3, #5
 8004952:	d002      	beq.n	800495a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	2b09      	cmp	r3, #9
 8004958:	d17a      	bne.n	8004a50 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800495a:	68f8      	ldr	r0, [r7, #12]
 800495c:	f000 fcf6 	bl	800534c <ADC_Enable>
 8004960:	4603      	mov	r3, r0
 8004962:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004964:	7dfb      	ldrb	r3, [r7, #23]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d16d      	bne.n	8004a46 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800496e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004972:	f023 0301 	bic.w	r3, r3, #1
 8004976:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4a3a      	ldr	r2, [pc, #232]	@ (8004a6c <HAL_ADC_Start_DMA+0x184>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d009      	beq.n	800499c <HAL_ADC_Start_DMA+0xb4>
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a3b      	ldr	r2, [pc, #236]	@ (8004a7c <HAL_ADC_Start_DMA+0x194>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d002      	beq.n	8004998 <HAL_ADC_Start_DMA+0xb0>
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	e003      	b.n	80049a0 <HAL_ADC_Start_DMA+0xb8>
 8004998:	4b39      	ldr	r3, [pc, #228]	@ (8004a80 <HAL_ADC_Start_DMA+0x198>)
 800499a:	e001      	b.n	80049a0 <HAL_ADC_Start_DMA+0xb8>
 800499c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80049a0:	68fa      	ldr	r2, [r7, #12]
 80049a2:	6812      	ldr	r2, [r2, #0]
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d002      	beq.n	80049ae <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d105      	bne.n	80049ba <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049b2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d006      	beq.n	80049d4 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049ca:	f023 0206 	bic.w	r2, r3, #6
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	661a      	str	r2, [r3, #96]	@ 0x60
 80049d2:	e002      	b.n	80049da <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2200      	movs	r2, #0
 80049d8:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049de:	4a29      	ldr	r2, [pc, #164]	@ (8004a84 <HAL_ADC_Start_DMA+0x19c>)
 80049e0:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049e6:	4a28      	ldr	r2, [pc, #160]	@ (8004a88 <HAL_ADC_Start_DMA+0x1a0>)
 80049e8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049ee:	4a27      	ldr	r2, [pc, #156]	@ (8004a8c <HAL_ADC_Start_DMA+0x1a4>)
 80049f0:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	221c      	movs	r2, #28
 80049f8:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2200      	movs	r2, #0
 80049fe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	685a      	ldr	r2, [r3, #4]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f042 0210 	orr.w	r2, r2, #16
 8004a10:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	68da      	ldr	r2, [r3, #12]
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f042 0201 	orr.w	r2, r2, #1
 8004a20:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	3340      	adds	r3, #64	@ 0x40
 8004a2c:	4619      	mov	r1, r3
 8004a2e:	68ba      	ldr	r2, [r7, #8]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	f001 f89b 	bl	8005b6c <HAL_DMA_Start_IT>
 8004a36:	4603      	mov	r3, r0
 8004a38:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f7ff fd5b 	bl	80044fa <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004a44:	e00d      	b.n	8004a62 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8004a4e:	e008      	b.n	8004a62 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2200      	movs	r2, #0
 8004a58:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8004a5c:	e001      	b.n	8004a62 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004a5e:	2302      	movs	r3, #2
 8004a60:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004a62:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	3718      	adds	r7, #24
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}
 8004a6c:	50000100 	.word	0x50000100
 8004a70:	50000300 	.word	0x50000300
 8004a74:	50000700 	.word	0x50000700
 8004a78:	50000600 	.word	0x50000600
 8004a7c:	50000500 	.word	0x50000500
 8004a80:	50000400 	.word	0x50000400
 8004a84:	08005479 	.word	0x08005479
 8004a88:	08005551 	.word	0x08005551
 8004a8c:	0800556d 	.word	0x0800556d

08004a90 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b083      	sub	sp, #12
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004a98:	bf00      	nop
 8004a9a:	370c      	adds	r7, #12
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr

08004aa4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b083      	sub	sp, #12
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004aac:	bf00      	nop
 8004aae:	370c      	adds	r7, #12
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab6:	4770      	bx	lr

08004ab8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b083      	sub	sp, #12
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004ac0:	bf00      	nop
 8004ac2:	370c      	adds	r7, #12
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr

08004acc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b0b6      	sub	sp, #216	@ 0xd8
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
 8004ad4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004adc:	2300      	movs	r3, #0
 8004ade:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004ae6:	2b01      	cmp	r3, #1
 8004ae8:	d102      	bne.n	8004af0 <HAL_ADC_ConfigChannel+0x24>
 8004aea:	2302      	movs	r3, #2
 8004aec:	f000 bc13 	b.w	8005316 <HAL_ADC_ConfigChannel+0x84a>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4618      	mov	r0, r3
 8004afe:	f7ff fd10 	bl	8004522 <LL_ADC_REG_IsConversionOngoing>
 8004b02:	4603      	mov	r3, r0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	f040 83f3 	bne.w	80052f0 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6818      	ldr	r0, [r3, #0]
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	6859      	ldr	r1, [r3, #4]
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	461a      	mov	r2, r3
 8004b18:	f7ff fbf1 	bl	80042fe <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4618      	mov	r0, r3
 8004b22:	f7ff fcfe 	bl	8004522 <LL_ADC_REG_IsConversionOngoing>
 8004b26:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4618      	mov	r0, r3
 8004b30:	f7ff fd0a 	bl	8004548 <LL_ADC_INJ_IsConversionOngoing>
 8004b34:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004b38:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	f040 81d9 	bne.w	8004ef4 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004b42:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	f040 81d4 	bne.w	8004ef4 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004b54:	d10f      	bne.n	8004b76 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6818      	ldr	r0, [r3, #0]
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	4619      	mov	r1, r3
 8004b62:	f7ff fbf8 	bl	8004356 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f7ff fb9f 	bl	80042b2 <LL_ADC_SetSamplingTimeCommonConfig>
 8004b74:	e00e      	b.n	8004b94 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6818      	ldr	r0, [r3, #0]
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	6819      	ldr	r1, [r3, #0]
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	461a      	mov	r2, r3
 8004b84:	f7ff fbe7 	bl	8004356 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	2100      	movs	r1, #0
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f7ff fb8f 	bl	80042b2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	695a      	ldr	r2, [r3, #20]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	08db      	lsrs	r3, r3, #3
 8004ba0:	f003 0303 	and.w	r3, r3, #3
 8004ba4:	005b      	lsls	r3, r3, #1
 8004ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8004baa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	691b      	ldr	r3, [r3, #16]
 8004bb2:	2b04      	cmp	r3, #4
 8004bb4:	d022      	beq.n	8004bfc <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6818      	ldr	r0, [r3, #0]
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	6919      	ldr	r1, [r3, #16]
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004bc6:	f7ff fae9 	bl	800419c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6818      	ldr	r0, [r3, #0]
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	6919      	ldr	r1, [r3, #16]
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	461a      	mov	r2, r3
 8004bd8:	f7ff fb35 	bl	8004246 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6818      	ldr	r0, [r3, #0]
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	d102      	bne.n	8004bf2 <HAL_ADC_ConfigChannel+0x126>
 8004bec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004bf0:	e000      	b.n	8004bf4 <HAL_ADC_ConfigChannel+0x128>
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	f7ff fb41 	bl	800427c <LL_ADC_SetOffsetSaturation>
 8004bfa:	e17b      	b.n	8004ef4 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	2100      	movs	r1, #0
 8004c02:	4618      	mov	r0, r3
 8004c04:	f7ff faee 	bl	80041e4 <LL_ADC_GetOffsetChannel>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d10a      	bne.n	8004c28 <HAL_ADC_ConfigChannel+0x15c>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	2100      	movs	r1, #0
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f7ff fae3 	bl	80041e4 <LL_ADC_GetOffsetChannel>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	0e9b      	lsrs	r3, r3, #26
 8004c22:	f003 021f 	and.w	r2, r3, #31
 8004c26:	e01e      	b.n	8004c66 <HAL_ADC_ConfigChannel+0x19a>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	2100      	movs	r1, #0
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f7ff fad8 	bl	80041e4 <LL_ADC_GetOffsetChannel>
 8004c34:	4603      	mov	r3, r0
 8004c36:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c3a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004c3e:	fa93 f3a3 	rbit	r3, r3
 8004c42:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004c46:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004c4a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004c4e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d101      	bne.n	8004c5a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8004c56:	2320      	movs	r3, #32
 8004c58:	e004      	b.n	8004c64 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8004c5a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004c5e:	fab3 f383 	clz	r3, r3
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d105      	bne.n	8004c7e <HAL_ADC_ConfigChannel+0x1b2>
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	0e9b      	lsrs	r3, r3, #26
 8004c78:	f003 031f 	and.w	r3, r3, #31
 8004c7c:	e018      	b.n	8004cb0 <HAL_ADC_ConfigChannel+0x1e4>
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c86:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004c8a:	fa93 f3a3 	rbit	r3, r3
 8004c8e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8004c92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c96:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8004c9a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d101      	bne.n	8004ca6 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8004ca2:	2320      	movs	r3, #32
 8004ca4:	e004      	b.n	8004cb0 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8004ca6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004caa:	fab3 f383 	clz	r3, r3
 8004cae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d106      	bne.n	8004cc2 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	2100      	movs	r1, #0
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f7ff faa7 	bl	8004210 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	2101      	movs	r1, #1
 8004cc8:	4618      	mov	r0, r3
 8004cca:	f7ff fa8b 	bl	80041e4 <LL_ADC_GetOffsetChannel>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d10a      	bne.n	8004cee <HAL_ADC_ConfigChannel+0x222>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	2101      	movs	r1, #1
 8004cde:	4618      	mov	r0, r3
 8004ce0:	f7ff fa80 	bl	80041e4 <LL_ADC_GetOffsetChannel>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	0e9b      	lsrs	r3, r3, #26
 8004ce8:	f003 021f 	and.w	r2, r3, #31
 8004cec:	e01e      	b.n	8004d2c <HAL_ADC_ConfigChannel+0x260>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	2101      	movs	r1, #1
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f7ff fa75 	bl	80041e4 <LL_ADC_GetOffsetChannel>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d00:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004d04:	fa93 f3a3 	rbit	r3, r3
 8004d08:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8004d0c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004d10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8004d14:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d101      	bne.n	8004d20 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8004d1c:	2320      	movs	r3, #32
 8004d1e:	e004      	b.n	8004d2a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8004d20:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004d24:	fab3 f383 	clz	r3, r3
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d105      	bne.n	8004d44 <HAL_ADC_ConfigChannel+0x278>
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	0e9b      	lsrs	r3, r3, #26
 8004d3e:	f003 031f 	and.w	r3, r3, #31
 8004d42:	e018      	b.n	8004d76 <HAL_ADC_ConfigChannel+0x2aa>
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004d50:	fa93 f3a3 	rbit	r3, r3
 8004d54:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8004d58:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d5c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8004d60:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d101      	bne.n	8004d6c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8004d68:	2320      	movs	r3, #32
 8004d6a:	e004      	b.n	8004d76 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8004d6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004d70:	fab3 f383 	clz	r3, r3
 8004d74:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004d76:	429a      	cmp	r2, r3
 8004d78:	d106      	bne.n	8004d88 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	2101      	movs	r1, #1
 8004d82:	4618      	mov	r0, r3
 8004d84:	f7ff fa44 	bl	8004210 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	2102      	movs	r1, #2
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f7ff fa28 	bl	80041e4 <LL_ADC_GetOffsetChannel>
 8004d94:	4603      	mov	r3, r0
 8004d96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d10a      	bne.n	8004db4 <HAL_ADC_ConfigChannel+0x2e8>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	2102      	movs	r1, #2
 8004da4:	4618      	mov	r0, r3
 8004da6:	f7ff fa1d 	bl	80041e4 <LL_ADC_GetOffsetChannel>
 8004daa:	4603      	mov	r3, r0
 8004dac:	0e9b      	lsrs	r3, r3, #26
 8004dae:	f003 021f 	and.w	r2, r3, #31
 8004db2:	e01e      	b.n	8004df2 <HAL_ADC_ConfigChannel+0x326>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	2102      	movs	r1, #2
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f7ff fa12 	bl	80041e4 <LL_ADC_GetOffsetChannel>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dc6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004dca:	fa93 f3a3 	rbit	r3, r3
 8004dce:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8004dd2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004dd6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8004dda:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d101      	bne.n	8004de6 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8004de2:	2320      	movs	r3, #32
 8004de4:	e004      	b.n	8004df0 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8004de6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004dea:	fab3 f383 	clz	r3, r3
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d105      	bne.n	8004e0a <HAL_ADC_ConfigChannel+0x33e>
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	0e9b      	lsrs	r3, r3, #26
 8004e04:	f003 031f 	and.w	r3, r3, #31
 8004e08:	e016      	b.n	8004e38 <HAL_ADC_ConfigChannel+0x36c>
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e12:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004e16:	fa93 f3a3 	rbit	r3, r3
 8004e1a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8004e1c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004e1e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8004e22:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d101      	bne.n	8004e2e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8004e2a:	2320      	movs	r3, #32
 8004e2c:	e004      	b.n	8004e38 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8004e2e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004e32:	fab3 f383 	clz	r3, r3
 8004e36:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004e38:	429a      	cmp	r2, r3
 8004e3a:	d106      	bne.n	8004e4a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	2200      	movs	r2, #0
 8004e42:	2102      	movs	r1, #2
 8004e44:	4618      	mov	r0, r3
 8004e46:	f7ff f9e3 	bl	8004210 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	2103      	movs	r1, #3
 8004e50:	4618      	mov	r0, r3
 8004e52:	f7ff f9c7 	bl	80041e4 <LL_ADC_GetOffsetChannel>
 8004e56:	4603      	mov	r3, r0
 8004e58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d10a      	bne.n	8004e76 <HAL_ADC_ConfigChannel+0x3aa>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2103      	movs	r1, #3
 8004e66:	4618      	mov	r0, r3
 8004e68:	f7ff f9bc 	bl	80041e4 <LL_ADC_GetOffsetChannel>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	0e9b      	lsrs	r3, r3, #26
 8004e70:	f003 021f 	and.w	r2, r3, #31
 8004e74:	e017      	b.n	8004ea6 <HAL_ADC_ConfigChannel+0x3da>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	2103      	movs	r1, #3
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f7ff f9b1 	bl	80041e4 <LL_ADC_GetOffsetChannel>
 8004e82:	4603      	mov	r3, r0
 8004e84:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e88:	fa93 f3a3 	rbit	r3, r3
 8004e8c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004e8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004e90:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8004e92:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d101      	bne.n	8004e9c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8004e98:	2320      	movs	r3, #32
 8004e9a:	e003      	b.n	8004ea4 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8004e9c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004e9e:	fab3 f383 	clz	r3, r3
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d105      	bne.n	8004ebe <HAL_ADC_ConfigChannel+0x3f2>
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	0e9b      	lsrs	r3, r3, #26
 8004eb8:	f003 031f 	and.w	r3, r3, #31
 8004ebc:	e011      	b.n	8004ee2 <HAL_ADC_ConfigChannel+0x416>
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ec4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004ec6:	fa93 f3a3 	rbit	r3, r3
 8004eca:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004ecc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ece:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8004ed0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d101      	bne.n	8004eda <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8004ed6:	2320      	movs	r3, #32
 8004ed8:	e003      	b.n	8004ee2 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8004eda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004edc:	fab3 f383 	clz	r3, r3
 8004ee0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d106      	bne.n	8004ef4 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	2200      	movs	r2, #0
 8004eec:	2103      	movs	r1, #3
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f7ff f98e 	bl	8004210 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f7ff faeb 	bl	80044d4 <LL_ADC_IsEnabled>
 8004efe:	4603      	mov	r3, r0
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	f040 813d 	bne.w	8005180 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6818      	ldr	r0, [r3, #0]
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	6819      	ldr	r1, [r3, #0]
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	68db      	ldr	r3, [r3, #12]
 8004f12:	461a      	mov	r2, r3
 8004f14:	f7ff fa4a 	bl	80043ac <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	68db      	ldr	r3, [r3, #12]
 8004f1c:	4aa2      	ldr	r2, [pc, #648]	@ (80051a8 <HAL_ADC_ConfigChannel+0x6dc>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	f040 812e 	bne.w	8005180 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d10b      	bne.n	8004f4c <HAL_ADC_ConfigChannel+0x480>
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	0e9b      	lsrs	r3, r3, #26
 8004f3a:	3301      	adds	r3, #1
 8004f3c:	f003 031f 	and.w	r3, r3, #31
 8004f40:	2b09      	cmp	r3, #9
 8004f42:	bf94      	ite	ls
 8004f44:	2301      	movls	r3, #1
 8004f46:	2300      	movhi	r3, #0
 8004f48:	b2db      	uxtb	r3, r3
 8004f4a:	e019      	b.n	8004f80 <HAL_ADC_ConfigChannel+0x4b4>
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f54:	fa93 f3a3 	rbit	r3, r3
 8004f58:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004f5a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004f5c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8004f5e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d101      	bne.n	8004f68 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8004f64:	2320      	movs	r3, #32
 8004f66:	e003      	b.n	8004f70 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8004f68:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f6a:	fab3 f383 	clz	r3, r3
 8004f6e:	b2db      	uxtb	r3, r3
 8004f70:	3301      	adds	r3, #1
 8004f72:	f003 031f 	and.w	r3, r3, #31
 8004f76:	2b09      	cmp	r3, #9
 8004f78:	bf94      	ite	ls
 8004f7a:	2301      	movls	r3, #1
 8004f7c:	2300      	movhi	r3, #0
 8004f7e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d079      	beq.n	8005078 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d107      	bne.n	8004fa0 <HAL_ADC_ConfigChannel+0x4d4>
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	0e9b      	lsrs	r3, r3, #26
 8004f96:	3301      	adds	r3, #1
 8004f98:	069b      	lsls	r3, r3, #26
 8004f9a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004f9e:	e015      	b.n	8004fcc <HAL_ADC_ConfigChannel+0x500>
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fa6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004fa8:	fa93 f3a3 	rbit	r3, r3
 8004fac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004fae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fb0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8004fb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d101      	bne.n	8004fbc <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8004fb8:	2320      	movs	r3, #32
 8004fba:	e003      	b.n	8004fc4 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8004fbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fbe:	fab3 f383 	clz	r3, r3
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	3301      	adds	r3, #1
 8004fc6:	069b      	lsls	r3, r3, #26
 8004fc8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d109      	bne.n	8004fec <HAL_ADC_ConfigChannel+0x520>
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	0e9b      	lsrs	r3, r3, #26
 8004fde:	3301      	adds	r3, #1
 8004fe0:	f003 031f 	and.w	r3, r3, #31
 8004fe4:	2101      	movs	r1, #1
 8004fe6:	fa01 f303 	lsl.w	r3, r1, r3
 8004fea:	e017      	b.n	800501c <HAL_ADC_ConfigChannel+0x550>
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ff2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ff4:	fa93 f3a3 	rbit	r3, r3
 8004ff8:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8004ffa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ffc:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8004ffe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005000:	2b00      	cmp	r3, #0
 8005002:	d101      	bne.n	8005008 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8005004:	2320      	movs	r3, #32
 8005006:	e003      	b.n	8005010 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8005008:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800500a:	fab3 f383 	clz	r3, r3
 800500e:	b2db      	uxtb	r3, r3
 8005010:	3301      	adds	r3, #1
 8005012:	f003 031f 	and.w	r3, r3, #31
 8005016:	2101      	movs	r1, #1
 8005018:	fa01 f303 	lsl.w	r3, r1, r3
 800501c:	ea42 0103 	orr.w	r1, r2, r3
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005028:	2b00      	cmp	r3, #0
 800502a:	d10a      	bne.n	8005042 <HAL_ADC_ConfigChannel+0x576>
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	0e9b      	lsrs	r3, r3, #26
 8005032:	3301      	adds	r3, #1
 8005034:	f003 021f 	and.w	r2, r3, #31
 8005038:	4613      	mov	r3, r2
 800503a:	005b      	lsls	r3, r3, #1
 800503c:	4413      	add	r3, r2
 800503e:	051b      	lsls	r3, r3, #20
 8005040:	e018      	b.n	8005074 <HAL_ADC_ConfigChannel+0x5a8>
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800504a:	fa93 f3a3 	rbit	r3, r3
 800504e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005050:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005052:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005054:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005056:	2b00      	cmp	r3, #0
 8005058:	d101      	bne.n	800505e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800505a:	2320      	movs	r3, #32
 800505c:	e003      	b.n	8005066 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800505e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005060:	fab3 f383 	clz	r3, r3
 8005064:	b2db      	uxtb	r3, r3
 8005066:	3301      	adds	r3, #1
 8005068:	f003 021f 	and.w	r2, r3, #31
 800506c:	4613      	mov	r3, r2
 800506e:	005b      	lsls	r3, r3, #1
 8005070:	4413      	add	r3, r2
 8005072:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005074:	430b      	orrs	r3, r1
 8005076:	e07e      	b.n	8005176 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005080:	2b00      	cmp	r3, #0
 8005082:	d107      	bne.n	8005094 <HAL_ADC_ConfigChannel+0x5c8>
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	0e9b      	lsrs	r3, r3, #26
 800508a:	3301      	adds	r3, #1
 800508c:	069b      	lsls	r3, r3, #26
 800508e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005092:	e015      	b.n	80050c0 <HAL_ADC_ConfigChannel+0x5f4>
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800509a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800509c:	fa93 f3a3 	rbit	r3, r3
 80050a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80050a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80050a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d101      	bne.n	80050b0 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80050ac:	2320      	movs	r3, #32
 80050ae:	e003      	b.n	80050b8 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80050b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050b2:	fab3 f383 	clz	r3, r3
 80050b6:	b2db      	uxtb	r3, r3
 80050b8:	3301      	adds	r3, #1
 80050ba:	069b      	lsls	r3, r3, #26
 80050bc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d109      	bne.n	80050e0 <HAL_ADC_ConfigChannel+0x614>
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	0e9b      	lsrs	r3, r3, #26
 80050d2:	3301      	adds	r3, #1
 80050d4:	f003 031f 	and.w	r3, r3, #31
 80050d8:	2101      	movs	r1, #1
 80050da:	fa01 f303 	lsl.w	r3, r1, r3
 80050de:	e017      	b.n	8005110 <HAL_ADC_ConfigChannel+0x644>
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050e6:	6a3b      	ldr	r3, [r7, #32]
 80050e8:	fa93 f3a3 	rbit	r3, r3
 80050ec:	61fb      	str	r3, [r7, #28]
  return result;
 80050ee:	69fb      	ldr	r3, [r7, #28]
 80050f0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80050f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d101      	bne.n	80050fc <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80050f8:	2320      	movs	r3, #32
 80050fa:	e003      	b.n	8005104 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80050fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050fe:	fab3 f383 	clz	r3, r3
 8005102:	b2db      	uxtb	r3, r3
 8005104:	3301      	adds	r3, #1
 8005106:	f003 031f 	and.w	r3, r3, #31
 800510a:	2101      	movs	r1, #1
 800510c:	fa01 f303 	lsl.w	r3, r1, r3
 8005110:	ea42 0103 	orr.w	r1, r2, r3
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800511c:	2b00      	cmp	r3, #0
 800511e:	d10d      	bne.n	800513c <HAL_ADC_ConfigChannel+0x670>
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	0e9b      	lsrs	r3, r3, #26
 8005126:	3301      	adds	r3, #1
 8005128:	f003 021f 	and.w	r2, r3, #31
 800512c:	4613      	mov	r3, r2
 800512e:	005b      	lsls	r3, r3, #1
 8005130:	4413      	add	r3, r2
 8005132:	3b1e      	subs	r3, #30
 8005134:	051b      	lsls	r3, r3, #20
 8005136:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800513a:	e01b      	b.n	8005174 <HAL_ADC_ConfigChannel+0x6a8>
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	fa93 f3a3 	rbit	r3, r3
 8005148:	613b      	str	r3, [r7, #16]
  return result;
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800514e:	69bb      	ldr	r3, [r7, #24]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d101      	bne.n	8005158 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8005154:	2320      	movs	r3, #32
 8005156:	e003      	b.n	8005160 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8005158:	69bb      	ldr	r3, [r7, #24]
 800515a:	fab3 f383 	clz	r3, r3
 800515e:	b2db      	uxtb	r3, r3
 8005160:	3301      	adds	r3, #1
 8005162:	f003 021f 	and.w	r2, r3, #31
 8005166:	4613      	mov	r3, r2
 8005168:	005b      	lsls	r3, r3, #1
 800516a:	4413      	add	r3, r2
 800516c:	3b1e      	subs	r3, #30
 800516e:	051b      	lsls	r3, r3, #20
 8005170:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005174:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005176:	683a      	ldr	r2, [r7, #0]
 8005178:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800517a:	4619      	mov	r1, r3
 800517c:	f7ff f8eb 	bl	8004356 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	4b09      	ldr	r3, [pc, #36]	@ (80051ac <HAL_ADC_ConfigChannel+0x6e0>)
 8005186:	4013      	ands	r3, r2
 8005188:	2b00      	cmp	r3, #0
 800518a:	f000 80be 	beq.w	800530a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005196:	d004      	beq.n	80051a2 <HAL_ADC_ConfigChannel+0x6d6>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a04      	ldr	r2, [pc, #16]	@ (80051b0 <HAL_ADC_ConfigChannel+0x6e4>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d10a      	bne.n	80051b8 <HAL_ADC_ConfigChannel+0x6ec>
 80051a2:	4b04      	ldr	r3, [pc, #16]	@ (80051b4 <HAL_ADC_ConfigChannel+0x6e8>)
 80051a4:	e009      	b.n	80051ba <HAL_ADC_ConfigChannel+0x6ee>
 80051a6:	bf00      	nop
 80051a8:	407f0000 	.word	0x407f0000
 80051ac:	80080000 	.word	0x80080000
 80051b0:	50000100 	.word	0x50000100
 80051b4:	50000300 	.word	0x50000300
 80051b8:	4b59      	ldr	r3, [pc, #356]	@ (8005320 <HAL_ADC_ConfigChannel+0x854>)
 80051ba:	4618      	mov	r0, r3
 80051bc:	f7fe ffe0 	bl	8004180 <LL_ADC_GetCommonPathInternalCh>
 80051c0:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a56      	ldr	r2, [pc, #344]	@ (8005324 <HAL_ADC_ConfigChannel+0x858>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d004      	beq.n	80051d8 <HAL_ADC_ConfigChannel+0x70c>
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a55      	ldr	r2, [pc, #340]	@ (8005328 <HAL_ADC_ConfigChannel+0x85c>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d13a      	bne.n	800524e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80051d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80051dc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d134      	bne.n	800524e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80051ec:	d005      	beq.n	80051fa <HAL_ADC_ConfigChannel+0x72e>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a4e      	ldr	r2, [pc, #312]	@ (800532c <HAL_ADC_ConfigChannel+0x860>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	f040 8085 	bne.w	8005304 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005202:	d004      	beq.n	800520e <HAL_ADC_ConfigChannel+0x742>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a49      	ldr	r2, [pc, #292]	@ (8005330 <HAL_ADC_ConfigChannel+0x864>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d101      	bne.n	8005212 <HAL_ADC_ConfigChannel+0x746>
 800520e:	4a49      	ldr	r2, [pc, #292]	@ (8005334 <HAL_ADC_ConfigChannel+0x868>)
 8005210:	e000      	b.n	8005214 <HAL_ADC_ConfigChannel+0x748>
 8005212:	4a43      	ldr	r2, [pc, #268]	@ (8005320 <HAL_ADC_ConfigChannel+0x854>)
 8005214:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005218:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800521c:	4619      	mov	r1, r3
 800521e:	4610      	mov	r0, r2
 8005220:	f7fe ff9b 	bl	800415a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005224:	4b44      	ldr	r3, [pc, #272]	@ (8005338 <HAL_ADC_ConfigChannel+0x86c>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	099b      	lsrs	r3, r3, #6
 800522a:	4a44      	ldr	r2, [pc, #272]	@ (800533c <HAL_ADC_ConfigChannel+0x870>)
 800522c:	fba2 2303 	umull	r2, r3, r2, r3
 8005230:	099b      	lsrs	r3, r3, #6
 8005232:	1c5a      	adds	r2, r3, #1
 8005234:	4613      	mov	r3, r2
 8005236:	005b      	lsls	r3, r3, #1
 8005238:	4413      	add	r3, r2
 800523a:	009b      	lsls	r3, r3, #2
 800523c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800523e:	e002      	b.n	8005246 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	3b01      	subs	r3, #1
 8005244:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d1f9      	bne.n	8005240 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800524c:	e05a      	b.n	8005304 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a3b      	ldr	r2, [pc, #236]	@ (8005340 <HAL_ADC_ConfigChannel+0x874>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d125      	bne.n	80052a4 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005258:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800525c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005260:	2b00      	cmp	r3, #0
 8005262:	d11f      	bne.n	80052a4 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a31      	ldr	r2, [pc, #196]	@ (8005330 <HAL_ADC_ConfigChannel+0x864>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d104      	bne.n	8005278 <HAL_ADC_ConfigChannel+0x7ac>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a34      	ldr	r2, [pc, #208]	@ (8005344 <HAL_ADC_ConfigChannel+0x878>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d047      	beq.n	8005308 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005280:	d004      	beq.n	800528c <HAL_ADC_ConfigChannel+0x7c0>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a2a      	ldr	r2, [pc, #168]	@ (8005330 <HAL_ADC_ConfigChannel+0x864>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d101      	bne.n	8005290 <HAL_ADC_ConfigChannel+0x7c4>
 800528c:	4a29      	ldr	r2, [pc, #164]	@ (8005334 <HAL_ADC_ConfigChannel+0x868>)
 800528e:	e000      	b.n	8005292 <HAL_ADC_ConfigChannel+0x7c6>
 8005290:	4a23      	ldr	r2, [pc, #140]	@ (8005320 <HAL_ADC_ConfigChannel+0x854>)
 8005292:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005296:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800529a:	4619      	mov	r1, r3
 800529c:	4610      	mov	r0, r2
 800529e:	f7fe ff5c 	bl	800415a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80052a2:	e031      	b.n	8005308 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a27      	ldr	r2, [pc, #156]	@ (8005348 <HAL_ADC_ConfigChannel+0x87c>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d12d      	bne.n	800530a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80052ae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80052b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d127      	bne.n	800530a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a1c      	ldr	r2, [pc, #112]	@ (8005330 <HAL_ADC_ConfigChannel+0x864>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d022      	beq.n	800530a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80052cc:	d004      	beq.n	80052d8 <HAL_ADC_ConfigChannel+0x80c>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a17      	ldr	r2, [pc, #92]	@ (8005330 <HAL_ADC_ConfigChannel+0x864>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d101      	bne.n	80052dc <HAL_ADC_ConfigChannel+0x810>
 80052d8:	4a16      	ldr	r2, [pc, #88]	@ (8005334 <HAL_ADC_ConfigChannel+0x868>)
 80052da:	e000      	b.n	80052de <HAL_ADC_ConfigChannel+0x812>
 80052dc:	4a10      	ldr	r2, [pc, #64]	@ (8005320 <HAL_ADC_ConfigChannel+0x854>)
 80052de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80052e2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80052e6:	4619      	mov	r1, r3
 80052e8:	4610      	mov	r0, r2
 80052ea:	f7fe ff36 	bl	800415a <LL_ADC_SetCommonPathInternalCh>
 80052ee:	e00c      	b.n	800530a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052f4:	f043 0220 	orr.w	r2, r3, #32
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80052fc:	2301      	movs	r3, #1
 80052fe:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8005302:	e002      	b.n	800530a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005304:	bf00      	nop
 8005306:	e000      	b.n	800530a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005308:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005312:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005316:	4618      	mov	r0, r3
 8005318:	37d8      	adds	r7, #216	@ 0xd8
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}
 800531e:	bf00      	nop
 8005320:	50000700 	.word	0x50000700
 8005324:	c3210000 	.word	0xc3210000
 8005328:	90c00010 	.word	0x90c00010
 800532c:	50000600 	.word	0x50000600
 8005330:	50000100 	.word	0x50000100
 8005334:	50000300 	.word	0x50000300
 8005338:	20000004 	.word	0x20000004
 800533c:	053e2d63 	.word	0x053e2d63
 8005340:	c7520000 	.word	0xc7520000
 8005344:	50000500 	.word	0x50000500
 8005348:	cb840000 	.word	0xcb840000

0800534c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b084      	sub	sp, #16
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005354:	2300      	movs	r3, #0
 8005356:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4618      	mov	r0, r3
 800535e:	f7ff f8b9 	bl	80044d4 <LL_ADC_IsEnabled>
 8005362:	4603      	mov	r3, r0
 8005364:	2b00      	cmp	r3, #0
 8005366:	d176      	bne.n	8005456 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	689a      	ldr	r2, [r3, #8]
 800536e:	4b3c      	ldr	r3, [pc, #240]	@ (8005460 <ADC_Enable+0x114>)
 8005370:	4013      	ands	r3, r2
 8005372:	2b00      	cmp	r3, #0
 8005374:	d00d      	beq.n	8005392 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800537a:	f043 0210 	orr.w	r2, r3, #16
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005386:	f043 0201 	orr.w	r2, r3, #1
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	e062      	b.n	8005458 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4618      	mov	r0, r3
 8005398:	f7ff f888 	bl	80044ac <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80053a4:	d004      	beq.n	80053b0 <ADC_Enable+0x64>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a2e      	ldr	r2, [pc, #184]	@ (8005464 <ADC_Enable+0x118>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d101      	bne.n	80053b4 <ADC_Enable+0x68>
 80053b0:	4b2d      	ldr	r3, [pc, #180]	@ (8005468 <ADC_Enable+0x11c>)
 80053b2:	e000      	b.n	80053b6 <ADC_Enable+0x6a>
 80053b4:	4b2d      	ldr	r3, [pc, #180]	@ (800546c <ADC_Enable+0x120>)
 80053b6:	4618      	mov	r0, r3
 80053b8:	f7fe fee2 	bl	8004180 <LL_ADC_GetCommonPathInternalCh>
 80053bc:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80053be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d013      	beq.n	80053ee <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80053c6:	4b2a      	ldr	r3, [pc, #168]	@ (8005470 <ADC_Enable+0x124>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	099b      	lsrs	r3, r3, #6
 80053cc:	4a29      	ldr	r2, [pc, #164]	@ (8005474 <ADC_Enable+0x128>)
 80053ce:	fba2 2303 	umull	r2, r3, r2, r3
 80053d2:	099b      	lsrs	r3, r3, #6
 80053d4:	1c5a      	adds	r2, r3, #1
 80053d6:	4613      	mov	r3, r2
 80053d8:	005b      	lsls	r3, r3, #1
 80053da:	4413      	add	r3, r2
 80053dc:	009b      	lsls	r3, r3, #2
 80053de:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80053e0:	e002      	b.n	80053e8 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	3b01      	subs	r3, #1
 80053e6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d1f9      	bne.n	80053e2 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80053ee:	f7fe fe95 	bl	800411c <HAL_GetTick>
 80053f2:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80053f4:	e028      	b.n	8005448 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4618      	mov	r0, r3
 80053fc:	f7ff f86a 	bl	80044d4 <LL_ADC_IsEnabled>
 8005400:	4603      	mov	r3, r0
 8005402:	2b00      	cmp	r3, #0
 8005404:	d104      	bne.n	8005410 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4618      	mov	r0, r3
 800540c:	f7ff f84e 	bl	80044ac <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005410:	f7fe fe84 	bl	800411c <HAL_GetTick>
 8005414:	4602      	mov	r2, r0
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	1ad3      	subs	r3, r2, r3
 800541a:	2b02      	cmp	r3, #2
 800541c:	d914      	bls.n	8005448 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f003 0301 	and.w	r3, r3, #1
 8005428:	2b01      	cmp	r3, #1
 800542a:	d00d      	beq.n	8005448 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005430:	f043 0210 	orr.w	r2, r3, #16
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800543c:	f043 0201 	orr.w	r2, r3, #1
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	e007      	b.n	8005458 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f003 0301 	and.w	r3, r3, #1
 8005452:	2b01      	cmp	r3, #1
 8005454:	d1cf      	bne.n	80053f6 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005456:	2300      	movs	r3, #0
}
 8005458:	4618      	mov	r0, r3
 800545a:	3710      	adds	r7, #16
 800545c:	46bd      	mov	sp, r7
 800545e:	bd80      	pop	{r7, pc}
 8005460:	8000003f 	.word	0x8000003f
 8005464:	50000100 	.word	0x50000100
 8005468:	50000300 	.word	0x50000300
 800546c:	50000700 	.word	0x50000700
 8005470:	20000004 	.word	0x20000004
 8005474:	053e2d63 	.word	0x053e2d63

08005478 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b084      	sub	sp, #16
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005484:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800548a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800548e:	2b00      	cmp	r3, #0
 8005490:	d14b      	bne.n	800552a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005496:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 0308 	and.w	r3, r3, #8
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d021      	beq.n	80054f0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4618      	mov	r0, r3
 80054b2:	f7fe ff11 	bl	80042d8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d032      	beq.n	8005522 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d12b      	bne.n	8005522 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054ce:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d11f      	bne.n	8005522 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054e6:	f043 0201 	orr.w	r2, r3, #1
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	65da      	str	r2, [r3, #92]	@ 0x5c
 80054ee:	e018      	b.n	8005522 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	68db      	ldr	r3, [r3, #12]
 80054f6:	f003 0302 	and.w	r3, r3, #2
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d111      	bne.n	8005522 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005502:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800550e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005512:	2b00      	cmp	r3, #0
 8005514:	d105      	bne.n	8005522 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800551a:	f043 0201 	orr.w	r2, r3, #1
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005522:	68f8      	ldr	r0, [r7, #12]
 8005524:	f7ff fab4 	bl	8004a90 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005528:	e00e      	b.n	8005548 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800552e:	f003 0310 	and.w	r3, r3, #16
 8005532:	2b00      	cmp	r3, #0
 8005534:	d003      	beq.n	800553e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005536:	68f8      	ldr	r0, [r7, #12]
 8005538:	f7ff fabe 	bl	8004ab8 <HAL_ADC_ErrorCallback>
}
 800553c:	e004      	b.n	8005548 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005542:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	4798      	blx	r3
}
 8005548:	bf00      	nop
 800554a:	3710      	adds	r7, #16
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}

08005550 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b084      	sub	sp, #16
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800555c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800555e:	68f8      	ldr	r0, [r7, #12]
 8005560:	f7ff faa0 	bl	8004aa4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005564:	bf00      	nop
 8005566:	3710      	adds	r7, #16
 8005568:	46bd      	mov	sp, r7
 800556a:	bd80      	pop	{r7, pc}

0800556c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005578:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800557e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800558a:	f043 0204 	orr.w	r2, r3, #4
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005592:	68f8      	ldr	r0, [r7, #12]
 8005594:	f7ff fa90 	bl	8004ab8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005598:	bf00      	nop
 800559a:	3710      	adds	r7, #16
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}

080055a0 <LL_ADC_IsEnabled>:
{
 80055a0:	b480      	push	{r7}
 80055a2:	b083      	sub	sp, #12
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	689b      	ldr	r3, [r3, #8]
 80055ac:	f003 0301 	and.w	r3, r3, #1
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	d101      	bne.n	80055b8 <LL_ADC_IsEnabled+0x18>
 80055b4:	2301      	movs	r3, #1
 80055b6:	e000      	b.n	80055ba <LL_ADC_IsEnabled+0x1a>
 80055b8:	2300      	movs	r3, #0
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	370c      	adds	r7, #12
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr

080055c6 <LL_ADC_REG_IsConversionOngoing>:
{
 80055c6:	b480      	push	{r7}
 80055c8:	b083      	sub	sp, #12
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	f003 0304 	and.w	r3, r3, #4
 80055d6:	2b04      	cmp	r3, #4
 80055d8:	d101      	bne.n	80055de <LL_ADC_REG_IsConversionOngoing+0x18>
 80055da:	2301      	movs	r3, #1
 80055dc:	e000      	b.n	80055e0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80055de:	2300      	movs	r3, #0
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	370c      	adds	r7, #12
 80055e4:	46bd      	mov	sp, r7
 80055e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ea:	4770      	bx	lr

080055ec <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80055ec:	b590      	push	{r4, r7, lr}
 80055ee:	b0a1      	sub	sp, #132	@ 0x84
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
 80055f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80055f6:	2300      	movs	r3, #0
 80055f8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005602:	2b01      	cmp	r3, #1
 8005604:	d101      	bne.n	800560a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005606:	2302      	movs	r3, #2
 8005608:	e0e7      	b.n	80057da <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2201      	movs	r2, #1
 800560e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005612:	2300      	movs	r3, #0
 8005614:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005616:	2300      	movs	r3, #0
 8005618:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005622:	d102      	bne.n	800562a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005624:	4b6f      	ldr	r3, [pc, #444]	@ (80057e4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005626:	60bb      	str	r3, [r7, #8]
 8005628:	e009      	b.n	800563e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a6e      	ldr	r2, [pc, #440]	@ (80057e8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d102      	bne.n	800563a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8005634:	4b6d      	ldr	r3, [pc, #436]	@ (80057ec <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005636:	60bb      	str	r3, [r7, #8]
 8005638:	e001      	b.n	800563e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800563a:	2300      	movs	r3, #0
 800563c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d10b      	bne.n	800565c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005648:	f043 0220 	orr.w	r2, r3, #32
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2200      	movs	r2, #0
 8005654:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	e0be      	b.n	80057da <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	4618      	mov	r0, r3
 8005660:	f7ff ffb1 	bl	80055c6 <LL_ADC_REG_IsConversionOngoing>
 8005664:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4618      	mov	r0, r3
 800566c:	f7ff ffab 	bl	80055c6 <LL_ADC_REG_IsConversionOngoing>
 8005670:	4603      	mov	r3, r0
 8005672:	2b00      	cmp	r3, #0
 8005674:	f040 80a0 	bne.w	80057b8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005678:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800567a:	2b00      	cmp	r3, #0
 800567c:	f040 809c 	bne.w	80057b8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005688:	d004      	beq.n	8005694 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a55      	ldr	r2, [pc, #340]	@ (80057e4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d101      	bne.n	8005698 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8005694:	4b56      	ldr	r3, [pc, #344]	@ (80057f0 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8005696:	e000      	b.n	800569a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8005698:	4b56      	ldr	r3, [pc, #344]	@ (80057f4 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800569a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d04b      	beq.n	800573c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80056a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	6859      	ldr	r1, [r3, #4]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80056b6:	035b      	lsls	r3, r3, #13
 80056b8:	430b      	orrs	r3, r1
 80056ba:	431a      	orrs	r2, r3
 80056bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80056be:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80056c8:	d004      	beq.n	80056d4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a45      	ldr	r2, [pc, #276]	@ (80057e4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d10f      	bne.n	80056f4 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80056d4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80056d8:	f7ff ff62 	bl	80055a0 <LL_ADC_IsEnabled>
 80056dc:	4604      	mov	r4, r0
 80056de:	4841      	ldr	r0, [pc, #260]	@ (80057e4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80056e0:	f7ff ff5e 	bl	80055a0 <LL_ADC_IsEnabled>
 80056e4:	4603      	mov	r3, r0
 80056e6:	4323      	orrs	r3, r4
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	bf0c      	ite	eq
 80056ec:	2301      	moveq	r3, #1
 80056ee:	2300      	movne	r3, #0
 80056f0:	b2db      	uxtb	r3, r3
 80056f2:	e012      	b.n	800571a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80056f4:	483c      	ldr	r0, [pc, #240]	@ (80057e8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80056f6:	f7ff ff53 	bl	80055a0 <LL_ADC_IsEnabled>
 80056fa:	4604      	mov	r4, r0
 80056fc:	483b      	ldr	r0, [pc, #236]	@ (80057ec <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80056fe:	f7ff ff4f 	bl	80055a0 <LL_ADC_IsEnabled>
 8005702:	4603      	mov	r3, r0
 8005704:	431c      	orrs	r4, r3
 8005706:	483c      	ldr	r0, [pc, #240]	@ (80057f8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005708:	f7ff ff4a 	bl	80055a0 <LL_ADC_IsEnabled>
 800570c:	4603      	mov	r3, r0
 800570e:	4323      	orrs	r3, r4
 8005710:	2b00      	cmp	r3, #0
 8005712:	bf0c      	ite	eq
 8005714:	2301      	moveq	r3, #1
 8005716:	2300      	movne	r3, #0
 8005718:	b2db      	uxtb	r3, r3
 800571a:	2b00      	cmp	r3, #0
 800571c:	d056      	beq.n	80057cc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800571e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005726:	f023 030f 	bic.w	r3, r3, #15
 800572a:	683a      	ldr	r2, [r7, #0]
 800572c:	6811      	ldr	r1, [r2, #0]
 800572e:	683a      	ldr	r2, [r7, #0]
 8005730:	6892      	ldr	r2, [r2, #8]
 8005732:	430a      	orrs	r2, r1
 8005734:	431a      	orrs	r2, r3
 8005736:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005738:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800573a:	e047      	b.n	80057cc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800573c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005744:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005746:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005750:	d004      	beq.n	800575c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4a23      	ldr	r2, [pc, #140]	@ (80057e4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d10f      	bne.n	800577c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800575c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005760:	f7ff ff1e 	bl	80055a0 <LL_ADC_IsEnabled>
 8005764:	4604      	mov	r4, r0
 8005766:	481f      	ldr	r0, [pc, #124]	@ (80057e4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005768:	f7ff ff1a 	bl	80055a0 <LL_ADC_IsEnabled>
 800576c:	4603      	mov	r3, r0
 800576e:	4323      	orrs	r3, r4
 8005770:	2b00      	cmp	r3, #0
 8005772:	bf0c      	ite	eq
 8005774:	2301      	moveq	r3, #1
 8005776:	2300      	movne	r3, #0
 8005778:	b2db      	uxtb	r3, r3
 800577a:	e012      	b.n	80057a2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800577c:	481a      	ldr	r0, [pc, #104]	@ (80057e8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800577e:	f7ff ff0f 	bl	80055a0 <LL_ADC_IsEnabled>
 8005782:	4604      	mov	r4, r0
 8005784:	4819      	ldr	r0, [pc, #100]	@ (80057ec <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005786:	f7ff ff0b 	bl	80055a0 <LL_ADC_IsEnabled>
 800578a:	4603      	mov	r3, r0
 800578c:	431c      	orrs	r4, r3
 800578e:	481a      	ldr	r0, [pc, #104]	@ (80057f8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005790:	f7ff ff06 	bl	80055a0 <LL_ADC_IsEnabled>
 8005794:	4603      	mov	r3, r0
 8005796:	4323      	orrs	r3, r4
 8005798:	2b00      	cmp	r3, #0
 800579a:	bf0c      	ite	eq
 800579c:	2301      	moveq	r3, #1
 800579e:	2300      	movne	r3, #0
 80057a0:	b2db      	uxtb	r3, r3
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d012      	beq.n	80057cc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80057a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80057ae:	f023 030f 	bic.w	r3, r3, #15
 80057b2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80057b4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80057b6:	e009      	b.n	80057cc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057bc:	f043 0220 	orr.w	r2, r3, #32
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80057ca:	e000      	b.n	80057ce <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80057cc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2200      	movs	r2, #0
 80057d2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80057d6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80057da:	4618      	mov	r0, r3
 80057dc:	3784      	adds	r7, #132	@ 0x84
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd90      	pop	{r4, r7, pc}
 80057e2:	bf00      	nop
 80057e4:	50000100 	.word	0x50000100
 80057e8:	50000400 	.word	0x50000400
 80057ec:	50000500 	.word	0x50000500
 80057f0:	50000300 	.word	0x50000300
 80057f4:	50000700 	.word	0x50000700
 80057f8:	50000600 	.word	0x50000600

080057fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b085      	sub	sp, #20
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	f003 0307 	and.w	r3, r3, #7
 800580a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800580c:	4b0c      	ldr	r3, [pc, #48]	@ (8005840 <__NVIC_SetPriorityGrouping+0x44>)
 800580e:	68db      	ldr	r3, [r3, #12]
 8005810:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005812:	68ba      	ldr	r2, [r7, #8]
 8005814:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005818:	4013      	ands	r3, r2
 800581a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005824:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005828:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800582c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800582e:	4a04      	ldr	r2, [pc, #16]	@ (8005840 <__NVIC_SetPriorityGrouping+0x44>)
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	60d3      	str	r3, [r2, #12]
}
 8005834:	bf00      	nop
 8005836:	3714      	adds	r7, #20
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr
 8005840:	e000ed00 	.word	0xe000ed00

08005844 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005844:	b480      	push	{r7}
 8005846:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005848:	4b04      	ldr	r3, [pc, #16]	@ (800585c <__NVIC_GetPriorityGrouping+0x18>)
 800584a:	68db      	ldr	r3, [r3, #12]
 800584c:	0a1b      	lsrs	r3, r3, #8
 800584e:	f003 0307 	and.w	r3, r3, #7
}
 8005852:	4618      	mov	r0, r3
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr
 800585c:	e000ed00 	.word	0xe000ed00

08005860 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005860:	b480      	push	{r7}
 8005862:	b083      	sub	sp, #12
 8005864:	af00      	add	r7, sp, #0
 8005866:	4603      	mov	r3, r0
 8005868:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800586a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800586e:	2b00      	cmp	r3, #0
 8005870:	db0b      	blt.n	800588a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005872:	79fb      	ldrb	r3, [r7, #7]
 8005874:	f003 021f 	and.w	r2, r3, #31
 8005878:	4907      	ldr	r1, [pc, #28]	@ (8005898 <__NVIC_EnableIRQ+0x38>)
 800587a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800587e:	095b      	lsrs	r3, r3, #5
 8005880:	2001      	movs	r0, #1
 8005882:	fa00 f202 	lsl.w	r2, r0, r2
 8005886:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800588a:	bf00      	nop
 800588c:	370c      	adds	r7, #12
 800588e:	46bd      	mov	sp, r7
 8005890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005894:	4770      	bx	lr
 8005896:	bf00      	nop
 8005898:	e000e100 	.word	0xe000e100

0800589c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800589c:	b480      	push	{r7}
 800589e:	b083      	sub	sp, #12
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	4603      	mov	r3, r0
 80058a4:	6039      	str	r1, [r7, #0]
 80058a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	db0a      	blt.n	80058c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	b2da      	uxtb	r2, r3
 80058b4:	490c      	ldr	r1, [pc, #48]	@ (80058e8 <__NVIC_SetPriority+0x4c>)
 80058b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058ba:	0112      	lsls	r2, r2, #4
 80058bc:	b2d2      	uxtb	r2, r2
 80058be:	440b      	add	r3, r1
 80058c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80058c4:	e00a      	b.n	80058dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	b2da      	uxtb	r2, r3
 80058ca:	4908      	ldr	r1, [pc, #32]	@ (80058ec <__NVIC_SetPriority+0x50>)
 80058cc:	79fb      	ldrb	r3, [r7, #7]
 80058ce:	f003 030f 	and.w	r3, r3, #15
 80058d2:	3b04      	subs	r3, #4
 80058d4:	0112      	lsls	r2, r2, #4
 80058d6:	b2d2      	uxtb	r2, r2
 80058d8:	440b      	add	r3, r1
 80058da:	761a      	strb	r2, [r3, #24]
}
 80058dc:	bf00      	nop
 80058de:	370c      	adds	r7, #12
 80058e0:	46bd      	mov	sp, r7
 80058e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e6:	4770      	bx	lr
 80058e8:	e000e100 	.word	0xe000e100
 80058ec:	e000ed00 	.word	0xe000ed00

080058f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b089      	sub	sp, #36	@ 0x24
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	60f8      	str	r0, [r7, #12]
 80058f8:	60b9      	str	r1, [r7, #8]
 80058fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	f003 0307 	and.w	r3, r3, #7
 8005902:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005904:	69fb      	ldr	r3, [r7, #28]
 8005906:	f1c3 0307 	rsb	r3, r3, #7
 800590a:	2b04      	cmp	r3, #4
 800590c:	bf28      	it	cs
 800590e:	2304      	movcs	r3, #4
 8005910:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005912:	69fb      	ldr	r3, [r7, #28]
 8005914:	3304      	adds	r3, #4
 8005916:	2b06      	cmp	r3, #6
 8005918:	d902      	bls.n	8005920 <NVIC_EncodePriority+0x30>
 800591a:	69fb      	ldr	r3, [r7, #28]
 800591c:	3b03      	subs	r3, #3
 800591e:	e000      	b.n	8005922 <NVIC_EncodePriority+0x32>
 8005920:	2300      	movs	r3, #0
 8005922:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005924:	f04f 32ff 	mov.w	r2, #4294967295
 8005928:	69bb      	ldr	r3, [r7, #24]
 800592a:	fa02 f303 	lsl.w	r3, r2, r3
 800592e:	43da      	mvns	r2, r3
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	401a      	ands	r2, r3
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005938:	f04f 31ff 	mov.w	r1, #4294967295
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	fa01 f303 	lsl.w	r3, r1, r3
 8005942:	43d9      	mvns	r1, r3
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005948:	4313      	orrs	r3, r2
         );
}
 800594a:	4618      	mov	r0, r3
 800594c:	3724      	adds	r7, #36	@ 0x24
 800594e:	46bd      	mov	sp, r7
 8005950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005954:	4770      	bx	lr
	...

08005958 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b082      	sub	sp, #8
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	3b01      	subs	r3, #1
 8005964:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005968:	d301      	bcc.n	800596e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800596a:	2301      	movs	r3, #1
 800596c:	e00f      	b.n	800598e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800596e:	4a0a      	ldr	r2, [pc, #40]	@ (8005998 <SysTick_Config+0x40>)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	3b01      	subs	r3, #1
 8005974:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005976:	210f      	movs	r1, #15
 8005978:	f04f 30ff 	mov.w	r0, #4294967295
 800597c:	f7ff ff8e 	bl	800589c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005980:	4b05      	ldr	r3, [pc, #20]	@ (8005998 <SysTick_Config+0x40>)
 8005982:	2200      	movs	r2, #0
 8005984:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005986:	4b04      	ldr	r3, [pc, #16]	@ (8005998 <SysTick_Config+0x40>)
 8005988:	2207      	movs	r2, #7
 800598a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800598c:	2300      	movs	r3, #0
}
 800598e:	4618      	mov	r0, r3
 8005990:	3708      	adds	r7, #8
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
 8005996:	bf00      	nop
 8005998:	e000e010 	.word	0xe000e010

0800599c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b082      	sub	sp, #8
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	f7ff ff29 	bl	80057fc <__NVIC_SetPriorityGrouping>
}
 80059aa:	bf00      	nop
 80059ac:	3708      	adds	r7, #8
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}

080059b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80059b2:	b580      	push	{r7, lr}
 80059b4:	b086      	sub	sp, #24
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	4603      	mov	r3, r0
 80059ba:	60b9      	str	r1, [r7, #8]
 80059bc:	607a      	str	r2, [r7, #4]
 80059be:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80059c0:	f7ff ff40 	bl	8005844 <__NVIC_GetPriorityGrouping>
 80059c4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80059c6:	687a      	ldr	r2, [r7, #4]
 80059c8:	68b9      	ldr	r1, [r7, #8]
 80059ca:	6978      	ldr	r0, [r7, #20]
 80059cc:	f7ff ff90 	bl	80058f0 <NVIC_EncodePriority>
 80059d0:	4602      	mov	r2, r0
 80059d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80059d6:	4611      	mov	r1, r2
 80059d8:	4618      	mov	r0, r3
 80059da:	f7ff ff5f 	bl	800589c <__NVIC_SetPriority>
}
 80059de:	bf00      	nop
 80059e0:	3718      	adds	r7, #24
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}

080059e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80059e6:	b580      	push	{r7, lr}
 80059e8:	b082      	sub	sp, #8
 80059ea:	af00      	add	r7, sp, #0
 80059ec:	4603      	mov	r3, r0
 80059ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80059f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059f4:	4618      	mov	r0, r3
 80059f6:	f7ff ff33 	bl	8005860 <__NVIC_EnableIRQ>
}
 80059fa:	bf00      	nop
 80059fc:	3708      	adds	r7, #8
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}

08005a02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005a02:	b580      	push	{r7, lr}
 8005a04:	b082      	sub	sp, #8
 8005a06:	af00      	add	r7, sp, #0
 8005a08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	f7ff ffa4 	bl	8005958 <SysTick_Config>
 8005a10:	4603      	mov	r3, r0
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3708      	adds	r7, #8
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}
	...

08005a1c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b084      	sub	sp, #16
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d101      	bne.n	8005a2e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e08d      	b.n	8005b4a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	461a      	mov	r2, r3
 8005a34:	4b47      	ldr	r3, [pc, #284]	@ (8005b54 <HAL_DMA_Init+0x138>)
 8005a36:	429a      	cmp	r2, r3
 8005a38:	d80f      	bhi.n	8005a5a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	461a      	mov	r2, r3
 8005a40:	4b45      	ldr	r3, [pc, #276]	@ (8005b58 <HAL_DMA_Init+0x13c>)
 8005a42:	4413      	add	r3, r2
 8005a44:	4a45      	ldr	r2, [pc, #276]	@ (8005b5c <HAL_DMA_Init+0x140>)
 8005a46:	fba2 2303 	umull	r2, r3, r2, r3
 8005a4a:	091b      	lsrs	r3, r3, #4
 8005a4c:	009a      	lsls	r2, r3, #2
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a42      	ldr	r2, [pc, #264]	@ (8005b60 <HAL_DMA_Init+0x144>)
 8005a56:	641a      	str	r2, [r3, #64]	@ 0x40
 8005a58:	e00e      	b.n	8005a78 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	461a      	mov	r2, r3
 8005a60:	4b40      	ldr	r3, [pc, #256]	@ (8005b64 <HAL_DMA_Init+0x148>)
 8005a62:	4413      	add	r3, r2
 8005a64:	4a3d      	ldr	r2, [pc, #244]	@ (8005b5c <HAL_DMA_Init+0x140>)
 8005a66:	fba2 2303 	umull	r2, r3, r2, r3
 8005a6a:	091b      	lsrs	r3, r3, #4
 8005a6c:	009a      	lsls	r2, r3, #2
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a3c      	ldr	r2, [pc, #240]	@ (8005b68 <HAL_DMA_Init+0x14c>)
 8005a76:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2202      	movs	r2, #2
 8005a7c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005a8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a92:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005a9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	691b      	ldr	r3, [r3, #16]
 8005aa2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005aa8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	699b      	ldr	r3, [r3, #24]
 8005aae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ab4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6a1b      	ldr	r3, [r3, #32]
 8005aba:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005abc:	68fa      	ldr	r2, [r7, #12]
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	68fa      	ldr	r2, [r7, #12]
 8005ac8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005aca:	6878      	ldr	r0, [r7, #4]
 8005acc:	f000 fa76 	bl	8005fbc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ad8:	d102      	bne.n	8005ae0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2200      	movs	r2, #0
 8005ade:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	685a      	ldr	r2, [r3, #4]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ae8:	b2d2      	uxtb	r2, r2
 8005aea:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005af0:	687a      	ldr	r2, [r7, #4]
 8005af2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005af4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d010      	beq.n	8005b20 <HAL_DMA_Init+0x104>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	2b04      	cmp	r3, #4
 8005b04:	d80c      	bhi.n	8005b20 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	f000 fa96 	bl	8006038 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b10:	2200      	movs	r2, #0
 8005b12:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b18:	687a      	ldr	r2, [r7, #4]
 8005b1a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005b1c:	605a      	str	r2, [r3, #4]
 8005b1e:	e008      	b.n	8005b32 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2200      	movs	r2, #0
 8005b44:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005b48:	2300      	movs	r3, #0
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3710      	adds	r7, #16
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}
 8005b52:	bf00      	nop
 8005b54:	40020407 	.word	0x40020407
 8005b58:	bffdfff8 	.word	0xbffdfff8
 8005b5c:	cccccccd 	.word	0xcccccccd
 8005b60:	40020000 	.word	0x40020000
 8005b64:	bffdfbf8 	.word	0xbffdfbf8
 8005b68:	40020400 	.word	0x40020400

08005b6c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b086      	sub	sp, #24
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	60f8      	str	r0, [r7, #12]
 8005b74:	60b9      	str	r1, [r7, #8]
 8005b76:	607a      	str	r2, [r7, #4]
 8005b78:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	d101      	bne.n	8005b8c <HAL_DMA_Start_IT+0x20>
 8005b88:	2302      	movs	r3, #2
 8005b8a:	e066      	b.n	8005c5a <HAL_DMA_Start_IT+0xee>
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2201      	movs	r2, #1
 8005b90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005b9a:	b2db      	uxtb	r3, r3
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d155      	bne.n	8005c4c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2202      	movs	r2, #2
 8005ba4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2200      	movs	r2, #0
 8005bac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f022 0201 	bic.w	r2, r2, #1
 8005bbc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	687a      	ldr	r2, [r7, #4]
 8005bc2:	68b9      	ldr	r1, [r7, #8]
 8005bc4:	68f8      	ldr	r0, [r7, #12]
 8005bc6:	f000 f9bb 	bl	8005f40 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d008      	beq.n	8005be4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f042 020e 	orr.w	r2, r2, #14
 8005be0:	601a      	str	r2, [r3, #0]
 8005be2:	e00f      	b.n	8005c04 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f022 0204 	bic.w	r2, r2, #4
 8005bf2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	681a      	ldr	r2, [r3, #0]
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f042 020a 	orr.w	r2, r2, #10
 8005c02:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d007      	beq.n	8005c22 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c20:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d007      	beq.n	8005c3a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c34:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c38:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f042 0201 	orr.w	r2, r2, #1
 8005c48:	601a      	str	r2, [r3, #0]
 8005c4a:	e005      	b.n	8005c58 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005c54:	2302      	movs	r3, #2
 8005c56:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005c58:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	3718      	adds	r7, #24
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}

08005c62 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005c62:	b480      	push	{r7}
 8005c64:	b085      	sub	sp, #20
 8005c66:	af00      	add	r7, sp, #0
 8005c68:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	2b02      	cmp	r3, #2
 8005c78:	d005      	beq.n	8005c86 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2204      	movs	r2, #4
 8005c7e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005c80:	2301      	movs	r3, #1
 8005c82:	73fb      	strb	r3, [r7, #15]
 8005c84:	e037      	b.n	8005cf6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f022 020e 	bic.w	r2, r2, #14
 8005c94:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ca0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ca4:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f022 0201 	bic.w	r2, r2, #1
 8005cb4:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cba:	f003 021f 	and.w	r2, r3, #31
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cc2:	2101      	movs	r1, #1
 8005cc4:	fa01 f202 	lsl.w	r2, r1, r2
 8005cc8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cce:	687a      	ldr	r2, [r7, #4]
 8005cd0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005cd2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d00c      	beq.n	8005cf6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ce6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005cea:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cf0:	687a      	ldr	r2, [r7, #4]
 8005cf2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005cf4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2200      	movs	r2, #0
 8005d02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8005d06:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3714      	adds	r7, #20
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d12:	4770      	bx	lr

08005d14 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b084      	sub	sp, #16
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005d26:	b2db      	uxtb	r3, r3
 8005d28:	2b02      	cmp	r3, #2
 8005d2a:	d00d      	beq.n	8005d48 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2204      	movs	r2, #4
 8005d30:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2201      	movs	r2, #1
 8005d36:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8005d42:	2301      	movs	r3, #1
 8005d44:	73fb      	strb	r3, [r7, #15]
 8005d46:	e047      	b.n	8005dd8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f022 020e 	bic.w	r2, r2, #14
 8005d56:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	681a      	ldr	r2, [r3, #0]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f022 0201 	bic.w	r2, r2, #1
 8005d66:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d72:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005d76:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d7c:	f003 021f 	and.w	r2, r3, #31
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d84:	2101      	movs	r1, #1
 8005d86:	fa01 f202 	lsl.w	r2, r1, r2
 8005d8a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005d94:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d00c      	beq.n	8005db8 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005da8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005dac:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005db2:	687a      	ldr	r2, [r7, #4]
 8005db4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005db6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d003      	beq.n	8005dd8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dd4:	6878      	ldr	r0, [r7, #4]
 8005dd6:	4798      	blx	r3
    }
  }
  return status;
 8005dd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dda:	4618      	mov	r0, r3
 8005ddc:	3710      	adds	r7, #16
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}

08005de2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005de2:	b580      	push	{r7, lr}
 8005de4:	b084      	sub	sp, #16
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dfe:	f003 031f 	and.w	r3, r3, #31
 8005e02:	2204      	movs	r2, #4
 8005e04:	409a      	lsls	r2, r3
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	4013      	ands	r3, r2
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d026      	beq.n	8005e5c <HAL_DMA_IRQHandler+0x7a>
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	f003 0304 	and.w	r3, r3, #4
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d021      	beq.n	8005e5c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f003 0320 	and.w	r3, r3, #32
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d107      	bne.n	8005e36 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f022 0204 	bic.w	r2, r2, #4
 8005e34:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e3a:	f003 021f 	and.w	r2, r3, #31
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e42:	2104      	movs	r1, #4
 8005e44:	fa01 f202 	lsl.w	r2, r1, r2
 8005e48:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d071      	beq.n	8005f36 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005e5a:	e06c      	b.n	8005f36 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e60:	f003 031f 	and.w	r3, r3, #31
 8005e64:	2202      	movs	r2, #2
 8005e66:	409a      	lsls	r2, r3
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d02e      	beq.n	8005ece <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	f003 0302 	and.w	r3, r3, #2
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d029      	beq.n	8005ece <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f003 0320 	and.w	r3, r3, #32
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d10b      	bne.n	8005ea0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	681a      	ldr	r2, [r3, #0]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f022 020a 	bic.w	r2, r2, #10
 8005e96:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ea4:	f003 021f 	and.w	r2, r3, #31
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eac:	2102      	movs	r1, #2
 8005eae:	fa01 f202 	lsl.w	r2, r1, r2
 8005eb2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d038      	beq.n	8005f36 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005ecc:	e033      	b.n	8005f36 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ed2:	f003 031f 	and.w	r3, r3, #31
 8005ed6:	2208      	movs	r2, #8
 8005ed8:	409a      	lsls	r2, r3
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	4013      	ands	r3, r2
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d02a      	beq.n	8005f38 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	f003 0308 	and.w	r3, r3, #8
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d025      	beq.n	8005f38 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	681a      	ldr	r2, [r3, #0]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f022 020e 	bic.w	r2, r2, #14
 8005efa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f00:	f003 021f 	and.w	r2, r3, #31
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f08:	2101      	movs	r1, #1
 8005f0a:	fa01 f202 	lsl.w	r2, r1, r2
 8005f0e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2201      	movs	r2, #1
 8005f14:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2201      	movs	r2, #1
 8005f1a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d004      	beq.n	8005f38 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005f36:	bf00      	nop
 8005f38:	bf00      	nop
}
 8005f3a:	3710      	adds	r7, #16
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}

08005f40 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b085      	sub	sp, #20
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	60f8      	str	r0, [r7, #12]
 8005f48:	60b9      	str	r1, [r7, #8]
 8005f4a:	607a      	str	r2, [r7, #4]
 8005f4c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f52:	68fa      	ldr	r2, [r7, #12]
 8005f54:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005f56:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d004      	beq.n	8005f6a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f64:	68fa      	ldr	r2, [r7, #12]
 8005f66:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005f68:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f6e:	f003 021f 	and.w	r2, r3, #31
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f76:	2101      	movs	r1, #1
 8005f78:	fa01 f202 	lsl.w	r2, r1, r2
 8005f7c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	683a      	ldr	r2, [r7, #0]
 8005f84:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	2b10      	cmp	r3, #16
 8005f8c:	d108      	bne.n	8005fa0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	687a      	ldr	r2, [r7, #4]
 8005f94:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	68ba      	ldr	r2, [r7, #8]
 8005f9c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005f9e:	e007      	b.n	8005fb0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	68ba      	ldr	r2, [r7, #8]
 8005fa6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	687a      	ldr	r2, [r7, #4]
 8005fae:	60da      	str	r2, [r3, #12]
}
 8005fb0:	bf00      	nop
 8005fb2:	3714      	adds	r7, #20
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b087      	sub	sp, #28
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	461a      	mov	r2, r3
 8005fca:	4b16      	ldr	r3, [pc, #88]	@ (8006024 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	d802      	bhi.n	8005fd6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005fd0:	4b15      	ldr	r3, [pc, #84]	@ (8006028 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005fd2:	617b      	str	r3, [r7, #20]
 8005fd4:	e001      	b.n	8005fda <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8005fd6:	4b15      	ldr	r3, [pc, #84]	@ (800602c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005fd8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005fda:	697b      	ldr	r3, [r7, #20]
 8005fdc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	b2db      	uxtb	r3, r3
 8005fe4:	3b08      	subs	r3, #8
 8005fe6:	4a12      	ldr	r2, [pc, #72]	@ (8006030 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8005fec:	091b      	lsrs	r3, r3, #4
 8005fee:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ff4:	089b      	lsrs	r3, r3, #2
 8005ff6:	009a      	lsls	r2, r3, #2
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	4413      	add	r3, r2
 8005ffc:	461a      	mov	r2, r3
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	4a0b      	ldr	r2, [pc, #44]	@ (8006034 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8006006:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f003 031f 	and.w	r3, r3, #31
 800600e:	2201      	movs	r2, #1
 8006010:	409a      	lsls	r2, r3
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006016:	bf00      	nop
 8006018:	371c      	adds	r7, #28
 800601a:	46bd      	mov	sp, r7
 800601c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006020:	4770      	bx	lr
 8006022:	bf00      	nop
 8006024:	40020407 	.word	0x40020407
 8006028:	40020800 	.word	0x40020800
 800602c:	40020820 	.word	0x40020820
 8006030:	cccccccd 	.word	0xcccccccd
 8006034:	40020880 	.word	0x40020880

08006038 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006038:	b480      	push	{r7}
 800603a:	b085      	sub	sp, #20
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	b2db      	uxtb	r3, r3
 8006046:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006048:	68fa      	ldr	r2, [r7, #12]
 800604a:	4b0b      	ldr	r3, [pc, #44]	@ (8006078 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800604c:	4413      	add	r3, r2
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	461a      	mov	r2, r3
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	4a08      	ldr	r2, [pc, #32]	@ (800607c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800605a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	3b01      	subs	r3, #1
 8006060:	f003 031f 	and.w	r3, r3, #31
 8006064:	2201      	movs	r2, #1
 8006066:	409a      	lsls	r2, r3
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800606c:	bf00      	nop
 800606e:	3714      	adds	r7, #20
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr
 8006078:	1000823f 	.word	0x1000823f
 800607c:	40020940 	.word	0x40020940

08006080 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006080:	b480      	push	{r7}
 8006082:	b087      	sub	sp, #28
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
 8006088:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800608a:	2300      	movs	r3, #0
 800608c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800608e:	e15a      	b.n	8006346 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	681a      	ldr	r2, [r3, #0]
 8006094:	2101      	movs	r1, #1
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	fa01 f303 	lsl.w	r3, r1, r3
 800609c:	4013      	ands	r3, r2
 800609e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	f000 814c 	beq.w	8006340 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	f003 0303 	and.w	r3, r3, #3
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d005      	beq.n	80060c0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80060bc:	2b02      	cmp	r3, #2
 80060be:	d130      	bne.n	8006122 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	005b      	lsls	r3, r3, #1
 80060ca:	2203      	movs	r2, #3
 80060cc:	fa02 f303 	lsl.w	r3, r2, r3
 80060d0:	43db      	mvns	r3, r3
 80060d2:	693a      	ldr	r2, [r7, #16]
 80060d4:	4013      	ands	r3, r2
 80060d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	68da      	ldr	r2, [r3, #12]
 80060dc:	697b      	ldr	r3, [r7, #20]
 80060de:	005b      	lsls	r3, r3, #1
 80060e0:	fa02 f303 	lsl.w	r3, r2, r3
 80060e4:	693a      	ldr	r2, [r7, #16]
 80060e6:	4313      	orrs	r3, r2
 80060e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	693a      	ldr	r2, [r7, #16]
 80060ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80060f6:	2201      	movs	r2, #1
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	fa02 f303 	lsl.w	r3, r2, r3
 80060fe:	43db      	mvns	r3, r3
 8006100:	693a      	ldr	r2, [r7, #16]
 8006102:	4013      	ands	r3, r2
 8006104:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	091b      	lsrs	r3, r3, #4
 800610c:	f003 0201 	and.w	r2, r3, #1
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	fa02 f303 	lsl.w	r3, r2, r3
 8006116:	693a      	ldr	r2, [r7, #16]
 8006118:	4313      	orrs	r3, r2
 800611a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	693a      	ldr	r2, [r7, #16]
 8006120:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	f003 0303 	and.w	r3, r3, #3
 800612a:	2b03      	cmp	r3, #3
 800612c:	d017      	beq.n	800615e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	68db      	ldr	r3, [r3, #12]
 8006132:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	005b      	lsls	r3, r3, #1
 8006138:	2203      	movs	r2, #3
 800613a:	fa02 f303 	lsl.w	r3, r2, r3
 800613e:	43db      	mvns	r3, r3
 8006140:	693a      	ldr	r2, [r7, #16]
 8006142:	4013      	ands	r3, r2
 8006144:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	689a      	ldr	r2, [r3, #8]
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	005b      	lsls	r3, r3, #1
 800614e:	fa02 f303 	lsl.w	r3, r2, r3
 8006152:	693a      	ldr	r2, [r7, #16]
 8006154:	4313      	orrs	r3, r2
 8006156:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	693a      	ldr	r2, [r7, #16]
 800615c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	f003 0303 	and.w	r3, r3, #3
 8006166:	2b02      	cmp	r3, #2
 8006168:	d123      	bne.n	80061b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	08da      	lsrs	r2, r3, #3
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	3208      	adds	r2, #8
 8006172:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006176:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	f003 0307 	and.w	r3, r3, #7
 800617e:	009b      	lsls	r3, r3, #2
 8006180:	220f      	movs	r2, #15
 8006182:	fa02 f303 	lsl.w	r3, r2, r3
 8006186:	43db      	mvns	r3, r3
 8006188:	693a      	ldr	r2, [r7, #16]
 800618a:	4013      	ands	r3, r2
 800618c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	691a      	ldr	r2, [r3, #16]
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	f003 0307 	and.w	r3, r3, #7
 8006198:	009b      	lsls	r3, r3, #2
 800619a:	fa02 f303 	lsl.w	r3, r2, r3
 800619e:	693a      	ldr	r2, [r7, #16]
 80061a0:	4313      	orrs	r3, r2
 80061a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	08da      	lsrs	r2, r3, #3
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	3208      	adds	r2, #8
 80061ac:	6939      	ldr	r1, [r7, #16]
 80061ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	005b      	lsls	r3, r3, #1
 80061bc:	2203      	movs	r2, #3
 80061be:	fa02 f303 	lsl.w	r3, r2, r3
 80061c2:	43db      	mvns	r3, r3
 80061c4:	693a      	ldr	r2, [r7, #16]
 80061c6:	4013      	ands	r3, r2
 80061c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	f003 0203 	and.w	r2, r3, #3
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	005b      	lsls	r3, r3, #1
 80061d6:	fa02 f303 	lsl.w	r3, r2, r3
 80061da:	693a      	ldr	r2, [r7, #16]
 80061dc:	4313      	orrs	r3, r2
 80061de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	693a      	ldr	r2, [r7, #16]
 80061e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	f000 80a6 	beq.w	8006340 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80061f4:	4b5b      	ldr	r3, [pc, #364]	@ (8006364 <HAL_GPIO_Init+0x2e4>)
 80061f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061f8:	4a5a      	ldr	r2, [pc, #360]	@ (8006364 <HAL_GPIO_Init+0x2e4>)
 80061fa:	f043 0301 	orr.w	r3, r3, #1
 80061fe:	6613      	str	r3, [r2, #96]	@ 0x60
 8006200:	4b58      	ldr	r3, [pc, #352]	@ (8006364 <HAL_GPIO_Init+0x2e4>)
 8006202:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006204:	f003 0301 	and.w	r3, r3, #1
 8006208:	60bb      	str	r3, [r7, #8]
 800620a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800620c:	4a56      	ldr	r2, [pc, #344]	@ (8006368 <HAL_GPIO_Init+0x2e8>)
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	089b      	lsrs	r3, r3, #2
 8006212:	3302      	adds	r3, #2
 8006214:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006218:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	f003 0303 	and.w	r3, r3, #3
 8006220:	009b      	lsls	r3, r3, #2
 8006222:	220f      	movs	r2, #15
 8006224:	fa02 f303 	lsl.w	r3, r2, r3
 8006228:	43db      	mvns	r3, r3
 800622a:	693a      	ldr	r2, [r7, #16]
 800622c:	4013      	ands	r3, r2
 800622e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006236:	d01f      	beq.n	8006278 <HAL_GPIO_Init+0x1f8>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	4a4c      	ldr	r2, [pc, #304]	@ (800636c <HAL_GPIO_Init+0x2ec>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d019      	beq.n	8006274 <HAL_GPIO_Init+0x1f4>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	4a4b      	ldr	r2, [pc, #300]	@ (8006370 <HAL_GPIO_Init+0x2f0>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d013      	beq.n	8006270 <HAL_GPIO_Init+0x1f0>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	4a4a      	ldr	r2, [pc, #296]	@ (8006374 <HAL_GPIO_Init+0x2f4>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d00d      	beq.n	800626c <HAL_GPIO_Init+0x1ec>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	4a49      	ldr	r2, [pc, #292]	@ (8006378 <HAL_GPIO_Init+0x2f8>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d007      	beq.n	8006268 <HAL_GPIO_Init+0x1e8>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	4a48      	ldr	r2, [pc, #288]	@ (800637c <HAL_GPIO_Init+0x2fc>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d101      	bne.n	8006264 <HAL_GPIO_Init+0x1e4>
 8006260:	2305      	movs	r3, #5
 8006262:	e00a      	b.n	800627a <HAL_GPIO_Init+0x1fa>
 8006264:	2306      	movs	r3, #6
 8006266:	e008      	b.n	800627a <HAL_GPIO_Init+0x1fa>
 8006268:	2304      	movs	r3, #4
 800626a:	e006      	b.n	800627a <HAL_GPIO_Init+0x1fa>
 800626c:	2303      	movs	r3, #3
 800626e:	e004      	b.n	800627a <HAL_GPIO_Init+0x1fa>
 8006270:	2302      	movs	r3, #2
 8006272:	e002      	b.n	800627a <HAL_GPIO_Init+0x1fa>
 8006274:	2301      	movs	r3, #1
 8006276:	e000      	b.n	800627a <HAL_GPIO_Init+0x1fa>
 8006278:	2300      	movs	r3, #0
 800627a:	697a      	ldr	r2, [r7, #20]
 800627c:	f002 0203 	and.w	r2, r2, #3
 8006280:	0092      	lsls	r2, r2, #2
 8006282:	4093      	lsls	r3, r2
 8006284:	693a      	ldr	r2, [r7, #16]
 8006286:	4313      	orrs	r3, r2
 8006288:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800628a:	4937      	ldr	r1, [pc, #220]	@ (8006368 <HAL_GPIO_Init+0x2e8>)
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	089b      	lsrs	r3, r3, #2
 8006290:	3302      	adds	r3, #2
 8006292:	693a      	ldr	r2, [r7, #16]
 8006294:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006298:	4b39      	ldr	r3, [pc, #228]	@ (8006380 <HAL_GPIO_Init+0x300>)
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	43db      	mvns	r3, r3
 80062a2:	693a      	ldr	r2, [r7, #16]
 80062a4:	4013      	ands	r3, r2
 80062a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d003      	beq.n	80062bc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80062b4:	693a      	ldr	r2, [r7, #16]
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	4313      	orrs	r3, r2
 80062ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80062bc:	4a30      	ldr	r2, [pc, #192]	@ (8006380 <HAL_GPIO_Init+0x300>)
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80062c2:	4b2f      	ldr	r3, [pc, #188]	@ (8006380 <HAL_GPIO_Init+0x300>)
 80062c4:	68db      	ldr	r3, [r3, #12]
 80062c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	43db      	mvns	r3, r3
 80062cc:	693a      	ldr	r2, [r7, #16]
 80062ce:	4013      	ands	r3, r2
 80062d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d003      	beq.n	80062e6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80062de:	693a      	ldr	r2, [r7, #16]
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	4313      	orrs	r3, r2
 80062e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80062e6:	4a26      	ldr	r2, [pc, #152]	@ (8006380 <HAL_GPIO_Init+0x300>)
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80062ec:	4b24      	ldr	r3, [pc, #144]	@ (8006380 <HAL_GPIO_Init+0x300>)
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	43db      	mvns	r3, r3
 80062f6:	693a      	ldr	r2, [r7, #16]
 80062f8:	4013      	ands	r3, r2
 80062fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	685b      	ldr	r3, [r3, #4]
 8006300:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006304:	2b00      	cmp	r3, #0
 8006306:	d003      	beq.n	8006310 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006308:	693a      	ldr	r2, [r7, #16]
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	4313      	orrs	r3, r2
 800630e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006310:	4a1b      	ldr	r2, [pc, #108]	@ (8006380 <HAL_GPIO_Init+0x300>)
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006316:	4b1a      	ldr	r3, [pc, #104]	@ (8006380 <HAL_GPIO_Init+0x300>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	43db      	mvns	r3, r3
 8006320:	693a      	ldr	r2, [r7, #16]
 8006322:	4013      	ands	r3, r2
 8006324:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800632e:	2b00      	cmp	r3, #0
 8006330:	d003      	beq.n	800633a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006332:	693a      	ldr	r2, [r7, #16]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	4313      	orrs	r3, r2
 8006338:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800633a:	4a11      	ldr	r2, [pc, #68]	@ (8006380 <HAL_GPIO_Init+0x300>)
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	3301      	adds	r3, #1
 8006344:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	fa22 f303 	lsr.w	r3, r2, r3
 8006350:	2b00      	cmp	r3, #0
 8006352:	f47f ae9d 	bne.w	8006090 <HAL_GPIO_Init+0x10>
  }
}
 8006356:	bf00      	nop
 8006358:	bf00      	nop
 800635a:	371c      	adds	r7, #28
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr
 8006364:	40021000 	.word	0x40021000
 8006368:	40010000 	.word	0x40010000
 800636c:	48000400 	.word	0x48000400
 8006370:	48000800 	.word	0x48000800
 8006374:	48000c00 	.word	0x48000c00
 8006378:	48001000 	.word	0x48001000
 800637c:	48001400 	.word	0x48001400
 8006380:	40010400 	.word	0x40010400

08006384 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006384:	b480      	push	{r7}
 8006386:	b085      	sub	sp, #20
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
 800638c:	460b      	mov	r3, r1
 800638e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	691a      	ldr	r2, [r3, #16]
 8006394:	887b      	ldrh	r3, [r7, #2]
 8006396:	4013      	ands	r3, r2
 8006398:	2b00      	cmp	r3, #0
 800639a:	d002      	beq.n	80063a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800639c:	2301      	movs	r3, #1
 800639e:	73fb      	strb	r3, [r7, #15]
 80063a0:	e001      	b.n	80063a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80063a2:	2300      	movs	r3, #0
 80063a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80063a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	3714      	adds	r7, #20
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr

080063b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b083      	sub	sp, #12
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
 80063bc:	460b      	mov	r3, r1
 80063be:	807b      	strh	r3, [r7, #2]
 80063c0:	4613      	mov	r3, r2
 80063c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80063c4:	787b      	ldrb	r3, [r7, #1]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d003      	beq.n	80063d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80063ca:	887a      	ldrh	r2, [r7, #2]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80063d0:	e002      	b.n	80063d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80063d2:	887a      	ldrh	r2, [r7, #2]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80063d8:	bf00      	nop
 80063da:	370c      	adds	r7, #12
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	4770      	bx	lr

080063e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b082      	sub	sp, #8
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d101      	bne.n	80063f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80063f2:	2301      	movs	r3, #1
 80063f4:	e08d      	b.n	8006512 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063fc:	b2db      	uxtb	r3, r3
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d106      	bne.n	8006410 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2200      	movs	r2, #0
 8006406:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	f7fb ff02 	bl	8002214 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2224      	movs	r2, #36	@ 0x24
 8006414:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f022 0201 	bic.w	r2, r2, #1
 8006426:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	685a      	ldr	r2, [r3, #4]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006434:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	689a      	ldr	r2, [r3, #8]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006444:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	68db      	ldr	r3, [r3, #12]
 800644a:	2b01      	cmp	r3, #1
 800644c:	d107      	bne.n	800645e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	689a      	ldr	r2, [r3, #8]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800645a:	609a      	str	r2, [r3, #8]
 800645c:	e006      	b.n	800646c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	689a      	ldr	r2, [r3, #8]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800646a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	68db      	ldr	r3, [r3, #12]
 8006470:	2b02      	cmp	r3, #2
 8006472:	d108      	bne.n	8006486 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	685a      	ldr	r2, [r3, #4]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006482:	605a      	str	r2, [r3, #4]
 8006484:	e007      	b.n	8006496 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	685a      	ldr	r2, [r3, #4]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006494:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	687a      	ldr	r2, [r7, #4]
 800649e:	6812      	ldr	r2, [r2, #0]
 80064a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80064a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80064a8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	68da      	ldr	r2, [r3, #12]
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80064b8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	691a      	ldr	r2, [r3, #16]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	695b      	ldr	r3, [r3, #20]
 80064c2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	699b      	ldr	r3, [r3, #24]
 80064ca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	430a      	orrs	r2, r1
 80064d2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	69d9      	ldr	r1, [r3, #28]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6a1a      	ldr	r2, [r3, #32]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	430a      	orrs	r2, r1
 80064e2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	681a      	ldr	r2, [r3, #0]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f042 0201 	orr.w	r2, r2, #1
 80064f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2200      	movs	r2, #0
 80064f8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2220      	movs	r2, #32
 80064fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2200      	movs	r2, #0
 8006506:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2200      	movs	r2, #0
 800650c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006510:	2300      	movs	r3, #0
}
 8006512:	4618      	mov	r0, r3
 8006514:	3708      	adds	r7, #8
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}

0800651a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800651a:	b480      	push	{r7}
 800651c:	b083      	sub	sp, #12
 800651e:	af00      	add	r7, sp, #0
 8006520:	6078      	str	r0, [r7, #4]
 8006522:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800652a:	b2db      	uxtb	r3, r3
 800652c:	2b20      	cmp	r3, #32
 800652e:	d138      	bne.n	80065a2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006536:	2b01      	cmp	r3, #1
 8006538:	d101      	bne.n	800653e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800653a:	2302      	movs	r3, #2
 800653c:	e032      	b.n	80065a4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2201      	movs	r2, #1
 8006542:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2224      	movs	r2, #36	@ 0x24
 800654a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	681a      	ldr	r2, [r3, #0]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f022 0201 	bic.w	r2, r2, #1
 800655c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	681a      	ldr	r2, [r3, #0]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800656c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	6819      	ldr	r1, [r3, #0]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	683a      	ldr	r2, [r7, #0]
 800657a:	430a      	orrs	r2, r1
 800657c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	681a      	ldr	r2, [r3, #0]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f042 0201 	orr.w	r2, r2, #1
 800658c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2220      	movs	r2, #32
 8006592:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800659e:	2300      	movs	r3, #0
 80065a0:	e000      	b.n	80065a4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80065a2:	2302      	movs	r3, #2
  }
}
 80065a4:	4618      	mov	r0, r3
 80065a6:	370c      	adds	r7, #12
 80065a8:	46bd      	mov	sp, r7
 80065aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ae:	4770      	bx	lr

080065b0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b085      	sub	sp, #20
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065c0:	b2db      	uxtb	r3, r3
 80065c2:	2b20      	cmp	r3, #32
 80065c4:	d139      	bne.n	800663a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80065cc:	2b01      	cmp	r3, #1
 80065ce:	d101      	bne.n	80065d4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80065d0:	2302      	movs	r3, #2
 80065d2:	e033      	b.n	800663c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2201      	movs	r2, #1
 80065d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2224      	movs	r2, #36	@ 0x24
 80065e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f022 0201 	bic.w	r2, r2, #1
 80065f2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006602:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	021b      	lsls	r3, r3, #8
 8006608:	68fa      	ldr	r2, [r7, #12]
 800660a:	4313      	orrs	r3, r2
 800660c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	68fa      	ldr	r2, [r7, #12]
 8006614:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	681a      	ldr	r2, [r3, #0]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f042 0201 	orr.w	r2, r2, #1
 8006624:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2220      	movs	r2, #32
 800662a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2200      	movs	r2, #0
 8006632:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006636:	2300      	movs	r3, #0
 8006638:	e000      	b.n	800663c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800663a:	2302      	movs	r3, #2
  }
}
 800663c:	4618      	mov	r0, r3
 800663e:	3714      	adds	r7, #20
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr

08006648 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006648:	b480      	push	{r7}
 800664a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800664c:	4b05      	ldr	r3, [pc, #20]	@ (8006664 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a04      	ldr	r2, [pc, #16]	@ (8006664 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006652:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006656:	6013      	str	r3, [r2, #0]
}
 8006658:	bf00      	nop
 800665a:	46bd      	mov	sp, r7
 800665c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006660:	4770      	bx	lr
 8006662:	bf00      	nop
 8006664:	40007000 	.word	0x40007000

08006668 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006668:	b480      	push	{r7}
 800666a:	b085      	sub	sp, #20
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d141      	bne.n	80066fa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006676:	4b4b      	ldr	r3, [pc, #300]	@ (80067a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800667e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006682:	d131      	bne.n	80066e8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006684:	4b47      	ldr	r3, [pc, #284]	@ (80067a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006686:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800668a:	4a46      	ldr	r2, [pc, #280]	@ (80067a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800668c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006690:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006694:	4b43      	ldr	r3, [pc, #268]	@ (80067a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800669c:	4a41      	ldr	r2, [pc, #260]	@ (80067a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800669e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80066a2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80066a4:	4b40      	ldr	r3, [pc, #256]	@ (80067a8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	2232      	movs	r2, #50	@ 0x32
 80066aa:	fb02 f303 	mul.w	r3, r2, r3
 80066ae:	4a3f      	ldr	r2, [pc, #252]	@ (80067ac <HAL_PWREx_ControlVoltageScaling+0x144>)
 80066b0:	fba2 2303 	umull	r2, r3, r2, r3
 80066b4:	0c9b      	lsrs	r3, r3, #18
 80066b6:	3301      	adds	r3, #1
 80066b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80066ba:	e002      	b.n	80066c2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	3b01      	subs	r3, #1
 80066c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80066c2:	4b38      	ldr	r3, [pc, #224]	@ (80067a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80066c4:	695b      	ldr	r3, [r3, #20]
 80066c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066ce:	d102      	bne.n	80066d6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d1f2      	bne.n	80066bc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80066d6:	4b33      	ldr	r3, [pc, #204]	@ (80067a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80066d8:	695b      	ldr	r3, [r3, #20]
 80066da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066e2:	d158      	bne.n	8006796 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80066e4:	2303      	movs	r3, #3
 80066e6:	e057      	b.n	8006798 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80066e8:	4b2e      	ldr	r3, [pc, #184]	@ (80067a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80066ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80066ee:	4a2d      	ldr	r2, [pc, #180]	@ (80067a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80066f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80066f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80066f8:	e04d      	b.n	8006796 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006700:	d141      	bne.n	8006786 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006702:	4b28      	ldr	r3, [pc, #160]	@ (80067a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800670a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800670e:	d131      	bne.n	8006774 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006710:	4b24      	ldr	r3, [pc, #144]	@ (80067a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006712:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006716:	4a23      	ldr	r2, [pc, #140]	@ (80067a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006718:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800671c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006720:	4b20      	ldr	r3, [pc, #128]	@ (80067a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006728:	4a1e      	ldr	r2, [pc, #120]	@ (80067a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800672a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800672e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006730:	4b1d      	ldr	r3, [pc, #116]	@ (80067a8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	2232      	movs	r2, #50	@ 0x32
 8006736:	fb02 f303 	mul.w	r3, r2, r3
 800673a:	4a1c      	ldr	r2, [pc, #112]	@ (80067ac <HAL_PWREx_ControlVoltageScaling+0x144>)
 800673c:	fba2 2303 	umull	r2, r3, r2, r3
 8006740:	0c9b      	lsrs	r3, r3, #18
 8006742:	3301      	adds	r3, #1
 8006744:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006746:	e002      	b.n	800674e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	3b01      	subs	r3, #1
 800674c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800674e:	4b15      	ldr	r3, [pc, #84]	@ (80067a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006750:	695b      	ldr	r3, [r3, #20]
 8006752:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006756:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800675a:	d102      	bne.n	8006762 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d1f2      	bne.n	8006748 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006762:	4b10      	ldr	r3, [pc, #64]	@ (80067a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006764:	695b      	ldr	r3, [r3, #20]
 8006766:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800676a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800676e:	d112      	bne.n	8006796 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006770:	2303      	movs	r3, #3
 8006772:	e011      	b.n	8006798 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006774:	4b0b      	ldr	r3, [pc, #44]	@ (80067a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006776:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800677a:	4a0a      	ldr	r2, [pc, #40]	@ (80067a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800677c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006780:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006784:	e007      	b.n	8006796 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006786:	4b07      	ldr	r3, [pc, #28]	@ (80067a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800678e:	4a05      	ldr	r2, [pc, #20]	@ (80067a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006790:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006794:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006796:	2300      	movs	r3, #0
}
 8006798:	4618      	mov	r0, r3
 800679a:	3714      	adds	r7, #20
 800679c:	46bd      	mov	sp, r7
 800679e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a2:	4770      	bx	lr
 80067a4:	40007000 	.word	0x40007000
 80067a8:	20000004 	.word	0x20000004
 80067ac:	431bde83 	.word	0x431bde83

080067b0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80067b0:	b480      	push	{r7}
 80067b2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80067b4:	4b05      	ldr	r3, [pc, #20]	@ (80067cc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80067b6:	689b      	ldr	r3, [r3, #8]
 80067b8:	4a04      	ldr	r2, [pc, #16]	@ (80067cc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80067ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80067be:	6093      	str	r3, [r2, #8]
}
 80067c0:	bf00      	nop
 80067c2:	46bd      	mov	sp, r7
 80067c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c8:	4770      	bx	lr
 80067ca:	bf00      	nop
 80067cc:	40007000 	.word	0x40007000

080067d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b088      	sub	sp, #32
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d101      	bne.n	80067e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80067de:	2301      	movs	r3, #1
 80067e0:	e2fe      	b.n	8006de0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f003 0301 	and.w	r3, r3, #1
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d075      	beq.n	80068da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80067ee:	4b97      	ldr	r3, [pc, #604]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	f003 030c 	and.w	r3, r3, #12
 80067f6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80067f8:	4b94      	ldr	r3, [pc, #592]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 80067fa:	68db      	ldr	r3, [r3, #12]
 80067fc:	f003 0303 	and.w	r3, r3, #3
 8006800:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006802:	69bb      	ldr	r3, [r7, #24]
 8006804:	2b0c      	cmp	r3, #12
 8006806:	d102      	bne.n	800680e <HAL_RCC_OscConfig+0x3e>
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	2b03      	cmp	r3, #3
 800680c:	d002      	beq.n	8006814 <HAL_RCC_OscConfig+0x44>
 800680e:	69bb      	ldr	r3, [r7, #24]
 8006810:	2b08      	cmp	r3, #8
 8006812:	d10b      	bne.n	800682c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006814:	4b8d      	ldr	r3, [pc, #564]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800681c:	2b00      	cmp	r3, #0
 800681e:	d05b      	beq.n	80068d8 <HAL_RCC_OscConfig+0x108>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	685b      	ldr	r3, [r3, #4]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d157      	bne.n	80068d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006828:	2301      	movs	r3, #1
 800682a:	e2d9      	b.n	8006de0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	685b      	ldr	r3, [r3, #4]
 8006830:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006834:	d106      	bne.n	8006844 <HAL_RCC_OscConfig+0x74>
 8006836:	4b85      	ldr	r3, [pc, #532]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a84      	ldr	r2, [pc, #528]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 800683c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006840:	6013      	str	r3, [r2, #0]
 8006842:	e01d      	b.n	8006880 <HAL_RCC_OscConfig+0xb0>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800684c:	d10c      	bne.n	8006868 <HAL_RCC_OscConfig+0x98>
 800684e:	4b7f      	ldr	r3, [pc, #508]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a7e      	ldr	r2, [pc, #504]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 8006854:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006858:	6013      	str	r3, [r2, #0]
 800685a:	4b7c      	ldr	r3, [pc, #496]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a7b      	ldr	r2, [pc, #492]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 8006860:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006864:	6013      	str	r3, [r2, #0]
 8006866:	e00b      	b.n	8006880 <HAL_RCC_OscConfig+0xb0>
 8006868:	4b78      	ldr	r3, [pc, #480]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a77      	ldr	r2, [pc, #476]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 800686e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006872:	6013      	str	r3, [r2, #0]
 8006874:	4b75      	ldr	r3, [pc, #468]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4a74      	ldr	r2, [pc, #464]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 800687a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800687e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d013      	beq.n	80068b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006888:	f7fd fc48 	bl	800411c <HAL_GetTick>
 800688c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800688e:	e008      	b.n	80068a2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006890:	f7fd fc44 	bl	800411c <HAL_GetTick>
 8006894:	4602      	mov	r2, r0
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	1ad3      	subs	r3, r2, r3
 800689a:	2b64      	cmp	r3, #100	@ 0x64
 800689c:	d901      	bls.n	80068a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800689e:	2303      	movs	r3, #3
 80068a0:	e29e      	b.n	8006de0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80068a2:	4b6a      	ldr	r3, [pc, #424]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d0f0      	beq.n	8006890 <HAL_RCC_OscConfig+0xc0>
 80068ae:	e014      	b.n	80068da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068b0:	f7fd fc34 	bl	800411c <HAL_GetTick>
 80068b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80068b6:	e008      	b.n	80068ca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068b8:	f7fd fc30 	bl	800411c <HAL_GetTick>
 80068bc:	4602      	mov	r2, r0
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	1ad3      	subs	r3, r2, r3
 80068c2:	2b64      	cmp	r3, #100	@ 0x64
 80068c4:	d901      	bls.n	80068ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80068c6:	2303      	movs	r3, #3
 80068c8:	e28a      	b.n	8006de0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80068ca:	4b60      	ldr	r3, [pc, #384]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d1f0      	bne.n	80068b8 <HAL_RCC_OscConfig+0xe8>
 80068d6:	e000      	b.n	80068da <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f003 0302 	and.w	r3, r3, #2
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d075      	beq.n	80069d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068e6:	4b59      	ldr	r3, [pc, #356]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 80068e8:	689b      	ldr	r3, [r3, #8]
 80068ea:	f003 030c 	and.w	r3, r3, #12
 80068ee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80068f0:	4b56      	ldr	r3, [pc, #344]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 80068f2:	68db      	ldr	r3, [r3, #12]
 80068f4:	f003 0303 	and.w	r3, r3, #3
 80068f8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80068fa:	69bb      	ldr	r3, [r7, #24]
 80068fc:	2b0c      	cmp	r3, #12
 80068fe:	d102      	bne.n	8006906 <HAL_RCC_OscConfig+0x136>
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	2b02      	cmp	r3, #2
 8006904:	d002      	beq.n	800690c <HAL_RCC_OscConfig+0x13c>
 8006906:	69bb      	ldr	r3, [r7, #24]
 8006908:	2b04      	cmp	r3, #4
 800690a:	d11f      	bne.n	800694c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800690c:	4b4f      	ldr	r3, [pc, #316]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006914:	2b00      	cmp	r3, #0
 8006916:	d005      	beq.n	8006924 <HAL_RCC_OscConfig+0x154>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	68db      	ldr	r3, [r3, #12]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d101      	bne.n	8006924 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006920:	2301      	movs	r3, #1
 8006922:	e25d      	b.n	8006de0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006924:	4b49      	ldr	r3, [pc, #292]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	691b      	ldr	r3, [r3, #16]
 8006930:	061b      	lsls	r3, r3, #24
 8006932:	4946      	ldr	r1, [pc, #280]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 8006934:	4313      	orrs	r3, r2
 8006936:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006938:	4b45      	ldr	r3, [pc, #276]	@ (8006a50 <HAL_RCC_OscConfig+0x280>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4618      	mov	r0, r3
 800693e:	f7fd fba1 	bl	8004084 <HAL_InitTick>
 8006942:	4603      	mov	r3, r0
 8006944:	2b00      	cmp	r3, #0
 8006946:	d043      	beq.n	80069d0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006948:	2301      	movs	r3, #1
 800694a:	e249      	b.n	8006de0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	68db      	ldr	r3, [r3, #12]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d023      	beq.n	800699c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006954:	4b3d      	ldr	r3, [pc, #244]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4a3c      	ldr	r2, [pc, #240]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 800695a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800695e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006960:	f7fd fbdc 	bl	800411c <HAL_GetTick>
 8006964:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006966:	e008      	b.n	800697a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006968:	f7fd fbd8 	bl	800411c <HAL_GetTick>
 800696c:	4602      	mov	r2, r0
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	1ad3      	subs	r3, r2, r3
 8006972:	2b02      	cmp	r3, #2
 8006974:	d901      	bls.n	800697a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006976:	2303      	movs	r3, #3
 8006978:	e232      	b.n	8006de0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800697a:	4b34      	ldr	r3, [pc, #208]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006982:	2b00      	cmp	r3, #0
 8006984:	d0f0      	beq.n	8006968 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006986:	4b31      	ldr	r3, [pc, #196]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	691b      	ldr	r3, [r3, #16]
 8006992:	061b      	lsls	r3, r3, #24
 8006994:	492d      	ldr	r1, [pc, #180]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 8006996:	4313      	orrs	r3, r2
 8006998:	604b      	str	r3, [r1, #4]
 800699a:	e01a      	b.n	80069d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800699c:	4b2b      	ldr	r3, [pc, #172]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a2a      	ldr	r2, [pc, #168]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 80069a2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069a8:	f7fd fbb8 	bl	800411c <HAL_GetTick>
 80069ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80069ae:	e008      	b.n	80069c2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069b0:	f7fd fbb4 	bl	800411c <HAL_GetTick>
 80069b4:	4602      	mov	r2, r0
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	1ad3      	subs	r3, r2, r3
 80069ba:	2b02      	cmp	r3, #2
 80069bc:	d901      	bls.n	80069c2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80069be:	2303      	movs	r3, #3
 80069c0:	e20e      	b.n	8006de0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80069c2:	4b22      	ldr	r3, [pc, #136]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d1f0      	bne.n	80069b0 <HAL_RCC_OscConfig+0x1e0>
 80069ce:	e000      	b.n	80069d2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80069d0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f003 0308 	and.w	r3, r3, #8
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d041      	beq.n	8006a62 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	695b      	ldr	r3, [r3, #20]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d01c      	beq.n	8006a20 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80069e6:	4b19      	ldr	r3, [pc, #100]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 80069e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80069ec:	4a17      	ldr	r2, [pc, #92]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 80069ee:	f043 0301 	orr.w	r3, r3, #1
 80069f2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069f6:	f7fd fb91 	bl	800411c <HAL_GetTick>
 80069fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80069fc:	e008      	b.n	8006a10 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80069fe:	f7fd fb8d 	bl	800411c <HAL_GetTick>
 8006a02:	4602      	mov	r2, r0
 8006a04:	693b      	ldr	r3, [r7, #16]
 8006a06:	1ad3      	subs	r3, r2, r3
 8006a08:	2b02      	cmp	r3, #2
 8006a0a:	d901      	bls.n	8006a10 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006a0c:	2303      	movs	r3, #3
 8006a0e:	e1e7      	b.n	8006de0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006a10:	4b0e      	ldr	r3, [pc, #56]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 8006a12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a16:	f003 0302 	and.w	r3, r3, #2
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d0ef      	beq.n	80069fe <HAL_RCC_OscConfig+0x22e>
 8006a1e:	e020      	b.n	8006a62 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a20:	4b0a      	ldr	r3, [pc, #40]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 8006a22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a26:	4a09      	ldr	r2, [pc, #36]	@ (8006a4c <HAL_RCC_OscConfig+0x27c>)
 8006a28:	f023 0301 	bic.w	r3, r3, #1
 8006a2c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a30:	f7fd fb74 	bl	800411c <HAL_GetTick>
 8006a34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006a36:	e00d      	b.n	8006a54 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a38:	f7fd fb70 	bl	800411c <HAL_GetTick>
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	1ad3      	subs	r3, r2, r3
 8006a42:	2b02      	cmp	r3, #2
 8006a44:	d906      	bls.n	8006a54 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006a46:	2303      	movs	r3, #3
 8006a48:	e1ca      	b.n	8006de0 <HAL_RCC_OscConfig+0x610>
 8006a4a:	bf00      	nop
 8006a4c:	40021000 	.word	0x40021000
 8006a50:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006a54:	4b8c      	ldr	r3, [pc, #560]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006a56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a5a:	f003 0302 	and.w	r3, r3, #2
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d1ea      	bne.n	8006a38 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f003 0304 	and.w	r3, r3, #4
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	f000 80a6 	beq.w	8006bbc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a70:	2300      	movs	r3, #0
 8006a72:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006a74:	4b84      	ldr	r3, [pc, #528]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006a76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d101      	bne.n	8006a84 <HAL_RCC_OscConfig+0x2b4>
 8006a80:	2301      	movs	r3, #1
 8006a82:	e000      	b.n	8006a86 <HAL_RCC_OscConfig+0x2b6>
 8006a84:	2300      	movs	r3, #0
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d00d      	beq.n	8006aa6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a8a:	4b7f      	ldr	r3, [pc, #508]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006a8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a8e:	4a7e      	ldr	r2, [pc, #504]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006a90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a94:	6593      	str	r3, [r2, #88]	@ 0x58
 8006a96:	4b7c      	ldr	r3, [pc, #496]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a9e:	60fb      	str	r3, [r7, #12]
 8006aa0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006aa6:	4b79      	ldr	r3, [pc, #484]	@ (8006c8c <HAL_RCC_OscConfig+0x4bc>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d118      	bne.n	8006ae4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006ab2:	4b76      	ldr	r3, [pc, #472]	@ (8006c8c <HAL_RCC_OscConfig+0x4bc>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a75      	ldr	r2, [pc, #468]	@ (8006c8c <HAL_RCC_OscConfig+0x4bc>)
 8006ab8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006abc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006abe:	f7fd fb2d 	bl	800411c <HAL_GetTick>
 8006ac2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ac4:	e008      	b.n	8006ad8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ac6:	f7fd fb29 	bl	800411c <HAL_GetTick>
 8006aca:	4602      	mov	r2, r0
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	1ad3      	subs	r3, r2, r3
 8006ad0:	2b02      	cmp	r3, #2
 8006ad2:	d901      	bls.n	8006ad8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006ad4:	2303      	movs	r3, #3
 8006ad6:	e183      	b.n	8006de0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ad8:	4b6c      	ldr	r3, [pc, #432]	@ (8006c8c <HAL_RCC_OscConfig+0x4bc>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d0f0      	beq.n	8006ac6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d108      	bne.n	8006afe <HAL_RCC_OscConfig+0x32e>
 8006aec:	4b66      	ldr	r3, [pc, #408]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006af2:	4a65      	ldr	r2, [pc, #404]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006af4:	f043 0301 	orr.w	r3, r3, #1
 8006af8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006afc:	e024      	b.n	8006b48 <HAL_RCC_OscConfig+0x378>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	689b      	ldr	r3, [r3, #8]
 8006b02:	2b05      	cmp	r3, #5
 8006b04:	d110      	bne.n	8006b28 <HAL_RCC_OscConfig+0x358>
 8006b06:	4b60      	ldr	r3, [pc, #384]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006b08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b0c:	4a5e      	ldr	r2, [pc, #376]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006b0e:	f043 0304 	orr.w	r3, r3, #4
 8006b12:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006b16:	4b5c      	ldr	r3, [pc, #368]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b1c:	4a5a      	ldr	r2, [pc, #360]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006b1e:	f043 0301 	orr.w	r3, r3, #1
 8006b22:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006b26:	e00f      	b.n	8006b48 <HAL_RCC_OscConfig+0x378>
 8006b28:	4b57      	ldr	r3, [pc, #348]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b2e:	4a56      	ldr	r2, [pc, #344]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006b30:	f023 0301 	bic.w	r3, r3, #1
 8006b34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006b38:	4b53      	ldr	r3, [pc, #332]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b3e:	4a52      	ldr	r2, [pc, #328]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006b40:	f023 0304 	bic.w	r3, r3, #4
 8006b44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	689b      	ldr	r3, [r3, #8]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d016      	beq.n	8006b7e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b50:	f7fd fae4 	bl	800411c <HAL_GetTick>
 8006b54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b56:	e00a      	b.n	8006b6e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b58:	f7fd fae0 	bl	800411c <HAL_GetTick>
 8006b5c:	4602      	mov	r2, r0
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	1ad3      	subs	r3, r2, r3
 8006b62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d901      	bls.n	8006b6e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006b6a:	2303      	movs	r3, #3
 8006b6c:	e138      	b.n	8006de0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b6e:	4b46      	ldr	r3, [pc, #280]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006b70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b74:	f003 0302 	and.w	r3, r3, #2
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d0ed      	beq.n	8006b58 <HAL_RCC_OscConfig+0x388>
 8006b7c:	e015      	b.n	8006baa <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b7e:	f7fd facd 	bl	800411c <HAL_GetTick>
 8006b82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006b84:	e00a      	b.n	8006b9c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b86:	f7fd fac9 	bl	800411c <HAL_GetTick>
 8006b8a:	4602      	mov	r2, r0
 8006b8c:	693b      	ldr	r3, [r7, #16]
 8006b8e:	1ad3      	subs	r3, r2, r3
 8006b90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d901      	bls.n	8006b9c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006b98:	2303      	movs	r3, #3
 8006b9a:	e121      	b.n	8006de0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006b9c:	4b3a      	ldr	r3, [pc, #232]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ba2:	f003 0302 	and.w	r3, r3, #2
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d1ed      	bne.n	8006b86 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006baa:	7ffb      	ldrb	r3, [r7, #31]
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	d105      	bne.n	8006bbc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006bb0:	4b35      	ldr	r3, [pc, #212]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006bb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bb4:	4a34      	ldr	r2, [pc, #208]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006bb6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006bba:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f003 0320 	and.w	r3, r3, #32
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d03c      	beq.n	8006c42 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	699b      	ldr	r3, [r3, #24]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d01c      	beq.n	8006c0a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006bd0:	4b2d      	ldr	r3, [pc, #180]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006bd2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006bd6:	4a2c      	ldr	r2, [pc, #176]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006bd8:	f043 0301 	orr.w	r3, r3, #1
 8006bdc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006be0:	f7fd fa9c 	bl	800411c <HAL_GetTick>
 8006be4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006be6:	e008      	b.n	8006bfa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006be8:	f7fd fa98 	bl	800411c <HAL_GetTick>
 8006bec:	4602      	mov	r2, r0
 8006bee:	693b      	ldr	r3, [r7, #16]
 8006bf0:	1ad3      	subs	r3, r2, r3
 8006bf2:	2b02      	cmp	r3, #2
 8006bf4:	d901      	bls.n	8006bfa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006bf6:	2303      	movs	r3, #3
 8006bf8:	e0f2      	b.n	8006de0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006bfa:	4b23      	ldr	r3, [pc, #140]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006bfc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006c00:	f003 0302 	and.w	r3, r3, #2
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d0ef      	beq.n	8006be8 <HAL_RCC_OscConfig+0x418>
 8006c08:	e01b      	b.n	8006c42 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006c0a:	4b1f      	ldr	r3, [pc, #124]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006c0c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006c10:	4a1d      	ldr	r2, [pc, #116]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006c12:	f023 0301 	bic.w	r3, r3, #1
 8006c16:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c1a:	f7fd fa7f 	bl	800411c <HAL_GetTick>
 8006c1e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006c20:	e008      	b.n	8006c34 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006c22:	f7fd fa7b 	bl	800411c <HAL_GetTick>
 8006c26:	4602      	mov	r2, r0
 8006c28:	693b      	ldr	r3, [r7, #16]
 8006c2a:	1ad3      	subs	r3, r2, r3
 8006c2c:	2b02      	cmp	r3, #2
 8006c2e:	d901      	bls.n	8006c34 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006c30:	2303      	movs	r3, #3
 8006c32:	e0d5      	b.n	8006de0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006c34:	4b14      	ldr	r3, [pc, #80]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006c36:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006c3a:	f003 0302 	and.w	r3, r3, #2
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d1ef      	bne.n	8006c22 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	69db      	ldr	r3, [r3, #28]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	f000 80c9 	beq.w	8006dde <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006c4c:	4b0e      	ldr	r3, [pc, #56]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006c4e:	689b      	ldr	r3, [r3, #8]
 8006c50:	f003 030c 	and.w	r3, r3, #12
 8006c54:	2b0c      	cmp	r3, #12
 8006c56:	f000 8083 	beq.w	8006d60 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	69db      	ldr	r3, [r3, #28]
 8006c5e:	2b02      	cmp	r3, #2
 8006c60:	d15e      	bne.n	8006d20 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c62:	4b09      	ldr	r3, [pc, #36]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a08      	ldr	r2, [pc, #32]	@ (8006c88 <HAL_RCC_OscConfig+0x4b8>)
 8006c68:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006c6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c6e:	f7fd fa55 	bl	800411c <HAL_GetTick>
 8006c72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006c74:	e00c      	b.n	8006c90 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c76:	f7fd fa51 	bl	800411c <HAL_GetTick>
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	1ad3      	subs	r3, r2, r3
 8006c80:	2b02      	cmp	r3, #2
 8006c82:	d905      	bls.n	8006c90 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006c84:	2303      	movs	r3, #3
 8006c86:	e0ab      	b.n	8006de0 <HAL_RCC_OscConfig+0x610>
 8006c88:	40021000 	.word	0x40021000
 8006c8c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006c90:	4b55      	ldr	r3, [pc, #340]	@ (8006de8 <HAL_RCC_OscConfig+0x618>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d1ec      	bne.n	8006c76 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006c9c:	4b52      	ldr	r3, [pc, #328]	@ (8006de8 <HAL_RCC_OscConfig+0x618>)
 8006c9e:	68da      	ldr	r2, [r3, #12]
 8006ca0:	4b52      	ldr	r3, [pc, #328]	@ (8006dec <HAL_RCC_OscConfig+0x61c>)
 8006ca2:	4013      	ands	r3, r2
 8006ca4:	687a      	ldr	r2, [r7, #4]
 8006ca6:	6a11      	ldr	r1, [r2, #32]
 8006ca8:	687a      	ldr	r2, [r7, #4]
 8006caa:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006cac:	3a01      	subs	r2, #1
 8006cae:	0112      	lsls	r2, r2, #4
 8006cb0:	4311      	orrs	r1, r2
 8006cb2:	687a      	ldr	r2, [r7, #4]
 8006cb4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006cb6:	0212      	lsls	r2, r2, #8
 8006cb8:	4311      	orrs	r1, r2
 8006cba:	687a      	ldr	r2, [r7, #4]
 8006cbc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006cbe:	0852      	lsrs	r2, r2, #1
 8006cc0:	3a01      	subs	r2, #1
 8006cc2:	0552      	lsls	r2, r2, #21
 8006cc4:	4311      	orrs	r1, r2
 8006cc6:	687a      	ldr	r2, [r7, #4]
 8006cc8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006cca:	0852      	lsrs	r2, r2, #1
 8006ccc:	3a01      	subs	r2, #1
 8006cce:	0652      	lsls	r2, r2, #25
 8006cd0:	4311      	orrs	r1, r2
 8006cd2:	687a      	ldr	r2, [r7, #4]
 8006cd4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006cd6:	06d2      	lsls	r2, r2, #27
 8006cd8:	430a      	orrs	r2, r1
 8006cda:	4943      	ldr	r1, [pc, #268]	@ (8006de8 <HAL_RCC_OscConfig+0x618>)
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006ce0:	4b41      	ldr	r3, [pc, #260]	@ (8006de8 <HAL_RCC_OscConfig+0x618>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a40      	ldr	r2, [pc, #256]	@ (8006de8 <HAL_RCC_OscConfig+0x618>)
 8006ce6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006cea:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006cec:	4b3e      	ldr	r3, [pc, #248]	@ (8006de8 <HAL_RCC_OscConfig+0x618>)
 8006cee:	68db      	ldr	r3, [r3, #12]
 8006cf0:	4a3d      	ldr	r2, [pc, #244]	@ (8006de8 <HAL_RCC_OscConfig+0x618>)
 8006cf2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006cf6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cf8:	f7fd fa10 	bl	800411c <HAL_GetTick>
 8006cfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006cfe:	e008      	b.n	8006d12 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d00:	f7fd fa0c 	bl	800411c <HAL_GetTick>
 8006d04:	4602      	mov	r2, r0
 8006d06:	693b      	ldr	r3, [r7, #16]
 8006d08:	1ad3      	subs	r3, r2, r3
 8006d0a:	2b02      	cmp	r3, #2
 8006d0c:	d901      	bls.n	8006d12 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006d0e:	2303      	movs	r3, #3
 8006d10:	e066      	b.n	8006de0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d12:	4b35      	ldr	r3, [pc, #212]	@ (8006de8 <HAL_RCC_OscConfig+0x618>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d0f0      	beq.n	8006d00 <HAL_RCC_OscConfig+0x530>
 8006d1e:	e05e      	b.n	8006dde <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d20:	4b31      	ldr	r3, [pc, #196]	@ (8006de8 <HAL_RCC_OscConfig+0x618>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a30      	ldr	r2, [pc, #192]	@ (8006de8 <HAL_RCC_OscConfig+0x618>)
 8006d26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006d2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d2c:	f7fd f9f6 	bl	800411c <HAL_GetTick>
 8006d30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d32:	e008      	b.n	8006d46 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d34:	f7fd f9f2 	bl	800411c <HAL_GetTick>
 8006d38:	4602      	mov	r2, r0
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	1ad3      	subs	r3, r2, r3
 8006d3e:	2b02      	cmp	r3, #2
 8006d40:	d901      	bls.n	8006d46 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006d42:	2303      	movs	r3, #3
 8006d44:	e04c      	b.n	8006de0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d46:	4b28      	ldr	r3, [pc, #160]	@ (8006de8 <HAL_RCC_OscConfig+0x618>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d1f0      	bne.n	8006d34 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006d52:	4b25      	ldr	r3, [pc, #148]	@ (8006de8 <HAL_RCC_OscConfig+0x618>)
 8006d54:	68da      	ldr	r2, [r3, #12]
 8006d56:	4924      	ldr	r1, [pc, #144]	@ (8006de8 <HAL_RCC_OscConfig+0x618>)
 8006d58:	4b25      	ldr	r3, [pc, #148]	@ (8006df0 <HAL_RCC_OscConfig+0x620>)
 8006d5a:	4013      	ands	r3, r2
 8006d5c:	60cb      	str	r3, [r1, #12]
 8006d5e:	e03e      	b.n	8006dde <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	69db      	ldr	r3, [r3, #28]
 8006d64:	2b01      	cmp	r3, #1
 8006d66:	d101      	bne.n	8006d6c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006d68:	2301      	movs	r3, #1
 8006d6a:	e039      	b.n	8006de0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006d6c:	4b1e      	ldr	r3, [pc, #120]	@ (8006de8 <HAL_RCC_OscConfig+0x618>)
 8006d6e:	68db      	ldr	r3, [r3, #12]
 8006d70:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	f003 0203 	and.w	r2, r3, #3
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6a1b      	ldr	r3, [r3, #32]
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d12c      	bne.n	8006dda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d8a:	3b01      	subs	r3, #1
 8006d8c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d8e:	429a      	cmp	r2, r3
 8006d90:	d123      	bne.n	8006dda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d9c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006d9e:	429a      	cmp	r2, r3
 8006da0:	d11b      	bne.n	8006dda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dac:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006dae:	429a      	cmp	r2, r3
 8006db0:	d113      	bne.n	8006dda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dbc:	085b      	lsrs	r3, r3, #1
 8006dbe:	3b01      	subs	r3, #1
 8006dc0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006dc2:	429a      	cmp	r2, r3
 8006dc4:	d109      	bne.n	8006dda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006dd0:	085b      	lsrs	r3, r3, #1
 8006dd2:	3b01      	subs	r3, #1
 8006dd4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006dd6:	429a      	cmp	r2, r3
 8006dd8:	d001      	beq.n	8006dde <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8006dda:	2301      	movs	r3, #1
 8006ddc:	e000      	b.n	8006de0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8006dde:	2300      	movs	r3, #0
}
 8006de0:	4618      	mov	r0, r3
 8006de2:	3720      	adds	r7, #32
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}
 8006de8:	40021000 	.word	0x40021000
 8006dec:	019f800c 	.word	0x019f800c
 8006df0:	feeefffc 	.word	0xfeeefffc

08006df4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b086      	sub	sp, #24
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
 8006dfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006dfe:	2300      	movs	r3, #0
 8006e00:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d101      	bne.n	8006e0c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006e08:	2301      	movs	r3, #1
 8006e0a:	e11e      	b.n	800704a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006e0c:	4b91      	ldr	r3, [pc, #580]	@ (8007054 <HAL_RCC_ClockConfig+0x260>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f003 030f 	and.w	r3, r3, #15
 8006e14:	683a      	ldr	r2, [r7, #0]
 8006e16:	429a      	cmp	r2, r3
 8006e18:	d910      	bls.n	8006e3c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e1a:	4b8e      	ldr	r3, [pc, #568]	@ (8007054 <HAL_RCC_ClockConfig+0x260>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f023 020f 	bic.w	r2, r3, #15
 8006e22:	498c      	ldr	r1, [pc, #560]	@ (8007054 <HAL_RCC_ClockConfig+0x260>)
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	4313      	orrs	r3, r2
 8006e28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e2a:	4b8a      	ldr	r3, [pc, #552]	@ (8007054 <HAL_RCC_ClockConfig+0x260>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f003 030f 	and.w	r3, r3, #15
 8006e32:	683a      	ldr	r2, [r7, #0]
 8006e34:	429a      	cmp	r2, r3
 8006e36:	d001      	beq.n	8006e3c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e106      	b.n	800704a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f003 0301 	and.w	r3, r3, #1
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d073      	beq.n	8006f30 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	2b03      	cmp	r3, #3
 8006e4e:	d129      	bne.n	8006ea4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e50:	4b81      	ldr	r3, [pc, #516]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d101      	bne.n	8006e60 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	e0f4      	b.n	800704a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006e60:	f000 f99e 	bl	80071a0 <RCC_GetSysClockFreqFromPLLSource>
 8006e64:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006e66:	693b      	ldr	r3, [r7, #16]
 8006e68:	4a7c      	ldr	r2, [pc, #496]	@ (800705c <HAL_RCC_ClockConfig+0x268>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d93f      	bls.n	8006eee <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006e6e:	4b7a      	ldr	r3, [pc, #488]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d009      	beq.n	8006e8e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d033      	beq.n	8006eee <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d12f      	bne.n	8006eee <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006e8e:	4b72      	ldr	r3, [pc, #456]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 8006e90:	689b      	ldr	r3, [r3, #8]
 8006e92:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006e96:	4a70      	ldr	r2, [pc, #448]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 8006e98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e9c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006e9e:	2380      	movs	r3, #128	@ 0x80
 8006ea0:	617b      	str	r3, [r7, #20]
 8006ea2:	e024      	b.n	8006eee <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	685b      	ldr	r3, [r3, #4]
 8006ea8:	2b02      	cmp	r3, #2
 8006eaa:	d107      	bne.n	8006ebc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006eac:	4b6a      	ldr	r3, [pc, #424]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d109      	bne.n	8006ecc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	e0c6      	b.n	800704a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006ebc:	4b66      	ldr	r3, [pc, #408]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d101      	bne.n	8006ecc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	e0be      	b.n	800704a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006ecc:	f000 f8ce 	bl	800706c <HAL_RCC_GetSysClockFreq>
 8006ed0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	4a61      	ldr	r2, [pc, #388]	@ (800705c <HAL_RCC_ClockConfig+0x268>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d909      	bls.n	8006eee <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006eda:	4b5f      	ldr	r3, [pc, #380]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 8006edc:	689b      	ldr	r3, [r3, #8]
 8006ede:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ee2:	4a5d      	ldr	r2, [pc, #372]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 8006ee4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ee8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006eea:	2380      	movs	r3, #128	@ 0x80
 8006eec:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006eee:	4b5a      	ldr	r3, [pc, #360]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 8006ef0:	689b      	ldr	r3, [r3, #8]
 8006ef2:	f023 0203 	bic.w	r2, r3, #3
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	4957      	ldr	r1, [pc, #348]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 8006efc:	4313      	orrs	r3, r2
 8006efe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f00:	f7fd f90c 	bl	800411c <HAL_GetTick>
 8006f04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f06:	e00a      	b.n	8006f1e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f08:	f7fd f908 	bl	800411c <HAL_GetTick>
 8006f0c:	4602      	mov	r2, r0
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	1ad3      	subs	r3, r2, r3
 8006f12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d901      	bls.n	8006f1e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006f1a:	2303      	movs	r3, #3
 8006f1c:	e095      	b.n	800704a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f1e:	4b4e      	ldr	r3, [pc, #312]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	f003 020c 	and.w	r2, r3, #12
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	009b      	lsls	r3, r3, #2
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d1eb      	bne.n	8006f08 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f003 0302 	and.w	r3, r3, #2
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d023      	beq.n	8006f84 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f003 0304 	and.w	r3, r3, #4
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d005      	beq.n	8006f54 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006f48:	4b43      	ldr	r3, [pc, #268]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 8006f4a:	689b      	ldr	r3, [r3, #8]
 8006f4c:	4a42      	ldr	r2, [pc, #264]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 8006f4e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006f52:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f003 0308 	and.w	r3, r3, #8
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d007      	beq.n	8006f70 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006f60:	4b3d      	ldr	r3, [pc, #244]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 8006f62:	689b      	ldr	r3, [r3, #8]
 8006f64:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006f68:	4a3b      	ldr	r2, [pc, #236]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 8006f6a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006f6e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006f70:	4b39      	ldr	r3, [pc, #228]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 8006f72:	689b      	ldr	r3, [r3, #8]
 8006f74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	689b      	ldr	r3, [r3, #8]
 8006f7c:	4936      	ldr	r1, [pc, #216]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	608b      	str	r3, [r1, #8]
 8006f82:	e008      	b.n	8006f96 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	2b80      	cmp	r3, #128	@ 0x80
 8006f88:	d105      	bne.n	8006f96 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006f8a:	4b33      	ldr	r3, [pc, #204]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 8006f8c:	689b      	ldr	r3, [r3, #8]
 8006f8e:	4a32      	ldr	r2, [pc, #200]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 8006f90:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006f94:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006f96:	4b2f      	ldr	r3, [pc, #188]	@ (8007054 <HAL_RCC_ClockConfig+0x260>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f003 030f 	and.w	r3, r3, #15
 8006f9e:	683a      	ldr	r2, [r7, #0]
 8006fa0:	429a      	cmp	r2, r3
 8006fa2:	d21d      	bcs.n	8006fe0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fa4:	4b2b      	ldr	r3, [pc, #172]	@ (8007054 <HAL_RCC_ClockConfig+0x260>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f023 020f 	bic.w	r2, r3, #15
 8006fac:	4929      	ldr	r1, [pc, #164]	@ (8007054 <HAL_RCC_ClockConfig+0x260>)
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006fb4:	f7fd f8b2 	bl	800411c <HAL_GetTick>
 8006fb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fba:	e00a      	b.n	8006fd2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006fbc:	f7fd f8ae 	bl	800411c <HAL_GetTick>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	1ad3      	subs	r3, r2, r3
 8006fc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d901      	bls.n	8006fd2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006fce:	2303      	movs	r3, #3
 8006fd0:	e03b      	b.n	800704a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fd2:	4b20      	ldr	r3, [pc, #128]	@ (8007054 <HAL_RCC_ClockConfig+0x260>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f003 030f 	and.w	r3, r3, #15
 8006fda:	683a      	ldr	r2, [r7, #0]
 8006fdc:	429a      	cmp	r2, r3
 8006fde:	d1ed      	bne.n	8006fbc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f003 0304 	and.w	r3, r3, #4
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d008      	beq.n	8006ffe <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006fec:	4b1a      	ldr	r3, [pc, #104]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 8006fee:	689b      	ldr	r3, [r3, #8]
 8006ff0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	68db      	ldr	r3, [r3, #12]
 8006ff8:	4917      	ldr	r1, [pc, #92]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f003 0308 	and.w	r3, r3, #8
 8007006:	2b00      	cmp	r3, #0
 8007008:	d009      	beq.n	800701e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800700a:	4b13      	ldr	r3, [pc, #76]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 800700c:	689b      	ldr	r3, [r3, #8]
 800700e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	691b      	ldr	r3, [r3, #16]
 8007016:	00db      	lsls	r3, r3, #3
 8007018:	490f      	ldr	r1, [pc, #60]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 800701a:	4313      	orrs	r3, r2
 800701c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800701e:	f000 f825 	bl	800706c <HAL_RCC_GetSysClockFreq>
 8007022:	4602      	mov	r2, r0
 8007024:	4b0c      	ldr	r3, [pc, #48]	@ (8007058 <HAL_RCC_ClockConfig+0x264>)
 8007026:	689b      	ldr	r3, [r3, #8]
 8007028:	091b      	lsrs	r3, r3, #4
 800702a:	f003 030f 	and.w	r3, r3, #15
 800702e:	490c      	ldr	r1, [pc, #48]	@ (8007060 <HAL_RCC_ClockConfig+0x26c>)
 8007030:	5ccb      	ldrb	r3, [r1, r3]
 8007032:	f003 031f 	and.w	r3, r3, #31
 8007036:	fa22 f303 	lsr.w	r3, r2, r3
 800703a:	4a0a      	ldr	r2, [pc, #40]	@ (8007064 <HAL_RCC_ClockConfig+0x270>)
 800703c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800703e:	4b0a      	ldr	r3, [pc, #40]	@ (8007068 <HAL_RCC_ClockConfig+0x274>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4618      	mov	r0, r3
 8007044:	f7fd f81e 	bl	8004084 <HAL_InitTick>
 8007048:	4603      	mov	r3, r0
}
 800704a:	4618      	mov	r0, r3
 800704c:	3718      	adds	r7, #24
 800704e:	46bd      	mov	sp, r7
 8007050:	bd80      	pop	{r7, pc}
 8007052:	bf00      	nop
 8007054:	40022000 	.word	0x40022000
 8007058:	40021000 	.word	0x40021000
 800705c:	04c4b400 	.word	0x04c4b400
 8007060:	08013d18 	.word	0x08013d18
 8007064:	20000004 	.word	0x20000004
 8007068:	20000008 	.word	0x20000008

0800706c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800706c:	b480      	push	{r7}
 800706e:	b087      	sub	sp, #28
 8007070:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007072:	4b2c      	ldr	r3, [pc, #176]	@ (8007124 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	f003 030c 	and.w	r3, r3, #12
 800707a:	2b04      	cmp	r3, #4
 800707c:	d102      	bne.n	8007084 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800707e:	4b2a      	ldr	r3, [pc, #168]	@ (8007128 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007080:	613b      	str	r3, [r7, #16]
 8007082:	e047      	b.n	8007114 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007084:	4b27      	ldr	r3, [pc, #156]	@ (8007124 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007086:	689b      	ldr	r3, [r3, #8]
 8007088:	f003 030c 	and.w	r3, r3, #12
 800708c:	2b08      	cmp	r3, #8
 800708e:	d102      	bne.n	8007096 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007090:	4b26      	ldr	r3, [pc, #152]	@ (800712c <HAL_RCC_GetSysClockFreq+0xc0>)
 8007092:	613b      	str	r3, [r7, #16]
 8007094:	e03e      	b.n	8007114 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007096:	4b23      	ldr	r3, [pc, #140]	@ (8007124 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	f003 030c 	and.w	r3, r3, #12
 800709e:	2b0c      	cmp	r3, #12
 80070a0:	d136      	bne.n	8007110 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80070a2:	4b20      	ldr	r3, [pc, #128]	@ (8007124 <HAL_RCC_GetSysClockFreq+0xb8>)
 80070a4:	68db      	ldr	r3, [r3, #12]
 80070a6:	f003 0303 	and.w	r3, r3, #3
 80070aa:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80070ac:	4b1d      	ldr	r3, [pc, #116]	@ (8007124 <HAL_RCC_GetSysClockFreq+0xb8>)
 80070ae:	68db      	ldr	r3, [r3, #12]
 80070b0:	091b      	lsrs	r3, r3, #4
 80070b2:	f003 030f 	and.w	r3, r3, #15
 80070b6:	3301      	adds	r3, #1
 80070b8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2b03      	cmp	r3, #3
 80070be:	d10c      	bne.n	80070da <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80070c0:	4a1a      	ldr	r2, [pc, #104]	@ (800712c <HAL_RCC_GetSysClockFreq+0xc0>)
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80070c8:	4a16      	ldr	r2, [pc, #88]	@ (8007124 <HAL_RCC_GetSysClockFreq+0xb8>)
 80070ca:	68d2      	ldr	r2, [r2, #12]
 80070cc:	0a12      	lsrs	r2, r2, #8
 80070ce:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80070d2:	fb02 f303 	mul.w	r3, r2, r3
 80070d6:	617b      	str	r3, [r7, #20]
      break;
 80070d8:	e00c      	b.n	80070f4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80070da:	4a13      	ldr	r2, [pc, #76]	@ (8007128 <HAL_RCC_GetSysClockFreq+0xbc>)
 80070dc:	68bb      	ldr	r3, [r7, #8]
 80070de:	fbb2 f3f3 	udiv	r3, r2, r3
 80070e2:	4a10      	ldr	r2, [pc, #64]	@ (8007124 <HAL_RCC_GetSysClockFreq+0xb8>)
 80070e4:	68d2      	ldr	r2, [r2, #12]
 80070e6:	0a12      	lsrs	r2, r2, #8
 80070e8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80070ec:	fb02 f303 	mul.w	r3, r2, r3
 80070f0:	617b      	str	r3, [r7, #20]
      break;
 80070f2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80070f4:	4b0b      	ldr	r3, [pc, #44]	@ (8007124 <HAL_RCC_GetSysClockFreq+0xb8>)
 80070f6:	68db      	ldr	r3, [r3, #12]
 80070f8:	0e5b      	lsrs	r3, r3, #25
 80070fa:	f003 0303 	and.w	r3, r3, #3
 80070fe:	3301      	adds	r3, #1
 8007100:	005b      	lsls	r3, r3, #1
 8007102:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007104:	697a      	ldr	r2, [r7, #20]
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	fbb2 f3f3 	udiv	r3, r2, r3
 800710c:	613b      	str	r3, [r7, #16]
 800710e:	e001      	b.n	8007114 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007110:	2300      	movs	r3, #0
 8007112:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007114:	693b      	ldr	r3, [r7, #16]
}
 8007116:	4618      	mov	r0, r3
 8007118:	371c      	adds	r7, #28
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr
 8007122:	bf00      	nop
 8007124:	40021000 	.word	0x40021000
 8007128:	00f42400 	.word	0x00f42400
 800712c:	016e3600 	.word	0x016e3600

08007130 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007130:	b480      	push	{r7}
 8007132:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007134:	4b03      	ldr	r3, [pc, #12]	@ (8007144 <HAL_RCC_GetHCLKFreq+0x14>)
 8007136:	681b      	ldr	r3, [r3, #0]
}
 8007138:	4618      	mov	r0, r3
 800713a:	46bd      	mov	sp, r7
 800713c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007140:	4770      	bx	lr
 8007142:	bf00      	nop
 8007144:	20000004 	.word	0x20000004

08007148 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800714c:	f7ff fff0 	bl	8007130 <HAL_RCC_GetHCLKFreq>
 8007150:	4602      	mov	r2, r0
 8007152:	4b06      	ldr	r3, [pc, #24]	@ (800716c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	0a1b      	lsrs	r3, r3, #8
 8007158:	f003 0307 	and.w	r3, r3, #7
 800715c:	4904      	ldr	r1, [pc, #16]	@ (8007170 <HAL_RCC_GetPCLK1Freq+0x28>)
 800715e:	5ccb      	ldrb	r3, [r1, r3]
 8007160:	f003 031f 	and.w	r3, r3, #31
 8007164:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007168:	4618      	mov	r0, r3
 800716a:	bd80      	pop	{r7, pc}
 800716c:	40021000 	.word	0x40021000
 8007170:	08013d28 	.word	0x08013d28

08007174 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007174:	b580      	push	{r7, lr}
 8007176:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007178:	f7ff ffda 	bl	8007130 <HAL_RCC_GetHCLKFreq>
 800717c:	4602      	mov	r2, r0
 800717e:	4b06      	ldr	r3, [pc, #24]	@ (8007198 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007180:	689b      	ldr	r3, [r3, #8]
 8007182:	0adb      	lsrs	r3, r3, #11
 8007184:	f003 0307 	and.w	r3, r3, #7
 8007188:	4904      	ldr	r1, [pc, #16]	@ (800719c <HAL_RCC_GetPCLK2Freq+0x28>)
 800718a:	5ccb      	ldrb	r3, [r1, r3]
 800718c:	f003 031f 	and.w	r3, r3, #31
 8007190:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007194:	4618      	mov	r0, r3
 8007196:	bd80      	pop	{r7, pc}
 8007198:	40021000 	.word	0x40021000
 800719c:	08013d28 	.word	0x08013d28

080071a0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b087      	sub	sp, #28
 80071a4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80071a6:	4b1e      	ldr	r3, [pc, #120]	@ (8007220 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80071a8:	68db      	ldr	r3, [r3, #12]
 80071aa:	f003 0303 	and.w	r3, r3, #3
 80071ae:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80071b0:	4b1b      	ldr	r3, [pc, #108]	@ (8007220 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80071b2:	68db      	ldr	r3, [r3, #12]
 80071b4:	091b      	lsrs	r3, r3, #4
 80071b6:	f003 030f 	and.w	r3, r3, #15
 80071ba:	3301      	adds	r3, #1
 80071bc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80071be:	693b      	ldr	r3, [r7, #16]
 80071c0:	2b03      	cmp	r3, #3
 80071c2:	d10c      	bne.n	80071de <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80071c4:	4a17      	ldr	r2, [pc, #92]	@ (8007224 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80071cc:	4a14      	ldr	r2, [pc, #80]	@ (8007220 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80071ce:	68d2      	ldr	r2, [r2, #12]
 80071d0:	0a12      	lsrs	r2, r2, #8
 80071d2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80071d6:	fb02 f303 	mul.w	r3, r2, r3
 80071da:	617b      	str	r3, [r7, #20]
    break;
 80071dc:	e00c      	b.n	80071f8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80071de:	4a12      	ldr	r2, [pc, #72]	@ (8007228 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80071e6:	4a0e      	ldr	r2, [pc, #56]	@ (8007220 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80071e8:	68d2      	ldr	r2, [r2, #12]
 80071ea:	0a12      	lsrs	r2, r2, #8
 80071ec:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80071f0:	fb02 f303 	mul.w	r3, r2, r3
 80071f4:	617b      	str	r3, [r7, #20]
    break;
 80071f6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80071f8:	4b09      	ldr	r3, [pc, #36]	@ (8007220 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80071fa:	68db      	ldr	r3, [r3, #12]
 80071fc:	0e5b      	lsrs	r3, r3, #25
 80071fe:	f003 0303 	and.w	r3, r3, #3
 8007202:	3301      	adds	r3, #1
 8007204:	005b      	lsls	r3, r3, #1
 8007206:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007208:	697a      	ldr	r2, [r7, #20]
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007210:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007212:	687b      	ldr	r3, [r7, #4]
}
 8007214:	4618      	mov	r0, r3
 8007216:	371c      	adds	r7, #28
 8007218:	46bd      	mov	sp, r7
 800721a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721e:	4770      	bx	lr
 8007220:	40021000 	.word	0x40021000
 8007224:	016e3600 	.word	0x016e3600
 8007228:	00f42400 	.word	0x00f42400

0800722c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b086      	sub	sp, #24
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007234:	2300      	movs	r3, #0
 8007236:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007238:	2300      	movs	r3, #0
 800723a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007244:	2b00      	cmp	r3, #0
 8007246:	f000 8098 	beq.w	800737a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800724a:	2300      	movs	r3, #0
 800724c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800724e:	4b43      	ldr	r3, [pc, #268]	@ (800735c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007252:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007256:	2b00      	cmp	r3, #0
 8007258:	d10d      	bne.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800725a:	4b40      	ldr	r3, [pc, #256]	@ (800735c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800725c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800725e:	4a3f      	ldr	r2, [pc, #252]	@ (800735c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007260:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007264:	6593      	str	r3, [r2, #88]	@ 0x58
 8007266:	4b3d      	ldr	r3, [pc, #244]	@ (800735c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007268:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800726a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800726e:	60bb      	str	r3, [r7, #8]
 8007270:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007272:	2301      	movs	r3, #1
 8007274:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007276:	4b3a      	ldr	r3, [pc, #232]	@ (8007360 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	4a39      	ldr	r2, [pc, #228]	@ (8007360 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800727c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007280:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007282:	f7fc ff4b 	bl	800411c <HAL_GetTick>
 8007286:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007288:	e009      	b.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800728a:	f7fc ff47 	bl	800411c <HAL_GetTick>
 800728e:	4602      	mov	r2, r0
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	1ad3      	subs	r3, r2, r3
 8007294:	2b02      	cmp	r3, #2
 8007296:	d902      	bls.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007298:	2303      	movs	r3, #3
 800729a:	74fb      	strb	r3, [r7, #19]
        break;
 800729c:	e005      	b.n	80072aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800729e:	4b30      	ldr	r3, [pc, #192]	@ (8007360 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d0ef      	beq.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80072aa:	7cfb      	ldrb	r3, [r7, #19]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d159      	bne.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80072b0:	4b2a      	ldr	r3, [pc, #168]	@ (800735c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80072b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80072ba:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d01e      	beq.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072c6:	697a      	ldr	r2, [r7, #20]
 80072c8:	429a      	cmp	r2, r3
 80072ca:	d019      	beq.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80072cc:	4b23      	ldr	r3, [pc, #140]	@ (800735c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80072ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072d6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80072d8:	4b20      	ldr	r3, [pc, #128]	@ (800735c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80072da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072de:	4a1f      	ldr	r2, [pc, #124]	@ (800735c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80072e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80072e8:	4b1c      	ldr	r3, [pc, #112]	@ (800735c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80072ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072ee:	4a1b      	ldr	r2, [pc, #108]	@ (800735c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80072f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80072f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80072f8:	4a18      	ldr	r2, [pc, #96]	@ (800735c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	f003 0301 	and.w	r3, r3, #1
 8007306:	2b00      	cmp	r3, #0
 8007308:	d016      	beq.n	8007338 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800730a:	f7fc ff07 	bl	800411c <HAL_GetTick>
 800730e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007310:	e00b      	b.n	800732a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007312:	f7fc ff03 	bl	800411c <HAL_GetTick>
 8007316:	4602      	mov	r2, r0
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	1ad3      	subs	r3, r2, r3
 800731c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007320:	4293      	cmp	r3, r2
 8007322:	d902      	bls.n	800732a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007324:	2303      	movs	r3, #3
 8007326:	74fb      	strb	r3, [r7, #19]
            break;
 8007328:	e006      	b.n	8007338 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800732a:	4b0c      	ldr	r3, [pc, #48]	@ (800735c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800732c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007330:	f003 0302 	and.w	r3, r3, #2
 8007334:	2b00      	cmp	r3, #0
 8007336:	d0ec      	beq.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007338:	7cfb      	ldrb	r3, [r7, #19]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d10b      	bne.n	8007356 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800733e:	4b07      	ldr	r3, [pc, #28]	@ (800735c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007340:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007344:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800734c:	4903      	ldr	r1, [pc, #12]	@ (800735c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800734e:	4313      	orrs	r3, r2
 8007350:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007354:	e008      	b.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007356:	7cfb      	ldrb	r3, [r7, #19]
 8007358:	74bb      	strb	r3, [r7, #18]
 800735a:	e005      	b.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800735c:	40021000 	.word	0x40021000
 8007360:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007364:	7cfb      	ldrb	r3, [r7, #19]
 8007366:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007368:	7c7b      	ldrb	r3, [r7, #17]
 800736a:	2b01      	cmp	r3, #1
 800736c:	d105      	bne.n	800737a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800736e:	4ba7      	ldr	r3, [pc, #668]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007370:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007372:	4aa6      	ldr	r2, [pc, #664]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007374:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007378:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f003 0301 	and.w	r3, r3, #1
 8007382:	2b00      	cmp	r3, #0
 8007384:	d00a      	beq.n	800739c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007386:	4ba1      	ldr	r3, [pc, #644]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007388:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800738c:	f023 0203 	bic.w	r2, r3, #3
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	685b      	ldr	r3, [r3, #4]
 8007394:	499d      	ldr	r1, [pc, #628]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007396:	4313      	orrs	r3, r2
 8007398:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f003 0302 	and.w	r3, r3, #2
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d00a      	beq.n	80073be <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80073a8:	4b98      	ldr	r3, [pc, #608]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073ae:	f023 020c 	bic.w	r2, r3, #12
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	689b      	ldr	r3, [r3, #8]
 80073b6:	4995      	ldr	r1, [pc, #596]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073b8:	4313      	orrs	r3, r2
 80073ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f003 0304 	and.w	r3, r3, #4
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d00a      	beq.n	80073e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80073ca:	4b90      	ldr	r3, [pc, #576]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073d0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	68db      	ldr	r3, [r3, #12]
 80073d8:	498c      	ldr	r1, [pc, #560]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073da:	4313      	orrs	r3, r2
 80073dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f003 0308 	and.w	r3, r3, #8
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d00a      	beq.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80073ec:	4b87      	ldr	r3, [pc, #540]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073f2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	691b      	ldr	r3, [r3, #16]
 80073fa:	4984      	ldr	r1, [pc, #528]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073fc:	4313      	orrs	r3, r2
 80073fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f003 0310 	and.w	r3, r3, #16
 800740a:	2b00      	cmp	r3, #0
 800740c:	d00a      	beq.n	8007424 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800740e:	4b7f      	ldr	r3, [pc, #508]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007410:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007414:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	695b      	ldr	r3, [r3, #20]
 800741c:	497b      	ldr	r1, [pc, #492]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800741e:	4313      	orrs	r3, r2
 8007420:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f003 0320 	and.w	r3, r3, #32
 800742c:	2b00      	cmp	r3, #0
 800742e:	d00a      	beq.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007430:	4b76      	ldr	r3, [pc, #472]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007432:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007436:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	699b      	ldr	r3, [r3, #24]
 800743e:	4973      	ldr	r1, [pc, #460]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007440:	4313      	orrs	r3, r2
 8007442:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800744e:	2b00      	cmp	r3, #0
 8007450:	d00a      	beq.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007452:	4b6e      	ldr	r3, [pc, #440]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007454:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007458:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	69db      	ldr	r3, [r3, #28]
 8007460:	496a      	ldr	r1, [pc, #424]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007462:	4313      	orrs	r3, r2
 8007464:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007470:	2b00      	cmp	r3, #0
 8007472:	d00a      	beq.n	800748a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007474:	4b65      	ldr	r3, [pc, #404]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007476:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800747a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6a1b      	ldr	r3, [r3, #32]
 8007482:	4962      	ldr	r1, [pc, #392]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007484:	4313      	orrs	r3, r2
 8007486:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007492:	2b00      	cmp	r3, #0
 8007494:	d00a      	beq.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007496:	4b5d      	ldr	r3, [pc, #372]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007498:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800749c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074a4:	4959      	ldr	r1, [pc, #356]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074a6:	4313      	orrs	r3, r2
 80074a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d00a      	beq.n	80074ce <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80074b8:	4b54      	ldr	r3, [pc, #336]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80074be:	f023 0203 	bic.w	r2, r3, #3
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074c6:	4951      	ldr	r1, [pc, #324]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074c8:	4313      	orrs	r3, r2
 80074ca:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d00a      	beq.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80074da:	4b4c      	ldr	r3, [pc, #304]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074e0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074e8:	4948      	ldr	r1, [pc, #288]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074ea:	4313      	orrs	r3, r2
 80074ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d015      	beq.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80074fc:	4b43      	ldr	r3, [pc, #268]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007502:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800750a:	4940      	ldr	r1, [pc, #256]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800750c:	4313      	orrs	r3, r2
 800750e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007516:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800751a:	d105      	bne.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800751c:	4b3b      	ldr	r3, [pc, #236]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800751e:	68db      	ldr	r3, [r3, #12]
 8007520:	4a3a      	ldr	r2, [pc, #232]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007522:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007526:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007530:	2b00      	cmp	r3, #0
 8007532:	d015      	beq.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007534:	4b35      	ldr	r3, [pc, #212]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800753a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007542:	4932      	ldr	r1, [pc, #200]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007544:	4313      	orrs	r3, r2
 8007546:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800754e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007552:	d105      	bne.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007554:	4b2d      	ldr	r3, [pc, #180]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007556:	68db      	ldr	r3, [r3, #12]
 8007558:	4a2c      	ldr	r2, [pc, #176]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800755a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800755e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007568:	2b00      	cmp	r3, #0
 800756a:	d015      	beq.n	8007598 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800756c:	4b27      	ldr	r3, [pc, #156]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800756e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007572:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800757a:	4924      	ldr	r1, [pc, #144]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800757c:	4313      	orrs	r3, r2
 800757e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007586:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800758a:	d105      	bne.n	8007598 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800758c:	4b1f      	ldr	r3, [pc, #124]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800758e:	68db      	ldr	r3, [r3, #12]
 8007590:	4a1e      	ldr	r2, [pc, #120]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007592:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007596:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d015      	beq.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80075a4:	4b19      	ldr	r3, [pc, #100]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075b2:	4916      	ldr	r1, [pc, #88]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075b4:	4313      	orrs	r3, r2
 80075b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80075c2:	d105      	bne.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075c4:	4b11      	ldr	r3, [pc, #68]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075c6:	68db      	ldr	r3, [r3, #12]
 80075c8:	4a10      	ldr	r2, [pc, #64]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80075ce:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d019      	beq.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80075dc:	4b0b      	ldr	r3, [pc, #44]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075e2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ea:	4908      	ldr	r1, [pc, #32]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075ec:	4313      	orrs	r3, r2
 80075ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80075fa:	d109      	bne.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075fc:	4b03      	ldr	r3, [pc, #12]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075fe:	68db      	ldr	r3, [r3, #12]
 8007600:	4a02      	ldr	r2, [pc, #8]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007602:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007606:	60d3      	str	r3, [r2, #12]
 8007608:	e002      	b.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800760a:	bf00      	nop
 800760c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007618:	2b00      	cmp	r3, #0
 800761a:	d015      	beq.n	8007648 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800761c:	4b29      	ldr	r3, [pc, #164]	@ (80076c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800761e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007622:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800762a:	4926      	ldr	r1, [pc, #152]	@ (80076c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800762c:	4313      	orrs	r3, r2
 800762e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007636:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800763a:	d105      	bne.n	8007648 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800763c:	4b21      	ldr	r3, [pc, #132]	@ (80076c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800763e:	68db      	ldr	r3, [r3, #12]
 8007640:	4a20      	ldr	r2, [pc, #128]	@ (80076c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007642:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007646:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007650:	2b00      	cmp	r3, #0
 8007652:	d015      	beq.n	8007680 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007654:	4b1b      	ldr	r3, [pc, #108]	@ (80076c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007656:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800765a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007662:	4918      	ldr	r1, [pc, #96]	@ (80076c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007664:	4313      	orrs	r3, r2
 8007666:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800766e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007672:	d105      	bne.n	8007680 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007674:	4b13      	ldr	r3, [pc, #76]	@ (80076c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007676:	68db      	ldr	r3, [r3, #12]
 8007678:	4a12      	ldr	r2, [pc, #72]	@ (80076c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800767a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800767e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007688:	2b00      	cmp	r3, #0
 800768a:	d015      	beq.n	80076b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800768c:	4b0d      	ldr	r3, [pc, #52]	@ (80076c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800768e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007692:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800769a:	490a      	ldr	r1, [pc, #40]	@ (80076c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800769c:	4313      	orrs	r3, r2
 800769e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80076aa:	d105      	bne.n	80076b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80076ac:	4b05      	ldr	r3, [pc, #20]	@ (80076c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80076ae:	68db      	ldr	r3, [r3, #12]
 80076b0:	4a04      	ldr	r2, [pc, #16]	@ (80076c4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80076b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80076b6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80076b8:	7cbb      	ldrb	r3, [r7, #18]
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3718      	adds	r7, #24
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}
 80076c2:	bf00      	nop
 80076c4:	40021000 	.word	0x40021000

080076c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b084      	sub	sp, #16
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d101      	bne.n	80076da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80076d6:	2301      	movs	r3, #1
 80076d8:	e09d      	b.n	8007816 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d108      	bne.n	80076f4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	685b      	ldr	r3, [r3, #4]
 80076e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80076ea:	d009      	beq.n	8007700 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2200      	movs	r2, #0
 80076f0:	61da      	str	r2, [r3, #28]
 80076f2:	e005      	b.n	8007700 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2200      	movs	r2, #0
 80076f8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2200      	movs	r2, #0
 80076fe:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2200      	movs	r2, #0
 8007704:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800770c:	b2db      	uxtb	r3, r3
 800770e:	2b00      	cmp	r3, #0
 8007710:	d106      	bne.n	8007720 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2200      	movs	r2, #0
 8007716:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f7fb ff2a 	bl	8003574 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2202      	movs	r2, #2
 8007724:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	681a      	ldr	r2, [r3, #0]
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007736:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	68db      	ldr	r3, [r3, #12]
 800773c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007740:	d902      	bls.n	8007748 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007742:	2300      	movs	r3, #0
 8007744:	60fb      	str	r3, [r7, #12]
 8007746:	e002      	b.n	800774e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007748:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800774c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	68db      	ldr	r3, [r3, #12]
 8007752:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007756:	d007      	beq.n	8007768 <HAL_SPI_Init+0xa0>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	68db      	ldr	r3, [r3, #12]
 800775c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007760:	d002      	beq.n	8007768 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2200      	movs	r2, #0
 8007766:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	685b      	ldr	r3, [r3, #4]
 800776c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	689b      	ldr	r3, [r3, #8]
 8007774:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007778:	431a      	orrs	r2, r3
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	691b      	ldr	r3, [r3, #16]
 800777e:	f003 0302 	and.w	r3, r3, #2
 8007782:	431a      	orrs	r2, r3
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	695b      	ldr	r3, [r3, #20]
 8007788:	f003 0301 	and.w	r3, r3, #1
 800778c:	431a      	orrs	r2, r3
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	699b      	ldr	r3, [r3, #24]
 8007792:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007796:	431a      	orrs	r2, r3
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	69db      	ldr	r3, [r3, #28]
 800779c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80077a0:	431a      	orrs	r2, r3
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6a1b      	ldr	r3, [r3, #32]
 80077a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077aa:	ea42 0103 	orr.w	r1, r2, r3
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077b2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	430a      	orrs	r2, r1
 80077bc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	699b      	ldr	r3, [r3, #24]
 80077c2:	0c1b      	lsrs	r3, r3, #16
 80077c4:	f003 0204 	and.w	r2, r3, #4
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077cc:	f003 0310 	and.w	r3, r3, #16
 80077d0:	431a      	orrs	r2, r3
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077d6:	f003 0308 	and.w	r3, r3, #8
 80077da:	431a      	orrs	r2, r3
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	68db      	ldr	r3, [r3, #12]
 80077e0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80077e4:	ea42 0103 	orr.w	r1, r2, r3
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	430a      	orrs	r2, r1
 80077f4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	69da      	ldr	r2, [r3, #28]
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007804:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2200      	movs	r2, #0
 800780a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2201      	movs	r2, #1
 8007810:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007814:	2300      	movs	r3, #0
}
 8007816:	4618      	mov	r0, r3
 8007818:	3710      	adds	r7, #16
 800781a:	46bd      	mov	sp, r7
 800781c:	bd80      	pop	{r7, pc}

0800781e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800781e:	b580      	push	{r7, lr}
 8007820:	b08a      	sub	sp, #40	@ 0x28
 8007822:	af00      	add	r7, sp, #0
 8007824:	60f8      	str	r0, [r7, #12]
 8007826:	60b9      	str	r1, [r7, #8]
 8007828:	607a      	str	r2, [r7, #4]
 800782a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800782c:	2301      	movs	r3, #1
 800782e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007830:	f7fc fc74 	bl	800411c <HAL_GetTick>
 8007834:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800783c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	685b      	ldr	r3, [r3, #4]
 8007842:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007844:	887b      	ldrh	r3, [r7, #2]
 8007846:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8007848:	887b      	ldrh	r3, [r7, #2]
 800784a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800784c:	7ffb      	ldrb	r3, [r7, #31]
 800784e:	2b01      	cmp	r3, #1
 8007850:	d00c      	beq.n	800786c <HAL_SPI_TransmitReceive+0x4e>
 8007852:	69bb      	ldr	r3, [r7, #24]
 8007854:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007858:	d106      	bne.n	8007868 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	689b      	ldr	r3, [r3, #8]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d102      	bne.n	8007868 <HAL_SPI_TransmitReceive+0x4a>
 8007862:	7ffb      	ldrb	r3, [r7, #31]
 8007864:	2b04      	cmp	r3, #4
 8007866:	d001      	beq.n	800786c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007868:	2302      	movs	r3, #2
 800786a:	e1f3      	b.n	8007c54 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d005      	beq.n	800787e <HAL_SPI_TransmitReceive+0x60>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d002      	beq.n	800787e <HAL_SPI_TransmitReceive+0x60>
 8007878:	887b      	ldrh	r3, [r7, #2]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d101      	bne.n	8007882 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800787e:	2301      	movs	r3, #1
 8007880:	e1e8      	b.n	8007c54 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007888:	2b01      	cmp	r3, #1
 800788a:	d101      	bne.n	8007890 <HAL_SPI_TransmitReceive+0x72>
 800788c:	2302      	movs	r3, #2
 800788e:	e1e1      	b.n	8007c54 <HAL_SPI_TransmitReceive+0x436>
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	2201      	movs	r2, #1
 8007894:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800789e:	b2db      	uxtb	r3, r3
 80078a0:	2b04      	cmp	r3, #4
 80078a2:	d003      	beq.n	80078ac <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	2205      	movs	r2, #5
 80078a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	2200      	movs	r2, #0
 80078b0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	687a      	ldr	r2, [r7, #4]
 80078b6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	887a      	ldrh	r2, [r7, #2]
 80078bc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	887a      	ldrh	r2, [r7, #2]
 80078c4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	68ba      	ldr	r2, [r7, #8]
 80078cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	887a      	ldrh	r2, [r7, #2]
 80078d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	887a      	ldrh	r2, [r7, #2]
 80078d8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	2200      	movs	r2, #0
 80078de:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	2200      	movs	r2, #0
 80078e4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	68db      	ldr	r3, [r3, #12]
 80078ea:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80078ee:	d802      	bhi.n	80078f6 <HAL_SPI_TransmitReceive+0xd8>
 80078f0:	8abb      	ldrh	r3, [r7, #20]
 80078f2:	2b01      	cmp	r3, #1
 80078f4:	d908      	bls.n	8007908 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	685a      	ldr	r2, [r3, #4]
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007904:	605a      	str	r2, [r3, #4]
 8007906:	e007      	b.n	8007918 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	685a      	ldr	r2, [r3, #4]
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007916:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007922:	2b40      	cmp	r3, #64	@ 0x40
 8007924:	d007      	beq.n	8007936 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	681a      	ldr	r2, [r3, #0]
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007934:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	68db      	ldr	r3, [r3, #12]
 800793a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800793e:	f240 8083 	bls.w	8007a48 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	685b      	ldr	r3, [r3, #4]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d002      	beq.n	8007950 <HAL_SPI_TransmitReceive+0x132>
 800794a:	8afb      	ldrh	r3, [r7, #22]
 800794c:	2b01      	cmp	r3, #1
 800794e:	d16f      	bne.n	8007a30 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007954:	881a      	ldrh	r2, [r3, #0]
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007960:	1c9a      	adds	r2, r3, #2
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800796a:	b29b      	uxth	r3, r3
 800796c:	3b01      	subs	r3, #1
 800796e:	b29a      	uxth	r2, r3
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007974:	e05c      	b.n	8007a30 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	689b      	ldr	r3, [r3, #8]
 800797c:	f003 0302 	and.w	r3, r3, #2
 8007980:	2b02      	cmp	r3, #2
 8007982:	d11b      	bne.n	80079bc <HAL_SPI_TransmitReceive+0x19e>
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007988:	b29b      	uxth	r3, r3
 800798a:	2b00      	cmp	r3, #0
 800798c:	d016      	beq.n	80079bc <HAL_SPI_TransmitReceive+0x19e>
 800798e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007990:	2b01      	cmp	r3, #1
 8007992:	d113      	bne.n	80079bc <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007998:	881a      	ldrh	r2, [r3, #0]
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079a4:	1c9a      	adds	r2, r3, #2
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	3b01      	subs	r3, #1
 80079b2:	b29a      	uxth	r2, r3
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80079b8:	2300      	movs	r3, #0
 80079ba:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	689b      	ldr	r3, [r3, #8]
 80079c2:	f003 0301 	and.w	r3, r3, #1
 80079c6:	2b01      	cmp	r3, #1
 80079c8:	d11c      	bne.n	8007a04 <HAL_SPI_TransmitReceive+0x1e6>
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80079d0:	b29b      	uxth	r3, r3
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d016      	beq.n	8007a04 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	68da      	ldr	r2, [r3, #12]
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079e0:	b292      	uxth	r2, r2
 80079e2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079e8:	1c9a      	adds	r2, r3, #2
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80079f4:	b29b      	uxth	r3, r3
 80079f6:	3b01      	subs	r3, #1
 80079f8:	b29a      	uxth	r2, r3
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007a00:	2301      	movs	r3, #1
 8007a02:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007a04:	f7fc fb8a 	bl	800411c <HAL_GetTick>
 8007a08:	4602      	mov	r2, r0
 8007a0a:	6a3b      	ldr	r3, [r7, #32]
 8007a0c:	1ad3      	subs	r3, r2, r3
 8007a0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a10:	429a      	cmp	r2, r3
 8007a12:	d80d      	bhi.n	8007a30 <HAL_SPI_TransmitReceive+0x212>
 8007a14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a1a:	d009      	beq.n	8007a30 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	2201      	movs	r2, #1
 8007a20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	2200      	movs	r2, #0
 8007a28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007a2c:	2303      	movs	r3, #3
 8007a2e:	e111      	b.n	8007c54 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a34:	b29b      	uxth	r3, r3
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d19d      	bne.n	8007976 <HAL_SPI_TransmitReceive+0x158>
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007a40:	b29b      	uxth	r3, r3
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d197      	bne.n	8007976 <HAL_SPI_TransmitReceive+0x158>
 8007a46:	e0e5      	b.n	8007c14 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	685b      	ldr	r3, [r3, #4]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d003      	beq.n	8007a58 <HAL_SPI_TransmitReceive+0x23a>
 8007a50:	8afb      	ldrh	r3, [r7, #22]
 8007a52:	2b01      	cmp	r3, #1
 8007a54:	f040 80d1 	bne.w	8007bfa <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a5c:	b29b      	uxth	r3, r3
 8007a5e:	2b01      	cmp	r3, #1
 8007a60:	d912      	bls.n	8007a88 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a66:	881a      	ldrh	r2, [r3, #0]
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a72:	1c9a      	adds	r2, r3, #2
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a7c:	b29b      	uxth	r3, r3
 8007a7e:	3b02      	subs	r3, #2
 8007a80:	b29a      	uxth	r2, r3
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007a86:	e0b8      	b.n	8007bfa <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	330c      	adds	r3, #12
 8007a92:	7812      	ldrb	r2, [r2, #0]
 8007a94:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a9a:	1c5a      	adds	r2, r3, #1
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007aa4:	b29b      	uxth	r3, r3
 8007aa6:	3b01      	subs	r3, #1
 8007aa8:	b29a      	uxth	r2, r3
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007aae:	e0a4      	b.n	8007bfa <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	689b      	ldr	r3, [r3, #8]
 8007ab6:	f003 0302 	and.w	r3, r3, #2
 8007aba:	2b02      	cmp	r3, #2
 8007abc:	d134      	bne.n	8007b28 <HAL_SPI_TransmitReceive+0x30a>
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ac2:	b29b      	uxth	r3, r3
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d02f      	beq.n	8007b28 <HAL_SPI_TransmitReceive+0x30a>
 8007ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aca:	2b01      	cmp	r3, #1
 8007acc:	d12c      	bne.n	8007b28 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ad2:	b29b      	uxth	r3, r3
 8007ad4:	2b01      	cmp	r3, #1
 8007ad6:	d912      	bls.n	8007afe <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007adc:	881a      	ldrh	r2, [r3, #0]
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ae8:	1c9a      	adds	r2, r3, #2
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007af2:	b29b      	uxth	r3, r3
 8007af4:	3b02      	subs	r3, #2
 8007af6:	b29a      	uxth	r2, r3
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007afc:	e012      	b.n	8007b24 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	330c      	adds	r3, #12
 8007b08:	7812      	ldrb	r2, [r2, #0]
 8007b0a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b10:	1c5a      	adds	r2, r3, #1
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b1a:	b29b      	uxth	r3, r3
 8007b1c:	3b01      	subs	r3, #1
 8007b1e:	b29a      	uxth	r2, r3
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007b24:	2300      	movs	r3, #0
 8007b26:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	689b      	ldr	r3, [r3, #8]
 8007b2e:	f003 0301 	and.w	r3, r3, #1
 8007b32:	2b01      	cmp	r3, #1
 8007b34:	d148      	bne.n	8007bc8 <HAL_SPI_TransmitReceive+0x3aa>
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b3c:	b29b      	uxth	r3, r3
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d042      	beq.n	8007bc8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b48:	b29b      	uxth	r3, r3
 8007b4a:	2b01      	cmp	r3, #1
 8007b4c:	d923      	bls.n	8007b96 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	68da      	ldr	r2, [r3, #12]
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b58:	b292      	uxth	r2, r2
 8007b5a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b60:	1c9a      	adds	r2, r3, #2
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b6c:	b29b      	uxth	r3, r3
 8007b6e:	3b02      	subs	r3, #2
 8007b70:	b29a      	uxth	r2, r3
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b7e:	b29b      	uxth	r3, r3
 8007b80:	2b01      	cmp	r3, #1
 8007b82:	d81f      	bhi.n	8007bc4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	685a      	ldr	r2, [r3, #4]
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007b92:	605a      	str	r2, [r3, #4]
 8007b94:	e016      	b.n	8007bc4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f103 020c 	add.w	r2, r3, #12
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ba2:	7812      	ldrb	r2, [r2, #0]
 8007ba4:	b2d2      	uxtb	r2, r2
 8007ba6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bac:	1c5a      	adds	r2, r3, #1
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007bb8:	b29b      	uxth	r3, r3
 8007bba:	3b01      	subs	r3, #1
 8007bbc:	b29a      	uxth	r2, r3
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007bc8:	f7fc faa8 	bl	800411c <HAL_GetTick>
 8007bcc:	4602      	mov	r2, r0
 8007bce:	6a3b      	ldr	r3, [r7, #32]
 8007bd0:	1ad3      	subs	r3, r2, r3
 8007bd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007bd4:	429a      	cmp	r2, r3
 8007bd6:	d803      	bhi.n	8007be0 <HAL_SPI_TransmitReceive+0x3c2>
 8007bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bde:	d102      	bne.n	8007be6 <HAL_SPI_TransmitReceive+0x3c8>
 8007be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d109      	bne.n	8007bfa <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	2201      	movs	r2, #1
 8007bea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007bf6:	2303      	movs	r3, #3
 8007bf8:	e02c      	b.n	8007c54 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007bfe:	b29b      	uxth	r3, r3
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	f47f af55 	bne.w	8007ab0 <HAL_SPI_TransmitReceive+0x292>
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007c0c:	b29b      	uxth	r3, r3
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	f47f af4e 	bne.w	8007ab0 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c14:	6a3a      	ldr	r2, [r7, #32]
 8007c16:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007c18:	68f8      	ldr	r0, [r7, #12]
 8007c1a:	f000 f93d 	bl	8007e98 <SPI_EndRxTxTransaction>
 8007c1e:	4603      	mov	r3, r0
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d008      	beq.n	8007c36 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	2220      	movs	r2, #32
 8007c28:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8007c32:	2301      	movs	r3, #1
 8007c34:	e00e      	b.n	8007c54 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	2201      	movs	r2, #1
 8007c3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	2200      	movs	r2, #0
 8007c42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d001      	beq.n	8007c52 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8007c4e:	2301      	movs	r3, #1
 8007c50:	e000      	b.n	8007c54 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8007c52:	2300      	movs	r3, #0
  }
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	3728      	adds	r7, #40	@ 0x28
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	bd80      	pop	{r7, pc}

08007c5c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b088      	sub	sp, #32
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	60f8      	str	r0, [r7, #12]
 8007c64:	60b9      	str	r1, [r7, #8]
 8007c66:	603b      	str	r3, [r7, #0]
 8007c68:	4613      	mov	r3, r2
 8007c6a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007c6c:	f7fc fa56 	bl	800411c <HAL_GetTick>
 8007c70:	4602      	mov	r2, r0
 8007c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c74:	1a9b      	subs	r3, r3, r2
 8007c76:	683a      	ldr	r2, [r7, #0]
 8007c78:	4413      	add	r3, r2
 8007c7a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007c7c:	f7fc fa4e 	bl	800411c <HAL_GetTick>
 8007c80:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007c82:	4b39      	ldr	r3, [pc, #228]	@ (8007d68 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	015b      	lsls	r3, r3, #5
 8007c88:	0d1b      	lsrs	r3, r3, #20
 8007c8a:	69fa      	ldr	r2, [r7, #28]
 8007c8c:	fb02 f303 	mul.w	r3, r2, r3
 8007c90:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007c92:	e054      	b.n	8007d3e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c9a:	d050      	beq.n	8007d3e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007c9c:	f7fc fa3e 	bl	800411c <HAL_GetTick>
 8007ca0:	4602      	mov	r2, r0
 8007ca2:	69bb      	ldr	r3, [r7, #24]
 8007ca4:	1ad3      	subs	r3, r2, r3
 8007ca6:	69fa      	ldr	r2, [r7, #28]
 8007ca8:	429a      	cmp	r2, r3
 8007caa:	d902      	bls.n	8007cb2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007cac:	69fb      	ldr	r3, [r7, #28]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d13d      	bne.n	8007d2e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	685a      	ldr	r2, [r3, #4]
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007cc0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007cca:	d111      	bne.n	8007cf0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	689b      	ldr	r3, [r3, #8]
 8007cd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007cd4:	d004      	beq.n	8007ce0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	689b      	ldr	r3, [r3, #8]
 8007cda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cde:	d107      	bne.n	8007cf0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	681a      	ldr	r2, [r3, #0]
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007cee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cf4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007cf8:	d10f      	bne.n	8007d1a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	681a      	ldr	r2, [r3, #0]
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007d08:	601a      	str	r2, [r3, #0]
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	681a      	ldr	r2, [r3, #0]
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007d18:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	2201      	movs	r2, #1
 8007d1e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	2200      	movs	r2, #0
 8007d26:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007d2a:	2303      	movs	r3, #3
 8007d2c:	e017      	b.n	8007d5e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007d2e:	697b      	ldr	r3, [r7, #20]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d101      	bne.n	8007d38 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007d34:	2300      	movs	r3, #0
 8007d36:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007d38:	697b      	ldr	r3, [r7, #20]
 8007d3a:	3b01      	subs	r3, #1
 8007d3c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	689a      	ldr	r2, [r3, #8]
 8007d44:	68bb      	ldr	r3, [r7, #8]
 8007d46:	4013      	ands	r3, r2
 8007d48:	68ba      	ldr	r2, [r7, #8]
 8007d4a:	429a      	cmp	r2, r3
 8007d4c:	bf0c      	ite	eq
 8007d4e:	2301      	moveq	r3, #1
 8007d50:	2300      	movne	r3, #0
 8007d52:	b2db      	uxtb	r3, r3
 8007d54:	461a      	mov	r2, r3
 8007d56:	79fb      	ldrb	r3, [r7, #7]
 8007d58:	429a      	cmp	r2, r3
 8007d5a:	d19b      	bne.n	8007c94 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007d5c:	2300      	movs	r3, #0
}
 8007d5e:	4618      	mov	r0, r3
 8007d60:	3720      	adds	r7, #32
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bd80      	pop	{r7, pc}
 8007d66:	bf00      	nop
 8007d68:	20000004 	.word	0x20000004

08007d6c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b08a      	sub	sp, #40	@ 0x28
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	60f8      	str	r0, [r7, #12]
 8007d74:	60b9      	str	r1, [r7, #8]
 8007d76:	607a      	str	r2, [r7, #4]
 8007d78:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007d7e:	f7fc f9cd 	bl	800411c <HAL_GetTick>
 8007d82:	4602      	mov	r2, r0
 8007d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d86:	1a9b      	subs	r3, r3, r2
 8007d88:	683a      	ldr	r2, [r7, #0]
 8007d8a:	4413      	add	r3, r2
 8007d8c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007d8e:	f7fc f9c5 	bl	800411c <HAL_GetTick>
 8007d92:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	330c      	adds	r3, #12
 8007d9a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007d9c:	4b3d      	ldr	r3, [pc, #244]	@ (8007e94 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007d9e:	681a      	ldr	r2, [r3, #0]
 8007da0:	4613      	mov	r3, r2
 8007da2:	009b      	lsls	r3, r3, #2
 8007da4:	4413      	add	r3, r2
 8007da6:	00da      	lsls	r2, r3, #3
 8007da8:	1ad3      	subs	r3, r2, r3
 8007daa:	0d1b      	lsrs	r3, r3, #20
 8007dac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007dae:	fb02 f303 	mul.w	r3, r2, r3
 8007db2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007db4:	e060      	b.n	8007e78 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007dbc:	d107      	bne.n	8007dce <SPI_WaitFifoStateUntilTimeout+0x62>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d104      	bne.n	8007dce <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007dc4:	69fb      	ldr	r3, [r7, #28]
 8007dc6:	781b      	ldrb	r3, [r3, #0]
 8007dc8:	b2db      	uxtb	r3, r3
 8007dca:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007dcc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dd4:	d050      	beq.n	8007e78 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007dd6:	f7fc f9a1 	bl	800411c <HAL_GetTick>
 8007dda:	4602      	mov	r2, r0
 8007ddc:	6a3b      	ldr	r3, [r7, #32]
 8007dde:	1ad3      	subs	r3, r2, r3
 8007de0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007de2:	429a      	cmp	r2, r3
 8007de4:	d902      	bls.n	8007dec <SPI_WaitFifoStateUntilTimeout+0x80>
 8007de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d13d      	bne.n	8007e68 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	685a      	ldr	r2, [r3, #4]
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007dfa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	685b      	ldr	r3, [r3, #4]
 8007e00:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007e04:	d111      	bne.n	8007e2a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	689b      	ldr	r3, [r3, #8]
 8007e0a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e0e:	d004      	beq.n	8007e1a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	689b      	ldr	r3, [r3, #8]
 8007e14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e18:	d107      	bne.n	8007e2a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	681a      	ldr	r2, [r3, #0]
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e28:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e32:	d10f      	bne.n	8007e54 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	681a      	ldr	r2, [r3, #0]
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007e42:	601a      	str	r2, [r3, #0]
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	681a      	ldr	r2, [r3, #0]
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007e52:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	2201      	movs	r2, #1
 8007e58:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007e64:	2303      	movs	r3, #3
 8007e66:	e010      	b.n	8007e8a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007e68:	69bb      	ldr	r3, [r7, #24]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d101      	bne.n	8007e72 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007e72:	69bb      	ldr	r3, [r7, #24]
 8007e74:	3b01      	subs	r3, #1
 8007e76:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	689a      	ldr	r2, [r3, #8]
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	4013      	ands	r3, r2
 8007e82:	687a      	ldr	r2, [r7, #4]
 8007e84:	429a      	cmp	r2, r3
 8007e86:	d196      	bne.n	8007db6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007e88:	2300      	movs	r3, #0
}
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	3728      	adds	r7, #40	@ 0x28
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}
 8007e92:	bf00      	nop
 8007e94:	20000004 	.word	0x20000004

08007e98 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b086      	sub	sp, #24
 8007e9c:	af02      	add	r7, sp, #8
 8007e9e:	60f8      	str	r0, [r7, #12]
 8007ea0:	60b9      	str	r1, [r7, #8]
 8007ea2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	9300      	str	r3, [sp, #0]
 8007ea8:	68bb      	ldr	r3, [r7, #8]
 8007eaa:	2200      	movs	r2, #0
 8007eac:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007eb0:	68f8      	ldr	r0, [r7, #12]
 8007eb2:	f7ff ff5b 	bl	8007d6c <SPI_WaitFifoStateUntilTimeout>
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d007      	beq.n	8007ecc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ec0:	f043 0220 	orr.w	r2, r3, #32
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007ec8:	2303      	movs	r3, #3
 8007eca:	e027      	b.n	8007f1c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	9300      	str	r3, [sp, #0]
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	2180      	movs	r1, #128	@ 0x80
 8007ed6:	68f8      	ldr	r0, [r7, #12]
 8007ed8:	f7ff fec0 	bl	8007c5c <SPI_WaitFlagStateUntilTimeout>
 8007edc:	4603      	mov	r3, r0
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d007      	beq.n	8007ef2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ee6:	f043 0220 	orr.w	r2, r3, #32
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007eee:	2303      	movs	r3, #3
 8007ef0:	e014      	b.n	8007f1c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	9300      	str	r3, [sp, #0]
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007efe:	68f8      	ldr	r0, [r7, #12]
 8007f00:	f7ff ff34 	bl	8007d6c <SPI_WaitFifoStateUntilTimeout>
 8007f04:	4603      	mov	r3, r0
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d007      	beq.n	8007f1a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f0e:	f043 0220 	orr.w	r2, r3, #32
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007f16:	2303      	movs	r3, #3
 8007f18:	e000      	b.n	8007f1c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007f1a:	2300      	movs	r3, #0
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	3710      	adds	r7, #16
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}

08007f24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b082      	sub	sp, #8
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d101      	bne.n	8007f36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	e049      	b.n	8007fca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f3c:	b2db      	uxtb	r3, r3
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d106      	bne.n	8007f50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2200      	movs	r2, #0
 8007f46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f7fb ff1c 	bl	8003d88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2202      	movs	r2, #2
 8007f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681a      	ldr	r2, [r3, #0]
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	3304      	adds	r3, #4
 8007f60:	4619      	mov	r1, r3
 8007f62:	4610      	mov	r0, r2
 8007f64:	f000 fef8 	bl	8008d58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2201      	movs	r2, #1
 8007f6c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2201      	movs	r2, #1
 8007f74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2201      	movs	r2, #1
 8007f84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2201      	movs	r2, #1
 8007f8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2201      	movs	r2, #1
 8007f94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2201      	movs	r2, #1
 8007f9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	2201      	movs	r2, #1
 8007fa4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2201      	movs	r2, #1
 8007fac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2201      	movs	r2, #1
 8007fb4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2201      	movs	r2, #1
 8007fbc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007fc8:	2300      	movs	r3, #0
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3708      	adds	r7, #8
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}
	...

08007fd4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b085      	sub	sp, #20
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007fe2:	b2db      	uxtb	r3, r3
 8007fe4:	2b01      	cmp	r3, #1
 8007fe6:	d001      	beq.n	8007fec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007fe8:	2301      	movs	r3, #1
 8007fea:	e054      	b.n	8008096 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2202      	movs	r2, #2
 8007ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	68da      	ldr	r2, [r3, #12]
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f042 0201 	orr.w	r2, r2, #1
 8008002:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	4a26      	ldr	r2, [pc, #152]	@ (80080a4 <HAL_TIM_Base_Start_IT+0xd0>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d022      	beq.n	8008054 <HAL_TIM_Base_Start_IT+0x80>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008016:	d01d      	beq.n	8008054 <HAL_TIM_Base_Start_IT+0x80>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	4a22      	ldr	r2, [pc, #136]	@ (80080a8 <HAL_TIM_Base_Start_IT+0xd4>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d018      	beq.n	8008054 <HAL_TIM_Base_Start_IT+0x80>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4a21      	ldr	r2, [pc, #132]	@ (80080ac <HAL_TIM_Base_Start_IT+0xd8>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d013      	beq.n	8008054 <HAL_TIM_Base_Start_IT+0x80>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a1f      	ldr	r2, [pc, #124]	@ (80080b0 <HAL_TIM_Base_Start_IT+0xdc>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d00e      	beq.n	8008054 <HAL_TIM_Base_Start_IT+0x80>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4a1e      	ldr	r2, [pc, #120]	@ (80080b4 <HAL_TIM_Base_Start_IT+0xe0>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d009      	beq.n	8008054 <HAL_TIM_Base_Start_IT+0x80>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4a1c      	ldr	r2, [pc, #112]	@ (80080b8 <HAL_TIM_Base_Start_IT+0xe4>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d004      	beq.n	8008054 <HAL_TIM_Base_Start_IT+0x80>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	4a1b      	ldr	r2, [pc, #108]	@ (80080bc <HAL_TIM_Base_Start_IT+0xe8>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d115      	bne.n	8008080 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	689a      	ldr	r2, [r3, #8]
 800805a:	4b19      	ldr	r3, [pc, #100]	@ (80080c0 <HAL_TIM_Base_Start_IT+0xec>)
 800805c:	4013      	ands	r3, r2
 800805e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	2b06      	cmp	r3, #6
 8008064:	d015      	beq.n	8008092 <HAL_TIM_Base_Start_IT+0xbe>
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800806c:	d011      	beq.n	8008092 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	681a      	ldr	r2, [r3, #0]
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f042 0201 	orr.w	r2, r2, #1
 800807c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800807e:	e008      	b.n	8008092 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	681a      	ldr	r2, [r3, #0]
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f042 0201 	orr.w	r2, r2, #1
 800808e:	601a      	str	r2, [r3, #0]
 8008090:	e000      	b.n	8008094 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008092:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008094:	2300      	movs	r3, #0
}
 8008096:	4618      	mov	r0, r3
 8008098:	3714      	adds	r7, #20
 800809a:	46bd      	mov	sp, r7
 800809c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a0:	4770      	bx	lr
 80080a2:	bf00      	nop
 80080a4:	40012c00 	.word	0x40012c00
 80080a8:	40000400 	.word	0x40000400
 80080ac:	40000800 	.word	0x40000800
 80080b0:	40000c00 	.word	0x40000c00
 80080b4:	40013400 	.word	0x40013400
 80080b8:	40014000 	.word	0x40014000
 80080bc:	40015000 	.word	0x40015000
 80080c0:	00010007 	.word	0x00010007

080080c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b082      	sub	sp, #8
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d101      	bne.n	80080d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80080d2:	2301      	movs	r3, #1
 80080d4:	e049      	b.n	800816a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080dc:	b2db      	uxtb	r3, r3
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d106      	bne.n	80080f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2200      	movs	r2, #0
 80080e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f000 f841 	bl	8008172 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2202      	movs	r2, #2
 80080f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681a      	ldr	r2, [r3, #0]
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	3304      	adds	r3, #4
 8008100:	4619      	mov	r1, r3
 8008102:	4610      	mov	r0, r2
 8008104:	f000 fe28 	bl	8008d58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2201      	movs	r2, #1
 800810c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2201      	movs	r2, #1
 8008114:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2201      	movs	r2, #1
 800811c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2201      	movs	r2, #1
 8008124:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2201      	movs	r2, #1
 800812c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2201      	movs	r2, #1
 8008134:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2201      	movs	r2, #1
 800813c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2201      	movs	r2, #1
 8008144:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2201      	movs	r2, #1
 800814c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2201      	movs	r2, #1
 8008154:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2201      	movs	r2, #1
 800815c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2201      	movs	r2, #1
 8008164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008168:	2300      	movs	r3, #0
}
 800816a:	4618      	mov	r0, r3
 800816c:	3708      	adds	r7, #8
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}

08008172 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008172:	b480      	push	{r7}
 8008174:	b083      	sub	sp, #12
 8008176:	af00      	add	r7, sp, #0
 8008178:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800817a:	bf00      	nop
 800817c:	370c      	adds	r7, #12
 800817e:	46bd      	mov	sp, r7
 8008180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008184:	4770      	bx	lr
	...

08008188 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b084      	sub	sp, #16
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
 8008190:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008192:	683b      	ldr	r3, [r7, #0]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d109      	bne.n	80081ac <HAL_TIM_PWM_Start+0x24>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800819e:	b2db      	uxtb	r3, r3
 80081a0:	2b01      	cmp	r3, #1
 80081a2:	bf14      	ite	ne
 80081a4:	2301      	movne	r3, #1
 80081a6:	2300      	moveq	r3, #0
 80081a8:	b2db      	uxtb	r3, r3
 80081aa:	e03c      	b.n	8008226 <HAL_TIM_PWM_Start+0x9e>
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	2b04      	cmp	r3, #4
 80081b0:	d109      	bne.n	80081c6 <HAL_TIM_PWM_Start+0x3e>
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80081b8:	b2db      	uxtb	r3, r3
 80081ba:	2b01      	cmp	r3, #1
 80081bc:	bf14      	ite	ne
 80081be:	2301      	movne	r3, #1
 80081c0:	2300      	moveq	r3, #0
 80081c2:	b2db      	uxtb	r3, r3
 80081c4:	e02f      	b.n	8008226 <HAL_TIM_PWM_Start+0x9e>
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	2b08      	cmp	r3, #8
 80081ca:	d109      	bne.n	80081e0 <HAL_TIM_PWM_Start+0x58>
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80081d2:	b2db      	uxtb	r3, r3
 80081d4:	2b01      	cmp	r3, #1
 80081d6:	bf14      	ite	ne
 80081d8:	2301      	movne	r3, #1
 80081da:	2300      	moveq	r3, #0
 80081dc:	b2db      	uxtb	r3, r3
 80081de:	e022      	b.n	8008226 <HAL_TIM_PWM_Start+0x9e>
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	2b0c      	cmp	r3, #12
 80081e4:	d109      	bne.n	80081fa <HAL_TIM_PWM_Start+0x72>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081ec:	b2db      	uxtb	r3, r3
 80081ee:	2b01      	cmp	r3, #1
 80081f0:	bf14      	ite	ne
 80081f2:	2301      	movne	r3, #1
 80081f4:	2300      	moveq	r3, #0
 80081f6:	b2db      	uxtb	r3, r3
 80081f8:	e015      	b.n	8008226 <HAL_TIM_PWM_Start+0x9e>
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	2b10      	cmp	r3, #16
 80081fe:	d109      	bne.n	8008214 <HAL_TIM_PWM_Start+0x8c>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008206:	b2db      	uxtb	r3, r3
 8008208:	2b01      	cmp	r3, #1
 800820a:	bf14      	ite	ne
 800820c:	2301      	movne	r3, #1
 800820e:	2300      	moveq	r3, #0
 8008210:	b2db      	uxtb	r3, r3
 8008212:	e008      	b.n	8008226 <HAL_TIM_PWM_Start+0x9e>
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800821a:	b2db      	uxtb	r3, r3
 800821c:	2b01      	cmp	r3, #1
 800821e:	bf14      	ite	ne
 8008220:	2301      	movne	r3, #1
 8008222:	2300      	moveq	r3, #0
 8008224:	b2db      	uxtb	r3, r3
 8008226:	2b00      	cmp	r3, #0
 8008228:	d001      	beq.n	800822e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800822a:	2301      	movs	r3, #1
 800822c:	e0a6      	b.n	800837c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d104      	bne.n	800823e <HAL_TIM_PWM_Start+0xb6>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2202      	movs	r2, #2
 8008238:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800823c:	e023      	b.n	8008286 <HAL_TIM_PWM_Start+0xfe>
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	2b04      	cmp	r3, #4
 8008242:	d104      	bne.n	800824e <HAL_TIM_PWM_Start+0xc6>
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2202      	movs	r2, #2
 8008248:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800824c:	e01b      	b.n	8008286 <HAL_TIM_PWM_Start+0xfe>
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	2b08      	cmp	r3, #8
 8008252:	d104      	bne.n	800825e <HAL_TIM_PWM_Start+0xd6>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2202      	movs	r2, #2
 8008258:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800825c:	e013      	b.n	8008286 <HAL_TIM_PWM_Start+0xfe>
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	2b0c      	cmp	r3, #12
 8008262:	d104      	bne.n	800826e <HAL_TIM_PWM_Start+0xe6>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2202      	movs	r2, #2
 8008268:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800826c:	e00b      	b.n	8008286 <HAL_TIM_PWM_Start+0xfe>
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	2b10      	cmp	r3, #16
 8008272:	d104      	bne.n	800827e <HAL_TIM_PWM_Start+0xf6>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2202      	movs	r2, #2
 8008278:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800827c:	e003      	b.n	8008286 <HAL_TIM_PWM_Start+0xfe>
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2202      	movs	r2, #2
 8008282:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	2201      	movs	r2, #1
 800828c:	6839      	ldr	r1, [r7, #0]
 800828e:	4618      	mov	r0, r3
 8008290:	f001 f9dc 	bl	800964c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a3a      	ldr	r2, [pc, #232]	@ (8008384 <HAL_TIM_PWM_Start+0x1fc>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d018      	beq.n	80082d0 <HAL_TIM_PWM_Start+0x148>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4a39      	ldr	r2, [pc, #228]	@ (8008388 <HAL_TIM_PWM_Start+0x200>)
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d013      	beq.n	80082d0 <HAL_TIM_PWM_Start+0x148>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	4a37      	ldr	r2, [pc, #220]	@ (800838c <HAL_TIM_PWM_Start+0x204>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d00e      	beq.n	80082d0 <HAL_TIM_PWM_Start+0x148>
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4a36      	ldr	r2, [pc, #216]	@ (8008390 <HAL_TIM_PWM_Start+0x208>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d009      	beq.n	80082d0 <HAL_TIM_PWM_Start+0x148>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a34      	ldr	r2, [pc, #208]	@ (8008394 <HAL_TIM_PWM_Start+0x20c>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d004      	beq.n	80082d0 <HAL_TIM_PWM_Start+0x148>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	4a33      	ldr	r2, [pc, #204]	@ (8008398 <HAL_TIM_PWM_Start+0x210>)
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d101      	bne.n	80082d4 <HAL_TIM_PWM_Start+0x14c>
 80082d0:	2301      	movs	r3, #1
 80082d2:	e000      	b.n	80082d6 <HAL_TIM_PWM_Start+0x14e>
 80082d4:	2300      	movs	r3, #0
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d007      	beq.n	80082ea <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80082e8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4a25      	ldr	r2, [pc, #148]	@ (8008384 <HAL_TIM_PWM_Start+0x1fc>)
 80082f0:	4293      	cmp	r3, r2
 80082f2:	d022      	beq.n	800833a <HAL_TIM_PWM_Start+0x1b2>
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082fc:	d01d      	beq.n	800833a <HAL_TIM_PWM_Start+0x1b2>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	4a26      	ldr	r2, [pc, #152]	@ (800839c <HAL_TIM_PWM_Start+0x214>)
 8008304:	4293      	cmp	r3, r2
 8008306:	d018      	beq.n	800833a <HAL_TIM_PWM_Start+0x1b2>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	4a24      	ldr	r2, [pc, #144]	@ (80083a0 <HAL_TIM_PWM_Start+0x218>)
 800830e:	4293      	cmp	r3, r2
 8008310:	d013      	beq.n	800833a <HAL_TIM_PWM_Start+0x1b2>
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	4a23      	ldr	r2, [pc, #140]	@ (80083a4 <HAL_TIM_PWM_Start+0x21c>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d00e      	beq.n	800833a <HAL_TIM_PWM_Start+0x1b2>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4a19      	ldr	r2, [pc, #100]	@ (8008388 <HAL_TIM_PWM_Start+0x200>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d009      	beq.n	800833a <HAL_TIM_PWM_Start+0x1b2>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4a18      	ldr	r2, [pc, #96]	@ (800838c <HAL_TIM_PWM_Start+0x204>)
 800832c:	4293      	cmp	r3, r2
 800832e:	d004      	beq.n	800833a <HAL_TIM_PWM_Start+0x1b2>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a18      	ldr	r2, [pc, #96]	@ (8008398 <HAL_TIM_PWM_Start+0x210>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d115      	bne.n	8008366 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	689a      	ldr	r2, [r3, #8]
 8008340:	4b19      	ldr	r3, [pc, #100]	@ (80083a8 <HAL_TIM_PWM_Start+0x220>)
 8008342:	4013      	ands	r3, r2
 8008344:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2b06      	cmp	r3, #6
 800834a:	d015      	beq.n	8008378 <HAL_TIM_PWM_Start+0x1f0>
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008352:	d011      	beq.n	8008378 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	681a      	ldr	r2, [r3, #0]
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f042 0201 	orr.w	r2, r2, #1
 8008362:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008364:	e008      	b.n	8008378 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	681a      	ldr	r2, [r3, #0]
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f042 0201 	orr.w	r2, r2, #1
 8008374:	601a      	str	r2, [r3, #0]
 8008376:	e000      	b.n	800837a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008378:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800837a:	2300      	movs	r3, #0
}
 800837c:	4618      	mov	r0, r3
 800837e:	3710      	adds	r7, #16
 8008380:	46bd      	mov	sp, r7
 8008382:	bd80      	pop	{r7, pc}
 8008384:	40012c00 	.word	0x40012c00
 8008388:	40013400 	.word	0x40013400
 800838c:	40014000 	.word	0x40014000
 8008390:	40014400 	.word	0x40014400
 8008394:	40014800 	.word	0x40014800
 8008398:	40015000 	.word	0x40015000
 800839c:	40000400 	.word	0x40000400
 80083a0:	40000800 	.word	0x40000800
 80083a4:	40000c00 	.word	0x40000c00
 80083a8:	00010007 	.word	0x00010007

080083ac <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b086      	sub	sp, #24
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
 80083b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d101      	bne.n	80083c0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80083bc:	2301      	movs	r3, #1
 80083be:	e097      	b.n	80084f0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80083c6:	b2db      	uxtb	r3, r3
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d106      	bne.n	80083da <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2200      	movs	r2, #0
 80083d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	f7fb fc33 	bl	8003c40 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2202      	movs	r2, #2
 80083de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	689b      	ldr	r3, [r3, #8]
 80083e8:	687a      	ldr	r2, [r7, #4]
 80083ea:	6812      	ldr	r2, [r2, #0]
 80083ec:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80083f0:	f023 0307 	bic.w	r3, r3, #7
 80083f4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681a      	ldr	r2, [r3, #0]
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	3304      	adds	r3, #4
 80083fe:	4619      	mov	r1, r3
 8008400:	4610      	mov	r0, r2
 8008402:	f000 fca9 	bl	8008d58 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	699b      	ldr	r3, [r3, #24]
 8008414:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	6a1b      	ldr	r3, [r3, #32]
 800841c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	697a      	ldr	r2, [r7, #20]
 8008424:	4313      	orrs	r3, r2
 8008426:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008428:	693b      	ldr	r3, [r7, #16]
 800842a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800842e:	f023 0303 	bic.w	r3, r3, #3
 8008432:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	689a      	ldr	r2, [r3, #8]
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	699b      	ldr	r3, [r3, #24]
 800843c:	021b      	lsls	r3, r3, #8
 800843e:	4313      	orrs	r3, r2
 8008440:	693a      	ldr	r2, [r7, #16]
 8008442:	4313      	orrs	r3, r2
 8008444:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008446:	693b      	ldr	r3, [r7, #16]
 8008448:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800844c:	f023 030c 	bic.w	r3, r3, #12
 8008450:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008452:	693b      	ldr	r3, [r7, #16]
 8008454:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008458:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800845c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	68da      	ldr	r2, [r3, #12]
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	69db      	ldr	r3, [r3, #28]
 8008466:	021b      	lsls	r3, r3, #8
 8008468:	4313      	orrs	r3, r2
 800846a:	693a      	ldr	r2, [r7, #16]
 800846c:	4313      	orrs	r3, r2
 800846e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	691b      	ldr	r3, [r3, #16]
 8008474:	011a      	lsls	r2, r3, #4
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	6a1b      	ldr	r3, [r3, #32]
 800847a:	031b      	lsls	r3, r3, #12
 800847c:	4313      	orrs	r3, r2
 800847e:	693a      	ldr	r2, [r7, #16]
 8008480:	4313      	orrs	r3, r2
 8008482:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800848a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8008492:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	685a      	ldr	r2, [r3, #4]
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	695b      	ldr	r3, [r3, #20]
 800849c:	011b      	lsls	r3, r3, #4
 800849e:	4313      	orrs	r3, r2
 80084a0:	68fa      	ldr	r2, [r7, #12]
 80084a2:	4313      	orrs	r3, r2
 80084a4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	697a      	ldr	r2, [r7, #20]
 80084ac:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	693a      	ldr	r2, [r7, #16]
 80084b4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	68fa      	ldr	r2, [r7, #12]
 80084bc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2201      	movs	r2, #1
 80084c2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2201      	movs	r2, #1
 80084ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2201      	movs	r2, #1
 80084d2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2201      	movs	r2, #1
 80084da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2201      	movs	r2, #1
 80084e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2201      	movs	r2, #1
 80084ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80084ee:	2300      	movs	r3, #0
}
 80084f0:	4618      	mov	r0, r3
 80084f2:	3718      	adds	r7, #24
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd80      	pop	{r7, pc}

080084f8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b084      	sub	sp, #16
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
 8008500:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008508:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008510:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008518:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008520:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d110      	bne.n	800854a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008528:	7bfb      	ldrb	r3, [r7, #15]
 800852a:	2b01      	cmp	r3, #1
 800852c:	d102      	bne.n	8008534 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800852e:	7b7b      	ldrb	r3, [r7, #13]
 8008530:	2b01      	cmp	r3, #1
 8008532:	d001      	beq.n	8008538 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008534:	2301      	movs	r3, #1
 8008536:	e069      	b.n	800860c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2202      	movs	r2, #2
 800853c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2202      	movs	r2, #2
 8008544:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008548:	e031      	b.n	80085ae <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	2b04      	cmp	r3, #4
 800854e:	d110      	bne.n	8008572 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008550:	7bbb      	ldrb	r3, [r7, #14]
 8008552:	2b01      	cmp	r3, #1
 8008554:	d102      	bne.n	800855c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008556:	7b3b      	ldrb	r3, [r7, #12]
 8008558:	2b01      	cmp	r3, #1
 800855a:	d001      	beq.n	8008560 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800855c:	2301      	movs	r3, #1
 800855e:	e055      	b.n	800860c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2202      	movs	r2, #2
 8008564:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2202      	movs	r2, #2
 800856c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008570:	e01d      	b.n	80085ae <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008572:	7bfb      	ldrb	r3, [r7, #15]
 8008574:	2b01      	cmp	r3, #1
 8008576:	d108      	bne.n	800858a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008578:	7bbb      	ldrb	r3, [r7, #14]
 800857a:	2b01      	cmp	r3, #1
 800857c:	d105      	bne.n	800858a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800857e:	7b7b      	ldrb	r3, [r7, #13]
 8008580:	2b01      	cmp	r3, #1
 8008582:	d102      	bne.n	800858a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008584:	7b3b      	ldrb	r3, [r7, #12]
 8008586:	2b01      	cmp	r3, #1
 8008588:	d001      	beq.n	800858e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800858a:	2301      	movs	r3, #1
 800858c:	e03e      	b.n	800860c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2202      	movs	r2, #2
 8008592:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2202      	movs	r2, #2
 800859a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2202      	movs	r2, #2
 80085a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2202      	movs	r2, #2
 80085aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d003      	beq.n	80085bc <HAL_TIM_Encoder_Start+0xc4>
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	2b04      	cmp	r3, #4
 80085b8:	d008      	beq.n	80085cc <HAL_TIM_Encoder_Start+0xd4>
 80085ba:	e00f      	b.n	80085dc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	2201      	movs	r2, #1
 80085c2:	2100      	movs	r1, #0
 80085c4:	4618      	mov	r0, r3
 80085c6:	f001 f841 	bl	800964c <TIM_CCxChannelCmd>
      break;
 80085ca:	e016      	b.n	80085fa <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	2201      	movs	r2, #1
 80085d2:	2104      	movs	r1, #4
 80085d4:	4618      	mov	r0, r3
 80085d6:	f001 f839 	bl	800964c <TIM_CCxChannelCmd>
      break;
 80085da:	e00e      	b.n	80085fa <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	2201      	movs	r2, #1
 80085e2:	2100      	movs	r1, #0
 80085e4:	4618      	mov	r0, r3
 80085e6:	f001 f831 	bl	800964c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	2201      	movs	r2, #1
 80085f0:	2104      	movs	r1, #4
 80085f2:	4618      	mov	r0, r3
 80085f4:	f001 f82a 	bl	800964c <TIM_CCxChannelCmd>
      break;
 80085f8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	681a      	ldr	r2, [r3, #0]
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	f042 0201 	orr.w	r2, r2, #1
 8008608:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800860a:	2300      	movs	r3, #0
}
 800860c:	4618      	mov	r0, r3
 800860e:	3710      	adds	r7, #16
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}

08008614 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b084      	sub	sp, #16
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	68db      	ldr	r3, [r3, #12]
 8008622:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	691b      	ldr	r3, [r3, #16]
 800862a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	f003 0302 	and.w	r3, r3, #2
 8008632:	2b00      	cmp	r3, #0
 8008634:	d020      	beq.n	8008678 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	f003 0302 	and.w	r3, r3, #2
 800863c:	2b00      	cmp	r3, #0
 800863e:	d01b      	beq.n	8008678 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f06f 0202 	mvn.w	r2, #2
 8008648:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2201      	movs	r2, #1
 800864e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	699b      	ldr	r3, [r3, #24]
 8008656:	f003 0303 	and.w	r3, r3, #3
 800865a:	2b00      	cmp	r3, #0
 800865c:	d003      	beq.n	8008666 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f000 fb5c 	bl	8008d1c <HAL_TIM_IC_CaptureCallback>
 8008664:	e005      	b.n	8008672 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	f000 fb4e 	bl	8008d08 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800866c:	6878      	ldr	r0, [r7, #4]
 800866e:	f000 fb5f 	bl	8008d30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2200      	movs	r2, #0
 8008676:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008678:	68bb      	ldr	r3, [r7, #8]
 800867a:	f003 0304 	and.w	r3, r3, #4
 800867e:	2b00      	cmp	r3, #0
 8008680:	d020      	beq.n	80086c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	f003 0304 	and.w	r3, r3, #4
 8008688:	2b00      	cmp	r3, #0
 800868a:	d01b      	beq.n	80086c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f06f 0204 	mvn.w	r2, #4
 8008694:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2202      	movs	r2, #2
 800869a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	699b      	ldr	r3, [r3, #24]
 80086a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d003      	beq.n	80086b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f000 fb36 	bl	8008d1c <HAL_TIM_IC_CaptureCallback>
 80086b0:	e005      	b.n	80086be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086b2:	6878      	ldr	r0, [r7, #4]
 80086b4:	f000 fb28 	bl	8008d08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086b8:	6878      	ldr	r0, [r7, #4]
 80086ba:	f000 fb39 	bl	8008d30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2200      	movs	r2, #0
 80086c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	f003 0308 	and.w	r3, r3, #8
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d020      	beq.n	8008710 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	f003 0308 	and.w	r3, r3, #8
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d01b      	beq.n	8008710 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f06f 0208 	mvn.w	r2, #8
 80086e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2204      	movs	r2, #4
 80086e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	69db      	ldr	r3, [r3, #28]
 80086ee:	f003 0303 	and.w	r3, r3, #3
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d003      	beq.n	80086fe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f000 fb10 	bl	8008d1c <HAL_TIM_IC_CaptureCallback>
 80086fc:	e005      	b.n	800870a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f000 fb02 	bl	8008d08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008704:	6878      	ldr	r0, [r7, #4]
 8008706:	f000 fb13 	bl	8008d30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2200      	movs	r2, #0
 800870e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	f003 0310 	and.w	r3, r3, #16
 8008716:	2b00      	cmp	r3, #0
 8008718:	d020      	beq.n	800875c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	f003 0310 	and.w	r3, r3, #16
 8008720:	2b00      	cmp	r3, #0
 8008722:	d01b      	beq.n	800875c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f06f 0210 	mvn.w	r2, #16
 800872c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2208      	movs	r2, #8
 8008732:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	69db      	ldr	r3, [r3, #28]
 800873a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800873e:	2b00      	cmp	r3, #0
 8008740:	d003      	beq.n	800874a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f000 faea 	bl	8008d1c <HAL_TIM_IC_CaptureCallback>
 8008748:	e005      	b.n	8008756 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	f000 fadc 	bl	8008d08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008750:	6878      	ldr	r0, [r7, #4]
 8008752:	f000 faed 	bl	8008d30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2200      	movs	r2, #0
 800875a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	f003 0301 	and.w	r3, r3, #1
 8008762:	2b00      	cmp	r3, #0
 8008764:	d00c      	beq.n	8008780 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	f003 0301 	and.w	r3, r3, #1
 800876c:	2b00      	cmp	r3, #0
 800876e:	d007      	beq.n	8008780 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f06f 0201 	mvn.w	r2, #1
 8008778:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f7f9 ff38 	bl	80025f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008786:	2b00      	cmp	r3, #0
 8008788:	d104      	bne.n	8008794 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800878a:	68bb      	ldr	r3, [r7, #8]
 800878c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008790:	2b00      	cmp	r3, #0
 8008792:	d00c      	beq.n	80087ae <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800879a:	2b00      	cmp	r3, #0
 800879c:	d007      	beq.n	80087ae <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80087a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80087a8:	6878      	ldr	r0, [r7, #4]
 80087aa:	f001 f815 	bl	80097d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80087ae:	68bb      	ldr	r3, [r7, #8]
 80087b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d00c      	beq.n	80087d2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d007      	beq.n	80087d2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80087ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80087cc:	6878      	ldr	r0, [r7, #4]
 80087ce:	f001 f80d 	bl	80097ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80087d2:	68bb      	ldr	r3, [r7, #8]
 80087d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d00c      	beq.n	80087f6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d007      	beq.n	80087f6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80087ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	f000 faa7 	bl	8008d44 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	f003 0320 	and.w	r3, r3, #32
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d00c      	beq.n	800881a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	f003 0320 	and.w	r3, r3, #32
 8008806:	2b00      	cmp	r3, #0
 8008808:	d007      	beq.n	800881a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f06f 0220 	mvn.w	r2, #32
 8008812:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008814:	6878      	ldr	r0, [r7, #4]
 8008816:	f000 ffd5 	bl	80097c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800881a:	68bb      	ldr	r3, [r7, #8]
 800881c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008820:	2b00      	cmp	r3, #0
 8008822:	d00c      	beq.n	800883e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800882a:	2b00      	cmp	r3, #0
 800882c:	d007      	beq.n	800883e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008836:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008838:	6878      	ldr	r0, [r7, #4]
 800883a:	f000 ffe1 	bl	8009800 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008844:	2b00      	cmp	r3, #0
 8008846:	d00c      	beq.n	8008862 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800884e:	2b00      	cmp	r3, #0
 8008850:	d007      	beq.n	8008862 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800885a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	f000 ffd9 	bl	8009814 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008862:	68bb      	ldr	r3, [r7, #8]
 8008864:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008868:	2b00      	cmp	r3, #0
 800886a:	d00c      	beq.n	8008886 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008872:	2b00      	cmp	r3, #0
 8008874:	d007      	beq.n	8008886 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800887e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008880:	6878      	ldr	r0, [r7, #4]
 8008882:	f000 ffd1 	bl	8009828 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800888c:	2b00      	cmp	r3, #0
 800888e:	d00c      	beq.n	80088aa <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008896:	2b00      	cmp	r3, #0
 8008898:	d007      	beq.n	80088aa <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80088a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80088a4:	6878      	ldr	r0, [r7, #4]
 80088a6:	f000 ffc9 	bl	800983c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80088aa:	bf00      	nop
 80088ac:	3710      	adds	r7, #16
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
	...

080088b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b086      	sub	sp, #24
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	60f8      	str	r0, [r7, #12]
 80088bc:	60b9      	str	r1, [r7, #8]
 80088be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80088c0:	2300      	movs	r3, #0
 80088c2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80088ca:	2b01      	cmp	r3, #1
 80088cc:	d101      	bne.n	80088d2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80088ce:	2302      	movs	r3, #2
 80088d0:	e0ff      	b.n	8008ad2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	2201      	movs	r2, #1
 80088d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2b14      	cmp	r3, #20
 80088de:	f200 80f0 	bhi.w	8008ac2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80088e2:	a201      	add	r2, pc, #4	@ (adr r2, 80088e8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80088e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088e8:	0800893d 	.word	0x0800893d
 80088ec:	08008ac3 	.word	0x08008ac3
 80088f0:	08008ac3 	.word	0x08008ac3
 80088f4:	08008ac3 	.word	0x08008ac3
 80088f8:	0800897d 	.word	0x0800897d
 80088fc:	08008ac3 	.word	0x08008ac3
 8008900:	08008ac3 	.word	0x08008ac3
 8008904:	08008ac3 	.word	0x08008ac3
 8008908:	080089bf 	.word	0x080089bf
 800890c:	08008ac3 	.word	0x08008ac3
 8008910:	08008ac3 	.word	0x08008ac3
 8008914:	08008ac3 	.word	0x08008ac3
 8008918:	080089ff 	.word	0x080089ff
 800891c:	08008ac3 	.word	0x08008ac3
 8008920:	08008ac3 	.word	0x08008ac3
 8008924:	08008ac3 	.word	0x08008ac3
 8008928:	08008a41 	.word	0x08008a41
 800892c:	08008ac3 	.word	0x08008ac3
 8008930:	08008ac3 	.word	0x08008ac3
 8008934:	08008ac3 	.word	0x08008ac3
 8008938:	08008a81 	.word	0x08008a81
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	68b9      	ldr	r1, [r7, #8]
 8008942:	4618      	mov	r0, r3
 8008944:	f000 fabc 	bl	8008ec0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	699a      	ldr	r2, [r3, #24]
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f042 0208 	orr.w	r2, r2, #8
 8008956:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	699a      	ldr	r2, [r3, #24]
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f022 0204 	bic.w	r2, r2, #4
 8008966:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	6999      	ldr	r1, [r3, #24]
 800896e:	68bb      	ldr	r3, [r7, #8]
 8008970:	691a      	ldr	r2, [r3, #16]
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	430a      	orrs	r2, r1
 8008978:	619a      	str	r2, [r3, #24]
      break;
 800897a:	e0a5      	b.n	8008ac8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	68b9      	ldr	r1, [r7, #8]
 8008982:	4618      	mov	r0, r3
 8008984:	f000 fb36 	bl	8008ff4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	699a      	ldr	r2, [r3, #24]
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008996:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	699a      	ldr	r2, [r3, #24]
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80089a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	6999      	ldr	r1, [r3, #24]
 80089ae:	68bb      	ldr	r3, [r7, #8]
 80089b0:	691b      	ldr	r3, [r3, #16]
 80089b2:	021a      	lsls	r2, r3, #8
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	430a      	orrs	r2, r1
 80089ba:	619a      	str	r2, [r3, #24]
      break;
 80089bc:	e084      	b.n	8008ac8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	68b9      	ldr	r1, [r7, #8]
 80089c4:	4618      	mov	r0, r3
 80089c6:	f000 fba9 	bl	800911c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	69da      	ldr	r2, [r3, #28]
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f042 0208 	orr.w	r2, r2, #8
 80089d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	69da      	ldr	r2, [r3, #28]
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	f022 0204 	bic.w	r2, r2, #4
 80089e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	69d9      	ldr	r1, [r3, #28]
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	691a      	ldr	r2, [r3, #16]
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	430a      	orrs	r2, r1
 80089fa:	61da      	str	r2, [r3, #28]
      break;
 80089fc:	e064      	b.n	8008ac8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	68b9      	ldr	r1, [r7, #8]
 8008a04:	4618      	mov	r0, r3
 8008a06:	f000 fc1b 	bl	8009240 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	69da      	ldr	r2, [r3, #28]
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008a18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	69da      	ldr	r2, [r3, #28]
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008a28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	69d9      	ldr	r1, [r3, #28]
 8008a30:	68bb      	ldr	r3, [r7, #8]
 8008a32:	691b      	ldr	r3, [r3, #16]
 8008a34:	021a      	lsls	r2, r3, #8
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	430a      	orrs	r2, r1
 8008a3c:	61da      	str	r2, [r3, #28]
      break;
 8008a3e:	e043      	b.n	8008ac8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	68b9      	ldr	r1, [r7, #8]
 8008a46:	4618      	mov	r0, r3
 8008a48:	f000 fc8e 	bl	8009368 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f042 0208 	orr.w	r2, r2, #8
 8008a5a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f022 0204 	bic.w	r2, r2, #4
 8008a6a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	691a      	ldr	r2, [r3, #16]
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	430a      	orrs	r2, r1
 8008a7c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008a7e:	e023      	b.n	8008ac8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	68b9      	ldr	r1, [r7, #8]
 8008a86:	4618      	mov	r0, r3
 8008a88:	f000 fcd8 	bl	800943c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008a9a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008aaa:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	691b      	ldr	r3, [r3, #16]
 8008ab6:	021a      	lsls	r2, r3, #8
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	430a      	orrs	r2, r1
 8008abe:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008ac0:	e002      	b.n	8008ac8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008ac2:	2301      	movs	r3, #1
 8008ac4:	75fb      	strb	r3, [r7, #23]
      break;
 8008ac6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	2200      	movs	r2, #0
 8008acc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008ad0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	3718      	adds	r7, #24
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}
 8008ada:	bf00      	nop

08008adc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008adc:	b580      	push	{r7, lr}
 8008ade:	b084      	sub	sp, #16
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
 8008ae4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008af0:	2b01      	cmp	r3, #1
 8008af2:	d101      	bne.n	8008af8 <HAL_TIM_ConfigClockSource+0x1c>
 8008af4:	2302      	movs	r3, #2
 8008af6:	e0f6      	b.n	8008ce6 <HAL_TIM_ConfigClockSource+0x20a>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2201      	movs	r2, #1
 8008afc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2202      	movs	r2, #2
 8008b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	689b      	ldr	r3, [r3, #8]
 8008b0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8008b16:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008b1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008b22:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	68ba      	ldr	r2, [r7, #8]
 8008b2a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	4a6f      	ldr	r2, [pc, #444]	@ (8008cf0 <HAL_TIM_ConfigClockSource+0x214>)
 8008b32:	4293      	cmp	r3, r2
 8008b34:	f000 80c1 	beq.w	8008cba <HAL_TIM_ConfigClockSource+0x1de>
 8008b38:	4a6d      	ldr	r2, [pc, #436]	@ (8008cf0 <HAL_TIM_ConfigClockSource+0x214>)
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	f200 80c6 	bhi.w	8008ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8008b40:	4a6c      	ldr	r2, [pc, #432]	@ (8008cf4 <HAL_TIM_ConfigClockSource+0x218>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	f000 80b9 	beq.w	8008cba <HAL_TIM_ConfigClockSource+0x1de>
 8008b48:	4a6a      	ldr	r2, [pc, #424]	@ (8008cf4 <HAL_TIM_ConfigClockSource+0x218>)
 8008b4a:	4293      	cmp	r3, r2
 8008b4c:	f200 80be 	bhi.w	8008ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8008b50:	4a69      	ldr	r2, [pc, #420]	@ (8008cf8 <HAL_TIM_ConfigClockSource+0x21c>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	f000 80b1 	beq.w	8008cba <HAL_TIM_ConfigClockSource+0x1de>
 8008b58:	4a67      	ldr	r2, [pc, #412]	@ (8008cf8 <HAL_TIM_ConfigClockSource+0x21c>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	f200 80b6 	bhi.w	8008ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8008b60:	4a66      	ldr	r2, [pc, #408]	@ (8008cfc <HAL_TIM_ConfigClockSource+0x220>)
 8008b62:	4293      	cmp	r3, r2
 8008b64:	f000 80a9 	beq.w	8008cba <HAL_TIM_ConfigClockSource+0x1de>
 8008b68:	4a64      	ldr	r2, [pc, #400]	@ (8008cfc <HAL_TIM_ConfigClockSource+0x220>)
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	f200 80ae 	bhi.w	8008ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8008b70:	4a63      	ldr	r2, [pc, #396]	@ (8008d00 <HAL_TIM_ConfigClockSource+0x224>)
 8008b72:	4293      	cmp	r3, r2
 8008b74:	f000 80a1 	beq.w	8008cba <HAL_TIM_ConfigClockSource+0x1de>
 8008b78:	4a61      	ldr	r2, [pc, #388]	@ (8008d00 <HAL_TIM_ConfigClockSource+0x224>)
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	f200 80a6 	bhi.w	8008ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8008b80:	4a60      	ldr	r2, [pc, #384]	@ (8008d04 <HAL_TIM_ConfigClockSource+0x228>)
 8008b82:	4293      	cmp	r3, r2
 8008b84:	f000 8099 	beq.w	8008cba <HAL_TIM_ConfigClockSource+0x1de>
 8008b88:	4a5e      	ldr	r2, [pc, #376]	@ (8008d04 <HAL_TIM_ConfigClockSource+0x228>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	f200 809e 	bhi.w	8008ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8008b90:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008b94:	f000 8091 	beq.w	8008cba <HAL_TIM_ConfigClockSource+0x1de>
 8008b98:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008b9c:	f200 8096 	bhi.w	8008ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8008ba0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008ba4:	f000 8089 	beq.w	8008cba <HAL_TIM_ConfigClockSource+0x1de>
 8008ba8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008bac:	f200 808e 	bhi.w	8008ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8008bb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008bb4:	d03e      	beq.n	8008c34 <HAL_TIM_ConfigClockSource+0x158>
 8008bb6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008bba:	f200 8087 	bhi.w	8008ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8008bbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bc2:	f000 8086 	beq.w	8008cd2 <HAL_TIM_ConfigClockSource+0x1f6>
 8008bc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bca:	d87f      	bhi.n	8008ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8008bcc:	2b70      	cmp	r3, #112	@ 0x70
 8008bce:	d01a      	beq.n	8008c06 <HAL_TIM_ConfigClockSource+0x12a>
 8008bd0:	2b70      	cmp	r3, #112	@ 0x70
 8008bd2:	d87b      	bhi.n	8008ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8008bd4:	2b60      	cmp	r3, #96	@ 0x60
 8008bd6:	d050      	beq.n	8008c7a <HAL_TIM_ConfigClockSource+0x19e>
 8008bd8:	2b60      	cmp	r3, #96	@ 0x60
 8008bda:	d877      	bhi.n	8008ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8008bdc:	2b50      	cmp	r3, #80	@ 0x50
 8008bde:	d03c      	beq.n	8008c5a <HAL_TIM_ConfigClockSource+0x17e>
 8008be0:	2b50      	cmp	r3, #80	@ 0x50
 8008be2:	d873      	bhi.n	8008ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8008be4:	2b40      	cmp	r3, #64	@ 0x40
 8008be6:	d058      	beq.n	8008c9a <HAL_TIM_ConfigClockSource+0x1be>
 8008be8:	2b40      	cmp	r3, #64	@ 0x40
 8008bea:	d86f      	bhi.n	8008ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8008bec:	2b30      	cmp	r3, #48	@ 0x30
 8008bee:	d064      	beq.n	8008cba <HAL_TIM_ConfigClockSource+0x1de>
 8008bf0:	2b30      	cmp	r3, #48	@ 0x30
 8008bf2:	d86b      	bhi.n	8008ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8008bf4:	2b20      	cmp	r3, #32
 8008bf6:	d060      	beq.n	8008cba <HAL_TIM_ConfigClockSource+0x1de>
 8008bf8:	2b20      	cmp	r3, #32
 8008bfa:	d867      	bhi.n	8008ccc <HAL_TIM_ConfigClockSource+0x1f0>
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d05c      	beq.n	8008cba <HAL_TIM_ConfigClockSource+0x1de>
 8008c00:	2b10      	cmp	r3, #16
 8008c02:	d05a      	beq.n	8008cba <HAL_TIM_ConfigClockSource+0x1de>
 8008c04:	e062      	b.n	8008ccc <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008c0e:	683b      	ldr	r3, [r7, #0]
 8008c10:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008c16:	f000 fcf9 	bl	800960c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	689b      	ldr	r3, [r3, #8]
 8008c20:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008c28:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	68ba      	ldr	r2, [r7, #8]
 8008c30:	609a      	str	r2, [r3, #8]
      break;
 8008c32:	e04f      	b.n	8008cd4 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008c3c:	683b      	ldr	r3, [r7, #0]
 8008c3e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008c44:	f000 fce2 	bl	800960c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	689a      	ldr	r2, [r3, #8]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008c56:	609a      	str	r2, [r3, #8]
      break;
 8008c58:	e03c      	b.n	8008cd4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c66:	461a      	mov	r2, r3
 8008c68:	f000 fc54 	bl	8009514 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	2150      	movs	r1, #80	@ 0x50
 8008c72:	4618      	mov	r0, r3
 8008c74:	f000 fcad 	bl	80095d2 <TIM_ITRx_SetConfig>
      break;
 8008c78:	e02c      	b.n	8008cd4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008c86:	461a      	mov	r2, r3
 8008c88:	f000 fc73 	bl	8009572 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	2160      	movs	r1, #96	@ 0x60
 8008c92:	4618      	mov	r0, r3
 8008c94:	f000 fc9d 	bl	80095d2 <TIM_ITRx_SetConfig>
      break;
 8008c98:	e01c      	b.n	8008cd4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ca6:	461a      	mov	r2, r3
 8008ca8:	f000 fc34 	bl	8009514 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	2140      	movs	r1, #64	@ 0x40
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	f000 fc8d 	bl	80095d2 <TIM_ITRx_SetConfig>
      break;
 8008cb8:	e00c      	b.n	8008cd4 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681a      	ldr	r2, [r3, #0]
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	4619      	mov	r1, r3
 8008cc4:	4610      	mov	r0, r2
 8008cc6:	f000 fc84 	bl	80095d2 <TIM_ITRx_SetConfig>
      break;
 8008cca:	e003      	b.n	8008cd4 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8008ccc:	2301      	movs	r3, #1
 8008cce:	73fb      	strb	r3, [r7, #15]
      break;
 8008cd0:	e000      	b.n	8008cd4 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8008cd2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2201      	movs	r2, #1
 8008cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2200      	movs	r2, #0
 8008ce0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	3710      	adds	r7, #16
 8008cea:	46bd      	mov	sp, r7
 8008cec:	bd80      	pop	{r7, pc}
 8008cee:	bf00      	nop
 8008cf0:	00100070 	.word	0x00100070
 8008cf4:	00100060 	.word	0x00100060
 8008cf8:	00100050 	.word	0x00100050
 8008cfc:	00100040 	.word	0x00100040
 8008d00:	00100030 	.word	0x00100030
 8008d04:	00100020 	.word	0x00100020

08008d08 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b083      	sub	sp, #12
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008d10:	bf00      	nop
 8008d12:	370c      	adds	r7, #12
 8008d14:	46bd      	mov	sp, r7
 8008d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1a:	4770      	bx	lr

08008d1c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	b083      	sub	sp, #12
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008d24:	bf00      	nop
 8008d26:	370c      	adds	r7, #12
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2e:	4770      	bx	lr

08008d30 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008d30:	b480      	push	{r7}
 8008d32:	b083      	sub	sp, #12
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008d38:	bf00      	nop
 8008d3a:	370c      	adds	r7, #12
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d42:	4770      	bx	lr

08008d44 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008d44:	b480      	push	{r7}
 8008d46:	b083      	sub	sp, #12
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008d4c:	bf00      	nop
 8008d4e:	370c      	adds	r7, #12
 8008d50:	46bd      	mov	sp, r7
 8008d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d56:	4770      	bx	lr

08008d58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008d58:	b480      	push	{r7}
 8008d5a:	b085      	sub	sp, #20
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
 8008d60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	4a4c      	ldr	r2, [pc, #304]	@ (8008e9c <TIM_Base_SetConfig+0x144>)
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d017      	beq.n	8008da0 <TIM_Base_SetConfig+0x48>
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d76:	d013      	beq.n	8008da0 <TIM_Base_SetConfig+0x48>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	4a49      	ldr	r2, [pc, #292]	@ (8008ea0 <TIM_Base_SetConfig+0x148>)
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	d00f      	beq.n	8008da0 <TIM_Base_SetConfig+0x48>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	4a48      	ldr	r2, [pc, #288]	@ (8008ea4 <TIM_Base_SetConfig+0x14c>)
 8008d84:	4293      	cmp	r3, r2
 8008d86:	d00b      	beq.n	8008da0 <TIM_Base_SetConfig+0x48>
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	4a47      	ldr	r2, [pc, #284]	@ (8008ea8 <TIM_Base_SetConfig+0x150>)
 8008d8c:	4293      	cmp	r3, r2
 8008d8e:	d007      	beq.n	8008da0 <TIM_Base_SetConfig+0x48>
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	4a46      	ldr	r2, [pc, #280]	@ (8008eac <TIM_Base_SetConfig+0x154>)
 8008d94:	4293      	cmp	r3, r2
 8008d96:	d003      	beq.n	8008da0 <TIM_Base_SetConfig+0x48>
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	4a45      	ldr	r2, [pc, #276]	@ (8008eb0 <TIM_Base_SetConfig+0x158>)
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	d108      	bne.n	8008db2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008da6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	685b      	ldr	r3, [r3, #4]
 8008dac:	68fa      	ldr	r2, [r7, #12]
 8008dae:	4313      	orrs	r3, r2
 8008db0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	4a39      	ldr	r2, [pc, #228]	@ (8008e9c <TIM_Base_SetConfig+0x144>)
 8008db6:	4293      	cmp	r3, r2
 8008db8:	d023      	beq.n	8008e02 <TIM_Base_SetConfig+0xaa>
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008dc0:	d01f      	beq.n	8008e02 <TIM_Base_SetConfig+0xaa>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	4a36      	ldr	r2, [pc, #216]	@ (8008ea0 <TIM_Base_SetConfig+0x148>)
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	d01b      	beq.n	8008e02 <TIM_Base_SetConfig+0xaa>
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	4a35      	ldr	r2, [pc, #212]	@ (8008ea4 <TIM_Base_SetConfig+0x14c>)
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	d017      	beq.n	8008e02 <TIM_Base_SetConfig+0xaa>
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	4a34      	ldr	r2, [pc, #208]	@ (8008ea8 <TIM_Base_SetConfig+0x150>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d013      	beq.n	8008e02 <TIM_Base_SetConfig+0xaa>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	4a33      	ldr	r2, [pc, #204]	@ (8008eac <TIM_Base_SetConfig+0x154>)
 8008dde:	4293      	cmp	r3, r2
 8008de0:	d00f      	beq.n	8008e02 <TIM_Base_SetConfig+0xaa>
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	4a33      	ldr	r2, [pc, #204]	@ (8008eb4 <TIM_Base_SetConfig+0x15c>)
 8008de6:	4293      	cmp	r3, r2
 8008de8:	d00b      	beq.n	8008e02 <TIM_Base_SetConfig+0xaa>
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	4a32      	ldr	r2, [pc, #200]	@ (8008eb8 <TIM_Base_SetConfig+0x160>)
 8008dee:	4293      	cmp	r3, r2
 8008df0:	d007      	beq.n	8008e02 <TIM_Base_SetConfig+0xaa>
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	4a31      	ldr	r2, [pc, #196]	@ (8008ebc <TIM_Base_SetConfig+0x164>)
 8008df6:	4293      	cmp	r3, r2
 8008df8:	d003      	beq.n	8008e02 <TIM_Base_SetConfig+0xaa>
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	4a2c      	ldr	r2, [pc, #176]	@ (8008eb0 <TIM_Base_SetConfig+0x158>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d108      	bne.n	8008e14 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008e08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	68db      	ldr	r3, [r3, #12]
 8008e0e:	68fa      	ldr	r2, [r7, #12]
 8008e10:	4313      	orrs	r3, r2
 8008e12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	695b      	ldr	r3, [r3, #20]
 8008e1e:	4313      	orrs	r3, r2
 8008e20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	68fa      	ldr	r2, [r7, #12]
 8008e26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	689a      	ldr	r2, [r3, #8]
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	681a      	ldr	r2, [r3, #0]
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	4a18      	ldr	r2, [pc, #96]	@ (8008e9c <TIM_Base_SetConfig+0x144>)
 8008e3c:	4293      	cmp	r3, r2
 8008e3e:	d013      	beq.n	8008e68 <TIM_Base_SetConfig+0x110>
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	4a1a      	ldr	r2, [pc, #104]	@ (8008eac <TIM_Base_SetConfig+0x154>)
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d00f      	beq.n	8008e68 <TIM_Base_SetConfig+0x110>
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	4a1a      	ldr	r2, [pc, #104]	@ (8008eb4 <TIM_Base_SetConfig+0x15c>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d00b      	beq.n	8008e68 <TIM_Base_SetConfig+0x110>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	4a19      	ldr	r2, [pc, #100]	@ (8008eb8 <TIM_Base_SetConfig+0x160>)
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d007      	beq.n	8008e68 <TIM_Base_SetConfig+0x110>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	4a18      	ldr	r2, [pc, #96]	@ (8008ebc <TIM_Base_SetConfig+0x164>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d003      	beq.n	8008e68 <TIM_Base_SetConfig+0x110>
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	4a13      	ldr	r2, [pc, #76]	@ (8008eb0 <TIM_Base_SetConfig+0x158>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d103      	bne.n	8008e70 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	691a      	ldr	r2, [r3, #16]
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2201      	movs	r2, #1
 8008e74:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	691b      	ldr	r3, [r3, #16]
 8008e7a:	f003 0301 	and.w	r3, r3, #1
 8008e7e:	2b01      	cmp	r3, #1
 8008e80:	d105      	bne.n	8008e8e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	691b      	ldr	r3, [r3, #16]
 8008e86:	f023 0201 	bic.w	r2, r3, #1
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	611a      	str	r2, [r3, #16]
  }
}
 8008e8e:	bf00      	nop
 8008e90:	3714      	adds	r7, #20
 8008e92:	46bd      	mov	sp, r7
 8008e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e98:	4770      	bx	lr
 8008e9a:	bf00      	nop
 8008e9c:	40012c00 	.word	0x40012c00
 8008ea0:	40000400 	.word	0x40000400
 8008ea4:	40000800 	.word	0x40000800
 8008ea8:	40000c00 	.word	0x40000c00
 8008eac:	40013400 	.word	0x40013400
 8008eb0:	40015000 	.word	0x40015000
 8008eb4:	40014000 	.word	0x40014000
 8008eb8:	40014400 	.word	0x40014400
 8008ebc:	40014800 	.word	0x40014800

08008ec0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	b087      	sub	sp, #28
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
 8008ec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	6a1b      	ldr	r3, [r3, #32]
 8008ece:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6a1b      	ldr	r3, [r3, #32]
 8008ed4:	f023 0201 	bic.w	r2, r3, #1
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	685b      	ldr	r3, [r3, #4]
 8008ee0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	699b      	ldr	r3, [r3, #24]
 8008ee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008eee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ef2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	f023 0303 	bic.w	r3, r3, #3
 8008efa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	68fa      	ldr	r2, [r7, #12]
 8008f02:	4313      	orrs	r3, r2
 8008f04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008f06:	697b      	ldr	r3, [r7, #20]
 8008f08:	f023 0302 	bic.w	r3, r3, #2
 8008f0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	689b      	ldr	r3, [r3, #8]
 8008f12:	697a      	ldr	r2, [r7, #20]
 8008f14:	4313      	orrs	r3, r2
 8008f16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	4a30      	ldr	r2, [pc, #192]	@ (8008fdc <TIM_OC1_SetConfig+0x11c>)
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	d013      	beq.n	8008f48 <TIM_OC1_SetConfig+0x88>
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	4a2f      	ldr	r2, [pc, #188]	@ (8008fe0 <TIM_OC1_SetConfig+0x120>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d00f      	beq.n	8008f48 <TIM_OC1_SetConfig+0x88>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	4a2e      	ldr	r2, [pc, #184]	@ (8008fe4 <TIM_OC1_SetConfig+0x124>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d00b      	beq.n	8008f48 <TIM_OC1_SetConfig+0x88>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	4a2d      	ldr	r2, [pc, #180]	@ (8008fe8 <TIM_OC1_SetConfig+0x128>)
 8008f34:	4293      	cmp	r3, r2
 8008f36:	d007      	beq.n	8008f48 <TIM_OC1_SetConfig+0x88>
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	4a2c      	ldr	r2, [pc, #176]	@ (8008fec <TIM_OC1_SetConfig+0x12c>)
 8008f3c:	4293      	cmp	r3, r2
 8008f3e:	d003      	beq.n	8008f48 <TIM_OC1_SetConfig+0x88>
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	4a2b      	ldr	r2, [pc, #172]	@ (8008ff0 <TIM_OC1_SetConfig+0x130>)
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d10c      	bne.n	8008f62 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008f48:	697b      	ldr	r3, [r7, #20]
 8008f4a:	f023 0308 	bic.w	r3, r3, #8
 8008f4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	68db      	ldr	r3, [r3, #12]
 8008f54:	697a      	ldr	r2, [r7, #20]
 8008f56:	4313      	orrs	r3, r2
 8008f58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	f023 0304 	bic.w	r3, r3, #4
 8008f60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	4a1d      	ldr	r2, [pc, #116]	@ (8008fdc <TIM_OC1_SetConfig+0x11c>)
 8008f66:	4293      	cmp	r3, r2
 8008f68:	d013      	beq.n	8008f92 <TIM_OC1_SetConfig+0xd2>
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	4a1c      	ldr	r2, [pc, #112]	@ (8008fe0 <TIM_OC1_SetConfig+0x120>)
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d00f      	beq.n	8008f92 <TIM_OC1_SetConfig+0xd2>
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	4a1b      	ldr	r2, [pc, #108]	@ (8008fe4 <TIM_OC1_SetConfig+0x124>)
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d00b      	beq.n	8008f92 <TIM_OC1_SetConfig+0xd2>
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	4a1a      	ldr	r2, [pc, #104]	@ (8008fe8 <TIM_OC1_SetConfig+0x128>)
 8008f7e:	4293      	cmp	r3, r2
 8008f80:	d007      	beq.n	8008f92 <TIM_OC1_SetConfig+0xd2>
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	4a19      	ldr	r2, [pc, #100]	@ (8008fec <TIM_OC1_SetConfig+0x12c>)
 8008f86:	4293      	cmp	r3, r2
 8008f88:	d003      	beq.n	8008f92 <TIM_OC1_SetConfig+0xd2>
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	4a18      	ldr	r2, [pc, #96]	@ (8008ff0 <TIM_OC1_SetConfig+0x130>)
 8008f8e:	4293      	cmp	r3, r2
 8008f90:	d111      	bne.n	8008fb6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008f92:	693b      	ldr	r3, [r7, #16]
 8008f94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008f9a:	693b      	ldr	r3, [r7, #16]
 8008f9c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008fa0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008fa2:	683b      	ldr	r3, [r7, #0]
 8008fa4:	695b      	ldr	r3, [r3, #20]
 8008fa6:	693a      	ldr	r2, [r7, #16]
 8008fa8:	4313      	orrs	r3, r2
 8008faa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008fac:	683b      	ldr	r3, [r7, #0]
 8008fae:	699b      	ldr	r3, [r3, #24]
 8008fb0:	693a      	ldr	r2, [r7, #16]
 8008fb2:	4313      	orrs	r3, r2
 8008fb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	693a      	ldr	r2, [r7, #16]
 8008fba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	68fa      	ldr	r2, [r7, #12]
 8008fc0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008fc2:	683b      	ldr	r3, [r7, #0]
 8008fc4:	685a      	ldr	r2, [r3, #4]
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	697a      	ldr	r2, [r7, #20]
 8008fce:	621a      	str	r2, [r3, #32]
}
 8008fd0:	bf00      	nop
 8008fd2:	371c      	adds	r7, #28
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fda:	4770      	bx	lr
 8008fdc:	40012c00 	.word	0x40012c00
 8008fe0:	40013400 	.word	0x40013400
 8008fe4:	40014000 	.word	0x40014000
 8008fe8:	40014400 	.word	0x40014400
 8008fec:	40014800 	.word	0x40014800
 8008ff0:	40015000 	.word	0x40015000

08008ff4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008ff4:	b480      	push	{r7}
 8008ff6:	b087      	sub	sp, #28
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
 8008ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6a1b      	ldr	r3, [r3, #32]
 8009002:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6a1b      	ldr	r3, [r3, #32]
 8009008:	f023 0210 	bic.w	r2, r3, #16
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	685b      	ldr	r3, [r3, #4]
 8009014:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	699b      	ldr	r3, [r3, #24]
 800901a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009022:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009026:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800902e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	021b      	lsls	r3, r3, #8
 8009036:	68fa      	ldr	r2, [r7, #12]
 8009038:	4313      	orrs	r3, r2
 800903a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800903c:	697b      	ldr	r3, [r7, #20]
 800903e:	f023 0320 	bic.w	r3, r3, #32
 8009042:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009044:	683b      	ldr	r3, [r7, #0]
 8009046:	689b      	ldr	r3, [r3, #8]
 8009048:	011b      	lsls	r3, r3, #4
 800904a:	697a      	ldr	r2, [r7, #20]
 800904c:	4313      	orrs	r3, r2
 800904e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	4a2c      	ldr	r2, [pc, #176]	@ (8009104 <TIM_OC2_SetConfig+0x110>)
 8009054:	4293      	cmp	r3, r2
 8009056:	d007      	beq.n	8009068 <TIM_OC2_SetConfig+0x74>
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	4a2b      	ldr	r2, [pc, #172]	@ (8009108 <TIM_OC2_SetConfig+0x114>)
 800905c:	4293      	cmp	r3, r2
 800905e:	d003      	beq.n	8009068 <TIM_OC2_SetConfig+0x74>
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	4a2a      	ldr	r2, [pc, #168]	@ (800910c <TIM_OC2_SetConfig+0x118>)
 8009064:	4293      	cmp	r3, r2
 8009066:	d10d      	bne.n	8009084 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009068:	697b      	ldr	r3, [r7, #20]
 800906a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800906e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	68db      	ldr	r3, [r3, #12]
 8009074:	011b      	lsls	r3, r3, #4
 8009076:	697a      	ldr	r2, [r7, #20]
 8009078:	4313      	orrs	r3, r2
 800907a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800907c:	697b      	ldr	r3, [r7, #20]
 800907e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009082:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	4a1f      	ldr	r2, [pc, #124]	@ (8009104 <TIM_OC2_SetConfig+0x110>)
 8009088:	4293      	cmp	r3, r2
 800908a:	d013      	beq.n	80090b4 <TIM_OC2_SetConfig+0xc0>
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	4a1e      	ldr	r2, [pc, #120]	@ (8009108 <TIM_OC2_SetConfig+0x114>)
 8009090:	4293      	cmp	r3, r2
 8009092:	d00f      	beq.n	80090b4 <TIM_OC2_SetConfig+0xc0>
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	4a1e      	ldr	r2, [pc, #120]	@ (8009110 <TIM_OC2_SetConfig+0x11c>)
 8009098:	4293      	cmp	r3, r2
 800909a:	d00b      	beq.n	80090b4 <TIM_OC2_SetConfig+0xc0>
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	4a1d      	ldr	r2, [pc, #116]	@ (8009114 <TIM_OC2_SetConfig+0x120>)
 80090a0:	4293      	cmp	r3, r2
 80090a2:	d007      	beq.n	80090b4 <TIM_OC2_SetConfig+0xc0>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	4a1c      	ldr	r2, [pc, #112]	@ (8009118 <TIM_OC2_SetConfig+0x124>)
 80090a8:	4293      	cmp	r3, r2
 80090aa:	d003      	beq.n	80090b4 <TIM_OC2_SetConfig+0xc0>
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	4a17      	ldr	r2, [pc, #92]	@ (800910c <TIM_OC2_SetConfig+0x118>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d113      	bne.n	80090dc <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80090b4:	693b      	ldr	r3, [r7, #16]
 80090b6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80090ba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80090bc:	693b      	ldr	r3, [r7, #16]
 80090be:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80090c2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	695b      	ldr	r3, [r3, #20]
 80090c8:	009b      	lsls	r3, r3, #2
 80090ca:	693a      	ldr	r2, [r7, #16]
 80090cc:	4313      	orrs	r3, r2
 80090ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	699b      	ldr	r3, [r3, #24]
 80090d4:	009b      	lsls	r3, r3, #2
 80090d6:	693a      	ldr	r2, [r7, #16]
 80090d8:	4313      	orrs	r3, r2
 80090da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	693a      	ldr	r2, [r7, #16]
 80090e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	68fa      	ldr	r2, [r7, #12]
 80090e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	685a      	ldr	r2, [r3, #4]
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	697a      	ldr	r2, [r7, #20]
 80090f4:	621a      	str	r2, [r3, #32]
}
 80090f6:	bf00      	nop
 80090f8:	371c      	adds	r7, #28
 80090fa:	46bd      	mov	sp, r7
 80090fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009100:	4770      	bx	lr
 8009102:	bf00      	nop
 8009104:	40012c00 	.word	0x40012c00
 8009108:	40013400 	.word	0x40013400
 800910c:	40015000 	.word	0x40015000
 8009110:	40014000 	.word	0x40014000
 8009114:	40014400 	.word	0x40014400
 8009118:	40014800 	.word	0x40014800

0800911c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800911c:	b480      	push	{r7}
 800911e:	b087      	sub	sp, #28
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
 8009124:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6a1b      	ldr	r3, [r3, #32]
 800912a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	6a1b      	ldr	r3, [r3, #32]
 8009130:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	685b      	ldr	r3, [r3, #4]
 800913c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	69db      	ldr	r3, [r3, #28]
 8009142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800914a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800914e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	f023 0303 	bic.w	r3, r3, #3
 8009156:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	68fa      	ldr	r2, [r7, #12]
 800915e:	4313      	orrs	r3, r2
 8009160:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009162:	697b      	ldr	r3, [r7, #20]
 8009164:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009168:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	689b      	ldr	r3, [r3, #8]
 800916e:	021b      	lsls	r3, r3, #8
 8009170:	697a      	ldr	r2, [r7, #20]
 8009172:	4313      	orrs	r3, r2
 8009174:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	4a2b      	ldr	r2, [pc, #172]	@ (8009228 <TIM_OC3_SetConfig+0x10c>)
 800917a:	4293      	cmp	r3, r2
 800917c:	d007      	beq.n	800918e <TIM_OC3_SetConfig+0x72>
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	4a2a      	ldr	r2, [pc, #168]	@ (800922c <TIM_OC3_SetConfig+0x110>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d003      	beq.n	800918e <TIM_OC3_SetConfig+0x72>
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	4a29      	ldr	r2, [pc, #164]	@ (8009230 <TIM_OC3_SetConfig+0x114>)
 800918a:	4293      	cmp	r3, r2
 800918c:	d10d      	bne.n	80091aa <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800918e:	697b      	ldr	r3, [r7, #20]
 8009190:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009194:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	68db      	ldr	r3, [r3, #12]
 800919a:	021b      	lsls	r3, r3, #8
 800919c:	697a      	ldr	r2, [r7, #20]
 800919e:	4313      	orrs	r3, r2
 80091a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80091a2:	697b      	ldr	r3, [r7, #20]
 80091a4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80091a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	4a1e      	ldr	r2, [pc, #120]	@ (8009228 <TIM_OC3_SetConfig+0x10c>)
 80091ae:	4293      	cmp	r3, r2
 80091b0:	d013      	beq.n	80091da <TIM_OC3_SetConfig+0xbe>
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	4a1d      	ldr	r2, [pc, #116]	@ (800922c <TIM_OC3_SetConfig+0x110>)
 80091b6:	4293      	cmp	r3, r2
 80091b8:	d00f      	beq.n	80091da <TIM_OC3_SetConfig+0xbe>
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	4a1d      	ldr	r2, [pc, #116]	@ (8009234 <TIM_OC3_SetConfig+0x118>)
 80091be:	4293      	cmp	r3, r2
 80091c0:	d00b      	beq.n	80091da <TIM_OC3_SetConfig+0xbe>
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	4a1c      	ldr	r2, [pc, #112]	@ (8009238 <TIM_OC3_SetConfig+0x11c>)
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d007      	beq.n	80091da <TIM_OC3_SetConfig+0xbe>
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	4a1b      	ldr	r2, [pc, #108]	@ (800923c <TIM_OC3_SetConfig+0x120>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d003      	beq.n	80091da <TIM_OC3_SetConfig+0xbe>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	4a16      	ldr	r2, [pc, #88]	@ (8009230 <TIM_OC3_SetConfig+0x114>)
 80091d6:	4293      	cmp	r3, r2
 80091d8:	d113      	bne.n	8009202 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80091da:	693b      	ldr	r3, [r7, #16]
 80091dc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80091e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80091e2:	693b      	ldr	r3, [r7, #16]
 80091e4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80091e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	695b      	ldr	r3, [r3, #20]
 80091ee:	011b      	lsls	r3, r3, #4
 80091f0:	693a      	ldr	r2, [r7, #16]
 80091f2:	4313      	orrs	r3, r2
 80091f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	699b      	ldr	r3, [r3, #24]
 80091fa:	011b      	lsls	r3, r3, #4
 80091fc:	693a      	ldr	r2, [r7, #16]
 80091fe:	4313      	orrs	r3, r2
 8009200:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	693a      	ldr	r2, [r7, #16]
 8009206:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	68fa      	ldr	r2, [r7, #12]
 800920c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	685a      	ldr	r2, [r3, #4]
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	697a      	ldr	r2, [r7, #20]
 800921a:	621a      	str	r2, [r3, #32]
}
 800921c:	bf00      	nop
 800921e:	371c      	adds	r7, #28
 8009220:	46bd      	mov	sp, r7
 8009222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009226:	4770      	bx	lr
 8009228:	40012c00 	.word	0x40012c00
 800922c:	40013400 	.word	0x40013400
 8009230:	40015000 	.word	0x40015000
 8009234:	40014000 	.word	0x40014000
 8009238:	40014400 	.word	0x40014400
 800923c:	40014800 	.word	0x40014800

08009240 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009240:	b480      	push	{r7}
 8009242:	b087      	sub	sp, #28
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
 8009248:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6a1b      	ldr	r3, [r3, #32]
 800924e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	6a1b      	ldr	r3, [r3, #32]
 8009254:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	685b      	ldr	r3, [r3, #4]
 8009260:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	69db      	ldr	r3, [r3, #28]
 8009266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800926e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009272:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800927a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	021b      	lsls	r3, r3, #8
 8009282:	68fa      	ldr	r2, [r7, #12]
 8009284:	4313      	orrs	r3, r2
 8009286:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800928e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009290:	683b      	ldr	r3, [r7, #0]
 8009292:	689b      	ldr	r3, [r3, #8]
 8009294:	031b      	lsls	r3, r3, #12
 8009296:	697a      	ldr	r2, [r7, #20]
 8009298:	4313      	orrs	r3, r2
 800929a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	4a2c      	ldr	r2, [pc, #176]	@ (8009350 <TIM_OC4_SetConfig+0x110>)
 80092a0:	4293      	cmp	r3, r2
 80092a2:	d007      	beq.n	80092b4 <TIM_OC4_SetConfig+0x74>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	4a2b      	ldr	r2, [pc, #172]	@ (8009354 <TIM_OC4_SetConfig+0x114>)
 80092a8:	4293      	cmp	r3, r2
 80092aa:	d003      	beq.n	80092b4 <TIM_OC4_SetConfig+0x74>
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	4a2a      	ldr	r2, [pc, #168]	@ (8009358 <TIM_OC4_SetConfig+0x118>)
 80092b0:	4293      	cmp	r3, r2
 80092b2:	d10d      	bne.n	80092d0 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80092b4:	697b      	ldr	r3, [r7, #20]
 80092b6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80092ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	68db      	ldr	r3, [r3, #12]
 80092c0:	031b      	lsls	r3, r3, #12
 80092c2:	697a      	ldr	r2, [r7, #20]
 80092c4:	4313      	orrs	r3, r2
 80092c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80092ce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	4a1f      	ldr	r2, [pc, #124]	@ (8009350 <TIM_OC4_SetConfig+0x110>)
 80092d4:	4293      	cmp	r3, r2
 80092d6:	d013      	beq.n	8009300 <TIM_OC4_SetConfig+0xc0>
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	4a1e      	ldr	r2, [pc, #120]	@ (8009354 <TIM_OC4_SetConfig+0x114>)
 80092dc:	4293      	cmp	r3, r2
 80092de:	d00f      	beq.n	8009300 <TIM_OC4_SetConfig+0xc0>
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	4a1e      	ldr	r2, [pc, #120]	@ (800935c <TIM_OC4_SetConfig+0x11c>)
 80092e4:	4293      	cmp	r3, r2
 80092e6:	d00b      	beq.n	8009300 <TIM_OC4_SetConfig+0xc0>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	4a1d      	ldr	r2, [pc, #116]	@ (8009360 <TIM_OC4_SetConfig+0x120>)
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d007      	beq.n	8009300 <TIM_OC4_SetConfig+0xc0>
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	4a1c      	ldr	r2, [pc, #112]	@ (8009364 <TIM_OC4_SetConfig+0x124>)
 80092f4:	4293      	cmp	r3, r2
 80092f6:	d003      	beq.n	8009300 <TIM_OC4_SetConfig+0xc0>
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	4a17      	ldr	r2, [pc, #92]	@ (8009358 <TIM_OC4_SetConfig+0x118>)
 80092fc:	4293      	cmp	r3, r2
 80092fe:	d113      	bne.n	8009328 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009300:	693b      	ldr	r3, [r7, #16]
 8009302:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009306:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009308:	693b      	ldr	r3, [r7, #16]
 800930a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800930e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	695b      	ldr	r3, [r3, #20]
 8009314:	019b      	lsls	r3, r3, #6
 8009316:	693a      	ldr	r2, [r7, #16]
 8009318:	4313      	orrs	r3, r2
 800931a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	699b      	ldr	r3, [r3, #24]
 8009320:	019b      	lsls	r3, r3, #6
 8009322:	693a      	ldr	r2, [r7, #16]
 8009324:	4313      	orrs	r3, r2
 8009326:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	693a      	ldr	r2, [r7, #16]
 800932c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	68fa      	ldr	r2, [r7, #12]
 8009332:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	685a      	ldr	r2, [r3, #4]
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	697a      	ldr	r2, [r7, #20]
 8009340:	621a      	str	r2, [r3, #32]
}
 8009342:	bf00      	nop
 8009344:	371c      	adds	r7, #28
 8009346:	46bd      	mov	sp, r7
 8009348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934c:	4770      	bx	lr
 800934e:	bf00      	nop
 8009350:	40012c00 	.word	0x40012c00
 8009354:	40013400 	.word	0x40013400
 8009358:	40015000 	.word	0x40015000
 800935c:	40014000 	.word	0x40014000
 8009360:	40014400 	.word	0x40014400
 8009364:	40014800 	.word	0x40014800

08009368 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009368:	b480      	push	{r7}
 800936a:	b087      	sub	sp, #28
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
 8009370:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6a1b      	ldr	r3, [r3, #32]
 8009376:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	6a1b      	ldr	r3, [r3, #32]
 800937c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	685b      	ldr	r3, [r3, #4]
 8009388:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800938e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009396:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800939a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	68fa      	ldr	r2, [r7, #12]
 80093a2:	4313      	orrs	r3, r2
 80093a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80093a6:	693b      	ldr	r3, [r7, #16]
 80093a8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80093ac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	689b      	ldr	r3, [r3, #8]
 80093b2:	041b      	lsls	r3, r3, #16
 80093b4:	693a      	ldr	r2, [r7, #16]
 80093b6:	4313      	orrs	r3, r2
 80093b8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	4a19      	ldr	r2, [pc, #100]	@ (8009424 <TIM_OC5_SetConfig+0xbc>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	d013      	beq.n	80093ea <TIM_OC5_SetConfig+0x82>
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	4a18      	ldr	r2, [pc, #96]	@ (8009428 <TIM_OC5_SetConfig+0xc0>)
 80093c6:	4293      	cmp	r3, r2
 80093c8:	d00f      	beq.n	80093ea <TIM_OC5_SetConfig+0x82>
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	4a17      	ldr	r2, [pc, #92]	@ (800942c <TIM_OC5_SetConfig+0xc4>)
 80093ce:	4293      	cmp	r3, r2
 80093d0:	d00b      	beq.n	80093ea <TIM_OC5_SetConfig+0x82>
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	4a16      	ldr	r2, [pc, #88]	@ (8009430 <TIM_OC5_SetConfig+0xc8>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d007      	beq.n	80093ea <TIM_OC5_SetConfig+0x82>
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	4a15      	ldr	r2, [pc, #84]	@ (8009434 <TIM_OC5_SetConfig+0xcc>)
 80093de:	4293      	cmp	r3, r2
 80093e0:	d003      	beq.n	80093ea <TIM_OC5_SetConfig+0x82>
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	4a14      	ldr	r2, [pc, #80]	@ (8009438 <TIM_OC5_SetConfig+0xd0>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d109      	bne.n	80093fe <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80093ea:	697b      	ldr	r3, [r7, #20]
 80093ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80093f0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	695b      	ldr	r3, [r3, #20]
 80093f6:	021b      	lsls	r3, r3, #8
 80093f8:	697a      	ldr	r2, [r7, #20]
 80093fa:	4313      	orrs	r3, r2
 80093fc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	697a      	ldr	r2, [r7, #20]
 8009402:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	68fa      	ldr	r2, [r7, #12]
 8009408:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	685a      	ldr	r2, [r3, #4]
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	693a      	ldr	r2, [r7, #16]
 8009416:	621a      	str	r2, [r3, #32]
}
 8009418:	bf00      	nop
 800941a:	371c      	adds	r7, #28
 800941c:	46bd      	mov	sp, r7
 800941e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009422:	4770      	bx	lr
 8009424:	40012c00 	.word	0x40012c00
 8009428:	40013400 	.word	0x40013400
 800942c:	40014000 	.word	0x40014000
 8009430:	40014400 	.word	0x40014400
 8009434:	40014800 	.word	0x40014800
 8009438:	40015000 	.word	0x40015000

0800943c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800943c:	b480      	push	{r7}
 800943e:	b087      	sub	sp, #28
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
 8009444:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	6a1b      	ldr	r3, [r3, #32]
 800944a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	6a1b      	ldr	r3, [r3, #32]
 8009450:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	685b      	ldr	r3, [r3, #4]
 800945c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800946a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800946e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	021b      	lsls	r3, r3, #8
 8009476:	68fa      	ldr	r2, [r7, #12]
 8009478:	4313      	orrs	r3, r2
 800947a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800947c:	693b      	ldr	r3, [r7, #16]
 800947e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009482:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	689b      	ldr	r3, [r3, #8]
 8009488:	051b      	lsls	r3, r3, #20
 800948a:	693a      	ldr	r2, [r7, #16]
 800948c:	4313      	orrs	r3, r2
 800948e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	4a1a      	ldr	r2, [pc, #104]	@ (80094fc <TIM_OC6_SetConfig+0xc0>)
 8009494:	4293      	cmp	r3, r2
 8009496:	d013      	beq.n	80094c0 <TIM_OC6_SetConfig+0x84>
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	4a19      	ldr	r2, [pc, #100]	@ (8009500 <TIM_OC6_SetConfig+0xc4>)
 800949c:	4293      	cmp	r3, r2
 800949e:	d00f      	beq.n	80094c0 <TIM_OC6_SetConfig+0x84>
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	4a18      	ldr	r2, [pc, #96]	@ (8009504 <TIM_OC6_SetConfig+0xc8>)
 80094a4:	4293      	cmp	r3, r2
 80094a6:	d00b      	beq.n	80094c0 <TIM_OC6_SetConfig+0x84>
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	4a17      	ldr	r2, [pc, #92]	@ (8009508 <TIM_OC6_SetConfig+0xcc>)
 80094ac:	4293      	cmp	r3, r2
 80094ae:	d007      	beq.n	80094c0 <TIM_OC6_SetConfig+0x84>
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	4a16      	ldr	r2, [pc, #88]	@ (800950c <TIM_OC6_SetConfig+0xd0>)
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d003      	beq.n	80094c0 <TIM_OC6_SetConfig+0x84>
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	4a15      	ldr	r2, [pc, #84]	@ (8009510 <TIM_OC6_SetConfig+0xd4>)
 80094bc:	4293      	cmp	r3, r2
 80094be:	d109      	bne.n	80094d4 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80094c0:	697b      	ldr	r3, [r7, #20]
 80094c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80094c6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	695b      	ldr	r3, [r3, #20]
 80094cc:	029b      	lsls	r3, r3, #10
 80094ce:	697a      	ldr	r2, [r7, #20]
 80094d0:	4313      	orrs	r3, r2
 80094d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	697a      	ldr	r2, [r7, #20]
 80094d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	68fa      	ldr	r2, [r7, #12]
 80094de:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	685a      	ldr	r2, [r3, #4]
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	693a      	ldr	r2, [r7, #16]
 80094ec:	621a      	str	r2, [r3, #32]
}
 80094ee:	bf00      	nop
 80094f0:	371c      	adds	r7, #28
 80094f2:	46bd      	mov	sp, r7
 80094f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f8:	4770      	bx	lr
 80094fa:	bf00      	nop
 80094fc:	40012c00 	.word	0x40012c00
 8009500:	40013400 	.word	0x40013400
 8009504:	40014000 	.word	0x40014000
 8009508:	40014400 	.word	0x40014400
 800950c:	40014800 	.word	0x40014800
 8009510:	40015000 	.word	0x40015000

08009514 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009514:	b480      	push	{r7}
 8009516:	b087      	sub	sp, #28
 8009518:	af00      	add	r7, sp, #0
 800951a:	60f8      	str	r0, [r7, #12]
 800951c:	60b9      	str	r1, [r7, #8]
 800951e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	6a1b      	ldr	r3, [r3, #32]
 8009524:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	6a1b      	ldr	r3, [r3, #32]
 800952a:	f023 0201 	bic.w	r2, r3, #1
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	699b      	ldr	r3, [r3, #24]
 8009536:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009538:	693b      	ldr	r3, [r7, #16]
 800953a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800953e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	011b      	lsls	r3, r3, #4
 8009544:	693a      	ldr	r2, [r7, #16]
 8009546:	4313      	orrs	r3, r2
 8009548:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800954a:	697b      	ldr	r3, [r7, #20]
 800954c:	f023 030a 	bic.w	r3, r3, #10
 8009550:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009552:	697a      	ldr	r2, [r7, #20]
 8009554:	68bb      	ldr	r3, [r7, #8]
 8009556:	4313      	orrs	r3, r2
 8009558:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	693a      	ldr	r2, [r7, #16]
 800955e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	697a      	ldr	r2, [r7, #20]
 8009564:	621a      	str	r2, [r3, #32]
}
 8009566:	bf00      	nop
 8009568:	371c      	adds	r7, #28
 800956a:	46bd      	mov	sp, r7
 800956c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009570:	4770      	bx	lr

08009572 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009572:	b480      	push	{r7}
 8009574:	b087      	sub	sp, #28
 8009576:	af00      	add	r7, sp, #0
 8009578:	60f8      	str	r0, [r7, #12]
 800957a:	60b9      	str	r1, [r7, #8]
 800957c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	6a1b      	ldr	r3, [r3, #32]
 8009582:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	6a1b      	ldr	r3, [r3, #32]
 8009588:	f023 0210 	bic.w	r2, r3, #16
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	699b      	ldr	r3, [r3, #24]
 8009594:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800959c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	031b      	lsls	r3, r3, #12
 80095a2:	693a      	ldr	r2, [r7, #16]
 80095a4:	4313      	orrs	r3, r2
 80095a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80095a8:	697b      	ldr	r3, [r7, #20]
 80095aa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80095ae:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80095b0:	68bb      	ldr	r3, [r7, #8]
 80095b2:	011b      	lsls	r3, r3, #4
 80095b4:	697a      	ldr	r2, [r7, #20]
 80095b6:	4313      	orrs	r3, r2
 80095b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	693a      	ldr	r2, [r7, #16]
 80095be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	697a      	ldr	r2, [r7, #20]
 80095c4:	621a      	str	r2, [r3, #32]
}
 80095c6:	bf00      	nop
 80095c8:	371c      	adds	r7, #28
 80095ca:	46bd      	mov	sp, r7
 80095cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d0:	4770      	bx	lr

080095d2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80095d2:	b480      	push	{r7}
 80095d4:	b085      	sub	sp, #20
 80095d6:	af00      	add	r7, sp, #0
 80095d8:	6078      	str	r0, [r7, #4]
 80095da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	689b      	ldr	r3, [r3, #8]
 80095e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80095e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80095ee:	683a      	ldr	r2, [r7, #0]
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	4313      	orrs	r3, r2
 80095f4:	f043 0307 	orr.w	r3, r3, #7
 80095f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	68fa      	ldr	r2, [r7, #12]
 80095fe:	609a      	str	r2, [r3, #8]
}
 8009600:	bf00      	nop
 8009602:	3714      	adds	r7, #20
 8009604:	46bd      	mov	sp, r7
 8009606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960a:	4770      	bx	lr

0800960c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800960c:	b480      	push	{r7}
 800960e:	b087      	sub	sp, #28
 8009610:	af00      	add	r7, sp, #0
 8009612:	60f8      	str	r0, [r7, #12]
 8009614:	60b9      	str	r1, [r7, #8]
 8009616:	607a      	str	r2, [r7, #4]
 8009618:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	689b      	ldr	r3, [r3, #8]
 800961e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009620:	697b      	ldr	r3, [r7, #20]
 8009622:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009626:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	021a      	lsls	r2, r3, #8
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	431a      	orrs	r2, r3
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	4313      	orrs	r3, r2
 8009634:	697a      	ldr	r2, [r7, #20]
 8009636:	4313      	orrs	r3, r2
 8009638:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	697a      	ldr	r2, [r7, #20]
 800963e:	609a      	str	r2, [r3, #8]
}
 8009640:	bf00      	nop
 8009642:	371c      	adds	r7, #28
 8009644:	46bd      	mov	sp, r7
 8009646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964a:	4770      	bx	lr

0800964c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800964c:	b480      	push	{r7}
 800964e:	b087      	sub	sp, #28
 8009650:	af00      	add	r7, sp, #0
 8009652:	60f8      	str	r0, [r7, #12]
 8009654:	60b9      	str	r1, [r7, #8]
 8009656:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009658:	68bb      	ldr	r3, [r7, #8]
 800965a:	f003 031f 	and.w	r3, r3, #31
 800965e:	2201      	movs	r2, #1
 8009660:	fa02 f303 	lsl.w	r3, r2, r3
 8009664:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	6a1a      	ldr	r2, [r3, #32]
 800966a:	697b      	ldr	r3, [r7, #20]
 800966c:	43db      	mvns	r3, r3
 800966e:	401a      	ands	r2, r3
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	6a1a      	ldr	r2, [r3, #32]
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	f003 031f 	and.w	r3, r3, #31
 800967e:	6879      	ldr	r1, [r7, #4]
 8009680:	fa01 f303 	lsl.w	r3, r1, r3
 8009684:	431a      	orrs	r2, r3
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	621a      	str	r2, [r3, #32]
}
 800968a:	bf00      	nop
 800968c:	371c      	adds	r7, #28
 800968e:	46bd      	mov	sp, r7
 8009690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009694:	4770      	bx	lr
	...

08009698 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009698:	b480      	push	{r7}
 800969a:	b085      	sub	sp, #20
 800969c:	af00      	add	r7, sp, #0
 800969e:	6078      	str	r0, [r7, #4]
 80096a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80096a8:	2b01      	cmp	r3, #1
 80096aa:	d101      	bne.n	80096b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80096ac:	2302      	movs	r3, #2
 80096ae:	e074      	b.n	800979a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2201      	movs	r2, #1
 80096b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	2202      	movs	r2, #2
 80096bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	685b      	ldr	r3, [r3, #4]
 80096c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	689b      	ldr	r3, [r3, #8]
 80096ce:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	4a34      	ldr	r2, [pc, #208]	@ (80097a8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80096d6:	4293      	cmp	r3, r2
 80096d8:	d009      	beq.n	80096ee <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	4a33      	ldr	r2, [pc, #204]	@ (80097ac <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80096e0:	4293      	cmp	r3, r2
 80096e2:	d004      	beq.n	80096ee <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	4a31      	ldr	r2, [pc, #196]	@ (80097b0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80096ea:	4293      	cmp	r3, r2
 80096ec:	d108      	bne.n	8009700 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80096f4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	685b      	ldr	r3, [r3, #4]
 80096fa:	68fa      	ldr	r2, [r7, #12]
 80096fc:	4313      	orrs	r3, r2
 80096fe:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009706:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800970a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	68fa      	ldr	r2, [r7, #12]
 8009712:	4313      	orrs	r3, r2
 8009714:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	68fa      	ldr	r2, [r7, #12]
 800971c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	4a21      	ldr	r2, [pc, #132]	@ (80097a8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009724:	4293      	cmp	r3, r2
 8009726:	d022      	beq.n	800976e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009730:	d01d      	beq.n	800976e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	4a1f      	ldr	r2, [pc, #124]	@ (80097b4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8009738:	4293      	cmp	r3, r2
 800973a:	d018      	beq.n	800976e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	4a1d      	ldr	r2, [pc, #116]	@ (80097b8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8009742:	4293      	cmp	r3, r2
 8009744:	d013      	beq.n	800976e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	4a1c      	ldr	r2, [pc, #112]	@ (80097bc <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800974c:	4293      	cmp	r3, r2
 800974e:	d00e      	beq.n	800976e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	4a15      	ldr	r2, [pc, #84]	@ (80097ac <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009756:	4293      	cmp	r3, r2
 8009758:	d009      	beq.n	800976e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	4a18      	ldr	r2, [pc, #96]	@ (80097c0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8009760:	4293      	cmp	r3, r2
 8009762:	d004      	beq.n	800976e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	4a11      	ldr	r2, [pc, #68]	@ (80097b0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800976a:	4293      	cmp	r3, r2
 800976c:	d10c      	bne.n	8009788 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800976e:	68bb      	ldr	r3, [r7, #8]
 8009770:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009774:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	689b      	ldr	r3, [r3, #8]
 800977a:	68ba      	ldr	r2, [r7, #8]
 800977c:	4313      	orrs	r3, r2
 800977e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	68ba      	ldr	r2, [r7, #8]
 8009786:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2201      	movs	r2, #1
 800978c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2200      	movs	r2, #0
 8009794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009798:	2300      	movs	r3, #0
}
 800979a:	4618      	mov	r0, r3
 800979c:	3714      	adds	r7, #20
 800979e:	46bd      	mov	sp, r7
 80097a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a4:	4770      	bx	lr
 80097a6:	bf00      	nop
 80097a8:	40012c00 	.word	0x40012c00
 80097ac:	40013400 	.word	0x40013400
 80097b0:	40015000 	.word	0x40015000
 80097b4:	40000400 	.word	0x40000400
 80097b8:	40000800 	.word	0x40000800
 80097bc:	40000c00 	.word	0x40000c00
 80097c0:	40014000 	.word	0x40014000

080097c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80097c4:	b480      	push	{r7}
 80097c6:	b083      	sub	sp, #12
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80097cc:	bf00      	nop
 80097ce:	370c      	adds	r7, #12
 80097d0:	46bd      	mov	sp, r7
 80097d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d6:	4770      	bx	lr

080097d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80097d8:	b480      	push	{r7}
 80097da:	b083      	sub	sp, #12
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80097e0:	bf00      	nop
 80097e2:	370c      	adds	r7, #12
 80097e4:	46bd      	mov	sp, r7
 80097e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ea:	4770      	bx	lr

080097ec <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80097ec:	b480      	push	{r7}
 80097ee:	b083      	sub	sp, #12
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80097f4:	bf00      	nop
 80097f6:	370c      	adds	r7, #12
 80097f8:	46bd      	mov	sp, r7
 80097fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fe:	4770      	bx	lr

08009800 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8009800:	b480      	push	{r7}
 8009802:	b083      	sub	sp, #12
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8009808:	bf00      	nop
 800980a:	370c      	adds	r7, #12
 800980c:	46bd      	mov	sp, r7
 800980e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009812:	4770      	bx	lr

08009814 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8009814:	b480      	push	{r7}
 8009816:	b083      	sub	sp, #12
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800981c:	bf00      	nop
 800981e:	370c      	adds	r7, #12
 8009820:	46bd      	mov	sp, r7
 8009822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009826:	4770      	bx	lr

08009828 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8009828:	b480      	push	{r7}
 800982a:	b083      	sub	sp, #12
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8009830:	bf00      	nop
 8009832:	370c      	adds	r7, #12
 8009834:	46bd      	mov	sp, r7
 8009836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983a:	4770      	bx	lr

0800983c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800983c:	b480      	push	{r7}
 800983e:	b083      	sub	sp, #12
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009844:	bf00      	nop
 8009846:	370c      	adds	r7, #12
 8009848:	46bd      	mov	sp, r7
 800984a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984e:	4770      	bx	lr

08009850 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b082      	sub	sp, #8
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2b00      	cmp	r3, #0
 800985c:	d101      	bne.n	8009862 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800985e:	2301      	movs	r3, #1
 8009860:	e042      	b.n	80098e8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009868:	2b00      	cmp	r3, #0
 800986a:	d106      	bne.n	800987a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2200      	movs	r2, #0
 8009870:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009874:	6878      	ldr	r0, [r7, #4]
 8009876:	f7fa fb63 	bl	8003f40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	2224      	movs	r2, #36	@ 0x24
 800987e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	681a      	ldr	r2, [r3, #0]
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	f022 0201 	bic.w	r2, r2, #1
 8009890:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009896:	2b00      	cmp	r3, #0
 8009898:	d002      	beq.n	80098a0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800989a:	6878      	ldr	r0, [r7, #4]
 800989c:	f000 ff60 	bl	800a760 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80098a0:	6878      	ldr	r0, [r7, #4]
 80098a2:	f000 fc61 	bl	800a168 <UART_SetConfig>
 80098a6:	4603      	mov	r3, r0
 80098a8:	2b01      	cmp	r3, #1
 80098aa:	d101      	bne.n	80098b0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80098ac:	2301      	movs	r3, #1
 80098ae:	e01b      	b.n	80098e8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	685a      	ldr	r2, [r3, #4]
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80098be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	689a      	ldr	r2, [r3, #8]
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80098ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	681a      	ldr	r2, [r3, #0]
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	f042 0201 	orr.w	r2, r2, #1
 80098de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80098e0:	6878      	ldr	r0, [r7, #4]
 80098e2:	f000 ffdf 	bl	800a8a4 <UART_CheckIdleState>
 80098e6:	4603      	mov	r3, r0
}
 80098e8:	4618      	mov	r0, r3
 80098ea:	3708      	adds	r7, #8
 80098ec:	46bd      	mov	sp, r7
 80098ee:	bd80      	pop	{r7, pc}

080098f0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b08a      	sub	sp, #40	@ 0x28
 80098f4:	af02      	add	r7, sp, #8
 80098f6:	60f8      	str	r0, [r7, #12]
 80098f8:	60b9      	str	r1, [r7, #8]
 80098fa:	603b      	str	r3, [r7, #0]
 80098fc:	4613      	mov	r3, r2
 80098fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009906:	2b20      	cmp	r3, #32
 8009908:	d17b      	bne.n	8009a02 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800990a:	68bb      	ldr	r3, [r7, #8]
 800990c:	2b00      	cmp	r3, #0
 800990e:	d002      	beq.n	8009916 <HAL_UART_Transmit+0x26>
 8009910:	88fb      	ldrh	r3, [r7, #6]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d101      	bne.n	800991a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009916:	2301      	movs	r3, #1
 8009918:	e074      	b.n	8009a04 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	2200      	movs	r2, #0
 800991e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	2221      	movs	r2, #33	@ 0x21
 8009926:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800992a:	f7fa fbf7 	bl	800411c <HAL_GetTick>
 800992e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	88fa      	ldrh	r2, [r7, #6]
 8009934:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	88fa      	ldrh	r2, [r7, #6]
 800993c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	689b      	ldr	r3, [r3, #8]
 8009944:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009948:	d108      	bne.n	800995c <HAL_UART_Transmit+0x6c>
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	691b      	ldr	r3, [r3, #16]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d104      	bne.n	800995c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009952:	2300      	movs	r3, #0
 8009954:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009956:	68bb      	ldr	r3, [r7, #8]
 8009958:	61bb      	str	r3, [r7, #24]
 800995a:	e003      	b.n	8009964 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009960:	2300      	movs	r3, #0
 8009962:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009964:	e030      	b.n	80099c8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009966:	683b      	ldr	r3, [r7, #0]
 8009968:	9300      	str	r3, [sp, #0]
 800996a:	697b      	ldr	r3, [r7, #20]
 800996c:	2200      	movs	r2, #0
 800996e:	2180      	movs	r1, #128	@ 0x80
 8009970:	68f8      	ldr	r0, [r7, #12]
 8009972:	f001 f841 	bl	800a9f8 <UART_WaitOnFlagUntilTimeout>
 8009976:	4603      	mov	r3, r0
 8009978:	2b00      	cmp	r3, #0
 800997a:	d005      	beq.n	8009988 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	2220      	movs	r2, #32
 8009980:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009984:	2303      	movs	r3, #3
 8009986:	e03d      	b.n	8009a04 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009988:	69fb      	ldr	r3, [r7, #28]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d10b      	bne.n	80099a6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800998e:	69bb      	ldr	r3, [r7, #24]
 8009990:	881b      	ldrh	r3, [r3, #0]
 8009992:	461a      	mov	r2, r3
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800999c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800999e:	69bb      	ldr	r3, [r7, #24]
 80099a0:	3302      	adds	r3, #2
 80099a2:	61bb      	str	r3, [r7, #24]
 80099a4:	e007      	b.n	80099b6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80099a6:	69fb      	ldr	r3, [r7, #28]
 80099a8:	781a      	ldrb	r2, [r3, #0]
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80099b0:	69fb      	ldr	r3, [r7, #28]
 80099b2:	3301      	adds	r3, #1
 80099b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80099bc:	b29b      	uxth	r3, r3
 80099be:	3b01      	subs	r3, #1
 80099c0:	b29a      	uxth	r2, r3
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80099ce:	b29b      	uxth	r3, r3
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d1c8      	bne.n	8009966 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	9300      	str	r3, [sp, #0]
 80099d8:	697b      	ldr	r3, [r7, #20]
 80099da:	2200      	movs	r2, #0
 80099dc:	2140      	movs	r1, #64	@ 0x40
 80099de:	68f8      	ldr	r0, [r7, #12]
 80099e0:	f001 f80a 	bl	800a9f8 <UART_WaitOnFlagUntilTimeout>
 80099e4:	4603      	mov	r3, r0
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d005      	beq.n	80099f6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	2220      	movs	r2, #32
 80099ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80099f2:	2303      	movs	r3, #3
 80099f4:	e006      	b.n	8009a04 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	2220      	movs	r2, #32
 80099fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80099fe:	2300      	movs	r3, #0
 8009a00:	e000      	b.n	8009a04 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009a02:	2302      	movs	r3, #2
  }
}
 8009a04:	4618      	mov	r0, r3
 8009a06:	3720      	adds	r7, #32
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	bd80      	pop	{r7, pc}

08009a0c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b08a      	sub	sp, #40	@ 0x28
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	60f8      	str	r0, [r7, #12]
 8009a14:	60b9      	str	r1, [r7, #8]
 8009a16:	4613      	mov	r3, r2
 8009a18:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009a20:	2b20      	cmp	r3, #32
 8009a22:	d137      	bne.n	8009a94 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a24:	68bb      	ldr	r3, [r7, #8]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d002      	beq.n	8009a30 <HAL_UART_Receive_IT+0x24>
 8009a2a:	88fb      	ldrh	r3, [r7, #6]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d101      	bne.n	8009a34 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8009a30:	2301      	movs	r3, #1
 8009a32:	e030      	b.n	8009a96 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	2200      	movs	r2, #0
 8009a38:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	4a18      	ldr	r2, [pc, #96]	@ (8009aa0 <HAL_UART_Receive_IT+0x94>)
 8009a40:	4293      	cmp	r3, r2
 8009a42:	d01f      	beq.n	8009a84 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	685b      	ldr	r3, [r3, #4]
 8009a4a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d018      	beq.n	8009a84 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a58:	697b      	ldr	r3, [r7, #20]
 8009a5a:	e853 3f00 	ldrex	r3, [r3]
 8009a5e:	613b      	str	r3, [r7, #16]
   return(result);
 8009a60:	693b      	ldr	r3, [r7, #16]
 8009a62:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009a66:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	461a      	mov	r2, r3
 8009a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a70:	623b      	str	r3, [r7, #32]
 8009a72:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a74:	69f9      	ldr	r1, [r7, #28]
 8009a76:	6a3a      	ldr	r2, [r7, #32]
 8009a78:	e841 2300 	strex	r3, r2, [r1]
 8009a7c:	61bb      	str	r3, [r7, #24]
   return(result);
 8009a7e:	69bb      	ldr	r3, [r7, #24]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d1e6      	bne.n	8009a52 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009a84:	88fb      	ldrh	r3, [r7, #6]
 8009a86:	461a      	mov	r2, r3
 8009a88:	68b9      	ldr	r1, [r7, #8]
 8009a8a:	68f8      	ldr	r0, [r7, #12]
 8009a8c:	f001 f822 	bl	800aad4 <UART_Start_Receive_IT>
 8009a90:	4603      	mov	r3, r0
 8009a92:	e000      	b.n	8009a96 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009a94:	2302      	movs	r3, #2
  }
}
 8009a96:	4618      	mov	r0, r3
 8009a98:	3728      	adds	r7, #40	@ 0x28
 8009a9a:	46bd      	mov	sp, r7
 8009a9c:	bd80      	pop	{r7, pc}
 8009a9e:	bf00      	nop
 8009aa0:	40008000 	.word	0x40008000

08009aa4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009aa4:	b580      	push	{r7, lr}
 8009aa6:	b0ba      	sub	sp, #232	@ 0xe8
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	69db      	ldr	r3, [r3, #28]
 8009ab2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	689b      	ldr	r3, [r3, #8]
 8009ac6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009aca:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009ace:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009ad2:	4013      	ands	r3, r2
 8009ad4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009ad8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d11b      	bne.n	8009b18 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009ae0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ae4:	f003 0320 	and.w	r3, r3, #32
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d015      	beq.n	8009b18 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009aec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009af0:	f003 0320 	and.w	r3, r3, #32
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d105      	bne.n	8009b04 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009af8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009afc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d009      	beq.n	8009b18 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	f000 8300 	beq.w	800a10e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b12:	6878      	ldr	r0, [r7, #4]
 8009b14:	4798      	blx	r3
      }
      return;
 8009b16:	e2fa      	b.n	800a10e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009b18:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	f000 8123 	beq.w	8009d68 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009b22:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009b26:	4b8d      	ldr	r3, [pc, #564]	@ (8009d5c <HAL_UART_IRQHandler+0x2b8>)
 8009b28:	4013      	ands	r3, r2
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d106      	bne.n	8009b3c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009b2e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009b32:	4b8b      	ldr	r3, [pc, #556]	@ (8009d60 <HAL_UART_IRQHandler+0x2bc>)
 8009b34:	4013      	ands	r3, r2
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	f000 8116 	beq.w	8009d68 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009b3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b40:	f003 0301 	and.w	r3, r3, #1
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d011      	beq.n	8009b6c <HAL_UART_IRQHandler+0xc8>
 8009b48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d00b      	beq.n	8009b6c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	2201      	movs	r2, #1
 8009b5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b62:	f043 0201 	orr.w	r2, r3, #1
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009b6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b70:	f003 0302 	and.w	r3, r3, #2
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d011      	beq.n	8009b9c <HAL_UART_IRQHandler+0xf8>
 8009b78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009b7c:	f003 0301 	and.w	r3, r3, #1
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d00b      	beq.n	8009b9c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	2202      	movs	r2, #2
 8009b8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b92:	f043 0204 	orr.w	r2, r3, #4
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009b9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ba0:	f003 0304 	and.w	r3, r3, #4
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d011      	beq.n	8009bcc <HAL_UART_IRQHandler+0x128>
 8009ba8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009bac:	f003 0301 	and.w	r3, r3, #1
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d00b      	beq.n	8009bcc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	2204      	movs	r2, #4
 8009bba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bc2:	f043 0202 	orr.w	r2, r3, #2
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009bcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009bd0:	f003 0308 	and.w	r3, r3, #8
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d017      	beq.n	8009c08 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009bd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009bdc:	f003 0320 	and.w	r3, r3, #32
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d105      	bne.n	8009bf0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009be4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009be8:	4b5c      	ldr	r3, [pc, #368]	@ (8009d5c <HAL_UART_IRQHandler+0x2b8>)
 8009bea:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d00b      	beq.n	8009c08 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	2208      	movs	r2, #8
 8009bf6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bfe:	f043 0208 	orr.w	r2, r3, #8
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009c08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d012      	beq.n	8009c3a <HAL_UART_IRQHandler+0x196>
 8009c14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c18:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d00c      	beq.n	8009c3a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009c28:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c30:	f043 0220 	orr.w	r2, r3, #32
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	f000 8266 	beq.w	800a112 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009c46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c4a:	f003 0320 	and.w	r3, r3, #32
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d013      	beq.n	8009c7a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009c52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c56:	f003 0320 	and.w	r3, r3, #32
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d105      	bne.n	8009c6a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009c5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009c62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d007      	beq.n	8009c7a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d003      	beq.n	8009c7a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009c76:	6878      	ldr	r0, [r7, #4]
 8009c78:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c80:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	689b      	ldr	r3, [r3, #8]
 8009c8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c8e:	2b40      	cmp	r3, #64	@ 0x40
 8009c90:	d005      	beq.n	8009c9e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009c92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009c96:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d054      	beq.n	8009d48 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f001 f83a 	bl	800ad18 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	689b      	ldr	r3, [r3, #8]
 8009caa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cae:	2b40      	cmp	r3, #64	@ 0x40
 8009cb0:	d146      	bne.n	8009d40 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	3308      	adds	r3, #8
 8009cb8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cbc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009cc0:	e853 3f00 	ldrex	r3, [r3]
 8009cc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009cc8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009ccc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009cd0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	3308      	adds	r3, #8
 8009cda:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009cde:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009ce2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ce6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009cea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009cee:	e841 2300 	strex	r3, r2, [r1]
 8009cf2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009cf6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d1d9      	bne.n	8009cb2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d017      	beq.n	8009d38 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d0e:	4a15      	ldr	r2, [pc, #84]	@ (8009d64 <HAL_UART_IRQHandler+0x2c0>)
 8009d10:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d18:	4618      	mov	r0, r3
 8009d1a:	f7fb fffb 	bl	8005d14 <HAL_DMA_Abort_IT>
 8009d1e:	4603      	mov	r3, r0
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d019      	beq.n	8009d58 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d2c:	687a      	ldr	r2, [r7, #4]
 8009d2e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009d32:	4610      	mov	r0, r2
 8009d34:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d36:	e00f      	b.n	8009d58 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009d38:	6878      	ldr	r0, [r7, #4]
 8009d3a:	f000 f9ff 	bl	800a13c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d3e:	e00b      	b.n	8009d58 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009d40:	6878      	ldr	r0, [r7, #4]
 8009d42:	f000 f9fb 	bl	800a13c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d46:	e007      	b.n	8009d58 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009d48:	6878      	ldr	r0, [r7, #4]
 8009d4a:	f000 f9f7 	bl	800a13c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	2200      	movs	r2, #0
 8009d52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8009d56:	e1dc      	b.n	800a112 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d58:	bf00      	nop
    return;
 8009d5a:	e1da      	b.n	800a112 <HAL_UART_IRQHandler+0x66e>
 8009d5c:	10000001 	.word	0x10000001
 8009d60:	04000120 	.word	0x04000120
 8009d64:	0800ade5 	.word	0x0800ade5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d6c:	2b01      	cmp	r3, #1
 8009d6e:	f040 8170 	bne.w	800a052 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009d72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d76:	f003 0310 	and.w	r3, r3, #16
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	f000 8169 	beq.w	800a052 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009d80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d84:	f003 0310 	and.w	r3, r3, #16
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	f000 8162 	beq.w	800a052 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	2210      	movs	r2, #16
 8009d94:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	689b      	ldr	r3, [r3, #8]
 8009d9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009da0:	2b40      	cmp	r3, #64	@ 0x40
 8009da2:	f040 80d8 	bne.w	8009f56 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	685b      	ldr	r3, [r3, #4]
 8009db0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009db4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	f000 80af 	beq.w	8009f1c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009dc4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009dc8:	429a      	cmp	r2, r3
 8009dca:	f080 80a7 	bcs.w	8009f1c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009dd4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	f003 0320 	and.w	r3, r3, #32
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	f040 8087 	bne.w	8009efa <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009df4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009df8:	e853 3f00 	ldrex	r3, [r3]
 8009dfc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009e00:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009e04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009e08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	461a      	mov	r2, r3
 8009e12:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009e16:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009e1a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e1e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009e22:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009e26:	e841 2300 	strex	r3, r2, [r1]
 8009e2a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009e2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d1da      	bne.n	8009dec <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	3308      	adds	r3, #8
 8009e3c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009e40:	e853 3f00 	ldrex	r3, [r3]
 8009e44:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009e46:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009e48:	f023 0301 	bic.w	r3, r3, #1
 8009e4c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	3308      	adds	r3, #8
 8009e56:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009e5a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009e5e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e60:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009e62:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009e66:	e841 2300 	strex	r3, r2, [r1]
 8009e6a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009e6c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d1e1      	bne.n	8009e36 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	3308      	adds	r3, #8
 8009e78:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009e7c:	e853 3f00 	ldrex	r3, [r3]
 8009e80:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009e82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	3308      	adds	r3, #8
 8009e92:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009e96:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009e98:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e9a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009e9c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009e9e:	e841 2300 	strex	r3, r2, [r1]
 8009ea2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009ea4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d1e3      	bne.n	8009e72 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	2220      	movs	r2, #32
 8009eae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ebe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ec0:	e853 3f00 	ldrex	r3, [r3]
 8009ec4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009ec6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009ec8:	f023 0310 	bic.w	r3, r3, #16
 8009ecc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	461a      	mov	r2, r3
 8009ed6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009eda:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009edc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ede:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009ee0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009ee2:	e841 2300 	strex	r3, r2, [r1]
 8009ee6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009ee8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d1e4      	bne.n	8009eb8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	f7fb feb4 	bl	8005c62 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	2202      	movs	r2, #2
 8009efe:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009f0c:	b29b      	uxth	r3, r3
 8009f0e:	1ad3      	subs	r3, r2, r3
 8009f10:	b29b      	uxth	r3, r3
 8009f12:	4619      	mov	r1, r3
 8009f14:	6878      	ldr	r0, [r7, #4]
 8009f16:	f000 f91b 	bl	800a150 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009f1a:	e0fc      	b.n	800a116 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009f22:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009f26:	429a      	cmp	r2, r3
 8009f28:	f040 80f5 	bne.w	800a116 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	f003 0320 	and.w	r3, r3, #32
 8009f3a:	2b20      	cmp	r3, #32
 8009f3c:	f040 80eb 	bne.w	800a116 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2202      	movs	r2, #2
 8009f44:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009f4c:	4619      	mov	r1, r3
 8009f4e:	6878      	ldr	r0, [r7, #4]
 8009f50:	f000 f8fe 	bl	800a150 <HAL_UARTEx_RxEventCallback>
      return;
 8009f54:	e0df      	b.n	800a116 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009f62:	b29b      	uxth	r3, r3
 8009f64:	1ad3      	subs	r3, r2, r3
 8009f66:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009f70:	b29b      	uxth	r3, r3
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	f000 80d1 	beq.w	800a11a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8009f78:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	f000 80cc 	beq.w	800a11a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f8a:	e853 3f00 	ldrex	r3, [r3]
 8009f8e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009f90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f92:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009f96:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	461a      	mov	r2, r3
 8009fa0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009fa4:	647b      	str	r3, [r7, #68]	@ 0x44
 8009fa6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fa8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009faa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009fac:	e841 2300 	strex	r3, r2, [r1]
 8009fb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009fb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d1e4      	bne.n	8009f82 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	3308      	adds	r3, #8
 8009fbe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fc2:	e853 3f00 	ldrex	r3, [r3]
 8009fc6:	623b      	str	r3, [r7, #32]
   return(result);
 8009fc8:	6a3b      	ldr	r3, [r7, #32]
 8009fca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009fce:	f023 0301 	bic.w	r3, r3, #1
 8009fd2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	3308      	adds	r3, #8
 8009fdc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009fe0:	633a      	str	r2, [r7, #48]	@ 0x30
 8009fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fe4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009fe6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009fe8:	e841 2300 	strex	r3, r2, [r1]
 8009fec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009fee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d1e1      	bne.n	8009fb8 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2220      	movs	r2, #32
 8009ff8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2200      	movs	r2, #0
 800a000:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2200      	movs	r2, #0
 800a006:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a00e:	693b      	ldr	r3, [r7, #16]
 800a010:	e853 3f00 	ldrex	r3, [r3]
 800a014:	60fb      	str	r3, [r7, #12]
   return(result);
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	f023 0310 	bic.w	r3, r3, #16
 800a01c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	461a      	mov	r2, r3
 800a026:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a02a:	61fb      	str	r3, [r7, #28]
 800a02c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a02e:	69b9      	ldr	r1, [r7, #24]
 800a030:	69fa      	ldr	r2, [r7, #28]
 800a032:	e841 2300 	strex	r3, r2, [r1]
 800a036:	617b      	str	r3, [r7, #20]
   return(result);
 800a038:	697b      	ldr	r3, [r7, #20]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d1e4      	bne.n	800a008 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2202      	movs	r2, #2
 800a042:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a044:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a048:	4619      	mov	r1, r3
 800a04a:	6878      	ldr	r0, [r7, #4]
 800a04c:	f000 f880 	bl	800a150 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a050:	e063      	b.n	800a11a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a052:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a056:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d00e      	beq.n	800a07c <HAL_UART_IRQHandler+0x5d8>
 800a05e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a062:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a066:	2b00      	cmp	r3, #0
 800a068:	d008      	beq.n	800a07c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a072:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a074:	6878      	ldr	r0, [r7, #4]
 800a076:	f001 fc13 	bl	800b8a0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a07a:	e051      	b.n	800a120 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a07c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a080:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a084:	2b00      	cmp	r3, #0
 800a086:	d014      	beq.n	800a0b2 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a088:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a08c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a090:	2b00      	cmp	r3, #0
 800a092:	d105      	bne.n	800a0a0 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a094:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a098:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d008      	beq.n	800a0b2 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d03a      	beq.n	800a11e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	4798      	blx	r3
    }
    return;
 800a0b0:	e035      	b.n	800a11e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a0b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d009      	beq.n	800a0d2 <HAL_UART_IRQHandler+0x62e>
 800a0be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a0c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d003      	beq.n	800a0d2 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800a0ca:	6878      	ldr	r0, [r7, #4]
 800a0cc:	f000 fe9c 	bl	800ae08 <UART_EndTransmit_IT>
    return;
 800a0d0:	e026      	b.n	800a120 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a0d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d009      	beq.n	800a0f2 <HAL_UART_IRQHandler+0x64e>
 800a0de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a0e2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d003      	beq.n	800a0f2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a0ea:	6878      	ldr	r0, [r7, #4]
 800a0ec:	f001 fbec 	bl	800b8c8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a0f0:	e016      	b.n	800a120 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a0f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0f6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d010      	beq.n	800a120 <HAL_UART_IRQHandler+0x67c>
 800a0fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a102:	2b00      	cmp	r3, #0
 800a104:	da0c      	bge.n	800a120 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	f001 fbd4 	bl	800b8b4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a10c:	e008      	b.n	800a120 <HAL_UART_IRQHandler+0x67c>
      return;
 800a10e:	bf00      	nop
 800a110:	e006      	b.n	800a120 <HAL_UART_IRQHandler+0x67c>
    return;
 800a112:	bf00      	nop
 800a114:	e004      	b.n	800a120 <HAL_UART_IRQHandler+0x67c>
      return;
 800a116:	bf00      	nop
 800a118:	e002      	b.n	800a120 <HAL_UART_IRQHandler+0x67c>
      return;
 800a11a:	bf00      	nop
 800a11c:	e000      	b.n	800a120 <HAL_UART_IRQHandler+0x67c>
    return;
 800a11e:	bf00      	nop
  }
}
 800a120:	37e8      	adds	r7, #232	@ 0xe8
 800a122:	46bd      	mov	sp, r7
 800a124:	bd80      	pop	{r7, pc}
 800a126:	bf00      	nop

0800a128 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a128:	b480      	push	{r7}
 800a12a:	b083      	sub	sp, #12
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a130:	bf00      	nop
 800a132:	370c      	adds	r7, #12
 800a134:	46bd      	mov	sp, r7
 800a136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13a:	4770      	bx	lr

0800a13c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a13c:	b480      	push	{r7}
 800a13e:	b083      	sub	sp, #12
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a144:	bf00      	nop
 800a146:	370c      	adds	r7, #12
 800a148:	46bd      	mov	sp, r7
 800a14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14e:	4770      	bx	lr

0800a150 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a150:	b480      	push	{r7}
 800a152:	b083      	sub	sp, #12
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
 800a158:	460b      	mov	r3, r1
 800a15a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a15c:	bf00      	nop
 800a15e:	370c      	adds	r7, #12
 800a160:	46bd      	mov	sp, r7
 800a162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a166:	4770      	bx	lr

0800a168 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a168:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a16c:	b08c      	sub	sp, #48	@ 0x30
 800a16e:	af00      	add	r7, sp, #0
 800a170:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a172:	2300      	movs	r3, #0
 800a174:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a178:	697b      	ldr	r3, [r7, #20]
 800a17a:	689a      	ldr	r2, [r3, #8]
 800a17c:	697b      	ldr	r3, [r7, #20]
 800a17e:	691b      	ldr	r3, [r3, #16]
 800a180:	431a      	orrs	r2, r3
 800a182:	697b      	ldr	r3, [r7, #20]
 800a184:	695b      	ldr	r3, [r3, #20]
 800a186:	431a      	orrs	r2, r3
 800a188:	697b      	ldr	r3, [r7, #20]
 800a18a:	69db      	ldr	r3, [r3, #28]
 800a18c:	4313      	orrs	r3, r2
 800a18e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a190:	697b      	ldr	r3, [r7, #20]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	681a      	ldr	r2, [r3, #0]
 800a196:	4baa      	ldr	r3, [pc, #680]	@ (800a440 <UART_SetConfig+0x2d8>)
 800a198:	4013      	ands	r3, r2
 800a19a:	697a      	ldr	r2, [r7, #20]
 800a19c:	6812      	ldr	r2, [r2, #0]
 800a19e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a1a0:	430b      	orrs	r3, r1
 800a1a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a1a4:	697b      	ldr	r3, [r7, #20]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	685b      	ldr	r3, [r3, #4]
 800a1aa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a1ae:	697b      	ldr	r3, [r7, #20]
 800a1b0:	68da      	ldr	r2, [r3, #12]
 800a1b2:	697b      	ldr	r3, [r7, #20]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	430a      	orrs	r2, r1
 800a1b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a1ba:	697b      	ldr	r3, [r7, #20]
 800a1bc:	699b      	ldr	r3, [r3, #24]
 800a1be:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a1c0:	697b      	ldr	r3, [r7, #20]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	4a9f      	ldr	r2, [pc, #636]	@ (800a444 <UART_SetConfig+0x2dc>)
 800a1c6:	4293      	cmp	r3, r2
 800a1c8:	d004      	beq.n	800a1d4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a1ca:	697b      	ldr	r3, [r7, #20]
 800a1cc:	6a1b      	ldr	r3, [r3, #32]
 800a1ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a1d0:	4313      	orrs	r3, r2
 800a1d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a1d4:	697b      	ldr	r3, [r7, #20]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	689b      	ldr	r3, [r3, #8]
 800a1da:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a1de:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a1e2:	697a      	ldr	r2, [r7, #20]
 800a1e4:	6812      	ldr	r2, [r2, #0]
 800a1e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a1e8:	430b      	orrs	r3, r1
 800a1ea:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a1ec:	697b      	ldr	r3, [r7, #20]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1f2:	f023 010f 	bic.w	r1, r3, #15
 800a1f6:	697b      	ldr	r3, [r7, #20]
 800a1f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a1fa:	697b      	ldr	r3, [r7, #20]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	430a      	orrs	r2, r1
 800a200:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a202:	697b      	ldr	r3, [r7, #20]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	4a90      	ldr	r2, [pc, #576]	@ (800a448 <UART_SetConfig+0x2e0>)
 800a208:	4293      	cmp	r3, r2
 800a20a:	d125      	bne.n	800a258 <UART_SetConfig+0xf0>
 800a20c:	4b8f      	ldr	r3, [pc, #572]	@ (800a44c <UART_SetConfig+0x2e4>)
 800a20e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a212:	f003 0303 	and.w	r3, r3, #3
 800a216:	2b03      	cmp	r3, #3
 800a218:	d81a      	bhi.n	800a250 <UART_SetConfig+0xe8>
 800a21a:	a201      	add	r2, pc, #4	@ (adr r2, 800a220 <UART_SetConfig+0xb8>)
 800a21c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a220:	0800a231 	.word	0x0800a231
 800a224:	0800a241 	.word	0x0800a241
 800a228:	0800a239 	.word	0x0800a239
 800a22c:	0800a249 	.word	0x0800a249
 800a230:	2301      	movs	r3, #1
 800a232:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a236:	e116      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a238:	2302      	movs	r3, #2
 800a23a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a23e:	e112      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a240:	2304      	movs	r3, #4
 800a242:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a246:	e10e      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a248:	2308      	movs	r3, #8
 800a24a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a24e:	e10a      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a250:	2310      	movs	r3, #16
 800a252:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a256:	e106      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a258:	697b      	ldr	r3, [r7, #20]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	4a7c      	ldr	r2, [pc, #496]	@ (800a450 <UART_SetConfig+0x2e8>)
 800a25e:	4293      	cmp	r3, r2
 800a260:	d138      	bne.n	800a2d4 <UART_SetConfig+0x16c>
 800a262:	4b7a      	ldr	r3, [pc, #488]	@ (800a44c <UART_SetConfig+0x2e4>)
 800a264:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a268:	f003 030c 	and.w	r3, r3, #12
 800a26c:	2b0c      	cmp	r3, #12
 800a26e:	d82d      	bhi.n	800a2cc <UART_SetConfig+0x164>
 800a270:	a201      	add	r2, pc, #4	@ (adr r2, 800a278 <UART_SetConfig+0x110>)
 800a272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a276:	bf00      	nop
 800a278:	0800a2ad 	.word	0x0800a2ad
 800a27c:	0800a2cd 	.word	0x0800a2cd
 800a280:	0800a2cd 	.word	0x0800a2cd
 800a284:	0800a2cd 	.word	0x0800a2cd
 800a288:	0800a2bd 	.word	0x0800a2bd
 800a28c:	0800a2cd 	.word	0x0800a2cd
 800a290:	0800a2cd 	.word	0x0800a2cd
 800a294:	0800a2cd 	.word	0x0800a2cd
 800a298:	0800a2b5 	.word	0x0800a2b5
 800a29c:	0800a2cd 	.word	0x0800a2cd
 800a2a0:	0800a2cd 	.word	0x0800a2cd
 800a2a4:	0800a2cd 	.word	0x0800a2cd
 800a2a8:	0800a2c5 	.word	0x0800a2c5
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2b2:	e0d8      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a2b4:	2302      	movs	r3, #2
 800a2b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2ba:	e0d4      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a2bc:	2304      	movs	r3, #4
 800a2be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2c2:	e0d0      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a2c4:	2308      	movs	r3, #8
 800a2c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2ca:	e0cc      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a2cc:	2310      	movs	r3, #16
 800a2ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2d2:	e0c8      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a2d4:	697b      	ldr	r3, [r7, #20]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	4a5e      	ldr	r2, [pc, #376]	@ (800a454 <UART_SetConfig+0x2ec>)
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	d125      	bne.n	800a32a <UART_SetConfig+0x1c2>
 800a2de:	4b5b      	ldr	r3, [pc, #364]	@ (800a44c <UART_SetConfig+0x2e4>)
 800a2e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2e4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a2e8:	2b30      	cmp	r3, #48	@ 0x30
 800a2ea:	d016      	beq.n	800a31a <UART_SetConfig+0x1b2>
 800a2ec:	2b30      	cmp	r3, #48	@ 0x30
 800a2ee:	d818      	bhi.n	800a322 <UART_SetConfig+0x1ba>
 800a2f0:	2b20      	cmp	r3, #32
 800a2f2:	d00a      	beq.n	800a30a <UART_SetConfig+0x1a2>
 800a2f4:	2b20      	cmp	r3, #32
 800a2f6:	d814      	bhi.n	800a322 <UART_SetConfig+0x1ba>
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d002      	beq.n	800a302 <UART_SetConfig+0x19a>
 800a2fc:	2b10      	cmp	r3, #16
 800a2fe:	d008      	beq.n	800a312 <UART_SetConfig+0x1aa>
 800a300:	e00f      	b.n	800a322 <UART_SetConfig+0x1ba>
 800a302:	2300      	movs	r3, #0
 800a304:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a308:	e0ad      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a30a:	2302      	movs	r3, #2
 800a30c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a310:	e0a9      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a312:	2304      	movs	r3, #4
 800a314:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a318:	e0a5      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a31a:	2308      	movs	r3, #8
 800a31c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a320:	e0a1      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a322:	2310      	movs	r3, #16
 800a324:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a328:	e09d      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a32a:	697b      	ldr	r3, [r7, #20]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	4a4a      	ldr	r2, [pc, #296]	@ (800a458 <UART_SetConfig+0x2f0>)
 800a330:	4293      	cmp	r3, r2
 800a332:	d125      	bne.n	800a380 <UART_SetConfig+0x218>
 800a334:	4b45      	ldr	r3, [pc, #276]	@ (800a44c <UART_SetConfig+0x2e4>)
 800a336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a33a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a33e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a340:	d016      	beq.n	800a370 <UART_SetConfig+0x208>
 800a342:	2bc0      	cmp	r3, #192	@ 0xc0
 800a344:	d818      	bhi.n	800a378 <UART_SetConfig+0x210>
 800a346:	2b80      	cmp	r3, #128	@ 0x80
 800a348:	d00a      	beq.n	800a360 <UART_SetConfig+0x1f8>
 800a34a:	2b80      	cmp	r3, #128	@ 0x80
 800a34c:	d814      	bhi.n	800a378 <UART_SetConfig+0x210>
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d002      	beq.n	800a358 <UART_SetConfig+0x1f0>
 800a352:	2b40      	cmp	r3, #64	@ 0x40
 800a354:	d008      	beq.n	800a368 <UART_SetConfig+0x200>
 800a356:	e00f      	b.n	800a378 <UART_SetConfig+0x210>
 800a358:	2300      	movs	r3, #0
 800a35a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a35e:	e082      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a360:	2302      	movs	r3, #2
 800a362:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a366:	e07e      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a368:	2304      	movs	r3, #4
 800a36a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a36e:	e07a      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a370:	2308      	movs	r3, #8
 800a372:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a376:	e076      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a378:	2310      	movs	r3, #16
 800a37a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a37e:	e072      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a380:	697b      	ldr	r3, [r7, #20]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	4a35      	ldr	r2, [pc, #212]	@ (800a45c <UART_SetConfig+0x2f4>)
 800a386:	4293      	cmp	r3, r2
 800a388:	d12a      	bne.n	800a3e0 <UART_SetConfig+0x278>
 800a38a:	4b30      	ldr	r3, [pc, #192]	@ (800a44c <UART_SetConfig+0x2e4>)
 800a38c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a390:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a394:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a398:	d01a      	beq.n	800a3d0 <UART_SetConfig+0x268>
 800a39a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a39e:	d81b      	bhi.n	800a3d8 <UART_SetConfig+0x270>
 800a3a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a3a4:	d00c      	beq.n	800a3c0 <UART_SetConfig+0x258>
 800a3a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a3aa:	d815      	bhi.n	800a3d8 <UART_SetConfig+0x270>
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d003      	beq.n	800a3b8 <UART_SetConfig+0x250>
 800a3b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a3b4:	d008      	beq.n	800a3c8 <UART_SetConfig+0x260>
 800a3b6:	e00f      	b.n	800a3d8 <UART_SetConfig+0x270>
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a3be:	e052      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a3c0:	2302      	movs	r3, #2
 800a3c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a3c6:	e04e      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a3c8:	2304      	movs	r3, #4
 800a3ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a3ce:	e04a      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a3d0:	2308      	movs	r3, #8
 800a3d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a3d6:	e046      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a3d8:	2310      	movs	r3, #16
 800a3da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a3de:	e042      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a3e0:	697b      	ldr	r3, [r7, #20]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	4a17      	ldr	r2, [pc, #92]	@ (800a444 <UART_SetConfig+0x2dc>)
 800a3e6:	4293      	cmp	r3, r2
 800a3e8:	d13a      	bne.n	800a460 <UART_SetConfig+0x2f8>
 800a3ea:	4b18      	ldr	r3, [pc, #96]	@ (800a44c <UART_SetConfig+0x2e4>)
 800a3ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a3f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a3f8:	d01a      	beq.n	800a430 <UART_SetConfig+0x2c8>
 800a3fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a3fe:	d81b      	bhi.n	800a438 <UART_SetConfig+0x2d0>
 800a400:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a404:	d00c      	beq.n	800a420 <UART_SetConfig+0x2b8>
 800a406:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a40a:	d815      	bhi.n	800a438 <UART_SetConfig+0x2d0>
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d003      	beq.n	800a418 <UART_SetConfig+0x2b0>
 800a410:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a414:	d008      	beq.n	800a428 <UART_SetConfig+0x2c0>
 800a416:	e00f      	b.n	800a438 <UART_SetConfig+0x2d0>
 800a418:	2300      	movs	r3, #0
 800a41a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a41e:	e022      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a420:	2302      	movs	r3, #2
 800a422:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a426:	e01e      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a428:	2304      	movs	r3, #4
 800a42a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a42e:	e01a      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a430:	2308      	movs	r3, #8
 800a432:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a436:	e016      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a438:	2310      	movs	r3, #16
 800a43a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a43e:	e012      	b.n	800a466 <UART_SetConfig+0x2fe>
 800a440:	cfff69f3 	.word	0xcfff69f3
 800a444:	40008000 	.word	0x40008000
 800a448:	40013800 	.word	0x40013800
 800a44c:	40021000 	.word	0x40021000
 800a450:	40004400 	.word	0x40004400
 800a454:	40004800 	.word	0x40004800
 800a458:	40004c00 	.word	0x40004c00
 800a45c:	40005000 	.word	0x40005000
 800a460:	2310      	movs	r3, #16
 800a462:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a466:	697b      	ldr	r3, [r7, #20]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	4aae      	ldr	r2, [pc, #696]	@ (800a724 <UART_SetConfig+0x5bc>)
 800a46c:	4293      	cmp	r3, r2
 800a46e:	f040 8097 	bne.w	800a5a0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a472:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a476:	2b08      	cmp	r3, #8
 800a478:	d823      	bhi.n	800a4c2 <UART_SetConfig+0x35a>
 800a47a:	a201      	add	r2, pc, #4	@ (adr r2, 800a480 <UART_SetConfig+0x318>)
 800a47c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a480:	0800a4a5 	.word	0x0800a4a5
 800a484:	0800a4c3 	.word	0x0800a4c3
 800a488:	0800a4ad 	.word	0x0800a4ad
 800a48c:	0800a4c3 	.word	0x0800a4c3
 800a490:	0800a4b3 	.word	0x0800a4b3
 800a494:	0800a4c3 	.word	0x0800a4c3
 800a498:	0800a4c3 	.word	0x0800a4c3
 800a49c:	0800a4c3 	.word	0x0800a4c3
 800a4a0:	0800a4bb 	.word	0x0800a4bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a4a4:	f7fc fe50 	bl	8007148 <HAL_RCC_GetPCLK1Freq>
 800a4a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a4aa:	e010      	b.n	800a4ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a4ac:	4b9e      	ldr	r3, [pc, #632]	@ (800a728 <UART_SetConfig+0x5c0>)
 800a4ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a4b0:	e00d      	b.n	800a4ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a4b2:	f7fc fddb 	bl	800706c <HAL_RCC_GetSysClockFreq>
 800a4b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a4b8:	e009      	b.n	800a4ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a4ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a4be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a4c0:	e005      	b.n	800a4ce <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a4c6:	2301      	movs	r3, #1
 800a4c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a4cc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a4ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	f000 8130 	beq.w	800a736 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a4d6:	697b      	ldr	r3, [r7, #20]
 800a4d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4da:	4a94      	ldr	r2, [pc, #592]	@ (800a72c <UART_SetConfig+0x5c4>)
 800a4dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a4e0:	461a      	mov	r2, r3
 800a4e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4e4:	fbb3 f3f2 	udiv	r3, r3, r2
 800a4e8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a4ea:	697b      	ldr	r3, [r7, #20]
 800a4ec:	685a      	ldr	r2, [r3, #4]
 800a4ee:	4613      	mov	r3, r2
 800a4f0:	005b      	lsls	r3, r3, #1
 800a4f2:	4413      	add	r3, r2
 800a4f4:	69ba      	ldr	r2, [r7, #24]
 800a4f6:	429a      	cmp	r2, r3
 800a4f8:	d305      	bcc.n	800a506 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a4fa:	697b      	ldr	r3, [r7, #20]
 800a4fc:	685b      	ldr	r3, [r3, #4]
 800a4fe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a500:	69ba      	ldr	r2, [r7, #24]
 800a502:	429a      	cmp	r2, r3
 800a504:	d903      	bls.n	800a50e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a506:	2301      	movs	r3, #1
 800a508:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a50c:	e113      	b.n	800a736 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a50e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a510:	2200      	movs	r2, #0
 800a512:	60bb      	str	r3, [r7, #8]
 800a514:	60fa      	str	r2, [r7, #12]
 800a516:	697b      	ldr	r3, [r7, #20]
 800a518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a51a:	4a84      	ldr	r2, [pc, #528]	@ (800a72c <UART_SetConfig+0x5c4>)
 800a51c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a520:	b29b      	uxth	r3, r3
 800a522:	2200      	movs	r2, #0
 800a524:	603b      	str	r3, [r7, #0]
 800a526:	607a      	str	r2, [r7, #4]
 800a528:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a52c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a530:	f7f6 fbe2 	bl	8000cf8 <__aeabi_uldivmod>
 800a534:	4602      	mov	r2, r0
 800a536:	460b      	mov	r3, r1
 800a538:	4610      	mov	r0, r2
 800a53a:	4619      	mov	r1, r3
 800a53c:	f04f 0200 	mov.w	r2, #0
 800a540:	f04f 0300 	mov.w	r3, #0
 800a544:	020b      	lsls	r3, r1, #8
 800a546:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a54a:	0202      	lsls	r2, r0, #8
 800a54c:	6979      	ldr	r1, [r7, #20]
 800a54e:	6849      	ldr	r1, [r1, #4]
 800a550:	0849      	lsrs	r1, r1, #1
 800a552:	2000      	movs	r0, #0
 800a554:	460c      	mov	r4, r1
 800a556:	4605      	mov	r5, r0
 800a558:	eb12 0804 	adds.w	r8, r2, r4
 800a55c:	eb43 0905 	adc.w	r9, r3, r5
 800a560:	697b      	ldr	r3, [r7, #20]
 800a562:	685b      	ldr	r3, [r3, #4]
 800a564:	2200      	movs	r2, #0
 800a566:	469a      	mov	sl, r3
 800a568:	4693      	mov	fp, r2
 800a56a:	4652      	mov	r2, sl
 800a56c:	465b      	mov	r3, fp
 800a56e:	4640      	mov	r0, r8
 800a570:	4649      	mov	r1, r9
 800a572:	f7f6 fbc1 	bl	8000cf8 <__aeabi_uldivmod>
 800a576:	4602      	mov	r2, r0
 800a578:	460b      	mov	r3, r1
 800a57a:	4613      	mov	r3, r2
 800a57c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a57e:	6a3b      	ldr	r3, [r7, #32]
 800a580:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a584:	d308      	bcc.n	800a598 <UART_SetConfig+0x430>
 800a586:	6a3b      	ldr	r3, [r7, #32]
 800a588:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a58c:	d204      	bcs.n	800a598 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800a58e:	697b      	ldr	r3, [r7, #20]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	6a3a      	ldr	r2, [r7, #32]
 800a594:	60da      	str	r2, [r3, #12]
 800a596:	e0ce      	b.n	800a736 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800a598:	2301      	movs	r3, #1
 800a59a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a59e:	e0ca      	b.n	800a736 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a5a0:	697b      	ldr	r3, [r7, #20]
 800a5a2:	69db      	ldr	r3, [r3, #28]
 800a5a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a5a8:	d166      	bne.n	800a678 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800a5aa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a5ae:	2b08      	cmp	r3, #8
 800a5b0:	d827      	bhi.n	800a602 <UART_SetConfig+0x49a>
 800a5b2:	a201      	add	r2, pc, #4	@ (adr r2, 800a5b8 <UART_SetConfig+0x450>)
 800a5b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5b8:	0800a5dd 	.word	0x0800a5dd
 800a5bc:	0800a5e5 	.word	0x0800a5e5
 800a5c0:	0800a5ed 	.word	0x0800a5ed
 800a5c4:	0800a603 	.word	0x0800a603
 800a5c8:	0800a5f3 	.word	0x0800a5f3
 800a5cc:	0800a603 	.word	0x0800a603
 800a5d0:	0800a603 	.word	0x0800a603
 800a5d4:	0800a603 	.word	0x0800a603
 800a5d8:	0800a5fb 	.word	0x0800a5fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a5dc:	f7fc fdb4 	bl	8007148 <HAL_RCC_GetPCLK1Freq>
 800a5e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a5e2:	e014      	b.n	800a60e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a5e4:	f7fc fdc6 	bl	8007174 <HAL_RCC_GetPCLK2Freq>
 800a5e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a5ea:	e010      	b.n	800a60e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a5ec:	4b4e      	ldr	r3, [pc, #312]	@ (800a728 <UART_SetConfig+0x5c0>)
 800a5ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a5f0:	e00d      	b.n	800a60e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a5f2:	f7fc fd3b 	bl	800706c <HAL_RCC_GetSysClockFreq>
 800a5f6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a5f8:	e009      	b.n	800a60e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a5fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a5fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a600:	e005      	b.n	800a60e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800a602:	2300      	movs	r3, #0
 800a604:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a606:	2301      	movs	r3, #1
 800a608:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a60c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a60e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a610:	2b00      	cmp	r3, #0
 800a612:	f000 8090 	beq.w	800a736 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a616:	697b      	ldr	r3, [r7, #20]
 800a618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a61a:	4a44      	ldr	r2, [pc, #272]	@ (800a72c <UART_SetConfig+0x5c4>)
 800a61c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a620:	461a      	mov	r2, r3
 800a622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a624:	fbb3 f3f2 	udiv	r3, r3, r2
 800a628:	005a      	lsls	r2, r3, #1
 800a62a:	697b      	ldr	r3, [r7, #20]
 800a62c:	685b      	ldr	r3, [r3, #4]
 800a62e:	085b      	lsrs	r3, r3, #1
 800a630:	441a      	add	r2, r3
 800a632:	697b      	ldr	r3, [r7, #20]
 800a634:	685b      	ldr	r3, [r3, #4]
 800a636:	fbb2 f3f3 	udiv	r3, r2, r3
 800a63a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a63c:	6a3b      	ldr	r3, [r7, #32]
 800a63e:	2b0f      	cmp	r3, #15
 800a640:	d916      	bls.n	800a670 <UART_SetConfig+0x508>
 800a642:	6a3b      	ldr	r3, [r7, #32]
 800a644:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a648:	d212      	bcs.n	800a670 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a64a:	6a3b      	ldr	r3, [r7, #32]
 800a64c:	b29b      	uxth	r3, r3
 800a64e:	f023 030f 	bic.w	r3, r3, #15
 800a652:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a654:	6a3b      	ldr	r3, [r7, #32]
 800a656:	085b      	lsrs	r3, r3, #1
 800a658:	b29b      	uxth	r3, r3
 800a65a:	f003 0307 	and.w	r3, r3, #7
 800a65e:	b29a      	uxth	r2, r3
 800a660:	8bfb      	ldrh	r3, [r7, #30]
 800a662:	4313      	orrs	r3, r2
 800a664:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a666:	697b      	ldr	r3, [r7, #20]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	8bfa      	ldrh	r2, [r7, #30]
 800a66c:	60da      	str	r2, [r3, #12]
 800a66e:	e062      	b.n	800a736 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800a670:	2301      	movs	r3, #1
 800a672:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a676:	e05e      	b.n	800a736 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a678:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a67c:	2b08      	cmp	r3, #8
 800a67e:	d828      	bhi.n	800a6d2 <UART_SetConfig+0x56a>
 800a680:	a201      	add	r2, pc, #4	@ (adr r2, 800a688 <UART_SetConfig+0x520>)
 800a682:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a686:	bf00      	nop
 800a688:	0800a6ad 	.word	0x0800a6ad
 800a68c:	0800a6b5 	.word	0x0800a6b5
 800a690:	0800a6bd 	.word	0x0800a6bd
 800a694:	0800a6d3 	.word	0x0800a6d3
 800a698:	0800a6c3 	.word	0x0800a6c3
 800a69c:	0800a6d3 	.word	0x0800a6d3
 800a6a0:	0800a6d3 	.word	0x0800a6d3
 800a6a4:	0800a6d3 	.word	0x0800a6d3
 800a6a8:	0800a6cb 	.word	0x0800a6cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a6ac:	f7fc fd4c 	bl	8007148 <HAL_RCC_GetPCLK1Freq>
 800a6b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a6b2:	e014      	b.n	800a6de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a6b4:	f7fc fd5e 	bl	8007174 <HAL_RCC_GetPCLK2Freq>
 800a6b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a6ba:	e010      	b.n	800a6de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a6bc:	4b1a      	ldr	r3, [pc, #104]	@ (800a728 <UART_SetConfig+0x5c0>)
 800a6be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a6c0:	e00d      	b.n	800a6de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a6c2:	f7fc fcd3 	bl	800706c <HAL_RCC_GetSysClockFreq>
 800a6c6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a6c8:	e009      	b.n	800a6de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a6ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a6ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a6d0:	e005      	b.n	800a6de <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a6d6:	2301      	movs	r3, #1
 800a6d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a6dc:	bf00      	nop
    }

    if (pclk != 0U)
 800a6de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d028      	beq.n	800a736 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a6e4:	697b      	ldr	r3, [r7, #20]
 800a6e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6e8:	4a10      	ldr	r2, [pc, #64]	@ (800a72c <UART_SetConfig+0x5c4>)
 800a6ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a6ee:	461a      	mov	r2, r3
 800a6f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6f2:	fbb3 f2f2 	udiv	r2, r3, r2
 800a6f6:	697b      	ldr	r3, [r7, #20]
 800a6f8:	685b      	ldr	r3, [r3, #4]
 800a6fa:	085b      	lsrs	r3, r3, #1
 800a6fc:	441a      	add	r2, r3
 800a6fe:	697b      	ldr	r3, [r7, #20]
 800a700:	685b      	ldr	r3, [r3, #4]
 800a702:	fbb2 f3f3 	udiv	r3, r2, r3
 800a706:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a708:	6a3b      	ldr	r3, [r7, #32]
 800a70a:	2b0f      	cmp	r3, #15
 800a70c:	d910      	bls.n	800a730 <UART_SetConfig+0x5c8>
 800a70e:	6a3b      	ldr	r3, [r7, #32]
 800a710:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a714:	d20c      	bcs.n	800a730 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a716:	6a3b      	ldr	r3, [r7, #32]
 800a718:	b29a      	uxth	r2, r3
 800a71a:	697b      	ldr	r3, [r7, #20]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	60da      	str	r2, [r3, #12]
 800a720:	e009      	b.n	800a736 <UART_SetConfig+0x5ce>
 800a722:	bf00      	nop
 800a724:	40008000 	.word	0x40008000
 800a728:	00f42400 	.word	0x00f42400
 800a72c:	08013d30 	.word	0x08013d30
      }
      else
      {
        ret = HAL_ERROR;
 800a730:	2301      	movs	r3, #1
 800a732:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a736:	697b      	ldr	r3, [r7, #20]
 800a738:	2201      	movs	r2, #1
 800a73a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a73e:	697b      	ldr	r3, [r7, #20]
 800a740:	2201      	movs	r2, #1
 800a742:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a746:	697b      	ldr	r3, [r7, #20]
 800a748:	2200      	movs	r2, #0
 800a74a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a74c:	697b      	ldr	r3, [r7, #20]
 800a74e:	2200      	movs	r2, #0
 800a750:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a752:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800a756:	4618      	mov	r0, r3
 800a758:	3730      	adds	r7, #48	@ 0x30
 800a75a:	46bd      	mov	sp, r7
 800a75c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800a760 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a760:	b480      	push	{r7}
 800a762:	b083      	sub	sp, #12
 800a764:	af00      	add	r7, sp, #0
 800a766:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a76c:	f003 0308 	and.w	r3, r3, #8
 800a770:	2b00      	cmp	r3, #0
 800a772:	d00a      	beq.n	800a78a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	685b      	ldr	r3, [r3, #4]
 800a77a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	430a      	orrs	r2, r1
 800a788:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a78e:	f003 0301 	and.w	r3, r3, #1
 800a792:	2b00      	cmp	r3, #0
 800a794:	d00a      	beq.n	800a7ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	685b      	ldr	r3, [r3, #4]
 800a79c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	430a      	orrs	r2, r1
 800a7aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7b0:	f003 0302 	and.w	r3, r3, #2
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d00a      	beq.n	800a7ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	685b      	ldr	r3, [r3, #4]
 800a7be:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	430a      	orrs	r2, r1
 800a7cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7d2:	f003 0304 	and.w	r3, r3, #4
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d00a      	beq.n	800a7f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	685b      	ldr	r3, [r3, #4]
 800a7e0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	430a      	orrs	r2, r1
 800a7ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7f4:	f003 0310 	and.w	r3, r3, #16
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d00a      	beq.n	800a812 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	689b      	ldr	r3, [r3, #8]
 800a802:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	430a      	orrs	r2, r1
 800a810:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a816:	f003 0320 	and.w	r3, r3, #32
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d00a      	beq.n	800a834 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	689b      	ldr	r3, [r3, #8]
 800a824:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	430a      	orrs	r2, r1
 800a832:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a838:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d01a      	beq.n	800a876 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	685b      	ldr	r3, [r3, #4]
 800a846:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	430a      	orrs	r2, r1
 800a854:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a85a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a85e:	d10a      	bne.n	800a876 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	685b      	ldr	r3, [r3, #4]
 800a866:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	430a      	orrs	r2, r1
 800a874:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a87a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d00a      	beq.n	800a898 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	685b      	ldr	r3, [r3, #4]
 800a888:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	430a      	orrs	r2, r1
 800a896:	605a      	str	r2, [r3, #4]
  }
}
 800a898:	bf00      	nop
 800a89a:	370c      	adds	r7, #12
 800a89c:	46bd      	mov	sp, r7
 800a89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a2:	4770      	bx	lr

0800a8a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a8a4:	b580      	push	{r7, lr}
 800a8a6:	b098      	sub	sp, #96	@ 0x60
 800a8a8:	af02      	add	r7, sp, #8
 800a8aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a8b4:	f7f9 fc32 	bl	800411c <HAL_GetTick>
 800a8b8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	f003 0308 	and.w	r3, r3, #8
 800a8c4:	2b08      	cmp	r3, #8
 800a8c6:	d12f      	bne.n	800a928 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a8c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a8cc:	9300      	str	r3, [sp, #0]
 800a8ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a8d6:	6878      	ldr	r0, [r7, #4]
 800a8d8:	f000 f88e 	bl	800a9f8 <UART_WaitOnFlagUntilTimeout>
 800a8dc:	4603      	mov	r3, r0
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d022      	beq.n	800a928 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8ea:	e853 3f00 	ldrex	r3, [r3]
 800a8ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a8f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a8f6:	653b      	str	r3, [r7, #80]	@ 0x50
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	461a      	mov	r2, r3
 800a8fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a900:	647b      	str	r3, [r7, #68]	@ 0x44
 800a902:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a904:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a906:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a908:	e841 2300 	strex	r3, r2, [r1]
 800a90c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a90e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a910:	2b00      	cmp	r3, #0
 800a912:	d1e6      	bne.n	800a8e2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	2220      	movs	r2, #32
 800a918:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2200      	movs	r2, #0
 800a920:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a924:	2303      	movs	r3, #3
 800a926:	e063      	b.n	800a9f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	f003 0304 	and.w	r3, r3, #4
 800a932:	2b04      	cmp	r3, #4
 800a934:	d149      	bne.n	800a9ca <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a936:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a93a:	9300      	str	r3, [sp, #0]
 800a93c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a93e:	2200      	movs	r2, #0
 800a940:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a944:	6878      	ldr	r0, [r7, #4]
 800a946:	f000 f857 	bl	800a9f8 <UART_WaitOnFlagUntilTimeout>
 800a94a:	4603      	mov	r3, r0
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d03c      	beq.n	800a9ca <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a958:	e853 3f00 	ldrex	r3, [r3]
 800a95c:	623b      	str	r3, [r7, #32]
   return(result);
 800a95e:	6a3b      	ldr	r3, [r7, #32]
 800a960:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a964:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	461a      	mov	r2, r3
 800a96c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a96e:	633b      	str	r3, [r7, #48]	@ 0x30
 800a970:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a972:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a974:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a976:	e841 2300 	strex	r3, r2, [r1]
 800a97a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a97c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d1e6      	bne.n	800a950 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	3308      	adds	r3, #8
 800a988:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a98a:	693b      	ldr	r3, [r7, #16]
 800a98c:	e853 3f00 	ldrex	r3, [r3]
 800a990:	60fb      	str	r3, [r7, #12]
   return(result);
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	f023 0301 	bic.w	r3, r3, #1
 800a998:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	3308      	adds	r3, #8
 800a9a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a9a2:	61fa      	str	r2, [r7, #28]
 800a9a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9a6:	69b9      	ldr	r1, [r7, #24]
 800a9a8:	69fa      	ldr	r2, [r7, #28]
 800a9aa:	e841 2300 	strex	r3, r2, [r1]
 800a9ae:	617b      	str	r3, [r7, #20]
   return(result);
 800a9b0:	697b      	ldr	r3, [r7, #20]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d1e5      	bne.n	800a982 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	2220      	movs	r2, #32
 800a9ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a9c6:	2303      	movs	r3, #3
 800a9c8:	e012      	b.n	800a9f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	2220      	movs	r2, #32
 800a9ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	2220      	movs	r2, #32
 800a9d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	2200      	movs	r2, #0
 800a9de:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	2200      	movs	r2, #0
 800a9ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a9ee:	2300      	movs	r3, #0
}
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	3758      	adds	r7, #88	@ 0x58
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	bd80      	pop	{r7, pc}

0800a9f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a9f8:	b580      	push	{r7, lr}
 800a9fa:	b084      	sub	sp, #16
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	60f8      	str	r0, [r7, #12]
 800aa00:	60b9      	str	r1, [r7, #8]
 800aa02:	603b      	str	r3, [r7, #0]
 800aa04:	4613      	mov	r3, r2
 800aa06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aa08:	e04f      	b.n	800aaaa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aa0a:	69bb      	ldr	r3, [r7, #24]
 800aa0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa10:	d04b      	beq.n	800aaaa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aa12:	f7f9 fb83 	bl	800411c <HAL_GetTick>
 800aa16:	4602      	mov	r2, r0
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	1ad3      	subs	r3, r2, r3
 800aa1c:	69ba      	ldr	r2, [r7, #24]
 800aa1e:	429a      	cmp	r2, r3
 800aa20:	d302      	bcc.n	800aa28 <UART_WaitOnFlagUntilTimeout+0x30>
 800aa22:	69bb      	ldr	r3, [r7, #24]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d101      	bne.n	800aa2c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800aa28:	2303      	movs	r3, #3
 800aa2a:	e04e      	b.n	800aaca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	f003 0304 	and.w	r3, r3, #4
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d037      	beq.n	800aaaa <UART_WaitOnFlagUntilTimeout+0xb2>
 800aa3a:	68bb      	ldr	r3, [r7, #8]
 800aa3c:	2b80      	cmp	r3, #128	@ 0x80
 800aa3e:	d034      	beq.n	800aaaa <UART_WaitOnFlagUntilTimeout+0xb2>
 800aa40:	68bb      	ldr	r3, [r7, #8]
 800aa42:	2b40      	cmp	r3, #64	@ 0x40
 800aa44:	d031      	beq.n	800aaaa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	69db      	ldr	r3, [r3, #28]
 800aa4c:	f003 0308 	and.w	r3, r3, #8
 800aa50:	2b08      	cmp	r3, #8
 800aa52:	d110      	bne.n	800aa76 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	2208      	movs	r2, #8
 800aa5a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800aa5c:	68f8      	ldr	r0, [r7, #12]
 800aa5e:	f000 f95b 	bl	800ad18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	2208      	movs	r2, #8
 800aa66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800aa72:	2301      	movs	r3, #1
 800aa74:	e029      	b.n	800aaca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	69db      	ldr	r3, [r3, #28]
 800aa7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aa80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aa84:	d111      	bne.n	800aaaa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800aa8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800aa90:	68f8      	ldr	r0, [r7, #12]
 800aa92:	f000 f941 	bl	800ad18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	2220      	movs	r2, #32
 800aa9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800aaa6:	2303      	movs	r3, #3
 800aaa8:	e00f      	b.n	800aaca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	69da      	ldr	r2, [r3, #28]
 800aab0:	68bb      	ldr	r3, [r7, #8]
 800aab2:	4013      	ands	r3, r2
 800aab4:	68ba      	ldr	r2, [r7, #8]
 800aab6:	429a      	cmp	r2, r3
 800aab8:	bf0c      	ite	eq
 800aaba:	2301      	moveq	r3, #1
 800aabc:	2300      	movne	r3, #0
 800aabe:	b2db      	uxtb	r3, r3
 800aac0:	461a      	mov	r2, r3
 800aac2:	79fb      	ldrb	r3, [r7, #7]
 800aac4:	429a      	cmp	r2, r3
 800aac6:	d0a0      	beq.n	800aa0a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aac8:	2300      	movs	r3, #0
}
 800aaca:	4618      	mov	r0, r3
 800aacc:	3710      	adds	r7, #16
 800aace:	46bd      	mov	sp, r7
 800aad0:	bd80      	pop	{r7, pc}
	...

0800aad4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aad4:	b480      	push	{r7}
 800aad6:	b0a3      	sub	sp, #140	@ 0x8c
 800aad8:	af00      	add	r7, sp, #0
 800aada:	60f8      	str	r0, [r7, #12]
 800aadc:	60b9      	str	r1, [r7, #8]
 800aade:	4613      	mov	r3, r2
 800aae0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	68ba      	ldr	r2, [r7, #8]
 800aae6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	88fa      	ldrh	r2, [r7, #6]
 800aaec:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	88fa      	ldrh	r2, [r7, #6]
 800aaf4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	2200      	movs	r2, #0
 800aafc:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	689b      	ldr	r3, [r3, #8]
 800ab02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab06:	d10e      	bne.n	800ab26 <UART_Start_Receive_IT+0x52>
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	691b      	ldr	r3, [r3, #16]
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d105      	bne.n	800ab1c <UART_Start_Receive_IT+0x48>
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800ab16:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800ab1a:	e02d      	b.n	800ab78 <UART_Start_Receive_IT+0xa4>
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	22ff      	movs	r2, #255	@ 0xff
 800ab20:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800ab24:	e028      	b.n	800ab78 <UART_Start_Receive_IT+0xa4>
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	689b      	ldr	r3, [r3, #8]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d10d      	bne.n	800ab4a <UART_Start_Receive_IT+0x76>
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	691b      	ldr	r3, [r3, #16]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d104      	bne.n	800ab40 <UART_Start_Receive_IT+0x6c>
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	22ff      	movs	r2, #255	@ 0xff
 800ab3a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800ab3e:	e01b      	b.n	800ab78 <UART_Start_Receive_IT+0xa4>
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	227f      	movs	r2, #127	@ 0x7f
 800ab44:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800ab48:	e016      	b.n	800ab78 <UART_Start_Receive_IT+0xa4>
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	689b      	ldr	r3, [r3, #8]
 800ab4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ab52:	d10d      	bne.n	800ab70 <UART_Start_Receive_IT+0x9c>
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	691b      	ldr	r3, [r3, #16]
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d104      	bne.n	800ab66 <UART_Start_Receive_IT+0x92>
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	227f      	movs	r2, #127	@ 0x7f
 800ab60:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800ab64:	e008      	b.n	800ab78 <UART_Start_Receive_IT+0xa4>
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	223f      	movs	r2, #63	@ 0x3f
 800ab6a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800ab6e:	e003      	b.n	800ab78 <UART_Start_Receive_IT+0xa4>
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	2200      	movs	r2, #0
 800ab74:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	2222      	movs	r2, #34	@ 0x22
 800ab84:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	3308      	adds	r3, #8
 800ab8e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ab92:	e853 3f00 	ldrex	r3, [r3]
 800ab96:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800ab98:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ab9a:	f043 0301 	orr.w	r3, r3, #1
 800ab9e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	3308      	adds	r3, #8
 800aba8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800abac:	673a      	str	r2, [r7, #112]	@ 0x70
 800abae:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abb0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800abb2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800abb4:	e841 2300 	strex	r3, r2, [r1]
 800abb8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800abba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d1e3      	bne.n	800ab88 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800abc4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800abc8:	d14f      	bne.n	800ac6a <UART_Start_Receive_IT+0x196>
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800abd0:	88fa      	ldrh	r2, [r7, #6]
 800abd2:	429a      	cmp	r2, r3
 800abd4:	d349      	bcc.n	800ac6a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	689b      	ldr	r3, [r3, #8]
 800abda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800abde:	d107      	bne.n	800abf0 <UART_Start_Receive_IT+0x11c>
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	691b      	ldr	r3, [r3, #16]
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d103      	bne.n	800abf0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	4a47      	ldr	r2, [pc, #284]	@ (800ad08 <UART_Start_Receive_IT+0x234>)
 800abec:	675a      	str	r2, [r3, #116]	@ 0x74
 800abee:	e002      	b.n	800abf6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	4a46      	ldr	r2, [pc, #280]	@ (800ad0c <UART_Start_Receive_IT+0x238>)
 800abf4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	691b      	ldr	r3, [r3, #16]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d01a      	beq.n	800ac34 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ac06:	e853 3f00 	ldrex	r3, [r3]
 800ac0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ac0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ac12:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	461a      	mov	r2, r3
 800ac1c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ac20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ac22:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac24:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ac26:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ac28:	e841 2300 	strex	r3, r2, [r1]
 800ac2c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800ac2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d1e4      	bne.n	800abfe <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	3308      	adds	r3, #8
 800ac3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac3e:	e853 3f00 	ldrex	r3, [r3]
 800ac42:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ac44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ac4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	3308      	adds	r3, #8
 800ac52:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800ac54:	64ba      	str	r2, [r7, #72]	@ 0x48
 800ac56:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac58:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ac5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ac5c:	e841 2300 	strex	r3, r2, [r1]
 800ac60:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800ac62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d1e5      	bne.n	800ac34 <UART_Start_Receive_IT+0x160>
 800ac68:	e046      	b.n	800acf8 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	689b      	ldr	r3, [r3, #8]
 800ac6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ac72:	d107      	bne.n	800ac84 <UART_Start_Receive_IT+0x1b0>
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	691b      	ldr	r3, [r3, #16]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d103      	bne.n	800ac84 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	4a24      	ldr	r2, [pc, #144]	@ (800ad10 <UART_Start_Receive_IT+0x23c>)
 800ac80:	675a      	str	r2, [r3, #116]	@ 0x74
 800ac82:	e002      	b.n	800ac8a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	4a23      	ldr	r2, [pc, #140]	@ (800ad14 <UART_Start_Receive_IT+0x240>)
 800ac88:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	691b      	ldr	r3, [r3, #16]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d019      	beq.n	800acc6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac9a:	e853 3f00 	ldrex	r3, [r3]
 800ac9e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aca2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800aca6:	677b      	str	r3, [r7, #116]	@ 0x74
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	461a      	mov	r2, r3
 800acae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800acb0:	637b      	str	r3, [r7, #52]	@ 0x34
 800acb2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acb4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800acb6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800acb8:	e841 2300 	strex	r3, r2, [r1]
 800acbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800acbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d1e6      	bne.n	800ac92 <UART_Start_Receive_IT+0x1be>
 800acc4:	e018      	b.n	800acf8 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800accc:	697b      	ldr	r3, [r7, #20]
 800acce:	e853 3f00 	ldrex	r3, [r3]
 800acd2:	613b      	str	r3, [r7, #16]
   return(result);
 800acd4:	693b      	ldr	r3, [r7, #16]
 800acd6:	f043 0320 	orr.w	r3, r3, #32
 800acda:	67bb      	str	r3, [r7, #120]	@ 0x78
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	461a      	mov	r2, r3
 800ace2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ace4:	623b      	str	r3, [r7, #32]
 800ace6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ace8:	69f9      	ldr	r1, [r7, #28]
 800acea:	6a3a      	ldr	r2, [r7, #32]
 800acec:	e841 2300 	strex	r3, r2, [r1]
 800acf0:	61bb      	str	r3, [r7, #24]
   return(result);
 800acf2:	69bb      	ldr	r3, [r7, #24]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d1e6      	bne.n	800acc6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800acf8:	2300      	movs	r3, #0
}
 800acfa:	4618      	mov	r0, r3
 800acfc:	378c      	adds	r7, #140	@ 0x8c
 800acfe:	46bd      	mov	sp, r7
 800ad00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad04:	4770      	bx	lr
 800ad06:	bf00      	nop
 800ad08:	0800b535 	.word	0x0800b535
 800ad0c:	0800b1d1 	.word	0x0800b1d1
 800ad10:	0800b019 	.word	0x0800b019
 800ad14:	0800ae61 	.word	0x0800ae61

0800ad18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ad18:	b480      	push	{r7}
 800ad1a:	b095      	sub	sp, #84	@ 0x54
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad28:	e853 3f00 	ldrex	r3, [r3]
 800ad2c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ad2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ad34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	461a      	mov	r2, r3
 800ad3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad3e:	643b      	str	r3, [r7, #64]	@ 0x40
 800ad40:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad42:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ad44:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ad46:	e841 2300 	strex	r3, r2, [r1]
 800ad4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ad4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d1e6      	bne.n	800ad20 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	3308      	adds	r3, #8
 800ad58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad5a:	6a3b      	ldr	r3, [r7, #32]
 800ad5c:	e853 3f00 	ldrex	r3, [r3]
 800ad60:	61fb      	str	r3, [r7, #28]
   return(result);
 800ad62:	69fb      	ldr	r3, [r7, #28]
 800ad64:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ad68:	f023 0301 	bic.w	r3, r3, #1
 800ad6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	3308      	adds	r3, #8
 800ad74:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ad76:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ad78:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad7a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ad7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad7e:	e841 2300 	strex	r3, r2, [r1]
 800ad82:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ad84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d1e3      	bne.n	800ad52 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad8e:	2b01      	cmp	r3, #1
 800ad90:	d118      	bne.n	800adc4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	e853 3f00 	ldrex	r3, [r3]
 800ad9e:	60bb      	str	r3, [r7, #8]
   return(result);
 800ada0:	68bb      	ldr	r3, [r7, #8]
 800ada2:	f023 0310 	bic.w	r3, r3, #16
 800ada6:	647b      	str	r3, [r7, #68]	@ 0x44
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	461a      	mov	r2, r3
 800adae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800adb0:	61bb      	str	r3, [r7, #24]
 800adb2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adb4:	6979      	ldr	r1, [r7, #20]
 800adb6:	69ba      	ldr	r2, [r7, #24]
 800adb8:	e841 2300 	strex	r3, r2, [r1]
 800adbc:	613b      	str	r3, [r7, #16]
   return(result);
 800adbe:	693b      	ldr	r3, [r7, #16]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d1e6      	bne.n	800ad92 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	2220      	movs	r2, #32
 800adc8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	2200      	movs	r2, #0
 800add0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	2200      	movs	r2, #0
 800add6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800add8:	bf00      	nop
 800adda:	3754      	adds	r7, #84	@ 0x54
 800addc:	46bd      	mov	sp, r7
 800adde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade2:	4770      	bx	lr

0800ade4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ade4:	b580      	push	{r7, lr}
 800ade6:	b084      	sub	sp, #16
 800ade8:	af00      	add	r7, sp, #0
 800adea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adf0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	2200      	movs	r2, #0
 800adf6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800adfa:	68f8      	ldr	r0, [r7, #12]
 800adfc:	f7ff f99e 	bl	800a13c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ae00:	bf00      	nop
 800ae02:	3710      	adds	r7, #16
 800ae04:	46bd      	mov	sp, r7
 800ae06:	bd80      	pop	{r7, pc}

0800ae08 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ae08:	b580      	push	{r7, lr}
 800ae0a:	b088      	sub	sp, #32
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	e853 3f00 	ldrex	r3, [r3]
 800ae1c:	60bb      	str	r3, [r7, #8]
   return(result);
 800ae1e:	68bb      	ldr	r3, [r7, #8]
 800ae20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae24:	61fb      	str	r3, [r7, #28]
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	461a      	mov	r2, r3
 800ae2c:	69fb      	ldr	r3, [r7, #28]
 800ae2e:	61bb      	str	r3, [r7, #24]
 800ae30:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae32:	6979      	ldr	r1, [r7, #20]
 800ae34:	69ba      	ldr	r2, [r7, #24]
 800ae36:	e841 2300 	strex	r3, r2, [r1]
 800ae3a:	613b      	str	r3, [r7, #16]
   return(result);
 800ae3c:	693b      	ldr	r3, [r7, #16]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d1e6      	bne.n	800ae10 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	2220      	movs	r2, #32
 800ae46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	2200      	movs	r2, #0
 800ae4e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ae50:	6878      	ldr	r0, [r7, #4]
 800ae52:	f7ff f969 	bl	800a128 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ae56:	bf00      	nop
 800ae58:	3720      	adds	r7, #32
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}
	...

0800ae60 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ae60:	b580      	push	{r7, lr}
 800ae62:	b09c      	sub	sp, #112	@ 0x70
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ae6e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ae78:	2b22      	cmp	r3, #34	@ 0x22
 800ae7a:	f040 80be 	bne.w	800affa <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae84:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ae88:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800ae8c:	b2d9      	uxtb	r1, r3
 800ae8e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ae92:	b2da      	uxtb	r2, r3
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae98:	400a      	ands	r2, r1
 800ae9a:	b2d2      	uxtb	r2, r2
 800ae9c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aea2:	1c5a      	adds	r2, r3, #1
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aeae:	b29b      	uxth	r3, r3
 800aeb0:	3b01      	subs	r3, #1
 800aeb2:	b29a      	uxth	r2, r3
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aec0:	b29b      	uxth	r3, r3
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	f040 80a1 	bne.w	800b00a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aece:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aed0:	e853 3f00 	ldrex	r3, [r3]
 800aed4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800aed6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aed8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aedc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	461a      	mov	r2, r3
 800aee4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800aee6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800aee8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800aeec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800aeee:	e841 2300 	strex	r3, r2, [r1]
 800aef2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800aef4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d1e6      	bne.n	800aec8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	3308      	adds	r3, #8
 800af00:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af04:	e853 3f00 	ldrex	r3, [r3]
 800af08:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800af0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af0c:	f023 0301 	bic.w	r3, r3, #1
 800af10:	667b      	str	r3, [r7, #100]	@ 0x64
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	3308      	adds	r3, #8
 800af18:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800af1a:	647a      	str	r2, [r7, #68]	@ 0x44
 800af1c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af1e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800af20:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800af22:	e841 2300 	strex	r3, r2, [r1]
 800af26:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800af28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d1e5      	bne.n	800aefa <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	2220      	movs	r2, #32
 800af32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	2200      	movs	r2, #0
 800af3a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	2200      	movs	r2, #0
 800af40:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	4a33      	ldr	r2, [pc, #204]	@ (800b014 <UART_RxISR_8BIT+0x1b4>)
 800af48:	4293      	cmp	r3, r2
 800af4a:	d01f      	beq.n	800af8c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	685b      	ldr	r3, [r3, #4]
 800af52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800af56:	2b00      	cmp	r3, #0
 800af58:	d018      	beq.n	800af8c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af62:	e853 3f00 	ldrex	r3, [r3]
 800af66:	623b      	str	r3, [r7, #32]
   return(result);
 800af68:	6a3b      	ldr	r3, [r7, #32]
 800af6a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800af6e:	663b      	str	r3, [r7, #96]	@ 0x60
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	461a      	mov	r2, r3
 800af76:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800af78:	633b      	str	r3, [r7, #48]	@ 0x30
 800af7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af7c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800af7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af80:	e841 2300 	strex	r3, r2, [r1]
 800af84:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800af86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d1e6      	bne.n	800af5a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800af90:	2b01      	cmp	r3, #1
 800af92:	d12e      	bne.n	800aff2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	2200      	movs	r2, #0
 800af98:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afa0:	693b      	ldr	r3, [r7, #16]
 800afa2:	e853 3f00 	ldrex	r3, [r3]
 800afa6:	60fb      	str	r3, [r7, #12]
   return(result);
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	f023 0310 	bic.w	r3, r3, #16
 800afae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	461a      	mov	r2, r3
 800afb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800afb8:	61fb      	str	r3, [r7, #28]
 800afba:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afbc:	69b9      	ldr	r1, [r7, #24]
 800afbe:	69fa      	ldr	r2, [r7, #28]
 800afc0:	e841 2300 	strex	r3, r2, [r1]
 800afc4:	617b      	str	r3, [r7, #20]
   return(result);
 800afc6:	697b      	ldr	r3, [r7, #20]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d1e6      	bne.n	800af9a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	69db      	ldr	r3, [r3, #28]
 800afd2:	f003 0310 	and.w	r3, r3, #16
 800afd6:	2b10      	cmp	r3, #16
 800afd8:	d103      	bne.n	800afe2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	2210      	movs	r2, #16
 800afe0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800afe8:	4619      	mov	r1, r3
 800afea:	6878      	ldr	r0, [r7, #4]
 800afec:	f7ff f8b0 	bl	800a150 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800aff0:	e00b      	b.n	800b00a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800aff2:	6878      	ldr	r0, [r7, #4]
 800aff4:	f7f7 facc 	bl	8002590 <HAL_UART_RxCpltCallback>
}
 800aff8:	e007      	b.n	800b00a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	699a      	ldr	r2, [r3, #24]
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	f042 0208 	orr.w	r2, r2, #8
 800b008:	619a      	str	r2, [r3, #24]
}
 800b00a:	bf00      	nop
 800b00c:	3770      	adds	r7, #112	@ 0x70
 800b00e:	46bd      	mov	sp, r7
 800b010:	bd80      	pop	{r7, pc}
 800b012:	bf00      	nop
 800b014:	40008000 	.word	0x40008000

0800b018 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b018:	b580      	push	{r7, lr}
 800b01a:	b09c      	sub	sp, #112	@ 0x70
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b026:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b030:	2b22      	cmp	r3, #34	@ 0x22
 800b032:	f040 80be 	bne.w	800b1b2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b03c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b044:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800b046:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800b04a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b04e:	4013      	ands	r3, r2
 800b050:	b29a      	uxth	r2, r3
 800b052:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b054:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b05a:	1c9a      	adds	r2, r3, #2
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b066:	b29b      	uxth	r3, r3
 800b068:	3b01      	subs	r3, #1
 800b06a:	b29a      	uxth	r2, r3
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b078:	b29b      	uxth	r3, r3
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	f040 80a1 	bne.w	800b1c2 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b086:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b088:	e853 3f00 	ldrex	r3, [r3]
 800b08c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b08e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b090:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b094:	667b      	str	r3, [r7, #100]	@ 0x64
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	461a      	mov	r2, r3
 800b09c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b09e:	657b      	str	r3, [r7, #84]	@ 0x54
 800b0a0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0a2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b0a4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b0a6:	e841 2300 	strex	r3, r2, [r1]
 800b0aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b0ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d1e6      	bne.n	800b080 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	3308      	adds	r3, #8
 800b0b8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0bc:	e853 3f00 	ldrex	r3, [r3]
 800b0c0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b0c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0c4:	f023 0301 	bic.w	r3, r3, #1
 800b0c8:	663b      	str	r3, [r7, #96]	@ 0x60
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	3308      	adds	r3, #8
 800b0d0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b0d2:	643a      	str	r2, [r7, #64]	@ 0x40
 800b0d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0d6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b0d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b0da:	e841 2300 	strex	r3, r2, [r1]
 800b0de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b0e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d1e5      	bne.n	800b0b2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	2220      	movs	r2, #32
 800b0ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	2200      	movs	r2, #0
 800b0f2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	4a33      	ldr	r2, [pc, #204]	@ (800b1cc <UART_RxISR_16BIT+0x1b4>)
 800b100:	4293      	cmp	r3, r2
 800b102:	d01f      	beq.n	800b144 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	685b      	ldr	r3, [r3, #4]
 800b10a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d018      	beq.n	800b144 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b118:	6a3b      	ldr	r3, [r7, #32]
 800b11a:	e853 3f00 	ldrex	r3, [r3]
 800b11e:	61fb      	str	r3, [r7, #28]
   return(result);
 800b120:	69fb      	ldr	r3, [r7, #28]
 800b122:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b126:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	461a      	mov	r2, r3
 800b12e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b130:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b132:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b134:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b136:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b138:	e841 2300 	strex	r3, r2, [r1]
 800b13c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b13e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b140:	2b00      	cmp	r3, #0
 800b142:	d1e6      	bne.n	800b112 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b148:	2b01      	cmp	r3, #1
 800b14a:	d12e      	bne.n	800b1aa <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	2200      	movs	r2, #0
 800b150:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	e853 3f00 	ldrex	r3, [r3]
 800b15e:	60bb      	str	r3, [r7, #8]
   return(result);
 800b160:	68bb      	ldr	r3, [r7, #8]
 800b162:	f023 0310 	bic.w	r3, r3, #16
 800b166:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	461a      	mov	r2, r3
 800b16e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b170:	61bb      	str	r3, [r7, #24]
 800b172:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b174:	6979      	ldr	r1, [r7, #20]
 800b176:	69ba      	ldr	r2, [r7, #24]
 800b178:	e841 2300 	strex	r3, r2, [r1]
 800b17c:	613b      	str	r3, [r7, #16]
   return(result);
 800b17e:	693b      	ldr	r3, [r7, #16]
 800b180:	2b00      	cmp	r3, #0
 800b182:	d1e6      	bne.n	800b152 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	69db      	ldr	r3, [r3, #28]
 800b18a:	f003 0310 	and.w	r3, r3, #16
 800b18e:	2b10      	cmp	r3, #16
 800b190:	d103      	bne.n	800b19a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	2210      	movs	r2, #16
 800b198:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b1a0:	4619      	mov	r1, r3
 800b1a2:	6878      	ldr	r0, [r7, #4]
 800b1a4:	f7fe ffd4 	bl	800a150 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b1a8:	e00b      	b.n	800b1c2 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800b1aa:	6878      	ldr	r0, [r7, #4]
 800b1ac:	f7f7 f9f0 	bl	8002590 <HAL_UART_RxCpltCallback>
}
 800b1b0:	e007      	b.n	800b1c2 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	699a      	ldr	r2, [r3, #24]
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	f042 0208 	orr.w	r2, r2, #8
 800b1c0:	619a      	str	r2, [r3, #24]
}
 800b1c2:	bf00      	nop
 800b1c4:	3770      	adds	r7, #112	@ 0x70
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	bd80      	pop	{r7, pc}
 800b1ca:	bf00      	nop
 800b1cc:	40008000 	.word	0x40008000

0800b1d0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b1d0:	b580      	push	{r7, lr}
 800b1d2:	b0ac      	sub	sp, #176	@ 0xb0
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b1de:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	69db      	ldr	r3, [r3, #28]
 800b1e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	689b      	ldr	r3, [r3, #8]
 800b1fc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b206:	2b22      	cmp	r3, #34	@ 0x22
 800b208:	f040 8183 	bne.w	800b512 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b212:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b216:	e126      	b.n	800b466 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b21e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b222:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800b226:	b2d9      	uxtb	r1, r3
 800b228:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800b22c:	b2da      	uxtb	r2, r3
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b232:	400a      	ands	r2, r1
 800b234:	b2d2      	uxtb	r2, r2
 800b236:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b23c:	1c5a      	adds	r2, r3, #1
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b248:	b29b      	uxth	r3, r3
 800b24a:	3b01      	subs	r3, #1
 800b24c:	b29a      	uxth	r2, r3
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	69db      	ldr	r3, [r3, #28]
 800b25a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800b25e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b262:	f003 0307 	and.w	r3, r3, #7
 800b266:	2b00      	cmp	r3, #0
 800b268:	d053      	beq.n	800b312 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b26a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b26e:	f003 0301 	and.w	r3, r3, #1
 800b272:	2b00      	cmp	r3, #0
 800b274:	d011      	beq.n	800b29a <UART_RxISR_8BIT_FIFOEN+0xca>
 800b276:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b27a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d00b      	beq.n	800b29a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	2201      	movs	r2, #1
 800b288:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b290:	f043 0201 	orr.w	r2, r3, #1
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b29a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b29e:	f003 0302 	and.w	r3, r3, #2
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d011      	beq.n	800b2ca <UART_RxISR_8BIT_FIFOEN+0xfa>
 800b2a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b2aa:	f003 0301 	and.w	r3, r3, #1
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d00b      	beq.n	800b2ca <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	2202      	movs	r2, #2
 800b2b8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2c0:	f043 0204 	orr.w	r2, r3, #4
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b2ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b2ce:	f003 0304 	and.w	r3, r3, #4
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d011      	beq.n	800b2fa <UART_RxISR_8BIT_FIFOEN+0x12a>
 800b2d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b2da:	f003 0301 	and.w	r3, r3, #1
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d00b      	beq.n	800b2fa <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	2204      	movs	r2, #4
 800b2e8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2f0:	f043 0202 	orr.w	r2, r3, #2
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b300:	2b00      	cmp	r3, #0
 800b302:	d006      	beq.n	800b312 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b304:	6878      	ldr	r0, [r7, #4]
 800b306:	f7fe ff19 	bl	800a13c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	2200      	movs	r2, #0
 800b30e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b318:	b29b      	uxth	r3, r3
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	f040 80a3 	bne.w	800b466 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b326:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b328:	e853 3f00 	ldrex	r3, [r3]
 800b32c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800b32e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b330:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b334:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	461a      	mov	r2, r3
 800b33e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b342:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b344:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b346:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800b348:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b34a:	e841 2300 	strex	r3, r2, [r1]
 800b34e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800b350:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b352:	2b00      	cmp	r3, #0
 800b354:	d1e4      	bne.n	800b320 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	3308      	adds	r3, #8
 800b35c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b35e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b360:	e853 3f00 	ldrex	r3, [r3]
 800b364:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800b366:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b368:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b36c:	f023 0301 	bic.w	r3, r3, #1
 800b370:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	3308      	adds	r3, #8
 800b37a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b37e:	66ba      	str	r2, [r7, #104]	@ 0x68
 800b380:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b382:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800b384:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b386:	e841 2300 	strex	r3, r2, [r1]
 800b38a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800b38c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d1e1      	bne.n	800b356 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	2220      	movs	r2, #32
 800b396:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	2200      	movs	r2, #0
 800b39e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	4a60      	ldr	r2, [pc, #384]	@ (800b52c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800b3ac:	4293      	cmp	r3, r2
 800b3ae:	d021      	beq.n	800b3f4 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	685b      	ldr	r3, [r3, #4]
 800b3b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d01a      	beq.n	800b3f4 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b3c6:	e853 3f00 	ldrex	r3, [r3]
 800b3ca:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b3cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b3ce:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b3d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	461a      	mov	r2, r3
 800b3dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b3e0:	657b      	str	r3, [r7, #84]	@ 0x54
 800b3e2:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3e4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b3e6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b3e8:	e841 2300 	strex	r3, r2, [r1]
 800b3ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b3ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d1e4      	bne.n	800b3be <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b3f8:	2b01      	cmp	r3, #1
 800b3fa:	d130      	bne.n	800b45e <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	2200      	movs	r2, #0
 800b400:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b408:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b40a:	e853 3f00 	ldrex	r3, [r3]
 800b40e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b412:	f023 0310 	bic.w	r3, r3, #16
 800b416:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	461a      	mov	r2, r3
 800b420:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b424:	643b      	str	r3, [r7, #64]	@ 0x40
 800b426:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b428:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b42a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b42c:	e841 2300 	strex	r3, r2, [r1]
 800b430:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b434:	2b00      	cmp	r3, #0
 800b436:	d1e4      	bne.n	800b402 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	69db      	ldr	r3, [r3, #28]
 800b43e:	f003 0310 	and.w	r3, r3, #16
 800b442:	2b10      	cmp	r3, #16
 800b444:	d103      	bne.n	800b44e <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	2210      	movs	r2, #16
 800b44c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b454:	4619      	mov	r1, r3
 800b456:	6878      	ldr	r0, [r7, #4]
 800b458:	f7fe fe7a 	bl	800a150 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800b45c:	e00e      	b.n	800b47c <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800b45e:	6878      	ldr	r0, [r7, #4]
 800b460:	f7f7 f896 	bl	8002590 <HAL_UART_RxCpltCallback>
        break;
 800b464:	e00a      	b.n	800b47c <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b466:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d006      	beq.n	800b47c <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800b46e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b472:	f003 0320 	and.w	r3, r3, #32
 800b476:	2b00      	cmp	r3, #0
 800b478:	f47f aece 	bne.w	800b218 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b482:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b486:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d049      	beq.n	800b522 <UART_RxISR_8BIT_FIFOEN+0x352>
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b494:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800b498:	429a      	cmp	r2, r3
 800b49a:	d242      	bcs.n	800b522 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	3308      	adds	r3, #8
 800b4a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4a4:	6a3b      	ldr	r3, [r7, #32]
 800b4a6:	e853 3f00 	ldrex	r3, [r3]
 800b4aa:	61fb      	str	r3, [r7, #28]
   return(result);
 800b4ac:	69fb      	ldr	r3, [r7, #28]
 800b4ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b4b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	3308      	adds	r3, #8
 800b4bc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b4c0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b4c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b4c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b4c8:	e841 2300 	strex	r3, r2, [r1]
 800b4cc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b4ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d1e3      	bne.n	800b49c <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	4a16      	ldr	r2, [pc, #88]	@ (800b530 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800b4d8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	e853 3f00 	ldrex	r3, [r3]
 800b4e6:	60bb      	str	r3, [r7, #8]
   return(result);
 800b4e8:	68bb      	ldr	r3, [r7, #8]
 800b4ea:	f043 0320 	orr.w	r3, r3, #32
 800b4ee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	461a      	mov	r2, r3
 800b4f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b4fc:	61bb      	str	r3, [r7, #24]
 800b4fe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b500:	6979      	ldr	r1, [r7, #20]
 800b502:	69ba      	ldr	r2, [r7, #24]
 800b504:	e841 2300 	strex	r3, r2, [r1]
 800b508:	613b      	str	r3, [r7, #16]
   return(result);
 800b50a:	693b      	ldr	r3, [r7, #16]
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d1e4      	bne.n	800b4da <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b510:	e007      	b.n	800b522 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	699a      	ldr	r2, [r3, #24]
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	f042 0208 	orr.w	r2, r2, #8
 800b520:	619a      	str	r2, [r3, #24]
}
 800b522:	bf00      	nop
 800b524:	37b0      	adds	r7, #176	@ 0xb0
 800b526:	46bd      	mov	sp, r7
 800b528:	bd80      	pop	{r7, pc}
 800b52a:	bf00      	nop
 800b52c:	40008000 	.word	0x40008000
 800b530:	0800ae61 	.word	0x0800ae61

0800b534 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b534:	b580      	push	{r7, lr}
 800b536:	b0ae      	sub	sp, #184	@ 0xb8
 800b538:	af00      	add	r7, sp, #0
 800b53a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b542:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	69db      	ldr	r3, [r3, #28]
 800b54c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	689b      	ldr	r3, [r3, #8]
 800b560:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b56a:	2b22      	cmp	r3, #34	@ 0x22
 800b56c:	f040 8187 	bne.w	800b87e <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b576:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b57a:	e12a      	b.n	800b7d2 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b582:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b58a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800b58e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800b592:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800b596:	4013      	ands	r3, r2
 800b598:	b29a      	uxth	r2, r3
 800b59a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b59e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b5a4:	1c9a      	adds	r2, r3, #2
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b5b0:	b29b      	uxth	r3, r3
 800b5b2:	3b01      	subs	r3, #1
 800b5b4:	b29a      	uxth	r2, r3
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	69db      	ldr	r3, [r3, #28]
 800b5c2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800b5c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b5ca:	f003 0307 	and.w	r3, r3, #7
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d053      	beq.n	800b67a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b5d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b5d6:	f003 0301 	and.w	r3, r3, #1
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d011      	beq.n	800b602 <UART_RxISR_16BIT_FIFOEN+0xce>
 800b5de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d00b      	beq.n	800b602 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	2201      	movs	r2, #1
 800b5f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5f8:	f043 0201 	orr.w	r2, r3, #1
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b602:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b606:	f003 0302 	and.w	r3, r3, #2
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d011      	beq.n	800b632 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800b60e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b612:	f003 0301 	and.w	r3, r3, #1
 800b616:	2b00      	cmp	r3, #0
 800b618:	d00b      	beq.n	800b632 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	2202      	movs	r2, #2
 800b620:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b628:	f043 0204 	orr.w	r2, r3, #4
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b632:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b636:	f003 0304 	and.w	r3, r3, #4
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d011      	beq.n	800b662 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800b63e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b642:	f003 0301 	and.w	r3, r3, #1
 800b646:	2b00      	cmp	r3, #0
 800b648:	d00b      	beq.n	800b662 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	2204      	movs	r2, #4
 800b650:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b658:	f043 0202 	orr.w	r2, r3, #2
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d006      	beq.n	800b67a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b66c:	6878      	ldr	r0, [r7, #4]
 800b66e:	f7fe fd65 	bl	800a13c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	2200      	movs	r2, #0
 800b676:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b680:	b29b      	uxth	r3, r3
 800b682:	2b00      	cmp	r3, #0
 800b684:	f040 80a5 	bne.w	800b7d2 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b68e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b690:	e853 3f00 	ldrex	r3, [r3]
 800b694:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b696:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b698:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b69c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	461a      	mov	r2, r3
 800b6a6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b6aa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b6ae:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6b0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b6b2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b6b6:	e841 2300 	strex	r3, r2, [r1]
 800b6ba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b6bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d1e2      	bne.n	800b688 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	3308      	adds	r3, #8
 800b6c8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b6cc:	e853 3f00 	ldrex	r3, [r3]
 800b6d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b6d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b6d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b6d8:	f023 0301 	bic.w	r3, r3, #1
 800b6dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	3308      	adds	r3, #8
 800b6e6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800b6ea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b6ec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6ee:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b6f0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b6f2:	e841 2300 	strex	r3, r2, [r1]
 800b6f6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b6f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d1e1      	bne.n	800b6c2 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	2220      	movs	r2, #32
 800b702:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	2200      	movs	r2, #0
 800b70a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	2200      	movs	r2, #0
 800b710:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	4a60      	ldr	r2, [pc, #384]	@ (800b898 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800b718:	4293      	cmp	r3, r2
 800b71a:	d021      	beq.n	800b760 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	685b      	ldr	r3, [r3, #4]
 800b722:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b726:	2b00      	cmp	r3, #0
 800b728:	d01a      	beq.n	800b760 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b730:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b732:	e853 3f00 	ldrex	r3, [r3]
 800b736:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b738:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b73a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b73e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	461a      	mov	r2, r3
 800b748:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b74c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b74e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b750:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b752:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b754:	e841 2300 	strex	r3, r2, [r1]
 800b758:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b75a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d1e4      	bne.n	800b72a <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b764:	2b01      	cmp	r3, #1
 800b766:	d130      	bne.n	800b7ca <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	2200      	movs	r2, #0
 800b76c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b776:	e853 3f00 	ldrex	r3, [r3]
 800b77a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b77c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b77e:	f023 0310 	bic.w	r3, r3, #16
 800b782:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	461a      	mov	r2, r3
 800b78c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b790:	647b      	str	r3, [r7, #68]	@ 0x44
 800b792:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b794:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b796:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b798:	e841 2300 	strex	r3, r2, [r1]
 800b79c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b79e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d1e4      	bne.n	800b76e <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	69db      	ldr	r3, [r3, #28]
 800b7aa:	f003 0310 	and.w	r3, r3, #16
 800b7ae:	2b10      	cmp	r3, #16
 800b7b0:	d103      	bne.n	800b7ba <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	2210      	movs	r2, #16
 800b7b8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b7c0:	4619      	mov	r1, r3
 800b7c2:	6878      	ldr	r0, [r7, #4]
 800b7c4:	f7fe fcc4 	bl	800a150 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800b7c8:	e00e      	b.n	800b7e8 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800b7ca:	6878      	ldr	r0, [r7, #4]
 800b7cc:	f7f6 fee0 	bl	8002590 <HAL_UART_RxCpltCallback>
        break;
 800b7d0:	e00a      	b.n	800b7e8 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b7d2:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d006      	beq.n	800b7e8 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800b7da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b7de:	f003 0320 	and.w	r3, r3, #32
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	f47f aeca 	bne.w	800b57c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b7ee:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b7f2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d049      	beq.n	800b88e <UART_RxISR_16BIT_FIFOEN+0x35a>
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b800:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800b804:	429a      	cmp	r2, r3
 800b806:	d242      	bcs.n	800b88e <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	3308      	adds	r3, #8
 800b80e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b812:	e853 3f00 	ldrex	r3, [r3]
 800b816:	623b      	str	r3, [r7, #32]
   return(result);
 800b818:	6a3b      	ldr	r3, [r7, #32]
 800b81a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b81e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	3308      	adds	r3, #8
 800b828:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b82c:	633a      	str	r2, [r7, #48]	@ 0x30
 800b82e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b830:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b832:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b834:	e841 2300 	strex	r3, r2, [r1]
 800b838:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b83a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d1e3      	bne.n	800b808 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	4a16      	ldr	r2, [pc, #88]	@ (800b89c <UART_RxISR_16BIT_FIFOEN+0x368>)
 800b844:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b84c:	693b      	ldr	r3, [r7, #16]
 800b84e:	e853 3f00 	ldrex	r3, [r3]
 800b852:	60fb      	str	r3, [r7, #12]
   return(result);
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	f043 0320 	orr.w	r3, r3, #32
 800b85a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	461a      	mov	r2, r3
 800b864:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b868:	61fb      	str	r3, [r7, #28]
 800b86a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b86c:	69b9      	ldr	r1, [r7, #24]
 800b86e:	69fa      	ldr	r2, [r7, #28]
 800b870:	e841 2300 	strex	r3, r2, [r1]
 800b874:	617b      	str	r3, [r7, #20]
   return(result);
 800b876:	697b      	ldr	r3, [r7, #20]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d1e4      	bne.n	800b846 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b87c:	e007      	b.n	800b88e <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	699a      	ldr	r2, [r3, #24]
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	f042 0208 	orr.w	r2, r2, #8
 800b88c:	619a      	str	r2, [r3, #24]
}
 800b88e:	bf00      	nop
 800b890:	37b8      	adds	r7, #184	@ 0xb8
 800b892:	46bd      	mov	sp, r7
 800b894:	bd80      	pop	{r7, pc}
 800b896:	bf00      	nop
 800b898:	40008000 	.word	0x40008000
 800b89c:	0800b019 	.word	0x0800b019

0800b8a0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b8a0:	b480      	push	{r7}
 800b8a2:	b083      	sub	sp, #12
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b8a8:	bf00      	nop
 800b8aa:	370c      	adds	r7, #12
 800b8ac:	46bd      	mov	sp, r7
 800b8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b2:	4770      	bx	lr

0800b8b4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b8b4:	b480      	push	{r7}
 800b8b6:	b083      	sub	sp, #12
 800b8b8:	af00      	add	r7, sp, #0
 800b8ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b8bc:	bf00      	nop
 800b8be:	370c      	adds	r7, #12
 800b8c0:	46bd      	mov	sp, r7
 800b8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c6:	4770      	bx	lr

0800b8c8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b8c8:	b480      	push	{r7}
 800b8ca:	b083      	sub	sp, #12
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b8d0:	bf00      	nop
 800b8d2:	370c      	adds	r7, #12
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8da:	4770      	bx	lr

0800b8dc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b8dc:	b480      	push	{r7}
 800b8de:	b085      	sub	sp, #20
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b8ea:	2b01      	cmp	r3, #1
 800b8ec:	d101      	bne.n	800b8f2 <HAL_UARTEx_DisableFifoMode+0x16>
 800b8ee:	2302      	movs	r3, #2
 800b8f0:	e027      	b.n	800b942 <HAL_UARTEx_DisableFifoMode+0x66>
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	2201      	movs	r2, #1
 800b8f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	2224      	movs	r2, #36	@ 0x24
 800b8fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	681a      	ldr	r2, [r3, #0]
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	f022 0201 	bic.w	r2, r2, #1
 800b918:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b920:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	2200      	movs	r2, #0
 800b926:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	68fa      	ldr	r2, [r7, #12]
 800b92e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2220      	movs	r2, #32
 800b934:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2200      	movs	r2, #0
 800b93c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b940:	2300      	movs	r3, #0
}
 800b942:	4618      	mov	r0, r3
 800b944:	3714      	adds	r7, #20
 800b946:	46bd      	mov	sp, r7
 800b948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94c:	4770      	bx	lr

0800b94e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b94e:	b580      	push	{r7, lr}
 800b950:	b084      	sub	sp, #16
 800b952:	af00      	add	r7, sp, #0
 800b954:	6078      	str	r0, [r7, #4]
 800b956:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b95e:	2b01      	cmp	r3, #1
 800b960:	d101      	bne.n	800b966 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b962:	2302      	movs	r3, #2
 800b964:	e02d      	b.n	800b9c2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	2201      	movs	r2, #1
 800b96a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	2224      	movs	r2, #36	@ 0x24
 800b972:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	681a      	ldr	r2, [r3, #0]
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	f022 0201 	bic.w	r2, r2, #1
 800b98c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	689b      	ldr	r3, [r3, #8]
 800b994:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	683a      	ldr	r2, [r7, #0]
 800b99e:	430a      	orrs	r2, r1
 800b9a0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b9a2:	6878      	ldr	r0, [r7, #4]
 800b9a4:	f000 f850 	bl	800ba48 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	68fa      	ldr	r2, [r7, #12]
 800b9ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	2220      	movs	r2, #32
 800b9b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	2200      	movs	r2, #0
 800b9bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b9c0:	2300      	movs	r3, #0
}
 800b9c2:	4618      	mov	r0, r3
 800b9c4:	3710      	adds	r7, #16
 800b9c6:	46bd      	mov	sp, r7
 800b9c8:	bd80      	pop	{r7, pc}

0800b9ca <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b9ca:	b580      	push	{r7, lr}
 800b9cc:	b084      	sub	sp, #16
 800b9ce:	af00      	add	r7, sp, #0
 800b9d0:	6078      	str	r0, [r7, #4]
 800b9d2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b9da:	2b01      	cmp	r3, #1
 800b9dc:	d101      	bne.n	800b9e2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b9de:	2302      	movs	r3, #2
 800b9e0:	e02d      	b.n	800ba3e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	2201      	movs	r2, #1
 800b9e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	2224      	movs	r2, #36	@ 0x24
 800b9ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	681a      	ldr	r2, [r3, #0]
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	f022 0201 	bic.w	r2, r2, #1
 800ba08:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	689b      	ldr	r3, [r3, #8]
 800ba10:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	683a      	ldr	r2, [r7, #0]
 800ba1a:	430a      	orrs	r2, r1
 800ba1c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ba1e:	6878      	ldr	r0, [r7, #4]
 800ba20:	f000 f812 	bl	800ba48 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	68fa      	ldr	r2, [r7, #12]
 800ba2a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	2220      	movs	r2, #32
 800ba30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	2200      	movs	r2, #0
 800ba38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ba3c:	2300      	movs	r3, #0
}
 800ba3e:	4618      	mov	r0, r3
 800ba40:	3710      	adds	r7, #16
 800ba42:	46bd      	mov	sp, r7
 800ba44:	bd80      	pop	{r7, pc}
	...

0800ba48 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ba48:	b480      	push	{r7}
 800ba4a:	b085      	sub	sp, #20
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d108      	bne.n	800ba6a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	2201      	movs	r2, #1
 800ba5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	2201      	movs	r2, #1
 800ba64:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ba68:	e031      	b.n	800bace <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ba6a:	2308      	movs	r3, #8
 800ba6c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ba6e:	2308      	movs	r3, #8
 800ba70:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	689b      	ldr	r3, [r3, #8]
 800ba78:	0e5b      	lsrs	r3, r3, #25
 800ba7a:	b2db      	uxtb	r3, r3
 800ba7c:	f003 0307 	and.w	r3, r3, #7
 800ba80:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	689b      	ldr	r3, [r3, #8]
 800ba88:	0f5b      	lsrs	r3, r3, #29
 800ba8a:	b2db      	uxtb	r3, r3
 800ba8c:	f003 0307 	and.w	r3, r3, #7
 800ba90:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ba92:	7bbb      	ldrb	r3, [r7, #14]
 800ba94:	7b3a      	ldrb	r2, [r7, #12]
 800ba96:	4911      	ldr	r1, [pc, #68]	@ (800badc <UARTEx_SetNbDataToProcess+0x94>)
 800ba98:	5c8a      	ldrb	r2, [r1, r2]
 800ba9a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ba9e:	7b3a      	ldrb	r2, [r7, #12]
 800baa0:	490f      	ldr	r1, [pc, #60]	@ (800bae0 <UARTEx_SetNbDataToProcess+0x98>)
 800baa2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800baa4:	fb93 f3f2 	sdiv	r3, r3, r2
 800baa8:	b29a      	uxth	r2, r3
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bab0:	7bfb      	ldrb	r3, [r7, #15]
 800bab2:	7b7a      	ldrb	r2, [r7, #13]
 800bab4:	4909      	ldr	r1, [pc, #36]	@ (800badc <UARTEx_SetNbDataToProcess+0x94>)
 800bab6:	5c8a      	ldrb	r2, [r1, r2]
 800bab8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800babc:	7b7a      	ldrb	r2, [r7, #13]
 800babe:	4908      	ldr	r1, [pc, #32]	@ (800bae0 <UARTEx_SetNbDataToProcess+0x98>)
 800bac0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bac2:	fb93 f3f2 	sdiv	r3, r3, r2
 800bac6:	b29a      	uxth	r2, r3
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800bace:	bf00      	nop
 800bad0:	3714      	adds	r7, #20
 800bad2:	46bd      	mov	sp, r7
 800bad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bad8:	4770      	bx	lr
 800bada:	bf00      	nop
 800badc:	08013d48 	.word	0x08013d48
 800bae0:	08013d50 	.word	0x08013d50

0800bae4 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800bae4:	b580      	push	{r7, lr}
 800bae6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800bae8:	4907      	ldr	r1, [pc, #28]	@ (800bb08 <MX_FATFS_Init+0x24>)
 800baea:	4808      	ldr	r0, [pc, #32]	@ (800bb0c <MX_FATFS_Init+0x28>)
 800baec:	f003 f98a 	bl	800ee04 <FATFS_LinkDriver>
 800baf0:	4603      	mov	r3, r0
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d002      	beq.n	800bafc <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800baf6:	f04f 33ff 	mov.w	r3, #4294967295
 800bafa:	e003      	b.n	800bb04 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800bafc:	4b04      	ldr	r3, [pc, #16]	@ (800bb10 <MX_FATFS_Init+0x2c>)
 800bafe:	2201      	movs	r2, #1
 800bb00:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800bb02:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800bb04:	4618      	mov	r0, r3
 800bb06:	bd80      	pop	{r7, pc}
 800bb08:	20006a9c 	.word	0x20006a9c
 800bb0c:	20000010 	.word	0x20000010
 800bb10:	20006aa0 	.word	0x20006aa0

0800bb14 <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800bb14:	b480      	push	{r7}
 800bb16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800bb18:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800bb1a:	4618      	mov	r0, r3
 800bb1c:	46bd      	mov	sp, r7
 800bb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb22:	4770      	bx	lr

0800bb24 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800bb24:	b580      	push	{r7, lr}
 800bb26:	b082      	sub	sp, #8
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	4603      	mov	r3, r0
 800bb2c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 800bb2e:	79fb      	ldrb	r3, [r7, #7]
 800bb30:	4618      	mov	r0, r3
 800bb32:	f000 f9dd 	bl	800bef0 <USER_SPI_initialize>
 800bb36:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800bb38:	4618      	mov	r0, r3
 800bb3a:	3708      	adds	r7, #8
 800bb3c:	46bd      	mov	sp, r7
 800bb3e:	bd80      	pop	{r7, pc}

0800bb40 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	b082      	sub	sp, #8
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	4603      	mov	r3, r0
 800bb48:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 800bb4a:	79fb      	ldrb	r3, [r7, #7]
 800bb4c:	4618      	mov	r0, r3
 800bb4e:	f000 fab9 	bl	800c0c4 <USER_SPI_status>
 800bb52:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800bb54:	4618      	mov	r0, r3
 800bb56:	3708      	adds	r7, #8
 800bb58:	46bd      	mov	sp, r7
 800bb5a:	bd80      	pop	{r7, pc}

0800bb5c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800bb5c:	b580      	push	{r7, lr}
 800bb5e:	b084      	sub	sp, #16
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	60b9      	str	r1, [r7, #8]
 800bb64:	607a      	str	r2, [r7, #4]
 800bb66:	603b      	str	r3, [r7, #0]
 800bb68:	4603      	mov	r3, r0
 800bb6a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count);
 800bb6c:	7bf8      	ldrb	r0, [r7, #15]
 800bb6e:	683b      	ldr	r3, [r7, #0]
 800bb70:	687a      	ldr	r2, [r7, #4]
 800bb72:	68b9      	ldr	r1, [r7, #8]
 800bb74:	f000 fabc 	bl	800c0f0 <USER_SPI_read>
 800bb78:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800bb7a:	4618      	mov	r0, r3
 800bb7c:	3710      	adds	r7, #16
 800bb7e:	46bd      	mov	sp, r7
 800bb80:	bd80      	pop	{r7, pc}

0800bb82 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800bb82:	b580      	push	{r7, lr}
 800bb84:	b084      	sub	sp, #16
 800bb86:	af00      	add	r7, sp, #0
 800bb88:	60b9      	str	r1, [r7, #8]
 800bb8a:	607a      	str	r2, [r7, #4]
 800bb8c:	603b      	str	r3, [r7, #0]
 800bb8e:	4603      	mov	r3, r0
 800bb90:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count);
 800bb92:	7bf8      	ldrb	r0, [r7, #15]
 800bb94:	683b      	ldr	r3, [r7, #0]
 800bb96:	687a      	ldr	r2, [r7, #4]
 800bb98:	68b9      	ldr	r1, [r7, #8]
 800bb9a:	f000 fb0f 	bl	800c1bc <USER_SPI_write>
 800bb9e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800bba0:	4618      	mov	r0, r3
 800bba2:	3710      	adds	r7, #16
 800bba4:	46bd      	mov	sp, r7
 800bba6:	bd80      	pop	{r7, pc}

0800bba8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b082      	sub	sp, #8
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	4603      	mov	r3, r0
 800bbb0:	603a      	str	r2, [r7, #0]
 800bbb2:	71fb      	strb	r3, [r7, #7]
 800bbb4:	460b      	mov	r3, r1
 800bbb6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 800bbb8:	79b9      	ldrb	r1, [r7, #6]
 800bbba:	79fb      	ldrb	r3, [r7, #7]
 800bbbc:	683a      	ldr	r2, [r7, #0]
 800bbbe:	4618      	mov	r0, r3
 800bbc0:	f000 fb78 	bl	800c2b4 <USER_SPI_ioctl>
 800bbc4:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800bbc6:	4618      	mov	r0, r3
 800bbc8:	3708      	adds	r7, #8
 800bbca:	46bd      	mov	sp, r7
 800bbcc:	bd80      	pop	{r7, pc}
	...

0800bbd0 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800bbd0:	b580      	push	{r7, lr}
 800bbd2:	b082      	sub	sp, #8
 800bbd4:	af00      	add	r7, sp, #0
 800bbd6:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 800bbd8:	f7f8 faa0 	bl	800411c <HAL_GetTick>
 800bbdc:	4603      	mov	r3, r0
 800bbde:	4a04      	ldr	r2, [pc, #16]	@ (800bbf0 <SPI_Timer_On+0x20>)
 800bbe0:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800bbe2:	4a04      	ldr	r2, [pc, #16]	@ (800bbf4 <SPI_Timer_On+0x24>)
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	6013      	str	r3, [r2, #0]
}
 800bbe8:	bf00      	nop
 800bbea:	3708      	adds	r7, #8
 800bbec:	46bd      	mov	sp, r7
 800bbee:	bd80      	pop	{r7, pc}
 800bbf0:	20006aa4 	.word	0x20006aa4
 800bbf4:	20006aa8 	.word	0x20006aa8

0800bbf8 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 800bbf8:	b580      	push	{r7, lr}
 800bbfa:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800bbfc:	f7f8 fa8e 	bl	800411c <HAL_GetTick>
 800bc00:	4602      	mov	r2, r0
 800bc02:	4b06      	ldr	r3, [pc, #24]	@ (800bc1c <SPI_Timer_Status+0x24>)
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	1ad2      	subs	r2, r2, r3
 800bc08:	4b05      	ldr	r3, [pc, #20]	@ (800bc20 <SPI_Timer_Status+0x28>)
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	429a      	cmp	r2, r3
 800bc0e:	bf34      	ite	cc
 800bc10:	2301      	movcc	r3, #1
 800bc12:	2300      	movcs	r3, #0
 800bc14:	b2db      	uxtb	r3, r3
}
 800bc16:	4618      	mov	r0, r3
 800bc18:	bd80      	pop	{r7, pc}
 800bc1a:	bf00      	nop
 800bc1c:	20006aa4 	.word	0x20006aa4
 800bc20:	20006aa8 	.word	0x20006aa8

0800bc24 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800bc24:	b580      	push	{r7, lr}
 800bc26:	b086      	sub	sp, #24
 800bc28:	af02      	add	r7, sp, #8
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&hspi2, &dat, &rxDat, 1, 50);
 800bc2e:	f107 020f 	add.w	r2, r7, #15
 800bc32:	1df9      	adds	r1, r7, #7
 800bc34:	2332      	movs	r3, #50	@ 0x32
 800bc36:	9300      	str	r3, [sp, #0]
 800bc38:	2301      	movs	r3, #1
 800bc3a:	4804      	ldr	r0, [pc, #16]	@ (800bc4c <xchg_spi+0x28>)
 800bc3c:	f7fb fdef 	bl	800781e <HAL_SPI_TransmitReceive>
    return rxDat;
 800bc40:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc42:	4618      	mov	r0, r3
 800bc44:	3710      	adds	r7, #16
 800bc46:	46bd      	mov	sp, r7
 800bc48:	bd80      	pop	{r7, pc}
 800bc4a:	bf00      	nop
 800bc4c:	200067c0 	.word	0x200067c0

0800bc50 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800bc50:	b590      	push	{r4, r7, lr}
 800bc52:	b085      	sub	sp, #20
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	6078      	str	r0, [r7, #4]
 800bc58:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	60fb      	str	r3, [r7, #12]
 800bc5e:	e00a      	b.n	800bc76 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800bc60:	687a      	ldr	r2, [r7, #4]
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	18d4      	adds	r4, r2, r3
 800bc66:	20ff      	movs	r0, #255	@ 0xff
 800bc68:	f7ff ffdc 	bl	800bc24 <xchg_spi>
 800bc6c:	4603      	mov	r3, r0
 800bc6e:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	3301      	adds	r3, #1
 800bc74:	60fb      	str	r3, [r7, #12]
 800bc76:	68fa      	ldr	r2, [r7, #12]
 800bc78:	683b      	ldr	r3, [r7, #0]
 800bc7a:	429a      	cmp	r2, r3
 800bc7c:	d3f0      	bcc.n	800bc60 <rcvr_spi_multi+0x10>
	}
}
 800bc7e:	bf00      	nop
 800bc80:	bf00      	nop
 800bc82:	3714      	adds	r7, #20
 800bc84:	46bd      	mov	sp, r7
 800bc86:	bd90      	pop	{r4, r7, pc}

0800bc88 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 800bc88:	b580      	push	{r7, lr}
 800bc8a:	b084      	sub	sp, #16
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	6078      	str	r0, [r7, #4]
 800bc90:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 800bc92:	2300      	movs	r3, #0
 800bc94:	60fb      	str	r3, [r7, #12]
 800bc96:	e009      	b.n	800bcac <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 800bc98:	687a      	ldr	r2, [r7, #4]
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	4413      	add	r3, r2
 800bc9e:	781b      	ldrb	r3, [r3, #0]
 800bca0:	4618      	mov	r0, r3
 800bca2:	f7ff ffbf 	bl	800bc24 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	3301      	adds	r3, #1
 800bcaa:	60fb      	str	r3, [r7, #12]
 800bcac:	68fa      	ldr	r2, [r7, #12]
 800bcae:	683b      	ldr	r3, [r7, #0]
 800bcb0:	429a      	cmp	r2, r3
 800bcb2:	d3f1      	bcc.n	800bc98 <xmit_spi_multi+0x10>
	}
}
 800bcb4:	bf00      	nop
 800bcb6:	bf00      	nop
 800bcb8:	3710      	adds	r7, #16
 800bcba:	46bd      	mov	sp, r7
 800bcbc:	bd80      	pop	{r7, pc}

0800bcbe <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800bcbe:	b580      	push	{r7, lr}
 800bcc0:	b086      	sub	sp, #24
 800bcc2:	af00      	add	r7, sp, #0
 800bcc4:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800bcc6:	f7f8 fa29 	bl	800411c <HAL_GetTick>
 800bcca:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800bcd0:	20ff      	movs	r0, #255	@ 0xff
 800bcd2:	f7ff ffa7 	bl	800bc24 <xchg_spi>
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800bcda:	7bfb      	ldrb	r3, [r7, #15]
 800bcdc:	2bff      	cmp	r3, #255	@ 0xff
 800bcde:	d007      	beq.n	800bcf0 <wait_ready+0x32>
 800bce0:	f7f8 fa1c 	bl	800411c <HAL_GetTick>
 800bce4:	4602      	mov	r2, r0
 800bce6:	697b      	ldr	r3, [r7, #20]
 800bce8:	1ad3      	subs	r3, r2, r3
 800bcea:	693a      	ldr	r2, [r7, #16]
 800bcec:	429a      	cmp	r2, r3
 800bcee:	d8ef      	bhi.n	800bcd0 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800bcf0:	7bfb      	ldrb	r3, [r7, #15]
 800bcf2:	2bff      	cmp	r3, #255	@ 0xff
 800bcf4:	bf0c      	ite	eq
 800bcf6:	2301      	moveq	r3, #1
 800bcf8:	2300      	movne	r3, #0
 800bcfa:	b2db      	uxtb	r3, r3
}
 800bcfc:	4618      	mov	r0, r3
 800bcfe:	3718      	adds	r7, #24
 800bd00:	46bd      	mov	sp, r7
 800bd02:	bd80      	pop	{r7, pc}

0800bd04 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 800bd04:	b580      	push	{r7, lr}
 800bd06:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800bd08:	2201      	movs	r2, #1
 800bd0a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800bd0e:	4804      	ldr	r0, [pc, #16]	@ (800bd20 <despiselect+0x1c>)
 800bd10:	f7fa fb50 	bl	80063b4 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 800bd14:	20ff      	movs	r0, #255	@ 0xff
 800bd16:	f7ff ff85 	bl	800bc24 <xchg_spi>

}
 800bd1a:	bf00      	nop
 800bd1c:	bd80      	pop	{r7, pc}
 800bd1e:	bf00      	nop
 800bd20:	48000400 	.word	0x48000400

0800bd24 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 800bd24:	b580      	push	{r7, lr}
 800bd26:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 800bd28:	2200      	movs	r2, #0
 800bd2a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800bd2e:	480a      	ldr	r0, [pc, #40]	@ (800bd58 <spiselect+0x34>)
 800bd30:	f7fa fb40 	bl	80063b4 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800bd34:	20ff      	movs	r0, #255	@ 0xff
 800bd36:	f7ff ff75 	bl	800bc24 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800bd3a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800bd3e:	f7ff ffbe 	bl	800bcbe <wait_ready>
 800bd42:	4603      	mov	r3, r0
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d001      	beq.n	800bd4c <spiselect+0x28>
 800bd48:	2301      	movs	r3, #1
 800bd4a:	e002      	b.n	800bd52 <spiselect+0x2e>

	despiselect();
 800bd4c:	f7ff ffda 	bl	800bd04 <despiselect>
	return 0;	/* Timeout */
 800bd50:	2300      	movs	r3, #0
}
 800bd52:	4618      	mov	r0, r3
 800bd54:	bd80      	pop	{r7, pc}
 800bd56:	bf00      	nop
 800bd58:	48000400 	.word	0x48000400

0800bd5c <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 800bd5c:	b580      	push	{r7, lr}
 800bd5e:	b084      	sub	sp, #16
 800bd60:	af00      	add	r7, sp, #0
 800bd62:	6078      	str	r0, [r7, #4]
 800bd64:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800bd66:	20c8      	movs	r0, #200	@ 0xc8
 800bd68:	f7ff ff32 	bl	800bbd0 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 800bd6c:	20ff      	movs	r0, #255	@ 0xff
 800bd6e:	f7ff ff59 	bl	800bc24 <xchg_spi>
 800bd72:	4603      	mov	r3, r0
 800bd74:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800bd76:	7bfb      	ldrb	r3, [r7, #15]
 800bd78:	2bff      	cmp	r3, #255	@ 0xff
 800bd7a:	d104      	bne.n	800bd86 <rcvr_datablock+0x2a>
 800bd7c:	f7ff ff3c 	bl	800bbf8 <SPI_Timer_Status>
 800bd80:	4603      	mov	r3, r0
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d1f2      	bne.n	800bd6c <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800bd86:	7bfb      	ldrb	r3, [r7, #15]
 800bd88:	2bfe      	cmp	r3, #254	@ 0xfe
 800bd8a:	d001      	beq.n	800bd90 <rcvr_datablock+0x34>
 800bd8c:	2300      	movs	r3, #0
 800bd8e:	e00a      	b.n	800bda6 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800bd90:	6839      	ldr	r1, [r7, #0]
 800bd92:	6878      	ldr	r0, [r7, #4]
 800bd94:	f7ff ff5c 	bl	800bc50 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800bd98:	20ff      	movs	r0, #255	@ 0xff
 800bd9a:	f7ff ff43 	bl	800bc24 <xchg_spi>
 800bd9e:	20ff      	movs	r0, #255	@ 0xff
 800bda0:	f7ff ff40 	bl	800bc24 <xchg_spi>

	return 1;						/* Function succeeded */
 800bda4:	2301      	movs	r3, #1
}
 800bda6:	4618      	mov	r0, r3
 800bda8:	3710      	adds	r7, #16
 800bdaa:	46bd      	mov	sp, r7
 800bdac:	bd80      	pop	{r7, pc}

0800bdae <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800bdae:	b580      	push	{r7, lr}
 800bdb0:	b084      	sub	sp, #16
 800bdb2:	af00      	add	r7, sp, #0
 800bdb4:	6078      	str	r0, [r7, #4]
 800bdb6:	460b      	mov	r3, r1
 800bdb8:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800bdba:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800bdbe:	f7ff ff7e 	bl	800bcbe <wait_ready>
 800bdc2:	4603      	mov	r3, r0
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d101      	bne.n	800bdcc <xmit_datablock+0x1e>
 800bdc8:	2300      	movs	r3, #0
 800bdca:	e01e      	b.n	800be0a <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 800bdcc:	78fb      	ldrb	r3, [r7, #3]
 800bdce:	4618      	mov	r0, r3
 800bdd0:	f7ff ff28 	bl	800bc24 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800bdd4:	78fb      	ldrb	r3, [r7, #3]
 800bdd6:	2bfd      	cmp	r3, #253	@ 0xfd
 800bdd8:	d016      	beq.n	800be08 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800bdda:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800bdde:	6878      	ldr	r0, [r7, #4]
 800bde0:	f7ff ff52 	bl	800bc88 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 800bde4:	20ff      	movs	r0, #255	@ 0xff
 800bde6:	f7ff ff1d 	bl	800bc24 <xchg_spi>
 800bdea:	20ff      	movs	r0, #255	@ 0xff
 800bdec:	f7ff ff1a 	bl	800bc24 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800bdf0:	20ff      	movs	r0, #255	@ 0xff
 800bdf2:	f7ff ff17 	bl	800bc24 <xchg_spi>
 800bdf6:	4603      	mov	r3, r0
 800bdf8:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800bdfa:	7bfb      	ldrb	r3, [r7, #15]
 800bdfc:	f003 031f 	and.w	r3, r3, #31
 800be00:	2b05      	cmp	r3, #5
 800be02:	d001      	beq.n	800be08 <xmit_datablock+0x5a>
 800be04:	2300      	movs	r3, #0
 800be06:	e000      	b.n	800be0a <xmit_datablock+0x5c>
	}
	return 1;
 800be08:	2301      	movs	r3, #1
}
 800be0a:	4618      	mov	r0, r3
 800be0c:	3710      	adds	r7, #16
 800be0e:	46bd      	mov	sp, r7
 800be10:	bd80      	pop	{r7, pc}

0800be12 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800be12:	b580      	push	{r7, lr}
 800be14:	b084      	sub	sp, #16
 800be16:	af00      	add	r7, sp, #0
 800be18:	4603      	mov	r3, r0
 800be1a:	6039      	str	r1, [r7, #0]
 800be1c:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800be1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800be22:	2b00      	cmp	r3, #0
 800be24:	da0e      	bge.n	800be44 <send_cmd+0x32>
		cmd &= 0x7F;
 800be26:	79fb      	ldrb	r3, [r7, #7]
 800be28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800be2c:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800be2e:	2100      	movs	r1, #0
 800be30:	2037      	movs	r0, #55	@ 0x37
 800be32:	f7ff ffee 	bl	800be12 <send_cmd>
 800be36:	4603      	mov	r3, r0
 800be38:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800be3a:	7bbb      	ldrb	r3, [r7, #14]
 800be3c:	2b01      	cmp	r3, #1
 800be3e:	d901      	bls.n	800be44 <send_cmd+0x32>
 800be40:	7bbb      	ldrb	r3, [r7, #14]
 800be42:	e051      	b.n	800bee8 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800be44:	79fb      	ldrb	r3, [r7, #7]
 800be46:	2b0c      	cmp	r3, #12
 800be48:	d008      	beq.n	800be5c <send_cmd+0x4a>
		despiselect();
 800be4a:	f7ff ff5b 	bl	800bd04 <despiselect>
		if (!spiselect()) return 0xFF;
 800be4e:	f7ff ff69 	bl	800bd24 <spiselect>
 800be52:	4603      	mov	r3, r0
 800be54:	2b00      	cmp	r3, #0
 800be56:	d101      	bne.n	800be5c <send_cmd+0x4a>
 800be58:	23ff      	movs	r3, #255	@ 0xff
 800be5a:	e045      	b.n	800bee8 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800be5c:	79fb      	ldrb	r3, [r7, #7]
 800be5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be62:	b2db      	uxtb	r3, r3
 800be64:	4618      	mov	r0, r3
 800be66:	f7ff fedd 	bl	800bc24 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800be6a:	683b      	ldr	r3, [r7, #0]
 800be6c:	0e1b      	lsrs	r3, r3, #24
 800be6e:	b2db      	uxtb	r3, r3
 800be70:	4618      	mov	r0, r3
 800be72:	f7ff fed7 	bl	800bc24 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800be76:	683b      	ldr	r3, [r7, #0]
 800be78:	0c1b      	lsrs	r3, r3, #16
 800be7a:	b2db      	uxtb	r3, r3
 800be7c:	4618      	mov	r0, r3
 800be7e:	f7ff fed1 	bl	800bc24 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800be82:	683b      	ldr	r3, [r7, #0]
 800be84:	0a1b      	lsrs	r3, r3, #8
 800be86:	b2db      	uxtb	r3, r3
 800be88:	4618      	mov	r0, r3
 800be8a:	f7ff fecb 	bl	800bc24 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800be8e:	683b      	ldr	r3, [r7, #0]
 800be90:	b2db      	uxtb	r3, r3
 800be92:	4618      	mov	r0, r3
 800be94:	f7ff fec6 	bl	800bc24 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800be98:	2301      	movs	r3, #1
 800be9a:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800be9c:	79fb      	ldrb	r3, [r7, #7]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d101      	bne.n	800bea6 <send_cmd+0x94>
 800bea2:	2395      	movs	r3, #149	@ 0x95
 800bea4:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800bea6:	79fb      	ldrb	r3, [r7, #7]
 800bea8:	2b08      	cmp	r3, #8
 800beaa:	d101      	bne.n	800beb0 <send_cmd+0x9e>
 800beac:	2387      	movs	r3, #135	@ 0x87
 800beae:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800beb0:	7bfb      	ldrb	r3, [r7, #15]
 800beb2:	4618      	mov	r0, r3
 800beb4:	f7ff feb6 	bl	800bc24 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800beb8:	79fb      	ldrb	r3, [r7, #7]
 800beba:	2b0c      	cmp	r3, #12
 800bebc:	d102      	bne.n	800bec4 <send_cmd+0xb2>
 800bebe:	20ff      	movs	r0, #255	@ 0xff
 800bec0:	f7ff feb0 	bl	800bc24 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800bec4:	230a      	movs	r3, #10
 800bec6:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800bec8:	20ff      	movs	r0, #255	@ 0xff
 800beca:	f7ff feab 	bl	800bc24 <xchg_spi>
 800bece:	4603      	mov	r3, r0
 800bed0:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800bed2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	da05      	bge.n	800bee6 <send_cmd+0xd4>
 800beda:	7bfb      	ldrb	r3, [r7, #15]
 800bedc:	3b01      	subs	r3, #1
 800bede:	73fb      	strb	r3, [r7, #15]
 800bee0:	7bfb      	ldrb	r3, [r7, #15]
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d1f0      	bne.n	800bec8 <send_cmd+0xb6>

	return res;							/* Return received response */
 800bee6:	7bbb      	ldrb	r3, [r7, #14]
}
 800bee8:	4618      	mov	r0, r3
 800beea:	3710      	adds	r7, #16
 800beec:	46bd      	mov	sp, r7
 800beee:	bd80      	pop	{r7, pc}

0800bef0 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800bef0:	b590      	push	{r4, r7, lr}
 800bef2:	b085      	sub	sp, #20
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	4603      	mov	r3, r0
 800bef8:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800befa:	79fb      	ldrb	r3, [r7, #7]
 800befc:	2b00      	cmp	r3, #0
 800befe:	d001      	beq.n	800bf04 <USER_SPI_initialize+0x14>
 800bf00:	2301      	movs	r3, #1
 800bf02:	e0d4      	b.n	800c0ae <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 800bf04:	4b6c      	ldr	r3, [pc, #432]	@ (800c0b8 <USER_SPI_initialize+0x1c8>)
 800bf06:	781b      	ldrb	r3, [r3, #0]
 800bf08:	b2db      	uxtb	r3, r3
 800bf0a:	f003 0302 	and.w	r3, r3, #2
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d003      	beq.n	800bf1a <USER_SPI_initialize+0x2a>
 800bf12:	4b69      	ldr	r3, [pc, #420]	@ (800c0b8 <USER_SPI_initialize+0x1c8>)
 800bf14:	781b      	ldrb	r3, [r3, #0]
 800bf16:	b2db      	uxtb	r3, r3
 800bf18:	e0c9      	b.n	800c0ae <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 800bf1a:	4b68      	ldr	r3, [pc, #416]	@ (800c0bc <USER_SPI_initialize+0x1cc>)
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	681a      	ldr	r2, [r3, #0]
 800bf20:	4b66      	ldr	r3, [pc, #408]	@ (800c0bc <USER_SPI_initialize+0x1cc>)
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 800bf28:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800bf2a:	230a      	movs	r3, #10
 800bf2c:	73fb      	strb	r3, [r7, #15]
 800bf2e:	e005      	b.n	800bf3c <USER_SPI_initialize+0x4c>
 800bf30:	20ff      	movs	r0, #255	@ 0xff
 800bf32:	f7ff fe77 	bl	800bc24 <xchg_spi>
 800bf36:	7bfb      	ldrb	r3, [r7, #15]
 800bf38:	3b01      	subs	r3, #1
 800bf3a:	73fb      	strb	r3, [r7, #15]
 800bf3c:	7bfb      	ldrb	r3, [r7, #15]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d1f6      	bne.n	800bf30 <USER_SPI_initialize+0x40>

	ty = 0;
 800bf42:	2300      	movs	r3, #0
 800bf44:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800bf46:	2100      	movs	r1, #0
 800bf48:	2000      	movs	r0, #0
 800bf4a:	f7ff ff62 	bl	800be12 <send_cmd>
 800bf4e:	4603      	mov	r3, r0
 800bf50:	2b01      	cmp	r3, #1
 800bf52:	f040 808b 	bne.w	800c06c <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800bf56:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800bf5a:	f7ff fe39 	bl	800bbd0 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800bf5e:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800bf62:	2008      	movs	r0, #8
 800bf64:	f7ff ff55 	bl	800be12 <send_cmd>
 800bf68:	4603      	mov	r3, r0
 800bf6a:	2b01      	cmp	r3, #1
 800bf6c:	d151      	bne.n	800c012 <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800bf6e:	2300      	movs	r3, #0
 800bf70:	73fb      	strb	r3, [r7, #15]
 800bf72:	e00d      	b.n	800bf90 <USER_SPI_initialize+0xa0>
 800bf74:	7bfc      	ldrb	r4, [r7, #15]
 800bf76:	20ff      	movs	r0, #255	@ 0xff
 800bf78:	f7ff fe54 	bl	800bc24 <xchg_spi>
 800bf7c:	4603      	mov	r3, r0
 800bf7e:	461a      	mov	r2, r3
 800bf80:	f104 0310 	add.w	r3, r4, #16
 800bf84:	443b      	add	r3, r7
 800bf86:	f803 2c08 	strb.w	r2, [r3, #-8]
 800bf8a:	7bfb      	ldrb	r3, [r7, #15]
 800bf8c:	3301      	adds	r3, #1
 800bf8e:	73fb      	strb	r3, [r7, #15]
 800bf90:	7bfb      	ldrb	r3, [r7, #15]
 800bf92:	2b03      	cmp	r3, #3
 800bf94:	d9ee      	bls.n	800bf74 <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800bf96:	7abb      	ldrb	r3, [r7, #10]
 800bf98:	2b01      	cmp	r3, #1
 800bf9a:	d167      	bne.n	800c06c <USER_SPI_initialize+0x17c>
 800bf9c:	7afb      	ldrb	r3, [r7, #11]
 800bf9e:	2baa      	cmp	r3, #170	@ 0xaa
 800bfa0:	d164      	bne.n	800c06c <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800bfa2:	bf00      	nop
 800bfa4:	f7ff fe28 	bl	800bbf8 <SPI_Timer_Status>
 800bfa8:	4603      	mov	r3, r0
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d007      	beq.n	800bfbe <USER_SPI_initialize+0xce>
 800bfae:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800bfb2:	20a9      	movs	r0, #169	@ 0xa9
 800bfb4:	f7ff ff2d 	bl	800be12 <send_cmd>
 800bfb8:	4603      	mov	r3, r0
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d1f2      	bne.n	800bfa4 <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800bfbe:	f7ff fe1b 	bl	800bbf8 <SPI_Timer_Status>
 800bfc2:	4603      	mov	r3, r0
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d051      	beq.n	800c06c <USER_SPI_initialize+0x17c>
 800bfc8:	2100      	movs	r1, #0
 800bfca:	203a      	movs	r0, #58	@ 0x3a
 800bfcc:	f7ff ff21 	bl	800be12 <send_cmd>
 800bfd0:	4603      	mov	r3, r0
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d14a      	bne.n	800c06c <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	73fb      	strb	r3, [r7, #15]
 800bfda:	e00d      	b.n	800bff8 <USER_SPI_initialize+0x108>
 800bfdc:	7bfc      	ldrb	r4, [r7, #15]
 800bfde:	20ff      	movs	r0, #255	@ 0xff
 800bfe0:	f7ff fe20 	bl	800bc24 <xchg_spi>
 800bfe4:	4603      	mov	r3, r0
 800bfe6:	461a      	mov	r2, r3
 800bfe8:	f104 0310 	add.w	r3, r4, #16
 800bfec:	443b      	add	r3, r7
 800bfee:	f803 2c08 	strb.w	r2, [r3, #-8]
 800bff2:	7bfb      	ldrb	r3, [r7, #15]
 800bff4:	3301      	adds	r3, #1
 800bff6:	73fb      	strb	r3, [r7, #15]
 800bff8:	7bfb      	ldrb	r3, [r7, #15]
 800bffa:	2b03      	cmp	r3, #3
 800bffc:	d9ee      	bls.n	800bfdc <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800bffe:	7a3b      	ldrb	r3, [r7, #8]
 800c000:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c004:	2b00      	cmp	r3, #0
 800c006:	d001      	beq.n	800c00c <USER_SPI_initialize+0x11c>
 800c008:	230c      	movs	r3, #12
 800c00a:	e000      	b.n	800c00e <USER_SPI_initialize+0x11e>
 800c00c:	2304      	movs	r3, #4
 800c00e:	737b      	strb	r3, [r7, #13]
 800c010:	e02c      	b.n	800c06c <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800c012:	2100      	movs	r1, #0
 800c014:	20a9      	movs	r0, #169	@ 0xa9
 800c016:	f7ff fefc 	bl	800be12 <send_cmd>
 800c01a:	4603      	mov	r3, r0
 800c01c:	2b01      	cmp	r3, #1
 800c01e:	d804      	bhi.n	800c02a <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 800c020:	2302      	movs	r3, #2
 800c022:	737b      	strb	r3, [r7, #13]
 800c024:	23a9      	movs	r3, #169	@ 0xa9
 800c026:	73bb      	strb	r3, [r7, #14]
 800c028:	e003      	b.n	800c032 <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800c02a:	2301      	movs	r3, #1
 800c02c:	737b      	strb	r3, [r7, #13]
 800c02e:	2301      	movs	r3, #1
 800c030:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800c032:	bf00      	nop
 800c034:	f7ff fde0 	bl	800bbf8 <SPI_Timer_Status>
 800c038:	4603      	mov	r3, r0
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d007      	beq.n	800c04e <USER_SPI_initialize+0x15e>
 800c03e:	7bbb      	ldrb	r3, [r7, #14]
 800c040:	2100      	movs	r1, #0
 800c042:	4618      	mov	r0, r3
 800c044:	f7ff fee5 	bl	800be12 <send_cmd>
 800c048:	4603      	mov	r3, r0
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d1f2      	bne.n	800c034 <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800c04e:	f7ff fdd3 	bl	800bbf8 <SPI_Timer_Status>
 800c052:	4603      	mov	r3, r0
 800c054:	2b00      	cmp	r3, #0
 800c056:	d007      	beq.n	800c068 <USER_SPI_initialize+0x178>
 800c058:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800c05c:	2010      	movs	r0, #16
 800c05e:	f7ff fed8 	bl	800be12 <send_cmd>
 800c062:	4603      	mov	r3, r0
 800c064:	2b00      	cmp	r3, #0
 800c066:	d001      	beq.n	800c06c <USER_SPI_initialize+0x17c>
				ty = 0;
 800c068:	2300      	movs	r3, #0
 800c06a:	737b      	strb	r3, [r7, #13]
		}
	} 
	CardType = ty;	/* Card type */
 800c06c:	4a14      	ldr	r2, [pc, #80]	@ (800c0c0 <USER_SPI_initialize+0x1d0>)
 800c06e:	7b7b      	ldrb	r3, [r7, #13]
 800c070:	7013      	strb	r3, [r2, #0]
	despiselect();
 800c072:	f7ff fe47 	bl	800bd04 <despiselect>

	if (ty) {			/* OK */
 800c076:	7b7b      	ldrb	r3, [r7, #13]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d012      	beq.n	800c0a2 <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 800c07c:	4b0f      	ldr	r3, [pc, #60]	@ (800c0bc <USER_SPI_initialize+0x1cc>)
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800c086:	4b0d      	ldr	r3, [pc, #52]	@ (800c0bc <USER_SPI_initialize+0x1cc>)
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	f042 0220 	orr.w	r2, r2, #32
 800c08e:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 800c090:	4b09      	ldr	r3, [pc, #36]	@ (800c0b8 <USER_SPI_initialize+0x1c8>)
 800c092:	781b      	ldrb	r3, [r3, #0]
 800c094:	b2db      	uxtb	r3, r3
 800c096:	f023 0301 	bic.w	r3, r3, #1
 800c09a:	b2da      	uxtb	r2, r3
 800c09c:	4b06      	ldr	r3, [pc, #24]	@ (800c0b8 <USER_SPI_initialize+0x1c8>)
 800c09e:	701a      	strb	r2, [r3, #0]
 800c0a0:	e002      	b.n	800c0a8 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800c0a2:	4b05      	ldr	r3, [pc, #20]	@ (800c0b8 <USER_SPI_initialize+0x1c8>)
 800c0a4:	2201      	movs	r2, #1
 800c0a6:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800c0a8:	4b03      	ldr	r3, [pc, #12]	@ (800c0b8 <USER_SPI_initialize+0x1c8>)
 800c0aa:	781b      	ldrb	r3, [r3, #0]
 800c0ac:	b2db      	uxtb	r3, r3
}
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	3714      	adds	r7, #20
 800c0b2:	46bd      	mov	sp, r7
 800c0b4:	bd90      	pop	{r4, r7, pc}
 800c0b6:	bf00      	nop
 800c0b8:	20000024 	.word	0x20000024
 800c0bc:	200067c0 	.word	0x200067c0
 800c0c0:	20006aa1 	.word	0x20006aa1

0800c0c4 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800c0c4:	b480      	push	{r7}
 800c0c6:	b083      	sub	sp, #12
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	4603      	mov	r3, r0
 800c0cc:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800c0ce:	79fb      	ldrb	r3, [r7, #7]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d001      	beq.n	800c0d8 <USER_SPI_status+0x14>
 800c0d4:	2301      	movs	r3, #1
 800c0d6:	e002      	b.n	800c0de <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 800c0d8:	4b04      	ldr	r3, [pc, #16]	@ (800c0ec <USER_SPI_status+0x28>)
 800c0da:	781b      	ldrb	r3, [r3, #0]
 800c0dc:	b2db      	uxtb	r3, r3
}
 800c0de:	4618      	mov	r0, r3
 800c0e0:	370c      	adds	r7, #12
 800c0e2:	46bd      	mov	sp, r7
 800c0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e8:	4770      	bx	lr
 800c0ea:	bf00      	nop
 800c0ec:	20000024 	.word	0x20000024

0800c0f0 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800c0f0:	b580      	push	{r7, lr}
 800c0f2:	b084      	sub	sp, #16
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	60b9      	str	r1, [r7, #8]
 800c0f8:	607a      	str	r2, [r7, #4]
 800c0fa:	603b      	str	r3, [r7, #0]
 800c0fc:	4603      	mov	r3, r0
 800c0fe:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800c100:	7bfb      	ldrb	r3, [r7, #15]
 800c102:	2b00      	cmp	r3, #0
 800c104:	d102      	bne.n	800c10c <USER_SPI_read+0x1c>
 800c106:	683b      	ldr	r3, [r7, #0]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d101      	bne.n	800c110 <USER_SPI_read+0x20>
 800c10c:	2304      	movs	r3, #4
 800c10e:	e04d      	b.n	800c1ac <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800c110:	4b28      	ldr	r3, [pc, #160]	@ (800c1b4 <USER_SPI_read+0xc4>)
 800c112:	781b      	ldrb	r3, [r3, #0]
 800c114:	b2db      	uxtb	r3, r3
 800c116:	f003 0301 	and.w	r3, r3, #1
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d001      	beq.n	800c122 <USER_SPI_read+0x32>
 800c11e:	2303      	movs	r3, #3
 800c120:	e044      	b.n	800c1ac <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800c122:	4b25      	ldr	r3, [pc, #148]	@ (800c1b8 <USER_SPI_read+0xc8>)
 800c124:	781b      	ldrb	r3, [r3, #0]
 800c126:	f003 0308 	and.w	r3, r3, #8
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d102      	bne.n	800c134 <USER_SPI_read+0x44>
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	025b      	lsls	r3, r3, #9
 800c132:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800c134:	683b      	ldr	r3, [r7, #0]
 800c136:	2b01      	cmp	r3, #1
 800c138:	d111      	bne.n	800c15e <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800c13a:	6879      	ldr	r1, [r7, #4]
 800c13c:	2011      	movs	r0, #17
 800c13e:	f7ff fe68 	bl	800be12 <send_cmd>
 800c142:	4603      	mov	r3, r0
 800c144:	2b00      	cmp	r3, #0
 800c146:	d129      	bne.n	800c19c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 800c148:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800c14c:	68b8      	ldr	r0, [r7, #8]
 800c14e:	f7ff fe05 	bl	800bd5c <rcvr_datablock>
 800c152:	4603      	mov	r3, r0
 800c154:	2b00      	cmp	r3, #0
 800c156:	d021      	beq.n	800c19c <USER_SPI_read+0xac>
			count = 0;
 800c158:	2300      	movs	r3, #0
 800c15a:	603b      	str	r3, [r7, #0]
 800c15c:	e01e      	b.n	800c19c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800c15e:	6879      	ldr	r1, [r7, #4]
 800c160:	2012      	movs	r0, #18
 800c162:	f7ff fe56 	bl	800be12 <send_cmd>
 800c166:	4603      	mov	r3, r0
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d117      	bne.n	800c19c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800c16c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800c170:	68b8      	ldr	r0, [r7, #8]
 800c172:	f7ff fdf3 	bl	800bd5c <rcvr_datablock>
 800c176:	4603      	mov	r3, r0
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d00a      	beq.n	800c192 <USER_SPI_read+0xa2>
				buff += 512;
 800c17c:	68bb      	ldr	r3, [r7, #8]
 800c17e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800c182:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800c184:	683b      	ldr	r3, [r7, #0]
 800c186:	3b01      	subs	r3, #1
 800c188:	603b      	str	r3, [r7, #0]
 800c18a:	683b      	ldr	r3, [r7, #0]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d1ed      	bne.n	800c16c <USER_SPI_read+0x7c>
 800c190:	e000      	b.n	800c194 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800c192:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800c194:	2100      	movs	r1, #0
 800c196:	200c      	movs	r0, #12
 800c198:	f7ff fe3b 	bl	800be12 <send_cmd>
		}
	}
	despiselect();
 800c19c:	f7ff fdb2 	bl	800bd04 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800c1a0:	683b      	ldr	r3, [r7, #0]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	bf14      	ite	ne
 800c1a6:	2301      	movne	r3, #1
 800c1a8:	2300      	moveq	r3, #0
 800c1aa:	b2db      	uxtb	r3, r3
}
 800c1ac:	4618      	mov	r0, r3
 800c1ae:	3710      	adds	r7, #16
 800c1b0:	46bd      	mov	sp, r7
 800c1b2:	bd80      	pop	{r7, pc}
 800c1b4:	20000024 	.word	0x20000024
 800c1b8:	20006aa1 	.word	0x20006aa1

0800c1bc <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800c1bc:	b580      	push	{r7, lr}
 800c1be:	b084      	sub	sp, #16
 800c1c0:	af00      	add	r7, sp, #0
 800c1c2:	60b9      	str	r1, [r7, #8]
 800c1c4:	607a      	str	r2, [r7, #4]
 800c1c6:	603b      	str	r3, [r7, #0]
 800c1c8:	4603      	mov	r3, r0
 800c1ca:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800c1cc:	7bfb      	ldrb	r3, [r7, #15]
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d102      	bne.n	800c1d8 <USER_SPI_write+0x1c>
 800c1d2:	683b      	ldr	r3, [r7, #0]
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d101      	bne.n	800c1dc <USER_SPI_write+0x20>
 800c1d8:	2304      	movs	r3, #4
 800c1da:	e063      	b.n	800c2a4 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800c1dc:	4b33      	ldr	r3, [pc, #204]	@ (800c2ac <USER_SPI_write+0xf0>)
 800c1de:	781b      	ldrb	r3, [r3, #0]
 800c1e0:	b2db      	uxtb	r3, r3
 800c1e2:	f003 0301 	and.w	r3, r3, #1
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d001      	beq.n	800c1ee <USER_SPI_write+0x32>
 800c1ea:	2303      	movs	r3, #3
 800c1ec:	e05a      	b.n	800c2a4 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800c1ee:	4b2f      	ldr	r3, [pc, #188]	@ (800c2ac <USER_SPI_write+0xf0>)
 800c1f0:	781b      	ldrb	r3, [r3, #0]
 800c1f2:	b2db      	uxtb	r3, r3
 800c1f4:	f003 0304 	and.w	r3, r3, #4
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d001      	beq.n	800c200 <USER_SPI_write+0x44>
 800c1fc:	2302      	movs	r3, #2
 800c1fe:	e051      	b.n	800c2a4 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 800c200:	4b2b      	ldr	r3, [pc, #172]	@ (800c2b0 <USER_SPI_write+0xf4>)
 800c202:	781b      	ldrb	r3, [r3, #0]
 800c204:	f003 0308 	and.w	r3, r3, #8
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d102      	bne.n	800c212 <USER_SPI_write+0x56>
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	025b      	lsls	r3, r3, #9
 800c210:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800c212:	683b      	ldr	r3, [r7, #0]
 800c214:	2b01      	cmp	r3, #1
 800c216:	d110      	bne.n	800c23a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 800c218:	6879      	ldr	r1, [r7, #4]
 800c21a:	2018      	movs	r0, #24
 800c21c:	f7ff fdf9 	bl	800be12 <send_cmd>
 800c220:	4603      	mov	r3, r0
 800c222:	2b00      	cmp	r3, #0
 800c224:	d136      	bne.n	800c294 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800c226:	21fe      	movs	r1, #254	@ 0xfe
 800c228:	68b8      	ldr	r0, [r7, #8]
 800c22a:	f7ff fdc0 	bl	800bdae <xmit_datablock>
 800c22e:	4603      	mov	r3, r0
 800c230:	2b00      	cmp	r3, #0
 800c232:	d02f      	beq.n	800c294 <USER_SPI_write+0xd8>
			count = 0;
 800c234:	2300      	movs	r3, #0
 800c236:	603b      	str	r3, [r7, #0]
 800c238:	e02c      	b.n	800c294 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800c23a:	4b1d      	ldr	r3, [pc, #116]	@ (800c2b0 <USER_SPI_write+0xf4>)
 800c23c:	781b      	ldrb	r3, [r3, #0]
 800c23e:	f003 0306 	and.w	r3, r3, #6
 800c242:	2b00      	cmp	r3, #0
 800c244:	d003      	beq.n	800c24e <USER_SPI_write+0x92>
 800c246:	6839      	ldr	r1, [r7, #0]
 800c248:	2097      	movs	r0, #151	@ 0x97
 800c24a:	f7ff fde2 	bl	800be12 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800c24e:	6879      	ldr	r1, [r7, #4]
 800c250:	2019      	movs	r0, #25
 800c252:	f7ff fdde 	bl	800be12 <send_cmd>
 800c256:	4603      	mov	r3, r0
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d11b      	bne.n	800c294 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800c25c:	21fc      	movs	r1, #252	@ 0xfc
 800c25e:	68b8      	ldr	r0, [r7, #8]
 800c260:	f7ff fda5 	bl	800bdae <xmit_datablock>
 800c264:	4603      	mov	r3, r0
 800c266:	2b00      	cmp	r3, #0
 800c268:	d00a      	beq.n	800c280 <USER_SPI_write+0xc4>
				buff += 512;
 800c26a:	68bb      	ldr	r3, [r7, #8]
 800c26c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800c270:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800c272:	683b      	ldr	r3, [r7, #0]
 800c274:	3b01      	subs	r3, #1
 800c276:	603b      	str	r3, [r7, #0]
 800c278:	683b      	ldr	r3, [r7, #0]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d1ee      	bne.n	800c25c <USER_SPI_write+0xa0>
 800c27e:	e000      	b.n	800c282 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800c280:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800c282:	21fd      	movs	r1, #253	@ 0xfd
 800c284:	2000      	movs	r0, #0
 800c286:	f7ff fd92 	bl	800bdae <xmit_datablock>
 800c28a:	4603      	mov	r3, r0
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d101      	bne.n	800c294 <USER_SPI_write+0xd8>
 800c290:	2301      	movs	r3, #1
 800c292:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800c294:	f7ff fd36 	bl	800bd04 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800c298:	683b      	ldr	r3, [r7, #0]
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	bf14      	ite	ne
 800c29e:	2301      	movne	r3, #1
 800c2a0:	2300      	moveq	r3, #0
 800c2a2:	b2db      	uxtb	r3, r3
}
 800c2a4:	4618      	mov	r0, r3
 800c2a6:	3710      	adds	r7, #16
 800c2a8:	46bd      	mov	sp, r7
 800c2aa:	bd80      	pop	{r7, pc}
 800c2ac:	20000024 	.word	0x20000024
 800c2b0:	20006aa1 	.word	0x20006aa1

0800c2b4 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	b08c      	sub	sp, #48	@ 0x30
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	4603      	mov	r3, r0
 800c2bc:	603a      	str	r2, [r7, #0]
 800c2be:	71fb      	strb	r3, [r7, #7]
 800c2c0:	460b      	mov	r3, r1
 800c2c2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800c2c4:	79fb      	ldrb	r3, [r7, #7]
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d001      	beq.n	800c2ce <USER_SPI_ioctl+0x1a>
 800c2ca:	2304      	movs	r3, #4
 800c2cc:	e15a      	b.n	800c584 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800c2ce:	4baf      	ldr	r3, [pc, #700]	@ (800c58c <USER_SPI_ioctl+0x2d8>)
 800c2d0:	781b      	ldrb	r3, [r3, #0]
 800c2d2:	b2db      	uxtb	r3, r3
 800c2d4:	f003 0301 	and.w	r3, r3, #1
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d001      	beq.n	800c2e0 <USER_SPI_ioctl+0x2c>
 800c2dc:	2303      	movs	r3, #3
 800c2de:	e151      	b.n	800c584 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 800c2e0:	2301      	movs	r3, #1
 800c2e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 800c2e6:	79bb      	ldrb	r3, [r7, #6]
 800c2e8:	2b04      	cmp	r3, #4
 800c2ea:	f200 8136 	bhi.w	800c55a <USER_SPI_ioctl+0x2a6>
 800c2ee:	a201      	add	r2, pc, #4	@ (adr r2, 800c2f4 <USER_SPI_ioctl+0x40>)
 800c2f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2f4:	0800c309 	.word	0x0800c309
 800c2f8:	0800c31d 	.word	0x0800c31d
 800c2fc:	0800c55b 	.word	0x0800c55b
 800c300:	0800c3c9 	.word	0x0800c3c9
 800c304:	0800c4bf 	.word	0x0800c4bf
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 800c308:	f7ff fd0c 	bl	800bd24 <spiselect>
 800c30c:	4603      	mov	r3, r0
 800c30e:	2b00      	cmp	r3, #0
 800c310:	f000 8127 	beq.w	800c562 <USER_SPI_ioctl+0x2ae>
 800c314:	2300      	movs	r3, #0
 800c316:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800c31a:	e122      	b.n	800c562 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800c31c:	2100      	movs	r1, #0
 800c31e:	2009      	movs	r0, #9
 800c320:	f7ff fd77 	bl	800be12 <send_cmd>
 800c324:	4603      	mov	r3, r0
 800c326:	2b00      	cmp	r3, #0
 800c328:	f040 811d 	bne.w	800c566 <USER_SPI_ioctl+0x2b2>
 800c32c:	f107 030c 	add.w	r3, r7, #12
 800c330:	2110      	movs	r1, #16
 800c332:	4618      	mov	r0, r3
 800c334:	f7ff fd12 	bl	800bd5c <rcvr_datablock>
 800c338:	4603      	mov	r3, r0
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	f000 8113 	beq.w	800c566 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800c340:	7b3b      	ldrb	r3, [r7, #12]
 800c342:	099b      	lsrs	r3, r3, #6
 800c344:	b2db      	uxtb	r3, r3
 800c346:	2b01      	cmp	r3, #1
 800c348:	d111      	bne.n	800c36e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800c34a:	7d7b      	ldrb	r3, [r7, #21]
 800c34c:	461a      	mov	r2, r3
 800c34e:	7d3b      	ldrb	r3, [r7, #20]
 800c350:	021b      	lsls	r3, r3, #8
 800c352:	4413      	add	r3, r2
 800c354:	461a      	mov	r2, r3
 800c356:	7cfb      	ldrb	r3, [r7, #19]
 800c358:	041b      	lsls	r3, r3, #16
 800c35a:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 800c35e:	4413      	add	r3, r2
 800c360:	3301      	adds	r3, #1
 800c362:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800c364:	69fb      	ldr	r3, [r7, #28]
 800c366:	029a      	lsls	r2, r3, #10
 800c368:	683b      	ldr	r3, [r7, #0]
 800c36a:	601a      	str	r2, [r3, #0]
 800c36c:	e028      	b.n	800c3c0 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800c36e:	7c7b      	ldrb	r3, [r7, #17]
 800c370:	f003 030f 	and.w	r3, r3, #15
 800c374:	b2da      	uxtb	r2, r3
 800c376:	7dbb      	ldrb	r3, [r7, #22]
 800c378:	09db      	lsrs	r3, r3, #7
 800c37a:	b2db      	uxtb	r3, r3
 800c37c:	4413      	add	r3, r2
 800c37e:	b2da      	uxtb	r2, r3
 800c380:	7d7b      	ldrb	r3, [r7, #21]
 800c382:	005b      	lsls	r3, r3, #1
 800c384:	b2db      	uxtb	r3, r3
 800c386:	f003 0306 	and.w	r3, r3, #6
 800c38a:	b2db      	uxtb	r3, r3
 800c38c:	4413      	add	r3, r2
 800c38e:	b2db      	uxtb	r3, r3
 800c390:	3302      	adds	r3, #2
 800c392:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800c396:	7d3b      	ldrb	r3, [r7, #20]
 800c398:	099b      	lsrs	r3, r3, #6
 800c39a:	b2db      	uxtb	r3, r3
 800c39c:	461a      	mov	r2, r3
 800c39e:	7cfb      	ldrb	r3, [r7, #19]
 800c3a0:	009b      	lsls	r3, r3, #2
 800c3a2:	441a      	add	r2, r3
 800c3a4:	7cbb      	ldrb	r3, [r7, #18]
 800c3a6:	029b      	lsls	r3, r3, #10
 800c3a8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800c3ac:	4413      	add	r3, r2
 800c3ae:	3301      	adds	r3, #1
 800c3b0:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800c3b2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c3b6:	3b09      	subs	r3, #9
 800c3b8:	69fa      	ldr	r2, [r7, #28]
 800c3ba:	409a      	lsls	r2, r3
 800c3bc:	683b      	ldr	r3, [r7, #0]
 800c3be:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800c3c6:	e0ce      	b.n	800c566 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800c3c8:	4b71      	ldr	r3, [pc, #452]	@ (800c590 <USER_SPI_ioctl+0x2dc>)
 800c3ca:	781b      	ldrb	r3, [r3, #0]
 800c3cc:	f003 0304 	and.w	r3, r3, #4
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d031      	beq.n	800c438 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800c3d4:	2100      	movs	r1, #0
 800c3d6:	208d      	movs	r0, #141	@ 0x8d
 800c3d8:	f7ff fd1b 	bl	800be12 <send_cmd>
 800c3dc:	4603      	mov	r3, r0
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	f040 80c3 	bne.w	800c56a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800c3e4:	20ff      	movs	r0, #255	@ 0xff
 800c3e6:	f7ff fc1d 	bl	800bc24 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800c3ea:	f107 030c 	add.w	r3, r7, #12
 800c3ee:	2110      	movs	r1, #16
 800c3f0:	4618      	mov	r0, r3
 800c3f2:	f7ff fcb3 	bl	800bd5c <rcvr_datablock>
 800c3f6:	4603      	mov	r3, r0
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	f000 80b6 	beq.w	800c56a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800c3fe:	2330      	movs	r3, #48	@ 0x30
 800c400:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800c404:	e007      	b.n	800c416 <USER_SPI_ioctl+0x162>
 800c406:	20ff      	movs	r0, #255	@ 0xff
 800c408:	f7ff fc0c 	bl	800bc24 <xchg_spi>
 800c40c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c410:	3b01      	subs	r3, #1
 800c412:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800c416:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d1f3      	bne.n	800c406 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800c41e:	7dbb      	ldrb	r3, [r7, #22]
 800c420:	091b      	lsrs	r3, r3, #4
 800c422:	b2db      	uxtb	r3, r3
 800c424:	461a      	mov	r2, r3
 800c426:	2310      	movs	r3, #16
 800c428:	fa03 f202 	lsl.w	r2, r3, r2
 800c42c:	683b      	ldr	r3, [r7, #0]
 800c42e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 800c430:	2300      	movs	r3, #0
 800c432:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800c436:	e098      	b.n	800c56a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800c438:	2100      	movs	r1, #0
 800c43a:	2009      	movs	r0, #9
 800c43c:	f7ff fce9 	bl	800be12 <send_cmd>
 800c440:	4603      	mov	r3, r0
 800c442:	2b00      	cmp	r3, #0
 800c444:	f040 8091 	bne.w	800c56a <USER_SPI_ioctl+0x2b6>
 800c448:	f107 030c 	add.w	r3, r7, #12
 800c44c:	2110      	movs	r1, #16
 800c44e:	4618      	mov	r0, r3
 800c450:	f7ff fc84 	bl	800bd5c <rcvr_datablock>
 800c454:	4603      	mov	r3, r0
 800c456:	2b00      	cmp	r3, #0
 800c458:	f000 8087 	beq.w	800c56a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 800c45c:	4b4c      	ldr	r3, [pc, #304]	@ (800c590 <USER_SPI_ioctl+0x2dc>)
 800c45e:	781b      	ldrb	r3, [r3, #0]
 800c460:	f003 0302 	and.w	r3, r3, #2
 800c464:	2b00      	cmp	r3, #0
 800c466:	d012      	beq.n	800c48e <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800c468:	7dbb      	ldrb	r3, [r7, #22]
 800c46a:	005b      	lsls	r3, r3, #1
 800c46c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800c470:	7dfa      	ldrb	r2, [r7, #23]
 800c472:	09d2      	lsrs	r2, r2, #7
 800c474:	b2d2      	uxtb	r2, r2
 800c476:	4413      	add	r3, r2
 800c478:	1c5a      	adds	r2, r3, #1
 800c47a:	7e7b      	ldrb	r3, [r7, #25]
 800c47c:	099b      	lsrs	r3, r3, #6
 800c47e:	b2db      	uxtb	r3, r3
 800c480:	3b01      	subs	r3, #1
 800c482:	fa02 f303 	lsl.w	r3, r2, r3
 800c486:	461a      	mov	r2, r3
 800c488:	683b      	ldr	r3, [r7, #0]
 800c48a:	601a      	str	r2, [r3, #0]
 800c48c:	e013      	b.n	800c4b6 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800c48e:	7dbb      	ldrb	r3, [r7, #22]
 800c490:	109b      	asrs	r3, r3, #2
 800c492:	b29b      	uxth	r3, r3
 800c494:	f003 031f 	and.w	r3, r3, #31
 800c498:	3301      	adds	r3, #1
 800c49a:	7dfa      	ldrb	r2, [r7, #23]
 800c49c:	00d2      	lsls	r2, r2, #3
 800c49e:	f002 0218 	and.w	r2, r2, #24
 800c4a2:	7df9      	ldrb	r1, [r7, #23]
 800c4a4:	0949      	lsrs	r1, r1, #5
 800c4a6:	b2c9      	uxtb	r1, r1
 800c4a8:	440a      	add	r2, r1
 800c4aa:	3201      	adds	r2, #1
 800c4ac:	fb02 f303 	mul.w	r3, r2, r3
 800c4b0:	461a      	mov	r2, r3
 800c4b2:	683b      	ldr	r3, [r7, #0]
 800c4b4:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800c4bc:	e055      	b.n	800c56a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800c4be:	4b34      	ldr	r3, [pc, #208]	@ (800c590 <USER_SPI_ioctl+0x2dc>)
 800c4c0:	781b      	ldrb	r3, [r3, #0]
 800c4c2:	f003 0306 	and.w	r3, r3, #6
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d051      	beq.n	800c56e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800c4ca:	f107 020c 	add.w	r2, r7, #12
 800c4ce:	79fb      	ldrb	r3, [r7, #7]
 800c4d0:	210b      	movs	r1, #11
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	f7ff feee 	bl	800c2b4 <USER_SPI_ioctl>
 800c4d8:	4603      	mov	r3, r0
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d149      	bne.n	800c572 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800c4de:	7b3b      	ldrb	r3, [r7, #12]
 800c4e0:	099b      	lsrs	r3, r3, #6
 800c4e2:	b2db      	uxtb	r3, r3
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d104      	bne.n	800c4f2 <USER_SPI_ioctl+0x23e>
 800c4e8:	7dbb      	ldrb	r3, [r7, #22]
 800c4ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d041      	beq.n	800c576 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800c4f2:	683b      	ldr	r3, [r7, #0]
 800c4f4:	623b      	str	r3, [r7, #32]
 800c4f6:	6a3b      	ldr	r3, [r7, #32]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c4fc:	6a3b      	ldr	r3, [r7, #32]
 800c4fe:	685b      	ldr	r3, [r3, #4]
 800c500:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 800c502:	4b23      	ldr	r3, [pc, #140]	@ (800c590 <USER_SPI_ioctl+0x2dc>)
 800c504:	781b      	ldrb	r3, [r3, #0]
 800c506:	f003 0308 	and.w	r3, r3, #8
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d105      	bne.n	800c51a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800c50e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c510:	025b      	lsls	r3, r3, #9
 800c512:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c516:	025b      	lsls	r3, r3, #9
 800c518:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800c51a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c51c:	2020      	movs	r0, #32
 800c51e:	f7ff fc78 	bl	800be12 <send_cmd>
 800c522:	4603      	mov	r3, r0
 800c524:	2b00      	cmp	r3, #0
 800c526:	d128      	bne.n	800c57a <USER_SPI_ioctl+0x2c6>
 800c528:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c52a:	2021      	movs	r0, #33	@ 0x21
 800c52c:	f7ff fc71 	bl	800be12 <send_cmd>
 800c530:	4603      	mov	r3, r0
 800c532:	2b00      	cmp	r3, #0
 800c534:	d121      	bne.n	800c57a <USER_SPI_ioctl+0x2c6>
 800c536:	2100      	movs	r1, #0
 800c538:	2026      	movs	r0, #38	@ 0x26
 800c53a:	f7ff fc6a 	bl	800be12 <send_cmd>
 800c53e:	4603      	mov	r3, r0
 800c540:	2b00      	cmp	r3, #0
 800c542:	d11a      	bne.n	800c57a <USER_SPI_ioctl+0x2c6>
 800c544:	f247 5030 	movw	r0, #30000	@ 0x7530
 800c548:	f7ff fbb9 	bl	800bcbe <wait_ready>
 800c54c:	4603      	mov	r3, r0
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d013      	beq.n	800c57a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800c552:	2300      	movs	r3, #0
 800c554:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800c558:	e00f      	b.n	800c57a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800c55a:	2304      	movs	r3, #4
 800c55c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800c560:	e00c      	b.n	800c57c <USER_SPI_ioctl+0x2c8>
		break;
 800c562:	bf00      	nop
 800c564:	e00a      	b.n	800c57c <USER_SPI_ioctl+0x2c8>
		break;
 800c566:	bf00      	nop
 800c568:	e008      	b.n	800c57c <USER_SPI_ioctl+0x2c8>
		break;
 800c56a:	bf00      	nop
 800c56c:	e006      	b.n	800c57c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800c56e:	bf00      	nop
 800c570:	e004      	b.n	800c57c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800c572:	bf00      	nop
 800c574:	e002      	b.n	800c57c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800c576:	bf00      	nop
 800c578:	e000      	b.n	800c57c <USER_SPI_ioctl+0x2c8>
		break;
 800c57a:	bf00      	nop
	}

	despiselect();
 800c57c:	f7ff fbc2 	bl	800bd04 <despiselect>

	return res;
 800c580:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800c584:	4618      	mov	r0, r3
 800c586:	3730      	adds	r7, #48	@ 0x30
 800c588:	46bd      	mov	sp, r7
 800c58a:	bd80      	pop	{r7, pc}
 800c58c:	20000024 	.word	0x20000024
 800c590:	20006aa1 	.word	0x20006aa1

0800c594 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800c594:	b580      	push	{r7, lr}
 800c596:	b084      	sub	sp, #16
 800c598:	af00      	add	r7, sp, #0
 800c59a:	4603      	mov	r3, r0
 800c59c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800c59e:	79fb      	ldrb	r3, [r7, #7]
 800c5a0:	4a08      	ldr	r2, [pc, #32]	@ (800c5c4 <disk_status+0x30>)
 800c5a2:	009b      	lsls	r3, r3, #2
 800c5a4:	4413      	add	r3, r2
 800c5a6:	685b      	ldr	r3, [r3, #4]
 800c5a8:	685b      	ldr	r3, [r3, #4]
 800c5aa:	79fa      	ldrb	r2, [r7, #7]
 800c5ac:	4905      	ldr	r1, [pc, #20]	@ (800c5c4 <disk_status+0x30>)
 800c5ae:	440a      	add	r2, r1
 800c5b0:	7a12      	ldrb	r2, [r2, #8]
 800c5b2:	4610      	mov	r0, r2
 800c5b4:	4798      	blx	r3
 800c5b6:	4603      	mov	r3, r0
 800c5b8:	73fb      	strb	r3, [r7, #15]
  return stat;
 800c5ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5bc:	4618      	mov	r0, r3
 800c5be:	3710      	adds	r7, #16
 800c5c0:	46bd      	mov	sp, r7
 800c5c2:	bd80      	pop	{r7, pc}
 800c5c4:	20006ad4 	.word	0x20006ad4

0800c5c8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b084      	sub	sp, #16
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	4603      	mov	r3, r0
 800c5d0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800c5d2:	2300      	movs	r3, #0
 800c5d4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800c5d6:	79fb      	ldrb	r3, [r7, #7]
 800c5d8:	4a0d      	ldr	r2, [pc, #52]	@ (800c610 <disk_initialize+0x48>)
 800c5da:	5cd3      	ldrb	r3, [r2, r3]
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d111      	bne.n	800c604 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800c5e0:	79fb      	ldrb	r3, [r7, #7]
 800c5e2:	4a0b      	ldr	r2, [pc, #44]	@ (800c610 <disk_initialize+0x48>)
 800c5e4:	2101      	movs	r1, #1
 800c5e6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800c5e8:	79fb      	ldrb	r3, [r7, #7]
 800c5ea:	4a09      	ldr	r2, [pc, #36]	@ (800c610 <disk_initialize+0x48>)
 800c5ec:	009b      	lsls	r3, r3, #2
 800c5ee:	4413      	add	r3, r2
 800c5f0:	685b      	ldr	r3, [r3, #4]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	79fa      	ldrb	r2, [r7, #7]
 800c5f6:	4906      	ldr	r1, [pc, #24]	@ (800c610 <disk_initialize+0x48>)
 800c5f8:	440a      	add	r2, r1
 800c5fa:	7a12      	ldrb	r2, [r2, #8]
 800c5fc:	4610      	mov	r0, r2
 800c5fe:	4798      	blx	r3
 800c600:	4603      	mov	r3, r0
 800c602:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800c604:	7bfb      	ldrb	r3, [r7, #15]
}
 800c606:	4618      	mov	r0, r3
 800c608:	3710      	adds	r7, #16
 800c60a:	46bd      	mov	sp, r7
 800c60c:	bd80      	pop	{r7, pc}
 800c60e:	bf00      	nop
 800c610:	20006ad4 	.word	0x20006ad4

0800c614 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800c614:	b590      	push	{r4, r7, lr}
 800c616:	b087      	sub	sp, #28
 800c618:	af00      	add	r7, sp, #0
 800c61a:	60b9      	str	r1, [r7, #8]
 800c61c:	607a      	str	r2, [r7, #4]
 800c61e:	603b      	str	r3, [r7, #0]
 800c620:	4603      	mov	r3, r0
 800c622:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800c624:	7bfb      	ldrb	r3, [r7, #15]
 800c626:	4a0a      	ldr	r2, [pc, #40]	@ (800c650 <disk_read+0x3c>)
 800c628:	009b      	lsls	r3, r3, #2
 800c62a:	4413      	add	r3, r2
 800c62c:	685b      	ldr	r3, [r3, #4]
 800c62e:	689c      	ldr	r4, [r3, #8]
 800c630:	7bfb      	ldrb	r3, [r7, #15]
 800c632:	4a07      	ldr	r2, [pc, #28]	@ (800c650 <disk_read+0x3c>)
 800c634:	4413      	add	r3, r2
 800c636:	7a18      	ldrb	r0, [r3, #8]
 800c638:	683b      	ldr	r3, [r7, #0]
 800c63a:	687a      	ldr	r2, [r7, #4]
 800c63c:	68b9      	ldr	r1, [r7, #8]
 800c63e:	47a0      	blx	r4
 800c640:	4603      	mov	r3, r0
 800c642:	75fb      	strb	r3, [r7, #23]
  return res;
 800c644:	7dfb      	ldrb	r3, [r7, #23]
}
 800c646:	4618      	mov	r0, r3
 800c648:	371c      	adds	r7, #28
 800c64a:	46bd      	mov	sp, r7
 800c64c:	bd90      	pop	{r4, r7, pc}
 800c64e:	bf00      	nop
 800c650:	20006ad4 	.word	0x20006ad4

0800c654 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800c654:	b590      	push	{r4, r7, lr}
 800c656:	b087      	sub	sp, #28
 800c658:	af00      	add	r7, sp, #0
 800c65a:	60b9      	str	r1, [r7, #8]
 800c65c:	607a      	str	r2, [r7, #4]
 800c65e:	603b      	str	r3, [r7, #0]
 800c660:	4603      	mov	r3, r0
 800c662:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800c664:	7bfb      	ldrb	r3, [r7, #15]
 800c666:	4a0a      	ldr	r2, [pc, #40]	@ (800c690 <disk_write+0x3c>)
 800c668:	009b      	lsls	r3, r3, #2
 800c66a:	4413      	add	r3, r2
 800c66c:	685b      	ldr	r3, [r3, #4]
 800c66e:	68dc      	ldr	r4, [r3, #12]
 800c670:	7bfb      	ldrb	r3, [r7, #15]
 800c672:	4a07      	ldr	r2, [pc, #28]	@ (800c690 <disk_write+0x3c>)
 800c674:	4413      	add	r3, r2
 800c676:	7a18      	ldrb	r0, [r3, #8]
 800c678:	683b      	ldr	r3, [r7, #0]
 800c67a:	687a      	ldr	r2, [r7, #4]
 800c67c:	68b9      	ldr	r1, [r7, #8]
 800c67e:	47a0      	blx	r4
 800c680:	4603      	mov	r3, r0
 800c682:	75fb      	strb	r3, [r7, #23]
  return res;
 800c684:	7dfb      	ldrb	r3, [r7, #23]
}
 800c686:	4618      	mov	r0, r3
 800c688:	371c      	adds	r7, #28
 800c68a:	46bd      	mov	sp, r7
 800c68c:	bd90      	pop	{r4, r7, pc}
 800c68e:	bf00      	nop
 800c690:	20006ad4 	.word	0x20006ad4

0800c694 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800c694:	b580      	push	{r7, lr}
 800c696:	b084      	sub	sp, #16
 800c698:	af00      	add	r7, sp, #0
 800c69a:	4603      	mov	r3, r0
 800c69c:	603a      	str	r2, [r7, #0]
 800c69e:	71fb      	strb	r3, [r7, #7]
 800c6a0:	460b      	mov	r3, r1
 800c6a2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800c6a4:	79fb      	ldrb	r3, [r7, #7]
 800c6a6:	4a09      	ldr	r2, [pc, #36]	@ (800c6cc <disk_ioctl+0x38>)
 800c6a8:	009b      	lsls	r3, r3, #2
 800c6aa:	4413      	add	r3, r2
 800c6ac:	685b      	ldr	r3, [r3, #4]
 800c6ae:	691b      	ldr	r3, [r3, #16]
 800c6b0:	79fa      	ldrb	r2, [r7, #7]
 800c6b2:	4906      	ldr	r1, [pc, #24]	@ (800c6cc <disk_ioctl+0x38>)
 800c6b4:	440a      	add	r2, r1
 800c6b6:	7a10      	ldrb	r0, [r2, #8]
 800c6b8:	79b9      	ldrb	r1, [r7, #6]
 800c6ba:	683a      	ldr	r2, [r7, #0]
 800c6bc:	4798      	blx	r3
 800c6be:	4603      	mov	r3, r0
 800c6c0:	73fb      	strb	r3, [r7, #15]
  return res;
 800c6c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6c4:	4618      	mov	r0, r3
 800c6c6:	3710      	adds	r7, #16
 800c6c8:	46bd      	mov	sp, r7
 800c6ca:	bd80      	pop	{r7, pc}
 800c6cc:	20006ad4 	.word	0x20006ad4

0800c6d0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800c6d0:	b480      	push	{r7}
 800c6d2:	b085      	sub	sp, #20
 800c6d4:	af00      	add	r7, sp, #0
 800c6d6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	3301      	adds	r3, #1
 800c6dc:	781b      	ldrb	r3, [r3, #0]
 800c6de:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800c6e0:	89fb      	ldrh	r3, [r7, #14]
 800c6e2:	021b      	lsls	r3, r3, #8
 800c6e4:	b21a      	sxth	r2, r3
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	781b      	ldrb	r3, [r3, #0]
 800c6ea:	b21b      	sxth	r3, r3
 800c6ec:	4313      	orrs	r3, r2
 800c6ee:	b21b      	sxth	r3, r3
 800c6f0:	81fb      	strh	r3, [r7, #14]
	return rv;
 800c6f2:	89fb      	ldrh	r3, [r7, #14]
}
 800c6f4:	4618      	mov	r0, r3
 800c6f6:	3714      	adds	r7, #20
 800c6f8:	46bd      	mov	sp, r7
 800c6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6fe:	4770      	bx	lr

0800c700 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800c700:	b480      	push	{r7}
 800c702:	b085      	sub	sp, #20
 800c704:	af00      	add	r7, sp, #0
 800c706:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	3303      	adds	r3, #3
 800c70c:	781b      	ldrb	r3, [r3, #0]
 800c70e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	021b      	lsls	r3, r3, #8
 800c714:	687a      	ldr	r2, [r7, #4]
 800c716:	3202      	adds	r2, #2
 800c718:	7812      	ldrb	r2, [r2, #0]
 800c71a:	4313      	orrs	r3, r2
 800c71c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	021b      	lsls	r3, r3, #8
 800c722:	687a      	ldr	r2, [r7, #4]
 800c724:	3201      	adds	r2, #1
 800c726:	7812      	ldrb	r2, [r2, #0]
 800c728:	4313      	orrs	r3, r2
 800c72a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	021b      	lsls	r3, r3, #8
 800c730:	687a      	ldr	r2, [r7, #4]
 800c732:	7812      	ldrb	r2, [r2, #0]
 800c734:	4313      	orrs	r3, r2
 800c736:	60fb      	str	r3, [r7, #12]
	return rv;
 800c738:	68fb      	ldr	r3, [r7, #12]
}
 800c73a:	4618      	mov	r0, r3
 800c73c:	3714      	adds	r7, #20
 800c73e:	46bd      	mov	sp, r7
 800c740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c744:	4770      	bx	lr

0800c746 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800c746:	b480      	push	{r7}
 800c748:	b083      	sub	sp, #12
 800c74a:	af00      	add	r7, sp, #0
 800c74c:	6078      	str	r0, [r7, #4]
 800c74e:	460b      	mov	r3, r1
 800c750:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	1c5a      	adds	r2, r3, #1
 800c756:	607a      	str	r2, [r7, #4]
 800c758:	887a      	ldrh	r2, [r7, #2]
 800c75a:	b2d2      	uxtb	r2, r2
 800c75c:	701a      	strb	r2, [r3, #0]
 800c75e:	887b      	ldrh	r3, [r7, #2]
 800c760:	0a1b      	lsrs	r3, r3, #8
 800c762:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	1c5a      	adds	r2, r3, #1
 800c768:	607a      	str	r2, [r7, #4]
 800c76a:	887a      	ldrh	r2, [r7, #2]
 800c76c:	b2d2      	uxtb	r2, r2
 800c76e:	701a      	strb	r2, [r3, #0]
}
 800c770:	bf00      	nop
 800c772:	370c      	adds	r7, #12
 800c774:	46bd      	mov	sp, r7
 800c776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c77a:	4770      	bx	lr

0800c77c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800c77c:	b480      	push	{r7}
 800c77e:	b083      	sub	sp, #12
 800c780:	af00      	add	r7, sp, #0
 800c782:	6078      	str	r0, [r7, #4]
 800c784:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	1c5a      	adds	r2, r3, #1
 800c78a:	607a      	str	r2, [r7, #4]
 800c78c:	683a      	ldr	r2, [r7, #0]
 800c78e:	b2d2      	uxtb	r2, r2
 800c790:	701a      	strb	r2, [r3, #0]
 800c792:	683b      	ldr	r3, [r7, #0]
 800c794:	0a1b      	lsrs	r3, r3, #8
 800c796:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	1c5a      	adds	r2, r3, #1
 800c79c:	607a      	str	r2, [r7, #4]
 800c79e:	683a      	ldr	r2, [r7, #0]
 800c7a0:	b2d2      	uxtb	r2, r2
 800c7a2:	701a      	strb	r2, [r3, #0]
 800c7a4:	683b      	ldr	r3, [r7, #0]
 800c7a6:	0a1b      	lsrs	r3, r3, #8
 800c7a8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	1c5a      	adds	r2, r3, #1
 800c7ae:	607a      	str	r2, [r7, #4]
 800c7b0:	683a      	ldr	r2, [r7, #0]
 800c7b2:	b2d2      	uxtb	r2, r2
 800c7b4:	701a      	strb	r2, [r3, #0]
 800c7b6:	683b      	ldr	r3, [r7, #0]
 800c7b8:	0a1b      	lsrs	r3, r3, #8
 800c7ba:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	1c5a      	adds	r2, r3, #1
 800c7c0:	607a      	str	r2, [r7, #4]
 800c7c2:	683a      	ldr	r2, [r7, #0]
 800c7c4:	b2d2      	uxtb	r2, r2
 800c7c6:	701a      	strb	r2, [r3, #0]
}
 800c7c8:	bf00      	nop
 800c7ca:	370c      	adds	r7, #12
 800c7cc:	46bd      	mov	sp, r7
 800c7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d2:	4770      	bx	lr

0800c7d4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800c7d4:	b480      	push	{r7}
 800c7d6:	b087      	sub	sp, #28
 800c7d8:	af00      	add	r7, sp, #0
 800c7da:	60f8      	str	r0, [r7, #12]
 800c7dc:	60b9      	str	r1, [r7, #8]
 800c7de:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800c7e4:	68bb      	ldr	r3, [r7, #8]
 800c7e6:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d00d      	beq.n	800c80a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800c7ee:	693a      	ldr	r2, [r7, #16]
 800c7f0:	1c53      	adds	r3, r2, #1
 800c7f2:	613b      	str	r3, [r7, #16]
 800c7f4:	697b      	ldr	r3, [r7, #20]
 800c7f6:	1c59      	adds	r1, r3, #1
 800c7f8:	6179      	str	r1, [r7, #20]
 800c7fa:	7812      	ldrb	r2, [r2, #0]
 800c7fc:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	3b01      	subs	r3, #1
 800c802:	607b      	str	r3, [r7, #4]
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	2b00      	cmp	r3, #0
 800c808:	d1f1      	bne.n	800c7ee <mem_cpy+0x1a>
	}
}
 800c80a:	bf00      	nop
 800c80c:	371c      	adds	r7, #28
 800c80e:	46bd      	mov	sp, r7
 800c810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c814:	4770      	bx	lr

0800c816 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800c816:	b480      	push	{r7}
 800c818:	b087      	sub	sp, #28
 800c81a:	af00      	add	r7, sp, #0
 800c81c:	60f8      	str	r0, [r7, #12]
 800c81e:	60b9      	str	r1, [r7, #8]
 800c820:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800c826:	697b      	ldr	r3, [r7, #20]
 800c828:	1c5a      	adds	r2, r3, #1
 800c82a:	617a      	str	r2, [r7, #20]
 800c82c:	68ba      	ldr	r2, [r7, #8]
 800c82e:	b2d2      	uxtb	r2, r2
 800c830:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	3b01      	subs	r3, #1
 800c836:	607b      	str	r3, [r7, #4]
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d1f3      	bne.n	800c826 <mem_set+0x10>
}
 800c83e:	bf00      	nop
 800c840:	bf00      	nop
 800c842:	371c      	adds	r7, #28
 800c844:	46bd      	mov	sp, r7
 800c846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c84a:	4770      	bx	lr

0800c84c <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800c84c:	b480      	push	{r7}
 800c84e:	b089      	sub	sp, #36	@ 0x24
 800c850:	af00      	add	r7, sp, #0
 800c852:	60f8      	str	r0, [r7, #12]
 800c854:	60b9      	str	r1, [r7, #8]
 800c856:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	61fb      	str	r3, [r7, #28]
 800c85c:	68bb      	ldr	r3, [r7, #8]
 800c85e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800c860:	2300      	movs	r3, #0
 800c862:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800c864:	69fb      	ldr	r3, [r7, #28]
 800c866:	1c5a      	adds	r2, r3, #1
 800c868:	61fa      	str	r2, [r7, #28]
 800c86a:	781b      	ldrb	r3, [r3, #0]
 800c86c:	4619      	mov	r1, r3
 800c86e:	69bb      	ldr	r3, [r7, #24]
 800c870:	1c5a      	adds	r2, r3, #1
 800c872:	61ba      	str	r2, [r7, #24]
 800c874:	781b      	ldrb	r3, [r3, #0]
 800c876:	1acb      	subs	r3, r1, r3
 800c878:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	3b01      	subs	r3, #1
 800c87e:	607b      	str	r3, [r7, #4]
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	2b00      	cmp	r3, #0
 800c884:	d002      	beq.n	800c88c <mem_cmp+0x40>
 800c886:	697b      	ldr	r3, [r7, #20]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d0eb      	beq.n	800c864 <mem_cmp+0x18>

	return r;
 800c88c:	697b      	ldr	r3, [r7, #20]
}
 800c88e:	4618      	mov	r0, r3
 800c890:	3724      	adds	r7, #36	@ 0x24
 800c892:	46bd      	mov	sp, r7
 800c894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c898:	4770      	bx	lr

0800c89a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800c89a:	b480      	push	{r7}
 800c89c:	b083      	sub	sp, #12
 800c89e:	af00      	add	r7, sp, #0
 800c8a0:	6078      	str	r0, [r7, #4]
 800c8a2:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800c8a4:	e002      	b.n	800c8ac <chk_chr+0x12>
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	3301      	adds	r3, #1
 800c8aa:	607b      	str	r3, [r7, #4]
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	781b      	ldrb	r3, [r3, #0]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d005      	beq.n	800c8c0 <chk_chr+0x26>
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	781b      	ldrb	r3, [r3, #0]
 800c8b8:	461a      	mov	r2, r3
 800c8ba:	683b      	ldr	r3, [r7, #0]
 800c8bc:	4293      	cmp	r3, r2
 800c8be:	d1f2      	bne.n	800c8a6 <chk_chr+0xc>
	return *str;
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	781b      	ldrb	r3, [r3, #0]
}
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	370c      	adds	r7, #12
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ce:	4770      	bx	lr

0800c8d0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c8d0:	b480      	push	{r7}
 800c8d2:	b085      	sub	sp, #20
 800c8d4:	af00      	add	r7, sp, #0
 800c8d6:	6078      	str	r0, [r7, #4]
 800c8d8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c8da:	2300      	movs	r3, #0
 800c8dc:	60bb      	str	r3, [r7, #8]
 800c8de:	68bb      	ldr	r3, [r7, #8]
 800c8e0:	60fb      	str	r3, [r7, #12]
 800c8e2:	e029      	b.n	800c938 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800c8e4:	4a27      	ldr	r2, [pc, #156]	@ (800c984 <chk_lock+0xb4>)
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	011b      	lsls	r3, r3, #4
 800c8ea:	4413      	add	r3, r2
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d01d      	beq.n	800c92e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c8f2:	4a24      	ldr	r2, [pc, #144]	@ (800c984 <chk_lock+0xb4>)
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	011b      	lsls	r3, r3, #4
 800c8f8:	4413      	add	r3, r2
 800c8fa:	681a      	ldr	r2, [r3, #0]
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	429a      	cmp	r2, r3
 800c902:	d116      	bne.n	800c932 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800c904:	4a1f      	ldr	r2, [pc, #124]	@ (800c984 <chk_lock+0xb4>)
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	011b      	lsls	r3, r3, #4
 800c90a:	4413      	add	r3, r2
 800c90c:	3304      	adds	r3, #4
 800c90e:	681a      	ldr	r2, [r3, #0]
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c914:	429a      	cmp	r2, r3
 800c916:	d10c      	bne.n	800c932 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c918:	4a1a      	ldr	r2, [pc, #104]	@ (800c984 <chk_lock+0xb4>)
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	011b      	lsls	r3, r3, #4
 800c91e:	4413      	add	r3, r2
 800c920:	3308      	adds	r3, #8
 800c922:	681a      	ldr	r2, [r3, #0]
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800c928:	429a      	cmp	r2, r3
 800c92a:	d102      	bne.n	800c932 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c92c:	e007      	b.n	800c93e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800c92e:	2301      	movs	r3, #1
 800c930:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	3301      	adds	r3, #1
 800c936:	60fb      	str	r3, [r7, #12]
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	2b01      	cmp	r3, #1
 800c93c:	d9d2      	bls.n	800c8e4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	2b02      	cmp	r3, #2
 800c942:	d109      	bne.n	800c958 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800c944:	68bb      	ldr	r3, [r7, #8]
 800c946:	2b00      	cmp	r3, #0
 800c948:	d102      	bne.n	800c950 <chk_lock+0x80>
 800c94a:	683b      	ldr	r3, [r7, #0]
 800c94c:	2b02      	cmp	r3, #2
 800c94e:	d101      	bne.n	800c954 <chk_lock+0x84>
 800c950:	2300      	movs	r3, #0
 800c952:	e010      	b.n	800c976 <chk_lock+0xa6>
 800c954:	2312      	movs	r3, #18
 800c956:	e00e      	b.n	800c976 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800c958:	683b      	ldr	r3, [r7, #0]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d108      	bne.n	800c970 <chk_lock+0xa0>
 800c95e:	4a09      	ldr	r2, [pc, #36]	@ (800c984 <chk_lock+0xb4>)
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	011b      	lsls	r3, r3, #4
 800c964:	4413      	add	r3, r2
 800c966:	330c      	adds	r3, #12
 800c968:	881b      	ldrh	r3, [r3, #0]
 800c96a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c96e:	d101      	bne.n	800c974 <chk_lock+0xa4>
 800c970:	2310      	movs	r3, #16
 800c972:	e000      	b.n	800c976 <chk_lock+0xa6>
 800c974:	2300      	movs	r3, #0
}
 800c976:	4618      	mov	r0, r3
 800c978:	3714      	adds	r7, #20
 800c97a:	46bd      	mov	sp, r7
 800c97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c980:	4770      	bx	lr
 800c982:	bf00      	nop
 800c984:	20006ab4 	.word	0x20006ab4

0800c988 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800c988:	b480      	push	{r7}
 800c98a:	b083      	sub	sp, #12
 800c98c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c98e:	2300      	movs	r3, #0
 800c990:	607b      	str	r3, [r7, #4]
 800c992:	e002      	b.n	800c99a <enq_lock+0x12>
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	3301      	adds	r3, #1
 800c998:	607b      	str	r3, [r7, #4]
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	2b01      	cmp	r3, #1
 800c99e:	d806      	bhi.n	800c9ae <enq_lock+0x26>
 800c9a0:	4a09      	ldr	r2, [pc, #36]	@ (800c9c8 <enq_lock+0x40>)
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	011b      	lsls	r3, r3, #4
 800c9a6:	4413      	add	r3, r2
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d1f2      	bne.n	800c994 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	2b02      	cmp	r3, #2
 800c9b2:	bf14      	ite	ne
 800c9b4:	2301      	movne	r3, #1
 800c9b6:	2300      	moveq	r3, #0
 800c9b8:	b2db      	uxtb	r3, r3
}
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	370c      	adds	r7, #12
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c4:	4770      	bx	lr
 800c9c6:	bf00      	nop
 800c9c8:	20006ab4 	.word	0x20006ab4

0800c9cc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c9cc:	b480      	push	{r7}
 800c9ce:	b085      	sub	sp, #20
 800c9d0:	af00      	add	r7, sp, #0
 800c9d2:	6078      	str	r0, [r7, #4]
 800c9d4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c9d6:	2300      	movs	r3, #0
 800c9d8:	60fb      	str	r3, [r7, #12]
 800c9da:	e01f      	b.n	800ca1c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800c9dc:	4a41      	ldr	r2, [pc, #260]	@ (800cae4 <inc_lock+0x118>)
 800c9de:	68fb      	ldr	r3, [r7, #12]
 800c9e0:	011b      	lsls	r3, r3, #4
 800c9e2:	4413      	add	r3, r2
 800c9e4:	681a      	ldr	r2, [r3, #0]
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	429a      	cmp	r2, r3
 800c9ec:	d113      	bne.n	800ca16 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800c9ee:	4a3d      	ldr	r2, [pc, #244]	@ (800cae4 <inc_lock+0x118>)
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	011b      	lsls	r3, r3, #4
 800c9f4:	4413      	add	r3, r2
 800c9f6:	3304      	adds	r3, #4
 800c9f8:	681a      	ldr	r2, [r3, #0]
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800c9fe:	429a      	cmp	r2, r3
 800ca00:	d109      	bne.n	800ca16 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800ca02:	4a38      	ldr	r2, [pc, #224]	@ (800cae4 <inc_lock+0x118>)
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	011b      	lsls	r3, r3, #4
 800ca08:	4413      	add	r3, r2
 800ca0a:	3308      	adds	r3, #8
 800ca0c:	681a      	ldr	r2, [r3, #0]
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800ca12:	429a      	cmp	r2, r3
 800ca14:	d006      	beq.n	800ca24 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	3301      	adds	r3, #1
 800ca1a:	60fb      	str	r3, [r7, #12]
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	2b01      	cmp	r3, #1
 800ca20:	d9dc      	bls.n	800c9dc <inc_lock+0x10>
 800ca22:	e000      	b.n	800ca26 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800ca24:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	2b02      	cmp	r3, #2
 800ca2a:	d132      	bne.n	800ca92 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ca2c:	2300      	movs	r3, #0
 800ca2e:	60fb      	str	r3, [r7, #12]
 800ca30:	e002      	b.n	800ca38 <inc_lock+0x6c>
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	3301      	adds	r3, #1
 800ca36:	60fb      	str	r3, [r7, #12]
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	2b01      	cmp	r3, #1
 800ca3c:	d806      	bhi.n	800ca4c <inc_lock+0x80>
 800ca3e:	4a29      	ldr	r2, [pc, #164]	@ (800cae4 <inc_lock+0x118>)
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	011b      	lsls	r3, r3, #4
 800ca44:	4413      	add	r3, r2
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d1f2      	bne.n	800ca32 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	2b02      	cmp	r3, #2
 800ca50:	d101      	bne.n	800ca56 <inc_lock+0x8a>
 800ca52:	2300      	movs	r3, #0
 800ca54:	e040      	b.n	800cad8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	681a      	ldr	r2, [r3, #0]
 800ca5a:	4922      	ldr	r1, [pc, #136]	@ (800cae4 <inc_lock+0x118>)
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	011b      	lsls	r3, r3, #4
 800ca60:	440b      	add	r3, r1
 800ca62:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	689a      	ldr	r2, [r3, #8]
 800ca68:	491e      	ldr	r1, [pc, #120]	@ (800cae4 <inc_lock+0x118>)
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	011b      	lsls	r3, r3, #4
 800ca6e:	440b      	add	r3, r1
 800ca70:	3304      	adds	r3, #4
 800ca72:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	695a      	ldr	r2, [r3, #20]
 800ca78:	491a      	ldr	r1, [pc, #104]	@ (800cae4 <inc_lock+0x118>)
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	011b      	lsls	r3, r3, #4
 800ca7e:	440b      	add	r3, r1
 800ca80:	3308      	adds	r3, #8
 800ca82:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800ca84:	4a17      	ldr	r2, [pc, #92]	@ (800cae4 <inc_lock+0x118>)
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	011b      	lsls	r3, r3, #4
 800ca8a:	4413      	add	r3, r2
 800ca8c:	330c      	adds	r3, #12
 800ca8e:	2200      	movs	r2, #0
 800ca90:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800ca92:	683b      	ldr	r3, [r7, #0]
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d009      	beq.n	800caac <inc_lock+0xe0>
 800ca98:	4a12      	ldr	r2, [pc, #72]	@ (800cae4 <inc_lock+0x118>)
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	011b      	lsls	r3, r3, #4
 800ca9e:	4413      	add	r3, r2
 800caa0:	330c      	adds	r3, #12
 800caa2:	881b      	ldrh	r3, [r3, #0]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d001      	beq.n	800caac <inc_lock+0xe0>
 800caa8:	2300      	movs	r3, #0
 800caaa:	e015      	b.n	800cad8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800caac:	683b      	ldr	r3, [r7, #0]
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d108      	bne.n	800cac4 <inc_lock+0xf8>
 800cab2:	4a0c      	ldr	r2, [pc, #48]	@ (800cae4 <inc_lock+0x118>)
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	011b      	lsls	r3, r3, #4
 800cab8:	4413      	add	r3, r2
 800caba:	330c      	adds	r3, #12
 800cabc:	881b      	ldrh	r3, [r3, #0]
 800cabe:	3301      	adds	r3, #1
 800cac0:	b29a      	uxth	r2, r3
 800cac2:	e001      	b.n	800cac8 <inc_lock+0xfc>
 800cac4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cac8:	4906      	ldr	r1, [pc, #24]	@ (800cae4 <inc_lock+0x118>)
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	011b      	lsls	r3, r3, #4
 800cace:	440b      	add	r3, r1
 800cad0:	330c      	adds	r3, #12
 800cad2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	3301      	adds	r3, #1
}
 800cad8:	4618      	mov	r0, r3
 800cada:	3714      	adds	r7, #20
 800cadc:	46bd      	mov	sp, r7
 800cade:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cae2:	4770      	bx	lr
 800cae4:	20006ab4 	.word	0x20006ab4

0800cae8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800cae8:	b480      	push	{r7}
 800caea:	b085      	sub	sp, #20
 800caec:	af00      	add	r7, sp, #0
 800caee:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	3b01      	subs	r3, #1
 800caf4:	607b      	str	r3, [r7, #4]
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	2b01      	cmp	r3, #1
 800cafa:	d825      	bhi.n	800cb48 <dec_lock+0x60>
		n = Files[i].ctr;
 800cafc:	4a17      	ldr	r2, [pc, #92]	@ (800cb5c <dec_lock+0x74>)
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	011b      	lsls	r3, r3, #4
 800cb02:	4413      	add	r3, r2
 800cb04:	330c      	adds	r3, #12
 800cb06:	881b      	ldrh	r3, [r3, #0]
 800cb08:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800cb0a:	89fb      	ldrh	r3, [r7, #14]
 800cb0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cb10:	d101      	bne.n	800cb16 <dec_lock+0x2e>
 800cb12:	2300      	movs	r3, #0
 800cb14:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800cb16:	89fb      	ldrh	r3, [r7, #14]
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d002      	beq.n	800cb22 <dec_lock+0x3a>
 800cb1c:	89fb      	ldrh	r3, [r7, #14]
 800cb1e:	3b01      	subs	r3, #1
 800cb20:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800cb22:	4a0e      	ldr	r2, [pc, #56]	@ (800cb5c <dec_lock+0x74>)
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	011b      	lsls	r3, r3, #4
 800cb28:	4413      	add	r3, r2
 800cb2a:	330c      	adds	r3, #12
 800cb2c:	89fa      	ldrh	r2, [r7, #14]
 800cb2e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800cb30:	89fb      	ldrh	r3, [r7, #14]
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d105      	bne.n	800cb42 <dec_lock+0x5a>
 800cb36:	4a09      	ldr	r2, [pc, #36]	@ (800cb5c <dec_lock+0x74>)
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	011b      	lsls	r3, r3, #4
 800cb3c:	4413      	add	r3, r2
 800cb3e:	2200      	movs	r2, #0
 800cb40:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800cb42:	2300      	movs	r3, #0
 800cb44:	737b      	strb	r3, [r7, #13]
 800cb46:	e001      	b.n	800cb4c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800cb48:	2302      	movs	r3, #2
 800cb4a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800cb4c:	7b7b      	ldrb	r3, [r7, #13]
}
 800cb4e:	4618      	mov	r0, r3
 800cb50:	3714      	adds	r7, #20
 800cb52:	46bd      	mov	sp, r7
 800cb54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb58:	4770      	bx	lr
 800cb5a:	bf00      	nop
 800cb5c:	20006ab4 	.word	0x20006ab4

0800cb60 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800cb60:	b480      	push	{r7}
 800cb62:	b085      	sub	sp, #20
 800cb64:	af00      	add	r7, sp, #0
 800cb66:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800cb68:	2300      	movs	r3, #0
 800cb6a:	60fb      	str	r3, [r7, #12]
 800cb6c:	e010      	b.n	800cb90 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800cb6e:	4a0d      	ldr	r2, [pc, #52]	@ (800cba4 <clear_lock+0x44>)
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	011b      	lsls	r3, r3, #4
 800cb74:	4413      	add	r3, r2
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	687a      	ldr	r2, [r7, #4]
 800cb7a:	429a      	cmp	r2, r3
 800cb7c:	d105      	bne.n	800cb8a <clear_lock+0x2a>
 800cb7e:	4a09      	ldr	r2, [pc, #36]	@ (800cba4 <clear_lock+0x44>)
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	011b      	lsls	r3, r3, #4
 800cb84:	4413      	add	r3, r2
 800cb86:	2200      	movs	r2, #0
 800cb88:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	3301      	adds	r3, #1
 800cb8e:	60fb      	str	r3, [r7, #12]
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	2b01      	cmp	r3, #1
 800cb94:	d9eb      	bls.n	800cb6e <clear_lock+0xe>
	}
}
 800cb96:	bf00      	nop
 800cb98:	bf00      	nop
 800cb9a:	3714      	adds	r7, #20
 800cb9c:	46bd      	mov	sp, r7
 800cb9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba2:	4770      	bx	lr
 800cba4:	20006ab4 	.word	0x20006ab4

0800cba8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800cba8:	b580      	push	{r7, lr}
 800cbaa:	b086      	sub	sp, #24
 800cbac:	af00      	add	r7, sp, #0
 800cbae:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800cbb0:	2300      	movs	r3, #0
 800cbb2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	78db      	ldrb	r3, [r3, #3]
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d034      	beq.n	800cc26 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cbc0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	7858      	ldrb	r0, [r3, #1]
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cbcc:	2301      	movs	r3, #1
 800cbce:	697a      	ldr	r2, [r7, #20]
 800cbd0:	f7ff fd40 	bl	800c654 <disk_write>
 800cbd4:	4603      	mov	r3, r0
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d002      	beq.n	800cbe0 <sync_window+0x38>
			res = FR_DISK_ERR;
 800cbda:	2301      	movs	r3, #1
 800cbdc:	73fb      	strb	r3, [r7, #15]
 800cbde:	e022      	b.n	800cc26 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	2200      	movs	r2, #0
 800cbe4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	6a1b      	ldr	r3, [r3, #32]
 800cbea:	697a      	ldr	r2, [r7, #20]
 800cbec:	1ad2      	subs	r2, r2, r3
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	699b      	ldr	r3, [r3, #24]
 800cbf2:	429a      	cmp	r2, r3
 800cbf4:	d217      	bcs.n	800cc26 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	789b      	ldrb	r3, [r3, #2]
 800cbfa:	613b      	str	r3, [r7, #16]
 800cbfc:	e010      	b.n	800cc20 <sync_window+0x78>
					wsect += fs->fsize;
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	699b      	ldr	r3, [r3, #24]
 800cc02:	697a      	ldr	r2, [r7, #20]
 800cc04:	4413      	add	r3, r2
 800cc06:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	7858      	ldrb	r0, [r3, #1]
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cc12:	2301      	movs	r3, #1
 800cc14:	697a      	ldr	r2, [r7, #20]
 800cc16:	f7ff fd1d 	bl	800c654 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800cc1a:	693b      	ldr	r3, [r7, #16]
 800cc1c:	3b01      	subs	r3, #1
 800cc1e:	613b      	str	r3, [r7, #16]
 800cc20:	693b      	ldr	r3, [r7, #16]
 800cc22:	2b01      	cmp	r3, #1
 800cc24:	d8eb      	bhi.n	800cbfe <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800cc26:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc28:	4618      	mov	r0, r3
 800cc2a:	3718      	adds	r7, #24
 800cc2c:	46bd      	mov	sp, r7
 800cc2e:	bd80      	pop	{r7, pc}

0800cc30 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800cc30:	b580      	push	{r7, lr}
 800cc32:	b084      	sub	sp, #16
 800cc34:	af00      	add	r7, sp, #0
 800cc36:	6078      	str	r0, [r7, #4]
 800cc38:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800cc3a:	2300      	movs	r3, #0
 800cc3c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc42:	683a      	ldr	r2, [r7, #0]
 800cc44:	429a      	cmp	r2, r3
 800cc46:	d01b      	beq.n	800cc80 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800cc48:	6878      	ldr	r0, [r7, #4]
 800cc4a:	f7ff ffad 	bl	800cba8 <sync_window>
 800cc4e:	4603      	mov	r3, r0
 800cc50:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800cc52:	7bfb      	ldrb	r3, [r7, #15]
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d113      	bne.n	800cc80 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	7858      	ldrb	r0, [r3, #1]
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cc62:	2301      	movs	r3, #1
 800cc64:	683a      	ldr	r2, [r7, #0]
 800cc66:	f7ff fcd5 	bl	800c614 <disk_read>
 800cc6a:	4603      	mov	r3, r0
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d004      	beq.n	800cc7a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800cc70:	f04f 33ff 	mov.w	r3, #4294967295
 800cc74:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800cc76:	2301      	movs	r3, #1
 800cc78:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	683a      	ldr	r2, [r7, #0]
 800cc7e:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 800cc80:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc82:	4618      	mov	r0, r3
 800cc84:	3710      	adds	r7, #16
 800cc86:	46bd      	mov	sp, r7
 800cc88:	bd80      	pop	{r7, pc}
	...

0800cc8c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800cc8c:	b580      	push	{r7, lr}
 800cc8e:	b084      	sub	sp, #16
 800cc90:	af00      	add	r7, sp, #0
 800cc92:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800cc94:	6878      	ldr	r0, [r7, #4]
 800cc96:	f7ff ff87 	bl	800cba8 <sync_window>
 800cc9a:	4603      	mov	r3, r0
 800cc9c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800cc9e:	7bfb      	ldrb	r3, [r7, #15]
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d158      	bne.n	800cd56 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	781b      	ldrb	r3, [r3, #0]
 800cca8:	2b03      	cmp	r3, #3
 800ccaa:	d148      	bne.n	800cd3e <sync_fs+0xb2>
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	791b      	ldrb	r3, [r3, #4]
 800ccb0:	2b01      	cmp	r3, #1
 800ccb2:	d144      	bne.n	800cd3e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	3330      	adds	r3, #48	@ 0x30
 800ccb8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ccbc:	2100      	movs	r1, #0
 800ccbe:	4618      	mov	r0, r3
 800ccc0:	f7ff fda9 	bl	800c816 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	3330      	adds	r3, #48	@ 0x30
 800ccc8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800cccc:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800ccd0:	4618      	mov	r0, r3
 800ccd2:	f7ff fd38 	bl	800c746 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	3330      	adds	r3, #48	@ 0x30
 800ccda:	4921      	ldr	r1, [pc, #132]	@ (800cd60 <sync_fs+0xd4>)
 800ccdc:	4618      	mov	r0, r3
 800ccde:	f7ff fd4d 	bl	800c77c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	3330      	adds	r3, #48	@ 0x30
 800cce6:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800ccea:	491e      	ldr	r1, [pc, #120]	@ (800cd64 <sync_fs+0xd8>)
 800ccec:	4618      	mov	r0, r3
 800ccee:	f7ff fd45 	bl	800c77c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	3330      	adds	r3, #48	@ 0x30
 800ccf6:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	691b      	ldr	r3, [r3, #16]
 800ccfe:	4619      	mov	r1, r3
 800cd00:	4610      	mov	r0, r2
 800cd02:	f7ff fd3b 	bl	800c77c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	3330      	adds	r3, #48	@ 0x30
 800cd0a:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	68db      	ldr	r3, [r3, #12]
 800cd12:	4619      	mov	r1, r3
 800cd14:	4610      	mov	r0, r2
 800cd16:	f7ff fd31 	bl	800c77c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	69db      	ldr	r3, [r3, #28]
 800cd1e:	1c5a      	adds	r2, r3, #1
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	7858      	ldrb	r0, [r3, #1]
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cd32:	2301      	movs	r3, #1
 800cd34:	f7ff fc8e 	bl	800c654 <disk_write>
			fs->fsi_flag = 0;
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	2200      	movs	r2, #0
 800cd3c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	785b      	ldrb	r3, [r3, #1]
 800cd42:	2200      	movs	r2, #0
 800cd44:	2100      	movs	r1, #0
 800cd46:	4618      	mov	r0, r3
 800cd48:	f7ff fca4 	bl	800c694 <disk_ioctl>
 800cd4c:	4603      	mov	r3, r0
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d001      	beq.n	800cd56 <sync_fs+0xca>
 800cd52:	2301      	movs	r3, #1
 800cd54:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800cd56:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd58:	4618      	mov	r0, r3
 800cd5a:	3710      	adds	r7, #16
 800cd5c:	46bd      	mov	sp, r7
 800cd5e:	bd80      	pop	{r7, pc}
 800cd60:	41615252 	.word	0x41615252
 800cd64:	61417272 	.word	0x61417272

0800cd68 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800cd68:	b480      	push	{r7}
 800cd6a:	b083      	sub	sp, #12
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	6078      	str	r0, [r7, #4]
 800cd70:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800cd72:	683b      	ldr	r3, [r7, #0]
 800cd74:	3b02      	subs	r3, #2
 800cd76:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	695b      	ldr	r3, [r3, #20]
 800cd7c:	3b02      	subs	r3, #2
 800cd7e:	683a      	ldr	r2, [r7, #0]
 800cd80:	429a      	cmp	r2, r3
 800cd82:	d301      	bcc.n	800cd88 <clust2sect+0x20>
 800cd84:	2300      	movs	r3, #0
 800cd86:	e008      	b.n	800cd9a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	895b      	ldrh	r3, [r3, #10]
 800cd8c:	461a      	mov	r2, r3
 800cd8e:	683b      	ldr	r3, [r7, #0]
 800cd90:	fb03 f202 	mul.w	r2, r3, r2
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd98:	4413      	add	r3, r2
}
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	370c      	adds	r7, #12
 800cd9e:	46bd      	mov	sp, r7
 800cda0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda4:	4770      	bx	lr

0800cda6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800cda6:	b580      	push	{r7, lr}
 800cda8:	b086      	sub	sp, #24
 800cdaa:	af00      	add	r7, sp, #0
 800cdac:	6078      	str	r0, [r7, #4]
 800cdae:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800cdb6:	683b      	ldr	r3, [r7, #0]
 800cdb8:	2b01      	cmp	r3, #1
 800cdba:	d904      	bls.n	800cdc6 <get_fat+0x20>
 800cdbc:	693b      	ldr	r3, [r7, #16]
 800cdbe:	695b      	ldr	r3, [r3, #20]
 800cdc0:	683a      	ldr	r2, [r7, #0]
 800cdc2:	429a      	cmp	r2, r3
 800cdc4:	d302      	bcc.n	800cdcc <get_fat+0x26>
		val = 1;	/* Internal error */
 800cdc6:	2301      	movs	r3, #1
 800cdc8:	617b      	str	r3, [r7, #20]
 800cdca:	e08e      	b.n	800ceea <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800cdcc:	f04f 33ff 	mov.w	r3, #4294967295
 800cdd0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800cdd2:	693b      	ldr	r3, [r7, #16]
 800cdd4:	781b      	ldrb	r3, [r3, #0]
 800cdd6:	2b03      	cmp	r3, #3
 800cdd8:	d061      	beq.n	800ce9e <get_fat+0xf8>
 800cdda:	2b03      	cmp	r3, #3
 800cddc:	dc7b      	bgt.n	800ced6 <get_fat+0x130>
 800cdde:	2b01      	cmp	r3, #1
 800cde0:	d002      	beq.n	800cde8 <get_fat+0x42>
 800cde2:	2b02      	cmp	r3, #2
 800cde4:	d041      	beq.n	800ce6a <get_fat+0xc4>
 800cde6:	e076      	b.n	800ced6 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800cde8:	683b      	ldr	r3, [r7, #0]
 800cdea:	60fb      	str	r3, [r7, #12]
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	085b      	lsrs	r3, r3, #1
 800cdf0:	68fa      	ldr	r2, [r7, #12]
 800cdf2:	4413      	add	r3, r2
 800cdf4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cdf6:	693b      	ldr	r3, [r7, #16]
 800cdf8:	6a1a      	ldr	r2, [r3, #32]
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	0a5b      	lsrs	r3, r3, #9
 800cdfe:	4413      	add	r3, r2
 800ce00:	4619      	mov	r1, r3
 800ce02:	6938      	ldr	r0, [r7, #16]
 800ce04:	f7ff ff14 	bl	800cc30 <move_window>
 800ce08:	4603      	mov	r3, r0
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d166      	bne.n	800cedc <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	1c5a      	adds	r2, r3, #1
 800ce12:	60fa      	str	r2, [r7, #12]
 800ce14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce18:	693a      	ldr	r2, [r7, #16]
 800ce1a:	4413      	add	r3, r2
 800ce1c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ce20:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ce22:	693b      	ldr	r3, [r7, #16]
 800ce24:	6a1a      	ldr	r2, [r3, #32]
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	0a5b      	lsrs	r3, r3, #9
 800ce2a:	4413      	add	r3, r2
 800ce2c:	4619      	mov	r1, r3
 800ce2e:	6938      	ldr	r0, [r7, #16]
 800ce30:	f7ff fefe 	bl	800cc30 <move_window>
 800ce34:	4603      	mov	r3, r0
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d152      	bne.n	800cee0 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce40:	693a      	ldr	r2, [r7, #16]
 800ce42:	4413      	add	r3, r2
 800ce44:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ce48:	021b      	lsls	r3, r3, #8
 800ce4a:	68ba      	ldr	r2, [r7, #8]
 800ce4c:	4313      	orrs	r3, r2
 800ce4e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800ce50:	683b      	ldr	r3, [r7, #0]
 800ce52:	f003 0301 	and.w	r3, r3, #1
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d002      	beq.n	800ce60 <get_fat+0xba>
 800ce5a:	68bb      	ldr	r3, [r7, #8]
 800ce5c:	091b      	lsrs	r3, r3, #4
 800ce5e:	e002      	b.n	800ce66 <get_fat+0xc0>
 800ce60:	68bb      	ldr	r3, [r7, #8]
 800ce62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ce66:	617b      	str	r3, [r7, #20]
			break;
 800ce68:	e03f      	b.n	800ceea <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800ce6a:	693b      	ldr	r3, [r7, #16]
 800ce6c:	6a1a      	ldr	r2, [r3, #32]
 800ce6e:	683b      	ldr	r3, [r7, #0]
 800ce70:	0a1b      	lsrs	r3, r3, #8
 800ce72:	4413      	add	r3, r2
 800ce74:	4619      	mov	r1, r3
 800ce76:	6938      	ldr	r0, [r7, #16]
 800ce78:	f7ff feda 	bl	800cc30 <move_window>
 800ce7c:	4603      	mov	r3, r0
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d130      	bne.n	800cee4 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800ce82:	693b      	ldr	r3, [r7, #16]
 800ce84:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ce88:	683b      	ldr	r3, [r7, #0]
 800ce8a:	005b      	lsls	r3, r3, #1
 800ce8c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800ce90:	4413      	add	r3, r2
 800ce92:	4618      	mov	r0, r3
 800ce94:	f7ff fc1c 	bl	800c6d0 <ld_word>
 800ce98:	4603      	mov	r3, r0
 800ce9a:	617b      	str	r3, [r7, #20]
			break;
 800ce9c:	e025      	b.n	800ceea <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800ce9e:	693b      	ldr	r3, [r7, #16]
 800cea0:	6a1a      	ldr	r2, [r3, #32]
 800cea2:	683b      	ldr	r3, [r7, #0]
 800cea4:	09db      	lsrs	r3, r3, #7
 800cea6:	4413      	add	r3, r2
 800cea8:	4619      	mov	r1, r3
 800ceaa:	6938      	ldr	r0, [r7, #16]
 800ceac:	f7ff fec0 	bl	800cc30 <move_window>
 800ceb0:	4603      	mov	r3, r0
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d118      	bne.n	800cee8 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800ceb6:	693b      	ldr	r3, [r7, #16]
 800ceb8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cebc:	683b      	ldr	r3, [r7, #0]
 800cebe:	009b      	lsls	r3, r3, #2
 800cec0:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800cec4:	4413      	add	r3, r2
 800cec6:	4618      	mov	r0, r3
 800cec8:	f7ff fc1a 	bl	800c700 <ld_dword>
 800cecc:	4603      	mov	r3, r0
 800cece:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800ced2:	617b      	str	r3, [r7, #20]
			break;
 800ced4:	e009      	b.n	800ceea <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800ced6:	2301      	movs	r3, #1
 800ced8:	617b      	str	r3, [r7, #20]
 800ceda:	e006      	b.n	800ceea <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cedc:	bf00      	nop
 800cede:	e004      	b.n	800ceea <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cee0:	bf00      	nop
 800cee2:	e002      	b.n	800ceea <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800cee4:	bf00      	nop
 800cee6:	e000      	b.n	800ceea <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800cee8:	bf00      	nop
		}
	}

	return val;
 800ceea:	697b      	ldr	r3, [r7, #20]
}
 800ceec:	4618      	mov	r0, r3
 800ceee:	3718      	adds	r7, #24
 800cef0:	46bd      	mov	sp, r7
 800cef2:	bd80      	pop	{r7, pc}

0800cef4 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800cef4:	b590      	push	{r4, r7, lr}
 800cef6:	b089      	sub	sp, #36	@ 0x24
 800cef8:	af00      	add	r7, sp, #0
 800cefa:	60f8      	str	r0, [r7, #12]
 800cefc:	60b9      	str	r1, [r7, #8]
 800cefe:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800cf00:	2302      	movs	r3, #2
 800cf02:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800cf04:	68bb      	ldr	r3, [r7, #8]
 800cf06:	2b01      	cmp	r3, #1
 800cf08:	f240 80d9 	bls.w	800d0be <put_fat+0x1ca>
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	695b      	ldr	r3, [r3, #20]
 800cf10:	68ba      	ldr	r2, [r7, #8]
 800cf12:	429a      	cmp	r2, r3
 800cf14:	f080 80d3 	bcs.w	800d0be <put_fat+0x1ca>
		switch (fs->fs_type) {
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	781b      	ldrb	r3, [r3, #0]
 800cf1c:	2b03      	cmp	r3, #3
 800cf1e:	f000 8096 	beq.w	800d04e <put_fat+0x15a>
 800cf22:	2b03      	cmp	r3, #3
 800cf24:	f300 80cb 	bgt.w	800d0be <put_fat+0x1ca>
 800cf28:	2b01      	cmp	r3, #1
 800cf2a:	d002      	beq.n	800cf32 <put_fat+0x3e>
 800cf2c:	2b02      	cmp	r3, #2
 800cf2e:	d06e      	beq.n	800d00e <put_fat+0x11a>
 800cf30:	e0c5      	b.n	800d0be <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800cf32:	68bb      	ldr	r3, [r7, #8]
 800cf34:	61bb      	str	r3, [r7, #24]
 800cf36:	69bb      	ldr	r3, [r7, #24]
 800cf38:	085b      	lsrs	r3, r3, #1
 800cf3a:	69ba      	ldr	r2, [r7, #24]
 800cf3c:	4413      	add	r3, r2
 800cf3e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	6a1a      	ldr	r2, [r3, #32]
 800cf44:	69bb      	ldr	r3, [r7, #24]
 800cf46:	0a5b      	lsrs	r3, r3, #9
 800cf48:	4413      	add	r3, r2
 800cf4a:	4619      	mov	r1, r3
 800cf4c:	68f8      	ldr	r0, [r7, #12]
 800cf4e:	f7ff fe6f 	bl	800cc30 <move_window>
 800cf52:	4603      	mov	r3, r0
 800cf54:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cf56:	7ffb      	ldrb	r3, [r7, #31]
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	f040 80a9 	bne.w	800d0b0 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cf64:	69bb      	ldr	r3, [r7, #24]
 800cf66:	1c59      	adds	r1, r3, #1
 800cf68:	61b9      	str	r1, [r7, #24]
 800cf6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf6e:	4413      	add	r3, r2
 800cf70:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800cf72:	68bb      	ldr	r3, [r7, #8]
 800cf74:	f003 0301 	and.w	r3, r3, #1
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d00d      	beq.n	800cf98 <put_fat+0xa4>
 800cf7c:	697b      	ldr	r3, [r7, #20]
 800cf7e:	781b      	ldrb	r3, [r3, #0]
 800cf80:	b25b      	sxtb	r3, r3
 800cf82:	f003 030f 	and.w	r3, r3, #15
 800cf86:	b25a      	sxtb	r2, r3
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	b2db      	uxtb	r3, r3
 800cf8c:	011b      	lsls	r3, r3, #4
 800cf8e:	b25b      	sxtb	r3, r3
 800cf90:	4313      	orrs	r3, r2
 800cf92:	b25b      	sxtb	r3, r3
 800cf94:	b2db      	uxtb	r3, r3
 800cf96:	e001      	b.n	800cf9c <put_fat+0xa8>
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	b2db      	uxtb	r3, r3
 800cf9c:	697a      	ldr	r2, [r7, #20]
 800cf9e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	2201      	movs	r2, #1
 800cfa4:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	6a1a      	ldr	r2, [r3, #32]
 800cfaa:	69bb      	ldr	r3, [r7, #24]
 800cfac:	0a5b      	lsrs	r3, r3, #9
 800cfae:	4413      	add	r3, r2
 800cfb0:	4619      	mov	r1, r3
 800cfb2:	68f8      	ldr	r0, [r7, #12]
 800cfb4:	f7ff fe3c 	bl	800cc30 <move_window>
 800cfb8:	4603      	mov	r3, r0
 800cfba:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cfbc:	7ffb      	ldrb	r3, [r7, #31]
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d178      	bne.n	800d0b4 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cfc8:	69bb      	ldr	r3, [r7, #24]
 800cfca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cfce:	4413      	add	r3, r2
 800cfd0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800cfd2:	68bb      	ldr	r3, [r7, #8]
 800cfd4:	f003 0301 	and.w	r3, r3, #1
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d003      	beq.n	800cfe4 <put_fat+0xf0>
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	091b      	lsrs	r3, r3, #4
 800cfe0:	b2db      	uxtb	r3, r3
 800cfe2:	e00e      	b.n	800d002 <put_fat+0x10e>
 800cfe4:	697b      	ldr	r3, [r7, #20]
 800cfe6:	781b      	ldrb	r3, [r3, #0]
 800cfe8:	b25b      	sxtb	r3, r3
 800cfea:	f023 030f 	bic.w	r3, r3, #15
 800cfee:	b25a      	sxtb	r2, r3
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	0a1b      	lsrs	r3, r3, #8
 800cff4:	b25b      	sxtb	r3, r3
 800cff6:	f003 030f 	and.w	r3, r3, #15
 800cffa:	b25b      	sxtb	r3, r3
 800cffc:	4313      	orrs	r3, r2
 800cffe:	b25b      	sxtb	r3, r3
 800d000:	b2db      	uxtb	r3, r3
 800d002:	697a      	ldr	r2, [r7, #20]
 800d004:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d006:	68fb      	ldr	r3, [r7, #12]
 800d008:	2201      	movs	r2, #1
 800d00a:	70da      	strb	r2, [r3, #3]
			break;
 800d00c:	e057      	b.n	800d0be <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	6a1a      	ldr	r2, [r3, #32]
 800d012:	68bb      	ldr	r3, [r7, #8]
 800d014:	0a1b      	lsrs	r3, r3, #8
 800d016:	4413      	add	r3, r2
 800d018:	4619      	mov	r1, r3
 800d01a:	68f8      	ldr	r0, [r7, #12]
 800d01c:	f7ff fe08 	bl	800cc30 <move_window>
 800d020:	4603      	mov	r3, r0
 800d022:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d024:	7ffb      	ldrb	r3, [r7, #31]
 800d026:	2b00      	cmp	r3, #0
 800d028:	d146      	bne.n	800d0b8 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d030:	68bb      	ldr	r3, [r7, #8]
 800d032:	005b      	lsls	r3, r3, #1
 800d034:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800d038:	4413      	add	r3, r2
 800d03a:	687a      	ldr	r2, [r7, #4]
 800d03c:	b292      	uxth	r2, r2
 800d03e:	4611      	mov	r1, r2
 800d040:	4618      	mov	r0, r3
 800d042:	f7ff fb80 	bl	800c746 <st_word>
			fs->wflag = 1;
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	2201      	movs	r2, #1
 800d04a:	70da      	strb	r2, [r3, #3]
			break;
 800d04c:	e037      	b.n	800d0be <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	6a1a      	ldr	r2, [r3, #32]
 800d052:	68bb      	ldr	r3, [r7, #8]
 800d054:	09db      	lsrs	r3, r3, #7
 800d056:	4413      	add	r3, r2
 800d058:	4619      	mov	r1, r3
 800d05a:	68f8      	ldr	r0, [r7, #12]
 800d05c:	f7ff fde8 	bl	800cc30 <move_window>
 800d060:	4603      	mov	r3, r0
 800d062:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d064:	7ffb      	ldrb	r3, [r7, #31]
 800d066:	2b00      	cmp	r3, #0
 800d068:	d128      	bne.n	800d0bc <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800d070:	68fb      	ldr	r3, [r7, #12]
 800d072:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d076:	68bb      	ldr	r3, [r7, #8]
 800d078:	009b      	lsls	r3, r3, #2
 800d07a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800d07e:	4413      	add	r3, r2
 800d080:	4618      	mov	r0, r3
 800d082:	f7ff fb3d 	bl	800c700 <ld_dword>
 800d086:	4603      	mov	r3, r0
 800d088:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800d08c:	4323      	orrs	r3, r4
 800d08e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d096:	68bb      	ldr	r3, [r7, #8]
 800d098:	009b      	lsls	r3, r3, #2
 800d09a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800d09e:	4413      	add	r3, r2
 800d0a0:	6879      	ldr	r1, [r7, #4]
 800d0a2:	4618      	mov	r0, r3
 800d0a4:	f7ff fb6a 	bl	800c77c <st_dword>
			fs->wflag = 1;
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	2201      	movs	r2, #1
 800d0ac:	70da      	strb	r2, [r3, #3]
			break;
 800d0ae:	e006      	b.n	800d0be <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d0b0:	bf00      	nop
 800d0b2:	e004      	b.n	800d0be <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d0b4:	bf00      	nop
 800d0b6:	e002      	b.n	800d0be <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d0b8:	bf00      	nop
 800d0ba:	e000      	b.n	800d0be <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d0bc:	bf00      	nop
		}
	}
	return res;
 800d0be:	7ffb      	ldrb	r3, [r7, #31]
}
 800d0c0:	4618      	mov	r0, r3
 800d0c2:	3724      	adds	r7, #36	@ 0x24
 800d0c4:	46bd      	mov	sp, r7
 800d0c6:	bd90      	pop	{r4, r7, pc}

0800d0c8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800d0c8:	b580      	push	{r7, lr}
 800d0ca:	b088      	sub	sp, #32
 800d0cc:	af00      	add	r7, sp, #0
 800d0ce:	60f8      	str	r0, [r7, #12]
 800d0d0:	60b9      	str	r1, [r7, #8]
 800d0d2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800d0d4:	2300      	movs	r3, #0
 800d0d6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800d0de:	68bb      	ldr	r3, [r7, #8]
 800d0e0:	2b01      	cmp	r3, #1
 800d0e2:	d904      	bls.n	800d0ee <remove_chain+0x26>
 800d0e4:	69bb      	ldr	r3, [r7, #24]
 800d0e6:	695b      	ldr	r3, [r3, #20]
 800d0e8:	68ba      	ldr	r2, [r7, #8]
 800d0ea:	429a      	cmp	r2, r3
 800d0ec:	d301      	bcc.n	800d0f2 <remove_chain+0x2a>
 800d0ee:	2302      	movs	r3, #2
 800d0f0:	e04b      	b.n	800d18a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d00c      	beq.n	800d112 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800d0f8:	f04f 32ff 	mov.w	r2, #4294967295
 800d0fc:	6879      	ldr	r1, [r7, #4]
 800d0fe:	69b8      	ldr	r0, [r7, #24]
 800d100:	f7ff fef8 	bl	800cef4 <put_fat>
 800d104:	4603      	mov	r3, r0
 800d106:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800d108:	7ffb      	ldrb	r3, [r7, #31]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d001      	beq.n	800d112 <remove_chain+0x4a>
 800d10e:	7ffb      	ldrb	r3, [r7, #31]
 800d110:	e03b      	b.n	800d18a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800d112:	68b9      	ldr	r1, [r7, #8]
 800d114:	68f8      	ldr	r0, [r7, #12]
 800d116:	f7ff fe46 	bl	800cda6 <get_fat>
 800d11a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800d11c:	697b      	ldr	r3, [r7, #20]
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d031      	beq.n	800d186 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800d122:	697b      	ldr	r3, [r7, #20]
 800d124:	2b01      	cmp	r3, #1
 800d126:	d101      	bne.n	800d12c <remove_chain+0x64>
 800d128:	2302      	movs	r3, #2
 800d12a:	e02e      	b.n	800d18a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800d12c:	697b      	ldr	r3, [r7, #20]
 800d12e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d132:	d101      	bne.n	800d138 <remove_chain+0x70>
 800d134:	2301      	movs	r3, #1
 800d136:	e028      	b.n	800d18a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800d138:	2200      	movs	r2, #0
 800d13a:	68b9      	ldr	r1, [r7, #8]
 800d13c:	69b8      	ldr	r0, [r7, #24]
 800d13e:	f7ff fed9 	bl	800cef4 <put_fat>
 800d142:	4603      	mov	r3, r0
 800d144:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800d146:	7ffb      	ldrb	r3, [r7, #31]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d001      	beq.n	800d150 <remove_chain+0x88>
 800d14c:	7ffb      	ldrb	r3, [r7, #31]
 800d14e:	e01c      	b.n	800d18a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800d150:	69bb      	ldr	r3, [r7, #24]
 800d152:	691a      	ldr	r2, [r3, #16]
 800d154:	69bb      	ldr	r3, [r7, #24]
 800d156:	695b      	ldr	r3, [r3, #20]
 800d158:	3b02      	subs	r3, #2
 800d15a:	429a      	cmp	r2, r3
 800d15c:	d20b      	bcs.n	800d176 <remove_chain+0xae>
			fs->free_clst++;
 800d15e:	69bb      	ldr	r3, [r7, #24]
 800d160:	691b      	ldr	r3, [r3, #16]
 800d162:	1c5a      	adds	r2, r3, #1
 800d164:	69bb      	ldr	r3, [r7, #24]
 800d166:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800d168:	69bb      	ldr	r3, [r7, #24]
 800d16a:	791b      	ldrb	r3, [r3, #4]
 800d16c:	f043 0301 	orr.w	r3, r3, #1
 800d170:	b2da      	uxtb	r2, r3
 800d172:	69bb      	ldr	r3, [r7, #24]
 800d174:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800d176:	697b      	ldr	r3, [r7, #20]
 800d178:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800d17a:	69bb      	ldr	r3, [r7, #24]
 800d17c:	695b      	ldr	r3, [r3, #20]
 800d17e:	68ba      	ldr	r2, [r7, #8]
 800d180:	429a      	cmp	r2, r3
 800d182:	d3c6      	bcc.n	800d112 <remove_chain+0x4a>
 800d184:	e000      	b.n	800d188 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800d186:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800d188:	2300      	movs	r3, #0
}
 800d18a:	4618      	mov	r0, r3
 800d18c:	3720      	adds	r7, #32
 800d18e:	46bd      	mov	sp, r7
 800d190:	bd80      	pop	{r7, pc}

0800d192 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800d192:	b580      	push	{r7, lr}
 800d194:	b088      	sub	sp, #32
 800d196:	af00      	add	r7, sp, #0
 800d198:	6078      	str	r0, [r7, #4]
 800d19a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800d1a2:	683b      	ldr	r3, [r7, #0]
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d10d      	bne.n	800d1c4 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800d1a8:	693b      	ldr	r3, [r7, #16]
 800d1aa:	68db      	ldr	r3, [r3, #12]
 800d1ac:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800d1ae:	69bb      	ldr	r3, [r7, #24]
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d004      	beq.n	800d1be <create_chain+0x2c>
 800d1b4:	693b      	ldr	r3, [r7, #16]
 800d1b6:	695b      	ldr	r3, [r3, #20]
 800d1b8:	69ba      	ldr	r2, [r7, #24]
 800d1ba:	429a      	cmp	r2, r3
 800d1bc:	d31b      	bcc.n	800d1f6 <create_chain+0x64>
 800d1be:	2301      	movs	r3, #1
 800d1c0:	61bb      	str	r3, [r7, #24]
 800d1c2:	e018      	b.n	800d1f6 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800d1c4:	6839      	ldr	r1, [r7, #0]
 800d1c6:	6878      	ldr	r0, [r7, #4]
 800d1c8:	f7ff fded 	bl	800cda6 <get_fat>
 800d1cc:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	2b01      	cmp	r3, #1
 800d1d2:	d801      	bhi.n	800d1d8 <create_chain+0x46>
 800d1d4:	2301      	movs	r3, #1
 800d1d6:	e070      	b.n	800d2ba <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800d1d8:	68fb      	ldr	r3, [r7, #12]
 800d1da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1de:	d101      	bne.n	800d1e4 <create_chain+0x52>
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	e06a      	b.n	800d2ba <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800d1e4:	693b      	ldr	r3, [r7, #16]
 800d1e6:	695b      	ldr	r3, [r3, #20]
 800d1e8:	68fa      	ldr	r2, [r7, #12]
 800d1ea:	429a      	cmp	r2, r3
 800d1ec:	d201      	bcs.n	800d1f2 <create_chain+0x60>
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	e063      	b.n	800d2ba <create_chain+0x128>
		scl = clst;
 800d1f2:	683b      	ldr	r3, [r7, #0]
 800d1f4:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800d1f6:	69bb      	ldr	r3, [r7, #24]
 800d1f8:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800d1fa:	69fb      	ldr	r3, [r7, #28]
 800d1fc:	3301      	adds	r3, #1
 800d1fe:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800d200:	693b      	ldr	r3, [r7, #16]
 800d202:	695b      	ldr	r3, [r3, #20]
 800d204:	69fa      	ldr	r2, [r7, #28]
 800d206:	429a      	cmp	r2, r3
 800d208:	d307      	bcc.n	800d21a <create_chain+0x88>
				ncl = 2;
 800d20a:	2302      	movs	r3, #2
 800d20c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800d20e:	69fa      	ldr	r2, [r7, #28]
 800d210:	69bb      	ldr	r3, [r7, #24]
 800d212:	429a      	cmp	r2, r3
 800d214:	d901      	bls.n	800d21a <create_chain+0x88>
 800d216:	2300      	movs	r3, #0
 800d218:	e04f      	b.n	800d2ba <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800d21a:	69f9      	ldr	r1, [r7, #28]
 800d21c:	6878      	ldr	r0, [r7, #4]
 800d21e:	f7ff fdc2 	bl	800cda6 <get_fat>
 800d222:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	2b00      	cmp	r3, #0
 800d228:	d00e      	beq.n	800d248 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	2b01      	cmp	r3, #1
 800d22e:	d003      	beq.n	800d238 <create_chain+0xa6>
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d236:	d101      	bne.n	800d23c <create_chain+0xaa>
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	e03e      	b.n	800d2ba <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800d23c:	69fa      	ldr	r2, [r7, #28]
 800d23e:	69bb      	ldr	r3, [r7, #24]
 800d240:	429a      	cmp	r2, r3
 800d242:	d1da      	bne.n	800d1fa <create_chain+0x68>
 800d244:	2300      	movs	r3, #0
 800d246:	e038      	b.n	800d2ba <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800d248:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800d24a:	f04f 32ff 	mov.w	r2, #4294967295
 800d24e:	69f9      	ldr	r1, [r7, #28]
 800d250:	6938      	ldr	r0, [r7, #16]
 800d252:	f7ff fe4f 	bl	800cef4 <put_fat>
 800d256:	4603      	mov	r3, r0
 800d258:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800d25a:	7dfb      	ldrb	r3, [r7, #23]
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d109      	bne.n	800d274 <create_chain+0xe2>
 800d260:	683b      	ldr	r3, [r7, #0]
 800d262:	2b00      	cmp	r3, #0
 800d264:	d006      	beq.n	800d274 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800d266:	69fa      	ldr	r2, [r7, #28]
 800d268:	6839      	ldr	r1, [r7, #0]
 800d26a:	6938      	ldr	r0, [r7, #16]
 800d26c:	f7ff fe42 	bl	800cef4 <put_fat>
 800d270:	4603      	mov	r3, r0
 800d272:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800d274:	7dfb      	ldrb	r3, [r7, #23]
 800d276:	2b00      	cmp	r3, #0
 800d278:	d116      	bne.n	800d2a8 <create_chain+0x116>
		fs->last_clst = ncl;
 800d27a:	693b      	ldr	r3, [r7, #16]
 800d27c:	69fa      	ldr	r2, [r7, #28]
 800d27e:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800d280:	693b      	ldr	r3, [r7, #16]
 800d282:	691a      	ldr	r2, [r3, #16]
 800d284:	693b      	ldr	r3, [r7, #16]
 800d286:	695b      	ldr	r3, [r3, #20]
 800d288:	3b02      	subs	r3, #2
 800d28a:	429a      	cmp	r2, r3
 800d28c:	d804      	bhi.n	800d298 <create_chain+0x106>
 800d28e:	693b      	ldr	r3, [r7, #16]
 800d290:	691b      	ldr	r3, [r3, #16]
 800d292:	1e5a      	subs	r2, r3, #1
 800d294:	693b      	ldr	r3, [r7, #16]
 800d296:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800d298:	693b      	ldr	r3, [r7, #16]
 800d29a:	791b      	ldrb	r3, [r3, #4]
 800d29c:	f043 0301 	orr.w	r3, r3, #1
 800d2a0:	b2da      	uxtb	r2, r3
 800d2a2:	693b      	ldr	r3, [r7, #16]
 800d2a4:	711a      	strb	r2, [r3, #4]
 800d2a6:	e007      	b.n	800d2b8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800d2a8:	7dfb      	ldrb	r3, [r7, #23]
 800d2aa:	2b01      	cmp	r3, #1
 800d2ac:	d102      	bne.n	800d2b4 <create_chain+0x122>
 800d2ae:	f04f 33ff 	mov.w	r3, #4294967295
 800d2b2:	e000      	b.n	800d2b6 <create_chain+0x124>
 800d2b4:	2301      	movs	r3, #1
 800d2b6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800d2b8:	69fb      	ldr	r3, [r7, #28]
}
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	3720      	adds	r7, #32
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	bd80      	pop	{r7, pc}

0800d2c2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800d2c2:	b480      	push	{r7}
 800d2c4:	b087      	sub	sp, #28
 800d2c6:	af00      	add	r7, sp, #0
 800d2c8:	6078      	str	r0, [r7, #4]
 800d2ca:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2d6:	3304      	adds	r3, #4
 800d2d8:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800d2da:	683b      	ldr	r3, [r7, #0]
 800d2dc:	0a5b      	lsrs	r3, r3, #9
 800d2de:	68fa      	ldr	r2, [r7, #12]
 800d2e0:	8952      	ldrh	r2, [r2, #10]
 800d2e2:	fbb3 f3f2 	udiv	r3, r3, r2
 800d2e6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d2e8:	693b      	ldr	r3, [r7, #16]
 800d2ea:	1d1a      	adds	r2, r3, #4
 800d2ec:	613a      	str	r2, [r7, #16]
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800d2f2:	68bb      	ldr	r3, [r7, #8]
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d101      	bne.n	800d2fc <clmt_clust+0x3a>
 800d2f8:	2300      	movs	r3, #0
 800d2fa:	e010      	b.n	800d31e <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800d2fc:	697a      	ldr	r2, [r7, #20]
 800d2fe:	68bb      	ldr	r3, [r7, #8]
 800d300:	429a      	cmp	r2, r3
 800d302:	d307      	bcc.n	800d314 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800d304:	697a      	ldr	r2, [r7, #20]
 800d306:	68bb      	ldr	r3, [r7, #8]
 800d308:	1ad3      	subs	r3, r2, r3
 800d30a:	617b      	str	r3, [r7, #20]
 800d30c:	693b      	ldr	r3, [r7, #16]
 800d30e:	3304      	adds	r3, #4
 800d310:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d312:	e7e9      	b.n	800d2e8 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800d314:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800d316:	693b      	ldr	r3, [r7, #16]
 800d318:	681a      	ldr	r2, [r3, #0]
 800d31a:	697b      	ldr	r3, [r7, #20]
 800d31c:	4413      	add	r3, r2
}
 800d31e:	4618      	mov	r0, r3
 800d320:	371c      	adds	r7, #28
 800d322:	46bd      	mov	sp, r7
 800d324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d328:	4770      	bx	lr

0800d32a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800d32a:	b580      	push	{r7, lr}
 800d32c:	b086      	sub	sp, #24
 800d32e:	af00      	add	r7, sp, #0
 800d330:	6078      	str	r0, [r7, #4]
 800d332:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800d33a:	683b      	ldr	r3, [r7, #0]
 800d33c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d340:	d204      	bcs.n	800d34c <dir_sdi+0x22>
 800d342:	683b      	ldr	r3, [r7, #0]
 800d344:	f003 031f 	and.w	r3, r3, #31
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d001      	beq.n	800d350 <dir_sdi+0x26>
		return FR_INT_ERR;
 800d34c:	2302      	movs	r3, #2
 800d34e:	e063      	b.n	800d418 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	683a      	ldr	r2, [r7, #0]
 800d354:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	689b      	ldr	r3, [r3, #8]
 800d35a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800d35c:	697b      	ldr	r3, [r7, #20]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d106      	bne.n	800d370 <dir_sdi+0x46>
 800d362:	693b      	ldr	r3, [r7, #16]
 800d364:	781b      	ldrb	r3, [r3, #0]
 800d366:	2b02      	cmp	r3, #2
 800d368:	d902      	bls.n	800d370 <dir_sdi+0x46>
		clst = fs->dirbase;
 800d36a:	693b      	ldr	r3, [r7, #16]
 800d36c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d36e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800d370:	697b      	ldr	r3, [r7, #20]
 800d372:	2b00      	cmp	r3, #0
 800d374:	d10c      	bne.n	800d390 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800d376:	683b      	ldr	r3, [r7, #0]
 800d378:	095b      	lsrs	r3, r3, #5
 800d37a:	693a      	ldr	r2, [r7, #16]
 800d37c:	8912      	ldrh	r2, [r2, #8]
 800d37e:	4293      	cmp	r3, r2
 800d380:	d301      	bcc.n	800d386 <dir_sdi+0x5c>
 800d382:	2302      	movs	r3, #2
 800d384:	e048      	b.n	800d418 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800d386:	693b      	ldr	r3, [r7, #16]
 800d388:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	61da      	str	r2, [r3, #28]
 800d38e:	e029      	b.n	800d3e4 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800d390:	693b      	ldr	r3, [r7, #16]
 800d392:	895b      	ldrh	r3, [r3, #10]
 800d394:	025b      	lsls	r3, r3, #9
 800d396:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d398:	e019      	b.n	800d3ce <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	6979      	ldr	r1, [r7, #20]
 800d39e:	4618      	mov	r0, r3
 800d3a0:	f7ff fd01 	bl	800cda6 <get_fat>
 800d3a4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d3a6:	697b      	ldr	r3, [r7, #20]
 800d3a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3ac:	d101      	bne.n	800d3b2 <dir_sdi+0x88>
 800d3ae:	2301      	movs	r3, #1
 800d3b0:	e032      	b.n	800d418 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800d3b2:	697b      	ldr	r3, [r7, #20]
 800d3b4:	2b01      	cmp	r3, #1
 800d3b6:	d904      	bls.n	800d3c2 <dir_sdi+0x98>
 800d3b8:	693b      	ldr	r3, [r7, #16]
 800d3ba:	695b      	ldr	r3, [r3, #20]
 800d3bc:	697a      	ldr	r2, [r7, #20]
 800d3be:	429a      	cmp	r2, r3
 800d3c0:	d301      	bcc.n	800d3c6 <dir_sdi+0x9c>
 800d3c2:	2302      	movs	r3, #2
 800d3c4:	e028      	b.n	800d418 <dir_sdi+0xee>
			ofs -= csz;
 800d3c6:	683a      	ldr	r2, [r7, #0]
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	1ad3      	subs	r3, r2, r3
 800d3cc:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d3ce:	683a      	ldr	r2, [r7, #0]
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	429a      	cmp	r2, r3
 800d3d4:	d2e1      	bcs.n	800d39a <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800d3d6:	6979      	ldr	r1, [r7, #20]
 800d3d8:	6938      	ldr	r0, [r7, #16]
 800d3da:	f7ff fcc5 	bl	800cd68 <clust2sect>
 800d3de:	4602      	mov	r2, r0
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	697a      	ldr	r2, [r7, #20]
 800d3e8:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	69db      	ldr	r3, [r3, #28]
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d101      	bne.n	800d3f6 <dir_sdi+0xcc>
 800d3f2:	2302      	movs	r3, #2
 800d3f4:	e010      	b.n	800d418 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	69da      	ldr	r2, [r3, #28]
 800d3fa:	683b      	ldr	r3, [r7, #0]
 800d3fc:	0a5b      	lsrs	r3, r3, #9
 800d3fe:	441a      	add	r2, r3
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800d404:	693b      	ldr	r3, [r7, #16]
 800d406:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d40a:	683b      	ldr	r3, [r7, #0]
 800d40c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d410:	441a      	add	r2, r3
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d416:	2300      	movs	r3, #0
}
 800d418:	4618      	mov	r0, r3
 800d41a:	3718      	adds	r7, #24
 800d41c:	46bd      	mov	sp, r7
 800d41e:	bd80      	pop	{r7, pc}

0800d420 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800d420:	b580      	push	{r7, lr}
 800d422:	b086      	sub	sp, #24
 800d424:	af00      	add	r7, sp, #0
 800d426:	6078      	str	r0, [r7, #4]
 800d428:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	695b      	ldr	r3, [r3, #20]
 800d434:	3320      	adds	r3, #32
 800d436:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	69db      	ldr	r3, [r3, #28]
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d003      	beq.n	800d448 <dir_next+0x28>
 800d440:	68bb      	ldr	r3, [r7, #8]
 800d442:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d446:	d301      	bcc.n	800d44c <dir_next+0x2c>
 800d448:	2304      	movs	r3, #4
 800d44a:	e0aa      	b.n	800d5a2 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800d44c:	68bb      	ldr	r3, [r7, #8]
 800d44e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d452:	2b00      	cmp	r3, #0
 800d454:	f040 8098 	bne.w	800d588 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	69db      	ldr	r3, [r3, #28]
 800d45c:	1c5a      	adds	r2, r3, #1
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	699b      	ldr	r3, [r3, #24]
 800d466:	2b00      	cmp	r3, #0
 800d468:	d10b      	bne.n	800d482 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800d46a:	68bb      	ldr	r3, [r7, #8]
 800d46c:	095b      	lsrs	r3, r3, #5
 800d46e:	68fa      	ldr	r2, [r7, #12]
 800d470:	8912      	ldrh	r2, [r2, #8]
 800d472:	4293      	cmp	r3, r2
 800d474:	f0c0 8088 	bcc.w	800d588 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	2200      	movs	r2, #0
 800d47c:	61da      	str	r2, [r3, #28]
 800d47e:	2304      	movs	r3, #4
 800d480:	e08f      	b.n	800d5a2 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800d482:	68bb      	ldr	r3, [r7, #8]
 800d484:	0a5b      	lsrs	r3, r3, #9
 800d486:	68fa      	ldr	r2, [r7, #12]
 800d488:	8952      	ldrh	r2, [r2, #10]
 800d48a:	3a01      	subs	r2, #1
 800d48c:	4013      	ands	r3, r2
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d17a      	bne.n	800d588 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800d492:	687a      	ldr	r2, [r7, #4]
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	699b      	ldr	r3, [r3, #24]
 800d498:	4619      	mov	r1, r3
 800d49a:	4610      	mov	r0, r2
 800d49c:	f7ff fc83 	bl	800cda6 <get_fat>
 800d4a0:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800d4a2:	697b      	ldr	r3, [r7, #20]
 800d4a4:	2b01      	cmp	r3, #1
 800d4a6:	d801      	bhi.n	800d4ac <dir_next+0x8c>
 800d4a8:	2302      	movs	r3, #2
 800d4aa:	e07a      	b.n	800d5a2 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800d4ac:	697b      	ldr	r3, [r7, #20]
 800d4ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4b2:	d101      	bne.n	800d4b8 <dir_next+0x98>
 800d4b4:	2301      	movs	r3, #1
 800d4b6:	e074      	b.n	800d5a2 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	695b      	ldr	r3, [r3, #20]
 800d4bc:	697a      	ldr	r2, [r7, #20]
 800d4be:	429a      	cmp	r2, r3
 800d4c0:	d358      	bcc.n	800d574 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800d4c2:	683b      	ldr	r3, [r7, #0]
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	d104      	bne.n	800d4d2 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	61da      	str	r2, [r3, #28]
 800d4ce:	2304      	movs	r3, #4
 800d4d0:	e067      	b.n	800d5a2 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800d4d2:	687a      	ldr	r2, [r7, #4]
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	699b      	ldr	r3, [r3, #24]
 800d4d8:	4619      	mov	r1, r3
 800d4da:	4610      	mov	r0, r2
 800d4dc:	f7ff fe59 	bl	800d192 <create_chain>
 800d4e0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800d4e2:	697b      	ldr	r3, [r7, #20]
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d101      	bne.n	800d4ec <dir_next+0xcc>
 800d4e8:	2307      	movs	r3, #7
 800d4ea:	e05a      	b.n	800d5a2 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800d4ec:	697b      	ldr	r3, [r7, #20]
 800d4ee:	2b01      	cmp	r3, #1
 800d4f0:	d101      	bne.n	800d4f6 <dir_next+0xd6>
 800d4f2:	2302      	movs	r3, #2
 800d4f4:	e055      	b.n	800d5a2 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d4f6:	697b      	ldr	r3, [r7, #20]
 800d4f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4fc:	d101      	bne.n	800d502 <dir_next+0xe2>
 800d4fe:	2301      	movs	r3, #1
 800d500:	e04f      	b.n	800d5a2 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800d502:	68f8      	ldr	r0, [r7, #12]
 800d504:	f7ff fb50 	bl	800cba8 <sync_window>
 800d508:	4603      	mov	r3, r0
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d001      	beq.n	800d512 <dir_next+0xf2>
 800d50e:	2301      	movs	r3, #1
 800d510:	e047      	b.n	800d5a2 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	3330      	adds	r3, #48	@ 0x30
 800d516:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d51a:	2100      	movs	r1, #0
 800d51c:	4618      	mov	r0, r3
 800d51e:	f7ff f97a 	bl	800c816 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d522:	2300      	movs	r3, #0
 800d524:	613b      	str	r3, [r7, #16]
 800d526:	6979      	ldr	r1, [r7, #20]
 800d528:	68f8      	ldr	r0, [r7, #12]
 800d52a:	f7ff fc1d 	bl	800cd68 <clust2sect>
 800d52e:	4602      	mov	r2, r0
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	62da      	str	r2, [r3, #44]	@ 0x2c
 800d534:	e012      	b.n	800d55c <dir_next+0x13c>
						fs->wflag = 1;
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	2201      	movs	r2, #1
 800d53a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800d53c:	68f8      	ldr	r0, [r7, #12]
 800d53e:	f7ff fb33 	bl	800cba8 <sync_window>
 800d542:	4603      	mov	r3, r0
 800d544:	2b00      	cmp	r3, #0
 800d546:	d001      	beq.n	800d54c <dir_next+0x12c>
 800d548:	2301      	movs	r3, #1
 800d54a:	e02a      	b.n	800d5a2 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d54c:	693b      	ldr	r3, [r7, #16]
 800d54e:	3301      	adds	r3, #1
 800d550:	613b      	str	r3, [r7, #16]
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d556:	1c5a      	adds	r2, r3, #1
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	895b      	ldrh	r3, [r3, #10]
 800d560:	461a      	mov	r2, r3
 800d562:	693b      	ldr	r3, [r7, #16]
 800d564:	4293      	cmp	r3, r2
 800d566:	d3e6      	bcc.n	800d536 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d56c:	693b      	ldr	r3, [r7, #16]
 800d56e:	1ad2      	subs	r2, r2, r3
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	697a      	ldr	r2, [r7, #20]
 800d578:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800d57a:	6979      	ldr	r1, [r7, #20]
 800d57c:	68f8      	ldr	r0, [r7, #12]
 800d57e:	f7ff fbf3 	bl	800cd68 <clust2sect>
 800d582:	4602      	mov	r2, r0
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	68ba      	ldr	r2, [r7, #8]
 800d58c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d594:	68bb      	ldr	r3, [r7, #8]
 800d596:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d59a:	441a      	add	r2, r3
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d5a0:	2300      	movs	r3, #0
}
 800d5a2:	4618      	mov	r0, r3
 800d5a4:	3718      	adds	r7, #24
 800d5a6:	46bd      	mov	sp, r7
 800d5a8:	bd80      	pop	{r7, pc}

0800d5aa <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800d5aa:	b580      	push	{r7, lr}
 800d5ac:	b086      	sub	sp, #24
 800d5ae:	af00      	add	r7, sp, #0
 800d5b0:	6078      	str	r0, [r7, #4]
 800d5b2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800d5ba:	2100      	movs	r1, #0
 800d5bc:	6878      	ldr	r0, [r7, #4]
 800d5be:	f7ff feb4 	bl	800d32a <dir_sdi>
 800d5c2:	4603      	mov	r3, r0
 800d5c4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d5c6:	7dfb      	ldrb	r3, [r7, #23]
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d12b      	bne.n	800d624 <dir_alloc+0x7a>
		n = 0;
 800d5cc:	2300      	movs	r3, #0
 800d5ce:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	69db      	ldr	r3, [r3, #28]
 800d5d4:	4619      	mov	r1, r3
 800d5d6:	68f8      	ldr	r0, [r7, #12]
 800d5d8:	f7ff fb2a 	bl	800cc30 <move_window>
 800d5dc:	4603      	mov	r3, r0
 800d5de:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d5e0:	7dfb      	ldrb	r3, [r7, #23]
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d11d      	bne.n	800d622 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	6a1b      	ldr	r3, [r3, #32]
 800d5ea:	781b      	ldrb	r3, [r3, #0]
 800d5ec:	2be5      	cmp	r3, #229	@ 0xe5
 800d5ee:	d004      	beq.n	800d5fa <dir_alloc+0x50>
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	6a1b      	ldr	r3, [r3, #32]
 800d5f4:	781b      	ldrb	r3, [r3, #0]
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d107      	bne.n	800d60a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800d5fa:	693b      	ldr	r3, [r7, #16]
 800d5fc:	3301      	adds	r3, #1
 800d5fe:	613b      	str	r3, [r7, #16]
 800d600:	693a      	ldr	r2, [r7, #16]
 800d602:	683b      	ldr	r3, [r7, #0]
 800d604:	429a      	cmp	r2, r3
 800d606:	d102      	bne.n	800d60e <dir_alloc+0x64>
 800d608:	e00c      	b.n	800d624 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800d60a:	2300      	movs	r3, #0
 800d60c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800d60e:	2101      	movs	r1, #1
 800d610:	6878      	ldr	r0, [r7, #4]
 800d612:	f7ff ff05 	bl	800d420 <dir_next>
 800d616:	4603      	mov	r3, r0
 800d618:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800d61a:	7dfb      	ldrb	r3, [r7, #23]
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	d0d7      	beq.n	800d5d0 <dir_alloc+0x26>
 800d620:	e000      	b.n	800d624 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800d622:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800d624:	7dfb      	ldrb	r3, [r7, #23]
 800d626:	2b04      	cmp	r3, #4
 800d628:	d101      	bne.n	800d62e <dir_alloc+0x84>
 800d62a:	2307      	movs	r3, #7
 800d62c:	75fb      	strb	r3, [r7, #23]
	return res;
 800d62e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d630:	4618      	mov	r0, r3
 800d632:	3718      	adds	r7, #24
 800d634:	46bd      	mov	sp, r7
 800d636:	bd80      	pop	{r7, pc}

0800d638 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800d638:	b580      	push	{r7, lr}
 800d63a:	b084      	sub	sp, #16
 800d63c:	af00      	add	r7, sp, #0
 800d63e:	6078      	str	r0, [r7, #4]
 800d640:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800d642:	683b      	ldr	r3, [r7, #0]
 800d644:	331a      	adds	r3, #26
 800d646:	4618      	mov	r0, r3
 800d648:	f7ff f842 	bl	800c6d0 <ld_word>
 800d64c:	4603      	mov	r3, r0
 800d64e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	781b      	ldrb	r3, [r3, #0]
 800d654:	2b03      	cmp	r3, #3
 800d656:	d109      	bne.n	800d66c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800d658:	683b      	ldr	r3, [r7, #0]
 800d65a:	3314      	adds	r3, #20
 800d65c:	4618      	mov	r0, r3
 800d65e:	f7ff f837 	bl	800c6d0 <ld_word>
 800d662:	4603      	mov	r3, r0
 800d664:	041b      	lsls	r3, r3, #16
 800d666:	68fa      	ldr	r2, [r7, #12]
 800d668:	4313      	orrs	r3, r2
 800d66a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800d66c:	68fb      	ldr	r3, [r7, #12]
}
 800d66e:	4618      	mov	r0, r3
 800d670:	3710      	adds	r7, #16
 800d672:	46bd      	mov	sp, r7
 800d674:	bd80      	pop	{r7, pc}

0800d676 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800d676:	b580      	push	{r7, lr}
 800d678:	b084      	sub	sp, #16
 800d67a:	af00      	add	r7, sp, #0
 800d67c:	60f8      	str	r0, [r7, #12]
 800d67e:	60b9      	str	r1, [r7, #8]
 800d680:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800d682:	68bb      	ldr	r3, [r7, #8]
 800d684:	331a      	adds	r3, #26
 800d686:	687a      	ldr	r2, [r7, #4]
 800d688:	b292      	uxth	r2, r2
 800d68a:	4611      	mov	r1, r2
 800d68c:	4618      	mov	r0, r3
 800d68e:	f7ff f85a 	bl	800c746 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	781b      	ldrb	r3, [r3, #0]
 800d696:	2b03      	cmp	r3, #3
 800d698:	d109      	bne.n	800d6ae <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800d69a:	68bb      	ldr	r3, [r7, #8]
 800d69c:	f103 0214 	add.w	r2, r3, #20
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	0c1b      	lsrs	r3, r3, #16
 800d6a4:	b29b      	uxth	r3, r3
 800d6a6:	4619      	mov	r1, r3
 800d6a8:	4610      	mov	r0, r2
 800d6aa:	f7ff f84c 	bl	800c746 <st_word>
	}
}
 800d6ae:	bf00      	nop
 800d6b0:	3710      	adds	r7, #16
 800d6b2:	46bd      	mov	sp, r7
 800d6b4:	bd80      	pop	{r7, pc}

0800d6b6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800d6b6:	b580      	push	{r7, lr}
 800d6b8:	b086      	sub	sp, #24
 800d6ba:	af00      	add	r7, sp, #0
 800d6bc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800d6c4:	2100      	movs	r1, #0
 800d6c6:	6878      	ldr	r0, [r7, #4]
 800d6c8:	f7ff fe2f 	bl	800d32a <dir_sdi>
 800d6cc:	4603      	mov	r3, r0
 800d6ce:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800d6d0:	7dfb      	ldrb	r3, [r7, #23]
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d001      	beq.n	800d6da <dir_find+0x24>
 800d6d6:	7dfb      	ldrb	r3, [r7, #23]
 800d6d8:	e03e      	b.n	800d758 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	69db      	ldr	r3, [r3, #28]
 800d6de:	4619      	mov	r1, r3
 800d6e0:	6938      	ldr	r0, [r7, #16]
 800d6e2:	f7ff faa5 	bl	800cc30 <move_window>
 800d6e6:	4603      	mov	r3, r0
 800d6e8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d6ea:	7dfb      	ldrb	r3, [r7, #23]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d12f      	bne.n	800d750 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	6a1b      	ldr	r3, [r3, #32]
 800d6f4:	781b      	ldrb	r3, [r3, #0]
 800d6f6:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800d6f8:	7bfb      	ldrb	r3, [r7, #15]
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d102      	bne.n	800d704 <dir_find+0x4e>
 800d6fe:	2304      	movs	r3, #4
 800d700:	75fb      	strb	r3, [r7, #23]
 800d702:	e028      	b.n	800d756 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	6a1b      	ldr	r3, [r3, #32]
 800d708:	330b      	adds	r3, #11
 800d70a:	781b      	ldrb	r3, [r3, #0]
 800d70c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d710:	b2da      	uxtb	r2, r3
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	6a1b      	ldr	r3, [r3, #32]
 800d71a:	330b      	adds	r3, #11
 800d71c:	781b      	ldrb	r3, [r3, #0]
 800d71e:	f003 0308 	and.w	r3, r3, #8
 800d722:	2b00      	cmp	r3, #0
 800d724:	d10a      	bne.n	800d73c <dir_find+0x86>
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	6a18      	ldr	r0, [r3, #32]
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	3324      	adds	r3, #36	@ 0x24
 800d72e:	220b      	movs	r2, #11
 800d730:	4619      	mov	r1, r3
 800d732:	f7ff f88b 	bl	800c84c <mem_cmp>
 800d736:	4603      	mov	r3, r0
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d00b      	beq.n	800d754 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800d73c:	2100      	movs	r1, #0
 800d73e:	6878      	ldr	r0, [r7, #4]
 800d740:	f7ff fe6e 	bl	800d420 <dir_next>
 800d744:	4603      	mov	r3, r0
 800d746:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800d748:	7dfb      	ldrb	r3, [r7, #23]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d0c5      	beq.n	800d6da <dir_find+0x24>
 800d74e:	e002      	b.n	800d756 <dir_find+0xa0>
		if (res != FR_OK) break;
 800d750:	bf00      	nop
 800d752:	e000      	b.n	800d756 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800d754:	bf00      	nop

	return res;
 800d756:	7dfb      	ldrb	r3, [r7, #23]
}
 800d758:	4618      	mov	r0, r3
 800d75a:	3718      	adds	r7, #24
 800d75c:	46bd      	mov	sp, r7
 800d75e:	bd80      	pop	{r7, pc}

0800d760 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800d760:	b580      	push	{r7, lr}
 800d762:	b084      	sub	sp, #16
 800d764:	af00      	add	r7, sp, #0
 800d766:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800d76e:	2101      	movs	r1, #1
 800d770:	6878      	ldr	r0, [r7, #4]
 800d772:	f7ff ff1a 	bl	800d5aa <dir_alloc>
 800d776:	4603      	mov	r3, r0
 800d778:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800d77a:	7bfb      	ldrb	r3, [r7, #15]
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d11c      	bne.n	800d7ba <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	69db      	ldr	r3, [r3, #28]
 800d784:	4619      	mov	r1, r3
 800d786:	68b8      	ldr	r0, [r7, #8]
 800d788:	f7ff fa52 	bl	800cc30 <move_window>
 800d78c:	4603      	mov	r3, r0
 800d78e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d790:	7bfb      	ldrb	r3, [r7, #15]
 800d792:	2b00      	cmp	r3, #0
 800d794:	d111      	bne.n	800d7ba <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	6a1b      	ldr	r3, [r3, #32]
 800d79a:	2220      	movs	r2, #32
 800d79c:	2100      	movs	r1, #0
 800d79e:	4618      	mov	r0, r3
 800d7a0:	f7ff f839 	bl	800c816 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	6a18      	ldr	r0, [r3, #32]
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	3324      	adds	r3, #36	@ 0x24
 800d7ac:	220b      	movs	r2, #11
 800d7ae:	4619      	mov	r1, r3
 800d7b0:	f7ff f810 	bl	800c7d4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800d7b4:	68bb      	ldr	r3, [r7, #8]
 800d7b6:	2201      	movs	r2, #1
 800d7b8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800d7ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7bc:	4618      	mov	r0, r3
 800d7be:	3710      	adds	r7, #16
 800d7c0:	46bd      	mov	sp, r7
 800d7c2:	bd80      	pop	{r7, pc}

0800d7c4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800d7c4:	b580      	push	{r7, lr}
 800d7c6:	b088      	sub	sp, #32
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	6078      	str	r0, [r7, #4]
 800d7cc:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800d7ce:	683b      	ldr	r3, [r7, #0]
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	60fb      	str	r3, [r7, #12]
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	3324      	adds	r3, #36	@ 0x24
 800d7d8:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800d7da:	220b      	movs	r2, #11
 800d7dc:	2120      	movs	r1, #32
 800d7de:	68b8      	ldr	r0, [r7, #8]
 800d7e0:	f7ff f819 	bl	800c816 <mem_set>
	si = i = 0; ni = 8;
 800d7e4:	2300      	movs	r3, #0
 800d7e6:	613b      	str	r3, [r7, #16]
 800d7e8:	693b      	ldr	r3, [r7, #16]
 800d7ea:	61fb      	str	r3, [r7, #28]
 800d7ec:	2308      	movs	r3, #8
 800d7ee:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800d7f0:	69fb      	ldr	r3, [r7, #28]
 800d7f2:	1c5a      	adds	r2, r3, #1
 800d7f4:	61fa      	str	r2, [r7, #28]
 800d7f6:	68fa      	ldr	r2, [r7, #12]
 800d7f8:	4413      	add	r3, r2
 800d7fa:	781b      	ldrb	r3, [r3, #0]
 800d7fc:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800d7fe:	7efb      	ldrb	r3, [r7, #27]
 800d800:	2b20      	cmp	r3, #32
 800d802:	d94e      	bls.n	800d8a2 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800d804:	7efb      	ldrb	r3, [r7, #27]
 800d806:	2b2f      	cmp	r3, #47	@ 0x2f
 800d808:	d006      	beq.n	800d818 <create_name+0x54>
 800d80a:	7efb      	ldrb	r3, [r7, #27]
 800d80c:	2b5c      	cmp	r3, #92	@ 0x5c
 800d80e:	d110      	bne.n	800d832 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800d810:	e002      	b.n	800d818 <create_name+0x54>
 800d812:	69fb      	ldr	r3, [r7, #28]
 800d814:	3301      	adds	r3, #1
 800d816:	61fb      	str	r3, [r7, #28]
 800d818:	68fa      	ldr	r2, [r7, #12]
 800d81a:	69fb      	ldr	r3, [r7, #28]
 800d81c:	4413      	add	r3, r2
 800d81e:	781b      	ldrb	r3, [r3, #0]
 800d820:	2b2f      	cmp	r3, #47	@ 0x2f
 800d822:	d0f6      	beq.n	800d812 <create_name+0x4e>
 800d824:	68fa      	ldr	r2, [r7, #12]
 800d826:	69fb      	ldr	r3, [r7, #28]
 800d828:	4413      	add	r3, r2
 800d82a:	781b      	ldrb	r3, [r3, #0]
 800d82c:	2b5c      	cmp	r3, #92	@ 0x5c
 800d82e:	d0f0      	beq.n	800d812 <create_name+0x4e>
			break;
 800d830:	e038      	b.n	800d8a4 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800d832:	7efb      	ldrb	r3, [r7, #27]
 800d834:	2b2e      	cmp	r3, #46	@ 0x2e
 800d836:	d003      	beq.n	800d840 <create_name+0x7c>
 800d838:	693a      	ldr	r2, [r7, #16]
 800d83a:	697b      	ldr	r3, [r7, #20]
 800d83c:	429a      	cmp	r2, r3
 800d83e:	d30c      	bcc.n	800d85a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800d840:	697b      	ldr	r3, [r7, #20]
 800d842:	2b0b      	cmp	r3, #11
 800d844:	d002      	beq.n	800d84c <create_name+0x88>
 800d846:	7efb      	ldrb	r3, [r7, #27]
 800d848:	2b2e      	cmp	r3, #46	@ 0x2e
 800d84a:	d001      	beq.n	800d850 <create_name+0x8c>
 800d84c:	2306      	movs	r3, #6
 800d84e:	e044      	b.n	800d8da <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800d850:	2308      	movs	r3, #8
 800d852:	613b      	str	r3, [r7, #16]
 800d854:	230b      	movs	r3, #11
 800d856:	617b      	str	r3, [r7, #20]
			continue;
 800d858:	e022      	b.n	800d8a0 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800d85a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800d85e:	2b00      	cmp	r3, #0
 800d860:	da04      	bge.n	800d86c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800d862:	7efb      	ldrb	r3, [r7, #27]
 800d864:	3b80      	subs	r3, #128	@ 0x80
 800d866:	4a1f      	ldr	r2, [pc, #124]	@ (800d8e4 <create_name+0x120>)
 800d868:	5cd3      	ldrb	r3, [r2, r3]
 800d86a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800d86c:	7efb      	ldrb	r3, [r7, #27]
 800d86e:	4619      	mov	r1, r3
 800d870:	481d      	ldr	r0, [pc, #116]	@ (800d8e8 <create_name+0x124>)
 800d872:	f7ff f812 	bl	800c89a <chk_chr>
 800d876:	4603      	mov	r3, r0
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d001      	beq.n	800d880 <create_name+0xbc>
 800d87c:	2306      	movs	r3, #6
 800d87e:	e02c      	b.n	800d8da <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800d880:	7efb      	ldrb	r3, [r7, #27]
 800d882:	2b60      	cmp	r3, #96	@ 0x60
 800d884:	d905      	bls.n	800d892 <create_name+0xce>
 800d886:	7efb      	ldrb	r3, [r7, #27]
 800d888:	2b7a      	cmp	r3, #122	@ 0x7a
 800d88a:	d802      	bhi.n	800d892 <create_name+0xce>
 800d88c:	7efb      	ldrb	r3, [r7, #27]
 800d88e:	3b20      	subs	r3, #32
 800d890:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800d892:	693b      	ldr	r3, [r7, #16]
 800d894:	1c5a      	adds	r2, r3, #1
 800d896:	613a      	str	r2, [r7, #16]
 800d898:	68ba      	ldr	r2, [r7, #8]
 800d89a:	4413      	add	r3, r2
 800d89c:	7efa      	ldrb	r2, [r7, #27]
 800d89e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800d8a0:	e7a6      	b.n	800d7f0 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800d8a2:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800d8a4:	68fa      	ldr	r2, [r7, #12]
 800d8a6:	69fb      	ldr	r3, [r7, #28]
 800d8a8:	441a      	add	r2, r3
 800d8aa:	683b      	ldr	r3, [r7, #0]
 800d8ac:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800d8ae:	693b      	ldr	r3, [r7, #16]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d101      	bne.n	800d8b8 <create_name+0xf4>
 800d8b4:	2306      	movs	r3, #6
 800d8b6:	e010      	b.n	800d8da <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800d8b8:	68bb      	ldr	r3, [r7, #8]
 800d8ba:	781b      	ldrb	r3, [r3, #0]
 800d8bc:	2be5      	cmp	r3, #229	@ 0xe5
 800d8be:	d102      	bne.n	800d8c6 <create_name+0x102>
 800d8c0:	68bb      	ldr	r3, [r7, #8]
 800d8c2:	2205      	movs	r2, #5
 800d8c4:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800d8c6:	7efb      	ldrb	r3, [r7, #27]
 800d8c8:	2b20      	cmp	r3, #32
 800d8ca:	d801      	bhi.n	800d8d0 <create_name+0x10c>
 800d8cc:	2204      	movs	r2, #4
 800d8ce:	e000      	b.n	800d8d2 <create_name+0x10e>
 800d8d0:	2200      	movs	r2, #0
 800d8d2:	68bb      	ldr	r3, [r7, #8]
 800d8d4:	330b      	adds	r3, #11
 800d8d6:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800d8d8:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800d8da:	4618      	mov	r0, r3
 800d8dc:	3720      	adds	r7, #32
 800d8de:	46bd      	mov	sp, r7
 800d8e0:	bd80      	pop	{r7, pc}
 800d8e2:	bf00      	nop
 800d8e4:	08013d58 	.word	0x08013d58
 800d8e8:	08013cd4 	.word	0x08013cd4

0800d8ec <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800d8ec:	b580      	push	{r7, lr}
 800d8ee:	b086      	sub	sp, #24
 800d8f0:	af00      	add	r7, sp, #0
 800d8f2:	6078      	str	r0, [r7, #4]
 800d8f4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800d8fa:	693b      	ldr	r3, [r7, #16]
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800d900:	e002      	b.n	800d908 <follow_path+0x1c>
 800d902:	683b      	ldr	r3, [r7, #0]
 800d904:	3301      	adds	r3, #1
 800d906:	603b      	str	r3, [r7, #0]
 800d908:	683b      	ldr	r3, [r7, #0]
 800d90a:	781b      	ldrb	r3, [r3, #0]
 800d90c:	2b2f      	cmp	r3, #47	@ 0x2f
 800d90e:	d0f8      	beq.n	800d902 <follow_path+0x16>
 800d910:	683b      	ldr	r3, [r7, #0]
 800d912:	781b      	ldrb	r3, [r3, #0]
 800d914:	2b5c      	cmp	r3, #92	@ 0x5c
 800d916:	d0f4      	beq.n	800d902 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800d918:	693b      	ldr	r3, [r7, #16]
 800d91a:	2200      	movs	r2, #0
 800d91c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800d91e:	683b      	ldr	r3, [r7, #0]
 800d920:	781b      	ldrb	r3, [r3, #0]
 800d922:	2b1f      	cmp	r3, #31
 800d924:	d80a      	bhi.n	800d93c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	2280      	movs	r2, #128	@ 0x80
 800d92a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800d92e:	2100      	movs	r1, #0
 800d930:	6878      	ldr	r0, [r7, #4]
 800d932:	f7ff fcfa 	bl	800d32a <dir_sdi>
 800d936:	4603      	mov	r3, r0
 800d938:	75fb      	strb	r3, [r7, #23]
 800d93a:	e043      	b.n	800d9c4 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d93c:	463b      	mov	r3, r7
 800d93e:	4619      	mov	r1, r3
 800d940:	6878      	ldr	r0, [r7, #4]
 800d942:	f7ff ff3f 	bl	800d7c4 <create_name>
 800d946:	4603      	mov	r3, r0
 800d948:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d94a:	7dfb      	ldrb	r3, [r7, #23]
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d134      	bne.n	800d9ba <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d950:	6878      	ldr	r0, [r7, #4]
 800d952:	f7ff feb0 	bl	800d6b6 <dir_find>
 800d956:	4603      	mov	r3, r0
 800d958:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800d960:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d962:	7dfb      	ldrb	r3, [r7, #23]
 800d964:	2b00      	cmp	r3, #0
 800d966:	d00a      	beq.n	800d97e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d968:	7dfb      	ldrb	r3, [r7, #23]
 800d96a:	2b04      	cmp	r3, #4
 800d96c:	d127      	bne.n	800d9be <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d96e:	7afb      	ldrb	r3, [r7, #11]
 800d970:	f003 0304 	and.w	r3, r3, #4
 800d974:	2b00      	cmp	r3, #0
 800d976:	d122      	bne.n	800d9be <follow_path+0xd2>
 800d978:	2305      	movs	r3, #5
 800d97a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800d97c:	e01f      	b.n	800d9be <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d97e:	7afb      	ldrb	r3, [r7, #11]
 800d980:	f003 0304 	and.w	r3, r3, #4
 800d984:	2b00      	cmp	r3, #0
 800d986:	d11c      	bne.n	800d9c2 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800d988:	693b      	ldr	r3, [r7, #16]
 800d98a:	799b      	ldrb	r3, [r3, #6]
 800d98c:	f003 0310 	and.w	r3, r3, #16
 800d990:	2b00      	cmp	r3, #0
 800d992:	d102      	bne.n	800d99a <follow_path+0xae>
				res = FR_NO_PATH; break;
 800d994:	2305      	movs	r3, #5
 800d996:	75fb      	strb	r3, [r7, #23]
 800d998:	e014      	b.n	800d9c4 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	695b      	ldr	r3, [r3, #20]
 800d9a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d9a8:	4413      	add	r3, r2
 800d9aa:	4619      	mov	r1, r3
 800d9ac:	68f8      	ldr	r0, [r7, #12]
 800d9ae:	f7ff fe43 	bl	800d638 <ld_clust>
 800d9b2:	4602      	mov	r2, r0
 800d9b4:	693b      	ldr	r3, [r7, #16]
 800d9b6:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d9b8:	e7c0      	b.n	800d93c <follow_path+0x50>
			if (res != FR_OK) break;
 800d9ba:	bf00      	nop
 800d9bc:	e002      	b.n	800d9c4 <follow_path+0xd8>
				break;
 800d9be:	bf00      	nop
 800d9c0:	e000      	b.n	800d9c4 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d9c2:	bf00      	nop
			}
		}
	}

	return res;
 800d9c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d9c6:	4618      	mov	r0, r3
 800d9c8:	3718      	adds	r7, #24
 800d9ca:	46bd      	mov	sp, r7
 800d9cc:	bd80      	pop	{r7, pc}

0800d9ce <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800d9ce:	b480      	push	{r7}
 800d9d0:	b087      	sub	sp, #28
 800d9d2:	af00      	add	r7, sp, #0
 800d9d4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800d9d6:	f04f 33ff 	mov.w	r3, #4294967295
 800d9da:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d031      	beq.n	800da48 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	617b      	str	r3, [r7, #20]
 800d9ea:	e002      	b.n	800d9f2 <get_ldnumber+0x24>
 800d9ec:	697b      	ldr	r3, [r7, #20]
 800d9ee:	3301      	adds	r3, #1
 800d9f0:	617b      	str	r3, [r7, #20]
 800d9f2:	697b      	ldr	r3, [r7, #20]
 800d9f4:	781b      	ldrb	r3, [r3, #0]
 800d9f6:	2b20      	cmp	r3, #32
 800d9f8:	d903      	bls.n	800da02 <get_ldnumber+0x34>
 800d9fa:	697b      	ldr	r3, [r7, #20]
 800d9fc:	781b      	ldrb	r3, [r3, #0]
 800d9fe:	2b3a      	cmp	r3, #58	@ 0x3a
 800da00:	d1f4      	bne.n	800d9ec <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800da02:	697b      	ldr	r3, [r7, #20]
 800da04:	781b      	ldrb	r3, [r3, #0]
 800da06:	2b3a      	cmp	r3, #58	@ 0x3a
 800da08:	d11c      	bne.n	800da44 <get_ldnumber+0x76>
			tp = *path;
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800da10:	68fb      	ldr	r3, [r7, #12]
 800da12:	1c5a      	adds	r2, r3, #1
 800da14:	60fa      	str	r2, [r7, #12]
 800da16:	781b      	ldrb	r3, [r3, #0]
 800da18:	3b30      	subs	r3, #48	@ 0x30
 800da1a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800da1c:	68bb      	ldr	r3, [r7, #8]
 800da1e:	2b09      	cmp	r3, #9
 800da20:	d80e      	bhi.n	800da40 <get_ldnumber+0x72>
 800da22:	68fa      	ldr	r2, [r7, #12]
 800da24:	697b      	ldr	r3, [r7, #20]
 800da26:	429a      	cmp	r2, r3
 800da28:	d10a      	bne.n	800da40 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800da2a:	68bb      	ldr	r3, [r7, #8]
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d107      	bne.n	800da40 <get_ldnumber+0x72>
					vol = (int)i;
 800da30:	68bb      	ldr	r3, [r7, #8]
 800da32:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800da34:	697b      	ldr	r3, [r7, #20]
 800da36:	3301      	adds	r3, #1
 800da38:	617b      	str	r3, [r7, #20]
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	697a      	ldr	r2, [r7, #20]
 800da3e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800da40:	693b      	ldr	r3, [r7, #16]
 800da42:	e002      	b.n	800da4a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800da44:	2300      	movs	r3, #0
 800da46:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800da48:	693b      	ldr	r3, [r7, #16]
}
 800da4a:	4618      	mov	r0, r3
 800da4c:	371c      	adds	r7, #28
 800da4e:	46bd      	mov	sp, r7
 800da50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da54:	4770      	bx	lr
	...

0800da58 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800da58:	b580      	push	{r7, lr}
 800da5a:	b082      	sub	sp, #8
 800da5c:	af00      	add	r7, sp, #0
 800da5e:	6078      	str	r0, [r7, #4]
 800da60:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	2200      	movs	r2, #0
 800da66:	70da      	strb	r2, [r3, #3]
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	f04f 32ff 	mov.w	r2, #4294967295
 800da6e:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800da70:	6839      	ldr	r1, [r7, #0]
 800da72:	6878      	ldr	r0, [r7, #4]
 800da74:	f7ff f8dc 	bl	800cc30 <move_window>
 800da78:	4603      	mov	r3, r0
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d001      	beq.n	800da82 <check_fs+0x2a>
 800da7e:	2304      	movs	r3, #4
 800da80:	e038      	b.n	800daf4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	3330      	adds	r3, #48	@ 0x30
 800da86:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800da8a:	4618      	mov	r0, r3
 800da8c:	f7fe fe20 	bl	800c6d0 <ld_word>
 800da90:	4603      	mov	r3, r0
 800da92:	461a      	mov	r2, r3
 800da94:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800da98:	429a      	cmp	r2, r3
 800da9a:	d001      	beq.n	800daa0 <check_fs+0x48>
 800da9c:	2303      	movs	r3, #3
 800da9e:	e029      	b.n	800daf4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800daa6:	2be9      	cmp	r3, #233	@ 0xe9
 800daa8:	d009      	beq.n	800dabe <check_fs+0x66>
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800dab0:	2beb      	cmp	r3, #235	@ 0xeb
 800dab2:	d11e      	bne.n	800daf2 <check_fs+0x9a>
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800daba:	2b90      	cmp	r3, #144	@ 0x90
 800dabc:	d119      	bne.n	800daf2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	3330      	adds	r3, #48	@ 0x30
 800dac2:	3336      	adds	r3, #54	@ 0x36
 800dac4:	4618      	mov	r0, r3
 800dac6:	f7fe fe1b 	bl	800c700 <ld_dword>
 800daca:	4603      	mov	r3, r0
 800dacc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800dad0:	4a0a      	ldr	r2, [pc, #40]	@ (800dafc <check_fs+0xa4>)
 800dad2:	4293      	cmp	r3, r2
 800dad4:	d101      	bne.n	800dada <check_fs+0x82>
 800dad6:	2300      	movs	r3, #0
 800dad8:	e00c      	b.n	800daf4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	3330      	adds	r3, #48	@ 0x30
 800dade:	3352      	adds	r3, #82	@ 0x52
 800dae0:	4618      	mov	r0, r3
 800dae2:	f7fe fe0d 	bl	800c700 <ld_dword>
 800dae6:	4603      	mov	r3, r0
 800dae8:	4a05      	ldr	r2, [pc, #20]	@ (800db00 <check_fs+0xa8>)
 800daea:	4293      	cmp	r3, r2
 800daec:	d101      	bne.n	800daf2 <check_fs+0x9a>
 800daee:	2300      	movs	r3, #0
 800daf0:	e000      	b.n	800daf4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800daf2:	2302      	movs	r3, #2
}
 800daf4:	4618      	mov	r0, r3
 800daf6:	3708      	adds	r7, #8
 800daf8:	46bd      	mov	sp, r7
 800dafa:	bd80      	pop	{r7, pc}
 800dafc:	00544146 	.word	0x00544146
 800db00:	33544146 	.word	0x33544146

0800db04 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800db04:	b580      	push	{r7, lr}
 800db06:	b096      	sub	sp, #88	@ 0x58
 800db08:	af00      	add	r7, sp, #0
 800db0a:	60f8      	str	r0, [r7, #12]
 800db0c:	60b9      	str	r1, [r7, #8]
 800db0e:	4613      	mov	r3, r2
 800db10:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800db12:	68bb      	ldr	r3, [r7, #8]
 800db14:	2200      	movs	r2, #0
 800db16:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800db18:	68f8      	ldr	r0, [r7, #12]
 800db1a:	f7ff ff58 	bl	800d9ce <get_ldnumber>
 800db1e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800db20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800db22:	2b00      	cmp	r3, #0
 800db24:	da01      	bge.n	800db2a <find_volume+0x26>
 800db26:	230b      	movs	r3, #11
 800db28:	e22d      	b.n	800df86 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800db2a:	4aa1      	ldr	r2, [pc, #644]	@ (800ddb0 <find_volume+0x2ac>)
 800db2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800db2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800db32:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800db34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db36:	2b00      	cmp	r3, #0
 800db38:	d101      	bne.n	800db3e <find_volume+0x3a>
 800db3a:	230c      	movs	r3, #12
 800db3c:	e223      	b.n	800df86 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800db3e:	68bb      	ldr	r3, [r7, #8]
 800db40:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800db42:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800db44:	79fb      	ldrb	r3, [r7, #7]
 800db46:	f023 0301 	bic.w	r3, r3, #1
 800db4a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800db4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db4e:	781b      	ldrb	r3, [r3, #0]
 800db50:	2b00      	cmp	r3, #0
 800db52:	d01a      	beq.n	800db8a <find_volume+0x86>
		stat = disk_status(fs->drv);
 800db54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db56:	785b      	ldrb	r3, [r3, #1]
 800db58:	4618      	mov	r0, r3
 800db5a:	f7fe fd1b 	bl	800c594 <disk_status>
 800db5e:	4603      	mov	r3, r0
 800db60:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800db64:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800db68:	f003 0301 	and.w	r3, r3, #1
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d10c      	bne.n	800db8a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800db70:	79fb      	ldrb	r3, [r7, #7]
 800db72:	2b00      	cmp	r3, #0
 800db74:	d007      	beq.n	800db86 <find_volume+0x82>
 800db76:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800db7a:	f003 0304 	and.w	r3, r3, #4
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d001      	beq.n	800db86 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800db82:	230a      	movs	r3, #10
 800db84:	e1ff      	b.n	800df86 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800db86:	2300      	movs	r3, #0
 800db88:	e1fd      	b.n	800df86 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800db8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db8c:	2200      	movs	r2, #0
 800db8e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800db90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800db92:	b2da      	uxtb	r2, r3
 800db94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db96:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800db98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db9a:	785b      	ldrb	r3, [r3, #1]
 800db9c:	4618      	mov	r0, r3
 800db9e:	f7fe fd13 	bl	800c5c8 <disk_initialize>
 800dba2:	4603      	mov	r3, r0
 800dba4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800dba8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800dbac:	f003 0301 	and.w	r3, r3, #1
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d001      	beq.n	800dbb8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800dbb4:	2303      	movs	r3, #3
 800dbb6:	e1e6      	b.n	800df86 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800dbb8:	79fb      	ldrb	r3, [r7, #7]
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d007      	beq.n	800dbce <find_volume+0xca>
 800dbbe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800dbc2:	f003 0304 	and.w	r3, r3, #4
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d001      	beq.n	800dbce <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800dbca:	230a      	movs	r3, #10
 800dbcc:	e1db      	b.n	800df86 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800dbce:	2300      	movs	r3, #0
 800dbd0:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800dbd2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800dbd4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800dbd6:	f7ff ff3f 	bl	800da58 <check_fs>
 800dbda:	4603      	mov	r3, r0
 800dbdc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800dbe0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dbe4:	2b02      	cmp	r3, #2
 800dbe6:	d149      	bne.n	800dc7c <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800dbe8:	2300      	movs	r3, #0
 800dbea:	643b      	str	r3, [r7, #64]	@ 0x40
 800dbec:	e01e      	b.n	800dc2c <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800dbee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbf0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800dbf4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dbf6:	011b      	lsls	r3, r3, #4
 800dbf8:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800dbfc:	4413      	add	r3, r2
 800dbfe:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800dc00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc02:	3304      	adds	r3, #4
 800dc04:	781b      	ldrb	r3, [r3, #0]
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d006      	beq.n	800dc18 <find_volume+0x114>
 800dc0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc0c:	3308      	adds	r3, #8
 800dc0e:	4618      	mov	r0, r3
 800dc10:	f7fe fd76 	bl	800c700 <ld_dword>
 800dc14:	4602      	mov	r2, r0
 800dc16:	e000      	b.n	800dc1a <find_volume+0x116>
 800dc18:	2200      	movs	r2, #0
 800dc1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dc1c:	009b      	lsls	r3, r3, #2
 800dc1e:	3358      	adds	r3, #88	@ 0x58
 800dc20:	443b      	add	r3, r7
 800dc22:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800dc26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dc28:	3301      	adds	r3, #1
 800dc2a:	643b      	str	r3, [r7, #64]	@ 0x40
 800dc2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dc2e:	2b03      	cmp	r3, #3
 800dc30:	d9dd      	bls.n	800dbee <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800dc32:	2300      	movs	r3, #0
 800dc34:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800dc36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d002      	beq.n	800dc42 <find_volume+0x13e>
 800dc3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dc3e:	3b01      	subs	r3, #1
 800dc40:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800dc42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dc44:	009b      	lsls	r3, r3, #2
 800dc46:	3358      	adds	r3, #88	@ 0x58
 800dc48:	443b      	add	r3, r7
 800dc4a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800dc4e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800dc50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d005      	beq.n	800dc62 <find_volume+0x15e>
 800dc56:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800dc58:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800dc5a:	f7ff fefd 	bl	800da58 <check_fs>
 800dc5e:	4603      	mov	r3, r0
 800dc60:	e000      	b.n	800dc64 <find_volume+0x160>
 800dc62:	2303      	movs	r3, #3
 800dc64:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800dc68:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dc6c:	2b01      	cmp	r3, #1
 800dc6e:	d905      	bls.n	800dc7c <find_volume+0x178>
 800dc70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dc72:	3301      	adds	r3, #1
 800dc74:	643b      	str	r3, [r7, #64]	@ 0x40
 800dc76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dc78:	2b03      	cmp	r3, #3
 800dc7a:	d9e2      	bls.n	800dc42 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800dc7c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dc80:	2b04      	cmp	r3, #4
 800dc82:	d101      	bne.n	800dc88 <find_volume+0x184>
 800dc84:	2301      	movs	r3, #1
 800dc86:	e17e      	b.n	800df86 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800dc88:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dc8c:	2b01      	cmp	r3, #1
 800dc8e:	d901      	bls.n	800dc94 <find_volume+0x190>
 800dc90:	230d      	movs	r3, #13
 800dc92:	e178      	b.n	800df86 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800dc94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc96:	3330      	adds	r3, #48	@ 0x30
 800dc98:	330b      	adds	r3, #11
 800dc9a:	4618      	mov	r0, r3
 800dc9c:	f7fe fd18 	bl	800c6d0 <ld_word>
 800dca0:	4603      	mov	r3, r0
 800dca2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dca6:	d001      	beq.n	800dcac <find_volume+0x1a8>
 800dca8:	230d      	movs	r3, #13
 800dcaa:	e16c      	b.n	800df86 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800dcac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcae:	3330      	adds	r3, #48	@ 0x30
 800dcb0:	3316      	adds	r3, #22
 800dcb2:	4618      	mov	r0, r3
 800dcb4:	f7fe fd0c 	bl	800c6d0 <ld_word>
 800dcb8:	4603      	mov	r3, r0
 800dcba:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800dcbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d106      	bne.n	800dcd0 <find_volume+0x1cc>
 800dcc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcc4:	3330      	adds	r3, #48	@ 0x30
 800dcc6:	3324      	adds	r3, #36	@ 0x24
 800dcc8:	4618      	mov	r0, r3
 800dcca:	f7fe fd19 	bl	800c700 <ld_dword>
 800dcce:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800dcd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcd2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800dcd4:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800dcd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcd8:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800dcdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcde:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800dce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dce2:	789b      	ldrb	r3, [r3, #2]
 800dce4:	2b01      	cmp	r3, #1
 800dce6:	d005      	beq.n	800dcf4 <find_volume+0x1f0>
 800dce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcea:	789b      	ldrb	r3, [r3, #2]
 800dcec:	2b02      	cmp	r3, #2
 800dcee:	d001      	beq.n	800dcf4 <find_volume+0x1f0>
 800dcf0:	230d      	movs	r3, #13
 800dcf2:	e148      	b.n	800df86 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800dcf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcf6:	789b      	ldrb	r3, [r3, #2]
 800dcf8:	461a      	mov	r2, r3
 800dcfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dcfc:	fb02 f303 	mul.w	r3, r2, r3
 800dd00:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800dd02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800dd08:	461a      	mov	r2, r3
 800dd0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd0c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800dd0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd10:	895b      	ldrh	r3, [r3, #10]
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d008      	beq.n	800dd28 <find_volume+0x224>
 800dd16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd18:	895b      	ldrh	r3, [r3, #10]
 800dd1a:	461a      	mov	r2, r3
 800dd1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd1e:	895b      	ldrh	r3, [r3, #10]
 800dd20:	3b01      	subs	r3, #1
 800dd22:	4013      	ands	r3, r2
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d001      	beq.n	800dd2c <find_volume+0x228>
 800dd28:	230d      	movs	r3, #13
 800dd2a:	e12c      	b.n	800df86 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800dd2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd2e:	3330      	adds	r3, #48	@ 0x30
 800dd30:	3311      	adds	r3, #17
 800dd32:	4618      	mov	r0, r3
 800dd34:	f7fe fccc 	bl	800c6d0 <ld_word>
 800dd38:	4603      	mov	r3, r0
 800dd3a:	461a      	mov	r2, r3
 800dd3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd3e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800dd40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd42:	891b      	ldrh	r3, [r3, #8]
 800dd44:	f003 030f 	and.w	r3, r3, #15
 800dd48:	b29b      	uxth	r3, r3
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d001      	beq.n	800dd52 <find_volume+0x24e>
 800dd4e:	230d      	movs	r3, #13
 800dd50:	e119      	b.n	800df86 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800dd52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd54:	3330      	adds	r3, #48	@ 0x30
 800dd56:	3313      	adds	r3, #19
 800dd58:	4618      	mov	r0, r3
 800dd5a:	f7fe fcb9 	bl	800c6d0 <ld_word>
 800dd5e:	4603      	mov	r3, r0
 800dd60:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800dd62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d106      	bne.n	800dd76 <find_volume+0x272>
 800dd68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd6a:	3330      	adds	r3, #48	@ 0x30
 800dd6c:	3320      	adds	r3, #32
 800dd6e:	4618      	mov	r0, r3
 800dd70:	f7fe fcc6 	bl	800c700 <ld_dword>
 800dd74:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800dd76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd78:	3330      	adds	r3, #48	@ 0x30
 800dd7a:	330e      	adds	r3, #14
 800dd7c:	4618      	mov	r0, r3
 800dd7e:	f7fe fca7 	bl	800c6d0 <ld_word>
 800dd82:	4603      	mov	r3, r0
 800dd84:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800dd86:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d101      	bne.n	800dd90 <find_volume+0x28c>
 800dd8c:	230d      	movs	r3, #13
 800dd8e:	e0fa      	b.n	800df86 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800dd90:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800dd92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd94:	4413      	add	r3, r2
 800dd96:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dd98:	8912      	ldrh	r2, [r2, #8]
 800dd9a:	0912      	lsrs	r2, r2, #4
 800dd9c:	b292      	uxth	r2, r2
 800dd9e:	4413      	add	r3, r2
 800dda0:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800dda2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dda4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dda6:	429a      	cmp	r2, r3
 800dda8:	d204      	bcs.n	800ddb4 <find_volume+0x2b0>
 800ddaa:	230d      	movs	r3, #13
 800ddac:	e0eb      	b.n	800df86 <find_volume+0x482>
 800ddae:	bf00      	nop
 800ddb0:	20006aac 	.word	0x20006aac
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800ddb4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ddb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ddb8:	1ad3      	subs	r3, r2, r3
 800ddba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ddbc:	8952      	ldrh	r2, [r2, #10]
 800ddbe:	fbb3 f3f2 	udiv	r3, r3, r2
 800ddc2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800ddc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d101      	bne.n	800ddce <find_volume+0x2ca>
 800ddca:	230d      	movs	r3, #13
 800ddcc:	e0db      	b.n	800df86 <find_volume+0x482>
		fmt = FS_FAT32;
 800ddce:	2303      	movs	r3, #3
 800ddd0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800ddd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddd6:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800ddda:	4293      	cmp	r3, r2
 800dddc:	d802      	bhi.n	800dde4 <find_volume+0x2e0>
 800ddde:	2302      	movs	r3, #2
 800dde0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800dde4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dde6:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800ddea:	4293      	cmp	r3, r2
 800ddec:	d802      	bhi.n	800ddf4 <find_volume+0x2f0>
 800ddee:	2301      	movs	r3, #1
 800ddf0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800ddf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddf6:	1c9a      	adds	r2, r3, #2
 800ddf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddfa:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800ddfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddfe:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800de00:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800de02:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800de04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800de06:	441a      	add	r2, r3
 800de08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de0a:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800de0c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800de0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de10:	441a      	add	r2, r3
 800de12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de14:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800de16:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800de1a:	2b03      	cmp	r3, #3
 800de1c:	d11e      	bne.n	800de5c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800de1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de20:	3330      	adds	r3, #48	@ 0x30
 800de22:	332a      	adds	r3, #42	@ 0x2a
 800de24:	4618      	mov	r0, r3
 800de26:	f7fe fc53 	bl	800c6d0 <ld_word>
 800de2a:	4603      	mov	r3, r0
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d001      	beq.n	800de34 <find_volume+0x330>
 800de30:	230d      	movs	r3, #13
 800de32:	e0a8      	b.n	800df86 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800de34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de36:	891b      	ldrh	r3, [r3, #8]
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d001      	beq.n	800de40 <find_volume+0x33c>
 800de3c:	230d      	movs	r3, #13
 800de3e:	e0a2      	b.n	800df86 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800de40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de42:	3330      	adds	r3, #48	@ 0x30
 800de44:	332c      	adds	r3, #44	@ 0x2c
 800de46:	4618      	mov	r0, r3
 800de48:	f7fe fc5a 	bl	800c700 <ld_dword>
 800de4c:	4602      	mov	r2, r0
 800de4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de50:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800de52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de54:	695b      	ldr	r3, [r3, #20]
 800de56:	009b      	lsls	r3, r3, #2
 800de58:	647b      	str	r3, [r7, #68]	@ 0x44
 800de5a:	e01f      	b.n	800de9c <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800de5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de5e:	891b      	ldrh	r3, [r3, #8]
 800de60:	2b00      	cmp	r3, #0
 800de62:	d101      	bne.n	800de68 <find_volume+0x364>
 800de64:	230d      	movs	r3, #13
 800de66:	e08e      	b.n	800df86 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800de68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de6a:	6a1a      	ldr	r2, [r3, #32]
 800de6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800de6e:	441a      	add	r2, r3
 800de70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de72:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800de74:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800de78:	2b02      	cmp	r3, #2
 800de7a:	d103      	bne.n	800de84 <find_volume+0x380>
 800de7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de7e:	695b      	ldr	r3, [r3, #20]
 800de80:	005b      	lsls	r3, r3, #1
 800de82:	e00a      	b.n	800de9a <find_volume+0x396>
 800de84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de86:	695a      	ldr	r2, [r3, #20]
 800de88:	4613      	mov	r3, r2
 800de8a:	005b      	lsls	r3, r3, #1
 800de8c:	4413      	add	r3, r2
 800de8e:	085a      	lsrs	r2, r3, #1
 800de90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de92:	695b      	ldr	r3, [r3, #20]
 800de94:	f003 0301 	and.w	r3, r3, #1
 800de98:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800de9a:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800de9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de9e:	699a      	ldr	r2, [r3, #24]
 800dea0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dea2:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800dea6:	0a5b      	lsrs	r3, r3, #9
 800dea8:	429a      	cmp	r2, r3
 800deaa:	d201      	bcs.n	800deb0 <find_volume+0x3ac>
 800deac:	230d      	movs	r3, #13
 800deae:	e06a      	b.n	800df86 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800deb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800deb2:	f04f 32ff 	mov.w	r2, #4294967295
 800deb6:	611a      	str	r2, [r3, #16]
 800deb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800deba:	691a      	ldr	r2, [r3, #16]
 800debc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800debe:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800dec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dec2:	2280      	movs	r2, #128	@ 0x80
 800dec4:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800dec6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800deca:	2b03      	cmp	r3, #3
 800decc:	d149      	bne.n	800df62 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800dece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ded0:	3330      	adds	r3, #48	@ 0x30
 800ded2:	3330      	adds	r3, #48	@ 0x30
 800ded4:	4618      	mov	r0, r3
 800ded6:	f7fe fbfb 	bl	800c6d0 <ld_word>
 800deda:	4603      	mov	r3, r0
 800dedc:	2b01      	cmp	r3, #1
 800dede:	d140      	bne.n	800df62 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800dee0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dee2:	3301      	adds	r3, #1
 800dee4:	4619      	mov	r1, r3
 800dee6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800dee8:	f7fe fea2 	bl	800cc30 <move_window>
 800deec:	4603      	mov	r3, r0
 800deee:	2b00      	cmp	r3, #0
 800def0:	d137      	bne.n	800df62 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800def2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800def4:	2200      	movs	r2, #0
 800def6:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800def8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800defa:	3330      	adds	r3, #48	@ 0x30
 800defc:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800df00:	4618      	mov	r0, r3
 800df02:	f7fe fbe5 	bl	800c6d0 <ld_word>
 800df06:	4603      	mov	r3, r0
 800df08:	461a      	mov	r2, r3
 800df0a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800df0e:	429a      	cmp	r2, r3
 800df10:	d127      	bne.n	800df62 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800df12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df14:	3330      	adds	r3, #48	@ 0x30
 800df16:	4618      	mov	r0, r3
 800df18:	f7fe fbf2 	bl	800c700 <ld_dword>
 800df1c:	4603      	mov	r3, r0
 800df1e:	4a1c      	ldr	r2, [pc, #112]	@ (800df90 <find_volume+0x48c>)
 800df20:	4293      	cmp	r3, r2
 800df22:	d11e      	bne.n	800df62 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800df24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df26:	3330      	adds	r3, #48	@ 0x30
 800df28:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800df2c:	4618      	mov	r0, r3
 800df2e:	f7fe fbe7 	bl	800c700 <ld_dword>
 800df32:	4603      	mov	r3, r0
 800df34:	4a17      	ldr	r2, [pc, #92]	@ (800df94 <find_volume+0x490>)
 800df36:	4293      	cmp	r3, r2
 800df38:	d113      	bne.n	800df62 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800df3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df3c:	3330      	adds	r3, #48	@ 0x30
 800df3e:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800df42:	4618      	mov	r0, r3
 800df44:	f7fe fbdc 	bl	800c700 <ld_dword>
 800df48:	4602      	mov	r2, r0
 800df4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df4c:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800df4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df50:	3330      	adds	r3, #48	@ 0x30
 800df52:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800df56:	4618      	mov	r0, r3
 800df58:	f7fe fbd2 	bl	800c700 <ld_dword>
 800df5c:	4602      	mov	r2, r0
 800df5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df60:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800df62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df64:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800df68:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800df6a:	4b0b      	ldr	r3, [pc, #44]	@ (800df98 <find_volume+0x494>)
 800df6c:	881b      	ldrh	r3, [r3, #0]
 800df6e:	3301      	adds	r3, #1
 800df70:	b29a      	uxth	r2, r3
 800df72:	4b09      	ldr	r3, [pc, #36]	@ (800df98 <find_volume+0x494>)
 800df74:	801a      	strh	r2, [r3, #0]
 800df76:	4b08      	ldr	r3, [pc, #32]	@ (800df98 <find_volume+0x494>)
 800df78:	881a      	ldrh	r2, [r3, #0]
 800df7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df7c:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800df7e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800df80:	f7fe fdee 	bl	800cb60 <clear_lock>
#endif
	return FR_OK;
 800df84:	2300      	movs	r3, #0
}
 800df86:	4618      	mov	r0, r3
 800df88:	3758      	adds	r7, #88	@ 0x58
 800df8a:	46bd      	mov	sp, r7
 800df8c:	bd80      	pop	{r7, pc}
 800df8e:	bf00      	nop
 800df90:	41615252 	.word	0x41615252
 800df94:	61417272 	.word	0x61417272
 800df98:	20006ab0 	.word	0x20006ab0

0800df9c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800df9c:	b580      	push	{r7, lr}
 800df9e:	b084      	sub	sp, #16
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	6078      	str	r0, [r7, #4]
 800dfa4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800dfa6:	2309      	movs	r3, #9
 800dfa8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d01c      	beq.n	800dfea <validate+0x4e>
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	681b      	ldr	r3, [r3, #0]
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d018      	beq.n	800dfea <validate+0x4e>
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	681b      	ldr	r3, [r3, #0]
 800dfbc:	781b      	ldrb	r3, [r3, #0]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d013      	beq.n	800dfea <validate+0x4e>
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	889a      	ldrh	r2, [r3, #4]
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	88db      	ldrh	r3, [r3, #6]
 800dfcc:	429a      	cmp	r2, r3
 800dfce:	d10c      	bne.n	800dfea <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	785b      	ldrb	r3, [r3, #1]
 800dfd6:	4618      	mov	r0, r3
 800dfd8:	f7fe fadc 	bl	800c594 <disk_status>
 800dfdc:	4603      	mov	r3, r0
 800dfde:	f003 0301 	and.w	r3, r3, #1
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d101      	bne.n	800dfea <validate+0x4e>
			res = FR_OK;
 800dfe6:	2300      	movs	r3, #0
 800dfe8:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800dfea:	7bfb      	ldrb	r3, [r7, #15]
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d102      	bne.n	800dff6 <validate+0x5a>
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	e000      	b.n	800dff8 <validate+0x5c>
 800dff6:	2300      	movs	r3, #0
 800dff8:	683a      	ldr	r2, [r7, #0]
 800dffa:	6013      	str	r3, [r2, #0]
	return res;
 800dffc:	7bfb      	ldrb	r3, [r7, #15]
}
 800dffe:	4618      	mov	r0, r3
 800e000:	3710      	adds	r7, #16
 800e002:	46bd      	mov	sp, r7
 800e004:	bd80      	pop	{r7, pc}
	...

0800e008 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800e008:	b580      	push	{r7, lr}
 800e00a:	b088      	sub	sp, #32
 800e00c:	af00      	add	r7, sp, #0
 800e00e:	60f8      	str	r0, [r7, #12]
 800e010:	60b9      	str	r1, [r7, #8]
 800e012:	4613      	mov	r3, r2
 800e014:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800e016:	68bb      	ldr	r3, [r7, #8]
 800e018:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800e01a:	f107 0310 	add.w	r3, r7, #16
 800e01e:	4618      	mov	r0, r3
 800e020:	f7ff fcd5 	bl	800d9ce <get_ldnumber>
 800e024:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800e026:	69fb      	ldr	r3, [r7, #28]
 800e028:	2b00      	cmp	r3, #0
 800e02a:	da01      	bge.n	800e030 <f_mount+0x28>
 800e02c:	230b      	movs	r3, #11
 800e02e:	e02b      	b.n	800e088 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800e030:	4a17      	ldr	r2, [pc, #92]	@ (800e090 <f_mount+0x88>)
 800e032:	69fb      	ldr	r3, [r7, #28]
 800e034:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e038:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800e03a:	69bb      	ldr	r3, [r7, #24]
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d005      	beq.n	800e04c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800e040:	69b8      	ldr	r0, [r7, #24]
 800e042:	f7fe fd8d 	bl	800cb60 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800e046:	69bb      	ldr	r3, [r7, #24]
 800e048:	2200      	movs	r2, #0
 800e04a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d002      	beq.n	800e058 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	2200      	movs	r2, #0
 800e056:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800e058:	68fa      	ldr	r2, [r7, #12]
 800e05a:	490d      	ldr	r1, [pc, #52]	@ (800e090 <f_mount+0x88>)
 800e05c:	69fb      	ldr	r3, [r7, #28]
 800e05e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	2b00      	cmp	r3, #0
 800e066:	d002      	beq.n	800e06e <f_mount+0x66>
 800e068:	79fb      	ldrb	r3, [r7, #7]
 800e06a:	2b01      	cmp	r3, #1
 800e06c:	d001      	beq.n	800e072 <f_mount+0x6a>
 800e06e:	2300      	movs	r3, #0
 800e070:	e00a      	b.n	800e088 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800e072:	f107 010c 	add.w	r1, r7, #12
 800e076:	f107 0308 	add.w	r3, r7, #8
 800e07a:	2200      	movs	r2, #0
 800e07c:	4618      	mov	r0, r3
 800e07e:	f7ff fd41 	bl	800db04 <find_volume>
 800e082:	4603      	mov	r3, r0
 800e084:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800e086:	7dfb      	ldrb	r3, [r7, #23]
}
 800e088:	4618      	mov	r0, r3
 800e08a:	3720      	adds	r7, #32
 800e08c:	46bd      	mov	sp, r7
 800e08e:	bd80      	pop	{r7, pc}
 800e090:	20006aac 	.word	0x20006aac

0800e094 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800e094:	b580      	push	{r7, lr}
 800e096:	b098      	sub	sp, #96	@ 0x60
 800e098:	af00      	add	r7, sp, #0
 800e09a:	60f8      	str	r0, [r7, #12]
 800e09c:	60b9      	str	r1, [r7, #8]
 800e09e:	4613      	mov	r3, r2
 800e0a0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800e0a2:	68fb      	ldr	r3, [r7, #12]
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d101      	bne.n	800e0ac <f_open+0x18>
 800e0a8:	2309      	movs	r3, #9
 800e0aa:	e1a9      	b.n	800e400 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800e0ac:	79fb      	ldrb	r3, [r7, #7]
 800e0ae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e0b2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800e0b4:	79fa      	ldrb	r2, [r7, #7]
 800e0b6:	f107 0110 	add.w	r1, r7, #16
 800e0ba:	f107 0308 	add.w	r3, r7, #8
 800e0be:	4618      	mov	r0, r3
 800e0c0:	f7ff fd20 	bl	800db04 <find_volume>
 800e0c4:	4603      	mov	r3, r0
 800e0c6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800e0ca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	f040 818d 	bne.w	800e3ee <f_open+0x35a>
		dj.obj.fs = fs;
 800e0d4:	693b      	ldr	r3, [r7, #16]
 800e0d6:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800e0d8:	68ba      	ldr	r2, [r7, #8]
 800e0da:	f107 0314 	add.w	r3, r7, #20
 800e0de:	4611      	mov	r1, r2
 800e0e0:	4618      	mov	r0, r3
 800e0e2:	f7ff fc03 	bl	800d8ec <follow_path>
 800e0e6:	4603      	mov	r3, r0
 800e0e8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800e0ec:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d118      	bne.n	800e126 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800e0f4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e0f8:	b25b      	sxtb	r3, r3
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	da03      	bge.n	800e106 <f_open+0x72>
				res = FR_INVALID_NAME;
 800e0fe:	2306      	movs	r3, #6
 800e100:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e104:	e00f      	b.n	800e126 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e106:	79fb      	ldrb	r3, [r7, #7]
 800e108:	2b01      	cmp	r3, #1
 800e10a:	bf8c      	ite	hi
 800e10c:	2301      	movhi	r3, #1
 800e10e:	2300      	movls	r3, #0
 800e110:	b2db      	uxtb	r3, r3
 800e112:	461a      	mov	r2, r3
 800e114:	f107 0314 	add.w	r3, r7, #20
 800e118:	4611      	mov	r1, r2
 800e11a:	4618      	mov	r0, r3
 800e11c:	f7fe fbd8 	bl	800c8d0 <chk_lock>
 800e120:	4603      	mov	r3, r0
 800e122:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800e126:	79fb      	ldrb	r3, [r7, #7]
 800e128:	f003 031c 	and.w	r3, r3, #28
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d07f      	beq.n	800e230 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800e130:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e134:	2b00      	cmp	r3, #0
 800e136:	d017      	beq.n	800e168 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800e138:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e13c:	2b04      	cmp	r3, #4
 800e13e:	d10e      	bne.n	800e15e <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800e140:	f7fe fc22 	bl	800c988 <enq_lock>
 800e144:	4603      	mov	r3, r0
 800e146:	2b00      	cmp	r3, #0
 800e148:	d006      	beq.n	800e158 <f_open+0xc4>
 800e14a:	f107 0314 	add.w	r3, r7, #20
 800e14e:	4618      	mov	r0, r3
 800e150:	f7ff fb06 	bl	800d760 <dir_register>
 800e154:	4603      	mov	r3, r0
 800e156:	e000      	b.n	800e15a <f_open+0xc6>
 800e158:	2312      	movs	r3, #18
 800e15a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800e15e:	79fb      	ldrb	r3, [r7, #7]
 800e160:	f043 0308 	orr.w	r3, r3, #8
 800e164:	71fb      	strb	r3, [r7, #7]
 800e166:	e010      	b.n	800e18a <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800e168:	7ebb      	ldrb	r3, [r7, #26]
 800e16a:	f003 0311 	and.w	r3, r3, #17
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d003      	beq.n	800e17a <f_open+0xe6>
					res = FR_DENIED;
 800e172:	2307      	movs	r3, #7
 800e174:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e178:	e007      	b.n	800e18a <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800e17a:	79fb      	ldrb	r3, [r7, #7]
 800e17c:	f003 0304 	and.w	r3, r3, #4
 800e180:	2b00      	cmp	r3, #0
 800e182:	d002      	beq.n	800e18a <f_open+0xf6>
 800e184:	2308      	movs	r3, #8
 800e186:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800e18a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d168      	bne.n	800e264 <f_open+0x1d0>
 800e192:	79fb      	ldrb	r3, [r7, #7]
 800e194:	f003 0308 	and.w	r3, r3, #8
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d063      	beq.n	800e264 <f_open+0x1d0>
				dw = GET_FATTIME();
 800e19c:	f7fd fcba 	bl	800bb14 <get_fattime>
 800e1a0:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800e1a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1a4:	330e      	adds	r3, #14
 800e1a6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e1a8:	4618      	mov	r0, r3
 800e1aa:	f7fe fae7 	bl	800c77c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800e1ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1b0:	3316      	adds	r3, #22
 800e1b2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e1b4:	4618      	mov	r0, r3
 800e1b6:	f7fe fae1 	bl	800c77c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800e1ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1bc:	330b      	adds	r3, #11
 800e1be:	2220      	movs	r2, #32
 800e1c0:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800e1c2:	693b      	ldr	r3, [r7, #16]
 800e1c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e1c6:	4611      	mov	r1, r2
 800e1c8:	4618      	mov	r0, r3
 800e1ca:	f7ff fa35 	bl	800d638 <ld_clust>
 800e1ce:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800e1d0:	693b      	ldr	r3, [r7, #16]
 800e1d2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800e1d4:	2200      	movs	r2, #0
 800e1d6:	4618      	mov	r0, r3
 800e1d8:	f7ff fa4d 	bl	800d676 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800e1dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1de:	331c      	adds	r3, #28
 800e1e0:	2100      	movs	r1, #0
 800e1e2:	4618      	mov	r0, r3
 800e1e4:	f7fe faca 	bl	800c77c <st_dword>
					fs->wflag = 1;
 800e1e8:	693b      	ldr	r3, [r7, #16]
 800e1ea:	2201      	movs	r2, #1
 800e1ec:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800e1ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d037      	beq.n	800e264 <f_open+0x1d0>
						dw = fs->winsect;
 800e1f4:	693b      	ldr	r3, [r7, #16]
 800e1f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1f8:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800e1fa:	f107 0314 	add.w	r3, r7, #20
 800e1fe:	2200      	movs	r2, #0
 800e200:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800e202:	4618      	mov	r0, r3
 800e204:	f7fe ff60 	bl	800d0c8 <remove_chain>
 800e208:	4603      	mov	r3, r0
 800e20a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800e20e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e212:	2b00      	cmp	r3, #0
 800e214:	d126      	bne.n	800e264 <f_open+0x1d0>
							res = move_window(fs, dw);
 800e216:	693b      	ldr	r3, [r7, #16]
 800e218:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e21a:	4618      	mov	r0, r3
 800e21c:	f7fe fd08 	bl	800cc30 <move_window>
 800e220:	4603      	mov	r3, r0
 800e222:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800e226:	693b      	ldr	r3, [r7, #16]
 800e228:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e22a:	3a01      	subs	r2, #1
 800e22c:	60da      	str	r2, [r3, #12]
 800e22e:	e019      	b.n	800e264 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800e230:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e234:	2b00      	cmp	r3, #0
 800e236:	d115      	bne.n	800e264 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800e238:	7ebb      	ldrb	r3, [r7, #26]
 800e23a:	f003 0310 	and.w	r3, r3, #16
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d003      	beq.n	800e24a <f_open+0x1b6>
					res = FR_NO_FILE;
 800e242:	2304      	movs	r3, #4
 800e244:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e248:	e00c      	b.n	800e264 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800e24a:	79fb      	ldrb	r3, [r7, #7]
 800e24c:	f003 0302 	and.w	r3, r3, #2
 800e250:	2b00      	cmp	r3, #0
 800e252:	d007      	beq.n	800e264 <f_open+0x1d0>
 800e254:	7ebb      	ldrb	r3, [r7, #26]
 800e256:	f003 0301 	and.w	r3, r3, #1
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d002      	beq.n	800e264 <f_open+0x1d0>
						res = FR_DENIED;
 800e25e:	2307      	movs	r3, #7
 800e260:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800e264:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d126      	bne.n	800e2ba <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800e26c:	79fb      	ldrb	r3, [r7, #7]
 800e26e:	f003 0308 	and.w	r3, r3, #8
 800e272:	2b00      	cmp	r3, #0
 800e274:	d003      	beq.n	800e27e <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800e276:	79fb      	ldrb	r3, [r7, #7]
 800e278:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e27c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800e27e:	693b      	ldr	r3, [r7, #16]
 800e280:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800e286:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e28c:	79fb      	ldrb	r3, [r7, #7]
 800e28e:	2b01      	cmp	r3, #1
 800e290:	bf8c      	ite	hi
 800e292:	2301      	movhi	r3, #1
 800e294:	2300      	movls	r3, #0
 800e296:	b2db      	uxtb	r3, r3
 800e298:	461a      	mov	r2, r3
 800e29a:	f107 0314 	add.w	r3, r7, #20
 800e29e:	4611      	mov	r1, r2
 800e2a0:	4618      	mov	r0, r3
 800e2a2:	f7fe fb93 	bl	800c9cc <inc_lock>
 800e2a6:	4602      	mov	r2, r0
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	691b      	ldr	r3, [r3, #16]
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d102      	bne.n	800e2ba <f_open+0x226>
 800e2b4:	2302      	movs	r3, #2
 800e2b6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e2ba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	f040 8095 	bne.w	800e3ee <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e2c4:	693b      	ldr	r3, [r7, #16]
 800e2c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e2c8:	4611      	mov	r1, r2
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	f7ff f9b4 	bl	800d638 <ld_clust>
 800e2d0:	4602      	mov	r2, r0
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e2d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e2d8:	331c      	adds	r3, #28
 800e2da:	4618      	mov	r0, r3
 800e2dc:	f7fe fa10 	bl	800c700 <ld_dword>
 800e2e0:	4602      	mov	r2, r0
 800e2e2:	68fb      	ldr	r3, [r7, #12]
 800e2e4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	2200      	movs	r2, #0
 800e2ea:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e2ec:	693a      	ldr	r2, [r7, #16]
 800e2ee:	68fb      	ldr	r3, [r7, #12]
 800e2f0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e2f2:	693b      	ldr	r3, [r7, #16]
 800e2f4:	88da      	ldrh	r2, [r3, #6]
 800e2f6:	68fb      	ldr	r3, [r7, #12]
 800e2f8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	79fa      	ldrb	r2, [r7, #7]
 800e2fe:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e300:	68fb      	ldr	r3, [r7, #12]
 800e302:	2200      	movs	r2, #0
 800e304:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	2200      	movs	r2, #0
 800e30a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e30c:	68fb      	ldr	r3, [r7, #12]
 800e30e:	2200      	movs	r2, #0
 800e310:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	3330      	adds	r3, #48	@ 0x30
 800e316:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e31a:	2100      	movs	r1, #0
 800e31c:	4618      	mov	r0, r3
 800e31e:	f7fe fa7a 	bl	800c816 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e322:	79fb      	ldrb	r3, [r7, #7]
 800e324:	f003 0320 	and.w	r3, r3, #32
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d060      	beq.n	800e3ee <f_open+0x35a>
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	68db      	ldr	r3, [r3, #12]
 800e330:	2b00      	cmp	r3, #0
 800e332:	d05c      	beq.n	800e3ee <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	68da      	ldr	r2, [r3, #12]
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e33c:	693b      	ldr	r3, [r7, #16]
 800e33e:	895b      	ldrh	r3, [r3, #10]
 800e340:	025b      	lsls	r3, r3, #9
 800e342:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	689b      	ldr	r3, [r3, #8]
 800e348:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	68db      	ldr	r3, [r3, #12]
 800e34e:	657b      	str	r3, [r7, #84]	@ 0x54
 800e350:	e016      	b.n	800e380 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e356:	4618      	mov	r0, r3
 800e358:	f7fe fd25 	bl	800cda6 <get_fat>
 800e35c:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800e35e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e360:	2b01      	cmp	r3, #1
 800e362:	d802      	bhi.n	800e36a <f_open+0x2d6>
 800e364:	2302      	movs	r3, #2
 800e366:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e36a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e36c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e370:	d102      	bne.n	800e378 <f_open+0x2e4>
 800e372:	2301      	movs	r3, #1
 800e374:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e378:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e37a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e37c:	1ad3      	subs	r3, r2, r3
 800e37e:	657b      	str	r3, [r7, #84]	@ 0x54
 800e380:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e384:	2b00      	cmp	r3, #0
 800e386:	d103      	bne.n	800e390 <f_open+0x2fc>
 800e388:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e38a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e38c:	429a      	cmp	r2, r3
 800e38e:	d8e0      	bhi.n	800e352 <f_open+0x2be>
				}
				fp->clust = clst;
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e394:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800e396:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d127      	bne.n	800e3ee <f_open+0x35a>
 800e39e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e3a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d022      	beq.n	800e3ee <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800e3a8:	693b      	ldr	r3, [r7, #16]
 800e3aa:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e3ac:	4618      	mov	r0, r3
 800e3ae:	f7fe fcdb 	bl	800cd68 <clust2sect>
 800e3b2:	6478      	str	r0, [r7, #68]	@ 0x44
 800e3b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d103      	bne.n	800e3c2 <f_open+0x32e>
						res = FR_INT_ERR;
 800e3ba:	2302      	movs	r3, #2
 800e3bc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e3c0:	e015      	b.n	800e3ee <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800e3c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e3c4:	0a5a      	lsrs	r2, r3, #9
 800e3c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e3c8:	441a      	add	r2, r3
 800e3ca:	68fb      	ldr	r3, [r7, #12]
 800e3cc:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800e3ce:	693b      	ldr	r3, [r7, #16]
 800e3d0:	7858      	ldrb	r0, [r3, #1]
 800e3d2:	68fb      	ldr	r3, [r7, #12]
 800e3d4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	6a1a      	ldr	r2, [r3, #32]
 800e3dc:	2301      	movs	r3, #1
 800e3de:	f7fe f919 	bl	800c614 <disk_read>
 800e3e2:	4603      	mov	r3, r0
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d002      	beq.n	800e3ee <f_open+0x35a>
 800e3e8:	2301      	movs	r3, #1
 800e3ea:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800e3ee:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d002      	beq.n	800e3fc <f_open+0x368>
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	2200      	movs	r2, #0
 800e3fa:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e3fc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800e400:	4618      	mov	r0, r3
 800e402:	3760      	adds	r7, #96	@ 0x60
 800e404:	46bd      	mov	sp, r7
 800e406:	bd80      	pop	{r7, pc}

0800e408 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800e408:	b580      	push	{r7, lr}
 800e40a:	b08c      	sub	sp, #48	@ 0x30
 800e40c:	af00      	add	r7, sp, #0
 800e40e:	60f8      	str	r0, [r7, #12]
 800e410:	60b9      	str	r1, [r7, #8]
 800e412:	607a      	str	r2, [r7, #4]
 800e414:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800e416:	68bb      	ldr	r3, [r7, #8]
 800e418:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800e41a:	683b      	ldr	r3, [r7, #0]
 800e41c:	2200      	movs	r2, #0
 800e41e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800e420:	68fb      	ldr	r3, [r7, #12]
 800e422:	f107 0210 	add.w	r2, r7, #16
 800e426:	4611      	mov	r1, r2
 800e428:	4618      	mov	r0, r3
 800e42a:	f7ff fdb7 	bl	800df9c <validate>
 800e42e:	4603      	mov	r3, r0
 800e430:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e434:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d107      	bne.n	800e44c <f_write+0x44>
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	7d5b      	ldrb	r3, [r3, #21]
 800e440:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800e444:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d002      	beq.n	800e452 <f_write+0x4a>
 800e44c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e450:	e14b      	b.n	800e6ea <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	7d1b      	ldrb	r3, [r3, #20]
 800e456:	f003 0302 	and.w	r3, r3, #2
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d101      	bne.n	800e462 <f_write+0x5a>
 800e45e:	2307      	movs	r3, #7
 800e460:	e143      	b.n	800e6ea <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	699a      	ldr	r2, [r3, #24]
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	441a      	add	r2, r3
 800e46a:	68fb      	ldr	r3, [r7, #12]
 800e46c:	699b      	ldr	r3, [r3, #24]
 800e46e:	429a      	cmp	r2, r3
 800e470:	f080 812d 	bcs.w	800e6ce <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800e474:	68fb      	ldr	r3, [r7, #12]
 800e476:	699b      	ldr	r3, [r3, #24]
 800e478:	43db      	mvns	r3, r3
 800e47a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800e47c:	e127      	b.n	800e6ce <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800e47e:	68fb      	ldr	r3, [r7, #12]
 800e480:	699b      	ldr	r3, [r3, #24]
 800e482:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e486:	2b00      	cmp	r3, #0
 800e488:	f040 80e3 	bne.w	800e652 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	699b      	ldr	r3, [r3, #24]
 800e490:	0a5b      	lsrs	r3, r3, #9
 800e492:	693a      	ldr	r2, [r7, #16]
 800e494:	8952      	ldrh	r2, [r2, #10]
 800e496:	3a01      	subs	r2, #1
 800e498:	4013      	ands	r3, r2
 800e49a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800e49c:	69bb      	ldr	r3, [r7, #24]
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d143      	bne.n	800e52a <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800e4a2:	68fb      	ldr	r3, [r7, #12]
 800e4a4:	699b      	ldr	r3, [r3, #24]
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	d10c      	bne.n	800e4c4 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800e4aa:	68fb      	ldr	r3, [r7, #12]
 800e4ac:	689b      	ldr	r3, [r3, #8]
 800e4ae:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800e4b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d11a      	bne.n	800e4ec <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	2100      	movs	r1, #0
 800e4ba:	4618      	mov	r0, r3
 800e4bc:	f7fe fe69 	bl	800d192 <create_chain>
 800e4c0:	62b8      	str	r0, [r7, #40]	@ 0x28
 800e4c2:	e013      	b.n	800e4ec <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d007      	beq.n	800e4dc <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	699b      	ldr	r3, [r3, #24]
 800e4d0:	4619      	mov	r1, r3
 800e4d2:	68f8      	ldr	r0, [r7, #12]
 800e4d4:	f7fe fef5 	bl	800d2c2 <clmt_clust>
 800e4d8:	62b8      	str	r0, [r7, #40]	@ 0x28
 800e4da:	e007      	b.n	800e4ec <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800e4dc:	68fa      	ldr	r2, [r7, #12]
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	69db      	ldr	r3, [r3, #28]
 800e4e2:	4619      	mov	r1, r3
 800e4e4:	4610      	mov	r0, r2
 800e4e6:	f7fe fe54 	bl	800d192 <create_chain>
 800e4ea:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800e4ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	f000 80f2 	beq.w	800e6d8 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800e4f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4f6:	2b01      	cmp	r3, #1
 800e4f8:	d104      	bne.n	800e504 <f_write+0xfc>
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	2202      	movs	r2, #2
 800e4fe:	755a      	strb	r2, [r3, #21]
 800e500:	2302      	movs	r3, #2
 800e502:	e0f2      	b.n	800e6ea <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e506:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e50a:	d104      	bne.n	800e516 <f_write+0x10e>
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	2201      	movs	r2, #1
 800e510:	755a      	strb	r2, [r3, #21]
 800e512:	2301      	movs	r3, #1
 800e514:	e0e9      	b.n	800e6ea <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e51a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	689b      	ldr	r3, [r3, #8]
 800e520:	2b00      	cmp	r3, #0
 800e522:	d102      	bne.n	800e52a <f_write+0x122>
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e528:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	7d1b      	ldrb	r3, [r3, #20]
 800e52e:	b25b      	sxtb	r3, r3
 800e530:	2b00      	cmp	r3, #0
 800e532:	da18      	bge.n	800e566 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e534:	693b      	ldr	r3, [r7, #16]
 800e536:	7858      	ldrb	r0, [r3, #1]
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e53e:	68fb      	ldr	r3, [r7, #12]
 800e540:	6a1a      	ldr	r2, [r3, #32]
 800e542:	2301      	movs	r3, #1
 800e544:	f7fe f886 	bl	800c654 <disk_write>
 800e548:	4603      	mov	r3, r0
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d004      	beq.n	800e558 <f_write+0x150>
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	2201      	movs	r2, #1
 800e552:	755a      	strb	r2, [r3, #21]
 800e554:	2301      	movs	r3, #1
 800e556:	e0c8      	b.n	800e6ea <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	7d1b      	ldrb	r3, [r3, #20]
 800e55c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e560:	b2da      	uxtb	r2, r3
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e566:	693a      	ldr	r2, [r7, #16]
 800e568:	68fb      	ldr	r3, [r7, #12]
 800e56a:	69db      	ldr	r3, [r3, #28]
 800e56c:	4619      	mov	r1, r3
 800e56e:	4610      	mov	r0, r2
 800e570:	f7fe fbfa 	bl	800cd68 <clust2sect>
 800e574:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e576:	697b      	ldr	r3, [r7, #20]
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d104      	bne.n	800e586 <f_write+0x17e>
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	2202      	movs	r2, #2
 800e580:	755a      	strb	r2, [r3, #21]
 800e582:	2302      	movs	r3, #2
 800e584:	e0b1      	b.n	800e6ea <f_write+0x2e2>
			sect += csect;
 800e586:	697a      	ldr	r2, [r7, #20]
 800e588:	69bb      	ldr	r3, [r7, #24]
 800e58a:	4413      	add	r3, r2
 800e58c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	0a5b      	lsrs	r3, r3, #9
 800e592:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800e594:	6a3b      	ldr	r3, [r7, #32]
 800e596:	2b00      	cmp	r3, #0
 800e598:	d03c      	beq.n	800e614 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e59a:	69ba      	ldr	r2, [r7, #24]
 800e59c:	6a3b      	ldr	r3, [r7, #32]
 800e59e:	4413      	add	r3, r2
 800e5a0:	693a      	ldr	r2, [r7, #16]
 800e5a2:	8952      	ldrh	r2, [r2, #10]
 800e5a4:	4293      	cmp	r3, r2
 800e5a6:	d905      	bls.n	800e5b4 <f_write+0x1ac>
					cc = fs->csize - csect;
 800e5a8:	693b      	ldr	r3, [r7, #16]
 800e5aa:	895b      	ldrh	r3, [r3, #10]
 800e5ac:	461a      	mov	r2, r3
 800e5ae:	69bb      	ldr	r3, [r7, #24]
 800e5b0:	1ad3      	subs	r3, r2, r3
 800e5b2:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e5b4:	693b      	ldr	r3, [r7, #16]
 800e5b6:	7858      	ldrb	r0, [r3, #1]
 800e5b8:	6a3b      	ldr	r3, [r7, #32]
 800e5ba:	697a      	ldr	r2, [r7, #20]
 800e5bc:	69f9      	ldr	r1, [r7, #28]
 800e5be:	f7fe f849 	bl	800c654 <disk_write>
 800e5c2:	4603      	mov	r3, r0
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d004      	beq.n	800e5d2 <f_write+0x1ca>
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	2201      	movs	r2, #1
 800e5cc:	755a      	strb	r2, [r3, #21]
 800e5ce:	2301      	movs	r3, #1
 800e5d0:	e08b      	b.n	800e6ea <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800e5d2:	68fb      	ldr	r3, [r7, #12]
 800e5d4:	6a1a      	ldr	r2, [r3, #32]
 800e5d6:	697b      	ldr	r3, [r7, #20]
 800e5d8:	1ad3      	subs	r3, r2, r3
 800e5da:	6a3a      	ldr	r2, [r7, #32]
 800e5dc:	429a      	cmp	r2, r3
 800e5de:	d915      	bls.n	800e60c <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	6a1a      	ldr	r2, [r3, #32]
 800e5ea:	697b      	ldr	r3, [r7, #20]
 800e5ec:	1ad3      	subs	r3, r2, r3
 800e5ee:	025b      	lsls	r3, r3, #9
 800e5f0:	69fa      	ldr	r2, [r7, #28]
 800e5f2:	4413      	add	r3, r2
 800e5f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e5f8:	4619      	mov	r1, r3
 800e5fa:	f7fe f8eb 	bl	800c7d4 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800e5fe:	68fb      	ldr	r3, [r7, #12]
 800e600:	7d1b      	ldrb	r3, [r3, #20]
 800e602:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e606:	b2da      	uxtb	r2, r3
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800e60c:	6a3b      	ldr	r3, [r7, #32]
 800e60e:	025b      	lsls	r3, r3, #9
 800e610:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800e612:	e03f      	b.n	800e694 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	6a1b      	ldr	r3, [r3, #32]
 800e618:	697a      	ldr	r2, [r7, #20]
 800e61a:	429a      	cmp	r2, r3
 800e61c:	d016      	beq.n	800e64c <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	699a      	ldr	r2, [r3, #24]
 800e622:	68fb      	ldr	r3, [r7, #12]
 800e624:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800e626:	429a      	cmp	r2, r3
 800e628:	d210      	bcs.n	800e64c <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800e62a:	693b      	ldr	r3, [r7, #16]
 800e62c:	7858      	ldrb	r0, [r3, #1]
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e634:	2301      	movs	r3, #1
 800e636:	697a      	ldr	r2, [r7, #20]
 800e638:	f7fd ffec 	bl	800c614 <disk_read>
 800e63c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800e63e:	2b00      	cmp	r3, #0
 800e640:	d004      	beq.n	800e64c <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	2201      	movs	r2, #1
 800e646:	755a      	strb	r2, [r3, #21]
 800e648:	2301      	movs	r3, #1
 800e64a:	e04e      	b.n	800e6ea <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	697a      	ldr	r2, [r7, #20]
 800e650:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800e652:	68fb      	ldr	r3, [r7, #12]
 800e654:	699b      	ldr	r3, [r3, #24]
 800e656:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e65a:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800e65e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800e660:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	429a      	cmp	r2, r3
 800e666:	d901      	bls.n	800e66c <f_write+0x264>
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e672:	68fb      	ldr	r3, [r7, #12]
 800e674:	699b      	ldr	r3, [r3, #24]
 800e676:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e67a:	4413      	add	r3, r2
 800e67c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e67e:	69f9      	ldr	r1, [r7, #28]
 800e680:	4618      	mov	r0, r3
 800e682:	f7fe f8a7 	bl	800c7d4 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	7d1b      	ldrb	r3, [r3, #20]
 800e68a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800e68e:	b2da      	uxtb	r2, r3
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800e694:	69fa      	ldr	r2, [r7, #28]
 800e696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e698:	4413      	add	r3, r2
 800e69a:	61fb      	str	r3, [r7, #28]
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	699a      	ldr	r2, [r3, #24]
 800e6a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6a2:	441a      	add	r2, r3
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	619a      	str	r2, [r3, #24]
 800e6a8:	68fb      	ldr	r3, [r7, #12]
 800e6aa:	68da      	ldr	r2, [r3, #12]
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	699b      	ldr	r3, [r3, #24]
 800e6b0:	429a      	cmp	r2, r3
 800e6b2:	bf38      	it	cc
 800e6b4:	461a      	movcc	r2, r3
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	60da      	str	r2, [r3, #12]
 800e6ba:	683b      	ldr	r3, [r7, #0]
 800e6bc:	681a      	ldr	r2, [r3, #0]
 800e6be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6c0:	441a      	add	r2, r3
 800e6c2:	683b      	ldr	r3, [r7, #0]
 800e6c4:	601a      	str	r2, [r3, #0]
 800e6c6:	687a      	ldr	r2, [r7, #4]
 800e6c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6ca:	1ad3      	subs	r3, r2, r3
 800e6cc:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	f47f aed4 	bne.w	800e47e <f_write+0x76>
 800e6d6:	e000      	b.n	800e6da <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800e6d8:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	7d1b      	ldrb	r3, [r3, #20]
 800e6de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e6e2:	b2da      	uxtb	r2, r3
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800e6e8:	2300      	movs	r3, #0
}
 800e6ea:	4618      	mov	r0, r3
 800e6ec:	3730      	adds	r7, #48	@ 0x30
 800e6ee:	46bd      	mov	sp, r7
 800e6f0:	bd80      	pop	{r7, pc}

0800e6f2 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800e6f2:	b580      	push	{r7, lr}
 800e6f4:	b086      	sub	sp, #24
 800e6f6:	af00      	add	r7, sp, #0
 800e6f8:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	f107 0208 	add.w	r2, r7, #8
 800e700:	4611      	mov	r1, r2
 800e702:	4618      	mov	r0, r3
 800e704:	f7ff fc4a 	bl	800df9c <validate>
 800e708:	4603      	mov	r3, r0
 800e70a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e70c:	7dfb      	ldrb	r3, [r7, #23]
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d168      	bne.n	800e7e4 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	7d1b      	ldrb	r3, [r3, #20]
 800e716:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d062      	beq.n	800e7e4 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	7d1b      	ldrb	r3, [r3, #20]
 800e722:	b25b      	sxtb	r3, r3
 800e724:	2b00      	cmp	r3, #0
 800e726:	da15      	bge.n	800e754 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800e728:	68bb      	ldr	r3, [r7, #8]
 800e72a:	7858      	ldrb	r0, [r3, #1]
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	6a1a      	ldr	r2, [r3, #32]
 800e736:	2301      	movs	r3, #1
 800e738:	f7fd ff8c 	bl	800c654 <disk_write>
 800e73c:	4603      	mov	r3, r0
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d001      	beq.n	800e746 <f_sync+0x54>
 800e742:	2301      	movs	r3, #1
 800e744:	e04f      	b.n	800e7e6 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	7d1b      	ldrb	r3, [r3, #20]
 800e74a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e74e:	b2da      	uxtb	r2, r3
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800e754:	f7fd f9de 	bl	800bb14 <get_fattime>
 800e758:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800e75a:	68ba      	ldr	r2, [r7, #8]
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e760:	4619      	mov	r1, r3
 800e762:	4610      	mov	r0, r2
 800e764:	f7fe fa64 	bl	800cc30 <move_window>
 800e768:	4603      	mov	r3, r0
 800e76a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800e76c:	7dfb      	ldrb	r3, [r7, #23]
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d138      	bne.n	800e7e4 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e776:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800e778:	68fb      	ldr	r3, [r7, #12]
 800e77a:	330b      	adds	r3, #11
 800e77c:	781a      	ldrb	r2, [r3, #0]
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	330b      	adds	r3, #11
 800e782:	f042 0220 	orr.w	r2, r2, #32
 800e786:	b2d2      	uxtb	r2, r2
 800e788:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	6818      	ldr	r0, [r3, #0]
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	689b      	ldr	r3, [r3, #8]
 800e792:	461a      	mov	r2, r3
 800e794:	68f9      	ldr	r1, [r7, #12]
 800e796:	f7fe ff6e 	bl	800d676 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	f103 021c 	add.w	r2, r3, #28
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	68db      	ldr	r3, [r3, #12]
 800e7a4:	4619      	mov	r1, r3
 800e7a6:	4610      	mov	r0, r2
 800e7a8:	f7fd ffe8 	bl	800c77c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	3316      	adds	r3, #22
 800e7b0:	6939      	ldr	r1, [r7, #16]
 800e7b2:	4618      	mov	r0, r3
 800e7b4:	f7fd ffe2 	bl	800c77c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	3312      	adds	r3, #18
 800e7bc:	2100      	movs	r1, #0
 800e7be:	4618      	mov	r0, r3
 800e7c0:	f7fd ffc1 	bl	800c746 <st_word>
					fs->wflag = 1;
 800e7c4:	68bb      	ldr	r3, [r7, #8]
 800e7c6:	2201      	movs	r2, #1
 800e7c8:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800e7ca:	68bb      	ldr	r3, [r7, #8]
 800e7cc:	4618      	mov	r0, r3
 800e7ce:	f7fe fa5d 	bl	800cc8c <sync_fs>
 800e7d2:	4603      	mov	r3, r0
 800e7d4:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	7d1b      	ldrb	r3, [r3, #20]
 800e7da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e7de:	b2da      	uxtb	r2, r3
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800e7e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e7e6:	4618      	mov	r0, r3
 800e7e8:	3718      	adds	r7, #24
 800e7ea:	46bd      	mov	sp, r7
 800e7ec:	bd80      	pop	{r7, pc}

0800e7ee <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800e7ee:	b580      	push	{r7, lr}
 800e7f0:	b084      	sub	sp, #16
 800e7f2:	af00      	add	r7, sp, #0
 800e7f4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800e7f6:	6878      	ldr	r0, [r7, #4]
 800e7f8:	f7ff ff7b 	bl	800e6f2 <f_sync>
 800e7fc:	4603      	mov	r3, r0
 800e7fe:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800e800:	7bfb      	ldrb	r3, [r7, #15]
 800e802:	2b00      	cmp	r3, #0
 800e804:	d118      	bne.n	800e838 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	f107 0208 	add.w	r2, r7, #8
 800e80c:	4611      	mov	r1, r2
 800e80e:	4618      	mov	r0, r3
 800e810:	f7ff fbc4 	bl	800df9c <validate>
 800e814:	4603      	mov	r3, r0
 800e816:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e818:	7bfb      	ldrb	r3, [r7, #15]
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d10c      	bne.n	800e838 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	691b      	ldr	r3, [r3, #16]
 800e822:	4618      	mov	r0, r3
 800e824:	f7fe f960 	bl	800cae8 <dec_lock>
 800e828:	4603      	mov	r3, r0
 800e82a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800e82c:	7bfb      	ldrb	r3, [r7, #15]
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d102      	bne.n	800e838 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	2200      	movs	r2, #0
 800e836:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800e838:	7bfb      	ldrb	r3, [r7, #15]
}
 800e83a:	4618      	mov	r0, r3
 800e83c:	3710      	adds	r7, #16
 800e83e:	46bd      	mov	sp, r7
 800e840:	bd80      	pop	{r7, pc}

0800e842 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800e842:	b580      	push	{r7, lr}
 800e844:	b084      	sub	sp, #16
 800e846:	af00      	add	r7, sp, #0
 800e848:	6078      	str	r0, [r7, #4]
 800e84a:	460b      	mov	r3, r1
 800e84c:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800e84e:	78fb      	ldrb	r3, [r7, #3]
 800e850:	2b0a      	cmp	r3, #10
 800e852:	d103      	bne.n	800e85c <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800e854:	210d      	movs	r1, #13
 800e856:	6878      	ldr	r0, [r7, #4]
 800e858:	f7ff fff3 	bl	800e842 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	685b      	ldr	r3, [r3, #4]
 800e860:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	2b00      	cmp	r3, #0
 800e866:	db25      	blt.n	800e8b4 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	1c5a      	adds	r2, r3, #1
 800e86c:	60fa      	str	r2, [r7, #12]
 800e86e:	687a      	ldr	r2, [r7, #4]
 800e870:	4413      	add	r3, r2
 800e872:	78fa      	ldrb	r2, [r7, #3]
 800e874:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	2b3c      	cmp	r3, #60	@ 0x3c
 800e87a:	dd12      	ble.n	800e8a2 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	6818      	ldr	r0, [r3, #0]
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	f103 010c 	add.w	r1, r3, #12
 800e886:	68fa      	ldr	r2, [r7, #12]
 800e888:	f107 0308 	add.w	r3, r7, #8
 800e88c:	f7ff fdbc 	bl	800e408 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800e890:	68ba      	ldr	r2, [r7, #8]
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	429a      	cmp	r2, r3
 800e896:	d101      	bne.n	800e89c <putc_bfd+0x5a>
 800e898:	2300      	movs	r3, #0
 800e89a:	e001      	b.n	800e8a0 <putc_bfd+0x5e>
 800e89c:	f04f 33ff 	mov.w	r3, #4294967295
 800e8a0:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	68fa      	ldr	r2, [r7, #12]
 800e8a6:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	689b      	ldr	r3, [r3, #8]
 800e8ac:	1c5a      	adds	r2, r3, #1
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	609a      	str	r2, [r3, #8]
 800e8b2:	e000      	b.n	800e8b6 <putc_bfd+0x74>
	if (i < 0) return;
 800e8b4:	bf00      	nop
}
 800e8b6:	3710      	adds	r7, #16
 800e8b8:	46bd      	mov	sp, r7
 800e8ba:	bd80      	pop	{r7, pc}

0800e8bc <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800e8bc:	b580      	push	{r7, lr}
 800e8be:	b084      	sub	sp, #16
 800e8c0:	af00      	add	r7, sp, #0
 800e8c2:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	685b      	ldr	r3, [r3, #4]
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	db16      	blt.n	800e8fa <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	6818      	ldr	r0, [r3, #0]
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	f103 010c 	add.w	r1, r3, #12
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	685b      	ldr	r3, [r3, #4]
 800e8da:	461a      	mov	r2, r3
 800e8dc:	f107 030c 	add.w	r3, r7, #12
 800e8e0:	f7ff fd92 	bl	800e408 <f_write>
 800e8e4:	4603      	mov	r3, r0
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	d107      	bne.n	800e8fa <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	685b      	ldr	r3, [r3, #4]
 800e8ee:	68fa      	ldr	r2, [r7, #12]
 800e8f0:	4293      	cmp	r3, r2
 800e8f2:	d102      	bne.n	800e8fa <putc_flush+0x3e>
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	689b      	ldr	r3, [r3, #8]
 800e8f8:	e001      	b.n	800e8fe <putc_flush+0x42>
	return EOF;
 800e8fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 800e8fe:	4618      	mov	r0, r3
 800e900:	3710      	adds	r7, #16
 800e902:	46bd      	mov	sp, r7
 800e904:	bd80      	pop	{r7, pc}

0800e906 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800e906:	b480      	push	{r7}
 800e908:	b083      	sub	sp, #12
 800e90a:	af00      	add	r7, sp, #0
 800e90c:	6078      	str	r0, [r7, #4]
 800e90e:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	683a      	ldr	r2, [r7, #0]
 800e914:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	2200      	movs	r2, #0
 800e91a:	605a      	str	r2, [r3, #4]
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	685a      	ldr	r2, [r3, #4]
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	609a      	str	r2, [r3, #8]
}
 800e924:	bf00      	nop
 800e926:	370c      	adds	r7, #12
 800e928:	46bd      	mov	sp, r7
 800e92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e92e:	4770      	bx	lr

0800e930 <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 800e930:	b40e      	push	{r1, r2, r3}
 800e932:	b580      	push	{r7, lr}
 800e934:	b0a7      	sub	sp, #156	@ 0x9c
 800e936:	af00      	add	r7, sp, #0
 800e938:	6078      	str	r0, [r7, #4]
	UINT i, j, w;
	DWORD v;
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);
 800e93a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800e93e:	6879      	ldr	r1, [r7, #4]
 800e940:	4618      	mov	r0, r3
 800e942:	f7ff ffe0 	bl	800e906 <putc_init>

	va_start(arp, fmt);
 800e946:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800e94a:	67bb      	str	r3, [r7, #120]	@ 0x78

	for (;;) {
		c = *fmt++;
 800e94c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e950:	1c5a      	adds	r2, r3, #1
 800e952:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800e956:	781b      	ldrb	r3, [r3, #0]
 800e958:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
		if (c == 0) break;			/* End of string */
 800e95c:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800e960:	2b00      	cmp	r3, #0
 800e962:	f000 81f2 	beq.w	800ed4a <f_printf+0x41a>
		if (c != '%') {				/* Non escape character */
 800e966:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800e96a:	2b25      	cmp	r3, #37	@ 0x25
 800e96c:	d008      	beq.n	800e980 <f_printf+0x50>
			putc_bfd(&pb, c);
 800e96e:	f897 2083 	ldrb.w	r2, [r7, #131]	@ 0x83
 800e972:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800e976:	4611      	mov	r1, r2
 800e978:	4618      	mov	r0, r3
 800e97a:	f7ff ff62 	bl	800e842 <putc_bfd>
			continue;
 800e97e:	e1e3      	b.n	800ed48 <f_printf+0x418>
		}
		w = f = 0;
 800e980:	2300      	movs	r3, #0
 800e982:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 800e986:	2300      	movs	r3, #0
 800e988:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
		c = *fmt++;
 800e98c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e990:	1c5a      	adds	r2, r3, #1
 800e992:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800e996:	781b      	ldrb	r3, [r3, #0]
 800e998:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
		if (c == '0') {				/* Flag: '0' padding */
 800e99c:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800e9a0:	2b30      	cmp	r3, #48	@ 0x30
 800e9a2:	d10b      	bne.n	800e9bc <f_printf+0x8c>
			f = 1; c = *fmt++;
 800e9a4:	2301      	movs	r3, #1
 800e9a6:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 800e9aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e9ae:	1c5a      	adds	r2, r3, #1
 800e9b0:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800e9b4:	781b      	ldrb	r3, [r3, #0]
 800e9b6:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
 800e9ba:	e024      	b.n	800ea06 <f_printf+0xd6>
		} else {
			if (c == '-') {			/* Flag: left justified */
 800e9bc:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800e9c0:	2b2d      	cmp	r3, #45	@ 0x2d
 800e9c2:	d120      	bne.n	800ea06 <f_printf+0xd6>
				f = 2; c = *fmt++;
 800e9c4:	2302      	movs	r3, #2
 800e9c6:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 800e9ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e9ce:	1c5a      	adds	r2, r3, #1
 800e9d0:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800e9d4:	781b      	ldrb	r3, [r3, #0]
 800e9d6:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
			}
		}
		while (IsDigit(c)) {		/* Precision */
 800e9da:	e014      	b.n	800ea06 <f_printf+0xd6>
			w = w * 10 + c - '0';
 800e9dc:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800e9e0:	4613      	mov	r3, r2
 800e9e2:	009b      	lsls	r3, r3, #2
 800e9e4:	4413      	add	r3, r2
 800e9e6:	005b      	lsls	r3, r3, #1
 800e9e8:	461a      	mov	r2, r3
 800e9ea:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800e9ee:	4413      	add	r3, r2
 800e9f0:	3b30      	subs	r3, #48	@ 0x30
 800e9f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			c = *fmt++;
 800e9f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e9fa:	1c5a      	adds	r2, r3, #1
 800e9fc:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800ea00:	781b      	ldrb	r3, [r3, #0]
 800ea02:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
		while (IsDigit(c)) {		/* Precision */
 800ea06:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800ea0a:	2b2f      	cmp	r3, #47	@ 0x2f
 800ea0c:	d903      	bls.n	800ea16 <f_printf+0xe6>
 800ea0e:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800ea12:	2b39      	cmp	r3, #57	@ 0x39
 800ea14:	d9e2      	bls.n	800e9dc <f_printf+0xac>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 800ea16:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800ea1a:	2b6c      	cmp	r3, #108	@ 0x6c
 800ea1c:	d003      	beq.n	800ea26 <f_printf+0xf6>
 800ea1e:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800ea22:	2b4c      	cmp	r3, #76	@ 0x4c
 800ea24:	d10d      	bne.n	800ea42 <f_printf+0x112>
			f |= 4; c = *fmt++;
 800ea26:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800ea2a:	f043 0304 	orr.w	r3, r3, #4
 800ea2e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 800ea32:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ea36:	1c5a      	adds	r2, r3, #1
 800ea38:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800ea3c:	781b      	ldrb	r3, [r3, #0]
 800ea3e:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
		}
		if (!c) break;
 800ea42:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	f000 8181 	beq.w	800ed4e <f_printf+0x41e>
		d = c;
 800ea4c:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800ea50:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
		if (IsLower(d)) d -= 0x20;
 800ea54:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 800ea58:	2b60      	cmp	r3, #96	@ 0x60
 800ea5a:	d908      	bls.n	800ea6e <f_printf+0x13e>
 800ea5c:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 800ea60:	2b7a      	cmp	r3, #122	@ 0x7a
 800ea62:	d804      	bhi.n	800ea6e <f_printf+0x13e>
 800ea64:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 800ea68:	3b20      	subs	r3, #32
 800ea6a:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
		switch (d) {				/* Type is... */
 800ea6e:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 800ea72:	3b42      	subs	r3, #66	@ 0x42
 800ea74:	2b16      	cmp	r3, #22
 800ea76:	f200 8098 	bhi.w	800ebaa <f_printf+0x27a>
 800ea7a:	a201      	add	r2, pc, #4	@ (adr r2, 800ea80 <f_printf+0x150>)
 800ea7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea80:	0800eb8b 	.word	0x0800eb8b
 800ea84:	0800eb73 	.word	0x0800eb73
 800ea88:	0800eb9b 	.word	0x0800eb9b
 800ea8c:	0800ebab 	.word	0x0800ebab
 800ea90:	0800ebab 	.word	0x0800ebab
 800ea94:	0800ebab 	.word	0x0800ebab
 800ea98:	0800ebab 	.word	0x0800ebab
 800ea9c:	0800ebab 	.word	0x0800ebab
 800eaa0:	0800ebab 	.word	0x0800ebab
 800eaa4:	0800ebab 	.word	0x0800ebab
 800eaa8:	0800ebab 	.word	0x0800ebab
 800eaac:	0800ebab 	.word	0x0800ebab
 800eab0:	0800ebab 	.word	0x0800ebab
 800eab4:	0800eb93 	.word	0x0800eb93
 800eab8:	0800ebab 	.word	0x0800ebab
 800eabc:	0800ebab 	.word	0x0800ebab
 800eac0:	0800ebab 	.word	0x0800ebab
 800eac4:	0800eadd 	.word	0x0800eadd
 800eac8:	0800ebab 	.word	0x0800ebab
 800eacc:	0800eb9b 	.word	0x0800eb9b
 800ead0:	0800ebab 	.word	0x0800ebab
 800ead4:	0800ebab 	.word	0x0800ebab
 800ead8:	0800eba3 	.word	0x0800eba3
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 800eadc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800eade:	1d1a      	adds	r2, r3, #4
 800eae0:	67ba      	str	r2, [r7, #120]	@ 0x78
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	67fb      	str	r3, [r7, #124]	@ 0x7c
			for (j = 0; p[j]; j++) ;
 800eae6:	2300      	movs	r3, #0
 800eae8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800eaec:	e004      	b.n	800eaf8 <f_printf+0x1c8>
 800eaee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800eaf2:	3301      	adds	r3, #1
 800eaf4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800eaf8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800eafa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800eafe:	4413      	add	r3, r2
 800eb00:	781b      	ldrb	r3, [r3, #0]
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	d1f3      	bne.n	800eaee <f_printf+0x1be>
			if (!(f & 2)) {
 800eb06:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800eb0a:	f003 0302 	and.w	r3, r3, #2
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d11a      	bne.n	800eb48 <f_printf+0x218>
				while (j++ < w) putc_bfd(&pb, ' ');
 800eb12:	e005      	b.n	800eb20 <f_printf+0x1f0>
 800eb14:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800eb18:	2120      	movs	r1, #32
 800eb1a:	4618      	mov	r0, r3
 800eb1c:	f7ff fe91 	bl	800e842 <putc_bfd>
 800eb20:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800eb24:	1c5a      	adds	r2, r3, #1
 800eb26:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800eb2a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800eb2e:	429a      	cmp	r2, r3
 800eb30:	d8f0      	bhi.n	800eb14 <f_printf+0x1e4>
			}
			while (*p) putc_bfd(&pb, *p++);
 800eb32:	e009      	b.n	800eb48 <f_printf+0x218>
 800eb34:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800eb36:	1c5a      	adds	r2, r3, #1
 800eb38:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800eb3a:	781a      	ldrb	r2, [r3, #0]
 800eb3c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800eb40:	4611      	mov	r1, r2
 800eb42:	4618      	mov	r0, r3
 800eb44:	f7ff fe7d 	bl	800e842 <putc_bfd>
 800eb48:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800eb4a:	781b      	ldrb	r3, [r3, #0]
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d1f1      	bne.n	800eb34 <f_printf+0x204>
			while (j++ < w) putc_bfd(&pb, ' ');
 800eb50:	e005      	b.n	800eb5e <f_printf+0x22e>
 800eb52:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800eb56:	2120      	movs	r1, #32
 800eb58:	4618      	mov	r0, r3
 800eb5a:	f7ff fe72 	bl	800e842 <putc_bfd>
 800eb5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800eb62:	1c5a      	adds	r2, r3, #1
 800eb64:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800eb68:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800eb6c:	429a      	cmp	r2, r3
 800eb6e:	d8f0      	bhi.n	800eb52 <f_printf+0x222>
			continue;
 800eb70:	e0ea      	b.n	800ed48 <f_printf+0x418>

		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 800eb72:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800eb74:	1d1a      	adds	r2, r3, #4
 800eb76:	67ba      	str	r2, [r7, #120]	@ 0x78
 800eb78:	681b      	ldr	r3, [r3, #0]
 800eb7a:	b2da      	uxtb	r2, r3
 800eb7c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800eb80:	4611      	mov	r1, r2
 800eb82:	4618      	mov	r0, r3
 800eb84:	f7ff fe5d 	bl	800e842 <putc_bfd>
 800eb88:	e0de      	b.n	800ed48 <f_printf+0x418>

		case 'B' :					/* Binary */
			r = 2; break;
 800eb8a:	2302      	movs	r3, #2
 800eb8c:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 800eb90:	e014      	b.n	800ebbc <f_printf+0x28c>

		case 'O' :					/* Octal */
			r = 8; break;
 800eb92:	2308      	movs	r3, #8
 800eb94:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 800eb98:	e010      	b.n	800ebbc <f_printf+0x28c>

		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 800eb9a:	230a      	movs	r3, #10
 800eb9c:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 800eba0:	e00c      	b.n	800ebbc <f_printf+0x28c>

		case 'X' :					/* Hexdecimal */
			r = 16; break;
 800eba2:	2310      	movs	r3, #16
 800eba4:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 800eba8:	e008      	b.n	800ebbc <f_printf+0x28c>

		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 800ebaa:	f897 2083 	ldrb.w	r2, [r7, #131]	@ 0x83
 800ebae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800ebb2:	4611      	mov	r1, r2
 800ebb4:	4618      	mov	r0, r3
 800ebb6:	f7ff fe44 	bl	800e842 <putc_bfd>
 800ebba:	e0c5      	b.n	800ed48 <f_printf+0x418>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 800ebbc:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800ebc0:	f003 0304 	and.w	r3, r3, #4
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d004      	beq.n	800ebd2 <f_printf+0x2a2>
 800ebc8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ebca:	1d1a      	adds	r2, r3, #4
 800ebcc:	67ba      	str	r2, [r7, #120]	@ 0x78
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	e00c      	b.n	800ebec <f_printf+0x2bc>
 800ebd2:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 800ebd6:	2b44      	cmp	r3, #68	@ 0x44
 800ebd8:	d104      	bne.n	800ebe4 <f_printf+0x2b4>
 800ebda:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ebdc:	1d1a      	adds	r2, r3, #4
 800ebde:	67ba      	str	r2, [r7, #120]	@ 0x78
 800ebe0:	681b      	ldr	r3, [r3, #0]
 800ebe2:	e003      	b.n	800ebec <f_printf+0x2bc>
 800ebe4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ebe6:	1d1a      	adds	r2, r3, #4
 800ebe8:	67ba      	str	r2, [r7, #120]	@ 0x78
 800ebea:	681b      	ldr	r3, [r3, #0]
 800ebec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
		if (d == 'D' && (v & 0x80000000)) {
 800ebf0:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 800ebf4:	2b44      	cmp	r3, #68	@ 0x44
 800ebf6:	d10e      	bne.n	800ec16 <f_printf+0x2e6>
 800ebf8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	da0a      	bge.n	800ec16 <f_printf+0x2e6>
			v = 0 - v;
 800ec00:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ec04:	425b      	negs	r3, r3
 800ec06:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			f |= 8;
 800ec0a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800ec0e:	f043 0308 	orr.w	r3, r3, #8
 800ec12:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
		}
		i = 0;
 800ec16:	2300      	movs	r3, #0
 800ec18:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
		do {
			d = (TCHAR)(v % r); v /= r;
 800ec1c:	f897 2096 	ldrb.w	r2, [r7, #150]	@ 0x96
 800ec20:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ec24:	fbb3 f1f2 	udiv	r1, r3, r2
 800ec28:	fb01 f202 	mul.w	r2, r1, r2
 800ec2c:	1a9b      	subs	r3, r3, r2
 800ec2e:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
 800ec32:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 800ec36:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800ec3a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ec3e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 800ec42:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 800ec46:	2b09      	cmp	r3, #9
 800ec48:	d90b      	bls.n	800ec62 <f_printf+0x332>
 800ec4a:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800ec4e:	2b78      	cmp	r3, #120	@ 0x78
 800ec50:	d101      	bne.n	800ec56 <f_printf+0x326>
 800ec52:	2227      	movs	r2, #39	@ 0x27
 800ec54:	e000      	b.n	800ec58 <f_printf+0x328>
 800ec56:	2207      	movs	r2, #7
 800ec58:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 800ec5c:	4413      	add	r3, r2
 800ec5e:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
			str[i++] = d + '0';
 800ec62:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ec66:	1c5a      	adds	r2, r3, #1
 800ec68:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800ec6c:	f897 2082 	ldrb.w	r2, [r7, #130]	@ 0x82
 800ec70:	3230      	adds	r2, #48	@ 0x30
 800ec72:	b2d2      	uxtb	r2, r2
 800ec74:	3398      	adds	r3, #152	@ 0x98
 800ec76:	443b      	add	r3, r7
 800ec78:	f803 2c8c 	strb.w	r2, [r3, #-140]
		} while (v && i < sizeof str / sizeof str[0]);
 800ec7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d003      	beq.n	800ec8c <f_printf+0x35c>
 800ec84:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ec88:	2b1f      	cmp	r3, #31
 800ec8a:	d9c7      	bls.n	800ec1c <f_printf+0x2ec>
		if (f & 8) str[i++] = '-';
 800ec8c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800ec90:	f003 0308 	and.w	r3, r3, #8
 800ec94:	2b00      	cmp	r3, #0
 800ec96:	d009      	beq.n	800ecac <f_printf+0x37c>
 800ec98:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ec9c:	1c5a      	adds	r2, r3, #1
 800ec9e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800eca2:	3398      	adds	r3, #152	@ 0x98
 800eca4:	443b      	add	r3, r7
 800eca6:	222d      	movs	r2, #45	@ 0x2d
 800eca8:	f803 2c8c 	strb.w	r2, [r3, #-140]
		j = i; d = (f & 1) ? '0' : ' ';
 800ecac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ecb0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ecb4:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800ecb8:	f003 0301 	and.w	r3, r3, #1
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	d001      	beq.n	800ecc4 <f_printf+0x394>
 800ecc0:	2330      	movs	r3, #48	@ 0x30
 800ecc2:	e000      	b.n	800ecc6 <f_printf+0x396>
 800ecc4:	2320      	movs	r3, #32
 800ecc6:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 800ecca:	e007      	b.n	800ecdc <f_printf+0x3ac>
 800eccc:	f897 2082 	ldrb.w	r2, [r7, #130]	@ 0x82
 800ecd0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800ecd4:	4611      	mov	r1, r2
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	f7ff fdb3 	bl	800e842 <putc_bfd>
 800ecdc:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800ece0:	f003 0302 	and.w	r3, r3, #2
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	d108      	bne.n	800ecfa <f_printf+0x3ca>
 800ece8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ecec:	1c5a      	adds	r2, r3, #1
 800ecee:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800ecf2:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ecf6:	429a      	cmp	r2, r3
 800ecf8:	d8e8      	bhi.n	800eccc <f_printf+0x39c>
		do {
			putc_bfd(&pb, str[--i]);
 800ecfa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ecfe:	3b01      	subs	r3, #1
 800ed00:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ed04:	f107 020c 	add.w	r2, r7, #12
 800ed08:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ed0c:	4413      	add	r3, r2
 800ed0e:	781a      	ldrb	r2, [r3, #0]
 800ed10:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800ed14:	4611      	mov	r1, r2
 800ed16:	4618      	mov	r0, r3
 800ed18:	f7ff fd93 	bl	800e842 <putc_bfd>
		} while (i);
 800ed1c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d1ea      	bne.n	800ecfa <f_printf+0x3ca>
		while (j++ < w) putc_bfd(&pb, d);
 800ed24:	e007      	b.n	800ed36 <f_printf+0x406>
 800ed26:	f897 2082 	ldrb.w	r2, [r7, #130]	@ 0x82
 800ed2a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800ed2e:	4611      	mov	r1, r2
 800ed30:	4618      	mov	r0, r3
 800ed32:	f7ff fd86 	bl	800e842 <putc_bfd>
 800ed36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ed3a:	1c5a      	adds	r2, r3, #1
 800ed3c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800ed40:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ed44:	429a      	cmp	r2, r3
 800ed46:	d8ee      	bhi.n	800ed26 <f_printf+0x3f6>
		c = *fmt++;
 800ed48:	e600      	b.n	800e94c <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 800ed4a:	bf00      	nop
 800ed4c:	e000      	b.n	800ed50 <f_printf+0x420>
		if (!c) break;
 800ed4e:	bf00      	nop
	}

	va_end(arp);

	return putc_flush(&pb);
 800ed50:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800ed54:	4618      	mov	r0, r3
 800ed56:	f7ff fdb1 	bl	800e8bc <putc_flush>
 800ed5a:	4603      	mov	r3, r0
}
 800ed5c:	4618      	mov	r0, r3
 800ed5e:	379c      	adds	r7, #156	@ 0x9c
 800ed60:	46bd      	mov	sp, r7
 800ed62:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ed66:	b003      	add	sp, #12
 800ed68:	4770      	bx	lr
 800ed6a:	bf00      	nop

0800ed6c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800ed6c:	b480      	push	{r7}
 800ed6e:	b087      	sub	sp, #28
 800ed70:	af00      	add	r7, sp, #0
 800ed72:	60f8      	str	r0, [r7, #12]
 800ed74:	60b9      	str	r1, [r7, #8]
 800ed76:	4613      	mov	r3, r2
 800ed78:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800ed7a:	2301      	movs	r3, #1
 800ed7c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800ed7e:	2300      	movs	r3, #0
 800ed80:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800ed82:	4b1f      	ldr	r3, [pc, #124]	@ (800ee00 <FATFS_LinkDriverEx+0x94>)
 800ed84:	7a5b      	ldrb	r3, [r3, #9]
 800ed86:	b2db      	uxtb	r3, r3
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d131      	bne.n	800edf0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800ed8c:	4b1c      	ldr	r3, [pc, #112]	@ (800ee00 <FATFS_LinkDriverEx+0x94>)
 800ed8e:	7a5b      	ldrb	r3, [r3, #9]
 800ed90:	b2db      	uxtb	r3, r3
 800ed92:	461a      	mov	r2, r3
 800ed94:	4b1a      	ldr	r3, [pc, #104]	@ (800ee00 <FATFS_LinkDriverEx+0x94>)
 800ed96:	2100      	movs	r1, #0
 800ed98:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800ed9a:	4b19      	ldr	r3, [pc, #100]	@ (800ee00 <FATFS_LinkDriverEx+0x94>)
 800ed9c:	7a5b      	ldrb	r3, [r3, #9]
 800ed9e:	b2db      	uxtb	r3, r3
 800eda0:	4a17      	ldr	r2, [pc, #92]	@ (800ee00 <FATFS_LinkDriverEx+0x94>)
 800eda2:	009b      	lsls	r3, r3, #2
 800eda4:	4413      	add	r3, r2
 800eda6:	68fa      	ldr	r2, [r7, #12]
 800eda8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800edaa:	4b15      	ldr	r3, [pc, #84]	@ (800ee00 <FATFS_LinkDriverEx+0x94>)
 800edac:	7a5b      	ldrb	r3, [r3, #9]
 800edae:	b2db      	uxtb	r3, r3
 800edb0:	461a      	mov	r2, r3
 800edb2:	4b13      	ldr	r3, [pc, #76]	@ (800ee00 <FATFS_LinkDriverEx+0x94>)
 800edb4:	4413      	add	r3, r2
 800edb6:	79fa      	ldrb	r2, [r7, #7]
 800edb8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800edba:	4b11      	ldr	r3, [pc, #68]	@ (800ee00 <FATFS_LinkDriverEx+0x94>)
 800edbc:	7a5b      	ldrb	r3, [r3, #9]
 800edbe:	b2db      	uxtb	r3, r3
 800edc0:	1c5a      	adds	r2, r3, #1
 800edc2:	b2d1      	uxtb	r1, r2
 800edc4:	4a0e      	ldr	r2, [pc, #56]	@ (800ee00 <FATFS_LinkDriverEx+0x94>)
 800edc6:	7251      	strb	r1, [r2, #9]
 800edc8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800edca:	7dbb      	ldrb	r3, [r7, #22]
 800edcc:	3330      	adds	r3, #48	@ 0x30
 800edce:	b2da      	uxtb	r2, r3
 800edd0:	68bb      	ldr	r3, [r7, #8]
 800edd2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800edd4:	68bb      	ldr	r3, [r7, #8]
 800edd6:	3301      	adds	r3, #1
 800edd8:	223a      	movs	r2, #58	@ 0x3a
 800edda:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800eddc:	68bb      	ldr	r3, [r7, #8]
 800edde:	3302      	adds	r3, #2
 800ede0:	222f      	movs	r2, #47	@ 0x2f
 800ede2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ede4:	68bb      	ldr	r3, [r7, #8]
 800ede6:	3303      	adds	r3, #3
 800ede8:	2200      	movs	r2, #0
 800edea:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800edec:	2300      	movs	r3, #0
 800edee:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800edf0:	7dfb      	ldrb	r3, [r7, #23]
}
 800edf2:	4618      	mov	r0, r3
 800edf4:	371c      	adds	r7, #28
 800edf6:	46bd      	mov	sp, r7
 800edf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edfc:	4770      	bx	lr
 800edfe:	bf00      	nop
 800ee00:	20006ad4 	.word	0x20006ad4

0800ee04 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ee04:	b580      	push	{r7, lr}
 800ee06:	b082      	sub	sp, #8
 800ee08:	af00      	add	r7, sp, #0
 800ee0a:	6078      	str	r0, [r7, #4]
 800ee0c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ee0e:	2200      	movs	r2, #0
 800ee10:	6839      	ldr	r1, [r7, #0]
 800ee12:	6878      	ldr	r0, [r7, #4]
 800ee14:	f7ff ffaa 	bl	800ed6c <FATFS_LinkDriverEx>
 800ee18:	4603      	mov	r3, r0
}
 800ee1a:	4618      	mov	r0, r3
 800ee1c:	3708      	adds	r7, #8
 800ee1e:	46bd      	mov	sp, r7
 800ee20:	bd80      	pop	{r7, pc}

0800ee22 <atof>:
 800ee22:	2100      	movs	r1, #0
 800ee24:	f000 be04 	b.w	800fa30 <strtod>

0800ee28 <sulp>:
 800ee28:	b570      	push	{r4, r5, r6, lr}
 800ee2a:	4604      	mov	r4, r0
 800ee2c:	460d      	mov	r5, r1
 800ee2e:	ec45 4b10 	vmov	d0, r4, r5
 800ee32:	4616      	mov	r6, r2
 800ee34:	f003 fab8 	bl	80123a8 <__ulp>
 800ee38:	ec51 0b10 	vmov	r0, r1, d0
 800ee3c:	b17e      	cbz	r6, 800ee5e <sulp+0x36>
 800ee3e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ee42:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	dd09      	ble.n	800ee5e <sulp+0x36>
 800ee4a:	051b      	lsls	r3, r3, #20
 800ee4c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ee50:	2400      	movs	r4, #0
 800ee52:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ee56:	4622      	mov	r2, r4
 800ee58:	462b      	mov	r3, r5
 800ee5a:	f7f1 fc05 	bl	8000668 <__aeabi_dmul>
 800ee5e:	ec41 0b10 	vmov	d0, r0, r1
 800ee62:	bd70      	pop	{r4, r5, r6, pc}
 800ee64:	0000      	movs	r0, r0
	...

0800ee68 <_strtod_l>:
 800ee68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee6c:	b09f      	sub	sp, #124	@ 0x7c
 800ee6e:	460c      	mov	r4, r1
 800ee70:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ee72:	2200      	movs	r2, #0
 800ee74:	921a      	str	r2, [sp, #104]	@ 0x68
 800ee76:	9005      	str	r0, [sp, #20]
 800ee78:	f04f 0a00 	mov.w	sl, #0
 800ee7c:	f04f 0b00 	mov.w	fp, #0
 800ee80:	460a      	mov	r2, r1
 800ee82:	9219      	str	r2, [sp, #100]	@ 0x64
 800ee84:	7811      	ldrb	r1, [r2, #0]
 800ee86:	292b      	cmp	r1, #43	@ 0x2b
 800ee88:	d04a      	beq.n	800ef20 <_strtod_l+0xb8>
 800ee8a:	d838      	bhi.n	800eefe <_strtod_l+0x96>
 800ee8c:	290d      	cmp	r1, #13
 800ee8e:	d832      	bhi.n	800eef6 <_strtod_l+0x8e>
 800ee90:	2908      	cmp	r1, #8
 800ee92:	d832      	bhi.n	800eefa <_strtod_l+0x92>
 800ee94:	2900      	cmp	r1, #0
 800ee96:	d03b      	beq.n	800ef10 <_strtod_l+0xa8>
 800ee98:	2200      	movs	r2, #0
 800ee9a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ee9c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800ee9e:	782a      	ldrb	r2, [r5, #0]
 800eea0:	2a30      	cmp	r2, #48	@ 0x30
 800eea2:	f040 80b3 	bne.w	800f00c <_strtod_l+0x1a4>
 800eea6:	786a      	ldrb	r2, [r5, #1]
 800eea8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800eeac:	2a58      	cmp	r2, #88	@ 0x58
 800eeae:	d16e      	bne.n	800ef8e <_strtod_l+0x126>
 800eeb0:	9302      	str	r3, [sp, #8]
 800eeb2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eeb4:	9301      	str	r3, [sp, #4]
 800eeb6:	ab1a      	add	r3, sp, #104	@ 0x68
 800eeb8:	9300      	str	r3, [sp, #0]
 800eeba:	4a8e      	ldr	r2, [pc, #568]	@ (800f0f4 <_strtod_l+0x28c>)
 800eebc:	9805      	ldr	r0, [sp, #20]
 800eebe:	ab1b      	add	r3, sp, #108	@ 0x6c
 800eec0:	a919      	add	r1, sp, #100	@ 0x64
 800eec2:	f002 fb63 	bl	801158c <__gethex>
 800eec6:	f010 060f 	ands.w	r6, r0, #15
 800eeca:	4604      	mov	r4, r0
 800eecc:	d005      	beq.n	800eeda <_strtod_l+0x72>
 800eece:	2e06      	cmp	r6, #6
 800eed0:	d128      	bne.n	800ef24 <_strtod_l+0xbc>
 800eed2:	3501      	adds	r5, #1
 800eed4:	2300      	movs	r3, #0
 800eed6:	9519      	str	r5, [sp, #100]	@ 0x64
 800eed8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800eeda:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800eedc:	2b00      	cmp	r3, #0
 800eede:	f040 858e 	bne.w	800f9fe <_strtod_l+0xb96>
 800eee2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eee4:	b1cb      	cbz	r3, 800ef1a <_strtod_l+0xb2>
 800eee6:	4652      	mov	r2, sl
 800eee8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800eeec:	ec43 2b10 	vmov	d0, r2, r3
 800eef0:	b01f      	add	sp, #124	@ 0x7c
 800eef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eef6:	2920      	cmp	r1, #32
 800eef8:	d1ce      	bne.n	800ee98 <_strtod_l+0x30>
 800eefa:	3201      	adds	r2, #1
 800eefc:	e7c1      	b.n	800ee82 <_strtod_l+0x1a>
 800eefe:	292d      	cmp	r1, #45	@ 0x2d
 800ef00:	d1ca      	bne.n	800ee98 <_strtod_l+0x30>
 800ef02:	2101      	movs	r1, #1
 800ef04:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ef06:	1c51      	adds	r1, r2, #1
 800ef08:	9119      	str	r1, [sp, #100]	@ 0x64
 800ef0a:	7852      	ldrb	r2, [r2, #1]
 800ef0c:	2a00      	cmp	r2, #0
 800ef0e:	d1c5      	bne.n	800ee9c <_strtod_l+0x34>
 800ef10:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ef12:	9419      	str	r4, [sp, #100]	@ 0x64
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	f040 8570 	bne.w	800f9fa <_strtod_l+0xb92>
 800ef1a:	4652      	mov	r2, sl
 800ef1c:	465b      	mov	r3, fp
 800ef1e:	e7e5      	b.n	800eeec <_strtod_l+0x84>
 800ef20:	2100      	movs	r1, #0
 800ef22:	e7ef      	b.n	800ef04 <_strtod_l+0x9c>
 800ef24:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ef26:	b13a      	cbz	r2, 800ef38 <_strtod_l+0xd0>
 800ef28:	2135      	movs	r1, #53	@ 0x35
 800ef2a:	a81c      	add	r0, sp, #112	@ 0x70
 800ef2c:	f003 fb36 	bl	801259c <__copybits>
 800ef30:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ef32:	9805      	ldr	r0, [sp, #20]
 800ef34:	f002 ff04 	bl	8011d40 <_Bfree>
 800ef38:	3e01      	subs	r6, #1
 800ef3a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800ef3c:	2e04      	cmp	r6, #4
 800ef3e:	d806      	bhi.n	800ef4e <_strtod_l+0xe6>
 800ef40:	e8df f006 	tbb	[pc, r6]
 800ef44:	201d0314 	.word	0x201d0314
 800ef48:	14          	.byte	0x14
 800ef49:	00          	.byte	0x00
 800ef4a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ef4e:	05e1      	lsls	r1, r4, #23
 800ef50:	bf48      	it	mi
 800ef52:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ef56:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ef5a:	0d1b      	lsrs	r3, r3, #20
 800ef5c:	051b      	lsls	r3, r3, #20
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d1bb      	bne.n	800eeda <_strtod_l+0x72>
 800ef62:	f001 fbaf 	bl	80106c4 <__errno>
 800ef66:	2322      	movs	r3, #34	@ 0x22
 800ef68:	6003      	str	r3, [r0, #0]
 800ef6a:	e7b6      	b.n	800eeda <_strtod_l+0x72>
 800ef6c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800ef70:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ef74:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ef78:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ef7c:	e7e7      	b.n	800ef4e <_strtod_l+0xe6>
 800ef7e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800f0fc <_strtod_l+0x294>
 800ef82:	e7e4      	b.n	800ef4e <_strtod_l+0xe6>
 800ef84:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ef88:	f04f 3aff 	mov.w	sl, #4294967295
 800ef8c:	e7df      	b.n	800ef4e <_strtod_l+0xe6>
 800ef8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ef90:	1c5a      	adds	r2, r3, #1
 800ef92:	9219      	str	r2, [sp, #100]	@ 0x64
 800ef94:	785b      	ldrb	r3, [r3, #1]
 800ef96:	2b30      	cmp	r3, #48	@ 0x30
 800ef98:	d0f9      	beq.n	800ef8e <_strtod_l+0x126>
 800ef9a:	2b00      	cmp	r3, #0
 800ef9c:	d09d      	beq.n	800eeda <_strtod_l+0x72>
 800ef9e:	2301      	movs	r3, #1
 800efa0:	9309      	str	r3, [sp, #36]	@ 0x24
 800efa2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800efa4:	930c      	str	r3, [sp, #48]	@ 0x30
 800efa6:	2300      	movs	r3, #0
 800efa8:	9308      	str	r3, [sp, #32]
 800efaa:	930a      	str	r3, [sp, #40]	@ 0x28
 800efac:	461f      	mov	r7, r3
 800efae:	220a      	movs	r2, #10
 800efb0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800efb2:	7805      	ldrb	r5, [r0, #0]
 800efb4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800efb8:	b2d9      	uxtb	r1, r3
 800efba:	2909      	cmp	r1, #9
 800efbc:	d928      	bls.n	800f010 <_strtod_l+0x1a8>
 800efbe:	494e      	ldr	r1, [pc, #312]	@ (800f0f8 <_strtod_l+0x290>)
 800efc0:	2201      	movs	r2, #1
 800efc2:	f001 fac6 	bl	8010552 <strncmp>
 800efc6:	2800      	cmp	r0, #0
 800efc8:	d032      	beq.n	800f030 <_strtod_l+0x1c8>
 800efca:	2000      	movs	r0, #0
 800efcc:	462a      	mov	r2, r5
 800efce:	4681      	mov	r9, r0
 800efd0:	463d      	mov	r5, r7
 800efd2:	4603      	mov	r3, r0
 800efd4:	2a65      	cmp	r2, #101	@ 0x65
 800efd6:	d001      	beq.n	800efdc <_strtod_l+0x174>
 800efd8:	2a45      	cmp	r2, #69	@ 0x45
 800efda:	d114      	bne.n	800f006 <_strtod_l+0x19e>
 800efdc:	b91d      	cbnz	r5, 800efe6 <_strtod_l+0x17e>
 800efde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800efe0:	4302      	orrs	r2, r0
 800efe2:	d095      	beq.n	800ef10 <_strtod_l+0xa8>
 800efe4:	2500      	movs	r5, #0
 800efe6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800efe8:	1c62      	adds	r2, r4, #1
 800efea:	9219      	str	r2, [sp, #100]	@ 0x64
 800efec:	7862      	ldrb	r2, [r4, #1]
 800efee:	2a2b      	cmp	r2, #43	@ 0x2b
 800eff0:	d077      	beq.n	800f0e2 <_strtod_l+0x27a>
 800eff2:	2a2d      	cmp	r2, #45	@ 0x2d
 800eff4:	d07b      	beq.n	800f0ee <_strtod_l+0x286>
 800eff6:	f04f 0c00 	mov.w	ip, #0
 800effa:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800effe:	2909      	cmp	r1, #9
 800f000:	f240 8082 	bls.w	800f108 <_strtod_l+0x2a0>
 800f004:	9419      	str	r4, [sp, #100]	@ 0x64
 800f006:	f04f 0800 	mov.w	r8, #0
 800f00a:	e0a2      	b.n	800f152 <_strtod_l+0x2ea>
 800f00c:	2300      	movs	r3, #0
 800f00e:	e7c7      	b.n	800efa0 <_strtod_l+0x138>
 800f010:	2f08      	cmp	r7, #8
 800f012:	bfd5      	itete	le
 800f014:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800f016:	9908      	ldrgt	r1, [sp, #32]
 800f018:	fb02 3301 	mlale	r3, r2, r1, r3
 800f01c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800f020:	f100 0001 	add.w	r0, r0, #1
 800f024:	bfd4      	ite	le
 800f026:	930a      	strle	r3, [sp, #40]	@ 0x28
 800f028:	9308      	strgt	r3, [sp, #32]
 800f02a:	3701      	adds	r7, #1
 800f02c:	9019      	str	r0, [sp, #100]	@ 0x64
 800f02e:	e7bf      	b.n	800efb0 <_strtod_l+0x148>
 800f030:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f032:	1c5a      	adds	r2, r3, #1
 800f034:	9219      	str	r2, [sp, #100]	@ 0x64
 800f036:	785a      	ldrb	r2, [r3, #1]
 800f038:	b37f      	cbz	r7, 800f09a <_strtod_l+0x232>
 800f03a:	4681      	mov	r9, r0
 800f03c:	463d      	mov	r5, r7
 800f03e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800f042:	2b09      	cmp	r3, #9
 800f044:	d912      	bls.n	800f06c <_strtod_l+0x204>
 800f046:	2301      	movs	r3, #1
 800f048:	e7c4      	b.n	800efd4 <_strtod_l+0x16c>
 800f04a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f04c:	1c5a      	adds	r2, r3, #1
 800f04e:	9219      	str	r2, [sp, #100]	@ 0x64
 800f050:	785a      	ldrb	r2, [r3, #1]
 800f052:	3001      	adds	r0, #1
 800f054:	2a30      	cmp	r2, #48	@ 0x30
 800f056:	d0f8      	beq.n	800f04a <_strtod_l+0x1e2>
 800f058:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800f05c:	2b08      	cmp	r3, #8
 800f05e:	f200 84d3 	bhi.w	800fa08 <_strtod_l+0xba0>
 800f062:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f064:	930c      	str	r3, [sp, #48]	@ 0x30
 800f066:	4681      	mov	r9, r0
 800f068:	2000      	movs	r0, #0
 800f06a:	4605      	mov	r5, r0
 800f06c:	3a30      	subs	r2, #48	@ 0x30
 800f06e:	f100 0301 	add.w	r3, r0, #1
 800f072:	d02a      	beq.n	800f0ca <_strtod_l+0x262>
 800f074:	4499      	add	r9, r3
 800f076:	eb00 0c05 	add.w	ip, r0, r5
 800f07a:	462b      	mov	r3, r5
 800f07c:	210a      	movs	r1, #10
 800f07e:	4563      	cmp	r3, ip
 800f080:	d10d      	bne.n	800f09e <_strtod_l+0x236>
 800f082:	1c69      	adds	r1, r5, #1
 800f084:	4401      	add	r1, r0
 800f086:	4428      	add	r0, r5
 800f088:	2808      	cmp	r0, #8
 800f08a:	dc16      	bgt.n	800f0ba <_strtod_l+0x252>
 800f08c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800f08e:	230a      	movs	r3, #10
 800f090:	fb03 2300 	mla	r3, r3, r0, r2
 800f094:	930a      	str	r3, [sp, #40]	@ 0x28
 800f096:	2300      	movs	r3, #0
 800f098:	e018      	b.n	800f0cc <_strtod_l+0x264>
 800f09a:	4638      	mov	r0, r7
 800f09c:	e7da      	b.n	800f054 <_strtod_l+0x1ec>
 800f09e:	2b08      	cmp	r3, #8
 800f0a0:	f103 0301 	add.w	r3, r3, #1
 800f0a4:	dc03      	bgt.n	800f0ae <_strtod_l+0x246>
 800f0a6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800f0a8:	434e      	muls	r6, r1
 800f0aa:	960a      	str	r6, [sp, #40]	@ 0x28
 800f0ac:	e7e7      	b.n	800f07e <_strtod_l+0x216>
 800f0ae:	2b10      	cmp	r3, #16
 800f0b0:	bfde      	ittt	le
 800f0b2:	9e08      	ldrle	r6, [sp, #32]
 800f0b4:	434e      	mulle	r6, r1
 800f0b6:	9608      	strle	r6, [sp, #32]
 800f0b8:	e7e1      	b.n	800f07e <_strtod_l+0x216>
 800f0ba:	280f      	cmp	r0, #15
 800f0bc:	dceb      	bgt.n	800f096 <_strtod_l+0x22e>
 800f0be:	9808      	ldr	r0, [sp, #32]
 800f0c0:	230a      	movs	r3, #10
 800f0c2:	fb03 2300 	mla	r3, r3, r0, r2
 800f0c6:	9308      	str	r3, [sp, #32]
 800f0c8:	e7e5      	b.n	800f096 <_strtod_l+0x22e>
 800f0ca:	4629      	mov	r1, r5
 800f0cc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f0ce:	1c50      	adds	r0, r2, #1
 800f0d0:	9019      	str	r0, [sp, #100]	@ 0x64
 800f0d2:	7852      	ldrb	r2, [r2, #1]
 800f0d4:	4618      	mov	r0, r3
 800f0d6:	460d      	mov	r5, r1
 800f0d8:	e7b1      	b.n	800f03e <_strtod_l+0x1d6>
 800f0da:	f04f 0900 	mov.w	r9, #0
 800f0de:	2301      	movs	r3, #1
 800f0e0:	e77d      	b.n	800efde <_strtod_l+0x176>
 800f0e2:	f04f 0c00 	mov.w	ip, #0
 800f0e6:	1ca2      	adds	r2, r4, #2
 800f0e8:	9219      	str	r2, [sp, #100]	@ 0x64
 800f0ea:	78a2      	ldrb	r2, [r4, #2]
 800f0ec:	e785      	b.n	800effa <_strtod_l+0x192>
 800f0ee:	f04f 0c01 	mov.w	ip, #1
 800f0f2:	e7f8      	b.n	800f0e6 <_strtod_l+0x27e>
 800f0f4:	08013df0 	.word	0x08013df0
 800f0f8:	08013dd8 	.word	0x08013dd8
 800f0fc:	7ff00000 	.word	0x7ff00000
 800f100:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f102:	1c51      	adds	r1, r2, #1
 800f104:	9119      	str	r1, [sp, #100]	@ 0x64
 800f106:	7852      	ldrb	r2, [r2, #1]
 800f108:	2a30      	cmp	r2, #48	@ 0x30
 800f10a:	d0f9      	beq.n	800f100 <_strtod_l+0x298>
 800f10c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800f110:	2908      	cmp	r1, #8
 800f112:	f63f af78 	bhi.w	800f006 <_strtod_l+0x19e>
 800f116:	3a30      	subs	r2, #48	@ 0x30
 800f118:	920e      	str	r2, [sp, #56]	@ 0x38
 800f11a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f11c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800f11e:	f04f 080a 	mov.w	r8, #10
 800f122:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f124:	1c56      	adds	r6, r2, #1
 800f126:	9619      	str	r6, [sp, #100]	@ 0x64
 800f128:	7852      	ldrb	r2, [r2, #1]
 800f12a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800f12e:	f1be 0f09 	cmp.w	lr, #9
 800f132:	d939      	bls.n	800f1a8 <_strtod_l+0x340>
 800f134:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800f136:	1a76      	subs	r6, r6, r1
 800f138:	2e08      	cmp	r6, #8
 800f13a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800f13e:	dc03      	bgt.n	800f148 <_strtod_l+0x2e0>
 800f140:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800f142:	4588      	cmp	r8, r1
 800f144:	bfa8      	it	ge
 800f146:	4688      	movge	r8, r1
 800f148:	f1bc 0f00 	cmp.w	ip, #0
 800f14c:	d001      	beq.n	800f152 <_strtod_l+0x2ea>
 800f14e:	f1c8 0800 	rsb	r8, r8, #0
 800f152:	2d00      	cmp	r5, #0
 800f154:	d14e      	bne.n	800f1f4 <_strtod_l+0x38c>
 800f156:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f158:	4308      	orrs	r0, r1
 800f15a:	f47f aebe 	bne.w	800eeda <_strtod_l+0x72>
 800f15e:	2b00      	cmp	r3, #0
 800f160:	f47f aed6 	bne.w	800ef10 <_strtod_l+0xa8>
 800f164:	2a69      	cmp	r2, #105	@ 0x69
 800f166:	d028      	beq.n	800f1ba <_strtod_l+0x352>
 800f168:	dc25      	bgt.n	800f1b6 <_strtod_l+0x34e>
 800f16a:	2a49      	cmp	r2, #73	@ 0x49
 800f16c:	d025      	beq.n	800f1ba <_strtod_l+0x352>
 800f16e:	2a4e      	cmp	r2, #78	@ 0x4e
 800f170:	f47f aece 	bne.w	800ef10 <_strtod_l+0xa8>
 800f174:	499b      	ldr	r1, [pc, #620]	@ (800f3e4 <_strtod_l+0x57c>)
 800f176:	a819      	add	r0, sp, #100	@ 0x64
 800f178:	f002 fc2a 	bl	80119d0 <__match>
 800f17c:	2800      	cmp	r0, #0
 800f17e:	f43f aec7 	beq.w	800ef10 <_strtod_l+0xa8>
 800f182:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f184:	781b      	ldrb	r3, [r3, #0]
 800f186:	2b28      	cmp	r3, #40	@ 0x28
 800f188:	d12e      	bne.n	800f1e8 <_strtod_l+0x380>
 800f18a:	4997      	ldr	r1, [pc, #604]	@ (800f3e8 <_strtod_l+0x580>)
 800f18c:	aa1c      	add	r2, sp, #112	@ 0x70
 800f18e:	a819      	add	r0, sp, #100	@ 0x64
 800f190:	f002 fc32 	bl	80119f8 <__hexnan>
 800f194:	2805      	cmp	r0, #5
 800f196:	d127      	bne.n	800f1e8 <_strtod_l+0x380>
 800f198:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f19a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800f19e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800f1a2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800f1a6:	e698      	b.n	800eeda <_strtod_l+0x72>
 800f1a8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800f1aa:	fb08 2101 	mla	r1, r8, r1, r2
 800f1ae:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800f1b2:	920e      	str	r2, [sp, #56]	@ 0x38
 800f1b4:	e7b5      	b.n	800f122 <_strtod_l+0x2ba>
 800f1b6:	2a6e      	cmp	r2, #110	@ 0x6e
 800f1b8:	e7da      	b.n	800f170 <_strtod_l+0x308>
 800f1ba:	498c      	ldr	r1, [pc, #560]	@ (800f3ec <_strtod_l+0x584>)
 800f1bc:	a819      	add	r0, sp, #100	@ 0x64
 800f1be:	f002 fc07 	bl	80119d0 <__match>
 800f1c2:	2800      	cmp	r0, #0
 800f1c4:	f43f aea4 	beq.w	800ef10 <_strtod_l+0xa8>
 800f1c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f1ca:	4989      	ldr	r1, [pc, #548]	@ (800f3f0 <_strtod_l+0x588>)
 800f1cc:	3b01      	subs	r3, #1
 800f1ce:	a819      	add	r0, sp, #100	@ 0x64
 800f1d0:	9319      	str	r3, [sp, #100]	@ 0x64
 800f1d2:	f002 fbfd 	bl	80119d0 <__match>
 800f1d6:	b910      	cbnz	r0, 800f1de <_strtod_l+0x376>
 800f1d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f1da:	3301      	adds	r3, #1
 800f1dc:	9319      	str	r3, [sp, #100]	@ 0x64
 800f1de:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800f400 <_strtod_l+0x598>
 800f1e2:	f04f 0a00 	mov.w	sl, #0
 800f1e6:	e678      	b.n	800eeda <_strtod_l+0x72>
 800f1e8:	4882      	ldr	r0, [pc, #520]	@ (800f3f4 <_strtod_l+0x58c>)
 800f1ea:	f001 faa9 	bl	8010740 <nan>
 800f1ee:	ec5b ab10 	vmov	sl, fp, d0
 800f1f2:	e672      	b.n	800eeda <_strtod_l+0x72>
 800f1f4:	eba8 0309 	sub.w	r3, r8, r9
 800f1f8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800f1fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800f1fc:	2f00      	cmp	r7, #0
 800f1fe:	bf08      	it	eq
 800f200:	462f      	moveq	r7, r5
 800f202:	2d10      	cmp	r5, #16
 800f204:	462c      	mov	r4, r5
 800f206:	bfa8      	it	ge
 800f208:	2410      	movge	r4, #16
 800f20a:	f7f1 f9b3 	bl	8000574 <__aeabi_ui2d>
 800f20e:	2d09      	cmp	r5, #9
 800f210:	4682      	mov	sl, r0
 800f212:	468b      	mov	fp, r1
 800f214:	dc13      	bgt.n	800f23e <_strtod_l+0x3d6>
 800f216:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f218:	2b00      	cmp	r3, #0
 800f21a:	f43f ae5e 	beq.w	800eeda <_strtod_l+0x72>
 800f21e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f220:	dd78      	ble.n	800f314 <_strtod_l+0x4ac>
 800f222:	2b16      	cmp	r3, #22
 800f224:	dc5f      	bgt.n	800f2e6 <_strtod_l+0x47e>
 800f226:	4974      	ldr	r1, [pc, #464]	@ (800f3f8 <_strtod_l+0x590>)
 800f228:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f22c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f230:	4652      	mov	r2, sl
 800f232:	465b      	mov	r3, fp
 800f234:	f7f1 fa18 	bl	8000668 <__aeabi_dmul>
 800f238:	4682      	mov	sl, r0
 800f23a:	468b      	mov	fp, r1
 800f23c:	e64d      	b.n	800eeda <_strtod_l+0x72>
 800f23e:	4b6e      	ldr	r3, [pc, #440]	@ (800f3f8 <_strtod_l+0x590>)
 800f240:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f244:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800f248:	f7f1 fa0e 	bl	8000668 <__aeabi_dmul>
 800f24c:	4682      	mov	sl, r0
 800f24e:	9808      	ldr	r0, [sp, #32]
 800f250:	468b      	mov	fp, r1
 800f252:	f7f1 f98f 	bl	8000574 <__aeabi_ui2d>
 800f256:	4602      	mov	r2, r0
 800f258:	460b      	mov	r3, r1
 800f25a:	4650      	mov	r0, sl
 800f25c:	4659      	mov	r1, fp
 800f25e:	f7f1 f84d 	bl	80002fc <__adddf3>
 800f262:	2d0f      	cmp	r5, #15
 800f264:	4682      	mov	sl, r0
 800f266:	468b      	mov	fp, r1
 800f268:	ddd5      	ble.n	800f216 <_strtod_l+0x3ae>
 800f26a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f26c:	1b2c      	subs	r4, r5, r4
 800f26e:	441c      	add	r4, r3
 800f270:	2c00      	cmp	r4, #0
 800f272:	f340 8096 	ble.w	800f3a2 <_strtod_l+0x53a>
 800f276:	f014 030f 	ands.w	r3, r4, #15
 800f27a:	d00a      	beq.n	800f292 <_strtod_l+0x42a>
 800f27c:	495e      	ldr	r1, [pc, #376]	@ (800f3f8 <_strtod_l+0x590>)
 800f27e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f282:	4652      	mov	r2, sl
 800f284:	465b      	mov	r3, fp
 800f286:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f28a:	f7f1 f9ed 	bl	8000668 <__aeabi_dmul>
 800f28e:	4682      	mov	sl, r0
 800f290:	468b      	mov	fp, r1
 800f292:	f034 040f 	bics.w	r4, r4, #15
 800f296:	d073      	beq.n	800f380 <_strtod_l+0x518>
 800f298:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800f29c:	dd48      	ble.n	800f330 <_strtod_l+0x4c8>
 800f29e:	2400      	movs	r4, #0
 800f2a0:	46a0      	mov	r8, r4
 800f2a2:	940a      	str	r4, [sp, #40]	@ 0x28
 800f2a4:	46a1      	mov	r9, r4
 800f2a6:	9a05      	ldr	r2, [sp, #20]
 800f2a8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800f400 <_strtod_l+0x598>
 800f2ac:	2322      	movs	r3, #34	@ 0x22
 800f2ae:	6013      	str	r3, [r2, #0]
 800f2b0:	f04f 0a00 	mov.w	sl, #0
 800f2b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	f43f ae0f 	beq.w	800eeda <_strtod_l+0x72>
 800f2bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f2be:	9805      	ldr	r0, [sp, #20]
 800f2c0:	f002 fd3e 	bl	8011d40 <_Bfree>
 800f2c4:	9805      	ldr	r0, [sp, #20]
 800f2c6:	4649      	mov	r1, r9
 800f2c8:	f002 fd3a 	bl	8011d40 <_Bfree>
 800f2cc:	9805      	ldr	r0, [sp, #20]
 800f2ce:	4641      	mov	r1, r8
 800f2d0:	f002 fd36 	bl	8011d40 <_Bfree>
 800f2d4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f2d6:	9805      	ldr	r0, [sp, #20]
 800f2d8:	f002 fd32 	bl	8011d40 <_Bfree>
 800f2dc:	9805      	ldr	r0, [sp, #20]
 800f2de:	4621      	mov	r1, r4
 800f2e0:	f002 fd2e 	bl	8011d40 <_Bfree>
 800f2e4:	e5f9      	b.n	800eeda <_strtod_l+0x72>
 800f2e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f2e8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800f2ec:	4293      	cmp	r3, r2
 800f2ee:	dbbc      	blt.n	800f26a <_strtod_l+0x402>
 800f2f0:	4c41      	ldr	r4, [pc, #260]	@ (800f3f8 <_strtod_l+0x590>)
 800f2f2:	f1c5 050f 	rsb	r5, r5, #15
 800f2f6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800f2fa:	4652      	mov	r2, sl
 800f2fc:	465b      	mov	r3, fp
 800f2fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f302:	f7f1 f9b1 	bl	8000668 <__aeabi_dmul>
 800f306:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f308:	1b5d      	subs	r5, r3, r5
 800f30a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800f30e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f312:	e78f      	b.n	800f234 <_strtod_l+0x3cc>
 800f314:	3316      	adds	r3, #22
 800f316:	dba8      	blt.n	800f26a <_strtod_l+0x402>
 800f318:	4b37      	ldr	r3, [pc, #220]	@ (800f3f8 <_strtod_l+0x590>)
 800f31a:	eba9 0808 	sub.w	r8, r9, r8
 800f31e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800f322:	e9d8 2300 	ldrd	r2, r3, [r8]
 800f326:	4650      	mov	r0, sl
 800f328:	4659      	mov	r1, fp
 800f32a:	f7f1 fac7 	bl	80008bc <__aeabi_ddiv>
 800f32e:	e783      	b.n	800f238 <_strtod_l+0x3d0>
 800f330:	4b32      	ldr	r3, [pc, #200]	@ (800f3fc <_strtod_l+0x594>)
 800f332:	9308      	str	r3, [sp, #32]
 800f334:	2300      	movs	r3, #0
 800f336:	1124      	asrs	r4, r4, #4
 800f338:	4650      	mov	r0, sl
 800f33a:	4659      	mov	r1, fp
 800f33c:	461e      	mov	r6, r3
 800f33e:	2c01      	cmp	r4, #1
 800f340:	dc21      	bgt.n	800f386 <_strtod_l+0x51e>
 800f342:	b10b      	cbz	r3, 800f348 <_strtod_l+0x4e0>
 800f344:	4682      	mov	sl, r0
 800f346:	468b      	mov	fp, r1
 800f348:	492c      	ldr	r1, [pc, #176]	@ (800f3fc <_strtod_l+0x594>)
 800f34a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800f34e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800f352:	4652      	mov	r2, sl
 800f354:	465b      	mov	r3, fp
 800f356:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f35a:	f7f1 f985 	bl	8000668 <__aeabi_dmul>
 800f35e:	4b28      	ldr	r3, [pc, #160]	@ (800f400 <_strtod_l+0x598>)
 800f360:	460a      	mov	r2, r1
 800f362:	400b      	ands	r3, r1
 800f364:	4927      	ldr	r1, [pc, #156]	@ (800f404 <_strtod_l+0x59c>)
 800f366:	428b      	cmp	r3, r1
 800f368:	4682      	mov	sl, r0
 800f36a:	d898      	bhi.n	800f29e <_strtod_l+0x436>
 800f36c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800f370:	428b      	cmp	r3, r1
 800f372:	bf86      	itte	hi
 800f374:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800f408 <_strtod_l+0x5a0>
 800f378:	f04f 3aff 	movhi.w	sl, #4294967295
 800f37c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800f380:	2300      	movs	r3, #0
 800f382:	9308      	str	r3, [sp, #32]
 800f384:	e07a      	b.n	800f47c <_strtod_l+0x614>
 800f386:	07e2      	lsls	r2, r4, #31
 800f388:	d505      	bpl.n	800f396 <_strtod_l+0x52e>
 800f38a:	9b08      	ldr	r3, [sp, #32]
 800f38c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f390:	f7f1 f96a 	bl	8000668 <__aeabi_dmul>
 800f394:	2301      	movs	r3, #1
 800f396:	9a08      	ldr	r2, [sp, #32]
 800f398:	3208      	adds	r2, #8
 800f39a:	3601      	adds	r6, #1
 800f39c:	1064      	asrs	r4, r4, #1
 800f39e:	9208      	str	r2, [sp, #32]
 800f3a0:	e7cd      	b.n	800f33e <_strtod_l+0x4d6>
 800f3a2:	d0ed      	beq.n	800f380 <_strtod_l+0x518>
 800f3a4:	4264      	negs	r4, r4
 800f3a6:	f014 020f 	ands.w	r2, r4, #15
 800f3aa:	d00a      	beq.n	800f3c2 <_strtod_l+0x55a>
 800f3ac:	4b12      	ldr	r3, [pc, #72]	@ (800f3f8 <_strtod_l+0x590>)
 800f3ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f3b2:	4650      	mov	r0, sl
 800f3b4:	4659      	mov	r1, fp
 800f3b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3ba:	f7f1 fa7f 	bl	80008bc <__aeabi_ddiv>
 800f3be:	4682      	mov	sl, r0
 800f3c0:	468b      	mov	fp, r1
 800f3c2:	1124      	asrs	r4, r4, #4
 800f3c4:	d0dc      	beq.n	800f380 <_strtod_l+0x518>
 800f3c6:	2c1f      	cmp	r4, #31
 800f3c8:	dd20      	ble.n	800f40c <_strtod_l+0x5a4>
 800f3ca:	2400      	movs	r4, #0
 800f3cc:	46a0      	mov	r8, r4
 800f3ce:	940a      	str	r4, [sp, #40]	@ 0x28
 800f3d0:	46a1      	mov	r9, r4
 800f3d2:	9a05      	ldr	r2, [sp, #20]
 800f3d4:	2322      	movs	r3, #34	@ 0x22
 800f3d6:	f04f 0a00 	mov.w	sl, #0
 800f3da:	f04f 0b00 	mov.w	fp, #0
 800f3de:	6013      	str	r3, [r2, #0]
 800f3e0:	e768      	b.n	800f2b4 <_strtod_l+0x44c>
 800f3e2:	bf00      	nop
 800f3e4:	08013e3d 	.word	0x08013e3d
 800f3e8:	08013ddc 	.word	0x08013ddc
 800f3ec:	08013e35 	.word	0x08013e35
 800f3f0:	08013f1c 	.word	0x08013f1c
 800f3f4:	08013f18 	.word	0x08013f18
 800f3f8:	08014080 	.word	0x08014080
 800f3fc:	08014058 	.word	0x08014058
 800f400:	7ff00000 	.word	0x7ff00000
 800f404:	7ca00000 	.word	0x7ca00000
 800f408:	7fefffff 	.word	0x7fefffff
 800f40c:	f014 0310 	ands.w	r3, r4, #16
 800f410:	bf18      	it	ne
 800f412:	236a      	movne	r3, #106	@ 0x6a
 800f414:	4ea9      	ldr	r6, [pc, #676]	@ (800f6bc <_strtod_l+0x854>)
 800f416:	9308      	str	r3, [sp, #32]
 800f418:	4650      	mov	r0, sl
 800f41a:	4659      	mov	r1, fp
 800f41c:	2300      	movs	r3, #0
 800f41e:	07e2      	lsls	r2, r4, #31
 800f420:	d504      	bpl.n	800f42c <_strtod_l+0x5c4>
 800f422:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f426:	f7f1 f91f 	bl	8000668 <__aeabi_dmul>
 800f42a:	2301      	movs	r3, #1
 800f42c:	1064      	asrs	r4, r4, #1
 800f42e:	f106 0608 	add.w	r6, r6, #8
 800f432:	d1f4      	bne.n	800f41e <_strtod_l+0x5b6>
 800f434:	b10b      	cbz	r3, 800f43a <_strtod_l+0x5d2>
 800f436:	4682      	mov	sl, r0
 800f438:	468b      	mov	fp, r1
 800f43a:	9b08      	ldr	r3, [sp, #32]
 800f43c:	b1b3      	cbz	r3, 800f46c <_strtod_l+0x604>
 800f43e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800f442:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800f446:	2b00      	cmp	r3, #0
 800f448:	4659      	mov	r1, fp
 800f44a:	dd0f      	ble.n	800f46c <_strtod_l+0x604>
 800f44c:	2b1f      	cmp	r3, #31
 800f44e:	dd55      	ble.n	800f4fc <_strtod_l+0x694>
 800f450:	2b34      	cmp	r3, #52	@ 0x34
 800f452:	bfde      	ittt	le
 800f454:	f04f 33ff 	movle.w	r3, #4294967295
 800f458:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800f45c:	4093      	lslle	r3, r2
 800f45e:	f04f 0a00 	mov.w	sl, #0
 800f462:	bfcc      	ite	gt
 800f464:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800f468:	ea03 0b01 	andle.w	fp, r3, r1
 800f46c:	2200      	movs	r2, #0
 800f46e:	2300      	movs	r3, #0
 800f470:	4650      	mov	r0, sl
 800f472:	4659      	mov	r1, fp
 800f474:	f7f1 fb60 	bl	8000b38 <__aeabi_dcmpeq>
 800f478:	2800      	cmp	r0, #0
 800f47a:	d1a6      	bne.n	800f3ca <_strtod_l+0x562>
 800f47c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f47e:	9300      	str	r3, [sp, #0]
 800f480:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800f482:	9805      	ldr	r0, [sp, #20]
 800f484:	462b      	mov	r3, r5
 800f486:	463a      	mov	r2, r7
 800f488:	f002 fcc2 	bl	8011e10 <__s2b>
 800f48c:	900a      	str	r0, [sp, #40]	@ 0x28
 800f48e:	2800      	cmp	r0, #0
 800f490:	f43f af05 	beq.w	800f29e <_strtod_l+0x436>
 800f494:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f496:	2a00      	cmp	r2, #0
 800f498:	eba9 0308 	sub.w	r3, r9, r8
 800f49c:	bfa8      	it	ge
 800f49e:	2300      	movge	r3, #0
 800f4a0:	9312      	str	r3, [sp, #72]	@ 0x48
 800f4a2:	2400      	movs	r4, #0
 800f4a4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f4a8:	9316      	str	r3, [sp, #88]	@ 0x58
 800f4aa:	46a0      	mov	r8, r4
 800f4ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f4ae:	9805      	ldr	r0, [sp, #20]
 800f4b0:	6859      	ldr	r1, [r3, #4]
 800f4b2:	f002 fc05 	bl	8011cc0 <_Balloc>
 800f4b6:	4681      	mov	r9, r0
 800f4b8:	2800      	cmp	r0, #0
 800f4ba:	f43f aef4 	beq.w	800f2a6 <_strtod_l+0x43e>
 800f4be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f4c0:	691a      	ldr	r2, [r3, #16]
 800f4c2:	3202      	adds	r2, #2
 800f4c4:	f103 010c 	add.w	r1, r3, #12
 800f4c8:	0092      	lsls	r2, r2, #2
 800f4ca:	300c      	adds	r0, #12
 800f4cc:	f001 f927 	bl	801071e <memcpy>
 800f4d0:	ec4b ab10 	vmov	d0, sl, fp
 800f4d4:	9805      	ldr	r0, [sp, #20]
 800f4d6:	aa1c      	add	r2, sp, #112	@ 0x70
 800f4d8:	a91b      	add	r1, sp, #108	@ 0x6c
 800f4da:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800f4de:	f002 ffd3 	bl	8012488 <__d2b>
 800f4e2:	901a      	str	r0, [sp, #104]	@ 0x68
 800f4e4:	2800      	cmp	r0, #0
 800f4e6:	f43f aede 	beq.w	800f2a6 <_strtod_l+0x43e>
 800f4ea:	9805      	ldr	r0, [sp, #20]
 800f4ec:	2101      	movs	r1, #1
 800f4ee:	f002 fd25 	bl	8011f3c <__i2b>
 800f4f2:	4680      	mov	r8, r0
 800f4f4:	b948      	cbnz	r0, 800f50a <_strtod_l+0x6a2>
 800f4f6:	f04f 0800 	mov.w	r8, #0
 800f4fa:	e6d4      	b.n	800f2a6 <_strtod_l+0x43e>
 800f4fc:	f04f 32ff 	mov.w	r2, #4294967295
 800f500:	fa02 f303 	lsl.w	r3, r2, r3
 800f504:	ea03 0a0a 	and.w	sl, r3, sl
 800f508:	e7b0      	b.n	800f46c <_strtod_l+0x604>
 800f50a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800f50c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f50e:	2d00      	cmp	r5, #0
 800f510:	bfab      	itete	ge
 800f512:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800f514:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800f516:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800f518:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800f51a:	bfac      	ite	ge
 800f51c:	18ef      	addge	r7, r5, r3
 800f51e:	1b5e      	sublt	r6, r3, r5
 800f520:	9b08      	ldr	r3, [sp, #32]
 800f522:	1aed      	subs	r5, r5, r3
 800f524:	4415      	add	r5, r2
 800f526:	4b66      	ldr	r3, [pc, #408]	@ (800f6c0 <_strtod_l+0x858>)
 800f528:	3d01      	subs	r5, #1
 800f52a:	429d      	cmp	r5, r3
 800f52c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f530:	da50      	bge.n	800f5d4 <_strtod_l+0x76c>
 800f532:	1b5b      	subs	r3, r3, r5
 800f534:	2b1f      	cmp	r3, #31
 800f536:	eba2 0203 	sub.w	r2, r2, r3
 800f53a:	f04f 0101 	mov.w	r1, #1
 800f53e:	dc3d      	bgt.n	800f5bc <_strtod_l+0x754>
 800f540:	fa01 f303 	lsl.w	r3, r1, r3
 800f544:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f546:	2300      	movs	r3, #0
 800f548:	9310      	str	r3, [sp, #64]	@ 0x40
 800f54a:	18bd      	adds	r5, r7, r2
 800f54c:	9b08      	ldr	r3, [sp, #32]
 800f54e:	42af      	cmp	r7, r5
 800f550:	4416      	add	r6, r2
 800f552:	441e      	add	r6, r3
 800f554:	463b      	mov	r3, r7
 800f556:	bfa8      	it	ge
 800f558:	462b      	movge	r3, r5
 800f55a:	42b3      	cmp	r3, r6
 800f55c:	bfa8      	it	ge
 800f55e:	4633      	movge	r3, r6
 800f560:	2b00      	cmp	r3, #0
 800f562:	bfc2      	ittt	gt
 800f564:	1aed      	subgt	r5, r5, r3
 800f566:	1af6      	subgt	r6, r6, r3
 800f568:	1aff      	subgt	r7, r7, r3
 800f56a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	dd16      	ble.n	800f59e <_strtod_l+0x736>
 800f570:	4641      	mov	r1, r8
 800f572:	9805      	ldr	r0, [sp, #20]
 800f574:	461a      	mov	r2, r3
 800f576:	f002 fda1 	bl	80120bc <__pow5mult>
 800f57a:	4680      	mov	r8, r0
 800f57c:	2800      	cmp	r0, #0
 800f57e:	d0ba      	beq.n	800f4f6 <_strtod_l+0x68e>
 800f580:	4601      	mov	r1, r0
 800f582:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f584:	9805      	ldr	r0, [sp, #20]
 800f586:	f002 fcef 	bl	8011f68 <__multiply>
 800f58a:	900e      	str	r0, [sp, #56]	@ 0x38
 800f58c:	2800      	cmp	r0, #0
 800f58e:	f43f ae8a 	beq.w	800f2a6 <_strtod_l+0x43e>
 800f592:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f594:	9805      	ldr	r0, [sp, #20]
 800f596:	f002 fbd3 	bl	8011d40 <_Bfree>
 800f59a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f59c:	931a      	str	r3, [sp, #104]	@ 0x68
 800f59e:	2d00      	cmp	r5, #0
 800f5a0:	dc1d      	bgt.n	800f5de <_strtod_l+0x776>
 800f5a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	dd23      	ble.n	800f5f0 <_strtod_l+0x788>
 800f5a8:	4649      	mov	r1, r9
 800f5aa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800f5ac:	9805      	ldr	r0, [sp, #20]
 800f5ae:	f002 fd85 	bl	80120bc <__pow5mult>
 800f5b2:	4681      	mov	r9, r0
 800f5b4:	b9e0      	cbnz	r0, 800f5f0 <_strtod_l+0x788>
 800f5b6:	f04f 0900 	mov.w	r9, #0
 800f5ba:	e674      	b.n	800f2a6 <_strtod_l+0x43e>
 800f5bc:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800f5c0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800f5c4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800f5c8:	35e2      	adds	r5, #226	@ 0xe2
 800f5ca:	fa01 f305 	lsl.w	r3, r1, r5
 800f5ce:	9310      	str	r3, [sp, #64]	@ 0x40
 800f5d0:	9113      	str	r1, [sp, #76]	@ 0x4c
 800f5d2:	e7ba      	b.n	800f54a <_strtod_l+0x6e2>
 800f5d4:	2300      	movs	r3, #0
 800f5d6:	9310      	str	r3, [sp, #64]	@ 0x40
 800f5d8:	2301      	movs	r3, #1
 800f5da:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f5dc:	e7b5      	b.n	800f54a <_strtod_l+0x6e2>
 800f5de:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f5e0:	9805      	ldr	r0, [sp, #20]
 800f5e2:	462a      	mov	r2, r5
 800f5e4:	f002 fdc4 	bl	8012170 <__lshift>
 800f5e8:	901a      	str	r0, [sp, #104]	@ 0x68
 800f5ea:	2800      	cmp	r0, #0
 800f5ec:	d1d9      	bne.n	800f5a2 <_strtod_l+0x73a>
 800f5ee:	e65a      	b.n	800f2a6 <_strtod_l+0x43e>
 800f5f0:	2e00      	cmp	r6, #0
 800f5f2:	dd07      	ble.n	800f604 <_strtod_l+0x79c>
 800f5f4:	4649      	mov	r1, r9
 800f5f6:	9805      	ldr	r0, [sp, #20]
 800f5f8:	4632      	mov	r2, r6
 800f5fa:	f002 fdb9 	bl	8012170 <__lshift>
 800f5fe:	4681      	mov	r9, r0
 800f600:	2800      	cmp	r0, #0
 800f602:	d0d8      	beq.n	800f5b6 <_strtod_l+0x74e>
 800f604:	2f00      	cmp	r7, #0
 800f606:	dd08      	ble.n	800f61a <_strtod_l+0x7b2>
 800f608:	4641      	mov	r1, r8
 800f60a:	9805      	ldr	r0, [sp, #20]
 800f60c:	463a      	mov	r2, r7
 800f60e:	f002 fdaf 	bl	8012170 <__lshift>
 800f612:	4680      	mov	r8, r0
 800f614:	2800      	cmp	r0, #0
 800f616:	f43f ae46 	beq.w	800f2a6 <_strtod_l+0x43e>
 800f61a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f61c:	9805      	ldr	r0, [sp, #20]
 800f61e:	464a      	mov	r2, r9
 800f620:	f002 fe2e 	bl	8012280 <__mdiff>
 800f624:	4604      	mov	r4, r0
 800f626:	2800      	cmp	r0, #0
 800f628:	f43f ae3d 	beq.w	800f2a6 <_strtod_l+0x43e>
 800f62c:	68c3      	ldr	r3, [r0, #12]
 800f62e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f630:	2300      	movs	r3, #0
 800f632:	60c3      	str	r3, [r0, #12]
 800f634:	4641      	mov	r1, r8
 800f636:	f002 fe07 	bl	8012248 <__mcmp>
 800f63a:	2800      	cmp	r0, #0
 800f63c:	da46      	bge.n	800f6cc <_strtod_l+0x864>
 800f63e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f640:	ea53 030a 	orrs.w	r3, r3, sl
 800f644:	d16c      	bne.n	800f720 <_strtod_l+0x8b8>
 800f646:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	d168      	bne.n	800f720 <_strtod_l+0x8b8>
 800f64e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f652:	0d1b      	lsrs	r3, r3, #20
 800f654:	051b      	lsls	r3, r3, #20
 800f656:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f65a:	d961      	bls.n	800f720 <_strtod_l+0x8b8>
 800f65c:	6963      	ldr	r3, [r4, #20]
 800f65e:	b913      	cbnz	r3, 800f666 <_strtod_l+0x7fe>
 800f660:	6923      	ldr	r3, [r4, #16]
 800f662:	2b01      	cmp	r3, #1
 800f664:	dd5c      	ble.n	800f720 <_strtod_l+0x8b8>
 800f666:	4621      	mov	r1, r4
 800f668:	2201      	movs	r2, #1
 800f66a:	9805      	ldr	r0, [sp, #20]
 800f66c:	f002 fd80 	bl	8012170 <__lshift>
 800f670:	4641      	mov	r1, r8
 800f672:	4604      	mov	r4, r0
 800f674:	f002 fde8 	bl	8012248 <__mcmp>
 800f678:	2800      	cmp	r0, #0
 800f67a:	dd51      	ble.n	800f720 <_strtod_l+0x8b8>
 800f67c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f680:	9a08      	ldr	r2, [sp, #32]
 800f682:	0d1b      	lsrs	r3, r3, #20
 800f684:	051b      	lsls	r3, r3, #20
 800f686:	2a00      	cmp	r2, #0
 800f688:	d06b      	beq.n	800f762 <_strtod_l+0x8fa>
 800f68a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f68e:	d868      	bhi.n	800f762 <_strtod_l+0x8fa>
 800f690:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800f694:	f67f ae9d 	bls.w	800f3d2 <_strtod_l+0x56a>
 800f698:	4b0a      	ldr	r3, [pc, #40]	@ (800f6c4 <_strtod_l+0x85c>)
 800f69a:	4650      	mov	r0, sl
 800f69c:	4659      	mov	r1, fp
 800f69e:	2200      	movs	r2, #0
 800f6a0:	f7f0 ffe2 	bl	8000668 <__aeabi_dmul>
 800f6a4:	4b08      	ldr	r3, [pc, #32]	@ (800f6c8 <_strtod_l+0x860>)
 800f6a6:	400b      	ands	r3, r1
 800f6a8:	4682      	mov	sl, r0
 800f6aa:	468b      	mov	fp, r1
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	f47f ae05 	bne.w	800f2bc <_strtod_l+0x454>
 800f6b2:	9a05      	ldr	r2, [sp, #20]
 800f6b4:	2322      	movs	r3, #34	@ 0x22
 800f6b6:	6013      	str	r3, [r2, #0]
 800f6b8:	e600      	b.n	800f2bc <_strtod_l+0x454>
 800f6ba:	bf00      	nop
 800f6bc:	08013e08 	.word	0x08013e08
 800f6c0:	fffffc02 	.word	0xfffffc02
 800f6c4:	39500000 	.word	0x39500000
 800f6c8:	7ff00000 	.word	0x7ff00000
 800f6cc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800f6d0:	d165      	bne.n	800f79e <_strtod_l+0x936>
 800f6d2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f6d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f6d8:	b35a      	cbz	r2, 800f732 <_strtod_l+0x8ca>
 800f6da:	4a9f      	ldr	r2, [pc, #636]	@ (800f958 <_strtod_l+0xaf0>)
 800f6dc:	4293      	cmp	r3, r2
 800f6de:	d12b      	bne.n	800f738 <_strtod_l+0x8d0>
 800f6e0:	9b08      	ldr	r3, [sp, #32]
 800f6e2:	4651      	mov	r1, sl
 800f6e4:	b303      	cbz	r3, 800f728 <_strtod_l+0x8c0>
 800f6e6:	4b9d      	ldr	r3, [pc, #628]	@ (800f95c <_strtod_l+0xaf4>)
 800f6e8:	465a      	mov	r2, fp
 800f6ea:	4013      	ands	r3, r2
 800f6ec:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800f6f0:	f04f 32ff 	mov.w	r2, #4294967295
 800f6f4:	d81b      	bhi.n	800f72e <_strtod_l+0x8c6>
 800f6f6:	0d1b      	lsrs	r3, r3, #20
 800f6f8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f6fc:	fa02 f303 	lsl.w	r3, r2, r3
 800f700:	4299      	cmp	r1, r3
 800f702:	d119      	bne.n	800f738 <_strtod_l+0x8d0>
 800f704:	4b96      	ldr	r3, [pc, #600]	@ (800f960 <_strtod_l+0xaf8>)
 800f706:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f708:	429a      	cmp	r2, r3
 800f70a:	d102      	bne.n	800f712 <_strtod_l+0x8aa>
 800f70c:	3101      	adds	r1, #1
 800f70e:	f43f adca 	beq.w	800f2a6 <_strtod_l+0x43e>
 800f712:	4b92      	ldr	r3, [pc, #584]	@ (800f95c <_strtod_l+0xaf4>)
 800f714:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f716:	401a      	ands	r2, r3
 800f718:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800f71c:	f04f 0a00 	mov.w	sl, #0
 800f720:	9b08      	ldr	r3, [sp, #32]
 800f722:	2b00      	cmp	r3, #0
 800f724:	d1b8      	bne.n	800f698 <_strtod_l+0x830>
 800f726:	e5c9      	b.n	800f2bc <_strtod_l+0x454>
 800f728:	f04f 33ff 	mov.w	r3, #4294967295
 800f72c:	e7e8      	b.n	800f700 <_strtod_l+0x898>
 800f72e:	4613      	mov	r3, r2
 800f730:	e7e6      	b.n	800f700 <_strtod_l+0x898>
 800f732:	ea53 030a 	orrs.w	r3, r3, sl
 800f736:	d0a1      	beq.n	800f67c <_strtod_l+0x814>
 800f738:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f73a:	b1db      	cbz	r3, 800f774 <_strtod_l+0x90c>
 800f73c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f73e:	4213      	tst	r3, r2
 800f740:	d0ee      	beq.n	800f720 <_strtod_l+0x8b8>
 800f742:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f744:	9a08      	ldr	r2, [sp, #32]
 800f746:	4650      	mov	r0, sl
 800f748:	4659      	mov	r1, fp
 800f74a:	b1bb      	cbz	r3, 800f77c <_strtod_l+0x914>
 800f74c:	f7ff fb6c 	bl	800ee28 <sulp>
 800f750:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f754:	ec53 2b10 	vmov	r2, r3, d0
 800f758:	f7f0 fdd0 	bl	80002fc <__adddf3>
 800f75c:	4682      	mov	sl, r0
 800f75e:	468b      	mov	fp, r1
 800f760:	e7de      	b.n	800f720 <_strtod_l+0x8b8>
 800f762:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800f766:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f76a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f76e:	f04f 3aff 	mov.w	sl, #4294967295
 800f772:	e7d5      	b.n	800f720 <_strtod_l+0x8b8>
 800f774:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f776:	ea13 0f0a 	tst.w	r3, sl
 800f77a:	e7e1      	b.n	800f740 <_strtod_l+0x8d8>
 800f77c:	f7ff fb54 	bl	800ee28 <sulp>
 800f780:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f784:	ec53 2b10 	vmov	r2, r3, d0
 800f788:	f7f0 fdb6 	bl	80002f8 <__aeabi_dsub>
 800f78c:	2200      	movs	r2, #0
 800f78e:	2300      	movs	r3, #0
 800f790:	4682      	mov	sl, r0
 800f792:	468b      	mov	fp, r1
 800f794:	f7f1 f9d0 	bl	8000b38 <__aeabi_dcmpeq>
 800f798:	2800      	cmp	r0, #0
 800f79a:	d0c1      	beq.n	800f720 <_strtod_l+0x8b8>
 800f79c:	e619      	b.n	800f3d2 <_strtod_l+0x56a>
 800f79e:	4641      	mov	r1, r8
 800f7a0:	4620      	mov	r0, r4
 800f7a2:	f002 fec9 	bl	8012538 <__ratio>
 800f7a6:	ec57 6b10 	vmov	r6, r7, d0
 800f7aa:	2200      	movs	r2, #0
 800f7ac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f7b0:	4630      	mov	r0, r6
 800f7b2:	4639      	mov	r1, r7
 800f7b4:	f7f1 f9d4 	bl	8000b60 <__aeabi_dcmple>
 800f7b8:	2800      	cmp	r0, #0
 800f7ba:	d06f      	beq.n	800f89c <_strtod_l+0xa34>
 800f7bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	d17a      	bne.n	800f8b8 <_strtod_l+0xa50>
 800f7c2:	f1ba 0f00 	cmp.w	sl, #0
 800f7c6:	d158      	bne.n	800f87a <_strtod_l+0xa12>
 800f7c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f7ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d15a      	bne.n	800f888 <_strtod_l+0xa20>
 800f7d2:	4b64      	ldr	r3, [pc, #400]	@ (800f964 <_strtod_l+0xafc>)
 800f7d4:	2200      	movs	r2, #0
 800f7d6:	4630      	mov	r0, r6
 800f7d8:	4639      	mov	r1, r7
 800f7da:	f7f1 f9b7 	bl	8000b4c <__aeabi_dcmplt>
 800f7de:	2800      	cmp	r0, #0
 800f7e0:	d159      	bne.n	800f896 <_strtod_l+0xa2e>
 800f7e2:	4630      	mov	r0, r6
 800f7e4:	4639      	mov	r1, r7
 800f7e6:	4b60      	ldr	r3, [pc, #384]	@ (800f968 <_strtod_l+0xb00>)
 800f7e8:	2200      	movs	r2, #0
 800f7ea:	f7f0 ff3d 	bl	8000668 <__aeabi_dmul>
 800f7ee:	4606      	mov	r6, r0
 800f7f0:	460f      	mov	r7, r1
 800f7f2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800f7f6:	9606      	str	r6, [sp, #24]
 800f7f8:	9307      	str	r3, [sp, #28]
 800f7fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f7fe:	4d57      	ldr	r5, [pc, #348]	@ (800f95c <_strtod_l+0xaf4>)
 800f800:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f804:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f806:	401d      	ands	r5, r3
 800f808:	4b58      	ldr	r3, [pc, #352]	@ (800f96c <_strtod_l+0xb04>)
 800f80a:	429d      	cmp	r5, r3
 800f80c:	f040 80b2 	bne.w	800f974 <_strtod_l+0xb0c>
 800f810:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f812:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800f816:	ec4b ab10 	vmov	d0, sl, fp
 800f81a:	f002 fdc5 	bl	80123a8 <__ulp>
 800f81e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f822:	ec51 0b10 	vmov	r0, r1, d0
 800f826:	f7f0 ff1f 	bl	8000668 <__aeabi_dmul>
 800f82a:	4652      	mov	r2, sl
 800f82c:	465b      	mov	r3, fp
 800f82e:	f7f0 fd65 	bl	80002fc <__adddf3>
 800f832:	460b      	mov	r3, r1
 800f834:	4949      	ldr	r1, [pc, #292]	@ (800f95c <_strtod_l+0xaf4>)
 800f836:	4a4e      	ldr	r2, [pc, #312]	@ (800f970 <_strtod_l+0xb08>)
 800f838:	4019      	ands	r1, r3
 800f83a:	4291      	cmp	r1, r2
 800f83c:	4682      	mov	sl, r0
 800f83e:	d942      	bls.n	800f8c6 <_strtod_l+0xa5e>
 800f840:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f842:	4b47      	ldr	r3, [pc, #284]	@ (800f960 <_strtod_l+0xaf8>)
 800f844:	429a      	cmp	r2, r3
 800f846:	d103      	bne.n	800f850 <_strtod_l+0x9e8>
 800f848:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f84a:	3301      	adds	r3, #1
 800f84c:	f43f ad2b 	beq.w	800f2a6 <_strtod_l+0x43e>
 800f850:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800f960 <_strtod_l+0xaf8>
 800f854:	f04f 3aff 	mov.w	sl, #4294967295
 800f858:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f85a:	9805      	ldr	r0, [sp, #20]
 800f85c:	f002 fa70 	bl	8011d40 <_Bfree>
 800f860:	9805      	ldr	r0, [sp, #20]
 800f862:	4649      	mov	r1, r9
 800f864:	f002 fa6c 	bl	8011d40 <_Bfree>
 800f868:	9805      	ldr	r0, [sp, #20]
 800f86a:	4641      	mov	r1, r8
 800f86c:	f002 fa68 	bl	8011d40 <_Bfree>
 800f870:	9805      	ldr	r0, [sp, #20]
 800f872:	4621      	mov	r1, r4
 800f874:	f002 fa64 	bl	8011d40 <_Bfree>
 800f878:	e618      	b.n	800f4ac <_strtod_l+0x644>
 800f87a:	f1ba 0f01 	cmp.w	sl, #1
 800f87e:	d103      	bne.n	800f888 <_strtod_l+0xa20>
 800f880:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f882:	2b00      	cmp	r3, #0
 800f884:	f43f ada5 	beq.w	800f3d2 <_strtod_l+0x56a>
 800f888:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800f938 <_strtod_l+0xad0>
 800f88c:	4f35      	ldr	r7, [pc, #212]	@ (800f964 <_strtod_l+0xafc>)
 800f88e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f892:	2600      	movs	r6, #0
 800f894:	e7b1      	b.n	800f7fa <_strtod_l+0x992>
 800f896:	4f34      	ldr	r7, [pc, #208]	@ (800f968 <_strtod_l+0xb00>)
 800f898:	2600      	movs	r6, #0
 800f89a:	e7aa      	b.n	800f7f2 <_strtod_l+0x98a>
 800f89c:	4b32      	ldr	r3, [pc, #200]	@ (800f968 <_strtod_l+0xb00>)
 800f89e:	4630      	mov	r0, r6
 800f8a0:	4639      	mov	r1, r7
 800f8a2:	2200      	movs	r2, #0
 800f8a4:	f7f0 fee0 	bl	8000668 <__aeabi_dmul>
 800f8a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f8aa:	4606      	mov	r6, r0
 800f8ac:	460f      	mov	r7, r1
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d09f      	beq.n	800f7f2 <_strtod_l+0x98a>
 800f8b2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800f8b6:	e7a0      	b.n	800f7fa <_strtod_l+0x992>
 800f8b8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800f940 <_strtod_l+0xad8>
 800f8bc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f8c0:	ec57 6b17 	vmov	r6, r7, d7
 800f8c4:	e799      	b.n	800f7fa <_strtod_l+0x992>
 800f8c6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800f8ca:	9b08      	ldr	r3, [sp, #32]
 800f8cc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800f8d0:	2b00      	cmp	r3, #0
 800f8d2:	d1c1      	bne.n	800f858 <_strtod_l+0x9f0>
 800f8d4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f8d8:	0d1b      	lsrs	r3, r3, #20
 800f8da:	051b      	lsls	r3, r3, #20
 800f8dc:	429d      	cmp	r5, r3
 800f8de:	d1bb      	bne.n	800f858 <_strtod_l+0x9f0>
 800f8e0:	4630      	mov	r0, r6
 800f8e2:	4639      	mov	r1, r7
 800f8e4:	f7f1 fa20 	bl	8000d28 <__aeabi_d2lz>
 800f8e8:	f7f0 fe90 	bl	800060c <__aeabi_l2d>
 800f8ec:	4602      	mov	r2, r0
 800f8ee:	460b      	mov	r3, r1
 800f8f0:	4630      	mov	r0, r6
 800f8f2:	4639      	mov	r1, r7
 800f8f4:	f7f0 fd00 	bl	80002f8 <__aeabi_dsub>
 800f8f8:	460b      	mov	r3, r1
 800f8fa:	4602      	mov	r2, r0
 800f8fc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800f900:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800f904:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f906:	ea46 060a 	orr.w	r6, r6, sl
 800f90a:	431e      	orrs	r6, r3
 800f90c:	d06f      	beq.n	800f9ee <_strtod_l+0xb86>
 800f90e:	a30e      	add	r3, pc, #56	@ (adr r3, 800f948 <_strtod_l+0xae0>)
 800f910:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f914:	f7f1 f91a 	bl	8000b4c <__aeabi_dcmplt>
 800f918:	2800      	cmp	r0, #0
 800f91a:	f47f accf 	bne.w	800f2bc <_strtod_l+0x454>
 800f91e:	a30c      	add	r3, pc, #48	@ (adr r3, 800f950 <_strtod_l+0xae8>)
 800f920:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f924:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f928:	f7f1 f92e 	bl	8000b88 <__aeabi_dcmpgt>
 800f92c:	2800      	cmp	r0, #0
 800f92e:	d093      	beq.n	800f858 <_strtod_l+0x9f0>
 800f930:	e4c4      	b.n	800f2bc <_strtod_l+0x454>
 800f932:	bf00      	nop
 800f934:	f3af 8000 	nop.w
 800f938:	00000000 	.word	0x00000000
 800f93c:	bff00000 	.word	0xbff00000
 800f940:	00000000 	.word	0x00000000
 800f944:	3ff00000 	.word	0x3ff00000
 800f948:	94a03595 	.word	0x94a03595
 800f94c:	3fdfffff 	.word	0x3fdfffff
 800f950:	35afe535 	.word	0x35afe535
 800f954:	3fe00000 	.word	0x3fe00000
 800f958:	000fffff 	.word	0x000fffff
 800f95c:	7ff00000 	.word	0x7ff00000
 800f960:	7fefffff 	.word	0x7fefffff
 800f964:	3ff00000 	.word	0x3ff00000
 800f968:	3fe00000 	.word	0x3fe00000
 800f96c:	7fe00000 	.word	0x7fe00000
 800f970:	7c9fffff 	.word	0x7c9fffff
 800f974:	9b08      	ldr	r3, [sp, #32]
 800f976:	b323      	cbz	r3, 800f9c2 <_strtod_l+0xb5a>
 800f978:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800f97c:	d821      	bhi.n	800f9c2 <_strtod_l+0xb5a>
 800f97e:	a328      	add	r3, pc, #160	@ (adr r3, 800fa20 <_strtod_l+0xbb8>)
 800f980:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f984:	4630      	mov	r0, r6
 800f986:	4639      	mov	r1, r7
 800f988:	f7f1 f8ea 	bl	8000b60 <__aeabi_dcmple>
 800f98c:	b1a0      	cbz	r0, 800f9b8 <_strtod_l+0xb50>
 800f98e:	4639      	mov	r1, r7
 800f990:	4630      	mov	r0, r6
 800f992:	f7f1 f941 	bl	8000c18 <__aeabi_d2uiz>
 800f996:	2801      	cmp	r0, #1
 800f998:	bf38      	it	cc
 800f99a:	2001      	movcc	r0, #1
 800f99c:	f7f0 fdea 	bl	8000574 <__aeabi_ui2d>
 800f9a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f9a2:	4606      	mov	r6, r0
 800f9a4:	460f      	mov	r7, r1
 800f9a6:	b9fb      	cbnz	r3, 800f9e8 <_strtod_l+0xb80>
 800f9a8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f9ac:	9014      	str	r0, [sp, #80]	@ 0x50
 800f9ae:	9315      	str	r3, [sp, #84]	@ 0x54
 800f9b0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800f9b4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f9b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f9ba:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800f9be:	1b5b      	subs	r3, r3, r5
 800f9c0:	9311      	str	r3, [sp, #68]	@ 0x44
 800f9c2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f9c6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800f9ca:	f002 fced 	bl	80123a8 <__ulp>
 800f9ce:	4650      	mov	r0, sl
 800f9d0:	ec53 2b10 	vmov	r2, r3, d0
 800f9d4:	4659      	mov	r1, fp
 800f9d6:	f7f0 fe47 	bl	8000668 <__aeabi_dmul>
 800f9da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f9de:	f7f0 fc8d 	bl	80002fc <__adddf3>
 800f9e2:	4682      	mov	sl, r0
 800f9e4:	468b      	mov	fp, r1
 800f9e6:	e770      	b.n	800f8ca <_strtod_l+0xa62>
 800f9e8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800f9ec:	e7e0      	b.n	800f9b0 <_strtod_l+0xb48>
 800f9ee:	a30e      	add	r3, pc, #56	@ (adr r3, 800fa28 <_strtod_l+0xbc0>)
 800f9f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9f4:	f7f1 f8aa 	bl	8000b4c <__aeabi_dcmplt>
 800f9f8:	e798      	b.n	800f92c <_strtod_l+0xac4>
 800f9fa:	2300      	movs	r3, #0
 800f9fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f9fe:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800fa00:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fa02:	6013      	str	r3, [r2, #0]
 800fa04:	f7ff ba6d 	b.w	800eee2 <_strtod_l+0x7a>
 800fa08:	2a65      	cmp	r2, #101	@ 0x65
 800fa0a:	f43f ab66 	beq.w	800f0da <_strtod_l+0x272>
 800fa0e:	2a45      	cmp	r2, #69	@ 0x45
 800fa10:	f43f ab63 	beq.w	800f0da <_strtod_l+0x272>
 800fa14:	2301      	movs	r3, #1
 800fa16:	f7ff bb9e 	b.w	800f156 <_strtod_l+0x2ee>
 800fa1a:	bf00      	nop
 800fa1c:	f3af 8000 	nop.w
 800fa20:	ffc00000 	.word	0xffc00000
 800fa24:	41dfffff 	.word	0x41dfffff
 800fa28:	94a03595 	.word	0x94a03595
 800fa2c:	3fcfffff 	.word	0x3fcfffff

0800fa30 <strtod>:
 800fa30:	460a      	mov	r2, r1
 800fa32:	4601      	mov	r1, r0
 800fa34:	4802      	ldr	r0, [pc, #8]	@ (800fa40 <strtod+0x10>)
 800fa36:	4b03      	ldr	r3, [pc, #12]	@ (800fa44 <strtod+0x14>)
 800fa38:	6800      	ldr	r0, [r0, #0]
 800fa3a:	f7ff ba15 	b.w	800ee68 <_strtod_l>
 800fa3e:	bf00      	nop
 800fa40:	200001a0 	.word	0x200001a0
 800fa44:	20000034 	.word	0x20000034

0800fa48 <__cvt>:
 800fa48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fa4c:	ec57 6b10 	vmov	r6, r7, d0
 800fa50:	2f00      	cmp	r7, #0
 800fa52:	460c      	mov	r4, r1
 800fa54:	4619      	mov	r1, r3
 800fa56:	463b      	mov	r3, r7
 800fa58:	bfbb      	ittet	lt
 800fa5a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800fa5e:	461f      	movlt	r7, r3
 800fa60:	2300      	movge	r3, #0
 800fa62:	232d      	movlt	r3, #45	@ 0x2d
 800fa64:	700b      	strb	r3, [r1, #0]
 800fa66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fa68:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800fa6c:	4691      	mov	r9, r2
 800fa6e:	f023 0820 	bic.w	r8, r3, #32
 800fa72:	bfbc      	itt	lt
 800fa74:	4632      	movlt	r2, r6
 800fa76:	4616      	movlt	r6, r2
 800fa78:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800fa7c:	d005      	beq.n	800fa8a <__cvt+0x42>
 800fa7e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800fa82:	d100      	bne.n	800fa86 <__cvt+0x3e>
 800fa84:	3401      	adds	r4, #1
 800fa86:	2102      	movs	r1, #2
 800fa88:	e000      	b.n	800fa8c <__cvt+0x44>
 800fa8a:	2103      	movs	r1, #3
 800fa8c:	ab03      	add	r3, sp, #12
 800fa8e:	9301      	str	r3, [sp, #4]
 800fa90:	ab02      	add	r3, sp, #8
 800fa92:	9300      	str	r3, [sp, #0]
 800fa94:	ec47 6b10 	vmov	d0, r6, r7
 800fa98:	4653      	mov	r3, sl
 800fa9a:	4622      	mov	r2, r4
 800fa9c:	f000 ff00 	bl	80108a0 <_dtoa_r>
 800faa0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800faa4:	4605      	mov	r5, r0
 800faa6:	d119      	bne.n	800fadc <__cvt+0x94>
 800faa8:	f019 0f01 	tst.w	r9, #1
 800faac:	d00e      	beq.n	800facc <__cvt+0x84>
 800faae:	eb00 0904 	add.w	r9, r0, r4
 800fab2:	2200      	movs	r2, #0
 800fab4:	2300      	movs	r3, #0
 800fab6:	4630      	mov	r0, r6
 800fab8:	4639      	mov	r1, r7
 800faba:	f7f1 f83d 	bl	8000b38 <__aeabi_dcmpeq>
 800fabe:	b108      	cbz	r0, 800fac4 <__cvt+0x7c>
 800fac0:	f8cd 900c 	str.w	r9, [sp, #12]
 800fac4:	2230      	movs	r2, #48	@ 0x30
 800fac6:	9b03      	ldr	r3, [sp, #12]
 800fac8:	454b      	cmp	r3, r9
 800faca:	d31e      	bcc.n	800fb0a <__cvt+0xc2>
 800facc:	9b03      	ldr	r3, [sp, #12]
 800face:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fad0:	1b5b      	subs	r3, r3, r5
 800fad2:	4628      	mov	r0, r5
 800fad4:	6013      	str	r3, [r2, #0]
 800fad6:	b004      	add	sp, #16
 800fad8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fadc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800fae0:	eb00 0904 	add.w	r9, r0, r4
 800fae4:	d1e5      	bne.n	800fab2 <__cvt+0x6a>
 800fae6:	7803      	ldrb	r3, [r0, #0]
 800fae8:	2b30      	cmp	r3, #48	@ 0x30
 800faea:	d10a      	bne.n	800fb02 <__cvt+0xba>
 800faec:	2200      	movs	r2, #0
 800faee:	2300      	movs	r3, #0
 800faf0:	4630      	mov	r0, r6
 800faf2:	4639      	mov	r1, r7
 800faf4:	f7f1 f820 	bl	8000b38 <__aeabi_dcmpeq>
 800faf8:	b918      	cbnz	r0, 800fb02 <__cvt+0xba>
 800fafa:	f1c4 0401 	rsb	r4, r4, #1
 800fafe:	f8ca 4000 	str.w	r4, [sl]
 800fb02:	f8da 3000 	ldr.w	r3, [sl]
 800fb06:	4499      	add	r9, r3
 800fb08:	e7d3      	b.n	800fab2 <__cvt+0x6a>
 800fb0a:	1c59      	adds	r1, r3, #1
 800fb0c:	9103      	str	r1, [sp, #12]
 800fb0e:	701a      	strb	r2, [r3, #0]
 800fb10:	e7d9      	b.n	800fac6 <__cvt+0x7e>

0800fb12 <__exponent>:
 800fb12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fb14:	2900      	cmp	r1, #0
 800fb16:	bfba      	itte	lt
 800fb18:	4249      	neglt	r1, r1
 800fb1a:	232d      	movlt	r3, #45	@ 0x2d
 800fb1c:	232b      	movge	r3, #43	@ 0x2b
 800fb1e:	2909      	cmp	r1, #9
 800fb20:	7002      	strb	r2, [r0, #0]
 800fb22:	7043      	strb	r3, [r0, #1]
 800fb24:	dd29      	ble.n	800fb7a <__exponent+0x68>
 800fb26:	f10d 0307 	add.w	r3, sp, #7
 800fb2a:	461d      	mov	r5, r3
 800fb2c:	270a      	movs	r7, #10
 800fb2e:	461a      	mov	r2, r3
 800fb30:	fbb1 f6f7 	udiv	r6, r1, r7
 800fb34:	fb07 1416 	mls	r4, r7, r6, r1
 800fb38:	3430      	adds	r4, #48	@ 0x30
 800fb3a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800fb3e:	460c      	mov	r4, r1
 800fb40:	2c63      	cmp	r4, #99	@ 0x63
 800fb42:	f103 33ff 	add.w	r3, r3, #4294967295
 800fb46:	4631      	mov	r1, r6
 800fb48:	dcf1      	bgt.n	800fb2e <__exponent+0x1c>
 800fb4a:	3130      	adds	r1, #48	@ 0x30
 800fb4c:	1e94      	subs	r4, r2, #2
 800fb4e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800fb52:	1c41      	adds	r1, r0, #1
 800fb54:	4623      	mov	r3, r4
 800fb56:	42ab      	cmp	r3, r5
 800fb58:	d30a      	bcc.n	800fb70 <__exponent+0x5e>
 800fb5a:	f10d 0309 	add.w	r3, sp, #9
 800fb5e:	1a9b      	subs	r3, r3, r2
 800fb60:	42ac      	cmp	r4, r5
 800fb62:	bf88      	it	hi
 800fb64:	2300      	movhi	r3, #0
 800fb66:	3302      	adds	r3, #2
 800fb68:	4403      	add	r3, r0
 800fb6a:	1a18      	subs	r0, r3, r0
 800fb6c:	b003      	add	sp, #12
 800fb6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fb70:	f813 6b01 	ldrb.w	r6, [r3], #1
 800fb74:	f801 6f01 	strb.w	r6, [r1, #1]!
 800fb78:	e7ed      	b.n	800fb56 <__exponent+0x44>
 800fb7a:	2330      	movs	r3, #48	@ 0x30
 800fb7c:	3130      	adds	r1, #48	@ 0x30
 800fb7e:	7083      	strb	r3, [r0, #2]
 800fb80:	70c1      	strb	r1, [r0, #3]
 800fb82:	1d03      	adds	r3, r0, #4
 800fb84:	e7f1      	b.n	800fb6a <__exponent+0x58>
	...

0800fb88 <_printf_float>:
 800fb88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb8c:	b08d      	sub	sp, #52	@ 0x34
 800fb8e:	460c      	mov	r4, r1
 800fb90:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800fb94:	4616      	mov	r6, r2
 800fb96:	461f      	mov	r7, r3
 800fb98:	4605      	mov	r5, r0
 800fb9a:	f000 fd49 	bl	8010630 <_localeconv_r>
 800fb9e:	6803      	ldr	r3, [r0, #0]
 800fba0:	9304      	str	r3, [sp, #16]
 800fba2:	4618      	mov	r0, r3
 800fba4:	f7f0 fb9c 	bl	80002e0 <strlen>
 800fba8:	2300      	movs	r3, #0
 800fbaa:	930a      	str	r3, [sp, #40]	@ 0x28
 800fbac:	f8d8 3000 	ldr.w	r3, [r8]
 800fbb0:	9005      	str	r0, [sp, #20]
 800fbb2:	3307      	adds	r3, #7
 800fbb4:	f023 0307 	bic.w	r3, r3, #7
 800fbb8:	f103 0208 	add.w	r2, r3, #8
 800fbbc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800fbc0:	f8d4 b000 	ldr.w	fp, [r4]
 800fbc4:	f8c8 2000 	str.w	r2, [r8]
 800fbc8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fbcc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800fbd0:	9307      	str	r3, [sp, #28]
 800fbd2:	f8cd 8018 	str.w	r8, [sp, #24]
 800fbd6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800fbda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fbde:	4b9c      	ldr	r3, [pc, #624]	@ (800fe50 <_printf_float+0x2c8>)
 800fbe0:	f04f 32ff 	mov.w	r2, #4294967295
 800fbe4:	f7f0 ffda 	bl	8000b9c <__aeabi_dcmpun>
 800fbe8:	bb70      	cbnz	r0, 800fc48 <_printf_float+0xc0>
 800fbea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fbee:	4b98      	ldr	r3, [pc, #608]	@ (800fe50 <_printf_float+0x2c8>)
 800fbf0:	f04f 32ff 	mov.w	r2, #4294967295
 800fbf4:	f7f0 ffb4 	bl	8000b60 <__aeabi_dcmple>
 800fbf8:	bb30      	cbnz	r0, 800fc48 <_printf_float+0xc0>
 800fbfa:	2200      	movs	r2, #0
 800fbfc:	2300      	movs	r3, #0
 800fbfe:	4640      	mov	r0, r8
 800fc00:	4649      	mov	r1, r9
 800fc02:	f7f0 ffa3 	bl	8000b4c <__aeabi_dcmplt>
 800fc06:	b110      	cbz	r0, 800fc0e <_printf_float+0x86>
 800fc08:	232d      	movs	r3, #45	@ 0x2d
 800fc0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fc0e:	4a91      	ldr	r2, [pc, #580]	@ (800fe54 <_printf_float+0x2cc>)
 800fc10:	4b91      	ldr	r3, [pc, #580]	@ (800fe58 <_printf_float+0x2d0>)
 800fc12:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800fc16:	bf94      	ite	ls
 800fc18:	4690      	movls	r8, r2
 800fc1a:	4698      	movhi	r8, r3
 800fc1c:	2303      	movs	r3, #3
 800fc1e:	6123      	str	r3, [r4, #16]
 800fc20:	f02b 0304 	bic.w	r3, fp, #4
 800fc24:	6023      	str	r3, [r4, #0]
 800fc26:	f04f 0900 	mov.w	r9, #0
 800fc2a:	9700      	str	r7, [sp, #0]
 800fc2c:	4633      	mov	r3, r6
 800fc2e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800fc30:	4621      	mov	r1, r4
 800fc32:	4628      	mov	r0, r5
 800fc34:	f000 f9d2 	bl	800ffdc <_printf_common>
 800fc38:	3001      	adds	r0, #1
 800fc3a:	f040 808d 	bne.w	800fd58 <_printf_float+0x1d0>
 800fc3e:	f04f 30ff 	mov.w	r0, #4294967295
 800fc42:	b00d      	add	sp, #52	@ 0x34
 800fc44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc48:	4642      	mov	r2, r8
 800fc4a:	464b      	mov	r3, r9
 800fc4c:	4640      	mov	r0, r8
 800fc4e:	4649      	mov	r1, r9
 800fc50:	f7f0 ffa4 	bl	8000b9c <__aeabi_dcmpun>
 800fc54:	b140      	cbz	r0, 800fc68 <_printf_float+0xe0>
 800fc56:	464b      	mov	r3, r9
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	bfbc      	itt	lt
 800fc5c:	232d      	movlt	r3, #45	@ 0x2d
 800fc5e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800fc62:	4a7e      	ldr	r2, [pc, #504]	@ (800fe5c <_printf_float+0x2d4>)
 800fc64:	4b7e      	ldr	r3, [pc, #504]	@ (800fe60 <_printf_float+0x2d8>)
 800fc66:	e7d4      	b.n	800fc12 <_printf_float+0x8a>
 800fc68:	6863      	ldr	r3, [r4, #4]
 800fc6a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800fc6e:	9206      	str	r2, [sp, #24]
 800fc70:	1c5a      	adds	r2, r3, #1
 800fc72:	d13b      	bne.n	800fcec <_printf_float+0x164>
 800fc74:	2306      	movs	r3, #6
 800fc76:	6063      	str	r3, [r4, #4]
 800fc78:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800fc7c:	2300      	movs	r3, #0
 800fc7e:	6022      	str	r2, [r4, #0]
 800fc80:	9303      	str	r3, [sp, #12]
 800fc82:	ab0a      	add	r3, sp, #40	@ 0x28
 800fc84:	e9cd a301 	strd	sl, r3, [sp, #4]
 800fc88:	ab09      	add	r3, sp, #36	@ 0x24
 800fc8a:	9300      	str	r3, [sp, #0]
 800fc8c:	6861      	ldr	r1, [r4, #4]
 800fc8e:	ec49 8b10 	vmov	d0, r8, r9
 800fc92:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800fc96:	4628      	mov	r0, r5
 800fc98:	f7ff fed6 	bl	800fa48 <__cvt>
 800fc9c:	9b06      	ldr	r3, [sp, #24]
 800fc9e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fca0:	2b47      	cmp	r3, #71	@ 0x47
 800fca2:	4680      	mov	r8, r0
 800fca4:	d129      	bne.n	800fcfa <_printf_float+0x172>
 800fca6:	1cc8      	adds	r0, r1, #3
 800fca8:	db02      	blt.n	800fcb0 <_printf_float+0x128>
 800fcaa:	6863      	ldr	r3, [r4, #4]
 800fcac:	4299      	cmp	r1, r3
 800fcae:	dd41      	ble.n	800fd34 <_printf_float+0x1ac>
 800fcb0:	f1aa 0a02 	sub.w	sl, sl, #2
 800fcb4:	fa5f fa8a 	uxtb.w	sl, sl
 800fcb8:	3901      	subs	r1, #1
 800fcba:	4652      	mov	r2, sl
 800fcbc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800fcc0:	9109      	str	r1, [sp, #36]	@ 0x24
 800fcc2:	f7ff ff26 	bl	800fb12 <__exponent>
 800fcc6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fcc8:	1813      	adds	r3, r2, r0
 800fcca:	2a01      	cmp	r2, #1
 800fccc:	4681      	mov	r9, r0
 800fcce:	6123      	str	r3, [r4, #16]
 800fcd0:	dc02      	bgt.n	800fcd8 <_printf_float+0x150>
 800fcd2:	6822      	ldr	r2, [r4, #0]
 800fcd4:	07d2      	lsls	r2, r2, #31
 800fcd6:	d501      	bpl.n	800fcdc <_printf_float+0x154>
 800fcd8:	3301      	adds	r3, #1
 800fcda:	6123      	str	r3, [r4, #16]
 800fcdc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800fce0:	2b00      	cmp	r3, #0
 800fce2:	d0a2      	beq.n	800fc2a <_printf_float+0xa2>
 800fce4:	232d      	movs	r3, #45	@ 0x2d
 800fce6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fcea:	e79e      	b.n	800fc2a <_printf_float+0xa2>
 800fcec:	9a06      	ldr	r2, [sp, #24]
 800fcee:	2a47      	cmp	r2, #71	@ 0x47
 800fcf0:	d1c2      	bne.n	800fc78 <_printf_float+0xf0>
 800fcf2:	2b00      	cmp	r3, #0
 800fcf4:	d1c0      	bne.n	800fc78 <_printf_float+0xf0>
 800fcf6:	2301      	movs	r3, #1
 800fcf8:	e7bd      	b.n	800fc76 <_printf_float+0xee>
 800fcfa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800fcfe:	d9db      	bls.n	800fcb8 <_printf_float+0x130>
 800fd00:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800fd04:	d118      	bne.n	800fd38 <_printf_float+0x1b0>
 800fd06:	2900      	cmp	r1, #0
 800fd08:	6863      	ldr	r3, [r4, #4]
 800fd0a:	dd0b      	ble.n	800fd24 <_printf_float+0x19c>
 800fd0c:	6121      	str	r1, [r4, #16]
 800fd0e:	b913      	cbnz	r3, 800fd16 <_printf_float+0x18e>
 800fd10:	6822      	ldr	r2, [r4, #0]
 800fd12:	07d0      	lsls	r0, r2, #31
 800fd14:	d502      	bpl.n	800fd1c <_printf_float+0x194>
 800fd16:	3301      	adds	r3, #1
 800fd18:	440b      	add	r3, r1
 800fd1a:	6123      	str	r3, [r4, #16]
 800fd1c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800fd1e:	f04f 0900 	mov.w	r9, #0
 800fd22:	e7db      	b.n	800fcdc <_printf_float+0x154>
 800fd24:	b913      	cbnz	r3, 800fd2c <_printf_float+0x1a4>
 800fd26:	6822      	ldr	r2, [r4, #0]
 800fd28:	07d2      	lsls	r2, r2, #31
 800fd2a:	d501      	bpl.n	800fd30 <_printf_float+0x1a8>
 800fd2c:	3302      	adds	r3, #2
 800fd2e:	e7f4      	b.n	800fd1a <_printf_float+0x192>
 800fd30:	2301      	movs	r3, #1
 800fd32:	e7f2      	b.n	800fd1a <_printf_float+0x192>
 800fd34:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800fd38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fd3a:	4299      	cmp	r1, r3
 800fd3c:	db05      	blt.n	800fd4a <_printf_float+0x1c2>
 800fd3e:	6823      	ldr	r3, [r4, #0]
 800fd40:	6121      	str	r1, [r4, #16]
 800fd42:	07d8      	lsls	r0, r3, #31
 800fd44:	d5ea      	bpl.n	800fd1c <_printf_float+0x194>
 800fd46:	1c4b      	adds	r3, r1, #1
 800fd48:	e7e7      	b.n	800fd1a <_printf_float+0x192>
 800fd4a:	2900      	cmp	r1, #0
 800fd4c:	bfd4      	ite	le
 800fd4e:	f1c1 0202 	rsble	r2, r1, #2
 800fd52:	2201      	movgt	r2, #1
 800fd54:	4413      	add	r3, r2
 800fd56:	e7e0      	b.n	800fd1a <_printf_float+0x192>
 800fd58:	6823      	ldr	r3, [r4, #0]
 800fd5a:	055a      	lsls	r2, r3, #21
 800fd5c:	d407      	bmi.n	800fd6e <_printf_float+0x1e6>
 800fd5e:	6923      	ldr	r3, [r4, #16]
 800fd60:	4642      	mov	r2, r8
 800fd62:	4631      	mov	r1, r6
 800fd64:	4628      	mov	r0, r5
 800fd66:	47b8      	blx	r7
 800fd68:	3001      	adds	r0, #1
 800fd6a:	d12b      	bne.n	800fdc4 <_printf_float+0x23c>
 800fd6c:	e767      	b.n	800fc3e <_printf_float+0xb6>
 800fd6e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800fd72:	f240 80dd 	bls.w	800ff30 <_printf_float+0x3a8>
 800fd76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800fd7a:	2200      	movs	r2, #0
 800fd7c:	2300      	movs	r3, #0
 800fd7e:	f7f0 fedb 	bl	8000b38 <__aeabi_dcmpeq>
 800fd82:	2800      	cmp	r0, #0
 800fd84:	d033      	beq.n	800fdee <_printf_float+0x266>
 800fd86:	4a37      	ldr	r2, [pc, #220]	@ (800fe64 <_printf_float+0x2dc>)
 800fd88:	2301      	movs	r3, #1
 800fd8a:	4631      	mov	r1, r6
 800fd8c:	4628      	mov	r0, r5
 800fd8e:	47b8      	blx	r7
 800fd90:	3001      	adds	r0, #1
 800fd92:	f43f af54 	beq.w	800fc3e <_printf_float+0xb6>
 800fd96:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800fd9a:	4543      	cmp	r3, r8
 800fd9c:	db02      	blt.n	800fda4 <_printf_float+0x21c>
 800fd9e:	6823      	ldr	r3, [r4, #0]
 800fda0:	07d8      	lsls	r0, r3, #31
 800fda2:	d50f      	bpl.n	800fdc4 <_printf_float+0x23c>
 800fda4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fda8:	4631      	mov	r1, r6
 800fdaa:	4628      	mov	r0, r5
 800fdac:	47b8      	blx	r7
 800fdae:	3001      	adds	r0, #1
 800fdb0:	f43f af45 	beq.w	800fc3e <_printf_float+0xb6>
 800fdb4:	f04f 0900 	mov.w	r9, #0
 800fdb8:	f108 38ff 	add.w	r8, r8, #4294967295
 800fdbc:	f104 0a1a 	add.w	sl, r4, #26
 800fdc0:	45c8      	cmp	r8, r9
 800fdc2:	dc09      	bgt.n	800fdd8 <_printf_float+0x250>
 800fdc4:	6823      	ldr	r3, [r4, #0]
 800fdc6:	079b      	lsls	r3, r3, #30
 800fdc8:	f100 8103 	bmi.w	800ffd2 <_printf_float+0x44a>
 800fdcc:	68e0      	ldr	r0, [r4, #12]
 800fdce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fdd0:	4298      	cmp	r0, r3
 800fdd2:	bfb8      	it	lt
 800fdd4:	4618      	movlt	r0, r3
 800fdd6:	e734      	b.n	800fc42 <_printf_float+0xba>
 800fdd8:	2301      	movs	r3, #1
 800fdda:	4652      	mov	r2, sl
 800fddc:	4631      	mov	r1, r6
 800fdde:	4628      	mov	r0, r5
 800fde0:	47b8      	blx	r7
 800fde2:	3001      	adds	r0, #1
 800fde4:	f43f af2b 	beq.w	800fc3e <_printf_float+0xb6>
 800fde8:	f109 0901 	add.w	r9, r9, #1
 800fdec:	e7e8      	b.n	800fdc0 <_printf_float+0x238>
 800fdee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	dc39      	bgt.n	800fe68 <_printf_float+0x2e0>
 800fdf4:	4a1b      	ldr	r2, [pc, #108]	@ (800fe64 <_printf_float+0x2dc>)
 800fdf6:	2301      	movs	r3, #1
 800fdf8:	4631      	mov	r1, r6
 800fdfa:	4628      	mov	r0, r5
 800fdfc:	47b8      	blx	r7
 800fdfe:	3001      	adds	r0, #1
 800fe00:	f43f af1d 	beq.w	800fc3e <_printf_float+0xb6>
 800fe04:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800fe08:	ea59 0303 	orrs.w	r3, r9, r3
 800fe0c:	d102      	bne.n	800fe14 <_printf_float+0x28c>
 800fe0e:	6823      	ldr	r3, [r4, #0]
 800fe10:	07d9      	lsls	r1, r3, #31
 800fe12:	d5d7      	bpl.n	800fdc4 <_printf_float+0x23c>
 800fe14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fe18:	4631      	mov	r1, r6
 800fe1a:	4628      	mov	r0, r5
 800fe1c:	47b8      	blx	r7
 800fe1e:	3001      	adds	r0, #1
 800fe20:	f43f af0d 	beq.w	800fc3e <_printf_float+0xb6>
 800fe24:	f04f 0a00 	mov.w	sl, #0
 800fe28:	f104 0b1a 	add.w	fp, r4, #26
 800fe2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe2e:	425b      	negs	r3, r3
 800fe30:	4553      	cmp	r3, sl
 800fe32:	dc01      	bgt.n	800fe38 <_printf_float+0x2b0>
 800fe34:	464b      	mov	r3, r9
 800fe36:	e793      	b.n	800fd60 <_printf_float+0x1d8>
 800fe38:	2301      	movs	r3, #1
 800fe3a:	465a      	mov	r2, fp
 800fe3c:	4631      	mov	r1, r6
 800fe3e:	4628      	mov	r0, r5
 800fe40:	47b8      	blx	r7
 800fe42:	3001      	adds	r0, #1
 800fe44:	f43f aefb 	beq.w	800fc3e <_printf_float+0xb6>
 800fe48:	f10a 0a01 	add.w	sl, sl, #1
 800fe4c:	e7ee      	b.n	800fe2c <_printf_float+0x2a4>
 800fe4e:	bf00      	nop
 800fe50:	7fefffff 	.word	0x7fefffff
 800fe54:	08013e30 	.word	0x08013e30
 800fe58:	08013e34 	.word	0x08013e34
 800fe5c:	08013e38 	.word	0x08013e38
 800fe60:	08013e3c 	.word	0x08013e3c
 800fe64:	08013e40 	.word	0x08013e40
 800fe68:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fe6a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800fe6e:	4553      	cmp	r3, sl
 800fe70:	bfa8      	it	ge
 800fe72:	4653      	movge	r3, sl
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	4699      	mov	r9, r3
 800fe78:	dc36      	bgt.n	800fee8 <_printf_float+0x360>
 800fe7a:	f04f 0b00 	mov.w	fp, #0
 800fe7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fe82:	f104 021a 	add.w	r2, r4, #26
 800fe86:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fe88:	9306      	str	r3, [sp, #24]
 800fe8a:	eba3 0309 	sub.w	r3, r3, r9
 800fe8e:	455b      	cmp	r3, fp
 800fe90:	dc31      	bgt.n	800fef6 <_printf_float+0x36e>
 800fe92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe94:	459a      	cmp	sl, r3
 800fe96:	dc3a      	bgt.n	800ff0e <_printf_float+0x386>
 800fe98:	6823      	ldr	r3, [r4, #0]
 800fe9a:	07da      	lsls	r2, r3, #31
 800fe9c:	d437      	bmi.n	800ff0e <_printf_float+0x386>
 800fe9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fea0:	ebaa 0903 	sub.w	r9, sl, r3
 800fea4:	9b06      	ldr	r3, [sp, #24]
 800fea6:	ebaa 0303 	sub.w	r3, sl, r3
 800feaa:	4599      	cmp	r9, r3
 800feac:	bfa8      	it	ge
 800feae:	4699      	movge	r9, r3
 800feb0:	f1b9 0f00 	cmp.w	r9, #0
 800feb4:	dc33      	bgt.n	800ff1e <_printf_float+0x396>
 800feb6:	f04f 0800 	mov.w	r8, #0
 800feba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800febe:	f104 0b1a 	add.w	fp, r4, #26
 800fec2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fec4:	ebaa 0303 	sub.w	r3, sl, r3
 800fec8:	eba3 0309 	sub.w	r3, r3, r9
 800fecc:	4543      	cmp	r3, r8
 800fece:	f77f af79 	ble.w	800fdc4 <_printf_float+0x23c>
 800fed2:	2301      	movs	r3, #1
 800fed4:	465a      	mov	r2, fp
 800fed6:	4631      	mov	r1, r6
 800fed8:	4628      	mov	r0, r5
 800feda:	47b8      	blx	r7
 800fedc:	3001      	adds	r0, #1
 800fede:	f43f aeae 	beq.w	800fc3e <_printf_float+0xb6>
 800fee2:	f108 0801 	add.w	r8, r8, #1
 800fee6:	e7ec      	b.n	800fec2 <_printf_float+0x33a>
 800fee8:	4642      	mov	r2, r8
 800feea:	4631      	mov	r1, r6
 800feec:	4628      	mov	r0, r5
 800feee:	47b8      	blx	r7
 800fef0:	3001      	adds	r0, #1
 800fef2:	d1c2      	bne.n	800fe7a <_printf_float+0x2f2>
 800fef4:	e6a3      	b.n	800fc3e <_printf_float+0xb6>
 800fef6:	2301      	movs	r3, #1
 800fef8:	4631      	mov	r1, r6
 800fefa:	4628      	mov	r0, r5
 800fefc:	9206      	str	r2, [sp, #24]
 800fefe:	47b8      	blx	r7
 800ff00:	3001      	adds	r0, #1
 800ff02:	f43f ae9c 	beq.w	800fc3e <_printf_float+0xb6>
 800ff06:	9a06      	ldr	r2, [sp, #24]
 800ff08:	f10b 0b01 	add.w	fp, fp, #1
 800ff0c:	e7bb      	b.n	800fe86 <_printf_float+0x2fe>
 800ff0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ff12:	4631      	mov	r1, r6
 800ff14:	4628      	mov	r0, r5
 800ff16:	47b8      	blx	r7
 800ff18:	3001      	adds	r0, #1
 800ff1a:	d1c0      	bne.n	800fe9e <_printf_float+0x316>
 800ff1c:	e68f      	b.n	800fc3e <_printf_float+0xb6>
 800ff1e:	9a06      	ldr	r2, [sp, #24]
 800ff20:	464b      	mov	r3, r9
 800ff22:	4442      	add	r2, r8
 800ff24:	4631      	mov	r1, r6
 800ff26:	4628      	mov	r0, r5
 800ff28:	47b8      	blx	r7
 800ff2a:	3001      	adds	r0, #1
 800ff2c:	d1c3      	bne.n	800feb6 <_printf_float+0x32e>
 800ff2e:	e686      	b.n	800fc3e <_printf_float+0xb6>
 800ff30:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ff34:	f1ba 0f01 	cmp.w	sl, #1
 800ff38:	dc01      	bgt.n	800ff3e <_printf_float+0x3b6>
 800ff3a:	07db      	lsls	r3, r3, #31
 800ff3c:	d536      	bpl.n	800ffac <_printf_float+0x424>
 800ff3e:	2301      	movs	r3, #1
 800ff40:	4642      	mov	r2, r8
 800ff42:	4631      	mov	r1, r6
 800ff44:	4628      	mov	r0, r5
 800ff46:	47b8      	blx	r7
 800ff48:	3001      	adds	r0, #1
 800ff4a:	f43f ae78 	beq.w	800fc3e <_printf_float+0xb6>
 800ff4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ff52:	4631      	mov	r1, r6
 800ff54:	4628      	mov	r0, r5
 800ff56:	47b8      	blx	r7
 800ff58:	3001      	adds	r0, #1
 800ff5a:	f43f ae70 	beq.w	800fc3e <_printf_float+0xb6>
 800ff5e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ff62:	2200      	movs	r2, #0
 800ff64:	2300      	movs	r3, #0
 800ff66:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ff6a:	f7f0 fde5 	bl	8000b38 <__aeabi_dcmpeq>
 800ff6e:	b9c0      	cbnz	r0, 800ffa2 <_printf_float+0x41a>
 800ff70:	4653      	mov	r3, sl
 800ff72:	f108 0201 	add.w	r2, r8, #1
 800ff76:	4631      	mov	r1, r6
 800ff78:	4628      	mov	r0, r5
 800ff7a:	47b8      	blx	r7
 800ff7c:	3001      	adds	r0, #1
 800ff7e:	d10c      	bne.n	800ff9a <_printf_float+0x412>
 800ff80:	e65d      	b.n	800fc3e <_printf_float+0xb6>
 800ff82:	2301      	movs	r3, #1
 800ff84:	465a      	mov	r2, fp
 800ff86:	4631      	mov	r1, r6
 800ff88:	4628      	mov	r0, r5
 800ff8a:	47b8      	blx	r7
 800ff8c:	3001      	adds	r0, #1
 800ff8e:	f43f ae56 	beq.w	800fc3e <_printf_float+0xb6>
 800ff92:	f108 0801 	add.w	r8, r8, #1
 800ff96:	45d0      	cmp	r8, sl
 800ff98:	dbf3      	blt.n	800ff82 <_printf_float+0x3fa>
 800ff9a:	464b      	mov	r3, r9
 800ff9c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ffa0:	e6df      	b.n	800fd62 <_printf_float+0x1da>
 800ffa2:	f04f 0800 	mov.w	r8, #0
 800ffa6:	f104 0b1a 	add.w	fp, r4, #26
 800ffaa:	e7f4      	b.n	800ff96 <_printf_float+0x40e>
 800ffac:	2301      	movs	r3, #1
 800ffae:	4642      	mov	r2, r8
 800ffb0:	e7e1      	b.n	800ff76 <_printf_float+0x3ee>
 800ffb2:	2301      	movs	r3, #1
 800ffb4:	464a      	mov	r2, r9
 800ffb6:	4631      	mov	r1, r6
 800ffb8:	4628      	mov	r0, r5
 800ffba:	47b8      	blx	r7
 800ffbc:	3001      	adds	r0, #1
 800ffbe:	f43f ae3e 	beq.w	800fc3e <_printf_float+0xb6>
 800ffc2:	f108 0801 	add.w	r8, r8, #1
 800ffc6:	68e3      	ldr	r3, [r4, #12]
 800ffc8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ffca:	1a5b      	subs	r3, r3, r1
 800ffcc:	4543      	cmp	r3, r8
 800ffce:	dcf0      	bgt.n	800ffb2 <_printf_float+0x42a>
 800ffd0:	e6fc      	b.n	800fdcc <_printf_float+0x244>
 800ffd2:	f04f 0800 	mov.w	r8, #0
 800ffd6:	f104 0919 	add.w	r9, r4, #25
 800ffda:	e7f4      	b.n	800ffc6 <_printf_float+0x43e>

0800ffdc <_printf_common>:
 800ffdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ffe0:	4616      	mov	r6, r2
 800ffe2:	4698      	mov	r8, r3
 800ffe4:	688a      	ldr	r2, [r1, #8]
 800ffe6:	690b      	ldr	r3, [r1, #16]
 800ffe8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ffec:	4293      	cmp	r3, r2
 800ffee:	bfb8      	it	lt
 800fff0:	4613      	movlt	r3, r2
 800fff2:	6033      	str	r3, [r6, #0]
 800fff4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800fff8:	4607      	mov	r7, r0
 800fffa:	460c      	mov	r4, r1
 800fffc:	b10a      	cbz	r2, 8010002 <_printf_common+0x26>
 800fffe:	3301      	adds	r3, #1
 8010000:	6033      	str	r3, [r6, #0]
 8010002:	6823      	ldr	r3, [r4, #0]
 8010004:	0699      	lsls	r1, r3, #26
 8010006:	bf42      	ittt	mi
 8010008:	6833      	ldrmi	r3, [r6, #0]
 801000a:	3302      	addmi	r3, #2
 801000c:	6033      	strmi	r3, [r6, #0]
 801000e:	6825      	ldr	r5, [r4, #0]
 8010010:	f015 0506 	ands.w	r5, r5, #6
 8010014:	d106      	bne.n	8010024 <_printf_common+0x48>
 8010016:	f104 0a19 	add.w	sl, r4, #25
 801001a:	68e3      	ldr	r3, [r4, #12]
 801001c:	6832      	ldr	r2, [r6, #0]
 801001e:	1a9b      	subs	r3, r3, r2
 8010020:	42ab      	cmp	r3, r5
 8010022:	dc26      	bgt.n	8010072 <_printf_common+0x96>
 8010024:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010028:	6822      	ldr	r2, [r4, #0]
 801002a:	3b00      	subs	r3, #0
 801002c:	bf18      	it	ne
 801002e:	2301      	movne	r3, #1
 8010030:	0692      	lsls	r2, r2, #26
 8010032:	d42b      	bmi.n	801008c <_printf_common+0xb0>
 8010034:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010038:	4641      	mov	r1, r8
 801003a:	4638      	mov	r0, r7
 801003c:	47c8      	blx	r9
 801003e:	3001      	adds	r0, #1
 8010040:	d01e      	beq.n	8010080 <_printf_common+0xa4>
 8010042:	6823      	ldr	r3, [r4, #0]
 8010044:	6922      	ldr	r2, [r4, #16]
 8010046:	f003 0306 	and.w	r3, r3, #6
 801004a:	2b04      	cmp	r3, #4
 801004c:	bf02      	ittt	eq
 801004e:	68e5      	ldreq	r5, [r4, #12]
 8010050:	6833      	ldreq	r3, [r6, #0]
 8010052:	1aed      	subeq	r5, r5, r3
 8010054:	68a3      	ldr	r3, [r4, #8]
 8010056:	bf0c      	ite	eq
 8010058:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801005c:	2500      	movne	r5, #0
 801005e:	4293      	cmp	r3, r2
 8010060:	bfc4      	itt	gt
 8010062:	1a9b      	subgt	r3, r3, r2
 8010064:	18ed      	addgt	r5, r5, r3
 8010066:	2600      	movs	r6, #0
 8010068:	341a      	adds	r4, #26
 801006a:	42b5      	cmp	r5, r6
 801006c:	d11a      	bne.n	80100a4 <_printf_common+0xc8>
 801006e:	2000      	movs	r0, #0
 8010070:	e008      	b.n	8010084 <_printf_common+0xa8>
 8010072:	2301      	movs	r3, #1
 8010074:	4652      	mov	r2, sl
 8010076:	4641      	mov	r1, r8
 8010078:	4638      	mov	r0, r7
 801007a:	47c8      	blx	r9
 801007c:	3001      	adds	r0, #1
 801007e:	d103      	bne.n	8010088 <_printf_common+0xac>
 8010080:	f04f 30ff 	mov.w	r0, #4294967295
 8010084:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010088:	3501      	adds	r5, #1
 801008a:	e7c6      	b.n	801001a <_printf_common+0x3e>
 801008c:	18e1      	adds	r1, r4, r3
 801008e:	1c5a      	adds	r2, r3, #1
 8010090:	2030      	movs	r0, #48	@ 0x30
 8010092:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010096:	4422      	add	r2, r4
 8010098:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801009c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80100a0:	3302      	adds	r3, #2
 80100a2:	e7c7      	b.n	8010034 <_printf_common+0x58>
 80100a4:	2301      	movs	r3, #1
 80100a6:	4622      	mov	r2, r4
 80100a8:	4641      	mov	r1, r8
 80100aa:	4638      	mov	r0, r7
 80100ac:	47c8      	blx	r9
 80100ae:	3001      	adds	r0, #1
 80100b0:	d0e6      	beq.n	8010080 <_printf_common+0xa4>
 80100b2:	3601      	adds	r6, #1
 80100b4:	e7d9      	b.n	801006a <_printf_common+0x8e>
	...

080100b8 <_printf_i>:
 80100b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80100bc:	7e0f      	ldrb	r7, [r1, #24]
 80100be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80100c0:	2f78      	cmp	r7, #120	@ 0x78
 80100c2:	4691      	mov	r9, r2
 80100c4:	4680      	mov	r8, r0
 80100c6:	460c      	mov	r4, r1
 80100c8:	469a      	mov	sl, r3
 80100ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80100ce:	d807      	bhi.n	80100e0 <_printf_i+0x28>
 80100d0:	2f62      	cmp	r7, #98	@ 0x62
 80100d2:	d80a      	bhi.n	80100ea <_printf_i+0x32>
 80100d4:	2f00      	cmp	r7, #0
 80100d6:	f000 80d2 	beq.w	801027e <_printf_i+0x1c6>
 80100da:	2f58      	cmp	r7, #88	@ 0x58
 80100dc:	f000 80b9 	beq.w	8010252 <_printf_i+0x19a>
 80100e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80100e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80100e8:	e03a      	b.n	8010160 <_printf_i+0xa8>
 80100ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80100ee:	2b15      	cmp	r3, #21
 80100f0:	d8f6      	bhi.n	80100e0 <_printf_i+0x28>
 80100f2:	a101      	add	r1, pc, #4	@ (adr r1, 80100f8 <_printf_i+0x40>)
 80100f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80100f8:	08010151 	.word	0x08010151
 80100fc:	08010165 	.word	0x08010165
 8010100:	080100e1 	.word	0x080100e1
 8010104:	080100e1 	.word	0x080100e1
 8010108:	080100e1 	.word	0x080100e1
 801010c:	080100e1 	.word	0x080100e1
 8010110:	08010165 	.word	0x08010165
 8010114:	080100e1 	.word	0x080100e1
 8010118:	080100e1 	.word	0x080100e1
 801011c:	080100e1 	.word	0x080100e1
 8010120:	080100e1 	.word	0x080100e1
 8010124:	08010265 	.word	0x08010265
 8010128:	0801018f 	.word	0x0801018f
 801012c:	0801021f 	.word	0x0801021f
 8010130:	080100e1 	.word	0x080100e1
 8010134:	080100e1 	.word	0x080100e1
 8010138:	08010287 	.word	0x08010287
 801013c:	080100e1 	.word	0x080100e1
 8010140:	0801018f 	.word	0x0801018f
 8010144:	080100e1 	.word	0x080100e1
 8010148:	080100e1 	.word	0x080100e1
 801014c:	08010227 	.word	0x08010227
 8010150:	6833      	ldr	r3, [r6, #0]
 8010152:	1d1a      	adds	r2, r3, #4
 8010154:	681b      	ldr	r3, [r3, #0]
 8010156:	6032      	str	r2, [r6, #0]
 8010158:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801015c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010160:	2301      	movs	r3, #1
 8010162:	e09d      	b.n	80102a0 <_printf_i+0x1e8>
 8010164:	6833      	ldr	r3, [r6, #0]
 8010166:	6820      	ldr	r0, [r4, #0]
 8010168:	1d19      	adds	r1, r3, #4
 801016a:	6031      	str	r1, [r6, #0]
 801016c:	0606      	lsls	r6, r0, #24
 801016e:	d501      	bpl.n	8010174 <_printf_i+0xbc>
 8010170:	681d      	ldr	r5, [r3, #0]
 8010172:	e003      	b.n	801017c <_printf_i+0xc4>
 8010174:	0645      	lsls	r5, r0, #25
 8010176:	d5fb      	bpl.n	8010170 <_printf_i+0xb8>
 8010178:	f9b3 5000 	ldrsh.w	r5, [r3]
 801017c:	2d00      	cmp	r5, #0
 801017e:	da03      	bge.n	8010188 <_printf_i+0xd0>
 8010180:	232d      	movs	r3, #45	@ 0x2d
 8010182:	426d      	negs	r5, r5
 8010184:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010188:	4859      	ldr	r0, [pc, #356]	@ (80102f0 <_printf_i+0x238>)
 801018a:	230a      	movs	r3, #10
 801018c:	e011      	b.n	80101b2 <_printf_i+0xfa>
 801018e:	6821      	ldr	r1, [r4, #0]
 8010190:	6833      	ldr	r3, [r6, #0]
 8010192:	0608      	lsls	r0, r1, #24
 8010194:	f853 5b04 	ldr.w	r5, [r3], #4
 8010198:	d402      	bmi.n	80101a0 <_printf_i+0xe8>
 801019a:	0649      	lsls	r1, r1, #25
 801019c:	bf48      	it	mi
 801019e:	b2ad      	uxthmi	r5, r5
 80101a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80101a2:	4853      	ldr	r0, [pc, #332]	@ (80102f0 <_printf_i+0x238>)
 80101a4:	6033      	str	r3, [r6, #0]
 80101a6:	bf14      	ite	ne
 80101a8:	230a      	movne	r3, #10
 80101aa:	2308      	moveq	r3, #8
 80101ac:	2100      	movs	r1, #0
 80101ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80101b2:	6866      	ldr	r6, [r4, #4]
 80101b4:	60a6      	str	r6, [r4, #8]
 80101b6:	2e00      	cmp	r6, #0
 80101b8:	bfa2      	ittt	ge
 80101ba:	6821      	ldrge	r1, [r4, #0]
 80101bc:	f021 0104 	bicge.w	r1, r1, #4
 80101c0:	6021      	strge	r1, [r4, #0]
 80101c2:	b90d      	cbnz	r5, 80101c8 <_printf_i+0x110>
 80101c4:	2e00      	cmp	r6, #0
 80101c6:	d04b      	beq.n	8010260 <_printf_i+0x1a8>
 80101c8:	4616      	mov	r6, r2
 80101ca:	fbb5 f1f3 	udiv	r1, r5, r3
 80101ce:	fb03 5711 	mls	r7, r3, r1, r5
 80101d2:	5dc7      	ldrb	r7, [r0, r7]
 80101d4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80101d8:	462f      	mov	r7, r5
 80101da:	42bb      	cmp	r3, r7
 80101dc:	460d      	mov	r5, r1
 80101de:	d9f4      	bls.n	80101ca <_printf_i+0x112>
 80101e0:	2b08      	cmp	r3, #8
 80101e2:	d10b      	bne.n	80101fc <_printf_i+0x144>
 80101e4:	6823      	ldr	r3, [r4, #0]
 80101e6:	07df      	lsls	r7, r3, #31
 80101e8:	d508      	bpl.n	80101fc <_printf_i+0x144>
 80101ea:	6923      	ldr	r3, [r4, #16]
 80101ec:	6861      	ldr	r1, [r4, #4]
 80101ee:	4299      	cmp	r1, r3
 80101f0:	bfde      	ittt	le
 80101f2:	2330      	movle	r3, #48	@ 0x30
 80101f4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80101f8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80101fc:	1b92      	subs	r2, r2, r6
 80101fe:	6122      	str	r2, [r4, #16]
 8010200:	f8cd a000 	str.w	sl, [sp]
 8010204:	464b      	mov	r3, r9
 8010206:	aa03      	add	r2, sp, #12
 8010208:	4621      	mov	r1, r4
 801020a:	4640      	mov	r0, r8
 801020c:	f7ff fee6 	bl	800ffdc <_printf_common>
 8010210:	3001      	adds	r0, #1
 8010212:	d14a      	bne.n	80102aa <_printf_i+0x1f2>
 8010214:	f04f 30ff 	mov.w	r0, #4294967295
 8010218:	b004      	add	sp, #16
 801021a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801021e:	6823      	ldr	r3, [r4, #0]
 8010220:	f043 0320 	orr.w	r3, r3, #32
 8010224:	6023      	str	r3, [r4, #0]
 8010226:	4833      	ldr	r0, [pc, #204]	@ (80102f4 <_printf_i+0x23c>)
 8010228:	2778      	movs	r7, #120	@ 0x78
 801022a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801022e:	6823      	ldr	r3, [r4, #0]
 8010230:	6831      	ldr	r1, [r6, #0]
 8010232:	061f      	lsls	r7, r3, #24
 8010234:	f851 5b04 	ldr.w	r5, [r1], #4
 8010238:	d402      	bmi.n	8010240 <_printf_i+0x188>
 801023a:	065f      	lsls	r7, r3, #25
 801023c:	bf48      	it	mi
 801023e:	b2ad      	uxthmi	r5, r5
 8010240:	6031      	str	r1, [r6, #0]
 8010242:	07d9      	lsls	r1, r3, #31
 8010244:	bf44      	itt	mi
 8010246:	f043 0320 	orrmi.w	r3, r3, #32
 801024a:	6023      	strmi	r3, [r4, #0]
 801024c:	b11d      	cbz	r5, 8010256 <_printf_i+0x19e>
 801024e:	2310      	movs	r3, #16
 8010250:	e7ac      	b.n	80101ac <_printf_i+0xf4>
 8010252:	4827      	ldr	r0, [pc, #156]	@ (80102f0 <_printf_i+0x238>)
 8010254:	e7e9      	b.n	801022a <_printf_i+0x172>
 8010256:	6823      	ldr	r3, [r4, #0]
 8010258:	f023 0320 	bic.w	r3, r3, #32
 801025c:	6023      	str	r3, [r4, #0]
 801025e:	e7f6      	b.n	801024e <_printf_i+0x196>
 8010260:	4616      	mov	r6, r2
 8010262:	e7bd      	b.n	80101e0 <_printf_i+0x128>
 8010264:	6833      	ldr	r3, [r6, #0]
 8010266:	6825      	ldr	r5, [r4, #0]
 8010268:	6961      	ldr	r1, [r4, #20]
 801026a:	1d18      	adds	r0, r3, #4
 801026c:	6030      	str	r0, [r6, #0]
 801026e:	062e      	lsls	r6, r5, #24
 8010270:	681b      	ldr	r3, [r3, #0]
 8010272:	d501      	bpl.n	8010278 <_printf_i+0x1c0>
 8010274:	6019      	str	r1, [r3, #0]
 8010276:	e002      	b.n	801027e <_printf_i+0x1c6>
 8010278:	0668      	lsls	r0, r5, #25
 801027a:	d5fb      	bpl.n	8010274 <_printf_i+0x1bc>
 801027c:	8019      	strh	r1, [r3, #0]
 801027e:	2300      	movs	r3, #0
 8010280:	6123      	str	r3, [r4, #16]
 8010282:	4616      	mov	r6, r2
 8010284:	e7bc      	b.n	8010200 <_printf_i+0x148>
 8010286:	6833      	ldr	r3, [r6, #0]
 8010288:	1d1a      	adds	r2, r3, #4
 801028a:	6032      	str	r2, [r6, #0]
 801028c:	681e      	ldr	r6, [r3, #0]
 801028e:	6862      	ldr	r2, [r4, #4]
 8010290:	2100      	movs	r1, #0
 8010292:	4630      	mov	r0, r6
 8010294:	f7ef ffd4 	bl	8000240 <memchr>
 8010298:	b108      	cbz	r0, 801029e <_printf_i+0x1e6>
 801029a:	1b80      	subs	r0, r0, r6
 801029c:	6060      	str	r0, [r4, #4]
 801029e:	6863      	ldr	r3, [r4, #4]
 80102a0:	6123      	str	r3, [r4, #16]
 80102a2:	2300      	movs	r3, #0
 80102a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80102a8:	e7aa      	b.n	8010200 <_printf_i+0x148>
 80102aa:	6923      	ldr	r3, [r4, #16]
 80102ac:	4632      	mov	r2, r6
 80102ae:	4649      	mov	r1, r9
 80102b0:	4640      	mov	r0, r8
 80102b2:	47d0      	blx	sl
 80102b4:	3001      	adds	r0, #1
 80102b6:	d0ad      	beq.n	8010214 <_printf_i+0x15c>
 80102b8:	6823      	ldr	r3, [r4, #0]
 80102ba:	079b      	lsls	r3, r3, #30
 80102bc:	d413      	bmi.n	80102e6 <_printf_i+0x22e>
 80102be:	68e0      	ldr	r0, [r4, #12]
 80102c0:	9b03      	ldr	r3, [sp, #12]
 80102c2:	4298      	cmp	r0, r3
 80102c4:	bfb8      	it	lt
 80102c6:	4618      	movlt	r0, r3
 80102c8:	e7a6      	b.n	8010218 <_printf_i+0x160>
 80102ca:	2301      	movs	r3, #1
 80102cc:	4632      	mov	r2, r6
 80102ce:	4649      	mov	r1, r9
 80102d0:	4640      	mov	r0, r8
 80102d2:	47d0      	blx	sl
 80102d4:	3001      	adds	r0, #1
 80102d6:	d09d      	beq.n	8010214 <_printf_i+0x15c>
 80102d8:	3501      	adds	r5, #1
 80102da:	68e3      	ldr	r3, [r4, #12]
 80102dc:	9903      	ldr	r1, [sp, #12]
 80102de:	1a5b      	subs	r3, r3, r1
 80102e0:	42ab      	cmp	r3, r5
 80102e2:	dcf2      	bgt.n	80102ca <_printf_i+0x212>
 80102e4:	e7eb      	b.n	80102be <_printf_i+0x206>
 80102e6:	2500      	movs	r5, #0
 80102e8:	f104 0619 	add.w	r6, r4, #25
 80102ec:	e7f5      	b.n	80102da <_printf_i+0x222>
 80102ee:	bf00      	nop
 80102f0:	08013e42 	.word	0x08013e42
 80102f4:	08013e53 	.word	0x08013e53

080102f8 <std>:
 80102f8:	2300      	movs	r3, #0
 80102fa:	b510      	push	{r4, lr}
 80102fc:	4604      	mov	r4, r0
 80102fe:	e9c0 3300 	strd	r3, r3, [r0]
 8010302:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010306:	6083      	str	r3, [r0, #8]
 8010308:	8181      	strh	r1, [r0, #12]
 801030a:	6643      	str	r3, [r0, #100]	@ 0x64
 801030c:	81c2      	strh	r2, [r0, #14]
 801030e:	6183      	str	r3, [r0, #24]
 8010310:	4619      	mov	r1, r3
 8010312:	2208      	movs	r2, #8
 8010314:	305c      	adds	r0, #92	@ 0x5c
 8010316:	f000 f914 	bl	8010542 <memset>
 801031a:	4b0d      	ldr	r3, [pc, #52]	@ (8010350 <std+0x58>)
 801031c:	6263      	str	r3, [r4, #36]	@ 0x24
 801031e:	4b0d      	ldr	r3, [pc, #52]	@ (8010354 <std+0x5c>)
 8010320:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010322:	4b0d      	ldr	r3, [pc, #52]	@ (8010358 <std+0x60>)
 8010324:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010326:	4b0d      	ldr	r3, [pc, #52]	@ (801035c <std+0x64>)
 8010328:	6323      	str	r3, [r4, #48]	@ 0x30
 801032a:	4b0d      	ldr	r3, [pc, #52]	@ (8010360 <std+0x68>)
 801032c:	6224      	str	r4, [r4, #32]
 801032e:	429c      	cmp	r4, r3
 8010330:	d006      	beq.n	8010340 <std+0x48>
 8010332:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010336:	4294      	cmp	r4, r2
 8010338:	d002      	beq.n	8010340 <std+0x48>
 801033a:	33d0      	adds	r3, #208	@ 0xd0
 801033c:	429c      	cmp	r4, r3
 801033e:	d105      	bne.n	801034c <std+0x54>
 8010340:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010344:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010348:	f000 b9e6 	b.w	8010718 <__retarget_lock_init_recursive>
 801034c:	bd10      	pop	{r4, pc}
 801034e:	bf00      	nop
 8010350:	080104bd 	.word	0x080104bd
 8010354:	080104df 	.word	0x080104df
 8010358:	08010517 	.word	0x08010517
 801035c:	0801053b 	.word	0x0801053b
 8010360:	20006ae0 	.word	0x20006ae0

08010364 <stdio_exit_handler>:
 8010364:	4a02      	ldr	r2, [pc, #8]	@ (8010370 <stdio_exit_handler+0xc>)
 8010366:	4903      	ldr	r1, [pc, #12]	@ (8010374 <stdio_exit_handler+0x10>)
 8010368:	4803      	ldr	r0, [pc, #12]	@ (8010378 <stdio_exit_handler+0x14>)
 801036a:	f000 b869 	b.w	8010440 <_fwalk_sglue>
 801036e:	bf00      	nop
 8010370:	20000028 	.word	0x20000028
 8010374:	080129f5 	.word	0x080129f5
 8010378:	200001a4 	.word	0x200001a4

0801037c <cleanup_stdio>:
 801037c:	6841      	ldr	r1, [r0, #4]
 801037e:	4b0c      	ldr	r3, [pc, #48]	@ (80103b0 <cleanup_stdio+0x34>)
 8010380:	4299      	cmp	r1, r3
 8010382:	b510      	push	{r4, lr}
 8010384:	4604      	mov	r4, r0
 8010386:	d001      	beq.n	801038c <cleanup_stdio+0x10>
 8010388:	f002 fb34 	bl	80129f4 <_fflush_r>
 801038c:	68a1      	ldr	r1, [r4, #8]
 801038e:	4b09      	ldr	r3, [pc, #36]	@ (80103b4 <cleanup_stdio+0x38>)
 8010390:	4299      	cmp	r1, r3
 8010392:	d002      	beq.n	801039a <cleanup_stdio+0x1e>
 8010394:	4620      	mov	r0, r4
 8010396:	f002 fb2d 	bl	80129f4 <_fflush_r>
 801039a:	68e1      	ldr	r1, [r4, #12]
 801039c:	4b06      	ldr	r3, [pc, #24]	@ (80103b8 <cleanup_stdio+0x3c>)
 801039e:	4299      	cmp	r1, r3
 80103a0:	d004      	beq.n	80103ac <cleanup_stdio+0x30>
 80103a2:	4620      	mov	r0, r4
 80103a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80103a8:	f002 bb24 	b.w	80129f4 <_fflush_r>
 80103ac:	bd10      	pop	{r4, pc}
 80103ae:	bf00      	nop
 80103b0:	20006ae0 	.word	0x20006ae0
 80103b4:	20006b48 	.word	0x20006b48
 80103b8:	20006bb0 	.word	0x20006bb0

080103bc <global_stdio_init.part.0>:
 80103bc:	b510      	push	{r4, lr}
 80103be:	4b0b      	ldr	r3, [pc, #44]	@ (80103ec <global_stdio_init.part.0+0x30>)
 80103c0:	4c0b      	ldr	r4, [pc, #44]	@ (80103f0 <global_stdio_init.part.0+0x34>)
 80103c2:	4a0c      	ldr	r2, [pc, #48]	@ (80103f4 <global_stdio_init.part.0+0x38>)
 80103c4:	601a      	str	r2, [r3, #0]
 80103c6:	4620      	mov	r0, r4
 80103c8:	2200      	movs	r2, #0
 80103ca:	2104      	movs	r1, #4
 80103cc:	f7ff ff94 	bl	80102f8 <std>
 80103d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80103d4:	2201      	movs	r2, #1
 80103d6:	2109      	movs	r1, #9
 80103d8:	f7ff ff8e 	bl	80102f8 <std>
 80103dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80103e0:	2202      	movs	r2, #2
 80103e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80103e6:	2112      	movs	r1, #18
 80103e8:	f7ff bf86 	b.w	80102f8 <std>
 80103ec:	20006c18 	.word	0x20006c18
 80103f0:	20006ae0 	.word	0x20006ae0
 80103f4:	08010365 	.word	0x08010365

080103f8 <__sfp_lock_acquire>:
 80103f8:	4801      	ldr	r0, [pc, #4]	@ (8010400 <__sfp_lock_acquire+0x8>)
 80103fa:	f000 b98e 	b.w	801071a <__retarget_lock_acquire_recursive>
 80103fe:	bf00      	nop
 8010400:	20006c21 	.word	0x20006c21

08010404 <__sfp_lock_release>:
 8010404:	4801      	ldr	r0, [pc, #4]	@ (801040c <__sfp_lock_release+0x8>)
 8010406:	f000 b989 	b.w	801071c <__retarget_lock_release_recursive>
 801040a:	bf00      	nop
 801040c:	20006c21 	.word	0x20006c21

08010410 <__sinit>:
 8010410:	b510      	push	{r4, lr}
 8010412:	4604      	mov	r4, r0
 8010414:	f7ff fff0 	bl	80103f8 <__sfp_lock_acquire>
 8010418:	6a23      	ldr	r3, [r4, #32]
 801041a:	b11b      	cbz	r3, 8010424 <__sinit+0x14>
 801041c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010420:	f7ff bff0 	b.w	8010404 <__sfp_lock_release>
 8010424:	4b04      	ldr	r3, [pc, #16]	@ (8010438 <__sinit+0x28>)
 8010426:	6223      	str	r3, [r4, #32]
 8010428:	4b04      	ldr	r3, [pc, #16]	@ (801043c <__sinit+0x2c>)
 801042a:	681b      	ldr	r3, [r3, #0]
 801042c:	2b00      	cmp	r3, #0
 801042e:	d1f5      	bne.n	801041c <__sinit+0xc>
 8010430:	f7ff ffc4 	bl	80103bc <global_stdio_init.part.0>
 8010434:	e7f2      	b.n	801041c <__sinit+0xc>
 8010436:	bf00      	nop
 8010438:	0801037d 	.word	0x0801037d
 801043c:	20006c18 	.word	0x20006c18

08010440 <_fwalk_sglue>:
 8010440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010444:	4607      	mov	r7, r0
 8010446:	4688      	mov	r8, r1
 8010448:	4614      	mov	r4, r2
 801044a:	2600      	movs	r6, #0
 801044c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010450:	f1b9 0901 	subs.w	r9, r9, #1
 8010454:	d505      	bpl.n	8010462 <_fwalk_sglue+0x22>
 8010456:	6824      	ldr	r4, [r4, #0]
 8010458:	2c00      	cmp	r4, #0
 801045a:	d1f7      	bne.n	801044c <_fwalk_sglue+0xc>
 801045c:	4630      	mov	r0, r6
 801045e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010462:	89ab      	ldrh	r3, [r5, #12]
 8010464:	2b01      	cmp	r3, #1
 8010466:	d907      	bls.n	8010478 <_fwalk_sglue+0x38>
 8010468:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801046c:	3301      	adds	r3, #1
 801046e:	d003      	beq.n	8010478 <_fwalk_sglue+0x38>
 8010470:	4629      	mov	r1, r5
 8010472:	4638      	mov	r0, r7
 8010474:	47c0      	blx	r8
 8010476:	4306      	orrs	r6, r0
 8010478:	3568      	adds	r5, #104	@ 0x68
 801047a:	e7e9      	b.n	8010450 <_fwalk_sglue+0x10>

0801047c <siprintf>:
 801047c:	b40e      	push	{r1, r2, r3}
 801047e:	b500      	push	{lr}
 8010480:	b09c      	sub	sp, #112	@ 0x70
 8010482:	ab1d      	add	r3, sp, #116	@ 0x74
 8010484:	9002      	str	r0, [sp, #8]
 8010486:	9006      	str	r0, [sp, #24]
 8010488:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801048c:	4809      	ldr	r0, [pc, #36]	@ (80104b4 <siprintf+0x38>)
 801048e:	9107      	str	r1, [sp, #28]
 8010490:	9104      	str	r1, [sp, #16]
 8010492:	4909      	ldr	r1, [pc, #36]	@ (80104b8 <siprintf+0x3c>)
 8010494:	f853 2b04 	ldr.w	r2, [r3], #4
 8010498:	9105      	str	r1, [sp, #20]
 801049a:	6800      	ldr	r0, [r0, #0]
 801049c:	9301      	str	r3, [sp, #4]
 801049e:	a902      	add	r1, sp, #8
 80104a0:	f002 f928 	bl	80126f4 <_svfiprintf_r>
 80104a4:	9b02      	ldr	r3, [sp, #8]
 80104a6:	2200      	movs	r2, #0
 80104a8:	701a      	strb	r2, [r3, #0]
 80104aa:	b01c      	add	sp, #112	@ 0x70
 80104ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80104b0:	b003      	add	sp, #12
 80104b2:	4770      	bx	lr
 80104b4:	200001a0 	.word	0x200001a0
 80104b8:	ffff0208 	.word	0xffff0208

080104bc <__sread>:
 80104bc:	b510      	push	{r4, lr}
 80104be:	460c      	mov	r4, r1
 80104c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80104c4:	f000 f8da 	bl	801067c <_read_r>
 80104c8:	2800      	cmp	r0, #0
 80104ca:	bfab      	itete	ge
 80104cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80104ce:	89a3      	ldrhlt	r3, [r4, #12]
 80104d0:	181b      	addge	r3, r3, r0
 80104d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80104d6:	bfac      	ite	ge
 80104d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80104da:	81a3      	strhlt	r3, [r4, #12]
 80104dc:	bd10      	pop	{r4, pc}

080104de <__swrite>:
 80104de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80104e2:	461f      	mov	r7, r3
 80104e4:	898b      	ldrh	r3, [r1, #12]
 80104e6:	05db      	lsls	r3, r3, #23
 80104e8:	4605      	mov	r5, r0
 80104ea:	460c      	mov	r4, r1
 80104ec:	4616      	mov	r6, r2
 80104ee:	d505      	bpl.n	80104fc <__swrite+0x1e>
 80104f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80104f4:	2302      	movs	r3, #2
 80104f6:	2200      	movs	r2, #0
 80104f8:	f000 f8ae 	bl	8010658 <_lseek_r>
 80104fc:	89a3      	ldrh	r3, [r4, #12]
 80104fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010502:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010506:	81a3      	strh	r3, [r4, #12]
 8010508:	4632      	mov	r2, r6
 801050a:	463b      	mov	r3, r7
 801050c:	4628      	mov	r0, r5
 801050e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010512:	f000 b8c5 	b.w	80106a0 <_write_r>

08010516 <__sseek>:
 8010516:	b510      	push	{r4, lr}
 8010518:	460c      	mov	r4, r1
 801051a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801051e:	f000 f89b 	bl	8010658 <_lseek_r>
 8010522:	1c43      	adds	r3, r0, #1
 8010524:	89a3      	ldrh	r3, [r4, #12]
 8010526:	bf15      	itete	ne
 8010528:	6560      	strne	r0, [r4, #84]	@ 0x54
 801052a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801052e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010532:	81a3      	strheq	r3, [r4, #12]
 8010534:	bf18      	it	ne
 8010536:	81a3      	strhne	r3, [r4, #12]
 8010538:	bd10      	pop	{r4, pc}

0801053a <__sclose>:
 801053a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801053e:	f000 b87b 	b.w	8010638 <_close_r>

08010542 <memset>:
 8010542:	4402      	add	r2, r0
 8010544:	4603      	mov	r3, r0
 8010546:	4293      	cmp	r3, r2
 8010548:	d100      	bne.n	801054c <memset+0xa>
 801054a:	4770      	bx	lr
 801054c:	f803 1b01 	strb.w	r1, [r3], #1
 8010550:	e7f9      	b.n	8010546 <memset+0x4>

08010552 <strncmp>:
 8010552:	b510      	push	{r4, lr}
 8010554:	b16a      	cbz	r2, 8010572 <strncmp+0x20>
 8010556:	3901      	subs	r1, #1
 8010558:	1884      	adds	r4, r0, r2
 801055a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801055e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8010562:	429a      	cmp	r2, r3
 8010564:	d103      	bne.n	801056e <strncmp+0x1c>
 8010566:	42a0      	cmp	r0, r4
 8010568:	d001      	beq.n	801056e <strncmp+0x1c>
 801056a:	2a00      	cmp	r2, #0
 801056c:	d1f5      	bne.n	801055a <strncmp+0x8>
 801056e:	1ad0      	subs	r0, r2, r3
 8010570:	bd10      	pop	{r4, pc}
 8010572:	4610      	mov	r0, r2
 8010574:	e7fc      	b.n	8010570 <strncmp+0x1e>
	...

08010578 <strtok>:
 8010578:	4b16      	ldr	r3, [pc, #88]	@ (80105d4 <strtok+0x5c>)
 801057a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801057e:	681f      	ldr	r7, [r3, #0]
 8010580:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8010582:	4605      	mov	r5, r0
 8010584:	460e      	mov	r6, r1
 8010586:	b9ec      	cbnz	r4, 80105c4 <strtok+0x4c>
 8010588:	2050      	movs	r0, #80	@ 0x50
 801058a:	f001 fad1 	bl	8011b30 <malloc>
 801058e:	4602      	mov	r2, r0
 8010590:	6478      	str	r0, [r7, #68]	@ 0x44
 8010592:	b920      	cbnz	r0, 801059e <strtok+0x26>
 8010594:	4b10      	ldr	r3, [pc, #64]	@ (80105d8 <strtok+0x60>)
 8010596:	4811      	ldr	r0, [pc, #68]	@ (80105dc <strtok+0x64>)
 8010598:	215b      	movs	r1, #91	@ 0x5b
 801059a:	f000 f8d9 	bl	8010750 <__assert_func>
 801059e:	e9c0 4400 	strd	r4, r4, [r0]
 80105a2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80105a6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80105aa:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80105ae:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80105b2:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80105b6:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80105ba:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80105be:	6184      	str	r4, [r0, #24]
 80105c0:	7704      	strb	r4, [r0, #28]
 80105c2:	6244      	str	r4, [r0, #36]	@ 0x24
 80105c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80105c6:	4631      	mov	r1, r6
 80105c8:	4628      	mov	r0, r5
 80105ca:	2301      	movs	r3, #1
 80105cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80105d0:	f000 b806 	b.w	80105e0 <__strtok_r>
 80105d4:	200001a0 	.word	0x200001a0
 80105d8:	08013e64 	.word	0x08013e64
 80105dc:	08013e7b 	.word	0x08013e7b

080105e0 <__strtok_r>:
 80105e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80105e2:	4604      	mov	r4, r0
 80105e4:	b908      	cbnz	r0, 80105ea <__strtok_r+0xa>
 80105e6:	6814      	ldr	r4, [r2, #0]
 80105e8:	b144      	cbz	r4, 80105fc <__strtok_r+0x1c>
 80105ea:	4620      	mov	r0, r4
 80105ec:	f814 5b01 	ldrb.w	r5, [r4], #1
 80105f0:	460f      	mov	r7, r1
 80105f2:	f817 6b01 	ldrb.w	r6, [r7], #1
 80105f6:	b91e      	cbnz	r6, 8010600 <__strtok_r+0x20>
 80105f8:	b965      	cbnz	r5, 8010614 <__strtok_r+0x34>
 80105fa:	6015      	str	r5, [r2, #0]
 80105fc:	2000      	movs	r0, #0
 80105fe:	e005      	b.n	801060c <__strtok_r+0x2c>
 8010600:	42b5      	cmp	r5, r6
 8010602:	d1f6      	bne.n	80105f2 <__strtok_r+0x12>
 8010604:	2b00      	cmp	r3, #0
 8010606:	d1f0      	bne.n	80105ea <__strtok_r+0xa>
 8010608:	6014      	str	r4, [r2, #0]
 801060a:	7003      	strb	r3, [r0, #0]
 801060c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801060e:	461c      	mov	r4, r3
 8010610:	e00c      	b.n	801062c <__strtok_r+0x4c>
 8010612:	b915      	cbnz	r5, 801061a <__strtok_r+0x3a>
 8010614:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010618:	460e      	mov	r6, r1
 801061a:	f816 5b01 	ldrb.w	r5, [r6], #1
 801061e:	42ab      	cmp	r3, r5
 8010620:	d1f7      	bne.n	8010612 <__strtok_r+0x32>
 8010622:	2b00      	cmp	r3, #0
 8010624:	d0f3      	beq.n	801060e <__strtok_r+0x2e>
 8010626:	2300      	movs	r3, #0
 8010628:	f804 3c01 	strb.w	r3, [r4, #-1]
 801062c:	6014      	str	r4, [r2, #0]
 801062e:	e7ed      	b.n	801060c <__strtok_r+0x2c>

08010630 <_localeconv_r>:
 8010630:	4800      	ldr	r0, [pc, #0]	@ (8010634 <_localeconv_r+0x4>)
 8010632:	4770      	bx	lr
 8010634:	20000124 	.word	0x20000124

08010638 <_close_r>:
 8010638:	b538      	push	{r3, r4, r5, lr}
 801063a:	4d06      	ldr	r5, [pc, #24]	@ (8010654 <_close_r+0x1c>)
 801063c:	2300      	movs	r3, #0
 801063e:	4604      	mov	r4, r0
 8010640:	4608      	mov	r0, r1
 8010642:	602b      	str	r3, [r5, #0]
 8010644:	f7f3 f8b2 	bl	80037ac <_close>
 8010648:	1c43      	adds	r3, r0, #1
 801064a:	d102      	bne.n	8010652 <_close_r+0x1a>
 801064c:	682b      	ldr	r3, [r5, #0]
 801064e:	b103      	cbz	r3, 8010652 <_close_r+0x1a>
 8010650:	6023      	str	r3, [r4, #0]
 8010652:	bd38      	pop	{r3, r4, r5, pc}
 8010654:	20006c1c 	.word	0x20006c1c

08010658 <_lseek_r>:
 8010658:	b538      	push	{r3, r4, r5, lr}
 801065a:	4d07      	ldr	r5, [pc, #28]	@ (8010678 <_lseek_r+0x20>)
 801065c:	4604      	mov	r4, r0
 801065e:	4608      	mov	r0, r1
 8010660:	4611      	mov	r1, r2
 8010662:	2200      	movs	r2, #0
 8010664:	602a      	str	r2, [r5, #0]
 8010666:	461a      	mov	r2, r3
 8010668:	f7f3 f8c7 	bl	80037fa <_lseek>
 801066c:	1c43      	adds	r3, r0, #1
 801066e:	d102      	bne.n	8010676 <_lseek_r+0x1e>
 8010670:	682b      	ldr	r3, [r5, #0]
 8010672:	b103      	cbz	r3, 8010676 <_lseek_r+0x1e>
 8010674:	6023      	str	r3, [r4, #0]
 8010676:	bd38      	pop	{r3, r4, r5, pc}
 8010678:	20006c1c 	.word	0x20006c1c

0801067c <_read_r>:
 801067c:	b538      	push	{r3, r4, r5, lr}
 801067e:	4d07      	ldr	r5, [pc, #28]	@ (801069c <_read_r+0x20>)
 8010680:	4604      	mov	r4, r0
 8010682:	4608      	mov	r0, r1
 8010684:	4611      	mov	r1, r2
 8010686:	2200      	movs	r2, #0
 8010688:	602a      	str	r2, [r5, #0]
 801068a:	461a      	mov	r2, r3
 801068c:	f7f3 f855 	bl	800373a <_read>
 8010690:	1c43      	adds	r3, r0, #1
 8010692:	d102      	bne.n	801069a <_read_r+0x1e>
 8010694:	682b      	ldr	r3, [r5, #0]
 8010696:	b103      	cbz	r3, 801069a <_read_r+0x1e>
 8010698:	6023      	str	r3, [r4, #0]
 801069a:	bd38      	pop	{r3, r4, r5, pc}
 801069c:	20006c1c 	.word	0x20006c1c

080106a0 <_write_r>:
 80106a0:	b538      	push	{r3, r4, r5, lr}
 80106a2:	4d07      	ldr	r5, [pc, #28]	@ (80106c0 <_write_r+0x20>)
 80106a4:	4604      	mov	r4, r0
 80106a6:	4608      	mov	r0, r1
 80106a8:	4611      	mov	r1, r2
 80106aa:	2200      	movs	r2, #0
 80106ac:	602a      	str	r2, [r5, #0]
 80106ae:	461a      	mov	r2, r3
 80106b0:	f7f3 f860 	bl	8003774 <_write>
 80106b4:	1c43      	adds	r3, r0, #1
 80106b6:	d102      	bne.n	80106be <_write_r+0x1e>
 80106b8:	682b      	ldr	r3, [r5, #0]
 80106ba:	b103      	cbz	r3, 80106be <_write_r+0x1e>
 80106bc:	6023      	str	r3, [r4, #0]
 80106be:	bd38      	pop	{r3, r4, r5, pc}
 80106c0:	20006c1c 	.word	0x20006c1c

080106c4 <__errno>:
 80106c4:	4b01      	ldr	r3, [pc, #4]	@ (80106cc <__errno+0x8>)
 80106c6:	6818      	ldr	r0, [r3, #0]
 80106c8:	4770      	bx	lr
 80106ca:	bf00      	nop
 80106cc:	200001a0 	.word	0x200001a0

080106d0 <__libc_init_array>:
 80106d0:	b570      	push	{r4, r5, r6, lr}
 80106d2:	4d0d      	ldr	r5, [pc, #52]	@ (8010708 <__libc_init_array+0x38>)
 80106d4:	4c0d      	ldr	r4, [pc, #52]	@ (801070c <__libc_init_array+0x3c>)
 80106d6:	1b64      	subs	r4, r4, r5
 80106d8:	10a4      	asrs	r4, r4, #2
 80106da:	2600      	movs	r6, #0
 80106dc:	42a6      	cmp	r6, r4
 80106de:	d109      	bne.n	80106f4 <__libc_init_array+0x24>
 80106e0:	4d0b      	ldr	r5, [pc, #44]	@ (8010710 <__libc_init_array+0x40>)
 80106e2:	4c0c      	ldr	r4, [pc, #48]	@ (8010714 <__libc_init_array+0x44>)
 80106e4:	f003 fa56 	bl	8013b94 <_init>
 80106e8:	1b64      	subs	r4, r4, r5
 80106ea:	10a4      	asrs	r4, r4, #2
 80106ec:	2600      	movs	r6, #0
 80106ee:	42a6      	cmp	r6, r4
 80106f0:	d105      	bne.n	80106fe <__libc_init_array+0x2e>
 80106f2:	bd70      	pop	{r4, r5, r6, pc}
 80106f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80106f8:	4798      	blx	r3
 80106fa:	3601      	adds	r6, #1
 80106fc:	e7ee      	b.n	80106dc <__libc_init_array+0xc>
 80106fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8010702:	4798      	blx	r3
 8010704:	3601      	adds	r6, #1
 8010706:	e7f2      	b.n	80106ee <__libc_init_array+0x1e>
 8010708:	08014634 	.word	0x08014634
 801070c:	08014634 	.word	0x08014634
 8010710:	08014634 	.word	0x08014634
 8010714:	08014638 	.word	0x08014638

08010718 <__retarget_lock_init_recursive>:
 8010718:	4770      	bx	lr

0801071a <__retarget_lock_acquire_recursive>:
 801071a:	4770      	bx	lr

0801071c <__retarget_lock_release_recursive>:
 801071c:	4770      	bx	lr

0801071e <memcpy>:
 801071e:	440a      	add	r2, r1
 8010720:	4291      	cmp	r1, r2
 8010722:	f100 33ff 	add.w	r3, r0, #4294967295
 8010726:	d100      	bne.n	801072a <memcpy+0xc>
 8010728:	4770      	bx	lr
 801072a:	b510      	push	{r4, lr}
 801072c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010730:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010734:	4291      	cmp	r1, r2
 8010736:	d1f9      	bne.n	801072c <memcpy+0xe>
 8010738:	bd10      	pop	{r4, pc}
 801073a:	0000      	movs	r0, r0
 801073c:	0000      	movs	r0, r0
	...

08010740 <nan>:
 8010740:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010748 <nan+0x8>
 8010744:	4770      	bx	lr
 8010746:	bf00      	nop
 8010748:	00000000 	.word	0x00000000
 801074c:	7ff80000 	.word	0x7ff80000

08010750 <__assert_func>:
 8010750:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010752:	4614      	mov	r4, r2
 8010754:	461a      	mov	r2, r3
 8010756:	4b09      	ldr	r3, [pc, #36]	@ (801077c <__assert_func+0x2c>)
 8010758:	681b      	ldr	r3, [r3, #0]
 801075a:	4605      	mov	r5, r0
 801075c:	68d8      	ldr	r0, [r3, #12]
 801075e:	b954      	cbnz	r4, 8010776 <__assert_func+0x26>
 8010760:	4b07      	ldr	r3, [pc, #28]	@ (8010780 <__assert_func+0x30>)
 8010762:	461c      	mov	r4, r3
 8010764:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010768:	9100      	str	r1, [sp, #0]
 801076a:	462b      	mov	r3, r5
 801076c:	4905      	ldr	r1, [pc, #20]	@ (8010784 <__assert_func+0x34>)
 801076e:	f002 f969 	bl	8012a44 <fiprintf>
 8010772:	f002 f9a3 	bl	8012abc <abort>
 8010776:	4b04      	ldr	r3, [pc, #16]	@ (8010788 <__assert_func+0x38>)
 8010778:	e7f4      	b.n	8010764 <__assert_func+0x14>
 801077a:	bf00      	nop
 801077c:	200001a0 	.word	0x200001a0
 8010780:	08013f18 	.word	0x08013f18
 8010784:	08013eea 	.word	0x08013eea
 8010788:	08013edd 	.word	0x08013edd

0801078c <quorem>:
 801078c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010790:	6903      	ldr	r3, [r0, #16]
 8010792:	690c      	ldr	r4, [r1, #16]
 8010794:	42a3      	cmp	r3, r4
 8010796:	4607      	mov	r7, r0
 8010798:	db7e      	blt.n	8010898 <quorem+0x10c>
 801079a:	3c01      	subs	r4, #1
 801079c:	f101 0814 	add.w	r8, r1, #20
 80107a0:	00a3      	lsls	r3, r4, #2
 80107a2:	f100 0514 	add.w	r5, r0, #20
 80107a6:	9300      	str	r3, [sp, #0]
 80107a8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80107ac:	9301      	str	r3, [sp, #4]
 80107ae:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80107b2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80107b6:	3301      	adds	r3, #1
 80107b8:	429a      	cmp	r2, r3
 80107ba:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80107be:	fbb2 f6f3 	udiv	r6, r2, r3
 80107c2:	d32e      	bcc.n	8010822 <quorem+0x96>
 80107c4:	f04f 0a00 	mov.w	sl, #0
 80107c8:	46c4      	mov	ip, r8
 80107ca:	46ae      	mov	lr, r5
 80107cc:	46d3      	mov	fp, sl
 80107ce:	f85c 3b04 	ldr.w	r3, [ip], #4
 80107d2:	b298      	uxth	r0, r3
 80107d4:	fb06 a000 	mla	r0, r6, r0, sl
 80107d8:	0c02      	lsrs	r2, r0, #16
 80107da:	0c1b      	lsrs	r3, r3, #16
 80107dc:	fb06 2303 	mla	r3, r6, r3, r2
 80107e0:	f8de 2000 	ldr.w	r2, [lr]
 80107e4:	b280      	uxth	r0, r0
 80107e6:	b292      	uxth	r2, r2
 80107e8:	1a12      	subs	r2, r2, r0
 80107ea:	445a      	add	r2, fp
 80107ec:	f8de 0000 	ldr.w	r0, [lr]
 80107f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80107f4:	b29b      	uxth	r3, r3
 80107f6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80107fa:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80107fe:	b292      	uxth	r2, r2
 8010800:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8010804:	45e1      	cmp	r9, ip
 8010806:	f84e 2b04 	str.w	r2, [lr], #4
 801080a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801080e:	d2de      	bcs.n	80107ce <quorem+0x42>
 8010810:	9b00      	ldr	r3, [sp, #0]
 8010812:	58eb      	ldr	r3, [r5, r3]
 8010814:	b92b      	cbnz	r3, 8010822 <quorem+0x96>
 8010816:	9b01      	ldr	r3, [sp, #4]
 8010818:	3b04      	subs	r3, #4
 801081a:	429d      	cmp	r5, r3
 801081c:	461a      	mov	r2, r3
 801081e:	d32f      	bcc.n	8010880 <quorem+0xf4>
 8010820:	613c      	str	r4, [r7, #16]
 8010822:	4638      	mov	r0, r7
 8010824:	f001 fd10 	bl	8012248 <__mcmp>
 8010828:	2800      	cmp	r0, #0
 801082a:	db25      	blt.n	8010878 <quorem+0xec>
 801082c:	4629      	mov	r1, r5
 801082e:	2000      	movs	r0, #0
 8010830:	f858 2b04 	ldr.w	r2, [r8], #4
 8010834:	f8d1 c000 	ldr.w	ip, [r1]
 8010838:	fa1f fe82 	uxth.w	lr, r2
 801083c:	fa1f f38c 	uxth.w	r3, ip
 8010840:	eba3 030e 	sub.w	r3, r3, lr
 8010844:	4403      	add	r3, r0
 8010846:	0c12      	lsrs	r2, r2, #16
 8010848:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801084c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010850:	b29b      	uxth	r3, r3
 8010852:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010856:	45c1      	cmp	r9, r8
 8010858:	f841 3b04 	str.w	r3, [r1], #4
 801085c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010860:	d2e6      	bcs.n	8010830 <quorem+0xa4>
 8010862:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010866:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801086a:	b922      	cbnz	r2, 8010876 <quorem+0xea>
 801086c:	3b04      	subs	r3, #4
 801086e:	429d      	cmp	r5, r3
 8010870:	461a      	mov	r2, r3
 8010872:	d30b      	bcc.n	801088c <quorem+0x100>
 8010874:	613c      	str	r4, [r7, #16]
 8010876:	3601      	adds	r6, #1
 8010878:	4630      	mov	r0, r6
 801087a:	b003      	add	sp, #12
 801087c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010880:	6812      	ldr	r2, [r2, #0]
 8010882:	3b04      	subs	r3, #4
 8010884:	2a00      	cmp	r2, #0
 8010886:	d1cb      	bne.n	8010820 <quorem+0x94>
 8010888:	3c01      	subs	r4, #1
 801088a:	e7c6      	b.n	801081a <quorem+0x8e>
 801088c:	6812      	ldr	r2, [r2, #0]
 801088e:	3b04      	subs	r3, #4
 8010890:	2a00      	cmp	r2, #0
 8010892:	d1ef      	bne.n	8010874 <quorem+0xe8>
 8010894:	3c01      	subs	r4, #1
 8010896:	e7ea      	b.n	801086e <quorem+0xe2>
 8010898:	2000      	movs	r0, #0
 801089a:	e7ee      	b.n	801087a <quorem+0xee>
 801089c:	0000      	movs	r0, r0
	...

080108a0 <_dtoa_r>:
 80108a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108a4:	69c7      	ldr	r7, [r0, #28]
 80108a6:	b099      	sub	sp, #100	@ 0x64
 80108a8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80108ac:	ec55 4b10 	vmov	r4, r5, d0
 80108b0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80108b2:	9109      	str	r1, [sp, #36]	@ 0x24
 80108b4:	4683      	mov	fp, r0
 80108b6:	920e      	str	r2, [sp, #56]	@ 0x38
 80108b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80108ba:	b97f      	cbnz	r7, 80108dc <_dtoa_r+0x3c>
 80108bc:	2010      	movs	r0, #16
 80108be:	f001 f937 	bl	8011b30 <malloc>
 80108c2:	4602      	mov	r2, r0
 80108c4:	f8cb 001c 	str.w	r0, [fp, #28]
 80108c8:	b920      	cbnz	r0, 80108d4 <_dtoa_r+0x34>
 80108ca:	4ba7      	ldr	r3, [pc, #668]	@ (8010b68 <_dtoa_r+0x2c8>)
 80108cc:	21ef      	movs	r1, #239	@ 0xef
 80108ce:	48a7      	ldr	r0, [pc, #668]	@ (8010b6c <_dtoa_r+0x2cc>)
 80108d0:	f7ff ff3e 	bl	8010750 <__assert_func>
 80108d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80108d8:	6007      	str	r7, [r0, #0]
 80108da:	60c7      	str	r7, [r0, #12]
 80108dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80108e0:	6819      	ldr	r1, [r3, #0]
 80108e2:	b159      	cbz	r1, 80108fc <_dtoa_r+0x5c>
 80108e4:	685a      	ldr	r2, [r3, #4]
 80108e6:	604a      	str	r2, [r1, #4]
 80108e8:	2301      	movs	r3, #1
 80108ea:	4093      	lsls	r3, r2
 80108ec:	608b      	str	r3, [r1, #8]
 80108ee:	4658      	mov	r0, fp
 80108f0:	f001 fa26 	bl	8011d40 <_Bfree>
 80108f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80108f8:	2200      	movs	r2, #0
 80108fa:	601a      	str	r2, [r3, #0]
 80108fc:	1e2b      	subs	r3, r5, #0
 80108fe:	bfb9      	ittee	lt
 8010900:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8010904:	9303      	strlt	r3, [sp, #12]
 8010906:	2300      	movge	r3, #0
 8010908:	6033      	strge	r3, [r6, #0]
 801090a:	9f03      	ldr	r7, [sp, #12]
 801090c:	4b98      	ldr	r3, [pc, #608]	@ (8010b70 <_dtoa_r+0x2d0>)
 801090e:	bfbc      	itt	lt
 8010910:	2201      	movlt	r2, #1
 8010912:	6032      	strlt	r2, [r6, #0]
 8010914:	43bb      	bics	r3, r7
 8010916:	d112      	bne.n	801093e <_dtoa_r+0x9e>
 8010918:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801091a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801091e:	6013      	str	r3, [r2, #0]
 8010920:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010924:	4323      	orrs	r3, r4
 8010926:	f000 854d 	beq.w	80113c4 <_dtoa_r+0xb24>
 801092a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801092c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8010b84 <_dtoa_r+0x2e4>
 8010930:	2b00      	cmp	r3, #0
 8010932:	f000 854f 	beq.w	80113d4 <_dtoa_r+0xb34>
 8010936:	f10a 0303 	add.w	r3, sl, #3
 801093a:	f000 bd49 	b.w	80113d0 <_dtoa_r+0xb30>
 801093e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010942:	2200      	movs	r2, #0
 8010944:	ec51 0b17 	vmov	r0, r1, d7
 8010948:	2300      	movs	r3, #0
 801094a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 801094e:	f7f0 f8f3 	bl	8000b38 <__aeabi_dcmpeq>
 8010952:	4680      	mov	r8, r0
 8010954:	b158      	cbz	r0, 801096e <_dtoa_r+0xce>
 8010956:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8010958:	2301      	movs	r3, #1
 801095a:	6013      	str	r3, [r2, #0]
 801095c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801095e:	b113      	cbz	r3, 8010966 <_dtoa_r+0xc6>
 8010960:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8010962:	4b84      	ldr	r3, [pc, #528]	@ (8010b74 <_dtoa_r+0x2d4>)
 8010964:	6013      	str	r3, [r2, #0]
 8010966:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8010b88 <_dtoa_r+0x2e8>
 801096a:	f000 bd33 	b.w	80113d4 <_dtoa_r+0xb34>
 801096e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8010972:	aa16      	add	r2, sp, #88	@ 0x58
 8010974:	a917      	add	r1, sp, #92	@ 0x5c
 8010976:	4658      	mov	r0, fp
 8010978:	f001 fd86 	bl	8012488 <__d2b>
 801097c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8010980:	4681      	mov	r9, r0
 8010982:	2e00      	cmp	r6, #0
 8010984:	d077      	beq.n	8010a76 <_dtoa_r+0x1d6>
 8010986:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010988:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 801098c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010990:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010994:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8010998:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801099c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80109a0:	4619      	mov	r1, r3
 80109a2:	2200      	movs	r2, #0
 80109a4:	4b74      	ldr	r3, [pc, #464]	@ (8010b78 <_dtoa_r+0x2d8>)
 80109a6:	f7ef fca7 	bl	80002f8 <__aeabi_dsub>
 80109aa:	a369      	add	r3, pc, #420	@ (adr r3, 8010b50 <_dtoa_r+0x2b0>)
 80109ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109b0:	f7ef fe5a 	bl	8000668 <__aeabi_dmul>
 80109b4:	a368      	add	r3, pc, #416	@ (adr r3, 8010b58 <_dtoa_r+0x2b8>)
 80109b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109ba:	f7ef fc9f 	bl	80002fc <__adddf3>
 80109be:	4604      	mov	r4, r0
 80109c0:	4630      	mov	r0, r6
 80109c2:	460d      	mov	r5, r1
 80109c4:	f7ef fde6 	bl	8000594 <__aeabi_i2d>
 80109c8:	a365      	add	r3, pc, #404	@ (adr r3, 8010b60 <_dtoa_r+0x2c0>)
 80109ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109ce:	f7ef fe4b 	bl	8000668 <__aeabi_dmul>
 80109d2:	4602      	mov	r2, r0
 80109d4:	460b      	mov	r3, r1
 80109d6:	4620      	mov	r0, r4
 80109d8:	4629      	mov	r1, r5
 80109da:	f7ef fc8f 	bl	80002fc <__adddf3>
 80109de:	4604      	mov	r4, r0
 80109e0:	460d      	mov	r5, r1
 80109e2:	f7f0 f8f1 	bl	8000bc8 <__aeabi_d2iz>
 80109e6:	2200      	movs	r2, #0
 80109e8:	4607      	mov	r7, r0
 80109ea:	2300      	movs	r3, #0
 80109ec:	4620      	mov	r0, r4
 80109ee:	4629      	mov	r1, r5
 80109f0:	f7f0 f8ac 	bl	8000b4c <__aeabi_dcmplt>
 80109f4:	b140      	cbz	r0, 8010a08 <_dtoa_r+0x168>
 80109f6:	4638      	mov	r0, r7
 80109f8:	f7ef fdcc 	bl	8000594 <__aeabi_i2d>
 80109fc:	4622      	mov	r2, r4
 80109fe:	462b      	mov	r3, r5
 8010a00:	f7f0 f89a 	bl	8000b38 <__aeabi_dcmpeq>
 8010a04:	b900      	cbnz	r0, 8010a08 <_dtoa_r+0x168>
 8010a06:	3f01      	subs	r7, #1
 8010a08:	2f16      	cmp	r7, #22
 8010a0a:	d851      	bhi.n	8010ab0 <_dtoa_r+0x210>
 8010a0c:	4b5b      	ldr	r3, [pc, #364]	@ (8010b7c <_dtoa_r+0x2dc>)
 8010a0e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010a1a:	f7f0 f897 	bl	8000b4c <__aeabi_dcmplt>
 8010a1e:	2800      	cmp	r0, #0
 8010a20:	d048      	beq.n	8010ab4 <_dtoa_r+0x214>
 8010a22:	3f01      	subs	r7, #1
 8010a24:	2300      	movs	r3, #0
 8010a26:	9312      	str	r3, [sp, #72]	@ 0x48
 8010a28:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8010a2a:	1b9b      	subs	r3, r3, r6
 8010a2c:	1e5a      	subs	r2, r3, #1
 8010a2e:	bf44      	itt	mi
 8010a30:	f1c3 0801 	rsbmi	r8, r3, #1
 8010a34:	2300      	movmi	r3, #0
 8010a36:	9208      	str	r2, [sp, #32]
 8010a38:	bf54      	ite	pl
 8010a3a:	f04f 0800 	movpl.w	r8, #0
 8010a3e:	9308      	strmi	r3, [sp, #32]
 8010a40:	2f00      	cmp	r7, #0
 8010a42:	db39      	blt.n	8010ab8 <_dtoa_r+0x218>
 8010a44:	9b08      	ldr	r3, [sp, #32]
 8010a46:	970f      	str	r7, [sp, #60]	@ 0x3c
 8010a48:	443b      	add	r3, r7
 8010a4a:	9308      	str	r3, [sp, #32]
 8010a4c:	2300      	movs	r3, #0
 8010a4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8010a50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a52:	2b09      	cmp	r3, #9
 8010a54:	d864      	bhi.n	8010b20 <_dtoa_r+0x280>
 8010a56:	2b05      	cmp	r3, #5
 8010a58:	bfc4      	itt	gt
 8010a5a:	3b04      	subgt	r3, #4
 8010a5c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8010a5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a60:	f1a3 0302 	sub.w	r3, r3, #2
 8010a64:	bfcc      	ite	gt
 8010a66:	2400      	movgt	r4, #0
 8010a68:	2401      	movle	r4, #1
 8010a6a:	2b03      	cmp	r3, #3
 8010a6c:	d863      	bhi.n	8010b36 <_dtoa_r+0x296>
 8010a6e:	e8df f003 	tbb	[pc, r3]
 8010a72:	372a      	.short	0x372a
 8010a74:	5535      	.short	0x5535
 8010a76:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8010a7a:	441e      	add	r6, r3
 8010a7c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010a80:	2b20      	cmp	r3, #32
 8010a82:	bfc1      	itttt	gt
 8010a84:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8010a88:	409f      	lslgt	r7, r3
 8010a8a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010a8e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8010a92:	bfd6      	itet	le
 8010a94:	f1c3 0320 	rsble	r3, r3, #32
 8010a98:	ea47 0003 	orrgt.w	r0, r7, r3
 8010a9c:	fa04 f003 	lslle.w	r0, r4, r3
 8010aa0:	f7ef fd68 	bl	8000574 <__aeabi_ui2d>
 8010aa4:	2201      	movs	r2, #1
 8010aa6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8010aaa:	3e01      	subs	r6, #1
 8010aac:	9214      	str	r2, [sp, #80]	@ 0x50
 8010aae:	e777      	b.n	80109a0 <_dtoa_r+0x100>
 8010ab0:	2301      	movs	r3, #1
 8010ab2:	e7b8      	b.n	8010a26 <_dtoa_r+0x186>
 8010ab4:	9012      	str	r0, [sp, #72]	@ 0x48
 8010ab6:	e7b7      	b.n	8010a28 <_dtoa_r+0x188>
 8010ab8:	427b      	negs	r3, r7
 8010aba:	930a      	str	r3, [sp, #40]	@ 0x28
 8010abc:	2300      	movs	r3, #0
 8010abe:	eba8 0807 	sub.w	r8, r8, r7
 8010ac2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010ac4:	e7c4      	b.n	8010a50 <_dtoa_r+0x1b0>
 8010ac6:	2300      	movs	r3, #0
 8010ac8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010aca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	dc35      	bgt.n	8010b3c <_dtoa_r+0x29c>
 8010ad0:	2301      	movs	r3, #1
 8010ad2:	9300      	str	r3, [sp, #0]
 8010ad4:	9307      	str	r3, [sp, #28]
 8010ad6:	461a      	mov	r2, r3
 8010ad8:	920e      	str	r2, [sp, #56]	@ 0x38
 8010ada:	e00b      	b.n	8010af4 <_dtoa_r+0x254>
 8010adc:	2301      	movs	r3, #1
 8010ade:	e7f3      	b.n	8010ac8 <_dtoa_r+0x228>
 8010ae0:	2300      	movs	r3, #0
 8010ae2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010ae4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010ae6:	18fb      	adds	r3, r7, r3
 8010ae8:	9300      	str	r3, [sp, #0]
 8010aea:	3301      	adds	r3, #1
 8010aec:	2b01      	cmp	r3, #1
 8010aee:	9307      	str	r3, [sp, #28]
 8010af0:	bfb8      	it	lt
 8010af2:	2301      	movlt	r3, #1
 8010af4:	f8db 001c 	ldr.w	r0, [fp, #28]
 8010af8:	2100      	movs	r1, #0
 8010afa:	2204      	movs	r2, #4
 8010afc:	f102 0514 	add.w	r5, r2, #20
 8010b00:	429d      	cmp	r5, r3
 8010b02:	d91f      	bls.n	8010b44 <_dtoa_r+0x2a4>
 8010b04:	6041      	str	r1, [r0, #4]
 8010b06:	4658      	mov	r0, fp
 8010b08:	f001 f8da 	bl	8011cc0 <_Balloc>
 8010b0c:	4682      	mov	sl, r0
 8010b0e:	2800      	cmp	r0, #0
 8010b10:	d13c      	bne.n	8010b8c <_dtoa_r+0x2ec>
 8010b12:	4b1b      	ldr	r3, [pc, #108]	@ (8010b80 <_dtoa_r+0x2e0>)
 8010b14:	4602      	mov	r2, r0
 8010b16:	f240 11af 	movw	r1, #431	@ 0x1af
 8010b1a:	e6d8      	b.n	80108ce <_dtoa_r+0x2e>
 8010b1c:	2301      	movs	r3, #1
 8010b1e:	e7e0      	b.n	8010ae2 <_dtoa_r+0x242>
 8010b20:	2401      	movs	r4, #1
 8010b22:	2300      	movs	r3, #0
 8010b24:	9309      	str	r3, [sp, #36]	@ 0x24
 8010b26:	940b      	str	r4, [sp, #44]	@ 0x2c
 8010b28:	f04f 33ff 	mov.w	r3, #4294967295
 8010b2c:	9300      	str	r3, [sp, #0]
 8010b2e:	9307      	str	r3, [sp, #28]
 8010b30:	2200      	movs	r2, #0
 8010b32:	2312      	movs	r3, #18
 8010b34:	e7d0      	b.n	8010ad8 <_dtoa_r+0x238>
 8010b36:	2301      	movs	r3, #1
 8010b38:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010b3a:	e7f5      	b.n	8010b28 <_dtoa_r+0x288>
 8010b3c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010b3e:	9300      	str	r3, [sp, #0]
 8010b40:	9307      	str	r3, [sp, #28]
 8010b42:	e7d7      	b.n	8010af4 <_dtoa_r+0x254>
 8010b44:	3101      	adds	r1, #1
 8010b46:	0052      	lsls	r2, r2, #1
 8010b48:	e7d8      	b.n	8010afc <_dtoa_r+0x25c>
 8010b4a:	bf00      	nop
 8010b4c:	f3af 8000 	nop.w
 8010b50:	636f4361 	.word	0x636f4361
 8010b54:	3fd287a7 	.word	0x3fd287a7
 8010b58:	8b60c8b3 	.word	0x8b60c8b3
 8010b5c:	3fc68a28 	.word	0x3fc68a28
 8010b60:	509f79fb 	.word	0x509f79fb
 8010b64:	3fd34413 	.word	0x3fd34413
 8010b68:	08013e64 	.word	0x08013e64
 8010b6c:	08013f26 	.word	0x08013f26
 8010b70:	7ff00000 	.word	0x7ff00000
 8010b74:	08013e41 	.word	0x08013e41
 8010b78:	3ff80000 	.word	0x3ff80000
 8010b7c:	08014080 	.word	0x08014080
 8010b80:	08013f7e 	.word	0x08013f7e
 8010b84:	08013f22 	.word	0x08013f22
 8010b88:	08013e40 	.word	0x08013e40
 8010b8c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8010b90:	6018      	str	r0, [r3, #0]
 8010b92:	9b07      	ldr	r3, [sp, #28]
 8010b94:	2b0e      	cmp	r3, #14
 8010b96:	f200 80a4 	bhi.w	8010ce2 <_dtoa_r+0x442>
 8010b9a:	2c00      	cmp	r4, #0
 8010b9c:	f000 80a1 	beq.w	8010ce2 <_dtoa_r+0x442>
 8010ba0:	2f00      	cmp	r7, #0
 8010ba2:	dd33      	ble.n	8010c0c <_dtoa_r+0x36c>
 8010ba4:	4bad      	ldr	r3, [pc, #692]	@ (8010e5c <_dtoa_r+0x5bc>)
 8010ba6:	f007 020f 	and.w	r2, r7, #15
 8010baa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010bae:	ed93 7b00 	vldr	d7, [r3]
 8010bb2:	05f8      	lsls	r0, r7, #23
 8010bb4:	ed8d 7b04 	vstr	d7, [sp, #16]
 8010bb8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8010bbc:	d516      	bpl.n	8010bec <_dtoa_r+0x34c>
 8010bbe:	4ba8      	ldr	r3, [pc, #672]	@ (8010e60 <_dtoa_r+0x5c0>)
 8010bc0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010bc4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010bc8:	f7ef fe78 	bl	80008bc <__aeabi_ddiv>
 8010bcc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010bd0:	f004 040f 	and.w	r4, r4, #15
 8010bd4:	2603      	movs	r6, #3
 8010bd6:	4da2      	ldr	r5, [pc, #648]	@ (8010e60 <_dtoa_r+0x5c0>)
 8010bd8:	b954      	cbnz	r4, 8010bf0 <_dtoa_r+0x350>
 8010bda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010bde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010be2:	f7ef fe6b 	bl	80008bc <__aeabi_ddiv>
 8010be6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010bea:	e028      	b.n	8010c3e <_dtoa_r+0x39e>
 8010bec:	2602      	movs	r6, #2
 8010bee:	e7f2      	b.n	8010bd6 <_dtoa_r+0x336>
 8010bf0:	07e1      	lsls	r1, r4, #31
 8010bf2:	d508      	bpl.n	8010c06 <_dtoa_r+0x366>
 8010bf4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010bf8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010bfc:	f7ef fd34 	bl	8000668 <__aeabi_dmul>
 8010c00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010c04:	3601      	adds	r6, #1
 8010c06:	1064      	asrs	r4, r4, #1
 8010c08:	3508      	adds	r5, #8
 8010c0a:	e7e5      	b.n	8010bd8 <_dtoa_r+0x338>
 8010c0c:	f000 80d2 	beq.w	8010db4 <_dtoa_r+0x514>
 8010c10:	427c      	negs	r4, r7
 8010c12:	4b92      	ldr	r3, [pc, #584]	@ (8010e5c <_dtoa_r+0x5bc>)
 8010c14:	4d92      	ldr	r5, [pc, #584]	@ (8010e60 <_dtoa_r+0x5c0>)
 8010c16:	f004 020f 	and.w	r2, r4, #15
 8010c1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c22:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010c26:	f7ef fd1f 	bl	8000668 <__aeabi_dmul>
 8010c2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010c2e:	1124      	asrs	r4, r4, #4
 8010c30:	2300      	movs	r3, #0
 8010c32:	2602      	movs	r6, #2
 8010c34:	2c00      	cmp	r4, #0
 8010c36:	f040 80b2 	bne.w	8010d9e <_dtoa_r+0x4fe>
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	d1d3      	bne.n	8010be6 <_dtoa_r+0x346>
 8010c3e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010c40:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8010c44:	2b00      	cmp	r3, #0
 8010c46:	f000 80b7 	beq.w	8010db8 <_dtoa_r+0x518>
 8010c4a:	4b86      	ldr	r3, [pc, #536]	@ (8010e64 <_dtoa_r+0x5c4>)
 8010c4c:	2200      	movs	r2, #0
 8010c4e:	4620      	mov	r0, r4
 8010c50:	4629      	mov	r1, r5
 8010c52:	f7ef ff7b 	bl	8000b4c <__aeabi_dcmplt>
 8010c56:	2800      	cmp	r0, #0
 8010c58:	f000 80ae 	beq.w	8010db8 <_dtoa_r+0x518>
 8010c5c:	9b07      	ldr	r3, [sp, #28]
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	f000 80aa 	beq.w	8010db8 <_dtoa_r+0x518>
 8010c64:	9b00      	ldr	r3, [sp, #0]
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	dd37      	ble.n	8010cda <_dtoa_r+0x43a>
 8010c6a:	1e7b      	subs	r3, r7, #1
 8010c6c:	9304      	str	r3, [sp, #16]
 8010c6e:	4620      	mov	r0, r4
 8010c70:	4b7d      	ldr	r3, [pc, #500]	@ (8010e68 <_dtoa_r+0x5c8>)
 8010c72:	2200      	movs	r2, #0
 8010c74:	4629      	mov	r1, r5
 8010c76:	f7ef fcf7 	bl	8000668 <__aeabi_dmul>
 8010c7a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010c7e:	9c00      	ldr	r4, [sp, #0]
 8010c80:	3601      	adds	r6, #1
 8010c82:	4630      	mov	r0, r6
 8010c84:	f7ef fc86 	bl	8000594 <__aeabi_i2d>
 8010c88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010c8c:	f7ef fcec 	bl	8000668 <__aeabi_dmul>
 8010c90:	4b76      	ldr	r3, [pc, #472]	@ (8010e6c <_dtoa_r+0x5cc>)
 8010c92:	2200      	movs	r2, #0
 8010c94:	f7ef fb32 	bl	80002fc <__adddf3>
 8010c98:	4605      	mov	r5, r0
 8010c9a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8010c9e:	2c00      	cmp	r4, #0
 8010ca0:	f040 808d 	bne.w	8010dbe <_dtoa_r+0x51e>
 8010ca4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010ca8:	4b71      	ldr	r3, [pc, #452]	@ (8010e70 <_dtoa_r+0x5d0>)
 8010caa:	2200      	movs	r2, #0
 8010cac:	f7ef fb24 	bl	80002f8 <__aeabi_dsub>
 8010cb0:	4602      	mov	r2, r0
 8010cb2:	460b      	mov	r3, r1
 8010cb4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010cb8:	462a      	mov	r2, r5
 8010cba:	4633      	mov	r3, r6
 8010cbc:	f7ef ff64 	bl	8000b88 <__aeabi_dcmpgt>
 8010cc0:	2800      	cmp	r0, #0
 8010cc2:	f040 828b 	bne.w	80111dc <_dtoa_r+0x93c>
 8010cc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010cca:	462a      	mov	r2, r5
 8010ccc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8010cd0:	f7ef ff3c 	bl	8000b4c <__aeabi_dcmplt>
 8010cd4:	2800      	cmp	r0, #0
 8010cd6:	f040 8128 	bne.w	8010f2a <_dtoa_r+0x68a>
 8010cda:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8010cde:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8010ce2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	f2c0 815a 	blt.w	8010f9e <_dtoa_r+0x6fe>
 8010cea:	2f0e      	cmp	r7, #14
 8010cec:	f300 8157 	bgt.w	8010f9e <_dtoa_r+0x6fe>
 8010cf0:	4b5a      	ldr	r3, [pc, #360]	@ (8010e5c <_dtoa_r+0x5bc>)
 8010cf2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010cf6:	ed93 7b00 	vldr	d7, [r3]
 8010cfa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	ed8d 7b00 	vstr	d7, [sp]
 8010d02:	da03      	bge.n	8010d0c <_dtoa_r+0x46c>
 8010d04:	9b07      	ldr	r3, [sp, #28]
 8010d06:	2b00      	cmp	r3, #0
 8010d08:	f340 8101 	ble.w	8010f0e <_dtoa_r+0x66e>
 8010d0c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8010d10:	4656      	mov	r6, sl
 8010d12:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010d16:	4620      	mov	r0, r4
 8010d18:	4629      	mov	r1, r5
 8010d1a:	f7ef fdcf 	bl	80008bc <__aeabi_ddiv>
 8010d1e:	f7ef ff53 	bl	8000bc8 <__aeabi_d2iz>
 8010d22:	4680      	mov	r8, r0
 8010d24:	f7ef fc36 	bl	8000594 <__aeabi_i2d>
 8010d28:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010d2c:	f7ef fc9c 	bl	8000668 <__aeabi_dmul>
 8010d30:	4602      	mov	r2, r0
 8010d32:	460b      	mov	r3, r1
 8010d34:	4620      	mov	r0, r4
 8010d36:	4629      	mov	r1, r5
 8010d38:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8010d3c:	f7ef fadc 	bl	80002f8 <__aeabi_dsub>
 8010d40:	f806 4b01 	strb.w	r4, [r6], #1
 8010d44:	9d07      	ldr	r5, [sp, #28]
 8010d46:	eba6 040a 	sub.w	r4, r6, sl
 8010d4a:	42a5      	cmp	r5, r4
 8010d4c:	4602      	mov	r2, r0
 8010d4e:	460b      	mov	r3, r1
 8010d50:	f040 8117 	bne.w	8010f82 <_dtoa_r+0x6e2>
 8010d54:	f7ef fad2 	bl	80002fc <__adddf3>
 8010d58:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010d5c:	4604      	mov	r4, r0
 8010d5e:	460d      	mov	r5, r1
 8010d60:	f7ef ff12 	bl	8000b88 <__aeabi_dcmpgt>
 8010d64:	2800      	cmp	r0, #0
 8010d66:	f040 80f9 	bne.w	8010f5c <_dtoa_r+0x6bc>
 8010d6a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010d6e:	4620      	mov	r0, r4
 8010d70:	4629      	mov	r1, r5
 8010d72:	f7ef fee1 	bl	8000b38 <__aeabi_dcmpeq>
 8010d76:	b118      	cbz	r0, 8010d80 <_dtoa_r+0x4e0>
 8010d78:	f018 0f01 	tst.w	r8, #1
 8010d7c:	f040 80ee 	bne.w	8010f5c <_dtoa_r+0x6bc>
 8010d80:	4649      	mov	r1, r9
 8010d82:	4658      	mov	r0, fp
 8010d84:	f000 ffdc 	bl	8011d40 <_Bfree>
 8010d88:	2300      	movs	r3, #0
 8010d8a:	7033      	strb	r3, [r6, #0]
 8010d8c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010d8e:	3701      	adds	r7, #1
 8010d90:	601f      	str	r7, [r3, #0]
 8010d92:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	f000 831d 	beq.w	80113d4 <_dtoa_r+0xb34>
 8010d9a:	601e      	str	r6, [r3, #0]
 8010d9c:	e31a      	b.n	80113d4 <_dtoa_r+0xb34>
 8010d9e:	07e2      	lsls	r2, r4, #31
 8010da0:	d505      	bpl.n	8010dae <_dtoa_r+0x50e>
 8010da2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010da6:	f7ef fc5f 	bl	8000668 <__aeabi_dmul>
 8010daa:	3601      	adds	r6, #1
 8010dac:	2301      	movs	r3, #1
 8010dae:	1064      	asrs	r4, r4, #1
 8010db0:	3508      	adds	r5, #8
 8010db2:	e73f      	b.n	8010c34 <_dtoa_r+0x394>
 8010db4:	2602      	movs	r6, #2
 8010db6:	e742      	b.n	8010c3e <_dtoa_r+0x39e>
 8010db8:	9c07      	ldr	r4, [sp, #28]
 8010dba:	9704      	str	r7, [sp, #16]
 8010dbc:	e761      	b.n	8010c82 <_dtoa_r+0x3e2>
 8010dbe:	4b27      	ldr	r3, [pc, #156]	@ (8010e5c <_dtoa_r+0x5bc>)
 8010dc0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010dc2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010dc6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010dca:	4454      	add	r4, sl
 8010dcc:	2900      	cmp	r1, #0
 8010dce:	d053      	beq.n	8010e78 <_dtoa_r+0x5d8>
 8010dd0:	4928      	ldr	r1, [pc, #160]	@ (8010e74 <_dtoa_r+0x5d4>)
 8010dd2:	2000      	movs	r0, #0
 8010dd4:	f7ef fd72 	bl	80008bc <__aeabi_ddiv>
 8010dd8:	4633      	mov	r3, r6
 8010dda:	462a      	mov	r2, r5
 8010ddc:	f7ef fa8c 	bl	80002f8 <__aeabi_dsub>
 8010de0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8010de4:	4656      	mov	r6, sl
 8010de6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010dea:	f7ef feed 	bl	8000bc8 <__aeabi_d2iz>
 8010dee:	4605      	mov	r5, r0
 8010df0:	f7ef fbd0 	bl	8000594 <__aeabi_i2d>
 8010df4:	4602      	mov	r2, r0
 8010df6:	460b      	mov	r3, r1
 8010df8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010dfc:	f7ef fa7c 	bl	80002f8 <__aeabi_dsub>
 8010e00:	3530      	adds	r5, #48	@ 0x30
 8010e02:	4602      	mov	r2, r0
 8010e04:	460b      	mov	r3, r1
 8010e06:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010e0a:	f806 5b01 	strb.w	r5, [r6], #1
 8010e0e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010e12:	f7ef fe9b 	bl	8000b4c <__aeabi_dcmplt>
 8010e16:	2800      	cmp	r0, #0
 8010e18:	d171      	bne.n	8010efe <_dtoa_r+0x65e>
 8010e1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010e1e:	4911      	ldr	r1, [pc, #68]	@ (8010e64 <_dtoa_r+0x5c4>)
 8010e20:	2000      	movs	r0, #0
 8010e22:	f7ef fa69 	bl	80002f8 <__aeabi_dsub>
 8010e26:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010e2a:	f7ef fe8f 	bl	8000b4c <__aeabi_dcmplt>
 8010e2e:	2800      	cmp	r0, #0
 8010e30:	f040 8095 	bne.w	8010f5e <_dtoa_r+0x6be>
 8010e34:	42a6      	cmp	r6, r4
 8010e36:	f43f af50 	beq.w	8010cda <_dtoa_r+0x43a>
 8010e3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8010e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8010e68 <_dtoa_r+0x5c8>)
 8010e40:	2200      	movs	r2, #0
 8010e42:	f7ef fc11 	bl	8000668 <__aeabi_dmul>
 8010e46:	4b08      	ldr	r3, [pc, #32]	@ (8010e68 <_dtoa_r+0x5c8>)
 8010e48:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8010e4c:	2200      	movs	r2, #0
 8010e4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010e52:	f7ef fc09 	bl	8000668 <__aeabi_dmul>
 8010e56:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010e5a:	e7c4      	b.n	8010de6 <_dtoa_r+0x546>
 8010e5c:	08014080 	.word	0x08014080
 8010e60:	08014058 	.word	0x08014058
 8010e64:	3ff00000 	.word	0x3ff00000
 8010e68:	40240000 	.word	0x40240000
 8010e6c:	401c0000 	.word	0x401c0000
 8010e70:	40140000 	.word	0x40140000
 8010e74:	3fe00000 	.word	0x3fe00000
 8010e78:	4631      	mov	r1, r6
 8010e7a:	4628      	mov	r0, r5
 8010e7c:	f7ef fbf4 	bl	8000668 <__aeabi_dmul>
 8010e80:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8010e84:	9415      	str	r4, [sp, #84]	@ 0x54
 8010e86:	4656      	mov	r6, sl
 8010e88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010e8c:	f7ef fe9c 	bl	8000bc8 <__aeabi_d2iz>
 8010e90:	4605      	mov	r5, r0
 8010e92:	f7ef fb7f 	bl	8000594 <__aeabi_i2d>
 8010e96:	4602      	mov	r2, r0
 8010e98:	460b      	mov	r3, r1
 8010e9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010e9e:	f7ef fa2b 	bl	80002f8 <__aeabi_dsub>
 8010ea2:	3530      	adds	r5, #48	@ 0x30
 8010ea4:	f806 5b01 	strb.w	r5, [r6], #1
 8010ea8:	4602      	mov	r2, r0
 8010eaa:	460b      	mov	r3, r1
 8010eac:	42a6      	cmp	r6, r4
 8010eae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010eb2:	f04f 0200 	mov.w	r2, #0
 8010eb6:	d124      	bne.n	8010f02 <_dtoa_r+0x662>
 8010eb8:	4bac      	ldr	r3, [pc, #688]	@ (801116c <_dtoa_r+0x8cc>)
 8010eba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8010ebe:	f7ef fa1d 	bl	80002fc <__adddf3>
 8010ec2:	4602      	mov	r2, r0
 8010ec4:	460b      	mov	r3, r1
 8010ec6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010eca:	f7ef fe5d 	bl	8000b88 <__aeabi_dcmpgt>
 8010ece:	2800      	cmp	r0, #0
 8010ed0:	d145      	bne.n	8010f5e <_dtoa_r+0x6be>
 8010ed2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010ed6:	49a5      	ldr	r1, [pc, #660]	@ (801116c <_dtoa_r+0x8cc>)
 8010ed8:	2000      	movs	r0, #0
 8010eda:	f7ef fa0d 	bl	80002f8 <__aeabi_dsub>
 8010ede:	4602      	mov	r2, r0
 8010ee0:	460b      	mov	r3, r1
 8010ee2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010ee6:	f7ef fe31 	bl	8000b4c <__aeabi_dcmplt>
 8010eea:	2800      	cmp	r0, #0
 8010eec:	f43f aef5 	beq.w	8010cda <_dtoa_r+0x43a>
 8010ef0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8010ef2:	1e73      	subs	r3, r6, #1
 8010ef4:	9315      	str	r3, [sp, #84]	@ 0x54
 8010ef6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010efa:	2b30      	cmp	r3, #48	@ 0x30
 8010efc:	d0f8      	beq.n	8010ef0 <_dtoa_r+0x650>
 8010efe:	9f04      	ldr	r7, [sp, #16]
 8010f00:	e73e      	b.n	8010d80 <_dtoa_r+0x4e0>
 8010f02:	4b9b      	ldr	r3, [pc, #620]	@ (8011170 <_dtoa_r+0x8d0>)
 8010f04:	f7ef fbb0 	bl	8000668 <__aeabi_dmul>
 8010f08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010f0c:	e7bc      	b.n	8010e88 <_dtoa_r+0x5e8>
 8010f0e:	d10c      	bne.n	8010f2a <_dtoa_r+0x68a>
 8010f10:	4b98      	ldr	r3, [pc, #608]	@ (8011174 <_dtoa_r+0x8d4>)
 8010f12:	2200      	movs	r2, #0
 8010f14:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010f18:	f7ef fba6 	bl	8000668 <__aeabi_dmul>
 8010f1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010f20:	f7ef fe28 	bl	8000b74 <__aeabi_dcmpge>
 8010f24:	2800      	cmp	r0, #0
 8010f26:	f000 8157 	beq.w	80111d8 <_dtoa_r+0x938>
 8010f2a:	2400      	movs	r4, #0
 8010f2c:	4625      	mov	r5, r4
 8010f2e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010f30:	43db      	mvns	r3, r3
 8010f32:	9304      	str	r3, [sp, #16]
 8010f34:	4656      	mov	r6, sl
 8010f36:	2700      	movs	r7, #0
 8010f38:	4621      	mov	r1, r4
 8010f3a:	4658      	mov	r0, fp
 8010f3c:	f000 ff00 	bl	8011d40 <_Bfree>
 8010f40:	2d00      	cmp	r5, #0
 8010f42:	d0dc      	beq.n	8010efe <_dtoa_r+0x65e>
 8010f44:	b12f      	cbz	r7, 8010f52 <_dtoa_r+0x6b2>
 8010f46:	42af      	cmp	r7, r5
 8010f48:	d003      	beq.n	8010f52 <_dtoa_r+0x6b2>
 8010f4a:	4639      	mov	r1, r7
 8010f4c:	4658      	mov	r0, fp
 8010f4e:	f000 fef7 	bl	8011d40 <_Bfree>
 8010f52:	4629      	mov	r1, r5
 8010f54:	4658      	mov	r0, fp
 8010f56:	f000 fef3 	bl	8011d40 <_Bfree>
 8010f5a:	e7d0      	b.n	8010efe <_dtoa_r+0x65e>
 8010f5c:	9704      	str	r7, [sp, #16]
 8010f5e:	4633      	mov	r3, r6
 8010f60:	461e      	mov	r6, r3
 8010f62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010f66:	2a39      	cmp	r2, #57	@ 0x39
 8010f68:	d107      	bne.n	8010f7a <_dtoa_r+0x6da>
 8010f6a:	459a      	cmp	sl, r3
 8010f6c:	d1f8      	bne.n	8010f60 <_dtoa_r+0x6c0>
 8010f6e:	9a04      	ldr	r2, [sp, #16]
 8010f70:	3201      	adds	r2, #1
 8010f72:	9204      	str	r2, [sp, #16]
 8010f74:	2230      	movs	r2, #48	@ 0x30
 8010f76:	f88a 2000 	strb.w	r2, [sl]
 8010f7a:	781a      	ldrb	r2, [r3, #0]
 8010f7c:	3201      	adds	r2, #1
 8010f7e:	701a      	strb	r2, [r3, #0]
 8010f80:	e7bd      	b.n	8010efe <_dtoa_r+0x65e>
 8010f82:	4b7b      	ldr	r3, [pc, #492]	@ (8011170 <_dtoa_r+0x8d0>)
 8010f84:	2200      	movs	r2, #0
 8010f86:	f7ef fb6f 	bl	8000668 <__aeabi_dmul>
 8010f8a:	2200      	movs	r2, #0
 8010f8c:	2300      	movs	r3, #0
 8010f8e:	4604      	mov	r4, r0
 8010f90:	460d      	mov	r5, r1
 8010f92:	f7ef fdd1 	bl	8000b38 <__aeabi_dcmpeq>
 8010f96:	2800      	cmp	r0, #0
 8010f98:	f43f aebb 	beq.w	8010d12 <_dtoa_r+0x472>
 8010f9c:	e6f0      	b.n	8010d80 <_dtoa_r+0x4e0>
 8010f9e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010fa0:	2a00      	cmp	r2, #0
 8010fa2:	f000 80db 	beq.w	801115c <_dtoa_r+0x8bc>
 8010fa6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010fa8:	2a01      	cmp	r2, #1
 8010faa:	f300 80bf 	bgt.w	801112c <_dtoa_r+0x88c>
 8010fae:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8010fb0:	2a00      	cmp	r2, #0
 8010fb2:	f000 80b7 	beq.w	8011124 <_dtoa_r+0x884>
 8010fb6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8010fba:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8010fbc:	4646      	mov	r6, r8
 8010fbe:	9a08      	ldr	r2, [sp, #32]
 8010fc0:	2101      	movs	r1, #1
 8010fc2:	441a      	add	r2, r3
 8010fc4:	4658      	mov	r0, fp
 8010fc6:	4498      	add	r8, r3
 8010fc8:	9208      	str	r2, [sp, #32]
 8010fca:	f000 ffb7 	bl	8011f3c <__i2b>
 8010fce:	4605      	mov	r5, r0
 8010fd0:	b15e      	cbz	r6, 8010fea <_dtoa_r+0x74a>
 8010fd2:	9b08      	ldr	r3, [sp, #32]
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	dd08      	ble.n	8010fea <_dtoa_r+0x74a>
 8010fd8:	42b3      	cmp	r3, r6
 8010fda:	9a08      	ldr	r2, [sp, #32]
 8010fdc:	bfa8      	it	ge
 8010fde:	4633      	movge	r3, r6
 8010fe0:	eba8 0803 	sub.w	r8, r8, r3
 8010fe4:	1af6      	subs	r6, r6, r3
 8010fe6:	1ad3      	subs	r3, r2, r3
 8010fe8:	9308      	str	r3, [sp, #32]
 8010fea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010fec:	b1f3      	cbz	r3, 801102c <_dtoa_r+0x78c>
 8010fee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	f000 80b7 	beq.w	8011164 <_dtoa_r+0x8c4>
 8010ff6:	b18c      	cbz	r4, 801101c <_dtoa_r+0x77c>
 8010ff8:	4629      	mov	r1, r5
 8010ffa:	4622      	mov	r2, r4
 8010ffc:	4658      	mov	r0, fp
 8010ffe:	f001 f85d 	bl	80120bc <__pow5mult>
 8011002:	464a      	mov	r2, r9
 8011004:	4601      	mov	r1, r0
 8011006:	4605      	mov	r5, r0
 8011008:	4658      	mov	r0, fp
 801100a:	f000 ffad 	bl	8011f68 <__multiply>
 801100e:	4649      	mov	r1, r9
 8011010:	9004      	str	r0, [sp, #16]
 8011012:	4658      	mov	r0, fp
 8011014:	f000 fe94 	bl	8011d40 <_Bfree>
 8011018:	9b04      	ldr	r3, [sp, #16]
 801101a:	4699      	mov	r9, r3
 801101c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801101e:	1b1a      	subs	r2, r3, r4
 8011020:	d004      	beq.n	801102c <_dtoa_r+0x78c>
 8011022:	4649      	mov	r1, r9
 8011024:	4658      	mov	r0, fp
 8011026:	f001 f849 	bl	80120bc <__pow5mult>
 801102a:	4681      	mov	r9, r0
 801102c:	2101      	movs	r1, #1
 801102e:	4658      	mov	r0, fp
 8011030:	f000 ff84 	bl	8011f3c <__i2b>
 8011034:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011036:	4604      	mov	r4, r0
 8011038:	2b00      	cmp	r3, #0
 801103a:	f000 81cf 	beq.w	80113dc <_dtoa_r+0xb3c>
 801103e:	461a      	mov	r2, r3
 8011040:	4601      	mov	r1, r0
 8011042:	4658      	mov	r0, fp
 8011044:	f001 f83a 	bl	80120bc <__pow5mult>
 8011048:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801104a:	2b01      	cmp	r3, #1
 801104c:	4604      	mov	r4, r0
 801104e:	f300 8095 	bgt.w	801117c <_dtoa_r+0x8dc>
 8011052:	9b02      	ldr	r3, [sp, #8]
 8011054:	2b00      	cmp	r3, #0
 8011056:	f040 8087 	bne.w	8011168 <_dtoa_r+0x8c8>
 801105a:	9b03      	ldr	r3, [sp, #12]
 801105c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011060:	2b00      	cmp	r3, #0
 8011062:	f040 8089 	bne.w	8011178 <_dtoa_r+0x8d8>
 8011066:	9b03      	ldr	r3, [sp, #12]
 8011068:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801106c:	0d1b      	lsrs	r3, r3, #20
 801106e:	051b      	lsls	r3, r3, #20
 8011070:	b12b      	cbz	r3, 801107e <_dtoa_r+0x7de>
 8011072:	9b08      	ldr	r3, [sp, #32]
 8011074:	3301      	adds	r3, #1
 8011076:	9308      	str	r3, [sp, #32]
 8011078:	f108 0801 	add.w	r8, r8, #1
 801107c:	2301      	movs	r3, #1
 801107e:	930a      	str	r3, [sp, #40]	@ 0x28
 8011080:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011082:	2b00      	cmp	r3, #0
 8011084:	f000 81b0 	beq.w	80113e8 <_dtoa_r+0xb48>
 8011088:	6923      	ldr	r3, [r4, #16]
 801108a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801108e:	6918      	ldr	r0, [r3, #16]
 8011090:	f000 ff08 	bl	8011ea4 <__hi0bits>
 8011094:	f1c0 0020 	rsb	r0, r0, #32
 8011098:	9b08      	ldr	r3, [sp, #32]
 801109a:	4418      	add	r0, r3
 801109c:	f010 001f 	ands.w	r0, r0, #31
 80110a0:	d077      	beq.n	8011192 <_dtoa_r+0x8f2>
 80110a2:	f1c0 0320 	rsb	r3, r0, #32
 80110a6:	2b04      	cmp	r3, #4
 80110a8:	dd6b      	ble.n	8011182 <_dtoa_r+0x8e2>
 80110aa:	9b08      	ldr	r3, [sp, #32]
 80110ac:	f1c0 001c 	rsb	r0, r0, #28
 80110b0:	4403      	add	r3, r0
 80110b2:	4480      	add	r8, r0
 80110b4:	4406      	add	r6, r0
 80110b6:	9308      	str	r3, [sp, #32]
 80110b8:	f1b8 0f00 	cmp.w	r8, #0
 80110bc:	dd05      	ble.n	80110ca <_dtoa_r+0x82a>
 80110be:	4649      	mov	r1, r9
 80110c0:	4642      	mov	r2, r8
 80110c2:	4658      	mov	r0, fp
 80110c4:	f001 f854 	bl	8012170 <__lshift>
 80110c8:	4681      	mov	r9, r0
 80110ca:	9b08      	ldr	r3, [sp, #32]
 80110cc:	2b00      	cmp	r3, #0
 80110ce:	dd05      	ble.n	80110dc <_dtoa_r+0x83c>
 80110d0:	4621      	mov	r1, r4
 80110d2:	461a      	mov	r2, r3
 80110d4:	4658      	mov	r0, fp
 80110d6:	f001 f84b 	bl	8012170 <__lshift>
 80110da:	4604      	mov	r4, r0
 80110dc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d059      	beq.n	8011196 <_dtoa_r+0x8f6>
 80110e2:	4621      	mov	r1, r4
 80110e4:	4648      	mov	r0, r9
 80110e6:	f001 f8af 	bl	8012248 <__mcmp>
 80110ea:	2800      	cmp	r0, #0
 80110ec:	da53      	bge.n	8011196 <_dtoa_r+0x8f6>
 80110ee:	1e7b      	subs	r3, r7, #1
 80110f0:	9304      	str	r3, [sp, #16]
 80110f2:	4649      	mov	r1, r9
 80110f4:	2300      	movs	r3, #0
 80110f6:	220a      	movs	r2, #10
 80110f8:	4658      	mov	r0, fp
 80110fa:	f000 fe43 	bl	8011d84 <__multadd>
 80110fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011100:	4681      	mov	r9, r0
 8011102:	2b00      	cmp	r3, #0
 8011104:	f000 8172 	beq.w	80113ec <_dtoa_r+0xb4c>
 8011108:	2300      	movs	r3, #0
 801110a:	4629      	mov	r1, r5
 801110c:	220a      	movs	r2, #10
 801110e:	4658      	mov	r0, fp
 8011110:	f000 fe38 	bl	8011d84 <__multadd>
 8011114:	9b00      	ldr	r3, [sp, #0]
 8011116:	2b00      	cmp	r3, #0
 8011118:	4605      	mov	r5, r0
 801111a:	dc67      	bgt.n	80111ec <_dtoa_r+0x94c>
 801111c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801111e:	2b02      	cmp	r3, #2
 8011120:	dc41      	bgt.n	80111a6 <_dtoa_r+0x906>
 8011122:	e063      	b.n	80111ec <_dtoa_r+0x94c>
 8011124:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8011126:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801112a:	e746      	b.n	8010fba <_dtoa_r+0x71a>
 801112c:	9b07      	ldr	r3, [sp, #28]
 801112e:	1e5c      	subs	r4, r3, #1
 8011130:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011132:	42a3      	cmp	r3, r4
 8011134:	bfbf      	itttt	lt
 8011136:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8011138:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 801113a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 801113c:	1ae3      	sublt	r3, r4, r3
 801113e:	bfb4      	ite	lt
 8011140:	18d2      	addlt	r2, r2, r3
 8011142:	1b1c      	subge	r4, r3, r4
 8011144:	9b07      	ldr	r3, [sp, #28]
 8011146:	bfbc      	itt	lt
 8011148:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 801114a:	2400      	movlt	r4, #0
 801114c:	2b00      	cmp	r3, #0
 801114e:	bfb5      	itete	lt
 8011150:	eba8 0603 	sublt.w	r6, r8, r3
 8011154:	9b07      	ldrge	r3, [sp, #28]
 8011156:	2300      	movlt	r3, #0
 8011158:	4646      	movge	r6, r8
 801115a:	e730      	b.n	8010fbe <_dtoa_r+0x71e>
 801115c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801115e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8011160:	4646      	mov	r6, r8
 8011162:	e735      	b.n	8010fd0 <_dtoa_r+0x730>
 8011164:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011166:	e75c      	b.n	8011022 <_dtoa_r+0x782>
 8011168:	2300      	movs	r3, #0
 801116a:	e788      	b.n	801107e <_dtoa_r+0x7de>
 801116c:	3fe00000 	.word	0x3fe00000
 8011170:	40240000 	.word	0x40240000
 8011174:	40140000 	.word	0x40140000
 8011178:	9b02      	ldr	r3, [sp, #8]
 801117a:	e780      	b.n	801107e <_dtoa_r+0x7de>
 801117c:	2300      	movs	r3, #0
 801117e:	930a      	str	r3, [sp, #40]	@ 0x28
 8011180:	e782      	b.n	8011088 <_dtoa_r+0x7e8>
 8011182:	d099      	beq.n	80110b8 <_dtoa_r+0x818>
 8011184:	9a08      	ldr	r2, [sp, #32]
 8011186:	331c      	adds	r3, #28
 8011188:	441a      	add	r2, r3
 801118a:	4498      	add	r8, r3
 801118c:	441e      	add	r6, r3
 801118e:	9208      	str	r2, [sp, #32]
 8011190:	e792      	b.n	80110b8 <_dtoa_r+0x818>
 8011192:	4603      	mov	r3, r0
 8011194:	e7f6      	b.n	8011184 <_dtoa_r+0x8e4>
 8011196:	9b07      	ldr	r3, [sp, #28]
 8011198:	9704      	str	r7, [sp, #16]
 801119a:	2b00      	cmp	r3, #0
 801119c:	dc20      	bgt.n	80111e0 <_dtoa_r+0x940>
 801119e:	9300      	str	r3, [sp, #0]
 80111a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80111a2:	2b02      	cmp	r3, #2
 80111a4:	dd1e      	ble.n	80111e4 <_dtoa_r+0x944>
 80111a6:	9b00      	ldr	r3, [sp, #0]
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	f47f aec0 	bne.w	8010f2e <_dtoa_r+0x68e>
 80111ae:	4621      	mov	r1, r4
 80111b0:	2205      	movs	r2, #5
 80111b2:	4658      	mov	r0, fp
 80111b4:	f000 fde6 	bl	8011d84 <__multadd>
 80111b8:	4601      	mov	r1, r0
 80111ba:	4604      	mov	r4, r0
 80111bc:	4648      	mov	r0, r9
 80111be:	f001 f843 	bl	8012248 <__mcmp>
 80111c2:	2800      	cmp	r0, #0
 80111c4:	f77f aeb3 	ble.w	8010f2e <_dtoa_r+0x68e>
 80111c8:	4656      	mov	r6, sl
 80111ca:	2331      	movs	r3, #49	@ 0x31
 80111cc:	f806 3b01 	strb.w	r3, [r6], #1
 80111d0:	9b04      	ldr	r3, [sp, #16]
 80111d2:	3301      	adds	r3, #1
 80111d4:	9304      	str	r3, [sp, #16]
 80111d6:	e6ae      	b.n	8010f36 <_dtoa_r+0x696>
 80111d8:	9c07      	ldr	r4, [sp, #28]
 80111da:	9704      	str	r7, [sp, #16]
 80111dc:	4625      	mov	r5, r4
 80111de:	e7f3      	b.n	80111c8 <_dtoa_r+0x928>
 80111e0:	9b07      	ldr	r3, [sp, #28]
 80111e2:	9300      	str	r3, [sp, #0]
 80111e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	f000 8104 	beq.w	80113f4 <_dtoa_r+0xb54>
 80111ec:	2e00      	cmp	r6, #0
 80111ee:	dd05      	ble.n	80111fc <_dtoa_r+0x95c>
 80111f0:	4629      	mov	r1, r5
 80111f2:	4632      	mov	r2, r6
 80111f4:	4658      	mov	r0, fp
 80111f6:	f000 ffbb 	bl	8012170 <__lshift>
 80111fa:	4605      	mov	r5, r0
 80111fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80111fe:	2b00      	cmp	r3, #0
 8011200:	d05a      	beq.n	80112b8 <_dtoa_r+0xa18>
 8011202:	6869      	ldr	r1, [r5, #4]
 8011204:	4658      	mov	r0, fp
 8011206:	f000 fd5b 	bl	8011cc0 <_Balloc>
 801120a:	4606      	mov	r6, r0
 801120c:	b928      	cbnz	r0, 801121a <_dtoa_r+0x97a>
 801120e:	4b84      	ldr	r3, [pc, #528]	@ (8011420 <_dtoa_r+0xb80>)
 8011210:	4602      	mov	r2, r0
 8011212:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8011216:	f7ff bb5a 	b.w	80108ce <_dtoa_r+0x2e>
 801121a:	692a      	ldr	r2, [r5, #16]
 801121c:	3202      	adds	r2, #2
 801121e:	0092      	lsls	r2, r2, #2
 8011220:	f105 010c 	add.w	r1, r5, #12
 8011224:	300c      	adds	r0, #12
 8011226:	f7ff fa7a 	bl	801071e <memcpy>
 801122a:	2201      	movs	r2, #1
 801122c:	4631      	mov	r1, r6
 801122e:	4658      	mov	r0, fp
 8011230:	f000 ff9e 	bl	8012170 <__lshift>
 8011234:	f10a 0301 	add.w	r3, sl, #1
 8011238:	9307      	str	r3, [sp, #28]
 801123a:	9b00      	ldr	r3, [sp, #0]
 801123c:	4453      	add	r3, sl
 801123e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011240:	9b02      	ldr	r3, [sp, #8]
 8011242:	f003 0301 	and.w	r3, r3, #1
 8011246:	462f      	mov	r7, r5
 8011248:	930a      	str	r3, [sp, #40]	@ 0x28
 801124a:	4605      	mov	r5, r0
 801124c:	9b07      	ldr	r3, [sp, #28]
 801124e:	4621      	mov	r1, r4
 8011250:	3b01      	subs	r3, #1
 8011252:	4648      	mov	r0, r9
 8011254:	9300      	str	r3, [sp, #0]
 8011256:	f7ff fa99 	bl	801078c <quorem>
 801125a:	4639      	mov	r1, r7
 801125c:	9002      	str	r0, [sp, #8]
 801125e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8011262:	4648      	mov	r0, r9
 8011264:	f000 fff0 	bl	8012248 <__mcmp>
 8011268:	462a      	mov	r2, r5
 801126a:	9008      	str	r0, [sp, #32]
 801126c:	4621      	mov	r1, r4
 801126e:	4658      	mov	r0, fp
 8011270:	f001 f806 	bl	8012280 <__mdiff>
 8011274:	68c2      	ldr	r2, [r0, #12]
 8011276:	4606      	mov	r6, r0
 8011278:	bb02      	cbnz	r2, 80112bc <_dtoa_r+0xa1c>
 801127a:	4601      	mov	r1, r0
 801127c:	4648      	mov	r0, r9
 801127e:	f000 ffe3 	bl	8012248 <__mcmp>
 8011282:	4602      	mov	r2, r0
 8011284:	4631      	mov	r1, r6
 8011286:	4658      	mov	r0, fp
 8011288:	920e      	str	r2, [sp, #56]	@ 0x38
 801128a:	f000 fd59 	bl	8011d40 <_Bfree>
 801128e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011290:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011292:	9e07      	ldr	r6, [sp, #28]
 8011294:	ea43 0102 	orr.w	r1, r3, r2
 8011298:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801129a:	4319      	orrs	r1, r3
 801129c:	d110      	bne.n	80112c0 <_dtoa_r+0xa20>
 801129e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80112a2:	d029      	beq.n	80112f8 <_dtoa_r+0xa58>
 80112a4:	9b08      	ldr	r3, [sp, #32]
 80112a6:	2b00      	cmp	r3, #0
 80112a8:	dd02      	ble.n	80112b0 <_dtoa_r+0xa10>
 80112aa:	9b02      	ldr	r3, [sp, #8]
 80112ac:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80112b0:	9b00      	ldr	r3, [sp, #0]
 80112b2:	f883 8000 	strb.w	r8, [r3]
 80112b6:	e63f      	b.n	8010f38 <_dtoa_r+0x698>
 80112b8:	4628      	mov	r0, r5
 80112ba:	e7bb      	b.n	8011234 <_dtoa_r+0x994>
 80112bc:	2201      	movs	r2, #1
 80112be:	e7e1      	b.n	8011284 <_dtoa_r+0x9e4>
 80112c0:	9b08      	ldr	r3, [sp, #32]
 80112c2:	2b00      	cmp	r3, #0
 80112c4:	db04      	blt.n	80112d0 <_dtoa_r+0xa30>
 80112c6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80112c8:	430b      	orrs	r3, r1
 80112ca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80112cc:	430b      	orrs	r3, r1
 80112ce:	d120      	bne.n	8011312 <_dtoa_r+0xa72>
 80112d0:	2a00      	cmp	r2, #0
 80112d2:	dded      	ble.n	80112b0 <_dtoa_r+0xa10>
 80112d4:	4649      	mov	r1, r9
 80112d6:	2201      	movs	r2, #1
 80112d8:	4658      	mov	r0, fp
 80112da:	f000 ff49 	bl	8012170 <__lshift>
 80112de:	4621      	mov	r1, r4
 80112e0:	4681      	mov	r9, r0
 80112e2:	f000 ffb1 	bl	8012248 <__mcmp>
 80112e6:	2800      	cmp	r0, #0
 80112e8:	dc03      	bgt.n	80112f2 <_dtoa_r+0xa52>
 80112ea:	d1e1      	bne.n	80112b0 <_dtoa_r+0xa10>
 80112ec:	f018 0f01 	tst.w	r8, #1
 80112f0:	d0de      	beq.n	80112b0 <_dtoa_r+0xa10>
 80112f2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80112f6:	d1d8      	bne.n	80112aa <_dtoa_r+0xa0a>
 80112f8:	9a00      	ldr	r2, [sp, #0]
 80112fa:	2339      	movs	r3, #57	@ 0x39
 80112fc:	7013      	strb	r3, [r2, #0]
 80112fe:	4633      	mov	r3, r6
 8011300:	461e      	mov	r6, r3
 8011302:	3b01      	subs	r3, #1
 8011304:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011308:	2a39      	cmp	r2, #57	@ 0x39
 801130a:	d052      	beq.n	80113b2 <_dtoa_r+0xb12>
 801130c:	3201      	adds	r2, #1
 801130e:	701a      	strb	r2, [r3, #0]
 8011310:	e612      	b.n	8010f38 <_dtoa_r+0x698>
 8011312:	2a00      	cmp	r2, #0
 8011314:	dd07      	ble.n	8011326 <_dtoa_r+0xa86>
 8011316:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801131a:	d0ed      	beq.n	80112f8 <_dtoa_r+0xa58>
 801131c:	9a00      	ldr	r2, [sp, #0]
 801131e:	f108 0301 	add.w	r3, r8, #1
 8011322:	7013      	strb	r3, [r2, #0]
 8011324:	e608      	b.n	8010f38 <_dtoa_r+0x698>
 8011326:	9b07      	ldr	r3, [sp, #28]
 8011328:	9a07      	ldr	r2, [sp, #28]
 801132a:	f803 8c01 	strb.w	r8, [r3, #-1]
 801132e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011330:	4293      	cmp	r3, r2
 8011332:	d028      	beq.n	8011386 <_dtoa_r+0xae6>
 8011334:	4649      	mov	r1, r9
 8011336:	2300      	movs	r3, #0
 8011338:	220a      	movs	r2, #10
 801133a:	4658      	mov	r0, fp
 801133c:	f000 fd22 	bl	8011d84 <__multadd>
 8011340:	42af      	cmp	r7, r5
 8011342:	4681      	mov	r9, r0
 8011344:	f04f 0300 	mov.w	r3, #0
 8011348:	f04f 020a 	mov.w	r2, #10
 801134c:	4639      	mov	r1, r7
 801134e:	4658      	mov	r0, fp
 8011350:	d107      	bne.n	8011362 <_dtoa_r+0xac2>
 8011352:	f000 fd17 	bl	8011d84 <__multadd>
 8011356:	4607      	mov	r7, r0
 8011358:	4605      	mov	r5, r0
 801135a:	9b07      	ldr	r3, [sp, #28]
 801135c:	3301      	adds	r3, #1
 801135e:	9307      	str	r3, [sp, #28]
 8011360:	e774      	b.n	801124c <_dtoa_r+0x9ac>
 8011362:	f000 fd0f 	bl	8011d84 <__multadd>
 8011366:	4629      	mov	r1, r5
 8011368:	4607      	mov	r7, r0
 801136a:	2300      	movs	r3, #0
 801136c:	220a      	movs	r2, #10
 801136e:	4658      	mov	r0, fp
 8011370:	f000 fd08 	bl	8011d84 <__multadd>
 8011374:	4605      	mov	r5, r0
 8011376:	e7f0      	b.n	801135a <_dtoa_r+0xaba>
 8011378:	9b00      	ldr	r3, [sp, #0]
 801137a:	2b00      	cmp	r3, #0
 801137c:	bfcc      	ite	gt
 801137e:	461e      	movgt	r6, r3
 8011380:	2601      	movle	r6, #1
 8011382:	4456      	add	r6, sl
 8011384:	2700      	movs	r7, #0
 8011386:	4649      	mov	r1, r9
 8011388:	2201      	movs	r2, #1
 801138a:	4658      	mov	r0, fp
 801138c:	f000 fef0 	bl	8012170 <__lshift>
 8011390:	4621      	mov	r1, r4
 8011392:	4681      	mov	r9, r0
 8011394:	f000 ff58 	bl	8012248 <__mcmp>
 8011398:	2800      	cmp	r0, #0
 801139a:	dcb0      	bgt.n	80112fe <_dtoa_r+0xa5e>
 801139c:	d102      	bne.n	80113a4 <_dtoa_r+0xb04>
 801139e:	f018 0f01 	tst.w	r8, #1
 80113a2:	d1ac      	bne.n	80112fe <_dtoa_r+0xa5e>
 80113a4:	4633      	mov	r3, r6
 80113a6:	461e      	mov	r6, r3
 80113a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80113ac:	2a30      	cmp	r2, #48	@ 0x30
 80113ae:	d0fa      	beq.n	80113a6 <_dtoa_r+0xb06>
 80113b0:	e5c2      	b.n	8010f38 <_dtoa_r+0x698>
 80113b2:	459a      	cmp	sl, r3
 80113b4:	d1a4      	bne.n	8011300 <_dtoa_r+0xa60>
 80113b6:	9b04      	ldr	r3, [sp, #16]
 80113b8:	3301      	adds	r3, #1
 80113ba:	9304      	str	r3, [sp, #16]
 80113bc:	2331      	movs	r3, #49	@ 0x31
 80113be:	f88a 3000 	strb.w	r3, [sl]
 80113c2:	e5b9      	b.n	8010f38 <_dtoa_r+0x698>
 80113c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80113c6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8011424 <_dtoa_r+0xb84>
 80113ca:	b11b      	cbz	r3, 80113d4 <_dtoa_r+0xb34>
 80113cc:	f10a 0308 	add.w	r3, sl, #8
 80113d0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80113d2:	6013      	str	r3, [r2, #0]
 80113d4:	4650      	mov	r0, sl
 80113d6:	b019      	add	sp, #100	@ 0x64
 80113d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80113de:	2b01      	cmp	r3, #1
 80113e0:	f77f ae37 	ble.w	8011052 <_dtoa_r+0x7b2>
 80113e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80113e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80113e8:	2001      	movs	r0, #1
 80113ea:	e655      	b.n	8011098 <_dtoa_r+0x7f8>
 80113ec:	9b00      	ldr	r3, [sp, #0]
 80113ee:	2b00      	cmp	r3, #0
 80113f0:	f77f aed6 	ble.w	80111a0 <_dtoa_r+0x900>
 80113f4:	4656      	mov	r6, sl
 80113f6:	4621      	mov	r1, r4
 80113f8:	4648      	mov	r0, r9
 80113fa:	f7ff f9c7 	bl	801078c <quorem>
 80113fe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8011402:	f806 8b01 	strb.w	r8, [r6], #1
 8011406:	9b00      	ldr	r3, [sp, #0]
 8011408:	eba6 020a 	sub.w	r2, r6, sl
 801140c:	4293      	cmp	r3, r2
 801140e:	ddb3      	ble.n	8011378 <_dtoa_r+0xad8>
 8011410:	4649      	mov	r1, r9
 8011412:	2300      	movs	r3, #0
 8011414:	220a      	movs	r2, #10
 8011416:	4658      	mov	r0, fp
 8011418:	f000 fcb4 	bl	8011d84 <__multadd>
 801141c:	4681      	mov	r9, r0
 801141e:	e7ea      	b.n	80113f6 <_dtoa_r+0xb56>
 8011420:	08013f7e 	.word	0x08013f7e
 8011424:	08013f19 	.word	0x08013f19

08011428 <_free_r>:
 8011428:	b538      	push	{r3, r4, r5, lr}
 801142a:	4605      	mov	r5, r0
 801142c:	2900      	cmp	r1, #0
 801142e:	d041      	beq.n	80114b4 <_free_r+0x8c>
 8011430:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011434:	1f0c      	subs	r4, r1, #4
 8011436:	2b00      	cmp	r3, #0
 8011438:	bfb8      	it	lt
 801143a:	18e4      	addlt	r4, r4, r3
 801143c:	f000 fc34 	bl	8011ca8 <__malloc_lock>
 8011440:	4a1d      	ldr	r2, [pc, #116]	@ (80114b8 <_free_r+0x90>)
 8011442:	6813      	ldr	r3, [r2, #0]
 8011444:	b933      	cbnz	r3, 8011454 <_free_r+0x2c>
 8011446:	6063      	str	r3, [r4, #4]
 8011448:	6014      	str	r4, [r2, #0]
 801144a:	4628      	mov	r0, r5
 801144c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011450:	f000 bc30 	b.w	8011cb4 <__malloc_unlock>
 8011454:	42a3      	cmp	r3, r4
 8011456:	d908      	bls.n	801146a <_free_r+0x42>
 8011458:	6820      	ldr	r0, [r4, #0]
 801145a:	1821      	adds	r1, r4, r0
 801145c:	428b      	cmp	r3, r1
 801145e:	bf01      	itttt	eq
 8011460:	6819      	ldreq	r1, [r3, #0]
 8011462:	685b      	ldreq	r3, [r3, #4]
 8011464:	1809      	addeq	r1, r1, r0
 8011466:	6021      	streq	r1, [r4, #0]
 8011468:	e7ed      	b.n	8011446 <_free_r+0x1e>
 801146a:	461a      	mov	r2, r3
 801146c:	685b      	ldr	r3, [r3, #4]
 801146e:	b10b      	cbz	r3, 8011474 <_free_r+0x4c>
 8011470:	42a3      	cmp	r3, r4
 8011472:	d9fa      	bls.n	801146a <_free_r+0x42>
 8011474:	6811      	ldr	r1, [r2, #0]
 8011476:	1850      	adds	r0, r2, r1
 8011478:	42a0      	cmp	r0, r4
 801147a:	d10b      	bne.n	8011494 <_free_r+0x6c>
 801147c:	6820      	ldr	r0, [r4, #0]
 801147e:	4401      	add	r1, r0
 8011480:	1850      	adds	r0, r2, r1
 8011482:	4283      	cmp	r3, r0
 8011484:	6011      	str	r1, [r2, #0]
 8011486:	d1e0      	bne.n	801144a <_free_r+0x22>
 8011488:	6818      	ldr	r0, [r3, #0]
 801148a:	685b      	ldr	r3, [r3, #4]
 801148c:	6053      	str	r3, [r2, #4]
 801148e:	4408      	add	r0, r1
 8011490:	6010      	str	r0, [r2, #0]
 8011492:	e7da      	b.n	801144a <_free_r+0x22>
 8011494:	d902      	bls.n	801149c <_free_r+0x74>
 8011496:	230c      	movs	r3, #12
 8011498:	602b      	str	r3, [r5, #0]
 801149a:	e7d6      	b.n	801144a <_free_r+0x22>
 801149c:	6820      	ldr	r0, [r4, #0]
 801149e:	1821      	adds	r1, r4, r0
 80114a0:	428b      	cmp	r3, r1
 80114a2:	bf04      	itt	eq
 80114a4:	6819      	ldreq	r1, [r3, #0]
 80114a6:	685b      	ldreq	r3, [r3, #4]
 80114a8:	6063      	str	r3, [r4, #4]
 80114aa:	bf04      	itt	eq
 80114ac:	1809      	addeq	r1, r1, r0
 80114ae:	6021      	streq	r1, [r4, #0]
 80114b0:	6054      	str	r4, [r2, #4]
 80114b2:	e7ca      	b.n	801144a <_free_r+0x22>
 80114b4:	bd38      	pop	{r3, r4, r5, pc}
 80114b6:	bf00      	nop
 80114b8:	20006c28 	.word	0x20006c28

080114bc <rshift>:
 80114bc:	6903      	ldr	r3, [r0, #16]
 80114be:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80114c2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80114c6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80114ca:	f100 0414 	add.w	r4, r0, #20
 80114ce:	dd45      	ble.n	801155c <rshift+0xa0>
 80114d0:	f011 011f 	ands.w	r1, r1, #31
 80114d4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80114d8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80114dc:	d10c      	bne.n	80114f8 <rshift+0x3c>
 80114de:	f100 0710 	add.w	r7, r0, #16
 80114e2:	4629      	mov	r1, r5
 80114e4:	42b1      	cmp	r1, r6
 80114e6:	d334      	bcc.n	8011552 <rshift+0x96>
 80114e8:	1a9b      	subs	r3, r3, r2
 80114ea:	009b      	lsls	r3, r3, #2
 80114ec:	1eea      	subs	r2, r5, #3
 80114ee:	4296      	cmp	r6, r2
 80114f0:	bf38      	it	cc
 80114f2:	2300      	movcc	r3, #0
 80114f4:	4423      	add	r3, r4
 80114f6:	e015      	b.n	8011524 <rshift+0x68>
 80114f8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80114fc:	f1c1 0820 	rsb	r8, r1, #32
 8011500:	40cf      	lsrs	r7, r1
 8011502:	f105 0e04 	add.w	lr, r5, #4
 8011506:	46a1      	mov	r9, r4
 8011508:	4576      	cmp	r6, lr
 801150a:	46f4      	mov	ip, lr
 801150c:	d815      	bhi.n	801153a <rshift+0x7e>
 801150e:	1a9a      	subs	r2, r3, r2
 8011510:	0092      	lsls	r2, r2, #2
 8011512:	3a04      	subs	r2, #4
 8011514:	3501      	adds	r5, #1
 8011516:	42ae      	cmp	r6, r5
 8011518:	bf38      	it	cc
 801151a:	2200      	movcc	r2, #0
 801151c:	18a3      	adds	r3, r4, r2
 801151e:	50a7      	str	r7, [r4, r2]
 8011520:	b107      	cbz	r7, 8011524 <rshift+0x68>
 8011522:	3304      	adds	r3, #4
 8011524:	1b1a      	subs	r2, r3, r4
 8011526:	42a3      	cmp	r3, r4
 8011528:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801152c:	bf08      	it	eq
 801152e:	2300      	moveq	r3, #0
 8011530:	6102      	str	r2, [r0, #16]
 8011532:	bf08      	it	eq
 8011534:	6143      	streq	r3, [r0, #20]
 8011536:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801153a:	f8dc c000 	ldr.w	ip, [ip]
 801153e:	fa0c fc08 	lsl.w	ip, ip, r8
 8011542:	ea4c 0707 	orr.w	r7, ip, r7
 8011546:	f849 7b04 	str.w	r7, [r9], #4
 801154a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801154e:	40cf      	lsrs	r7, r1
 8011550:	e7da      	b.n	8011508 <rshift+0x4c>
 8011552:	f851 cb04 	ldr.w	ip, [r1], #4
 8011556:	f847 cf04 	str.w	ip, [r7, #4]!
 801155a:	e7c3      	b.n	80114e4 <rshift+0x28>
 801155c:	4623      	mov	r3, r4
 801155e:	e7e1      	b.n	8011524 <rshift+0x68>

08011560 <__hexdig_fun>:
 8011560:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8011564:	2b09      	cmp	r3, #9
 8011566:	d802      	bhi.n	801156e <__hexdig_fun+0xe>
 8011568:	3820      	subs	r0, #32
 801156a:	b2c0      	uxtb	r0, r0
 801156c:	4770      	bx	lr
 801156e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8011572:	2b05      	cmp	r3, #5
 8011574:	d801      	bhi.n	801157a <__hexdig_fun+0x1a>
 8011576:	3847      	subs	r0, #71	@ 0x47
 8011578:	e7f7      	b.n	801156a <__hexdig_fun+0xa>
 801157a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801157e:	2b05      	cmp	r3, #5
 8011580:	d801      	bhi.n	8011586 <__hexdig_fun+0x26>
 8011582:	3827      	subs	r0, #39	@ 0x27
 8011584:	e7f1      	b.n	801156a <__hexdig_fun+0xa>
 8011586:	2000      	movs	r0, #0
 8011588:	4770      	bx	lr
	...

0801158c <__gethex>:
 801158c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011590:	b085      	sub	sp, #20
 8011592:	468a      	mov	sl, r1
 8011594:	9302      	str	r3, [sp, #8]
 8011596:	680b      	ldr	r3, [r1, #0]
 8011598:	9001      	str	r0, [sp, #4]
 801159a:	4690      	mov	r8, r2
 801159c:	1c9c      	adds	r4, r3, #2
 801159e:	46a1      	mov	r9, r4
 80115a0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80115a4:	2830      	cmp	r0, #48	@ 0x30
 80115a6:	d0fa      	beq.n	801159e <__gethex+0x12>
 80115a8:	eba9 0303 	sub.w	r3, r9, r3
 80115ac:	f1a3 0b02 	sub.w	fp, r3, #2
 80115b0:	f7ff ffd6 	bl	8011560 <__hexdig_fun>
 80115b4:	4605      	mov	r5, r0
 80115b6:	2800      	cmp	r0, #0
 80115b8:	d168      	bne.n	801168c <__gethex+0x100>
 80115ba:	49a0      	ldr	r1, [pc, #640]	@ (801183c <__gethex+0x2b0>)
 80115bc:	2201      	movs	r2, #1
 80115be:	4648      	mov	r0, r9
 80115c0:	f7fe ffc7 	bl	8010552 <strncmp>
 80115c4:	4607      	mov	r7, r0
 80115c6:	2800      	cmp	r0, #0
 80115c8:	d167      	bne.n	801169a <__gethex+0x10e>
 80115ca:	f899 0001 	ldrb.w	r0, [r9, #1]
 80115ce:	4626      	mov	r6, r4
 80115d0:	f7ff ffc6 	bl	8011560 <__hexdig_fun>
 80115d4:	2800      	cmp	r0, #0
 80115d6:	d062      	beq.n	801169e <__gethex+0x112>
 80115d8:	4623      	mov	r3, r4
 80115da:	7818      	ldrb	r0, [r3, #0]
 80115dc:	2830      	cmp	r0, #48	@ 0x30
 80115de:	4699      	mov	r9, r3
 80115e0:	f103 0301 	add.w	r3, r3, #1
 80115e4:	d0f9      	beq.n	80115da <__gethex+0x4e>
 80115e6:	f7ff ffbb 	bl	8011560 <__hexdig_fun>
 80115ea:	fab0 f580 	clz	r5, r0
 80115ee:	096d      	lsrs	r5, r5, #5
 80115f0:	f04f 0b01 	mov.w	fp, #1
 80115f4:	464a      	mov	r2, r9
 80115f6:	4616      	mov	r6, r2
 80115f8:	3201      	adds	r2, #1
 80115fa:	7830      	ldrb	r0, [r6, #0]
 80115fc:	f7ff ffb0 	bl	8011560 <__hexdig_fun>
 8011600:	2800      	cmp	r0, #0
 8011602:	d1f8      	bne.n	80115f6 <__gethex+0x6a>
 8011604:	498d      	ldr	r1, [pc, #564]	@ (801183c <__gethex+0x2b0>)
 8011606:	2201      	movs	r2, #1
 8011608:	4630      	mov	r0, r6
 801160a:	f7fe ffa2 	bl	8010552 <strncmp>
 801160e:	2800      	cmp	r0, #0
 8011610:	d13f      	bne.n	8011692 <__gethex+0x106>
 8011612:	b944      	cbnz	r4, 8011626 <__gethex+0x9a>
 8011614:	1c74      	adds	r4, r6, #1
 8011616:	4622      	mov	r2, r4
 8011618:	4616      	mov	r6, r2
 801161a:	3201      	adds	r2, #1
 801161c:	7830      	ldrb	r0, [r6, #0]
 801161e:	f7ff ff9f 	bl	8011560 <__hexdig_fun>
 8011622:	2800      	cmp	r0, #0
 8011624:	d1f8      	bne.n	8011618 <__gethex+0x8c>
 8011626:	1ba4      	subs	r4, r4, r6
 8011628:	00a7      	lsls	r7, r4, #2
 801162a:	7833      	ldrb	r3, [r6, #0]
 801162c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8011630:	2b50      	cmp	r3, #80	@ 0x50
 8011632:	d13e      	bne.n	80116b2 <__gethex+0x126>
 8011634:	7873      	ldrb	r3, [r6, #1]
 8011636:	2b2b      	cmp	r3, #43	@ 0x2b
 8011638:	d033      	beq.n	80116a2 <__gethex+0x116>
 801163a:	2b2d      	cmp	r3, #45	@ 0x2d
 801163c:	d034      	beq.n	80116a8 <__gethex+0x11c>
 801163e:	1c71      	adds	r1, r6, #1
 8011640:	2400      	movs	r4, #0
 8011642:	7808      	ldrb	r0, [r1, #0]
 8011644:	f7ff ff8c 	bl	8011560 <__hexdig_fun>
 8011648:	1e43      	subs	r3, r0, #1
 801164a:	b2db      	uxtb	r3, r3
 801164c:	2b18      	cmp	r3, #24
 801164e:	d830      	bhi.n	80116b2 <__gethex+0x126>
 8011650:	f1a0 0210 	sub.w	r2, r0, #16
 8011654:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011658:	f7ff ff82 	bl	8011560 <__hexdig_fun>
 801165c:	f100 3cff 	add.w	ip, r0, #4294967295
 8011660:	fa5f fc8c 	uxtb.w	ip, ip
 8011664:	f1bc 0f18 	cmp.w	ip, #24
 8011668:	f04f 030a 	mov.w	r3, #10
 801166c:	d91e      	bls.n	80116ac <__gethex+0x120>
 801166e:	b104      	cbz	r4, 8011672 <__gethex+0xe6>
 8011670:	4252      	negs	r2, r2
 8011672:	4417      	add	r7, r2
 8011674:	f8ca 1000 	str.w	r1, [sl]
 8011678:	b1ed      	cbz	r5, 80116b6 <__gethex+0x12a>
 801167a:	f1bb 0f00 	cmp.w	fp, #0
 801167e:	bf0c      	ite	eq
 8011680:	2506      	moveq	r5, #6
 8011682:	2500      	movne	r5, #0
 8011684:	4628      	mov	r0, r5
 8011686:	b005      	add	sp, #20
 8011688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801168c:	2500      	movs	r5, #0
 801168e:	462c      	mov	r4, r5
 8011690:	e7b0      	b.n	80115f4 <__gethex+0x68>
 8011692:	2c00      	cmp	r4, #0
 8011694:	d1c7      	bne.n	8011626 <__gethex+0x9a>
 8011696:	4627      	mov	r7, r4
 8011698:	e7c7      	b.n	801162a <__gethex+0x9e>
 801169a:	464e      	mov	r6, r9
 801169c:	462f      	mov	r7, r5
 801169e:	2501      	movs	r5, #1
 80116a0:	e7c3      	b.n	801162a <__gethex+0x9e>
 80116a2:	2400      	movs	r4, #0
 80116a4:	1cb1      	adds	r1, r6, #2
 80116a6:	e7cc      	b.n	8011642 <__gethex+0xb6>
 80116a8:	2401      	movs	r4, #1
 80116aa:	e7fb      	b.n	80116a4 <__gethex+0x118>
 80116ac:	fb03 0002 	mla	r0, r3, r2, r0
 80116b0:	e7ce      	b.n	8011650 <__gethex+0xc4>
 80116b2:	4631      	mov	r1, r6
 80116b4:	e7de      	b.n	8011674 <__gethex+0xe8>
 80116b6:	eba6 0309 	sub.w	r3, r6, r9
 80116ba:	3b01      	subs	r3, #1
 80116bc:	4629      	mov	r1, r5
 80116be:	2b07      	cmp	r3, #7
 80116c0:	dc0a      	bgt.n	80116d8 <__gethex+0x14c>
 80116c2:	9801      	ldr	r0, [sp, #4]
 80116c4:	f000 fafc 	bl	8011cc0 <_Balloc>
 80116c8:	4604      	mov	r4, r0
 80116ca:	b940      	cbnz	r0, 80116de <__gethex+0x152>
 80116cc:	4b5c      	ldr	r3, [pc, #368]	@ (8011840 <__gethex+0x2b4>)
 80116ce:	4602      	mov	r2, r0
 80116d0:	21e4      	movs	r1, #228	@ 0xe4
 80116d2:	485c      	ldr	r0, [pc, #368]	@ (8011844 <__gethex+0x2b8>)
 80116d4:	f7ff f83c 	bl	8010750 <__assert_func>
 80116d8:	3101      	adds	r1, #1
 80116da:	105b      	asrs	r3, r3, #1
 80116dc:	e7ef      	b.n	80116be <__gethex+0x132>
 80116de:	f100 0a14 	add.w	sl, r0, #20
 80116e2:	2300      	movs	r3, #0
 80116e4:	4655      	mov	r5, sl
 80116e6:	469b      	mov	fp, r3
 80116e8:	45b1      	cmp	r9, r6
 80116ea:	d337      	bcc.n	801175c <__gethex+0x1d0>
 80116ec:	f845 bb04 	str.w	fp, [r5], #4
 80116f0:	eba5 050a 	sub.w	r5, r5, sl
 80116f4:	10ad      	asrs	r5, r5, #2
 80116f6:	6125      	str	r5, [r4, #16]
 80116f8:	4658      	mov	r0, fp
 80116fa:	f000 fbd3 	bl	8011ea4 <__hi0bits>
 80116fe:	016d      	lsls	r5, r5, #5
 8011700:	f8d8 6000 	ldr.w	r6, [r8]
 8011704:	1a2d      	subs	r5, r5, r0
 8011706:	42b5      	cmp	r5, r6
 8011708:	dd54      	ble.n	80117b4 <__gethex+0x228>
 801170a:	1bad      	subs	r5, r5, r6
 801170c:	4629      	mov	r1, r5
 801170e:	4620      	mov	r0, r4
 8011710:	f000 ff67 	bl	80125e2 <__any_on>
 8011714:	4681      	mov	r9, r0
 8011716:	b178      	cbz	r0, 8011738 <__gethex+0x1ac>
 8011718:	1e6b      	subs	r3, r5, #1
 801171a:	1159      	asrs	r1, r3, #5
 801171c:	f003 021f 	and.w	r2, r3, #31
 8011720:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8011724:	f04f 0901 	mov.w	r9, #1
 8011728:	fa09 f202 	lsl.w	r2, r9, r2
 801172c:	420a      	tst	r2, r1
 801172e:	d003      	beq.n	8011738 <__gethex+0x1ac>
 8011730:	454b      	cmp	r3, r9
 8011732:	dc36      	bgt.n	80117a2 <__gethex+0x216>
 8011734:	f04f 0902 	mov.w	r9, #2
 8011738:	4629      	mov	r1, r5
 801173a:	4620      	mov	r0, r4
 801173c:	f7ff febe 	bl	80114bc <rshift>
 8011740:	442f      	add	r7, r5
 8011742:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011746:	42bb      	cmp	r3, r7
 8011748:	da42      	bge.n	80117d0 <__gethex+0x244>
 801174a:	9801      	ldr	r0, [sp, #4]
 801174c:	4621      	mov	r1, r4
 801174e:	f000 faf7 	bl	8011d40 <_Bfree>
 8011752:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011754:	2300      	movs	r3, #0
 8011756:	6013      	str	r3, [r2, #0]
 8011758:	25a3      	movs	r5, #163	@ 0xa3
 801175a:	e793      	b.n	8011684 <__gethex+0xf8>
 801175c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8011760:	2a2e      	cmp	r2, #46	@ 0x2e
 8011762:	d012      	beq.n	801178a <__gethex+0x1fe>
 8011764:	2b20      	cmp	r3, #32
 8011766:	d104      	bne.n	8011772 <__gethex+0x1e6>
 8011768:	f845 bb04 	str.w	fp, [r5], #4
 801176c:	f04f 0b00 	mov.w	fp, #0
 8011770:	465b      	mov	r3, fp
 8011772:	7830      	ldrb	r0, [r6, #0]
 8011774:	9303      	str	r3, [sp, #12]
 8011776:	f7ff fef3 	bl	8011560 <__hexdig_fun>
 801177a:	9b03      	ldr	r3, [sp, #12]
 801177c:	f000 000f 	and.w	r0, r0, #15
 8011780:	4098      	lsls	r0, r3
 8011782:	ea4b 0b00 	orr.w	fp, fp, r0
 8011786:	3304      	adds	r3, #4
 8011788:	e7ae      	b.n	80116e8 <__gethex+0x15c>
 801178a:	45b1      	cmp	r9, r6
 801178c:	d8ea      	bhi.n	8011764 <__gethex+0x1d8>
 801178e:	492b      	ldr	r1, [pc, #172]	@ (801183c <__gethex+0x2b0>)
 8011790:	9303      	str	r3, [sp, #12]
 8011792:	2201      	movs	r2, #1
 8011794:	4630      	mov	r0, r6
 8011796:	f7fe fedc 	bl	8010552 <strncmp>
 801179a:	9b03      	ldr	r3, [sp, #12]
 801179c:	2800      	cmp	r0, #0
 801179e:	d1e1      	bne.n	8011764 <__gethex+0x1d8>
 80117a0:	e7a2      	b.n	80116e8 <__gethex+0x15c>
 80117a2:	1ea9      	subs	r1, r5, #2
 80117a4:	4620      	mov	r0, r4
 80117a6:	f000 ff1c 	bl	80125e2 <__any_on>
 80117aa:	2800      	cmp	r0, #0
 80117ac:	d0c2      	beq.n	8011734 <__gethex+0x1a8>
 80117ae:	f04f 0903 	mov.w	r9, #3
 80117b2:	e7c1      	b.n	8011738 <__gethex+0x1ac>
 80117b4:	da09      	bge.n	80117ca <__gethex+0x23e>
 80117b6:	1b75      	subs	r5, r6, r5
 80117b8:	4621      	mov	r1, r4
 80117ba:	9801      	ldr	r0, [sp, #4]
 80117bc:	462a      	mov	r2, r5
 80117be:	f000 fcd7 	bl	8012170 <__lshift>
 80117c2:	1b7f      	subs	r7, r7, r5
 80117c4:	4604      	mov	r4, r0
 80117c6:	f100 0a14 	add.w	sl, r0, #20
 80117ca:	f04f 0900 	mov.w	r9, #0
 80117ce:	e7b8      	b.n	8011742 <__gethex+0x1b6>
 80117d0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80117d4:	42bd      	cmp	r5, r7
 80117d6:	dd6f      	ble.n	80118b8 <__gethex+0x32c>
 80117d8:	1bed      	subs	r5, r5, r7
 80117da:	42ae      	cmp	r6, r5
 80117dc:	dc34      	bgt.n	8011848 <__gethex+0x2bc>
 80117de:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80117e2:	2b02      	cmp	r3, #2
 80117e4:	d022      	beq.n	801182c <__gethex+0x2a0>
 80117e6:	2b03      	cmp	r3, #3
 80117e8:	d024      	beq.n	8011834 <__gethex+0x2a8>
 80117ea:	2b01      	cmp	r3, #1
 80117ec:	d115      	bne.n	801181a <__gethex+0x28e>
 80117ee:	42ae      	cmp	r6, r5
 80117f0:	d113      	bne.n	801181a <__gethex+0x28e>
 80117f2:	2e01      	cmp	r6, #1
 80117f4:	d10b      	bne.n	801180e <__gethex+0x282>
 80117f6:	9a02      	ldr	r2, [sp, #8]
 80117f8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80117fc:	6013      	str	r3, [r2, #0]
 80117fe:	2301      	movs	r3, #1
 8011800:	6123      	str	r3, [r4, #16]
 8011802:	f8ca 3000 	str.w	r3, [sl]
 8011806:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011808:	2562      	movs	r5, #98	@ 0x62
 801180a:	601c      	str	r4, [r3, #0]
 801180c:	e73a      	b.n	8011684 <__gethex+0xf8>
 801180e:	1e71      	subs	r1, r6, #1
 8011810:	4620      	mov	r0, r4
 8011812:	f000 fee6 	bl	80125e2 <__any_on>
 8011816:	2800      	cmp	r0, #0
 8011818:	d1ed      	bne.n	80117f6 <__gethex+0x26a>
 801181a:	9801      	ldr	r0, [sp, #4]
 801181c:	4621      	mov	r1, r4
 801181e:	f000 fa8f 	bl	8011d40 <_Bfree>
 8011822:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011824:	2300      	movs	r3, #0
 8011826:	6013      	str	r3, [r2, #0]
 8011828:	2550      	movs	r5, #80	@ 0x50
 801182a:	e72b      	b.n	8011684 <__gethex+0xf8>
 801182c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801182e:	2b00      	cmp	r3, #0
 8011830:	d1f3      	bne.n	801181a <__gethex+0x28e>
 8011832:	e7e0      	b.n	80117f6 <__gethex+0x26a>
 8011834:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011836:	2b00      	cmp	r3, #0
 8011838:	d1dd      	bne.n	80117f6 <__gethex+0x26a>
 801183a:	e7ee      	b.n	801181a <__gethex+0x28e>
 801183c:	08013dd8 	.word	0x08013dd8
 8011840:	08013f7e 	.word	0x08013f7e
 8011844:	08013f8f 	.word	0x08013f8f
 8011848:	1e6f      	subs	r7, r5, #1
 801184a:	f1b9 0f00 	cmp.w	r9, #0
 801184e:	d130      	bne.n	80118b2 <__gethex+0x326>
 8011850:	b127      	cbz	r7, 801185c <__gethex+0x2d0>
 8011852:	4639      	mov	r1, r7
 8011854:	4620      	mov	r0, r4
 8011856:	f000 fec4 	bl	80125e2 <__any_on>
 801185a:	4681      	mov	r9, r0
 801185c:	117a      	asrs	r2, r7, #5
 801185e:	2301      	movs	r3, #1
 8011860:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8011864:	f007 071f 	and.w	r7, r7, #31
 8011868:	40bb      	lsls	r3, r7
 801186a:	4213      	tst	r3, r2
 801186c:	4629      	mov	r1, r5
 801186e:	4620      	mov	r0, r4
 8011870:	bf18      	it	ne
 8011872:	f049 0902 	orrne.w	r9, r9, #2
 8011876:	f7ff fe21 	bl	80114bc <rshift>
 801187a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801187e:	1b76      	subs	r6, r6, r5
 8011880:	2502      	movs	r5, #2
 8011882:	f1b9 0f00 	cmp.w	r9, #0
 8011886:	d047      	beq.n	8011918 <__gethex+0x38c>
 8011888:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801188c:	2b02      	cmp	r3, #2
 801188e:	d015      	beq.n	80118bc <__gethex+0x330>
 8011890:	2b03      	cmp	r3, #3
 8011892:	d017      	beq.n	80118c4 <__gethex+0x338>
 8011894:	2b01      	cmp	r3, #1
 8011896:	d109      	bne.n	80118ac <__gethex+0x320>
 8011898:	f019 0f02 	tst.w	r9, #2
 801189c:	d006      	beq.n	80118ac <__gethex+0x320>
 801189e:	f8da 3000 	ldr.w	r3, [sl]
 80118a2:	ea49 0903 	orr.w	r9, r9, r3
 80118a6:	f019 0f01 	tst.w	r9, #1
 80118aa:	d10e      	bne.n	80118ca <__gethex+0x33e>
 80118ac:	f045 0510 	orr.w	r5, r5, #16
 80118b0:	e032      	b.n	8011918 <__gethex+0x38c>
 80118b2:	f04f 0901 	mov.w	r9, #1
 80118b6:	e7d1      	b.n	801185c <__gethex+0x2d0>
 80118b8:	2501      	movs	r5, #1
 80118ba:	e7e2      	b.n	8011882 <__gethex+0x2f6>
 80118bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80118be:	f1c3 0301 	rsb	r3, r3, #1
 80118c2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80118c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80118c6:	2b00      	cmp	r3, #0
 80118c8:	d0f0      	beq.n	80118ac <__gethex+0x320>
 80118ca:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80118ce:	f104 0314 	add.w	r3, r4, #20
 80118d2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80118d6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80118da:	f04f 0c00 	mov.w	ip, #0
 80118de:	4618      	mov	r0, r3
 80118e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80118e4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80118e8:	d01b      	beq.n	8011922 <__gethex+0x396>
 80118ea:	3201      	adds	r2, #1
 80118ec:	6002      	str	r2, [r0, #0]
 80118ee:	2d02      	cmp	r5, #2
 80118f0:	f104 0314 	add.w	r3, r4, #20
 80118f4:	d13c      	bne.n	8011970 <__gethex+0x3e4>
 80118f6:	f8d8 2000 	ldr.w	r2, [r8]
 80118fa:	3a01      	subs	r2, #1
 80118fc:	42b2      	cmp	r2, r6
 80118fe:	d109      	bne.n	8011914 <__gethex+0x388>
 8011900:	1171      	asrs	r1, r6, #5
 8011902:	2201      	movs	r2, #1
 8011904:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011908:	f006 061f 	and.w	r6, r6, #31
 801190c:	fa02 f606 	lsl.w	r6, r2, r6
 8011910:	421e      	tst	r6, r3
 8011912:	d13a      	bne.n	801198a <__gethex+0x3fe>
 8011914:	f045 0520 	orr.w	r5, r5, #32
 8011918:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801191a:	601c      	str	r4, [r3, #0]
 801191c:	9b02      	ldr	r3, [sp, #8]
 801191e:	601f      	str	r7, [r3, #0]
 8011920:	e6b0      	b.n	8011684 <__gethex+0xf8>
 8011922:	4299      	cmp	r1, r3
 8011924:	f843 cc04 	str.w	ip, [r3, #-4]
 8011928:	d8d9      	bhi.n	80118de <__gethex+0x352>
 801192a:	68a3      	ldr	r3, [r4, #8]
 801192c:	459b      	cmp	fp, r3
 801192e:	db17      	blt.n	8011960 <__gethex+0x3d4>
 8011930:	6861      	ldr	r1, [r4, #4]
 8011932:	9801      	ldr	r0, [sp, #4]
 8011934:	3101      	adds	r1, #1
 8011936:	f000 f9c3 	bl	8011cc0 <_Balloc>
 801193a:	4681      	mov	r9, r0
 801193c:	b918      	cbnz	r0, 8011946 <__gethex+0x3ba>
 801193e:	4b1a      	ldr	r3, [pc, #104]	@ (80119a8 <__gethex+0x41c>)
 8011940:	4602      	mov	r2, r0
 8011942:	2184      	movs	r1, #132	@ 0x84
 8011944:	e6c5      	b.n	80116d2 <__gethex+0x146>
 8011946:	6922      	ldr	r2, [r4, #16]
 8011948:	3202      	adds	r2, #2
 801194a:	f104 010c 	add.w	r1, r4, #12
 801194e:	0092      	lsls	r2, r2, #2
 8011950:	300c      	adds	r0, #12
 8011952:	f7fe fee4 	bl	801071e <memcpy>
 8011956:	4621      	mov	r1, r4
 8011958:	9801      	ldr	r0, [sp, #4]
 801195a:	f000 f9f1 	bl	8011d40 <_Bfree>
 801195e:	464c      	mov	r4, r9
 8011960:	6923      	ldr	r3, [r4, #16]
 8011962:	1c5a      	adds	r2, r3, #1
 8011964:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011968:	6122      	str	r2, [r4, #16]
 801196a:	2201      	movs	r2, #1
 801196c:	615a      	str	r2, [r3, #20]
 801196e:	e7be      	b.n	80118ee <__gethex+0x362>
 8011970:	6922      	ldr	r2, [r4, #16]
 8011972:	455a      	cmp	r2, fp
 8011974:	dd0b      	ble.n	801198e <__gethex+0x402>
 8011976:	2101      	movs	r1, #1
 8011978:	4620      	mov	r0, r4
 801197a:	f7ff fd9f 	bl	80114bc <rshift>
 801197e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011982:	3701      	adds	r7, #1
 8011984:	42bb      	cmp	r3, r7
 8011986:	f6ff aee0 	blt.w	801174a <__gethex+0x1be>
 801198a:	2501      	movs	r5, #1
 801198c:	e7c2      	b.n	8011914 <__gethex+0x388>
 801198e:	f016 061f 	ands.w	r6, r6, #31
 8011992:	d0fa      	beq.n	801198a <__gethex+0x3fe>
 8011994:	4453      	add	r3, sl
 8011996:	f1c6 0620 	rsb	r6, r6, #32
 801199a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801199e:	f000 fa81 	bl	8011ea4 <__hi0bits>
 80119a2:	42b0      	cmp	r0, r6
 80119a4:	dbe7      	blt.n	8011976 <__gethex+0x3ea>
 80119a6:	e7f0      	b.n	801198a <__gethex+0x3fe>
 80119a8:	08013f7e 	.word	0x08013f7e

080119ac <L_shift>:
 80119ac:	f1c2 0208 	rsb	r2, r2, #8
 80119b0:	0092      	lsls	r2, r2, #2
 80119b2:	b570      	push	{r4, r5, r6, lr}
 80119b4:	f1c2 0620 	rsb	r6, r2, #32
 80119b8:	6843      	ldr	r3, [r0, #4]
 80119ba:	6804      	ldr	r4, [r0, #0]
 80119bc:	fa03 f506 	lsl.w	r5, r3, r6
 80119c0:	432c      	orrs	r4, r5
 80119c2:	40d3      	lsrs	r3, r2
 80119c4:	6004      	str	r4, [r0, #0]
 80119c6:	f840 3f04 	str.w	r3, [r0, #4]!
 80119ca:	4288      	cmp	r0, r1
 80119cc:	d3f4      	bcc.n	80119b8 <L_shift+0xc>
 80119ce:	bd70      	pop	{r4, r5, r6, pc}

080119d0 <__match>:
 80119d0:	b530      	push	{r4, r5, lr}
 80119d2:	6803      	ldr	r3, [r0, #0]
 80119d4:	3301      	adds	r3, #1
 80119d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80119da:	b914      	cbnz	r4, 80119e2 <__match+0x12>
 80119dc:	6003      	str	r3, [r0, #0]
 80119de:	2001      	movs	r0, #1
 80119e0:	bd30      	pop	{r4, r5, pc}
 80119e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80119e6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80119ea:	2d19      	cmp	r5, #25
 80119ec:	bf98      	it	ls
 80119ee:	3220      	addls	r2, #32
 80119f0:	42a2      	cmp	r2, r4
 80119f2:	d0f0      	beq.n	80119d6 <__match+0x6>
 80119f4:	2000      	movs	r0, #0
 80119f6:	e7f3      	b.n	80119e0 <__match+0x10>

080119f8 <__hexnan>:
 80119f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119fc:	680b      	ldr	r3, [r1, #0]
 80119fe:	6801      	ldr	r1, [r0, #0]
 8011a00:	115e      	asrs	r6, r3, #5
 8011a02:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011a06:	f013 031f 	ands.w	r3, r3, #31
 8011a0a:	b087      	sub	sp, #28
 8011a0c:	bf18      	it	ne
 8011a0e:	3604      	addne	r6, #4
 8011a10:	2500      	movs	r5, #0
 8011a12:	1f37      	subs	r7, r6, #4
 8011a14:	4682      	mov	sl, r0
 8011a16:	4690      	mov	r8, r2
 8011a18:	9301      	str	r3, [sp, #4]
 8011a1a:	f846 5c04 	str.w	r5, [r6, #-4]
 8011a1e:	46b9      	mov	r9, r7
 8011a20:	463c      	mov	r4, r7
 8011a22:	9502      	str	r5, [sp, #8]
 8011a24:	46ab      	mov	fp, r5
 8011a26:	784a      	ldrb	r2, [r1, #1]
 8011a28:	1c4b      	adds	r3, r1, #1
 8011a2a:	9303      	str	r3, [sp, #12]
 8011a2c:	b342      	cbz	r2, 8011a80 <__hexnan+0x88>
 8011a2e:	4610      	mov	r0, r2
 8011a30:	9105      	str	r1, [sp, #20]
 8011a32:	9204      	str	r2, [sp, #16]
 8011a34:	f7ff fd94 	bl	8011560 <__hexdig_fun>
 8011a38:	2800      	cmp	r0, #0
 8011a3a:	d151      	bne.n	8011ae0 <__hexnan+0xe8>
 8011a3c:	9a04      	ldr	r2, [sp, #16]
 8011a3e:	9905      	ldr	r1, [sp, #20]
 8011a40:	2a20      	cmp	r2, #32
 8011a42:	d818      	bhi.n	8011a76 <__hexnan+0x7e>
 8011a44:	9b02      	ldr	r3, [sp, #8]
 8011a46:	459b      	cmp	fp, r3
 8011a48:	dd13      	ble.n	8011a72 <__hexnan+0x7a>
 8011a4a:	454c      	cmp	r4, r9
 8011a4c:	d206      	bcs.n	8011a5c <__hexnan+0x64>
 8011a4e:	2d07      	cmp	r5, #7
 8011a50:	dc04      	bgt.n	8011a5c <__hexnan+0x64>
 8011a52:	462a      	mov	r2, r5
 8011a54:	4649      	mov	r1, r9
 8011a56:	4620      	mov	r0, r4
 8011a58:	f7ff ffa8 	bl	80119ac <L_shift>
 8011a5c:	4544      	cmp	r4, r8
 8011a5e:	d952      	bls.n	8011b06 <__hexnan+0x10e>
 8011a60:	2300      	movs	r3, #0
 8011a62:	f1a4 0904 	sub.w	r9, r4, #4
 8011a66:	f844 3c04 	str.w	r3, [r4, #-4]
 8011a6a:	f8cd b008 	str.w	fp, [sp, #8]
 8011a6e:	464c      	mov	r4, r9
 8011a70:	461d      	mov	r5, r3
 8011a72:	9903      	ldr	r1, [sp, #12]
 8011a74:	e7d7      	b.n	8011a26 <__hexnan+0x2e>
 8011a76:	2a29      	cmp	r2, #41	@ 0x29
 8011a78:	d157      	bne.n	8011b2a <__hexnan+0x132>
 8011a7a:	3102      	adds	r1, #2
 8011a7c:	f8ca 1000 	str.w	r1, [sl]
 8011a80:	f1bb 0f00 	cmp.w	fp, #0
 8011a84:	d051      	beq.n	8011b2a <__hexnan+0x132>
 8011a86:	454c      	cmp	r4, r9
 8011a88:	d206      	bcs.n	8011a98 <__hexnan+0xa0>
 8011a8a:	2d07      	cmp	r5, #7
 8011a8c:	dc04      	bgt.n	8011a98 <__hexnan+0xa0>
 8011a8e:	462a      	mov	r2, r5
 8011a90:	4649      	mov	r1, r9
 8011a92:	4620      	mov	r0, r4
 8011a94:	f7ff ff8a 	bl	80119ac <L_shift>
 8011a98:	4544      	cmp	r4, r8
 8011a9a:	d936      	bls.n	8011b0a <__hexnan+0x112>
 8011a9c:	f1a8 0204 	sub.w	r2, r8, #4
 8011aa0:	4623      	mov	r3, r4
 8011aa2:	f853 1b04 	ldr.w	r1, [r3], #4
 8011aa6:	f842 1f04 	str.w	r1, [r2, #4]!
 8011aaa:	429f      	cmp	r7, r3
 8011aac:	d2f9      	bcs.n	8011aa2 <__hexnan+0xaa>
 8011aae:	1b3b      	subs	r3, r7, r4
 8011ab0:	f023 0303 	bic.w	r3, r3, #3
 8011ab4:	3304      	adds	r3, #4
 8011ab6:	3401      	adds	r4, #1
 8011ab8:	3e03      	subs	r6, #3
 8011aba:	42b4      	cmp	r4, r6
 8011abc:	bf88      	it	hi
 8011abe:	2304      	movhi	r3, #4
 8011ac0:	4443      	add	r3, r8
 8011ac2:	2200      	movs	r2, #0
 8011ac4:	f843 2b04 	str.w	r2, [r3], #4
 8011ac8:	429f      	cmp	r7, r3
 8011aca:	d2fb      	bcs.n	8011ac4 <__hexnan+0xcc>
 8011acc:	683b      	ldr	r3, [r7, #0]
 8011ace:	b91b      	cbnz	r3, 8011ad8 <__hexnan+0xe0>
 8011ad0:	4547      	cmp	r7, r8
 8011ad2:	d128      	bne.n	8011b26 <__hexnan+0x12e>
 8011ad4:	2301      	movs	r3, #1
 8011ad6:	603b      	str	r3, [r7, #0]
 8011ad8:	2005      	movs	r0, #5
 8011ada:	b007      	add	sp, #28
 8011adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ae0:	3501      	adds	r5, #1
 8011ae2:	2d08      	cmp	r5, #8
 8011ae4:	f10b 0b01 	add.w	fp, fp, #1
 8011ae8:	dd06      	ble.n	8011af8 <__hexnan+0x100>
 8011aea:	4544      	cmp	r4, r8
 8011aec:	d9c1      	bls.n	8011a72 <__hexnan+0x7a>
 8011aee:	2300      	movs	r3, #0
 8011af0:	f844 3c04 	str.w	r3, [r4, #-4]
 8011af4:	2501      	movs	r5, #1
 8011af6:	3c04      	subs	r4, #4
 8011af8:	6822      	ldr	r2, [r4, #0]
 8011afa:	f000 000f 	and.w	r0, r0, #15
 8011afe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8011b02:	6020      	str	r0, [r4, #0]
 8011b04:	e7b5      	b.n	8011a72 <__hexnan+0x7a>
 8011b06:	2508      	movs	r5, #8
 8011b08:	e7b3      	b.n	8011a72 <__hexnan+0x7a>
 8011b0a:	9b01      	ldr	r3, [sp, #4]
 8011b0c:	2b00      	cmp	r3, #0
 8011b0e:	d0dd      	beq.n	8011acc <__hexnan+0xd4>
 8011b10:	f1c3 0320 	rsb	r3, r3, #32
 8011b14:	f04f 32ff 	mov.w	r2, #4294967295
 8011b18:	40da      	lsrs	r2, r3
 8011b1a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8011b1e:	4013      	ands	r3, r2
 8011b20:	f846 3c04 	str.w	r3, [r6, #-4]
 8011b24:	e7d2      	b.n	8011acc <__hexnan+0xd4>
 8011b26:	3f04      	subs	r7, #4
 8011b28:	e7d0      	b.n	8011acc <__hexnan+0xd4>
 8011b2a:	2004      	movs	r0, #4
 8011b2c:	e7d5      	b.n	8011ada <__hexnan+0xe2>
	...

08011b30 <malloc>:
 8011b30:	4b02      	ldr	r3, [pc, #8]	@ (8011b3c <malloc+0xc>)
 8011b32:	4601      	mov	r1, r0
 8011b34:	6818      	ldr	r0, [r3, #0]
 8011b36:	f000 b825 	b.w	8011b84 <_malloc_r>
 8011b3a:	bf00      	nop
 8011b3c:	200001a0 	.word	0x200001a0

08011b40 <sbrk_aligned>:
 8011b40:	b570      	push	{r4, r5, r6, lr}
 8011b42:	4e0f      	ldr	r6, [pc, #60]	@ (8011b80 <sbrk_aligned+0x40>)
 8011b44:	460c      	mov	r4, r1
 8011b46:	6831      	ldr	r1, [r6, #0]
 8011b48:	4605      	mov	r5, r0
 8011b4a:	b911      	cbnz	r1, 8011b52 <sbrk_aligned+0x12>
 8011b4c:	f000 ffa6 	bl	8012a9c <_sbrk_r>
 8011b50:	6030      	str	r0, [r6, #0]
 8011b52:	4621      	mov	r1, r4
 8011b54:	4628      	mov	r0, r5
 8011b56:	f000 ffa1 	bl	8012a9c <_sbrk_r>
 8011b5a:	1c43      	adds	r3, r0, #1
 8011b5c:	d103      	bne.n	8011b66 <sbrk_aligned+0x26>
 8011b5e:	f04f 34ff 	mov.w	r4, #4294967295
 8011b62:	4620      	mov	r0, r4
 8011b64:	bd70      	pop	{r4, r5, r6, pc}
 8011b66:	1cc4      	adds	r4, r0, #3
 8011b68:	f024 0403 	bic.w	r4, r4, #3
 8011b6c:	42a0      	cmp	r0, r4
 8011b6e:	d0f8      	beq.n	8011b62 <sbrk_aligned+0x22>
 8011b70:	1a21      	subs	r1, r4, r0
 8011b72:	4628      	mov	r0, r5
 8011b74:	f000 ff92 	bl	8012a9c <_sbrk_r>
 8011b78:	3001      	adds	r0, #1
 8011b7a:	d1f2      	bne.n	8011b62 <sbrk_aligned+0x22>
 8011b7c:	e7ef      	b.n	8011b5e <sbrk_aligned+0x1e>
 8011b7e:	bf00      	nop
 8011b80:	20006c24 	.word	0x20006c24

08011b84 <_malloc_r>:
 8011b84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011b88:	1ccd      	adds	r5, r1, #3
 8011b8a:	f025 0503 	bic.w	r5, r5, #3
 8011b8e:	3508      	adds	r5, #8
 8011b90:	2d0c      	cmp	r5, #12
 8011b92:	bf38      	it	cc
 8011b94:	250c      	movcc	r5, #12
 8011b96:	2d00      	cmp	r5, #0
 8011b98:	4606      	mov	r6, r0
 8011b9a:	db01      	blt.n	8011ba0 <_malloc_r+0x1c>
 8011b9c:	42a9      	cmp	r1, r5
 8011b9e:	d904      	bls.n	8011baa <_malloc_r+0x26>
 8011ba0:	230c      	movs	r3, #12
 8011ba2:	6033      	str	r3, [r6, #0]
 8011ba4:	2000      	movs	r0, #0
 8011ba6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011baa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011c80 <_malloc_r+0xfc>
 8011bae:	f000 f87b 	bl	8011ca8 <__malloc_lock>
 8011bb2:	f8d8 3000 	ldr.w	r3, [r8]
 8011bb6:	461c      	mov	r4, r3
 8011bb8:	bb44      	cbnz	r4, 8011c0c <_malloc_r+0x88>
 8011bba:	4629      	mov	r1, r5
 8011bbc:	4630      	mov	r0, r6
 8011bbe:	f7ff ffbf 	bl	8011b40 <sbrk_aligned>
 8011bc2:	1c43      	adds	r3, r0, #1
 8011bc4:	4604      	mov	r4, r0
 8011bc6:	d158      	bne.n	8011c7a <_malloc_r+0xf6>
 8011bc8:	f8d8 4000 	ldr.w	r4, [r8]
 8011bcc:	4627      	mov	r7, r4
 8011bce:	2f00      	cmp	r7, #0
 8011bd0:	d143      	bne.n	8011c5a <_malloc_r+0xd6>
 8011bd2:	2c00      	cmp	r4, #0
 8011bd4:	d04b      	beq.n	8011c6e <_malloc_r+0xea>
 8011bd6:	6823      	ldr	r3, [r4, #0]
 8011bd8:	4639      	mov	r1, r7
 8011bda:	4630      	mov	r0, r6
 8011bdc:	eb04 0903 	add.w	r9, r4, r3
 8011be0:	f000 ff5c 	bl	8012a9c <_sbrk_r>
 8011be4:	4581      	cmp	r9, r0
 8011be6:	d142      	bne.n	8011c6e <_malloc_r+0xea>
 8011be8:	6821      	ldr	r1, [r4, #0]
 8011bea:	1a6d      	subs	r5, r5, r1
 8011bec:	4629      	mov	r1, r5
 8011bee:	4630      	mov	r0, r6
 8011bf0:	f7ff ffa6 	bl	8011b40 <sbrk_aligned>
 8011bf4:	3001      	adds	r0, #1
 8011bf6:	d03a      	beq.n	8011c6e <_malloc_r+0xea>
 8011bf8:	6823      	ldr	r3, [r4, #0]
 8011bfa:	442b      	add	r3, r5
 8011bfc:	6023      	str	r3, [r4, #0]
 8011bfe:	f8d8 3000 	ldr.w	r3, [r8]
 8011c02:	685a      	ldr	r2, [r3, #4]
 8011c04:	bb62      	cbnz	r2, 8011c60 <_malloc_r+0xdc>
 8011c06:	f8c8 7000 	str.w	r7, [r8]
 8011c0a:	e00f      	b.n	8011c2c <_malloc_r+0xa8>
 8011c0c:	6822      	ldr	r2, [r4, #0]
 8011c0e:	1b52      	subs	r2, r2, r5
 8011c10:	d420      	bmi.n	8011c54 <_malloc_r+0xd0>
 8011c12:	2a0b      	cmp	r2, #11
 8011c14:	d917      	bls.n	8011c46 <_malloc_r+0xc2>
 8011c16:	1961      	adds	r1, r4, r5
 8011c18:	42a3      	cmp	r3, r4
 8011c1a:	6025      	str	r5, [r4, #0]
 8011c1c:	bf18      	it	ne
 8011c1e:	6059      	strne	r1, [r3, #4]
 8011c20:	6863      	ldr	r3, [r4, #4]
 8011c22:	bf08      	it	eq
 8011c24:	f8c8 1000 	streq.w	r1, [r8]
 8011c28:	5162      	str	r2, [r4, r5]
 8011c2a:	604b      	str	r3, [r1, #4]
 8011c2c:	4630      	mov	r0, r6
 8011c2e:	f000 f841 	bl	8011cb4 <__malloc_unlock>
 8011c32:	f104 000b 	add.w	r0, r4, #11
 8011c36:	1d23      	adds	r3, r4, #4
 8011c38:	f020 0007 	bic.w	r0, r0, #7
 8011c3c:	1ac2      	subs	r2, r0, r3
 8011c3e:	bf1c      	itt	ne
 8011c40:	1a1b      	subne	r3, r3, r0
 8011c42:	50a3      	strne	r3, [r4, r2]
 8011c44:	e7af      	b.n	8011ba6 <_malloc_r+0x22>
 8011c46:	6862      	ldr	r2, [r4, #4]
 8011c48:	42a3      	cmp	r3, r4
 8011c4a:	bf0c      	ite	eq
 8011c4c:	f8c8 2000 	streq.w	r2, [r8]
 8011c50:	605a      	strne	r2, [r3, #4]
 8011c52:	e7eb      	b.n	8011c2c <_malloc_r+0xa8>
 8011c54:	4623      	mov	r3, r4
 8011c56:	6864      	ldr	r4, [r4, #4]
 8011c58:	e7ae      	b.n	8011bb8 <_malloc_r+0x34>
 8011c5a:	463c      	mov	r4, r7
 8011c5c:	687f      	ldr	r7, [r7, #4]
 8011c5e:	e7b6      	b.n	8011bce <_malloc_r+0x4a>
 8011c60:	461a      	mov	r2, r3
 8011c62:	685b      	ldr	r3, [r3, #4]
 8011c64:	42a3      	cmp	r3, r4
 8011c66:	d1fb      	bne.n	8011c60 <_malloc_r+0xdc>
 8011c68:	2300      	movs	r3, #0
 8011c6a:	6053      	str	r3, [r2, #4]
 8011c6c:	e7de      	b.n	8011c2c <_malloc_r+0xa8>
 8011c6e:	230c      	movs	r3, #12
 8011c70:	6033      	str	r3, [r6, #0]
 8011c72:	4630      	mov	r0, r6
 8011c74:	f000 f81e 	bl	8011cb4 <__malloc_unlock>
 8011c78:	e794      	b.n	8011ba4 <_malloc_r+0x20>
 8011c7a:	6005      	str	r5, [r0, #0]
 8011c7c:	e7d6      	b.n	8011c2c <_malloc_r+0xa8>
 8011c7e:	bf00      	nop
 8011c80:	20006c28 	.word	0x20006c28

08011c84 <__ascii_mbtowc>:
 8011c84:	b082      	sub	sp, #8
 8011c86:	b901      	cbnz	r1, 8011c8a <__ascii_mbtowc+0x6>
 8011c88:	a901      	add	r1, sp, #4
 8011c8a:	b142      	cbz	r2, 8011c9e <__ascii_mbtowc+0x1a>
 8011c8c:	b14b      	cbz	r3, 8011ca2 <__ascii_mbtowc+0x1e>
 8011c8e:	7813      	ldrb	r3, [r2, #0]
 8011c90:	600b      	str	r3, [r1, #0]
 8011c92:	7812      	ldrb	r2, [r2, #0]
 8011c94:	1e10      	subs	r0, r2, #0
 8011c96:	bf18      	it	ne
 8011c98:	2001      	movne	r0, #1
 8011c9a:	b002      	add	sp, #8
 8011c9c:	4770      	bx	lr
 8011c9e:	4610      	mov	r0, r2
 8011ca0:	e7fb      	b.n	8011c9a <__ascii_mbtowc+0x16>
 8011ca2:	f06f 0001 	mvn.w	r0, #1
 8011ca6:	e7f8      	b.n	8011c9a <__ascii_mbtowc+0x16>

08011ca8 <__malloc_lock>:
 8011ca8:	4801      	ldr	r0, [pc, #4]	@ (8011cb0 <__malloc_lock+0x8>)
 8011caa:	f7fe bd36 	b.w	801071a <__retarget_lock_acquire_recursive>
 8011cae:	bf00      	nop
 8011cb0:	20006c20 	.word	0x20006c20

08011cb4 <__malloc_unlock>:
 8011cb4:	4801      	ldr	r0, [pc, #4]	@ (8011cbc <__malloc_unlock+0x8>)
 8011cb6:	f7fe bd31 	b.w	801071c <__retarget_lock_release_recursive>
 8011cba:	bf00      	nop
 8011cbc:	20006c20 	.word	0x20006c20

08011cc0 <_Balloc>:
 8011cc0:	b570      	push	{r4, r5, r6, lr}
 8011cc2:	69c6      	ldr	r6, [r0, #28]
 8011cc4:	4604      	mov	r4, r0
 8011cc6:	460d      	mov	r5, r1
 8011cc8:	b976      	cbnz	r6, 8011ce8 <_Balloc+0x28>
 8011cca:	2010      	movs	r0, #16
 8011ccc:	f7ff ff30 	bl	8011b30 <malloc>
 8011cd0:	4602      	mov	r2, r0
 8011cd2:	61e0      	str	r0, [r4, #28]
 8011cd4:	b920      	cbnz	r0, 8011ce0 <_Balloc+0x20>
 8011cd6:	4b18      	ldr	r3, [pc, #96]	@ (8011d38 <_Balloc+0x78>)
 8011cd8:	4818      	ldr	r0, [pc, #96]	@ (8011d3c <_Balloc+0x7c>)
 8011cda:	216b      	movs	r1, #107	@ 0x6b
 8011cdc:	f7fe fd38 	bl	8010750 <__assert_func>
 8011ce0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011ce4:	6006      	str	r6, [r0, #0]
 8011ce6:	60c6      	str	r6, [r0, #12]
 8011ce8:	69e6      	ldr	r6, [r4, #28]
 8011cea:	68f3      	ldr	r3, [r6, #12]
 8011cec:	b183      	cbz	r3, 8011d10 <_Balloc+0x50>
 8011cee:	69e3      	ldr	r3, [r4, #28]
 8011cf0:	68db      	ldr	r3, [r3, #12]
 8011cf2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011cf6:	b9b8      	cbnz	r0, 8011d28 <_Balloc+0x68>
 8011cf8:	2101      	movs	r1, #1
 8011cfa:	fa01 f605 	lsl.w	r6, r1, r5
 8011cfe:	1d72      	adds	r2, r6, #5
 8011d00:	0092      	lsls	r2, r2, #2
 8011d02:	4620      	mov	r0, r4
 8011d04:	f000 fee1 	bl	8012aca <_calloc_r>
 8011d08:	b160      	cbz	r0, 8011d24 <_Balloc+0x64>
 8011d0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011d0e:	e00e      	b.n	8011d2e <_Balloc+0x6e>
 8011d10:	2221      	movs	r2, #33	@ 0x21
 8011d12:	2104      	movs	r1, #4
 8011d14:	4620      	mov	r0, r4
 8011d16:	f000 fed8 	bl	8012aca <_calloc_r>
 8011d1a:	69e3      	ldr	r3, [r4, #28]
 8011d1c:	60f0      	str	r0, [r6, #12]
 8011d1e:	68db      	ldr	r3, [r3, #12]
 8011d20:	2b00      	cmp	r3, #0
 8011d22:	d1e4      	bne.n	8011cee <_Balloc+0x2e>
 8011d24:	2000      	movs	r0, #0
 8011d26:	bd70      	pop	{r4, r5, r6, pc}
 8011d28:	6802      	ldr	r2, [r0, #0]
 8011d2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011d2e:	2300      	movs	r3, #0
 8011d30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011d34:	e7f7      	b.n	8011d26 <_Balloc+0x66>
 8011d36:	bf00      	nop
 8011d38:	08013e64 	.word	0x08013e64
 8011d3c:	08013fef 	.word	0x08013fef

08011d40 <_Bfree>:
 8011d40:	b570      	push	{r4, r5, r6, lr}
 8011d42:	69c6      	ldr	r6, [r0, #28]
 8011d44:	4605      	mov	r5, r0
 8011d46:	460c      	mov	r4, r1
 8011d48:	b976      	cbnz	r6, 8011d68 <_Bfree+0x28>
 8011d4a:	2010      	movs	r0, #16
 8011d4c:	f7ff fef0 	bl	8011b30 <malloc>
 8011d50:	4602      	mov	r2, r0
 8011d52:	61e8      	str	r0, [r5, #28]
 8011d54:	b920      	cbnz	r0, 8011d60 <_Bfree+0x20>
 8011d56:	4b09      	ldr	r3, [pc, #36]	@ (8011d7c <_Bfree+0x3c>)
 8011d58:	4809      	ldr	r0, [pc, #36]	@ (8011d80 <_Bfree+0x40>)
 8011d5a:	218f      	movs	r1, #143	@ 0x8f
 8011d5c:	f7fe fcf8 	bl	8010750 <__assert_func>
 8011d60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011d64:	6006      	str	r6, [r0, #0]
 8011d66:	60c6      	str	r6, [r0, #12]
 8011d68:	b13c      	cbz	r4, 8011d7a <_Bfree+0x3a>
 8011d6a:	69eb      	ldr	r3, [r5, #28]
 8011d6c:	6862      	ldr	r2, [r4, #4]
 8011d6e:	68db      	ldr	r3, [r3, #12]
 8011d70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011d74:	6021      	str	r1, [r4, #0]
 8011d76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011d7a:	bd70      	pop	{r4, r5, r6, pc}
 8011d7c:	08013e64 	.word	0x08013e64
 8011d80:	08013fef 	.word	0x08013fef

08011d84 <__multadd>:
 8011d84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d88:	690d      	ldr	r5, [r1, #16]
 8011d8a:	4607      	mov	r7, r0
 8011d8c:	460c      	mov	r4, r1
 8011d8e:	461e      	mov	r6, r3
 8011d90:	f101 0c14 	add.w	ip, r1, #20
 8011d94:	2000      	movs	r0, #0
 8011d96:	f8dc 3000 	ldr.w	r3, [ip]
 8011d9a:	b299      	uxth	r1, r3
 8011d9c:	fb02 6101 	mla	r1, r2, r1, r6
 8011da0:	0c1e      	lsrs	r6, r3, #16
 8011da2:	0c0b      	lsrs	r3, r1, #16
 8011da4:	fb02 3306 	mla	r3, r2, r6, r3
 8011da8:	b289      	uxth	r1, r1
 8011daa:	3001      	adds	r0, #1
 8011dac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011db0:	4285      	cmp	r5, r0
 8011db2:	f84c 1b04 	str.w	r1, [ip], #4
 8011db6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011dba:	dcec      	bgt.n	8011d96 <__multadd+0x12>
 8011dbc:	b30e      	cbz	r6, 8011e02 <__multadd+0x7e>
 8011dbe:	68a3      	ldr	r3, [r4, #8]
 8011dc0:	42ab      	cmp	r3, r5
 8011dc2:	dc19      	bgt.n	8011df8 <__multadd+0x74>
 8011dc4:	6861      	ldr	r1, [r4, #4]
 8011dc6:	4638      	mov	r0, r7
 8011dc8:	3101      	adds	r1, #1
 8011dca:	f7ff ff79 	bl	8011cc0 <_Balloc>
 8011dce:	4680      	mov	r8, r0
 8011dd0:	b928      	cbnz	r0, 8011dde <__multadd+0x5a>
 8011dd2:	4602      	mov	r2, r0
 8011dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8011e08 <__multadd+0x84>)
 8011dd6:	480d      	ldr	r0, [pc, #52]	@ (8011e0c <__multadd+0x88>)
 8011dd8:	21ba      	movs	r1, #186	@ 0xba
 8011dda:	f7fe fcb9 	bl	8010750 <__assert_func>
 8011dde:	6922      	ldr	r2, [r4, #16]
 8011de0:	3202      	adds	r2, #2
 8011de2:	f104 010c 	add.w	r1, r4, #12
 8011de6:	0092      	lsls	r2, r2, #2
 8011de8:	300c      	adds	r0, #12
 8011dea:	f7fe fc98 	bl	801071e <memcpy>
 8011dee:	4621      	mov	r1, r4
 8011df0:	4638      	mov	r0, r7
 8011df2:	f7ff ffa5 	bl	8011d40 <_Bfree>
 8011df6:	4644      	mov	r4, r8
 8011df8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011dfc:	3501      	adds	r5, #1
 8011dfe:	615e      	str	r6, [r3, #20]
 8011e00:	6125      	str	r5, [r4, #16]
 8011e02:	4620      	mov	r0, r4
 8011e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e08:	08013f7e 	.word	0x08013f7e
 8011e0c:	08013fef 	.word	0x08013fef

08011e10 <__s2b>:
 8011e10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011e14:	460c      	mov	r4, r1
 8011e16:	4615      	mov	r5, r2
 8011e18:	461f      	mov	r7, r3
 8011e1a:	2209      	movs	r2, #9
 8011e1c:	3308      	adds	r3, #8
 8011e1e:	4606      	mov	r6, r0
 8011e20:	fb93 f3f2 	sdiv	r3, r3, r2
 8011e24:	2100      	movs	r1, #0
 8011e26:	2201      	movs	r2, #1
 8011e28:	429a      	cmp	r2, r3
 8011e2a:	db09      	blt.n	8011e40 <__s2b+0x30>
 8011e2c:	4630      	mov	r0, r6
 8011e2e:	f7ff ff47 	bl	8011cc0 <_Balloc>
 8011e32:	b940      	cbnz	r0, 8011e46 <__s2b+0x36>
 8011e34:	4602      	mov	r2, r0
 8011e36:	4b19      	ldr	r3, [pc, #100]	@ (8011e9c <__s2b+0x8c>)
 8011e38:	4819      	ldr	r0, [pc, #100]	@ (8011ea0 <__s2b+0x90>)
 8011e3a:	21d3      	movs	r1, #211	@ 0xd3
 8011e3c:	f7fe fc88 	bl	8010750 <__assert_func>
 8011e40:	0052      	lsls	r2, r2, #1
 8011e42:	3101      	adds	r1, #1
 8011e44:	e7f0      	b.n	8011e28 <__s2b+0x18>
 8011e46:	9b08      	ldr	r3, [sp, #32]
 8011e48:	6143      	str	r3, [r0, #20]
 8011e4a:	2d09      	cmp	r5, #9
 8011e4c:	f04f 0301 	mov.w	r3, #1
 8011e50:	6103      	str	r3, [r0, #16]
 8011e52:	dd16      	ble.n	8011e82 <__s2b+0x72>
 8011e54:	f104 0909 	add.w	r9, r4, #9
 8011e58:	46c8      	mov	r8, r9
 8011e5a:	442c      	add	r4, r5
 8011e5c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011e60:	4601      	mov	r1, r0
 8011e62:	3b30      	subs	r3, #48	@ 0x30
 8011e64:	220a      	movs	r2, #10
 8011e66:	4630      	mov	r0, r6
 8011e68:	f7ff ff8c 	bl	8011d84 <__multadd>
 8011e6c:	45a0      	cmp	r8, r4
 8011e6e:	d1f5      	bne.n	8011e5c <__s2b+0x4c>
 8011e70:	f1a5 0408 	sub.w	r4, r5, #8
 8011e74:	444c      	add	r4, r9
 8011e76:	1b2d      	subs	r5, r5, r4
 8011e78:	1963      	adds	r3, r4, r5
 8011e7a:	42bb      	cmp	r3, r7
 8011e7c:	db04      	blt.n	8011e88 <__s2b+0x78>
 8011e7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011e82:	340a      	adds	r4, #10
 8011e84:	2509      	movs	r5, #9
 8011e86:	e7f6      	b.n	8011e76 <__s2b+0x66>
 8011e88:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011e8c:	4601      	mov	r1, r0
 8011e8e:	3b30      	subs	r3, #48	@ 0x30
 8011e90:	220a      	movs	r2, #10
 8011e92:	4630      	mov	r0, r6
 8011e94:	f7ff ff76 	bl	8011d84 <__multadd>
 8011e98:	e7ee      	b.n	8011e78 <__s2b+0x68>
 8011e9a:	bf00      	nop
 8011e9c:	08013f7e 	.word	0x08013f7e
 8011ea0:	08013fef 	.word	0x08013fef

08011ea4 <__hi0bits>:
 8011ea4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011ea8:	4603      	mov	r3, r0
 8011eaa:	bf36      	itet	cc
 8011eac:	0403      	lslcc	r3, r0, #16
 8011eae:	2000      	movcs	r0, #0
 8011eb0:	2010      	movcc	r0, #16
 8011eb2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011eb6:	bf3c      	itt	cc
 8011eb8:	021b      	lslcc	r3, r3, #8
 8011eba:	3008      	addcc	r0, #8
 8011ebc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011ec0:	bf3c      	itt	cc
 8011ec2:	011b      	lslcc	r3, r3, #4
 8011ec4:	3004      	addcc	r0, #4
 8011ec6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011eca:	bf3c      	itt	cc
 8011ecc:	009b      	lslcc	r3, r3, #2
 8011ece:	3002      	addcc	r0, #2
 8011ed0:	2b00      	cmp	r3, #0
 8011ed2:	db05      	blt.n	8011ee0 <__hi0bits+0x3c>
 8011ed4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011ed8:	f100 0001 	add.w	r0, r0, #1
 8011edc:	bf08      	it	eq
 8011ede:	2020      	moveq	r0, #32
 8011ee0:	4770      	bx	lr

08011ee2 <__lo0bits>:
 8011ee2:	6803      	ldr	r3, [r0, #0]
 8011ee4:	4602      	mov	r2, r0
 8011ee6:	f013 0007 	ands.w	r0, r3, #7
 8011eea:	d00b      	beq.n	8011f04 <__lo0bits+0x22>
 8011eec:	07d9      	lsls	r1, r3, #31
 8011eee:	d421      	bmi.n	8011f34 <__lo0bits+0x52>
 8011ef0:	0798      	lsls	r0, r3, #30
 8011ef2:	bf49      	itett	mi
 8011ef4:	085b      	lsrmi	r3, r3, #1
 8011ef6:	089b      	lsrpl	r3, r3, #2
 8011ef8:	2001      	movmi	r0, #1
 8011efa:	6013      	strmi	r3, [r2, #0]
 8011efc:	bf5c      	itt	pl
 8011efe:	6013      	strpl	r3, [r2, #0]
 8011f00:	2002      	movpl	r0, #2
 8011f02:	4770      	bx	lr
 8011f04:	b299      	uxth	r1, r3
 8011f06:	b909      	cbnz	r1, 8011f0c <__lo0bits+0x2a>
 8011f08:	0c1b      	lsrs	r3, r3, #16
 8011f0a:	2010      	movs	r0, #16
 8011f0c:	b2d9      	uxtb	r1, r3
 8011f0e:	b909      	cbnz	r1, 8011f14 <__lo0bits+0x32>
 8011f10:	3008      	adds	r0, #8
 8011f12:	0a1b      	lsrs	r3, r3, #8
 8011f14:	0719      	lsls	r1, r3, #28
 8011f16:	bf04      	itt	eq
 8011f18:	091b      	lsreq	r3, r3, #4
 8011f1a:	3004      	addeq	r0, #4
 8011f1c:	0799      	lsls	r1, r3, #30
 8011f1e:	bf04      	itt	eq
 8011f20:	089b      	lsreq	r3, r3, #2
 8011f22:	3002      	addeq	r0, #2
 8011f24:	07d9      	lsls	r1, r3, #31
 8011f26:	d403      	bmi.n	8011f30 <__lo0bits+0x4e>
 8011f28:	085b      	lsrs	r3, r3, #1
 8011f2a:	f100 0001 	add.w	r0, r0, #1
 8011f2e:	d003      	beq.n	8011f38 <__lo0bits+0x56>
 8011f30:	6013      	str	r3, [r2, #0]
 8011f32:	4770      	bx	lr
 8011f34:	2000      	movs	r0, #0
 8011f36:	4770      	bx	lr
 8011f38:	2020      	movs	r0, #32
 8011f3a:	4770      	bx	lr

08011f3c <__i2b>:
 8011f3c:	b510      	push	{r4, lr}
 8011f3e:	460c      	mov	r4, r1
 8011f40:	2101      	movs	r1, #1
 8011f42:	f7ff febd 	bl	8011cc0 <_Balloc>
 8011f46:	4602      	mov	r2, r0
 8011f48:	b928      	cbnz	r0, 8011f56 <__i2b+0x1a>
 8011f4a:	4b05      	ldr	r3, [pc, #20]	@ (8011f60 <__i2b+0x24>)
 8011f4c:	4805      	ldr	r0, [pc, #20]	@ (8011f64 <__i2b+0x28>)
 8011f4e:	f240 1145 	movw	r1, #325	@ 0x145
 8011f52:	f7fe fbfd 	bl	8010750 <__assert_func>
 8011f56:	2301      	movs	r3, #1
 8011f58:	6144      	str	r4, [r0, #20]
 8011f5a:	6103      	str	r3, [r0, #16]
 8011f5c:	bd10      	pop	{r4, pc}
 8011f5e:	bf00      	nop
 8011f60:	08013f7e 	.word	0x08013f7e
 8011f64:	08013fef 	.word	0x08013fef

08011f68 <__multiply>:
 8011f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f6c:	4614      	mov	r4, r2
 8011f6e:	690a      	ldr	r2, [r1, #16]
 8011f70:	6923      	ldr	r3, [r4, #16]
 8011f72:	429a      	cmp	r2, r3
 8011f74:	bfa8      	it	ge
 8011f76:	4623      	movge	r3, r4
 8011f78:	460f      	mov	r7, r1
 8011f7a:	bfa4      	itt	ge
 8011f7c:	460c      	movge	r4, r1
 8011f7e:	461f      	movge	r7, r3
 8011f80:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8011f84:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8011f88:	68a3      	ldr	r3, [r4, #8]
 8011f8a:	6861      	ldr	r1, [r4, #4]
 8011f8c:	eb0a 0609 	add.w	r6, sl, r9
 8011f90:	42b3      	cmp	r3, r6
 8011f92:	b085      	sub	sp, #20
 8011f94:	bfb8      	it	lt
 8011f96:	3101      	addlt	r1, #1
 8011f98:	f7ff fe92 	bl	8011cc0 <_Balloc>
 8011f9c:	b930      	cbnz	r0, 8011fac <__multiply+0x44>
 8011f9e:	4602      	mov	r2, r0
 8011fa0:	4b44      	ldr	r3, [pc, #272]	@ (80120b4 <__multiply+0x14c>)
 8011fa2:	4845      	ldr	r0, [pc, #276]	@ (80120b8 <__multiply+0x150>)
 8011fa4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011fa8:	f7fe fbd2 	bl	8010750 <__assert_func>
 8011fac:	f100 0514 	add.w	r5, r0, #20
 8011fb0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011fb4:	462b      	mov	r3, r5
 8011fb6:	2200      	movs	r2, #0
 8011fb8:	4543      	cmp	r3, r8
 8011fba:	d321      	bcc.n	8012000 <__multiply+0x98>
 8011fbc:	f107 0114 	add.w	r1, r7, #20
 8011fc0:	f104 0214 	add.w	r2, r4, #20
 8011fc4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8011fc8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8011fcc:	9302      	str	r3, [sp, #8]
 8011fce:	1b13      	subs	r3, r2, r4
 8011fd0:	3b15      	subs	r3, #21
 8011fd2:	f023 0303 	bic.w	r3, r3, #3
 8011fd6:	3304      	adds	r3, #4
 8011fd8:	f104 0715 	add.w	r7, r4, #21
 8011fdc:	42ba      	cmp	r2, r7
 8011fde:	bf38      	it	cc
 8011fe0:	2304      	movcc	r3, #4
 8011fe2:	9301      	str	r3, [sp, #4]
 8011fe4:	9b02      	ldr	r3, [sp, #8]
 8011fe6:	9103      	str	r1, [sp, #12]
 8011fe8:	428b      	cmp	r3, r1
 8011fea:	d80c      	bhi.n	8012006 <__multiply+0x9e>
 8011fec:	2e00      	cmp	r6, #0
 8011fee:	dd03      	ble.n	8011ff8 <__multiply+0x90>
 8011ff0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d05b      	beq.n	80120b0 <__multiply+0x148>
 8011ff8:	6106      	str	r6, [r0, #16]
 8011ffa:	b005      	add	sp, #20
 8011ffc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012000:	f843 2b04 	str.w	r2, [r3], #4
 8012004:	e7d8      	b.n	8011fb8 <__multiply+0x50>
 8012006:	f8b1 a000 	ldrh.w	sl, [r1]
 801200a:	f1ba 0f00 	cmp.w	sl, #0
 801200e:	d024      	beq.n	801205a <__multiply+0xf2>
 8012010:	f104 0e14 	add.w	lr, r4, #20
 8012014:	46a9      	mov	r9, r5
 8012016:	f04f 0c00 	mov.w	ip, #0
 801201a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801201e:	f8d9 3000 	ldr.w	r3, [r9]
 8012022:	fa1f fb87 	uxth.w	fp, r7
 8012026:	b29b      	uxth	r3, r3
 8012028:	fb0a 330b 	mla	r3, sl, fp, r3
 801202c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8012030:	f8d9 7000 	ldr.w	r7, [r9]
 8012034:	4463      	add	r3, ip
 8012036:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801203a:	fb0a c70b 	mla	r7, sl, fp, ip
 801203e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8012042:	b29b      	uxth	r3, r3
 8012044:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8012048:	4572      	cmp	r2, lr
 801204a:	f849 3b04 	str.w	r3, [r9], #4
 801204e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8012052:	d8e2      	bhi.n	801201a <__multiply+0xb2>
 8012054:	9b01      	ldr	r3, [sp, #4]
 8012056:	f845 c003 	str.w	ip, [r5, r3]
 801205a:	9b03      	ldr	r3, [sp, #12]
 801205c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8012060:	3104      	adds	r1, #4
 8012062:	f1b9 0f00 	cmp.w	r9, #0
 8012066:	d021      	beq.n	80120ac <__multiply+0x144>
 8012068:	682b      	ldr	r3, [r5, #0]
 801206a:	f104 0c14 	add.w	ip, r4, #20
 801206e:	46ae      	mov	lr, r5
 8012070:	f04f 0a00 	mov.w	sl, #0
 8012074:	f8bc b000 	ldrh.w	fp, [ip]
 8012078:	f8be 7002 	ldrh.w	r7, [lr, #2]
 801207c:	fb09 770b 	mla	r7, r9, fp, r7
 8012080:	4457      	add	r7, sl
 8012082:	b29b      	uxth	r3, r3
 8012084:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8012088:	f84e 3b04 	str.w	r3, [lr], #4
 801208c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012090:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012094:	f8be 3000 	ldrh.w	r3, [lr]
 8012098:	fb09 330a 	mla	r3, r9, sl, r3
 801209c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80120a0:	4562      	cmp	r2, ip
 80120a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80120a6:	d8e5      	bhi.n	8012074 <__multiply+0x10c>
 80120a8:	9f01      	ldr	r7, [sp, #4]
 80120aa:	51eb      	str	r3, [r5, r7]
 80120ac:	3504      	adds	r5, #4
 80120ae:	e799      	b.n	8011fe4 <__multiply+0x7c>
 80120b0:	3e01      	subs	r6, #1
 80120b2:	e79b      	b.n	8011fec <__multiply+0x84>
 80120b4:	08013f7e 	.word	0x08013f7e
 80120b8:	08013fef 	.word	0x08013fef

080120bc <__pow5mult>:
 80120bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80120c0:	4615      	mov	r5, r2
 80120c2:	f012 0203 	ands.w	r2, r2, #3
 80120c6:	4607      	mov	r7, r0
 80120c8:	460e      	mov	r6, r1
 80120ca:	d007      	beq.n	80120dc <__pow5mult+0x20>
 80120cc:	4c25      	ldr	r4, [pc, #148]	@ (8012164 <__pow5mult+0xa8>)
 80120ce:	3a01      	subs	r2, #1
 80120d0:	2300      	movs	r3, #0
 80120d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80120d6:	f7ff fe55 	bl	8011d84 <__multadd>
 80120da:	4606      	mov	r6, r0
 80120dc:	10ad      	asrs	r5, r5, #2
 80120de:	d03d      	beq.n	801215c <__pow5mult+0xa0>
 80120e0:	69fc      	ldr	r4, [r7, #28]
 80120e2:	b97c      	cbnz	r4, 8012104 <__pow5mult+0x48>
 80120e4:	2010      	movs	r0, #16
 80120e6:	f7ff fd23 	bl	8011b30 <malloc>
 80120ea:	4602      	mov	r2, r0
 80120ec:	61f8      	str	r0, [r7, #28]
 80120ee:	b928      	cbnz	r0, 80120fc <__pow5mult+0x40>
 80120f0:	4b1d      	ldr	r3, [pc, #116]	@ (8012168 <__pow5mult+0xac>)
 80120f2:	481e      	ldr	r0, [pc, #120]	@ (801216c <__pow5mult+0xb0>)
 80120f4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80120f8:	f7fe fb2a 	bl	8010750 <__assert_func>
 80120fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012100:	6004      	str	r4, [r0, #0]
 8012102:	60c4      	str	r4, [r0, #12]
 8012104:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8012108:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801210c:	b94c      	cbnz	r4, 8012122 <__pow5mult+0x66>
 801210e:	f240 2171 	movw	r1, #625	@ 0x271
 8012112:	4638      	mov	r0, r7
 8012114:	f7ff ff12 	bl	8011f3c <__i2b>
 8012118:	2300      	movs	r3, #0
 801211a:	f8c8 0008 	str.w	r0, [r8, #8]
 801211e:	4604      	mov	r4, r0
 8012120:	6003      	str	r3, [r0, #0]
 8012122:	f04f 0900 	mov.w	r9, #0
 8012126:	07eb      	lsls	r3, r5, #31
 8012128:	d50a      	bpl.n	8012140 <__pow5mult+0x84>
 801212a:	4631      	mov	r1, r6
 801212c:	4622      	mov	r2, r4
 801212e:	4638      	mov	r0, r7
 8012130:	f7ff ff1a 	bl	8011f68 <__multiply>
 8012134:	4631      	mov	r1, r6
 8012136:	4680      	mov	r8, r0
 8012138:	4638      	mov	r0, r7
 801213a:	f7ff fe01 	bl	8011d40 <_Bfree>
 801213e:	4646      	mov	r6, r8
 8012140:	106d      	asrs	r5, r5, #1
 8012142:	d00b      	beq.n	801215c <__pow5mult+0xa0>
 8012144:	6820      	ldr	r0, [r4, #0]
 8012146:	b938      	cbnz	r0, 8012158 <__pow5mult+0x9c>
 8012148:	4622      	mov	r2, r4
 801214a:	4621      	mov	r1, r4
 801214c:	4638      	mov	r0, r7
 801214e:	f7ff ff0b 	bl	8011f68 <__multiply>
 8012152:	6020      	str	r0, [r4, #0]
 8012154:	f8c0 9000 	str.w	r9, [r0]
 8012158:	4604      	mov	r4, r0
 801215a:	e7e4      	b.n	8012126 <__pow5mult+0x6a>
 801215c:	4630      	mov	r0, r6
 801215e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012162:	bf00      	nop
 8012164:	08014048 	.word	0x08014048
 8012168:	08013e64 	.word	0x08013e64
 801216c:	08013fef 	.word	0x08013fef

08012170 <__lshift>:
 8012170:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012174:	460c      	mov	r4, r1
 8012176:	6849      	ldr	r1, [r1, #4]
 8012178:	6923      	ldr	r3, [r4, #16]
 801217a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801217e:	68a3      	ldr	r3, [r4, #8]
 8012180:	4607      	mov	r7, r0
 8012182:	4691      	mov	r9, r2
 8012184:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012188:	f108 0601 	add.w	r6, r8, #1
 801218c:	42b3      	cmp	r3, r6
 801218e:	db0b      	blt.n	80121a8 <__lshift+0x38>
 8012190:	4638      	mov	r0, r7
 8012192:	f7ff fd95 	bl	8011cc0 <_Balloc>
 8012196:	4605      	mov	r5, r0
 8012198:	b948      	cbnz	r0, 80121ae <__lshift+0x3e>
 801219a:	4602      	mov	r2, r0
 801219c:	4b28      	ldr	r3, [pc, #160]	@ (8012240 <__lshift+0xd0>)
 801219e:	4829      	ldr	r0, [pc, #164]	@ (8012244 <__lshift+0xd4>)
 80121a0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80121a4:	f7fe fad4 	bl	8010750 <__assert_func>
 80121a8:	3101      	adds	r1, #1
 80121aa:	005b      	lsls	r3, r3, #1
 80121ac:	e7ee      	b.n	801218c <__lshift+0x1c>
 80121ae:	2300      	movs	r3, #0
 80121b0:	f100 0114 	add.w	r1, r0, #20
 80121b4:	f100 0210 	add.w	r2, r0, #16
 80121b8:	4618      	mov	r0, r3
 80121ba:	4553      	cmp	r3, sl
 80121bc:	db33      	blt.n	8012226 <__lshift+0xb6>
 80121be:	6920      	ldr	r0, [r4, #16]
 80121c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80121c4:	f104 0314 	add.w	r3, r4, #20
 80121c8:	f019 091f 	ands.w	r9, r9, #31
 80121cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80121d0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80121d4:	d02b      	beq.n	801222e <__lshift+0xbe>
 80121d6:	f1c9 0e20 	rsb	lr, r9, #32
 80121da:	468a      	mov	sl, r1
 80121dc:	2200      	movs	r2, #0
 80121de:	6818      	ldr	r0, [r3, #0]
 80121e0:	fa00 f009 	lsl.w	r0, r0, r9
 80121e4:	4310      	orrs	r0, r2
 80121e6:	f84a 0b04 	str.w	r0, [sl], #4
 80121ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80121ee:	459c      	cmp	ip, r3
 80121f0:	fa22 f20e 	lsr.w	r2, r2, lr
 80121f4:	d8f3      	bhi.n	80121de <__lshift+0x6e>
 80121f6:	ebac 0304 	sub.w	r3, ip, r4
 80121fa:	3b15      	subs	r3, #21
 80121fc:	f023 0303 	bic.w	r3, r3, #3
 8012200:	3304      	adds	r3, #4
 8012202:	f104 0015 	add.w	r0, r4, #21
 8012206:	4584      	cmp	ip, r0
 8012208:	bf38      	it	cc
 801220a:	2304      	movcc	r3, #4
 801220c:	50ca      	str	r2, [r1, r3]
 801220e:	b10a      	cbz	r2, 8012214 <__lshift+0xa4>
 8012210:	f108 0602 	add.w	r6, r8, #2
 8012214:	3e01      	subs	r6, #1
 8012216:	4638      	mov	r0, r7
 8012218:	612e      	str	r6, [r5, #16]
 801221a:	4621      	mov	r1, r4
 801221c:	f7ff fd90 	bl	8011d40 <_Bfree>
 8012220:	4628      	mov	r0, r5
 8012222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012226:	f842 0f04 	str.w	r0, [r2, #4]!
 801222a:	3301      	adds	r3, #1
 801222c:	e7c5      	b.n	80121ba <__lshift+0x4a>
 801222e:	3904      	subs	r1, #4
 8012230:	f853 2b04 	ldr.w	r2, [r3], #4
 8012234:	f841 2f04 	str.w	r2, [r1, #4]!
 8012238:	459c      	cmp	ip, r3
 801223a:	d8f9      	bhi.n	8012230 <__lshift+0xc0>
 801223c:	e7ea      	b.n	8012214 <__lshift+0xa4>
 801223e:	bf00      	nop
 8012240:	08013f7e 	.word	0x08013f7e
 8012244:	08013fef 	.word	0x08013fef

08012248 <__mcmp>:
 8012248:	690a      	ldr	r2, [r1, #16]
 801224a:	4603      	mov	r3, r0
 801224c:	6900      	ldr	r0, [r0, #16]
 801224e:	1a80      	subs	r0, r0, r2
 8012250:	b530      	push	{r4, r5, lr}
 8012252:	d10e      	bne.n	8012272 <__mcmp+0x2a>
 8012254:	3314      	adds	r3, #20
 8012256:	3114      	adds	r1, #20
 8012258:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801225c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012260:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012264:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012268:	4295      	cmp	r5, r2
 801226a:	d003      	beq.n	8012274 <__mcmp+0x2c>
 801226c:	d205      	bcs.n	801227a <__mcmp+0x32>
 801226e:	f04f 30ff 	mov.w	r0, #4294967295
 8012272:	bd30      	pop	{r4, r5, pc}
 8012274:	42a3      	cmp	r3, r4
 8012276:	d3f3      	bcc.n	8012260 <__mcmp+0x18>
 8012278:	e7fb      	b.n	8012272 <__mcmp+0x2a>
 801227a:	2001      	movs	r0, #1
 801227c:	e7f9      	b.n	8012272 <__mcmp+0x2a>
	...

08012280 <__mdiff>:
 8012280:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012284:	4689      	mov	r9, r1
 8012286:	4606      	mov	r6, r0
 8012288:	4611      	mov	r1, r2
 801228a:	4648      	mov	r0, r9
 801228c:	4614      	mov	r4, r2
 801228e:	f7ff ffdb 	bl	8012248 <__mcmp>
 8012292:	1e05      	subs	r5, r0, #0
 8012294:	d112      	bne.n	80122bc <__mdiff+0x3c>
 8012296:	4629      	mov	r1, r5
 8012298:	4630      	mov	r0, r6
 801229a:	f7ff fd11 	bl	8011cc0 <_Balloc>
 801229e:	4602      	mov	r2, r0
 80122a0:	b928      	cbnz	r0, 80122ae <__mdiff+0x2e>
 80122a2:	4b3f      	ldr	r3, [pc, #252]	@ (80123a0 <__mdiff+0x120>)
 80122a4:	f240 2137 	movw	r1, #567	@ 0x237
 80122a8:	483e      	ldr	r0, [pc, #248]	@ (80123a4 <__mdiff+0x124>)
 80122aa:	f7fe fa51 	bl	8010750 <__assert_func>
 80122ae:	2301      	movs	r3, #1
 80122b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80122b4:	4610      	mov	r0, r2
 80122b6:	b003      	add	sp, #12
 80122b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80122bc:	bfbc      	itt	lt
 80122be:	464b      	movlt	r3, r9
 80122c0:	46a1      	movlt	r9, r4
 80122c2:	4630      	mov	r0, r6
 80122c4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80122c8:	bfba      	itte	lt
 80122ca:	461c      	movlt	r4, r3
 80122cc:	2501      	movlt	r5, #1
 80122ce:	2500      	movge	r5, #0
 80122d0:	f7ff fcf6 	bl	8011cc0 <_Balloc>
 80122d4:	4602      	mov	r2, r0
 80122d6:	b918      	cbnz	r0, 80122e0 <__mdiff+0x60>
 80122d8:	4b31      	ldr	r3, [pc, #196]	@ (80123a0 <__mdiff+0x120>)
 80122da:	f240 2145 	movw	r1, #581	@ 0x245
 80122de:	e7e3      	b.n	80122a8 <__mdiff+0x28>
 80122e0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80122e4:	6926      	ldr	r6, [r4, #16]
 80122e6:	60c5      	str	r5, [r0, #12]
 80122e8:	f109 0310 	add.w	r3, r9, #16
 80122ec:	f109 0514 	add.w	r5, r9, #20
 80122f0:	f104 0e14 	add.w	lr, r4, #20
 80122f4:	f100 0b14 	add.w	fp, r0, #20
 80122f8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80122fc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012300:	9301      	str	r3, [sp, #4]
 8012302:	46d9      	mov	r9, fp
 8012304:	f04f 0c00 	mov.w	ip, #0
 8012308:	9b01      	ldr	r3, [sp, #4]
 801230a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801230e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8012312:	9301      	str	r3, [sp, #4]
 8012314:	fa1f f38a 	uxth.w	r3, sl
 8012318:	4619      	mov	r1, r3
 801231a:	b283      	uxth	r3, r0
 801231c:	1acb      	subs	r3, r1, r3
 801231e:	0c00      	lsrs	r0, r0, #16
 8012320:	4463      	add	r3, ip
 8012322:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8012326:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801232a:	b29b      	uxth	r3, r3
 801232c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012330:	4576      	cmp	r6, lr
 8012332:	f849 3b04 	str.w	r3, [r9], #4
 8012336:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801233a:	d8e5      	bhi.n	8012308 <__mdiff+0x88>
 801233c:	1b33      	subs	r3, r6, r4
 801233e:	3b15      	subs	r3, #21
 8012340:	f023 0303 	bic.w	r3, r3, #3
 8012344:	3415      	adds	r4, #21
 8012346:	3304      	adds	r3, #4
 8012348:	42a6      	cmp	r6, r4
 801234a:	bf38      	it	cc
 801234c:	2304      	movcc	r3, #4
 801234e:	441d      	add	r5, r3
 8012350:	445b      	add	r3, fp
 8012352:	461e      	mov	r6, r3
 8012354:	462c      	mov	r4, r5
 8012356:	4544      	cmp	r4, r8
 8012358:	d30e      	bcc.n	8012378 <__mdiff+0xf8>
 801235a:	f108 0103 	add.w	r1, r8, #3
 801235e:	1b49      	subs	r1, r1, r5
 8012360:	f021 0103 	bic.w	r1, r1, #3
 8012364:	3d03      	subs	r5, #3
 8012366:	45a8      	cmp	r8, r5
 8012368:	bf38      	it	cc
 801236a:	2100      	movcc	r1, #0
 801236c:	440b      	add	r3, r1
 801236e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012372:	b191      	cbz	r1, 801239a <__mdiff+0x11a>
 8012374:	6117      	str	r7, [r2, #16]
 8012376:	e79d      	b.n	80122b4 <__mdiff+0x34>
 8012378:	f854 1b04 	ldr.w	r1, [r4], #4
 801237c:	46e6      	mov	lr, ip
 801237e:	0c08      	lsrs	r0, r1, #16
 8012380:	fa1c fc81 	uxtah	ip, ip, r1
 8012384:	4471      	add	r1, lr
 8012386:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801238a:	b289      	uxth	r1, r1
 801238c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012390:	f846 1b04 	str.w	r1, [r6], #4
 8012394:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012398:	e7dd      	b.n	8012356 <__mdiff+0xd6>
 801239a:	3f01      	subs	r7, #1
 801239c:	e7e7      	b.n	801236e <__mdiff+0xee>
 801239e:	bf00      	nop
 80123a0:	08013f7e 	.word	0x08013f7e
 80123a4:	08013fef 	.word	0x08013fef

080123a8 <__ulp>:
 80123a8:	b082      	sub	sp, #8
 80123aa:	ed8d 0b00 	vstr	d0, [sp]
 80123ae:	9a01      	ldr	r2, [sp, #4]
 80123b0:	4b0f      	ldr	r3, [pc, #60]	@ (80123f0 <__ulp+0x48>)
 80123b2:	4013      	ands	r3, r2
 80123b4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80123b8:	2b00      	cmp	r3, #0
 80123ba:	dc08      	bgt.n	80123ce <__ulp+0x26>
 80123bc:	425b      	negs	r3, r3
 80123be:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80123c2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80123c6:	da04      	bge.n	80123d2 <__ulp+0x2a>
 80123c8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80123cc:	4113      	asrs	r3, r2
 80123ce:	2200      	movs	r2, #0
 80123d0:	e008      	b.n	80123e4 <__ulp+0x3c>
 80123d2:	f1a2 0314 	sub.w	r3, r2, #20
 80123d6:	2b1e      	cmp	r3, #30
 80123d8:	bfda      	itte	le
 80123da:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80123de:	40da      	lsrle	r2, r3
 80123e0:	2201      	movgt	r2, #1
 80123e2:	2300      	movs	r3, #0
 80123e4:	4619      	mov	r1, r3
 80123e6:	4610      	mov	r0, r2
 80123e8:	ec41 0b10 	vmov	d0, r0, r1
 80123ec:	b002      	add	sp, #8
 80123ee:	4770      	bx	lr
 80123f0:	7ff00000 	.word	0x7ff00000

080123f4 <__b2d>:
 80123f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80123f8:	6906      	ldr	r6, [r0, #16]
 80123fa:	f100 0814 	add.w	r8, r0, #20
 80123fe:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8012402:	1f37      	subs	r7, r6, #4
 8012404:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8012408:	4610      	mov	r0, r2
 801240a:	f7ff fd4b 	bl	8011ea4 <__hi0bits>
 801240e:	f1c0 0320 	rsb	r3, r0, #32
 8012412:	280a      	cmp	r0, #10
 8012414:	600b      	str	r3, [r1, #0]
 8012416:	491b      	ldr	r1, [pc, #108]	@ (8012484 <__b2d+0x90>)
 8012418:	dc15      	bgt.n	8012446 <__b2d+0x52>
 801241a:	f1c0 0c0b 	rsb	ip, r0, #11
 801241e:	fa22 f30c 	lsr.w	r3, r2, ip
 8012422:	45b8      	cmp	r8, r7
 8012424:	ea43 0501 	orr.w	r5, r3, r1
 8012428:	bf34      	ite	cc
 801242a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801242e:	2300      	movcs	r3, #0
 8012430:	3015      	adds	r0, #21
 8012432:	fa02 f000 	lsl.w	r0, r2, r0
 8012436:	fa23 f30c 	lsr.w	r3, r3, ip
 801243a:	4303      	orrs	r3, r0
 801243c:	461c      	mov	r4, r3
 801243e:	ec45 4b10 	vmov	d0, r4, r5
 8012442:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012446:	45b8      	cmp	r8, r7
 8012448:	bf3a      	itte	cc
 801244a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801244e:	f1a6 0708 	subcc.w	r7, r6, #8
 8012452:	2300      	movcs	r3, #0
 8012454:	380b      	subs	r0, #11
 8012456:	d012      	beq.n	801247e <__b2d+0x8a>
 8012458:	f1c0 0120 	rsb	r1, r0, #32
 801245c:	fa23 f401 	lsr.w	r4, r3, r1
 8012460:	4082      	lsls	r2, r0
 8012462:	4322      	orrs	r2, r4
 8012464:	4547      	cmp	r7, r8
 8012466:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801246a:	bf8c      	ite	hi
 801246c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8012470:	2200      	movls	r2, #0
 8012472:	4083      	lsls	r3, r0
 8012474:	40ca      	lsrs	r2, r1
 8012476:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801247a:	4313      	orrs	r3, r2
 801247c:	e7de      	b.n	801243c <__b2d+0x48>
 801247e:	ea42 0501 	orr.w	r5, r2, r1
 8012482:	e7db      	b.n	801243c <__b2d+0x48>
 8012484:	3ff00000 	.word	0x3ff00000

08012488 <__d2b>:
 8012488:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801248c:	460f      	mov	r7, r1
 801248e:	2101      	movs	r1, #1
 8012490:	ec59 8b10 	vmov	r8, r9, d0
 8012494:	4616      	mov	r6, r2
 8012496:	f7ff fc13 	bl	8011cc0 <_Balloc>
 801249a:	4604      	mov	r4, r0
 801249c:	b930      	cbnz	r0, 80124ac <__d2b+0x24>
 801249e:	4602      	mov	r2, r0
 80124a0:	4b23      	ldr	r3, [pc, #140]	@ (8012530 <__d2b+0xa8>)
 80124a2:	4824      	ldr	r0, [pc, #144]	@ (8012534 <__d2b+0xac>)
 80124a4:	f240 310f 	movw	r1, #783	@ 0x30f
 80124a8:	f7fe f952 	bl	8010750 <__assert_func>
 80124ac:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80124b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80124b4:	b10d      	cbz	r5, 80124ba <__d2b+0x32>
 80124b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80124ba:	9301      	str	r3, [sp, #4]
 80124bc:	f1b8 0300 	subs.w	r3, r8, #0
 80124c0:	d023      	beq.n	801250a <__d2b+0x82>
 80124c2:	4668      	mov	r0, sp
 80124c4:	9300      	str	r3, [sp, #0]
 80124c6:	f7ff fd0c 	bl	8011ee2 <__lo0bits>
 80124ca:	e9dd 1200 	ldrd	r1, r2, [sp]
 80124ce:	b1d0      	cbz	r0, 8012506 <__d2b+0x7e>
 80124d0:	f1c0 0320 	rsb	r3, r0, #32
 80124d4:	fa02 f303 	lsl.w	r3, r2, r3
 80124d8:	430b      	orrs	r3, r1
 80124da:	40c2      	lsrs	r2, r0
 80124dc:	6163      	str	r3, [r4, #20]
 80124de:	9201      	str	r2, [sp, #4]
 80124e0:	9b01      	ldr	r3, [sp, #4]
 80124e2:	61a3      	str	r3, [r4, #24]
 80124e4:	2b00      	cmp	r3, #0
 80124e6:	bf0c      	ite	eq
 80124e8:	2201      	moveq	r2, #1
 80124ea:	2202      	movne	r2, #2
 80124ec:	6122      	str	r2, [r4, #16]
 80124ee:	b1a5      	cbz	r5, 801251a <__d2b+0x92>
 80124f0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80124f4:	4405      	add	r5, r0
 80124f6:	603d      	str	r5, [r7, #0]
 80124f8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80124fc:	6030      	str	r0, [r6, #0]
 80124fe:	4620      	mov	r0, r4
 8012500:	b003      	add	sp, #12
 8012502:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012506:	6161      	str	r1, [r4, #20]
 8012508:	e7ea      	b.n	80124e0 <__d2b+0x58>
 801250a:	a801      	add	r0, sp, #4
 801250c:	f7ff fce9 	bl	8011ee2 <__lo0bits>
 8012510:	9b01      	ldr	r3, [sp, #4]
 8012512:	6163      	str	r3, [r4, #20]
 8012514:	3020      	adds	r0, #32
 8012516:	2201      	movs	r2, #1
 8012518:	e7e8      	b.n	80124ec <__d2b+0x64>
 801251a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801251e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012522:	6038      	str	r0, [r7, #0]
 8012524:	6918      	ldr	r0, [r3, #16]
 8012526:	f7ff fcbd 	bl	8011ea4 <__hi0bits>
 801252a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801252e:	e7e5      	b.n	80124fc <__d2b+0x74>
 8012530:	08013f7e 	.word	0x08013f7e
 8012534:	08013fef 	.word	0x08013fef

08012538 <__ratio>:
 8012538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801253c:	b085      	sub	sp, #20
 801253e:	e9cd 1000 	strd	r1, r0, [sp]
 8012542:	a902      	add	r1, sp, #8
 8012544:	f7ff ff56 	bl	80123f4 <__b2d>
 8012548:	9800      	ldr	r0, [sp, #0]
 801254a:	a903      	add	r1, sp, #12
 801254c:	ec55 4b10 	vmov	r4, r5, d0
 8012550:	f7ff ff50 	bl	80123f4 <__b2d>
 8012554:	9b01      	ldr	r3, [sp, #4]
 8012556:	6919      	ldr	r1, [r3, #16]
 8012558:	9b00      	ldr	r3, [sp, #0]
 801255a:	691b      	ldr	r3, [r3, #16]
 801255c:	1ac9      	subs	r1, r1, r3
 801255e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8012562:	1a9b      	subs	r3, r3, r2
 8012564:	ec5b ab10 	vmov	sl, fp, d0
 8012568:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801256c:	2b00      	cmp	r3, #0
 801256e:	bfce      	itee	gt
 8012570:	462a      	movgt	r2, r5
 8012572:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8012576:	465a      	movle	r2, fp
 8012578:	462f      	mov	r7, r5
 801257a:	46d9      	mov	r9, fp
 801257c:	bfcc      	ite	gt
 801257e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8012582:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8012586:	464b      	mov	r3, r9
 8012588:	4652      	mov	r2, sl
 801258a:	4620      	mov	r0, r4
 801258c:	4639      	mov	r1, r7
 801258e:	f7ee f995 	bl	80008bc <__aeabi_ddiv>
 8012592:	ec41 0b10 	vmov	d0, r0, r1
 8012596:	b005      	add	sp, #20
 8012598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801259c <__copybits>:
 801259c:	3901      	subs	r1, #1
 801259e:	b570      	push	{r4, r5, r6, lr}
 80125a0:	1149      	asrs	r1, r1, #5
 80125a2:	6914      	ldr	r4, [r2, #16]
 80125a4:	3101      	adds	r1, #1
 80125a6:	f102 0314 	add.w	r3, r2, #20
 80125aa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80125ae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80125b2:	1f05      	subs	r5, r0, #4
 80125b4:	42a3      	cmp	r3, r4
 80125b6:	d30c      	bcc.n	80125d2 <__copybits+0x36>
 80125b8:	1aa3      	subs	r3, r4, r2
 80125ba:	3b11      	subs	r3, #17
 80125bc:	f023 0303 	bic.w	r3, r3, #3
 80125c0:	3211      	adds	r2, #17
 80125c2:	42a2      	cmp	r2, r4
 80125c4:	bf88      	it	hi
 80125c6:	2300      	movhi	r3, #0
 80125c8:	4418      	add	r0, r3
 80125ca:	2300      	movs	r3, #0
 80125cc:	4288      	cmp	r0, r1
 80125ce:	d305      	bcc.n	80125dc <__copybits+0x40>
 80125d0:	bd70      	pop	{r4, r5, r6, pc}
 80125d2:	f853 6b04 	ldr.w	r6, [r3], #4
 80125d6:	f845 6f04 	str.w	r6, [r5, #4]!
 80125da:	e7eb      	b.n	80125b4 <__copybits+0x18>
 80125dc:	f840 3b04 	str.w	r3, [r0], #4
 80125e0:	e7f4      	b.n	80125cc <__copybits+0x30>

080125e2 <__any_on>:
 80125e2:	f100 0214 	add.w	r2, r0, #20
 80125e6:	6900      	ldr	r0, [r0, #16]
 80125e8:	114b      	asrs	r3, r1, #5
 80125ea:	4298      	cmp	r0, r3
 80125ec:	b510      	push	{r4, lr}
 80125ee:	db11      	blt.n	8012614 <__any_on+0x32>
 80125f0:	dd0a      	ble.n	8012608 <__any_on+0x26>
 80125f2:	f011 011f 	ands.w	r1, r1, #31
 80125f6:	d007      	beq.n	8012608 <__any_on+0x26>
 80125f8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80125fc:	fa24 f001 	lsr.w	r0, r4, r1
 8012600:	fa00 f101 	lsl.w	r1, r0, r1
 8012604:	428c      	cmp	r4, r1
 8012606:	d10b      	bne.n	8012620 <__any_on+0x3e>
 8012608:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801260c:	4293      	cmp	r3, r2
 801260e:	d803      	bhi.n	8012618 <__any_on+0x36>
 8012610:	2000      	movs	r0, #0
 8012612:	bd10      	pop	{r4, pc}
 8012614:	4603      	mov	r3, r0
 8012616:	e7f7      	b.n	8012608 <__any_on+0x26>
 8012618:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801261c:	2900      	cmp	r1, #0
 801261e:	d0f5      	beq.n	801260c <__any_on+0x2a>
 8012620:	2001      	movs	r0, #1
 8012622:	e7f6      	b.n	8012612 <__any_on+0x30>

08012624 <__ascii_wctomb>:
 8012624:	4603      	mov	r3, r0
 8012626:	4608      	mov	r0, r1
 8012628:	b141      	cbz	r1, 801263c <__ascii_wctomb+0x18>
 801262a:	2aff      	cmp	r2, #255	@ 0xff
 801262c:	d904      	bls.n	8012638 <__ascii_wctomb+0x14>
 801262e:	228a      	movs	r2, #138	@ 0x8a
 8012630:	601a      	str	r2, [r3, #0]
 8012632:	f04f 30ff 	mov.w	r0, #4294967295
 8012636:	4770      	bx	lr
 8012638:	700a      	strb	r2, [r1, #0]
 801263a:	2001      	movs	r0, #1
 801263c:	4770      	bx	lr

0801263e <__ssputs_r>:
 801263e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012642:	688e      	ldr	r6, [r1, #8]
 8012644:	461f      	mov	r7, r3
 8012646:	42be      	cmp	r6, r7
 8012648:	680b      	ldr	r3, [r1, #0]
 801264a:	4682      	mov	sl, r0
 801264c:	460c      	mov	r4, r1
 801264e:	4690      	mov	r8, r2
 8012650:	d82d      	bhi.n	80126ae <__ssputs_r+0x70>
 8012652:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012656:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801265a:	d026      	beq.n	80126aa <__ssputs_r+0x6c>
 801265c:	6965      	ldr	r5, [r4, #20]
 801265e:	6909      	ldr	r1, [r1, #16]
 8012660:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012664:	eba3 0901 	sub.w	r9, r3, r1
 8012668:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801266c:	1c7b      	adds	r3, r7, #1
 801266e:	444b      	add	r3, r9
 8012670:	106d      	asrs	r5, r5, #1
 8012672:	429d      	cmp	r5, r3
 8012674:	bf38      	it	cc
 8012676:	461d      	movcc	r5, r3
 8012678:	0553      	lsls	r3, r2, #21
 801267a:	d527      	bpl.n	80126cc <__ssputs_r+0x8e>
 801267c:	4629      	mov	r1, r5
 801267e:	f7ff fa81 	bl	8011b84 <_malloc_r>
 8012682:	4606      	mov	r6, r0
 8012684:	b360      	cbz	r0, 80126e0 <__ssputs_r+0xa2>
 8012686:	6921      	ldr	r1, [r4, #16]
 8012688:	464a      	mov	r2, r9
 801268a:	f7fe f848 	bl	801071e <memcpy>
 801268e:	89a3      	ldrh	r3, [r4, #12]
 8012690:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012694:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012698:	81a3      	strh	r3, [r4, #12]
 801269a:	6126      	str	r6, [r4, #16]
 801269c:	6165      	str	r5, [r4, #20]
 801269e:	444e      	add	r6, r9
 80126a0:	eba5 0509 	sub.w	r5, r5, r9
 80126a4:	6026      	str	r6, [r4, #0]
 80126a6:	60a5      	str	r5, [r4, #8]
 80126a8:	463e      	mov	r6, r7
 80126aa:	42be      	cmp	r6, r7
 80126ac:	d900      	bls.n	80126b0 <__ssputs_r+0x72>
 80126ae:	463e      	mov	r6, r7
 80126b0:	6820      	ldr	r0, [r4, #0]
 80126b2:	4632      	mov	r2, r6
 80126b4:	4641      	mov	r1, r8
 80126b6:	f000 f9d7 	bl	8012a68 <memmove>
 80126ba:	68a3      	ldr	r3, [r4, #8]
 80126bc:	1b9b      	subs	r3, r3, r6
 80126be:	60a3      	str	r3, [r4, #8]
 80126c0:	6823      	ldr	r3, [r4, #0]
 80126c2:	4433      	add	r3, r6
 80126c4:	6023      	str	r3, [r4, #0]
 80126c6:	2000      	movs	r0, #0
 80126c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80126cc:	462a      	mov	r2, r5
 80126ce:	f000 fa10 	bl	8012af2 <_realloc_r>
 80126d2:	4606      	mov	r6, r0
 80126d4:	2800      	cmp	r0, #0
 80126d6:	d1e0      	bne.n	801269a <__ssputs_r+0x5c>
 80126d8:	6921      	ldr	r1, [r4, #16]
 80126da:	4650      	mov	r0, sl
 80126dc:	f7fe fea4 	bl	8011428 <_free_r>
 80126e0:	230c      	movs	r3, #12
 80126e2:	f8ca 3000 	str.w	r3, [sl]
 80126e6:	89a3      	ldrh	r3, [r4, #12]
 80126e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80126ec:	81a3      	strh	r3, [r4, #12]
 80126ee:	f04f 30ff 	mov.w	r0, #4294967295
 80126f2:	e7e9      	b.n	80126c8 <__ssputs_r+0x8a>

080126f4 <_svfiprintf_r>:
 80126f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126f8:	4698      	mov	r8, r3
 80126fa:	898b      	ldrh	r3, [r1, #12]
 80126fc:	061b      	lsls	r3, r3, #24
 80126fe:	b09d      	sub	sp, #116	@ 0x74
 8012700:	4607      	mov	r7, r0
 8012702:	460d      	mov	r5, r1
 8012704:	4614      	mov	r4, r2
 8012706:	d510      	bpl.n	801272a <_svfiprintf_r+0x36>
 8012708:	690b      	ldr	r3, [r1, #16]
 801270a:	b973      	cbnz	r3, 801272a <_svfiprintf_r+0x36>
 801270c:	2140      	movs	r1, #64	@ 0x40
 801270e:	f7ff fa39 	bl	8011b84 <_malloc_r>
 8012712:	6028      	str	r0, [r5, #0]
 8012714:	6128      	str	r0, [r5, #16]
 8012716:	b930      	cbnz	r0, 8012726 <_svfiprintf_r+0x32>
 8012718:	230c      	movs	r3, #12
 801271a:	603b      	str	r3, [r7, #0]
 801271c:	f04f 30ff 	mov.w	r0, #4294967295
 8012720:	b01d      	add	sp, #116	@ 0x74
 8012722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012726:	2340      	movs	r3, #64	@ 0x40
 8012728:	616b      	str	r3, [r5, #20]
 801272a:	2300      	movs	r3, #0
 801272c:	9309      	str	r3, [sp, #36]	@ 0x24
 801272e:	2320      	movs	r3, #32
 8012730:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012734:	f8cd 800c 	str.w	r8, [sp, #12]
 8012738:	2330      	movs	r3, #48	@ 0x30
 801273a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80128d8 <_svfiprintf_r+0x1e4>
 801273e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012742:	f04f 0901 	mov.w	r9, #1
 8012746:	4623      	mov	r3, r4
 8012748:	469a      	mov	sl, r3
 801274a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801274e:	b10a      	cbz	r2, 8012754 <_svfiprintf_r+0x60>
 8012750:	2a25      	cmp	r2, #37	@ 0x25
 8012752:	d1f9      	bne.n	8012748 <_svfiprintf_r+0x54>
 8012754:	ebba 0b04 	subs.w	fp, sl, r4
 8012758:	d00b      	beq.n	8012772 <_svfiprintf_r+0x7e>
 801275a:	465b      	mov	r3, fp
 801275c:	4622      	mov	r2, r4
 801275e:	4629      	mov	r1, r5
 8012760:	4638      	mov	r0, r7
 8012762:	f7ff ff6c 	bl	801263e <__ssputs_r>
 8012766:	3001      	adds	r0, #1
 8012768:	f000 80a7 	beq.w	80128ba <_svfiprintf_r+0x1c6>
 801276c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801276e:	445a      	add	r2, fp
 8012770:	9209      	str	r2, [sp, #36]	@ 0x24
 8012772:	f89a 3000 	ldrb.w	r3, [sl]
 8012776:	2b00      	cmp	r3, #0
 8012778:	f000 809f 	beq.w	80128ba <_svfiprintf_r+0x1c6>
 801277c:	2300      	movs	r3, #0
 801277e:	f04f 32ff 	mov.w	r2, #4294967295
 8012782:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012786:	f10a 0a01 	add.w	sl, sl, #1
 801278a:	9304      	str	r3, [sp, #16]
 801278c:	9307      	str	r3, [sp, #28]
 801278e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012792:	931a      	str	r3, [sp, #104]	@ 0x68
 8012794:	4654      	mov	r4, sl
 8012796:	2205      	movs	r2, #5
 8012798:	f814 1b01 	ldrb.w	r1, [r4], #1
 801279c:	484e      	ldr	r0, [pc, #312]	@ (80128d8 <_svfiprintf_r+0x1e4>)
 801279e:	f7ed fd4f 	bl	8000240 <memchr>
 80127a2:	9a04      	ldr	r2, [sp, #16]
 80127a4:	b9d8      	cbnz	r0, 80127de <_svfiprintf_r+0xea>
 80127a6:	06d0      	lsls	r0, r2, #27
 80127a8:	bf44      	itt	mi
 80127aa:	2320      	movmi	r3, #32
 80127ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80127b0:	0711      	lsls	r1, r2, #28
 80127b2:	bf44      	itt	mi
 80127b4:	232b      	movmi	r3, #43	@ 0x2b
 80127b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80127ba:	f89a 3000 	ldrb.w	r3, [sl]
 80127be:	2b2a      	cmp	r3, #42	@ 0x2a
 80127c0:	d015      	beq.n	80127ee <_svfiprintf_r+0xfa>
 80127c2:	9a07      	ldr	r2, [sp, #28]
 80127c4:	4654      	mov	r4, sl
 80127c6:	2000      	movs	r0, #0
 80127c8:	f04f 0c0a 	mov.w	ip, #10
 80127cc:	4621      	mov	r1, r4
 80127ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80127d2:	3b30      	subs	r3, #48	@ 0x30
 80127d4:	2b09      	cmp	r3, #9
 80127d6:	d94b      	bls.n	8012870 <_svfiprintf_r+0x17c>
 80127d8:	b1b0      	cbz	r0, 8012808 <_svfiprintf_r+0x114>
 80127da:	9207      	str	r2, [sp, #28]
 80127dc:	e014      	b.n	8012808 <_svfiprintf_r+0x114>
 80127de:	eba0 0308 	sub.w	r3, r0, r8
 80127e2:	fa09 f303 	lsl.w	r3, r9, r3
 80127e6:	4313      	orrs	r3, r2
 80127e8:	9304      	str	r3, [sp, #16]
 80127ea:	46a2      	mov	sl, r4
 80127ec:	e7d2      	b.n	8012794 <_svfiprintf_r+0xa0>
 80127ee:	9b03      	ldr	r3, [sp, #12]
 80127f0:	1d19      	adds	r1, r3, #4
 80127f2:	681b      	ldr	r3, [r3, #0]
 80127f4:	9103      	str	r1, [sp, #12]
 80127f6:	2b00      	cmp	r3, #0
 80127f8:	bfbb      	ittet	lt
 80127fa:	425b      	neglt	r3, r3
 80127fc:	f042 0202 	orrlt.w	r2, r2, #2
 8012800:	9307      	strge	r3, [sp, #28]
 8012802:	9307      	strlt	r3, [sp, #28]
 8012804:	bfb8      	it	lt
 8012806:	9204      	strlt	r2, [sp, #16]
 8012808:	7823      	ldrb	r3, [r4, #0]
 801280a:	2b2e      	cmp	r3, #46	@ 0x2e
 801280c:	d10a      	bne.n	8012824 <_svfiprintf_r+0x130>
 801280e:	7863      	ldrb	r3, [r4, #1]
 8012810:	2b2a      	cmp	r3, #42	@ 0x2a
 8012812:	d132      	bne.n	801287a <_svfiprintf_r+0x186>
 8012814:	9b03      	ldr	r3, [sp, #12]
 8012816:	1d1a      	adds	r2, r3, #4
 8012818:	681b      	ldr	r3, [r3, #0]
 801281a:	9203      	str	r2, [sp, #12]
 801281c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012820:	3402      	adds	r4, #2
 8012822:	9305      	str	r3, [sp, #20]
 8012824:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80128e8 <_svfiprintf_r+0x1f4>
 8012828:	7821      	ldrb	r1, [r4, #0]
 801282a:	2203      	movs	r2, #3
 801282c:	4650      	mov	r0, sl
 801282e:	f7ed fd07 	bl	8000240 <memchr>
 8012832:	b138      	cbz	r0, 8012844 <_svfiprintf_r+0x150>
 8012834:	9b04      	ldr	r3, [sp, #16]
 8012836:	eba0 000a 	sub.w	r0, r0, sl
 801283a:	2240      	movs	r2, #64	@ 0x40
 801283c:	4082      	lsls	r2, r0
 801283e:	4313      	orrs	r3, r2
 8012840:	3401      	adds	r4, #1
 8012842:	9304      	str	r3, [sp, #16]
 8012844:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012848:	4824      	ldr	r0, [pc, #144]	@ (80128dc <_svfiprintf_r+0x1e8>)
 801284a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801284e:	2206      	movs	r2, #6
 8012850:	f7ed fcf6 	bl	8000240 <memchr>
 8012854:	2800      	cmp	r0, #0
 8012856:	d036      	beq.n	80128c6 <_svfiprintf_r+0x1d2>
 8012858:	4b21      	ldr	r3, [pc, #132]	@ (80128e0 <_svfiprintf_r+0x1ec>)
 801285a:	bb1b      	cbnz	r3, 80128a4 <_svfiprintf_r+0x1b0>
 801285c:	9b03      	ldr	r3, [sp, #12]
 801285e:	3307      	adds	r3, #7
 8012860:	f023 0307 	bic.w	r3, r3, #7
 8012864:	3308      	adds	r3, #8
 8012866:	9303      	str	r3, [sp, #12]
 8012868:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801286a:	4433      	add	r3, r6
 801286c:	9309      	str	r3, [sp, #36]	@ 0x24
 801286e:	e76a      	b.n	8012746 <_svfiprintf_r+0x52>
 8012870:	fb0c 3202 	mla	r2, ip, r2, r3
 8012874:	460c      	mov	r4, r1
 8012876:	2001      	movs	r0, #1
 8012878:	e7a8      	b.n	80127cc <_svfiprintf_r+0xd8>
 801287a:	2300      	movs	r3, #0
 801287c:	3401      	adds	r4, #1
 801287e:	9305      	str	r3, [sp, #20]
 8012880:	4619      	mov	r1, r3
 8012882:	f04f 0c0a 	mov.w	ip, #10
 8012886:	4620      	mov	r0, r4
 8012888:	f810 2b01 	ldrb.w	r2, [r0], #1
 801288c:	3a30      	subs	r2, #48	@ 0x30
 801288e:	2a09      	cmp	r2, #9
 8012890:	d903      	bls.n	801289a <_svfiprintf_r+0x1a6>
 8012892:	2b00      	cmp	r3, #0
 8012894:	d0c6      	beq.n	8012824 <_svfiprintf_r+0x130>
 8012896:	9105      	str	r1, [sp, #20]
 8012898:	e7c4      	b.n	8012824 <_svfiprintf_r+0x130>
 801289a:	fb0c 2101 	mla	r1, ip, r1, r2
 801289e:	4604      	mov	r4, r0
 80128a0:	2301      	movs	r3, #1
 80128a2:	e7f0      	b.n	8012886 <_svfiprintf_r+0x192>
 80128a4:	ab03      	add	r3, sp, #12
 80128a6:	9300      	str	r3, [sp, #0]
 80128a8:	462a      	mov	r2, r5
 80128aa:	4b0e      	ldr	r3, [pc, #56]	@ (80128e4 <_svfiprintf_r+0x1f0>)
 80128ac:	a904      	add	r1, sp, #16
 80128ae:	4638      	mov	r0, r7
 80128b0:	f7fd f96a 	bl	800fb88 <_printf_float>
 80128b4:	1c42      	adds	r2, r0, #1
 80128b6:	4606      	mov	r6, r0
 80128b8:	d1d6      	bne.n	8012868 <_svfiprintf_r+0x174>
 80128ba:	89ab      	ldrh	r3, [r5, #12]
 80128bc:	065b      	lsls	r3, r3, #25
 80128be:	f53f af2d 	bmi.w	801271c <_svfiprintf_r+0x28>
 80128c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80128c4:	e72c      	b.n	8012720 <_svfiprintf_r+0x2c>
 80128c6:	ab03      	add	r3, sp, #12
 80128c8:	9300      	str	r3, [sp, #0]
 80128ca:	462a      	mov	r2, r5
 80128cc:	4b05      	ldr	r3, [pc, #20]	@ (80128e4 <_svfiprintf_r+0x1f0>)
 80128ce:	a904      	add	r1, sp, #16
 80128d0:	4638      	mov	r0, r7
 80128d2:	f7fd fbf1 	bl	80100b8 <_printf_i>
 80128d6:	e7ed      	b.n	80128b4 <_svfiprintf_r+0x1c0>
 80128d8:	08014249 	.word	0x08014249
 80128dc:	08014253 	.word	0x08014253
 80128e0:	0800fb89 	.word	0x0800fb89
 80128e4:	0801263f 	.word	0x0801263f
 80128e8:	0801424f 	.word	0x0801424f

080128ec <__sflush_r>:
 80128ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80128f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80128f4:	0716      	lsls	r6, r2, #28
 80128f6:	4605      	mov	r5, r0
 80128f8:	460c      	mov	r4, r1
 80128fa:	d454      	bmi.n	80129a6 <__sflush_r+0xba>
 80128fc:	684b      	ldr	r3, [r1, #4]
 80128fe:	2b00      	cmp	r3, #0
 8012900:	dc02      	bgt.n	8012908 <__sflush_r+0x1c>
 8012902:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012904:	2b00      	cmp	r3, #0
 8012906:	dd48      	ble.n	801299a <__sflush_r+0xae>
 8012908:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801290a:	2e00      	cmp	r6, #0
 801290c:	d045      	beq.n	801299a <__sflush_r+0xae>
 801290e:	2300      	movs	r3, #0
 8012910:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012914:	682f      	ldr	r7, [r5, #0]
 8012916:	6a21      	ldr	r1, [r4, #32]
 8012918:	602b      	str	r3, [r5, #0]
 801291a:	d030      	beq.n	801297e <__sflush_r+0x92>
 801291c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801291e:	89a3      	ldrh	r3, [r4, #12]
 8012920:	0759      	lsls	r1, r3, #29
 8012922:	d505      	bpl.n	8012930 <__sflush_r+0x44>
 8012924:	6863      	ldr	r3, [r4, #4]
 8012926:	1ad2      	subs	r2, r2, r3
 8012928:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801292a:	b10b      	cbz	r3, 8012930 <__sflush_r+0x44>
 801292c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801292e:	1ad2      	subs	r2, r2, r3
 8012930:	2300      	movs	r3, #0
 8012932:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012934:	6a21      	ldr	r1, [r4, #32]
 8012936:	4628      	mov	r0, r5
 8012938:	47b0      	blx	r6
 801293a:	1c43      	adds	r3, r0, #1
 801293c:	89a3      	ldrh	r3, [r4, #12]
 801293e:	d106      	bne.n	801294e <__sflush_r+0x62>
 8012940:	6829      	ldr	r1, [r5, #0]
 8012942:	291d      	cmp	r1, #29
 8012944:	d82b      	bhi.n	801299e <__sflush_r+0xb2>
 8012946:	4a2a      	ldr	r2, [pc, #168]	@ (80129f0 <__sflush_r+0x104>)
 8012948:	410a      	asrs	r2, r1
 801294a:	07d6      	lsls	r6, r2, #31
 801294c:	d427      	bmi.n	801299e <__sflush_r+0xb2>
 801294e:	2200      	movs	r2, #0
 8012950:	6062      	str	r2, [r4, #4]
 8012952:	04d9      	lsls	r1, r3, #19
 8012954:	6922      	ldr	r2, [r4, #16]
 8012956:	6022      	str	r2, [r4, #0]
 8012958:	d504      	bpl.n	8012964 <__sflush_r+0x78>
 801295a:	1c42      	adds	r2, r0, #1
 801295c:	d101      	bne.n	8012962 <__sflush_r+0x76>
 801295e:	682b      	ldr	r3, [r5, #0]
 8012960:	b903      	cbnz	r3, 8012964 <__sflush_r+0x78>
 8012962:	6560      	str	r0, [r4, #84]	@ 0x54
 8012964:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012966:	602f      	str	r7, [r5, #0]
 8012968:	b1b9      	cbz	r1, 801299a <__sflush_r+0xae>
 801296a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801296e:	4299      	cmp	r1, r3
 8012970:	d002      	beq.n	8012978 <__sflush_r+0x8c>
 8012972:	4628      	mov	r0, r5
 8012974:	f7fe fd58 	bl	8011428 <_free_r>
 8012978:	2300      	movs	r3, #0
 801297a:	6363      	str	r3, [r4, #52]	@ 0x34
 801297c:	e00d      	b.n	801299a <__sflush_r+0xae>
 801297e:	2301      	movs	r3, #1
 8012980:	4628      	mov	r0, r5
 8012982:	47b0      	blx	r6
 8012984:	4602      	mov	r2, r0
 8012986:	1c50      	adds	r0, r2, #1
 8012988:	d1c9      	bne.n	801291e <__sflush_r+0x32>
 801298a:	682b      	ldr	r3, [r5, #0]
 801298c:	2b00      	cmp	r3, #0
 801298e:	d0c6      	beq.n	801291e <__sflush_r+0x32>
 8012990:	2b1d      	cmp	r3, #29
 8012992:	d001      	beq.n	8012998 <__sflush_r+0xac>
 8012994:	2b16      	cmp	r3, #22
 8012996:	d11e      	bne.n	80129d6 <__sflush_r+0xea>
 8012998:	602f      	str	r7, [r5, #0]
 801299a:	2000      	movs	r0, #0
 801299c:	e022      	b.n	80129e4 <__sflush_r+0xf8>
 801299e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80129a2:	b21b      	sxth	r3, r3
 80129a4:	e01b      	b.n	80129de <__sflush_r+0xf2>
 80129a6:	690f      	ldr	r7, [r1, #16]
 80129a8:	2f00      	cmp	r7, #0
 80129aa:	d0f6      	beq.n	801299a <__sflush_r+0xae>
 80129ac:	0793      	lsls	r3, r2, #30
 80129ae:	680e      	ldr	r6, [r1, #0]
 80129b0:	bf08      	it	eq
 80129b2:	694b      	ldreq	r3, [r1, #20]
 80129b4:	600f      	str	r7, [r1, #0]
 80129b6:	bf18      	it	ne
 80129b8:	2300      	movne	r3, #0
 80129ba:	eba6 0807 	sub.w	r8, r6, r7
 80129be:	608b      	str	r3, [r1, #8]
 80129c0:	f1b8 0f00 	cmp.w	r8, #0
 80129c4:	dde9      	ble.n	801299a <__sflush_r+0xae>
 80129c6:	6a21      	ldr	r1, [r4, #32]
 80129c8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80129ca:	4643      	mov	r3, r8
 80129cc:	463a      	mov	r2, r7
 80129ce:	4628      	mov	r0, r5
 80129d0:	47b0      	blx	r6
 80129d2:	2800      	cmp	r0, #0
 80129d4:	dc08      	bgt.n	80129e8 <__sflush_r+0xfc>
 80129d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80129da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80129de:	81a3      	strh	r3, [r4, #12]
 80129e0:	f04f 30ff 	mov.w	r0, #4294967295
 80129e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80129e8:	4407      	add	r7, r0
 80129ea:	eba8 0800 	sub.w	r8, r8, r0
 80129ee:	e7e7      	b.n	80129c0 <__sflush_r+0xd4>
 80129f0:	dfbffffe 	.word	0xdfbffffe

080129f4 <_fflush_r>:
 80129f4:	b538      	push	{r3, r4, r5, lr}
 80129f6:	690b      	ldr	r3, [r1, #16]
 80129f8:	4605      	mov	r5, r0
 80129fa:	460c      	mov	r4, r1
 80129fc:	b913      	cbnz	r3, 8012a04 <_fflush_r+0x10>
 80129fe:	2500      	movs	r5, #0
 8012a00:	4628      	mov	r0, r5
 8012a02:	bd38      	pop	{r3, r4, r5, pc}
 8012a04:	b118      	cbz	r0, 8012a0e <_fflush_r+0x1a>
 8012a06:	6a03      	ldr	r3, [r0, #32]
 8012a08:	b90b      	cbnz	r3, 8012a0e <_fflush_r+0x1a>
 8012a0a:	f7fd fd01 	bl	8010410 <__sinit>
 8012a0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012a12:	2b00      	cmp	r3, #0
 8012a14:	d0f3      	beq.n	80129fe <_fflush_r+0xa>
 8012a16:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012a18:	07d0      	lsls	r0, r2, #31
 8012a1a:	d404      	bmi.n	8012a26 <_fflush_r+0x32>
 8012a1c:	0599      	lsls	r1, r3, #22
 8012a1e:	d402      	bmi.n	8012a26 <_fflush_r+0x32>
 8012a20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012a22:	f7fd fe7a 	bl	801071a <__retarget_lock_acquire_recursive>
 8012a26:	4628      	mov	r0, r5
 8012a28:	4621      	mov	r1, r4
 8012a2a:	f7ff ff5f 	bl	80128ec <__sflush_r>
 8012a2e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012a30:	07da      	lsls	r2, r3, #31
 8012a32:	4605      	mov	r5, r0
 8012a34:	d4e4      	bmi.n	8012a00 <_fflush_r+0xc>
 8012a36:	89a3      	ldrh	r3, [r4, #12]
 8012a38:	059b      	lsls	r3, r3, #22
 8012a3a:	d4e1      	bmi.n	8012a00 <_fflush_r+0xc>
 8012a3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012a3e:	f7fd fe6d 	bl	801071c <__retarget_lock_release_recursive>
 8012a42:	e7dd      	b.n	8012a00 <_fflush_r+0xc>

08012a44 <fiprintf>:
 8012a44:	b40e      	push	{r1, r2, r3}
 8012a46:	b503      	push	{r0, r1, lr}
 8012a48:	4601      	mov	r1, r0
 8012a4a:	ab03      	add	r3, sp, #12
 8012a4c:	4805      	ldr	r0, [pc, #20]	@ (8012a64 <fiprintf+0x20>)
 8012a4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012a52:	6800      	ldr	r0, [r0, #0]
 8012a54:	9301      	str	r3, [sp, #4]
 8012a56:	f000 f8a3 	bl	8012ba0 <_vfiprintf_r>
 8012a5a:	b002      	add	sp, #8
 8012a5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012a60:	b003      	add	sp, #12
 8012a62:	4770      	bx	lr
 8012a64:	200001a0 	.word	0x200001a0

08012a68 <memmove>:
 8012a68:	4288      	cmp	r0, r1
 8012a6a:	b510      	push	{r4, lr}
 8012a6c:	eb01 0402 	add.w	r4, r1, r2
 8012a70:	d902      	bls.n	8012a78 <memmove+0x10>
 8012a72:	4284      	cmp	r4, r0
 8012a74:	4623      	mov	r3, r4
 8012a76:	d807      	bhi.n	8012a88 <memmove+0x20>
 8012a78:	1e43      	subs	r3, r0, #1
 8012a7a:	42a1      	cmp	r1, r4
 8012a7c:	d008      	beq.n	8012a90 <memmove+0x28>
 8012a7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012a82:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012a86:	e7f8      	b.n	8012a7a <memmove+0x12>
 8012a88:	4402      	add	r2, r0
 8012a8a:	4601      	mov	r1, r0
 8012a8c:	428a      	cmp	r2, r1
 8012a8e:	d100      	bne.n	8012a92 <memmove+0x2a>
 8012a90:	bd10      	pop	{r4, pc}
 8012a92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012a96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012a9a:	e7f7      	b.n	8012a8c <memmove+0x24>

08012a9c <_sbrk_r>:
 8012a9c:	b538      	push	{r3, r4, r5, lr}
 8012a9e:	4d06      	ldr	r5, [pc, #24]	@ (8012ab8 <_sbrk_r+0x1c>)
 8012aa0:	2300      	movs	r3, #0
 8012aa2:	4604      	mov	r4, r0
 8012aa4:	4608      	mov	r0, r1
 8012aa6:	602b      	str	r3, [r5, #0]
 8012aa8:	f7f0 feb4 	bl	8003814 <_sbrk>
 8012aac:	1c43      	adds	r3, r0, #1
 8012aae:	d102      	bne.n	8012ab6 <_sbrk_r+0x1a>
 8012ab0:	682b      	ldr	r3, [r5, #0]
 8012ab2:	b103      	cbz	r3, 8012ab6 <_sbrk_r+0x1a>
 8012ab4:	6023      	str	r3, [r4, #0]
 8012ab6:	bd38      	pop	{r3, r4, r5, pc}
 8012ab8:	20006c1c 	.word	0x20006c1c

08012abc <abort>:
 8012abc:	b508      	push	{r3, lr}
 8012abe:	2006      	movs	r0, #6
 8012ac0:	f000 fa42 	bl	8012f48 <raise>
 8012ac4:	2001      	movs	r0, #1
 8012ac6:	f7f0 fe2d 	bl	8003724 <_exit>

08012aca <_calloc_r>:
 8012aca:	b570      	push	{r4, r5, r6, lr}
 8012acc:	fba1 5402 	umull	r5, r4, r1, r2
 8012ad0:	b93c      	cbnz	r4, 8012ae2 <_calloc_r+0x18>
 8012ad2:	4629      	mov	r1, r5
 8012ad4:	f7ff f856 	bl	8011b84 <_malloc_r>
 8012ad8:	4606      	mov	r6, r0
 8012ada:	b928      	cbnz	r0, 8012ae8 <_calloc_r+0x1e>
 8012adc:	2600      	movs	r6, #0
 8012ade:	4630      	mov	r0, r6
 8012ae0:	bd70      	pop	{r4, r5, r6, pc}
 8012ae2:	220c      	movs	r2, #12
 8012ae4:	6002      	str	r2, [r0, #0]
 8012ae6:	e7f9      	b.n	8012adc <_calloc_r+0x12>
 8012ae8:	462a      	mov	r2, r5
 8012aea:	4621      	mov	r1, r4
 8012aec:	f7fd fd29 	bl	8010542 <memset>
 8012af0:	e7f5      	b.n	8012ade <_calloc_r+0x14>

08012af2 <_realloc_r>:
 8012af2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012af6:	4680      	mov	r8, r0
 8012af8:	4615      	mov	r5, r2
 8012afa:	460c      	mov	r4, r1
 8012afc:	b921      	cbnz	r1, 8012b08 <_realloc_r+0x16>
 8012afe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012b02:	4611      	mov	r1, r2
 8012b04:	f7ff b83e 	b.w	8011b84 <_malloc_r>
 8012b08:	b92a      	cbnz	r2, 8012b16 <_realloc_r+0x24>
 8012b0a:	f7fe fc8d 	bl	8011428 <_free_r>
 8012b0e:	2400      	movs	r4, #0
 8012b10:	4620      	mov	r0, r4
 8012b12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b16:	f000 fa33 	bl	8012f80 <_malloc_usable_size_r>
 8012b1a:	4285      	cmp	r5, r0
 8012b1c:	4606      	mov	r6, r0
 8012b1e:	d802      	bhi.n	8012b26 <_realloc_r+0x34>
 8012b20:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8012b24:	d8f4      	bhi.n	8012b10 <_realloc_r+0x1e>
 8012b26:	4629      	mov	r1, r5
 8012b28:	4640      	mov	r0, r8
 8012b2a:	f7ff f82b 	bl	8011b84 <_malloc_r>
 8012b2e:	4607      	mov	r7, r0
 8012b30:	2800      	cmp	r0, #0
 8012b32:	d0ec      	beq.n	8012b0e <_realloc_r+0x1c>
 8012b34:	42b5      	cmp	r5, r6
 8012b36:	462a      	mov	r2, r5
 8012b38:	4621      	mov	r1, r4
 8012b3a:	bf28      	it	cs
 8012b3c:	4632      	movcs	r2, r6
 8012b3e:	f7fd fdee 	bl	801071e <memcpy>
 8012b42:	4621      	mov	r1, r4
 8012b44:	4640      	mov	r0, r8
 8012b46:	f7fe fc6f 	bl	8011428 <_free_r>
 8012b4a:	463c      	mov	r4, r7
 8012b4c:	e7e0      	b.n	8012b10 <_realloc_r+0x1e>

08012b4e <__sfputc_r>:
 8012b4e:	6893      	ldr	r3, [r2, #8]
 8012b50:	3b01      	subs	r3, #1
 8012b52:	2b00      	cmp	r3, #0
 8012b54:	b410      	push	{r4}
 8012b56:	6093      	str	r3, [r2, #8]
 8012b58:	da08      	bge.n	8012b6c <__sfputc_r+0x1e>
 8012b5a:	6994      	ldr	r4, [r2, #24]
 8012b5c:	42a3      	cmp	r3, r4
 8012b5e:	db01      	blt.n	8012b64 <__sfputc_r+0x16>
 8012b60:	290a      	cmp	r1, #10
 8012b62:	d103      	bne.n	8012b6c <__sfputc_r+0x1e>
 8012b64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012b68:	f000 b932 	b.w	8012dd0 <__swbuf_r>
 8012b6c:	6813      	ldr	r3, [r2, #0]
 8012b6e:	1c58      	adds	r0, r3, #1
 8012b70:	6010      	str	r0, [r2, #0]
 8012b72:	7019      	strb	r1, [r3, #0]
 8012b74:	4608      	mov	r0, r1
 8012b76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012b7a:	4770      	bx	lr

08012b7c <__sfputs_r>:
 8012b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b7e:	4606      	mov	r6, r0
 8012b80:	460f      	mov	r7, r1
 8012b82:	4614      	mov	r4, r2
 8012b84:	18d5      	adds	r5, r2, r3
 8012b86:	42ac      	cmp	r4, r5
 8012b88:	d101      	bne.n	8012b8e <__sfputs_r+0x12>
 8012b8a:	2000      	movs	r0, #0
 8012b8c:	e007      	b.n	8012b9e <__sfputs_r+0x22>
 8012b8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b92:	463a      	mov	r2, r7
 8012b94:	4630      	mov	r0, r6
 8012b96:	f7ff ffda 	bl	8012b4e <__sfputc_r>
 8012b9a:	1c43      	adds	r3, r0, #1
 8012b9c:	d1f3      	bne.n	8012b86 <__sfputs_r+0xa>
 8012b9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08012ba0 <_vfiprintf_r>:
 8012ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ba4:	460d      	mov	r5, r1
 8012ba6:	b09d      	sub	sp, #116	@ 0x74
 8012ba8:	4614      	mov	r4, r2
 8012baa:	4698      	mov	r8, r3
 8012bac:	4606      	mov	r6, r0
 8012bae:	b118      	cbz	r0, 8012bb8 <_vfiprintf_r+0x18>
 8012bb0:	6a03      	ldr	r3, [r0, #32]
 8012bb2:	b90b      	cbnz	r3, 8012bb8 <_vfiprintf_r+0x18>
 8012bb4:	f7fd fc2c 	bl	8010410 <__sinit>
 8012bb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012bba:	07d9      	lsls	r1, r3, #31
 8012bbc:	d405      	bmi.n	8012bca <_vfiprintf_r+0x2a>
 8012bbe:	89ab      	ldrh	r3, [r5, #12]
 8012bc0:	059a      	lsls	r2, r3, #22
 8012bc2:	d402      	bmi.n	8012bca <_vfiprintf_r+0x2a>
 8012bc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012bc6:	f7fd fda8 	bl	801071a <__retarget_lock_acquire_recursive>
 8012bca:	89ab      	ldrh	r3, [r5, #12]
 8012bcc:	071b      	lsls	r3, r3, #28
 8012bce:	d501      	bpl.n	8012bd4 <_vfiprintf_r+0x34>
 8012bd0:	692b      	ldr	r3, [r5, #16]
 8012bd2:	b99b      	cbnz	r3, 8012bfc <_vfiprintf_r+0x5c>
 8012bd4:	4629      	mov	r1, r5
 8012bd6:	4630      	mov	r0, r6
 8012bd8:	f000 f938 	bl	8012e4c <__swsetup_r>
 8012bdc:	b170      	cbz	r0, 8012bfc <_vfiprintf_r+0x5c>
 8012bde:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012be0:	07dc      	lsls	r4, r3, #31
 8012be2:	d504      	bpl.n	8012bee <_vfiprintf_r+0x4e>
 8012be4:	f04f 30ff 	mov.w	r0, #4294967295
 8012be8:	b01d      	add	sp, #116	@ 0x74
 8012bea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012bee:	89ab      	ldrh	r3, [r5, #12]
 8012bf0:	0598      	lsls	r0, r3, #22
 8012bf2:	d4f7      	bmi.n	8012be4 <_vfiprintf_r+0x44>
 8012bf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012bf6:	f7fd fd91 	bl	801071c <__retarget_lock_release_recursive>
 8012bfa:	e7f3      	b.n	8012be4 <_vfiprintf_r+0x44>
 8012bfc:	2300      	movs	r3, #0
 8012bfe:	9309      	str	r3, [sp, #36]	@ 0x24
 8012c00:	2320      	movs	r3, #32
 8012c02:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012c06:	f8cd 800c 	str.w	r8, [sp, #12]
 8012c0a:	2330      	movs	r3, #48	@ 0x30
 8012c0c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012dbc <_vfiprintf_r+0x21c>
 8012c10:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012c14:	f04f 0901 	mov.w	r9, #1
 8012c18:	4623      	mov	r3, r4
 8012c1a:	469a      	mov	sl, r3
 8012c1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012c20:	b10a      	cbz	r2, 8012c26 <_vfiprintf_r+0x86>
 8012c22:	2a25      	cmp	r2, #37	@ 0x25
 8012c24:	d1f9      	bne.n	8012c1a <_vfiprintf_r+0x7a>
 8012c26:	ebba 0b04 	subs.w	fp, sl, r4
 8012c2a:	d00b      	beq.n	8012c44 <_vfiprintf_r+0xa4>
 8012c2c:	465b      	mov	r3, fp
 8012c2e:	4622      	mov	r2, r4
 8012c30:	4629      	mov	r1, r5
 8012c32:	4630      	mov	r0, r6
 8012c34:	f7ff ffa2 	bl	8012b7c <__sfputs_r>
 8012c38:	3001      	adds	r0, #1
 8012c3a:	f000 80a7 	beq.w	8012d8c <_vfiprintf_r+0x1ec>
 8012c3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012c40:	445a      	add	r2, fp
 8012c42:	9209      	str	r2, [sp, #36]	@ 0x24
 8012c44:	f89a 3000 	ldrb.w	r3, [sl]
 8012c48:	2b00      	cmp	r3, #0
 8012c4a:	f000 809f 	beq.w	8012d8c <_vfiprintf_r+0x1ec>
 8012c4e:	2300      	movs	r3, #0
 8012c50:	f04f 32ff 	mov.w	r2, #4294967295
 8012c54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012c58:	f10a 0a01 	add.w	sl, sl, #1
 8012c5c:	9304      	str	r3, [sp, #16]
 8012c5e:	9307      	str	r3, [sp, #28]
 8012c60:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012c64:	931a      	str	r3, [sp, #104]	@ 0x68
 8012c66:	4654      	mov	r4, sl
 8012c68:	2205      	movs	r2, #5
 8012c6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012c6e:	4853      	ldr	r0, [pc, #332]	@ (8012dbc <_vfiprintf_r+0x21c>)
 8012c70:	f7ed fae6 	bl	8000240 <memchr>
 8012c74:	9a04      	ldr	r2, [sp, #16]
 8012c76:	b9d8      	cbnz	r0, 8012cb0 <_vfiprintf_r+0x110>
 8012c78:	06d1      	lsls	r1, r2, #27
 8012c7a:	bf44      	itt	mi
 8012c7c:	2320      	movmi	r3, #32
 8012c7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012c82:	0713      	lsls	r3, r2, #28
 8012c84:	bf44      	itt	mi
 8012c86:	232b      	movmi	r3, #43	@ 0x2b
 8012c88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012c8c:	f89a 3000 	ldrb.w	r3, [sl]
 8012c90:	2b2a      	cmp	r3, #42	@ 0x2a
 8012c92:	d015      	beq.n	8012cc0 <_vfiprintf_r+0x120>
 8012c94:	9a07      	ldr	r2, [sp, #28]
 8012c96:	4654      	mov	r4, sl
 8012c98:	2000      	movs	r0, #0
 8012c9a:	f04f 0c0a 	mov.w	ip, #10
 8012c9e:	4621      	mov	r1, r4
 8012ca0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012ca4:	3b30      	subs	r3, #48	@ 0x30
 8012ca6:	2b09      	cmp	r3, #9
 8012ca8:	d94b      	bls.n	8012d42 <_vfiprintf_r+0x1a2>
 8012caa:	b1b0      	cbz	r0, 8012cda <_vfiprintf_r+0x13a>
 8012cac:	9207      	str	r2, [sp, #28]
 8012cae:	e014      	b.n	8012cda <_vfiprintf_r+0x13a>
 8012cb0:	eba0 0308 	sub.w	r3, r0, r8
 8012cb4:	fa09 f303 	lsl.w	r3, r9, r3
 8012cb8:	4313      	orrs	r3, r2
 8012cba:	9304      	str	r3, [sp, #16]
 8012cbc:	46a2      	mov	sl, r4
 8012cbe:	e7d2      	b.n	8012c66 <_vfiprintf_r+0xc6>
 8012cc0:	9b03      	ldr	r3, [sp, #12]
 8012cc2:	1d19      	adds	r1, r3, #4
 8012cc4:	681b      	ldr	r3, [r3, #0]
 8012cc6:	9103      	str	r1, [sp, #12]
 8012cc8:	2b00      	cmp	r3, #0
 8012cca:	bfbb      	ittet	lt
 8012ccc:	425b      	neglt	r3, r3
 8012cce:	f042 0202 	orrlt.w	r2, r2, #2
 8012cd2:	9307      	strge	r3, [sp, #28]
 8012cd4:	9307      	strlt	r3, [sp, #28]
 8012cd6:	bfb8      	it	lt
 8012cd8:	9204      	strlt	r2, [sp, #16]
 8012cda:	7823      	ldrb	r3, [r4, #0]
 8012cdc:	2b2e      	cmp	r3, #46	@ 0x2e
 8012cde:	d10a      	bne.n	8012cf6 <_vfiprintf_r+0x156>
 8012ce0:	7863      	ldrb	r3, [r4, #1]
 8012ce2:	2b2a      	cmp	r3, #42	@ 0x2a
 8012ce4:	d132      	bne.n	8012d4c <_vfiprintf_r+0x1ac>
 8012ce6:	9b03      	ldr	r3, [sp, #12]
 8012ce8:	1d1a      	adds	r2, r3, #4
 8012cea:	681b      	ldr	r3, [r3, #0]
 8012cec:	9203      	str	r2, [sp, #12]
 8012cee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012cf2:	3402      	adds	r4, #2
 8012cf4:	9305      	str	r3, [sp, #20]
 8012cf6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012dcc <_vfiprintf_r+0x22c>
 8012cfa:	7821      	ldrb	r1, [r4, #0]
 8012cfc:	2203      	movs	r2, #3
 8012cfe:	4650      	mov	r0, sl
 8012d00:	f7ed fa9e 	bl	8000240 <memchr>
 8012d04:	b138      	cbz	r0, 8012d16 <_vfiprintf_r+0x176>
 8012d06:	9b04      	ldr	r3, [sp, #16]
 8012d08:	eba0 000a 	sub.w	r0, r0, sl
 8012d0c:	2240      	movs	r2, #64	@ 0x40
 8012d0e:	4082      	lsls	r2, r0
 8012d10:	4313      	orrs	r3, r2
 8012d12:	3401      	adds	r4, #1
 8012d14:	9304      	str	r3, [sp, #16]
 8012d16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012d1a:	4829      	ldr	r0, [pc, #164]	@ (8012dc0 <_vfiprintf_r+0x220>)
 8012d1c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012d20:	2206      	movs	r2, #6
 8012d22:	f7ed fa8d 	bl	8000240 <memchr>
 8012d26:	2800      	cmp	r0, #0
 8012d28:	d03f      	beq.n	8012daa <_vfiprintf_r+0x20a>
 8012d2a:	4b26      	ldr	r3, [pc, #152]	@ (8012dc4 <_vfiprintf_r+0x224>)
 8012d2c:	bb1b      	cbnz	r3, 8012d76 <_vfiprintf_r+0x1d6>
 8012d2e:	9b03      	ldr	r3, [sp, #12]
 8012d30:	3307      	adds	r3, #7
 8012d32:	f023 0307 	bic.w	r3, r3, #7
 8012d36:	3308      	adds	r3, #8
 8012d38:	9303      	str	r3, [sp, #12]
 8012d3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012d3c:	443b      	add	r3, r7
 8012d3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8012d40:	e76a      	b.n	8012c18 <_vfiprintf_r+0x78>
 8012d42:	fb0c 3202 	mla	r2, ip, r2, r3
 8012d46:	460c      	mov	r4, r1
 8012d48:	2001      	movs	r0, #1
 8012d4a:	e7a8      	b.n	8012c9e <_vfiprintf_r+0xfe>
 8012d4c:	2300      	movs	r3, #0
 8012d4e:	3401      	adds	r4, #1
 8012d50:	9305      	str	r3, [sp, #20]
 8012d52:	4619      	mov	r1, r3
 8012d54:	f04f 0c0a 	mov.w	ip, #10
 8012d58:	4620      	mov	r0, r4
 8012d5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012d5e:	3a30      	subs	r2, #48	@ 0x30
 8012d60:	2a09      	cmp	r2, #9
 8012d62:	d903      	bls.n	8012d6c <_vfiprintf_r+0x1cc>
 8012d64:	2b00      	cmp	r3, #0
 8012d66:	d0c6      	beq.n	8012cf6 <_vfiprintf_r+0x156>
 8012d68:	9105      	str	r1, [sp, #20]
 8012d6a:	e7c4      	b.n	8012cf6 <_vfiprintf_r+0x156>
 8012d6c:	fb0c 2101 	mla	r1, ip, r1, r2
 8012d70:	4604      	mov	r4, r0
 8012d72:	2301      	movs	r3, #1
 8012d74:	e7f0      	b.n	8012d58 <_vfiprintf_r+0x1b8>
 8012d76:	ab03      	add	r3, sp, #12
 8012d78:	9300      	str	r3, [sp, #0]
 8012d7a:	462a      	mov	r2, r5
 8012d7c:	4b12      	ldr	r3, [pc, #72]	@ (8012dc8 <_vfiprintf_r+0x228>)
 8012d7e:	a904      	add	r1, sp, #16
 8012d80:	4630      	mov	r0, r6
 8012d82:	f7fc ff01 	bl	800fb88 <_printf_float>
 8012d86:	4607      	mov	r7, r0
 8012d88:	1c78      	adds	r0, r7, #1
 8012d8a:	d1d6      	bne.n	8012d3a <_vfiprintf_r+0x19a>
 8012d8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012d8e:	07d9      	lsls	r1, r3, #31
 8012d90:	d405      	bmi.n	8012d9e <_vfiprintf_r+0x1fe>
 8012d92:	89ab      	ldrh	r3, [r5, #12]
 8012d94:	059a      	lsls	r2, r3, #22
 8012d96:	d402      	bmi.n	8012d9e <_vfiprintf_r+0x1fe>
 8012d98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012d9a:	f7fd fcbf 	bl	801071c <__retarget_lock_release_recursive>
 8012d9e:	89ab      	ldrh	r3, [r5, #12]
 8012da0:	065b      	lsls	r3, r3, #25
 8012da2:	f53f af1f 	bmi.w	8012be4 <_vfiprintf_r+0x44>
 8012da6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012da8:	e71e      	b.n	8012be8 <_vfiprintf_r+0x48>
 8012daa:	ab03      	add	r3, sp, #12
 8012dac:	9300      	str	r3, [sp, #0]
 8012dae:	462a      	mov	r2, r5
 8012db0:	4b05      	ldr	r3, [pc, #20]	@ (8012dc8 <_vfiprintf_r+0x228>)
 8012db2:	a904      	add	r1, sp, #16
 8012db4:	4630      	mov	r0, r6
 8012db6:	f7fd f97f 	bl	80100b8 <_printf_i>
 8012dba:	e7e4      	b.n	8012d86 <_vfiprintf_r+0x1e6>
 8012dbc:	08014249 	.word	0x08014249
 8012dc0:	08014253 	.word	0x08014253
 8012dc4:	0800fb89 	.word	0x0800fb89
 8012dc8:	08012b7d 	.word	0x08012b7d
 8012dcc:	0801424f 	.word	0x0801424f

08012dd0 <__swbuf_r>:
 8012dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012dd2:	460e      	mov	r6, r1
 8012dd4:	4614      	mov	r4, r2
 8012dd6:	4605      	mov	r5, r0
 8012dd8:	b118      	cbz	r0, 8012de2 <__swbuf_r+0x12>
 8012dda:	6a03      	ldr	r3, [r0, #32]
 8012ddc:	b90b      	cbnz	r3, 8012de2 <__swbuf_r+0x12>
 8012dde:	f7fd fb17 	bl	8010410 <__sinit>
 8012de2:	69a3      	ldr	r3, [r4, #24]
 8012de4:	60a3      	str	r3, [r4, #8]
 8012de6:	89a3      	ldrh	r3, [r4, #12]
 8012de8:	071a      	lsls	r2, r3, #28
 8012dea:	d501      	bpl.n	8012df0 <__swbuf_r+0x20>
 8012dec:	6923      	ldr	r3, [r4, #16]
 8012dee:	b943      	cbnz	r3, 8012e02 <__swbuf_r+0x32>
 8012df0:	4621      	mov	r1, r4
 8012df2:	4628      	mov	r0, r5
 8012df4:	f000 f82a 	bl	8012e4c <__swsetup_r>
 8012df8:	b118      	cbz	r0, 8012e02 <__swbuf_r+0x32>
 8012dfa:	f04f 37ff 	mov.w	r7, #4294967295
 8012dfe:	4638      	mov	r0, r7
 8012e00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012e02:	6823      	ldr	r3, [r4, #0]
 8012e04:	6922      	ldr	r2, [r4, #16]
 8012e06:	1a98      	subs	r0, r3, r2
 8012e08:	6963      	ldr	r3, [r4, #20]
 8012e0a:	b2f6      	uxtb	r6, r6
 8012e0c:	4283      	cmp	r3, r0
 8012e0e:	4637      	mov	r7, r6
 8012e10:	dc05      	bgt.n	8012e1e <__swbuf_r+0x4e>
 8012e12:	4621      	mov	r1, r4
 8012e14:	4628      	mov	r0, r5
 8012e16:	f7ff fded 	bl	80129f4 <_fflush_r>
 8012e1a:	2800      	cmp	r0, #0
 8012e1c:	d1ed      	bne.n	8012dfa <__swbuf_r+0x2a>
 8012e1e:	68a3      	ldr	r3, [r4, #8]
 8012e20:	3b01      	subs	r3, #1
 8012e22:	60a3      	str	r3, [r4, #8]
 8012e24:	6823      	ldr	r3, [r4, #0]
 8012e26:	1c5a      	adds	r2, r3, #1
 8012e28:	6022      	str	r2, [r4, #0]
 8012e2a:	701e      	strb	r6, [r3, #0]
 8012e2c:	6962      	ldr	r2, [r4, #20]
 8012e2e:	1c43      	adds	r3, r0, #1
 8012e30:	429a      	cmp	r2, r3
 8012e32:	d004      	beq.n	8012e3e <__swbuf_r+0x6e>
 8012e34:	89a3      	ldrh	r3, [r4, #12]
 8012e36:	07db      	lsls	r3, r3, #31
 8012e38:	d5e1      	bpl.n	8012dfe <__swbuf_r+0x2e>
 8012e3a:	2e0a      	cmp	r6, #10
 8012e3c:	d1df      	bne.n	8012dfe <__swbuf_r+0x2e>
 8012e3e:	4621      	mov	r1, r4
 8012e40:	4628      	mov	r0, r5
 8012e42:	f7ff fdd7 	bl	80129f4 <_fflush_r>
 8012e46:	2800      	cmp	r0, #0
 8012e48:	d0d9      	beq.n	8012dfe <__swbuf_r+0x2e>
 8012e4a:	e7d6      	b.n	8012dfa <__swbuf_r+0x2a>

08012e4c <__swsetup_r>:
 8012e4c:	b538      	push	{r3, r4, r5, lr}
 8012e4e:	4b29      	ldr	r3, [pc, #164]	@ (8012ef4 <__swsetup_r+0xa8>)
 8012e50:	4605      	mov	r5, r0
 8012e52:	6818      	ldr	r0, [r3, #0]
 8012e54:	460c      	mov	r4, r1
 8012e56:	b118      	cbz	r0, 8012e60 <__swsetup_r+0x14>
 8012e58:	6a03      	ldr	r3, [r0, #32]
 8012e5a:	b90b      	cbnz	r3, 8012e60 <__swsetup_r+0x14>
 8012e5c:	f7fd fad8 	bl	8010410 <__sinit>
 8012e60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012e64:	0719      	lsls	r1, r3, #28
 8012e66:	d422      	bmi.n	8012eae <__swsetup_r+0x62>
 8012e68:	06da      	lsls	r2, r3, #27
 8012e6a:	d407      	bmi.n	8012e7c <__swsetup_r+0x30>
 8012e6c:	2209      	movs	r2, #9
 8012e6e:	602a      	str	r2, [r5, #0]
 8012e70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012e74:	81a3      	strh	r3, [r4, #12]
 8012e76:	f04f 30ff 	mov.w	r0, #4294967295
 8012e7a:	e033      	b.n	8012ee4 <__swsetup_r+0x98>
 8012e7c:	0758      	lsls	r0, r3, #29
 8012e7e:	d512      	bpl.n	8012ea6 <__swsetup_r+0x5a>
 8012e80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012e82:	b141      	cbz	r1, 8012e96 <__swsetup_r+0x4a>
 8012e84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012e88:	4299      	cmp	r1, r3
 8012e8a:	d002      	beq.n	8012e92 <__swsetup_r+0x46>
 8012e8c:	4628      	mov	r0, r5
 8012e8e:	f7fe facb 	bl	8011428 <_free_r>
 8012e92:	2300      	movs	r3, #0
 8012e94:	6363      	str	r3, [r4, #52]	@ 0x34
 8012e96:	89a3      	ldrh	r3, [r4, #12]
 8012e98:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012e9c:	81a3      	strh	r3, [r4, #12]
 8012e9e:	2300      	movs	r3, #0
 8012ea0:	6063      	str	r3, [r4, #4]
 8012ea2:	6923      	ldr	r3, [r4, #16]
 8012ea4:	6023      	str	r3, [r4, #0]
 8012ea6:	89a3      	ldrh	r3, [r4, #12]
 8012ea8:	f043 0308 	orr.w	r3, r3, #8
 8012eac:	81a3      	strh	r3, [r4, #12]
 8012eae:	6923      	ldr	r3, [r4, #16]
 8012eb0:	b94b      	cbnz	r3, 8012ec6 <__swsetup_r+0x7a>
 8012eb2:	89a3      	ldrh	r3, [r4, #12]
 8012eb4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012eb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012ebc:	d003      	beq.n	8012ec6 <__swsetup_r+0x7a>
 8012ebe:	4621      	mov	r1, r4
 8012ec0:	4628      	mov	r0, r5
 8012ec2:	f000 f88b 	bl	8012fdc <__smakebuf_r>
 8012ec6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012eca:	f013 0201 	ands.w	r2, r3, #1
 8012ece:	d00a      	beq.n	8012ee6 <__swsetup_r+0x9a>
 8012ed0:	2200      	movs	r2, #0
 8012ed2:	60a2      	str	r2, [r4, #8]
 8012ed4:	6962      	ldr	r2, [r4, #20]
 8012ed6:	4252      	negs	r2, r2
 8012ed8:	61a2      	str	r2, [r4, #24]
 8012eda:	6922      	ldr	r2, [r4, #16]
 8012edc:	b942      	cbnz	r2, 8012ef0 <__swsetup_r+0xa4>
 8012ede:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012ee2:	d1c5      	bne.n	8012e70 <__swsetup_r+0x24>
 8012ee4:	bd38      	pop	{r3, r4, r5, pc}
 8012ee6:	0799      	lsls	r1, r3, #30
 8012ee8:	bf58      	it	pl
 8012eea:	6962      	ldrpl	r2, [r4, #20]
 8012eec:	60a2      	str	r2, [r4, #8]
 8012eee:	e7f4      	b.n	8012eda <__swsetup_r+0x8e>
 8012ef0:	2000      	movs	r0, #0
 8012ef2:	e7f7      	b.n	8012ee4 <__swsetup_r+0x98>
 8012ef4:	200001a0 	.word	0x200001a0

08012ef8 <_raise_r>:
 8012ef8:	291f      	cmp	r1, #31
 8012efa:	b538      	push	{r3, r4, r5, lr}
 8012efc:	4605      	mov	r5, r0
 8012efe:	460c      	mov	r4, r1
 8012f00:	d904      	bls.n	8012f0c <_raise_r+0x14>
 8012f02:	2316      	movs	r3, #22
 8012f04:	6003      	str	r3, [r0, #0]
 8012f06:	f04f 30ff 	mov.w	r0, #4294967295
 8012f0a:	bd38      	pop	{r3, r4, r5, pc}
 8012f0c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012f0e:	b112      	cbz	r2, 8012f16 <_raise_r+0x1e>
 8012f10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012f14:	b94b      	cbnz	r3, 8012f2a <_raise_r+0x32>
 8012f16:	4628      	mov	r0, r5
 8012f18:	f000 f830 	bl	8012f7c <_getpid_r>
 8012f1c:	4622      	mov	r2, r4
 8012f1e:	4601      	mov	r1, r0
 8012f20:	4628      	mov	r0, r5
 8012f22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012f26:	f000 b817 	b.w	8012f58 <_kill_r>
 8012f2a:	2b01      	cmp	r3, #1
 8012f2c:	d00a      	beq.n	8012f44 <_raise_r+0x4c>
 8012f2e:	1c59      	adds	r1, r3, #1
 8012f30:	d103      	bne.n	8012f3a <_raise_r+0x42>
 8012f32:	2316      	movs	r3, #22
 8012f34:	6003      	str	r3, [r0, #0]
 8012f36:	2001      	movs	r0, #1
 8012f38:	e7e7      	b.n	8012f0a <_raise_r+0x12>
 8012f3a:	2100      	movs	r1, #0
 8012f3c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012f40:	4620      	mov	r0, r4
 8012f42:	4798      	blx	r3
 8012f44:	2000      	movs	r0, #0
 8012f46:	e7e0      	b.n	8012f0a <_raise_r+0x12>

08012f48 <raise>:
 8012f48:	4b02      	ldr	r3, [pc, #8]	@ (8012f54 <raise+0xc>)
 8012f4a:	4601      	mov	r1, r0
 8012f4c:	6818      	ldr	r0, [r3, #0]
 8012f4e:	f7ff bfd3 	b.w	8012ef8 <_raise_r>
 8012f52:	bf00      	nop
 8012f54:	200001a0 	.word	0x200001a0

08012f58 <_kill_r>:
 8012f58:	b538      	push	{r3, r4, r5, lr}
 8012f5a:	4d07      	ldr	r5, [pc, #28]	@ (8012f78 <_kill_r+0x20>)
 8012f5c:	2300      	movs	r3, #0
 8012f5e:	4604      	mov	r4, r0
 8012f60:	4608      	mov	r0, r1
 8012f62:	4611      	mov	r1, r2
 8012f64:	602b      	str	r3, [r5, #0]
 8012f66:	f7f0 fbcd 	bl	8003704 <_kill>
 8012f6a:	1c43      	adds	r3, r0, #1
 8012f6c:	d102      	bne.n	8012f74 <_kill_r+0x1c>
 8012f6e:	682b      	ldr	r3, [r5, #0]
 8012f70:	b103      	cbz	r3, 8012f74 <_kill_r+0x1c>
 8012f72:	6023      	str	r3, [r4, #0]
 8012f74:	bd38      	pop	{r3, r4, r5, pc}
 8012f76:	bf00      	nop
 8012f78:	20006c1c 	.word	0x20006c1c

08012f7c <_getpid_r>:
 8012f7c:	f7f0 bbba 	b.w	80036f4 <_getpid>

08012f80 <_malloc_usable_size_r>:
 8012f80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012f84:	1f18      	subs	r0, r3, #4
 8012f86:	2b00      	cmp	r3, #0
 8012f88:	bfbc      	itt	lt
 8012f8a:	580b      	ldrlt	r3, [r1, r0]
 8012f8c:	18c0      	addlt	r0, r0, r3
 8012f8e:	4770      	bx	lr

08012f90 <__swhatbuf_r>:
 8012f90:	b570      	push	{r4, r5, r6, lr}
 8012f92:	460c      	mov	r4, r1
 8012f94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f98:	2900      	cmp	r1, #0
 8012f9a:	b096      	sub	sp, #88	@ 0x58
 8012f9c:	4615      	mov	r5, r2
 8012f9e:	461e      	mov	r6, r3
 8012fa0:	da0d      	bge.n	8012fbe <__swhatbuf_r+0x2e>
 8012fa2:	89a3      	ldrh	r3, [r4, #12]
 8012fa4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012fa8:	f04f 0100 	mov.w	r1, #0
 8012fac:	bf14      	ite	ne
 8012fae:	2340      	movne	r3, #64	@ 0x40
 8012fb0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012fb4:	2000      	movs	r0, #0
 8012fb6:	6031      	str	r1, [r6, #0]
 8012fb8:	602b      	str	r3, [r5, #0]
 8012fba:	b016      	add	sp, #88	@ 0x58
 8012fbc:	bd70      	pop	{r4, r5, r6, pc}
 8012fbe:	466a      	mov	r2, sp
 8012fc0:	f000 f848 	bl	8013054 <_fstat_r>
 8012fc4:	2800      	cmp	r0, #0
 8012fc6:	dbec      	blt.n	8012fa2 <__swhatbuf_r+0x12>
 8012fc8:	9901      	ldr	r1, [sp, #4]
 8012fca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012fce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012fd2:	4259      	negs	r1, r3
 8012fd4:	4159      	adcs	r1, r3
 8012fd6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012fda:	e7eb      	b.n	8012fb4 <__swhatbuf_r+0x24>

08012fdc <__smakebuf_r>:
 8012fdc:	898b      	ldrh	r3, [r1, #12]
 8012fde:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012fe0:	079d      	lsls	r5, r3, #30
 8012fe2:	4606      	mov	r6, r0
 8012fe4:	460c      	mov	r4, r1
 8012fe6:	d507      	bpl.n	8012ff8 <__smakebuf_r+0x1c>
 8012fe8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012fec:	6023      	str	r3, [r4, #0]
 8012fee:	6123      	str	r3, [r4, #16]
 8012ff0:	2301      	movs	r3, #1
 8012ff2:	6163      	str	r3, [r4, #20]
 8012ff4:	b003      	add	sp, #12
 8012ff6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012ff8:	ab01      	add	r3, sp, #4
 8012ffa:	466a      	mov	r2, sp
 8012ffc:	f7ff ffc8 	bl	8012f90 <__swhatbuf_r>
 8013000:	9f00      	ldr	r7, [sp, #0]
 8013002:	4605      	mov	r5, r0
 8013004:	4639      	mov	r1, r7
 8013006:	4630      	mov	r0, r6
 8013008:	f7fe fdbc 	bl	8011b84 <_malloc_r>
 801300c:	b948      	cbnz	r0, 8013022 <__smakebuf_r+0x46>
 801300e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013012:	059a      	lsls	r2, r3, #22
 8013014:	d4ee      	bmi.n	8012ff4 <__smakebuf_r+0x18>
 8013016:	f023 0303 	bic.w	r3, r3, #3
 801301a:	f043 0302 	orr.w	r3, r3, #2
 801301e:	81a3      	strh	r3, [r4, #12]
 8013020:	e7e2      	b.n	8012fe8 <__smakebuf_r+0xc>
 8013022:	89a3      	ldrh	r3, [r4, #12]
 8013024:	6020      	str	r0, [r4, #0]
 8013026:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801302a:	81a3      	strh	r3, [r4, #12]
 801302c:	9b01      	ldr	r3, [sp, #4]
 801302e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013032:	b15b      	cbz	r3, 801304c <__smakebuf_r+0x70>
 8013034:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013038:	4630      	mov	r0, r6
 801303a:	f000 f81d 	bl	8013078 <_isatty_r>
 801303e:	b128      	cbz	r0, 801304c <__smakebuf_r+0x70>
 8013040:	89a3      	ldrh	r3, [r4, #12]
 8013042:	f023 0303 	bic.w	r3, r3, #3
 8013046:	f043 0301 	orr.w	r3, r3, #1
 801304a:	81a3      	strh	r3, [r4, #12]
 801304c:	89a3      	ldrh	r3, [r4, #12]
 801304e:	431d      	orrs	r5, r3
 8013050:	81a5      	strh	r5, [r4, #12]
 8013052:	e7cf      	b.n	8012ff4 <__smakebuf_r+0x18>

08013054 <_fstat_r>:
 8013054:	b538      	push	{r3, r4, r5, lr}
 8013056:	4d07      	ldr	r5, [pc, #28]	@ (8013074 <_fstat_r+0x20>)
 8013058:	2300      	movs	r3, #0
 801305a:	4604      	mov	r4, r0
 801305c:	4608      	mov	r0, r1
 801305e:	4611      	mov	r1, r2
 8013060:	602b      	str	r3, [r5, #0]
 8013062:	f7f0 fbaf 	bl	80037c4 <_fstat>
 8013066:	1c43      	adds	r3, r0, #1
 8013068:	d102      	bne.n	8013070 <_fstat_r+0x1c>
 801306a:	682b      	ldr	r3, [r5, #0]
 801306c:	b103      	cbz	r3, 8013070 <_fstat_r+0x1c>
 801306e:	6023      	str	r3, [r4, #0]
 8013070:	bd38      	pop	{r3, r4, r5, pc}
 8013072:	bf00      	nop
 8013074:	20006c1c 	.word	0x20006c1c

08013078 <_isatty_r>:
 8013078:	b538      	push	{r3, r4, r5, lr}
 801307a:	4d06      	ldr	r5, [pc, #24]	@ (8013094 <_isatty_r+0x1c>)
 801307c:	2300      	movs	r3, #0
 801307e:	4604      	mov	r4, r0
 8013080:	4608      	mov	r0, r1
 8013082:	602b      	str	r3, [r5, #0]
 8013084:	f7f0 fbae 	bl	80037e4 <_isatty>
 8013088:	1c43      	adds	r3, r0, #1
 801308a:	d102      	bne.n	8013092 <_isatty_r+0x1a>
 801308c:	682b      	ldr	r3, [r5, #0]
 801308e:	b103      	cbz	r3, 8013092 <_isatty_r+0x1a>
 8013090:	6023      	str	r3, [r4, #0]
 8013092:	bd38      	pop	{r3, r4, r5, pc}
 8013094:	20006c1c 	.word	0x20006c1c

08013098 <cosf>:
 8013098:	ee10 3a10 	vmov	r3, s0
 801309c:	b507      	push	{r0, r1, r2, lr}
 801309e:	4a1e      	ldr	r2, [pc, #120]	@ (8013118 <cosf+0x80>)
 80130a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80130a4:	4293      	cmp	r3, r2
 80130a6:	d806      	bhi.n	80130b6 <cosf+0x1e>
 80130a8:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 801311c <cosf+0x84>
 80130ac:	b003      	add	sp, #12
 80130ae:	f85d eb04 	ldr.w	lr, [sp], #4
 80130b2:	f000 b87b 	b.w	80131ac <__kernel_cosf>
 80130b6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80130ba:	d304      	bcc.n	80130c6 <cosf+0x2e>
 80130bc:	ee30 0a40 	vsub.f32	s0, s0, s0
 80130c0:	b003      	add	sp, #12
 80130c2:	f85d fb04 	ldr.w	pc, [sp], #4
 80130c6:	4668      	mov	r0, sp
 80130c8:	f000 f910 	bl	80132ec <__ieee754_rem_pio2f>
 80130cc:	f000 0003 	and.w	r0, r0, #3
 80130d0:	2801      	cmp	r0, #1
 80130d2:	d009      	beq.n	80130e8 <cosf+0x50>
 80130d4:	2802      	cmp	r0, #2
 80130d6:	d010      	beq.n	80130fa <cosf+0x62>
 80130d8:	b9b0      	cbnz	r0, 8013108 <cosf+0x70>
 80130da:	eddd 0a01 	vldr	s1, [sp, #4]
 80130de:	ed9d 0a00 	vldr	s0, [sp]
 80130e2:	f000 f863 	bl	80131ac <__kernel_cosf>
 80130e6:	e7eb      	b.n	80130c0 <cosf+0x28>
 80130e8:	eddd 0a01 	vldr	s1, [sp, #4]
 80130ec:	ed9d 0a00 	vldr	s0, [sp]
 80130f0:	f000 f8b4 	bl	801325c <__kernel_sinf>
 80130f4:	eeb1 0a40 	vneg.f32	s0, s0
 80130f8:	e7e2      	b.n	80130c0 <cosf+0x28>
 80130fa:	eddd 0a01 	vldr	s1, [sp, #4]
 80130fe:	ed9d 0a00 	vldr	s0, [sp]
 8013102:	f000 f853 	bl	80131ac <__kernel_cosf>
 8013106:	e7f5      	b.n	80130f4 <cosf+0x5c>
 8013108:	eddd 0a01 	vldr	s1, [sp, #4]
 801310c:	ed9d 0a00 	vldr	s0, [sp]
 8013110:	2001      	movs	r0, #1
 8013112:	f000 f8a3 	bl	801325c <__kernel_sinf>
 8013116:	e7d3      	b.n	80130c0 <cosf+0x28>
 8013118:	3f490fd8 	.word	0x3f490fd8
 801311c:	00000000 	.word	0x00000000

08013120 <sinf>:
 8013120:	ee10 3a10 	vmov	r3, s0
 8013124:	b507      	push	{r0, r1, r2, lr}
 8013126:	4a1f      	ldr	r2, [pc, #124]	@ (80131a4 <sinf+0x84>)
 8013128:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801312c:	4293      	cmp	r3, r2
 801312e:	d807      	bhi.n	8013140 <sinf+0x20>
 8013130:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 80131a8 <sinf+0x88>
 8013134:	2000      	movs	r0, #0
 8013136:	b003      	add	sp, #12
 8013138:	f85d eb04 	ldr.w	lr, [sp], #4
 801313c:	f000 b88e 	b.w	801325c <__kernel_sinf>
 8013140:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013144:	d304      	bcc.n	8013150 <sinf+0x30>
 8013146:	ee30 0a40 	vsub.f32	s0, s0, s0
 801314a:	b003      	add	sp, #12
 801314c:	f85d fb04 	ldr.w	pc, [sp], #4
 8013150:	4668      	mov	r0, sp
 8013152:	f000 f8cb 	bl	80132ec <__ieee754_rem_pio2f>
 8013156:	f000 0003 	and.w	r0, r0, #3
 801315a:	2801      	cmp	r0, #1
 801315c:	d00a      	beq.n	8013174 <sinf+0x54>
 801315e:	2802      	cmp	r0, #2
 8013160:	d00f      	beq.n	8013182 <sinf+0x62>
 8013162:	b9c0      	cbnz	r0, 8013196 <sinf+0x76>
 8013164:	eddd 0a01 	vldr	s1, [sp, #4]
 8013168:	ed9d 0a00 	vldr	s0, [sp]
 801316c:	2001      	movs	r0, #1
 801316e:	f000 f875 	bl	801325c <__kernel_sinf>
 8013172:	e7ea      	b.n	801314a <sinf+0x2a>
 8013174:	eddd 0a01 	vldr	s1, [sp, #4]
 8013178:	ed9d 0a00 	vldr	s0, [sp]
 801317c:	f000 f816 	bl	80131ac <__kernel_cosf>
 8013180:	e7e3      	b.n	801314a <sinf+0x2a>
 8013182:	eddd 0a01 	vldr	s1, [sp, #4]
 8013186:	ed9d 0a00 	vldr	s0, [sp]
 801318a:	2001      	movs	r0, #1
 801318c:	f000 f866 	bl	801325c <__kernel_sinf>
 8013190:	eeb1 0a40 	vneg.f32	s0, s0
 8013194:	e7d9      	b.n	801314a <sinf+0x2a>
 8013196:	eddd 0a01 	vldr	s1, [sp, #4]
 801319a:	ed9d 0a00 	vldr	s0, [sp]
 801319e:	f000 f805 	bl	80131ac <__kernel_cosf>
 80131a2:	e7f5      	b.n	8013190 <sinf+0x70>
 80131a4:	3f490fd8 	.word	0x3f490fd8
 80131a8:	00000000 	.word	0x00000000

080131ac <__kernel_cosf>:
 80131ac:	ee10 3a10 	vmov	r3, s0
 80131b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80131b4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80131b8:	eef0 6a40 	vmov.f32	s13, s0
 80131bc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80131c0:	d204      	bcs.n	80131cc <__kernel_cosf+0x20>
 80131c2:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 80131c6:	ee17 2a90 	vmov	r2, s15
 80131ca:	b342      	cbz	r2, 801321e <__kernel_cosf+0x72>
 80131cc:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80131d0:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 801323c <__kernel_cosf+0x90>
 80131d4:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8013240 <__kernel_cosf+0x94>
 80131d8:	4a1a      	ldr	r2, [pc, #104]	@ (8013244 <__kernel_cosf+0x98>)
 80131da:	eea7 6a27 	vfma.f32	s12, s14, s15
 80131de:	4293      	cmp	r3, r2
 80131e0:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8013248 <__kernel_cosf+0x9c>
 80131e4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80131e8:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 801324c <__kernel_cosf+0xa0>
 80131ec:	eea7 6a87 	vfma.f32	s12, s15, s14
 80131f0:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8013250 <__kernel_cosf+0xa4>
 80131f4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80131f8:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8013254 <__kernel_cosf+0xa8>
 80131fc:	eea7 6a87 	vfma.f32	s12, s15, s14
 8013200:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8013204:	ee26 6a07 	vmul.f32	s12, s12, s14
 8013208:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801320c:	eee7 0a06 	vfma.f32	s1, s14, s12
 8013210:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013214:	d804      	bhi.n	8013220 <__kernel_cosf+0x74>
 8013216:	ee77 7ae0 	vsub.f32	s15, s15, s1
 801321a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801321e:	4770      	bx	lr
 8013220:	4a0d      	ldr	r2, [pc, #52]	@ (8013258 <__kernel_cosf+0xac>)
 8013222:	4293      	cmp	r3, r2
 8013224:	bf9a      	itte	ls
 8013226:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 801322a:	ee07 3a10 	vmovls	s14, r3
 801322e:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8013232:	ee30 0a47 	vsub.f32	s0, s0, s14
 8013236:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801323a:	e7ec      	b.n	8013216 <__kernel_cosf+0x6a>
 801323c:	ad47d74e 	.word	0xad47d74e
 8013240:	310f74f6 	.word	0x310f74f6
 8013244:	3e999999 	.word	0x3e999999
 8013248:	b493f27c 	.word	0xb493f27c
 801324c:	37d00d01 	.word	0x37d00d01
 8013250:	bab60b61 	.word	0xbab60b61
 8013254:	3d2aaaab 	.word	0x3d2aaaab
 8013258:	3f480000 	.word	0x3f480000

0801325c <__kernel_sinf>:
 801325c:	ee10 3a10 	vmov	r3, s0
 8013260:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013264:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8013268:	d204      	bcs.n	8013274 <__kernel_sinf+0x18>
 801326a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801326e:	ee17 3a90 	vmov	r3, s15
 8013272:	b35b      	cbz	r3, 80132cc <__kernel_sinf+0x70>
 8013274:	ee20 7a00 	vmul.f32	s14, s0, s0
 8013278:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80132d0 <__kernel_sinf+0x74>
 801327c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80132d4 <__kernel_sinf+0x78>
 8013280:	eea7 6a27 	vfma.f32	s12, s14, s15
 8013284:	eddf 7a14 	vldr	s15, [pc, #80]	@ 80132d8 <__kernel_sinf+0x7c>
 8013288:	eee6 7a07 	vfma.f32	s15, s12, s14
 801328c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 80132dc <__kernel_sinf+0x80>
 8013290:	eea7 6a87 	vfma.f32	s12, s15, s14
 8013294:	eddf 7a12 	vldr	s15, [pc, #72]	@ 80132e0 <__kernel_sinf+0x84>
 8013298:	ee60 6a07 	vmul.f32	s13, s0, s14
 801329c:	eee6 7a07 	vfma.f32	s15, s12, s14
 80132a0:	b930      	cbnz	r0, 80132b0 <__kernel_sinf+0x54>
 80132a2:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 80132e4 <__kernel_sinf+0x88>
 80132a6:	eea7 6a27 	vfma.f32	s12, s14, s15
 80132aa:	eea6 0a26 	vfma.f32	s0, s12, s13
 80132ae:	4770      	bx	lr
 80132b0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80132b4:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80132b8:	eee0 7a86 	vfma.f32	s15, s1, s12
 80132bc:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80132c0:	eddf 7a09 	vldr	s15, [pc, #36]	@ 80132e8 <__kernel_sinf+0x8c>
 80132c4:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80132c8:	ee30 0a60 	vsub.f32	s0, s0, s1
 80132cc:	4770      	bx	lr
 80132ce:	bf00      	nop
 80132d0:	2f2ec9d3 	.word	0x2f2ec9d3
 80132d4:	b2d72f34 	.word	0xb2d72f34
 80132d8:	3638ef1b 	.word	0x3638ef1b
 80132dc:	b9500d01 	.word	0xb9500d01
 80132e0:	3c088889 	.word	0x3c088889
 80132e4:	be2aaaab 	.word	0xbe2aaaab
 80132e8:	3e2aaaab 	.word	0x3e2aaaab

080132ec <__ieee754_rem_pio2f>:
 80132ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80132ee:	ee10 6a10 	vmov	r6, s0
 80132f2:	4b88      	ldr	r3, [pc, #544]	@ (8013514 <__ieee754_rem_pio2f+0x228>)
 80132f4:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 80132f8:	429d      	cmp	r5, r3
 80132fa:	b087      	sub	sp, #28
 80132fc:	4604      	mov	r4, r0
 80132fe:	d805      	bhi.n	801330c <__ieee754_rem_pio2f+0x20>
 8013300:	2300      	movs	r3, #0
 8013302:	ed80 0a00 	vstr	s0, [r0]
 8013306:	6043      	str	r3, [r0, #4]
 8013308:	2000      	movs	r0, #0
 801330a:	e022      	b.n	8013352 <__ieee754_rem_pio2f+0x66>
 801330c:	4b82      	ldr	r3, [pc, #520]	@ (8013518 <__ieee754_rem_pio2f+0x22c>)
 801330e:	429d      	cmp	r5, r3
 8013310:	d83a      	bhi.n	8013388 <__ieee754_rem_pio2f+0x9c>
 8013312:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8013316:	2e00      	cmp	r6, #0
 8013318:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 801351c <__ieee754_rem_pio2f+0x230>
 801331c:	4a80      	ldr	r2, [pc, #512]	@ (8013520 <__ieee754_rem_pio2f+0x234>)
 801331e:	f023 030f 	bic.w	r3, r3, #15
 8013322:	dd18      	ble.n	8013356 <__ieee754_rem_pio2f+0x6a>
 8013324:	4293      	cmp	r3, r2
 8013326:	ee70 7a47 	vsub.f32	s15, s0, s14
 801332a:	bf09      	itett	eq
 801332c:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8013524 <__ieee754_rem_pio2f+0x238>
 8013330:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8013528 <__ieee754_rem_pio2f+0x23c>
 8013334:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 801352c <__ieee754_rem_pio2f+0x240>
 8013338:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 801333c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8013340:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013344:	ed80 7a00 	vstr	s14, [r0]
 8013348:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801334c:	edc0 7a01 	vstr	s15, [r0, #4]
 8013350:	2001      	movs	r0, #1
 8013352:	b007      	add	sp, #28
 8013354:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013356:	4293      	cmp	r3, r2
 8013358:	ee70 7a07 	vadd.f32	s15, s0, s14
 801335c:	bf09      	itett	eq
 801335e:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8013524 <__ieee754_rem_pio2f+0x238>
 8013362:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8013528 <__ieee754_rem_pio2f+0x23c>
 8013366:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 801352c <__ieee754_rem_pio2f+0x240>
 801336a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 801336e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8013372:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013376:	ed80 7a00 	vstr	s14, [r0]
 801337a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801337e:	edc0 7a01 	vstr	s15, [r0, #4]
 8013382:	f04f 30ff 	mov.w	r0, #4294967295
 8013386:	e7e4      	b.n	8013352 <__ieee754_rem_pio2f+0x66>
 8013388:	4b69      	ldr	r3, [pc, #420]	@ (8013530 <__ieee754_rem_pio2f+0x244>)
 801338a:	429d      	cmp	r5, r3
 801338c:	d873      	bhi.n	8013476 <__ieee754_rem_pio2f+0x18a>
 801338e:	f000 f8dd 	bl	801354c <fabsf>
 8013392:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8013534 <__ieee754_rem_pio2f+0x248>
 8013396:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801339a:	eee0 7a07 	vfma.f32	s15, s0, s14
 801339e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80133a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80133a6:	ee17 0a90 	vmov	r0, s15
 80133aa:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 801351c <__ieee754_rem_pio2f+0x230>
 80133ae:	eea7 0a67 	vfms.f32	s0, s14, s15
 80133b2:	281f      	cmp	r0, #31
 80133b4:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8013528 <__ieee754_rem_pio2f+0x23c>
 80133b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80133bc:	eeb1 6a47 	vneg.f32	s12, s14
 80133c0:	ee70 6a67 	vsub.f32	s13, s0, s15
 80133c4:	ee16 1a90 	vmov	r1, s13
 80133c8:	dc09      	bgt.n	80133de <__ieee754_rem_pio2f+0xf2>
 80133ca:	4a5b      	ldr	r2, [pc, #364]	@ (8013538 <__ieee754_rem_pio2f+0x24c>)
 80133cc:	1e47      	subs	r7, r0, #1
 80133ce:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80133d2:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80133d6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80133da:	4293      	cmp	r3, r2
 80133dc:	d107      	bne.n	80133ee <__ieee754_rem_pio2f+0x102>
 80133de:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 80133e2:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 80133e6:	2a08      	cmp	r2, #8
 80133e8:	ea4f 53e5 	mov.w	r3, r5, asr #23
 80133ec:	dc14      	bgt.n	8013418 <__ieee754_rem_pio2f+0x12c>
 80133ee:	6021      	str	r1, [r4, #0]
 80133f0:	ed94 7a00 	vldr	s14, [r4]
 80133f4:	ee30 0a47 	vsub.f32	s0, s0, s14
 80133f8:	2e00      	cmp	r6, #0
 80133fa:	ee30 0a67 	vsub.f32	s0, s0, s15
 80133fe:	ed84 0a01 	vstr	s0, [r4, #4]
 8013402:	daa6      	bge.n	8013352 <__ieee754_rem_pio2f+0x66>
 8013404:	eeb1 7a47 	vneg.f32	s14, s14
 8013408:	eeb1 0a40 	vneg.f32	s0, s0
 801340c:	ed84 7a00 	vstr	s14, [r4]
 8013410:	ed84 0a01 	vstr	s0, [r4, #4]
 8013414:	4240      	negs	r0, r0
 8013416:	e79c      	b.n	8013352 <__ieee754_rem_pio2f+0x66>
 8013418:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8013524 <__ieee754_rem_pio2f+0x238>
 801341c:	eef0 6a40 	vmov.f32	s13, s0
 8013420:	eee6 6a25 	vfma.f32	s13, s12, s11
 8013424:	ee70 7a66 	vsub.f32	s15, s0, s13
 8013428:	eee6 7a25 	vfma.f32	s15, s12, s11
 801342c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 801352c <__ieee754_rem_pio2f+0x240>
 8013430:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8013434:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8013438:	ee15 2a90 	vmov	r2, s11
 801343c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8013440:	1a5b      	subs	r3, r3, r1
 8013442:	2b19      	cmp	r3, #25
 8013444:	dc04      	bgt.n	8013450 <__ieee754_rem_pio2f+0x164>
 8013446:	edc4 5a00 	vstr	s11, [r4]
 801344a:	eeb0 0a66 	vmov.f32	s0, s13
 801344e:	e7cf      	b.n	80133f0 <__ieee754_rem_pio2f+0x104>
 8013450:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 801353c <__ieee754_rem_pio2f+0x250>
 8013454:	eeb0 0a66 	vmov.f32	s0, s13
 8013458:	eea6 0a25 	vfma.f32	s0, s12, s11
 801345c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8013460:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8013540 <__ieee754_rem_pio2f+0x254>
 8013464:	eee6 7a25 	vfma.f32	s15, s12, s11
 8013468:	eed7 7a26 	vfnms.f32	s15, s14, s13
 801346c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8013470:	ed84 7a00 	vstr	s14, [r4]
 8013474:	e7bc      	b.n	80133f0 <__ieee754_rem_pio2f+0x104>
 8013476:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 801347a:	d306      	bcc.n	801348a <__ieee754_rem_pio2f+0x19e>
 801347c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8013480:	edc0 7a01 	vstr	s15, [r0, #4]
 8013484:	edc0 7a00 	vstr	s15, [r0]
 8013488:	e73e      	b.n	8013308 <__ieee754_rem_pio2f+0x1c>
 801348a:	15ea      	asrs	r2, r5, #23
 801348c:	3a86      	subs	r2, #134	@ 0x86
 801348e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8013492:	ee07 3a90 	vmov	s15, r3
 8013496:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801349a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8013544 <__ieee754_rem_pio2f+0x258>
 801349e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80134a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80134a6:	ed8d 7a03 	vstr	s14, [sp, #12]
 80134aa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80134ae:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80134b2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80134b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80134ba:	ed8d 7a04 	vstr	s14, [sp, #16]
 80134be:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80134c2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80134c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80134ca:	edcd 7a05 	vstr	s15, [sp, #20]
 80134ce:	d11e      	bne.n	801350e <__ieee754_rem_pio2f+0x222>
 80134d0:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80134d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80134d8:	bf0c      	ite	eq
 80134da:	2301      	moveq	r3, #1
 80134dc:	2302      	movne	r3, #2
 80134de:	491a      	ldr	r1, [pc, #104]	@ (8013548 <__ieee754_rem_pio2f+0x25c>)
 80134e0:	9101      	str	r1, [sp, #4]
 80134e2:	2102      	movs	r1, #2
 80134e4:	9100      	str	r1, [sp, #0]
 80134e6:	a803      	add	r0, sp, #12
 80134e8:	4621      	mov	r1, r4
 80134ea:	f000 f837 	bl	801355c <__kernel_rem_pio2f>
 80134ee:	2e00      	cmp	r6, #0
 80134f0:	f6bf af2f 	bge.w	8013352 <__ieee754_rem_pio2f+0x66>
 80134f4:	edd4 7a00 	vldr	s15, [r4]
 80134f8:	eef1 7a67 	vneg.f32	s15, s15
 80134fc:	edc4 7a00 	vstr	s15, [r4]
 8013500:	edd4 7a01 	vldr	s15, [r4, #4]
 8013504:	eef1 7a67 	vneg.f32	s15, s15
 8013508:	edc4 7a01 	vstr	s15, [r4, #4]
 801350c:	e782      	b.n	8013414 <__ieee754_rem_pio2f+0x128>
 801350e:	2303      	movs	r3, #3
 8013510:	e7e5      	b.n	80134de <__ieee754_rem_pio2f+0x1f2>
 8013512:	bf00      	nop
 8013514:	3f490fd8 	.word	0x3f490fd8
 8013518:	4016cbe3 	.word	0x4016cbe3
 801351c:	3fc90f80 	.word	0x3fc90f80
 8013520:	3fc90fd0 	.word	0x3fc90fd0
 8013524:	37354400 	.word	0x37354400
 8013528:	37354443 	.word	0x37354443
 801352c:	2e85a308 	.word	0x2e85a308
 8013530:	43490f80 	.word	0x43490f80
 8013534:	3f22f984 	.word	0x3f22f984
 8013538:	0801425c 	.word	0x0801425c
 801353c:	2e85a300 	.word	0x2e85a300
 8013540:	248d3132 	.word	0x248d3132
 8013544:	43800000 	.word	0x43800000
 8013548:	080142dc 	.word	0x080142dc

0801354c <fabsf>:
 801354c:	ee10 3a10 	vmov	r3, s0
 8013550:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013554:	ee00 3a10 	vmov	s0, r3
 8013558:	4770      	bx	lr
	...

0801355c <__kernel_rem_pio2f>:
 801355c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013560:	ed2d 8b04 	vpush	{d8-d9}
 8013564:	b0d9      	sub	sp, #356	@ 0x164
 8013566:	4690      	mov	r8, r2
 8013568:	9001      	str	r0, [sp, #4]
 801356a:	4ab9      	ldr	r2, [pc, #740]	@ (8013850 <__kernel_rem_pio2f+0x2f4>)
 801356c:	9866      	ldr	r0, [sp, #408]	@ 0x198
 801356e:	f118 0f04 	cmn.w	r8, #4
 8013572:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8013576:	460f      	mov	r7, r1
 8013578:	f103 3bff 	add.w	fp, r3, #4294967295
 801357c:	db27      	blt.n	80135ce <__kernel_rem_pio2f+0x72>
 801357e:	f1b8 0203 	subs.w	r2, r8, #3
 8013582:	bf48      	it	mi
 8013584:	f108 0204 	addmi.w	r2, r8, #4
 8013588:	10d2      	asrs	r2, r2, #3
 801358a:	1c55      	adds	r5, r2, #1
 801358c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 801358e:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 8013860 <__kernel_rem_pio2f+0x304>
 8013592:	00e8      	lsls	r0, r5, #3
 8013594:	eba2 060b 	sub.w	r6, r2, fp
 8013598:	9002      	str	r0, [sp, #8]
 801359a:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 801359e:	eb0a 0c0b 	add.w	ip, sl, fp
 80135a2:	ac1c      	add	r4, sp, #112	@ 0x70
 80135a4:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80135a8:	2000      	movs	r0, #0
 80135aa:	4560      	cmp	r0, ip
 80135ac:	dd11      	ble.n	80135d2 <__kernel_rem_pio2f+0x76>
 80135ae:	a91c      	add	r1, sp, #112	@ 0x70
 80135b0:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80135b4:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80135b8:	f04f 0c00 	mov.w	ip, #0
 80135bc:	45d4      	cmp	ip, sl
 80135be:	dc27      	bgt.n	8013610 <__kernel_rem_pio2f+0xb4>
 80135c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80135c4:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 8013860 <__kernel_rem_pio2f+0x304>
 80135c8:	4606      	mov	r6, r0
 80135ca:	2400      	movs	r4, #0
 80135cc:	e016      	b.n	80135fc <__kernel_rem_pio2f+0xa0>
 80135ce:	2200      	movs	r2, #0
 80135d0:	e7db      	b.n	801358a <__kernel_rem_pio2f+0x2e>
 80135d2:	42c6      	cmn	r6, r0
 80135d4:	bf5d      	ittte	pl
 80135d6:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80135da:	ee07 1a90 	vmovpl	s15, r1
 80135de:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80135e2:	eef0 7a47 	vmovmi.f32	s15, s14
 80135e6:	ece4 7a01 	vstmia	r4!, {s15}
 80135ea:	3001      	adds	r0, #1
 80135ec:	e7dd      	b.n	80135aa <__kernel_rem_pio2f+0x4e>
 80135ee:	ecfe 6a01 	vldmia	lr!, {s13}
 80135f2:	ed96 7a00 	vldr	s14, [r6]
 80135f6:	eee6 7a87 	vfma.f32	s15, s13, s14
 80135fa:	3401      	adds	r4, #1
 80135fc:	455c      	cmp	r4, fp
 80135fe:	f1a6 0604 	sub.w	r6, r6, #4
 8013602:	ddf4      	ble.n	80135ee <__kernel_rem_pio2f+0x92>
 8013604:	ece9 7a01 	vstmia	r9!, {s15}
 8013608:	f10c 0c01 	add.w	ip, ip, #1
 801360c:	3004      	adds	r0, #4
 801360e:	e7d5      	b.n	80135bc <__kernel_rem_pio2f+0x60>
 8013610:	a908      	add	r1, sp, #32
 8013612:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013616:	9104      	str	r1, [sp, #16]
 8013618:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 801361a:	eddf 8a90 	vldr	s17, [pc, #576]	@ 801385c <__kernel_rem_pio2f+0x300>
 801361e:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 8013858 <__kernel_rem_pio2f+0x2fc>
 8013622:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8013626:	9203      	str	r2, [sp, #12]
 8013628:	4654      	mov	r4, sl
 801362a:	00a2      	lsls	r2, r4, #2
 801362c:	9205      	str	r2, [sp, #20]
 801362e:	aa58      	add	r2, sp, #352	@ 0x160
 8013630:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8013634:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8013638:	a944      	add	r1, sp, #272	@ 0x110
 801363a:	aa08      	add	r2, sp, #32
 801363c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8013640:	4694      	mov	ip, r2
 8013642:	4626      	mov	r6, r4
 8013644:	2e00      	cmp	r6, #0
 8013646:	f1a0 0004 	sub.w	r0, r0, #4
 801364a:	dc4c      	bgt.n	80136e6 <__kernel_rem_pio2f+0x18a>
 801364c:	4628      	mov	r0, r5
 801364e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8013652:	f000 f9f5 	bl	8013a40 <scalbnf>
 8013656:	eeb0 8a40 	vmov.f32	s16, s0
 801365a:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 801365e:	ee28 0a00 	vmul.f32	s0, s16, s0
 8013662:	f000 fa53 	bl	8013b0c <floorf>
 8013666:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 801366a:	eea0 8a67 	vfms.f32	s16, s0, s15
 801366e:	2d00      	cmp	r5, #0
 8013670:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8013674:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8013678:	ee17 9a90 	vmov	r9, s15
 801367c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013680:	ee38 8a67 	vsub.f32	s16, s16, s15
 8013684:	dd41      	ble.n	801370a <__kernel_rem_pio2f+0x1ae>
 8013686:	f104 3cff 	add.w	ip, r4, #4294967295
 801368a:	a908      	add	r1, sp, #32
 801368c:	f1c5 0e08 	rsb	lr, r5, #8
 8013690:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8013694:	fa46 f00e 	asr.w	r0, r6, lr
 8013698:	4481      	add	r9, r0
 801369a:	fa00 f00e 	lsl.w	r0, r0, lr
 801369e:	1a36      	subs	r6, r6, r0
 80136a0:	f1c5 0007 	rsb	r0, r5, #7
 80136a4:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80136a8:	4106      	asrs	r6, r0
 80136aa:	2e00      	cmp	r6, #0
 80136ac:	dd3c      	ble.n	8013728 <__kernel_rem_pio2f+0x1cc>
 80136ae:	f04f 0e00 	mov.w	lr, #0
 80136b2:	f109 0901 	add.w	r9, r9, #1
 80136b6:	4670      	mov	r0, lr
 80136b8:	4574      	cmp	r4, lr
 80136ba:	dc68      	bgt.n	801378e <__kernel_rem_pio2f+0x232>
 80136bc:	2d00      	cmp	r5, #0
 80136be:	dd03      	ble.n	80136c8 <__kernel_rem_pio2f+0x16c>
 80136c0:	2d01      	cmp	r5, #1
 80136c2:	d074      	beq.n	80137ae <__kernel_rem_pio2f+0x252>
 80136c4:	2d02      	cmp	r5, #2
 80136c6:	d07d      	beq.n	80137c4 <__kernel_rem_pio2f+0x268>
 80136c8:	2e02      	cmp	r6, #2
 80136ca:	d12d      	bne.n	8013728 <__kernel_rem_pio2f+0x1cc>
 80136cc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80136d0:	ee30 8a48 	vsub.f32	s16, s0, s16
 80136d4:	b340      	cbz	r0, 8013728 <__kernel_rem_pio2f+0x1cc>
 80136d6:	4628      	mov	r0, r5
 80136d8:	9306      	str	r3, [sp, #24]
 80136da:	f000 f9b1 	bl	8013a40 <scalbnf>
 80136de:	9b06      	ldr	r3, [sp, #24]
 80136e0:	ee38 8a40 	vsub.f32	s16, s16, s0
 80136e4:	e020      	b.n	8013728 <__kernel_rem_pio2f+0x1cc>
 80136e6:	ee60 7a28 	vmul.f32	s15, s0, s17
 80136ea:	3e01      	subs	r6, #1
 80136ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80136f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80136f4:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80136f8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80136fc:	ecac 0a01 	vstmia	ip!, {s0}
 8013700:	ed90 0a00 	vldr	s0, [r0]
 8013704:	ee37 0a80 	vadd.f32	s0, s15, s0
 8013708:	e79c      	b.n	8013644 <__kernel_rem_pio2f+0xe8>
 801370a:	d105      	bne.n	8013718 <__kernel_rem_pio2f+0x1bc>
 801370c:	1e60      	subs	r0, r4, #1
 801370e:	a908      	add	r1, sp, #32
 8013710:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8013714:	11f6      	asrs	r6, r6, #7
 8013716:	e7c8      	b.n	80136aa <__kernel_rem_pio2f+0x14e>
 8013718:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801371c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8013720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013724:	da31      	bge.n	801378a <__kernel_rem_pio2f+0x22e>
 8013726:	2600      	movs	r6, #0
 8013728:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801372c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013730:	f040 8098 	bne.w	8013864 <__kernel_rem_pio2f+0x308>
 8013734:	1e60      	subs	r0, r4, #1
 8013736:	2200      	movs	r2, #0
 8013738:	4550      	cmp	r0, sl
 801373a:	da4b      	bge.n	80137d4 <__kernel_rem_pio2f+0x278>
 801373c:	2a00      	cmp	r2, #0
 801373e:	d065      	beq.n	801380c <__kernel_rem_pio2f+0x2b0>
 8013740:	3c01      	subs	r4, #1
 8013742:	ab08      	add	r3, sp, #32
 8013744:	3d08      	subs	r5, #8
 8013746:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801374a:	2b00      	cmp	r3, #0
 801374c:	d0f8      	beq.n	8013740 <__kernel_rem_pio2f+0x1e4>
 801374e:	4628      	mov	r0, r5
 8013750:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8013754:	f000 f974 	bl	8013a40 <scalbnf>
 8013758:	1c63      	adds	r3, r4, #1
 801375a:	aa44      	add	r2, sp, #272	@ 0x110
 801375c:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 801385c <__kernel_rem_pio2f+0x300>
 8013760:	0099      	lsls	r1, r3, #2
 8013762:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8013766:	4623      	mov	r3, r4
 8013768:	2b00      	cmp	r3, #0
 801376a:	f280 80a9 	bge.w	80138c0 <__kernel_rem_pio2f+0x364>
 801376e:	4623      	mov	r3, r4
 8013770:	2b00      	cmp	r3, #0
 8013772:	f2c0 80c7 	blt.w	8013904 <__kernel_rem_pio2f+0x3a8>
 8013776:	aa44      	add	r2, sp, #272	@ 0x110
 8013778:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 801377c:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8013854 <__kernel_rem_pio2f+0x2f8>
 8013780:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8013860 <__kernel_rem_pio2f+0x304>
 8013784:	2000      	movs	r0, #0
 8013786:	1ae2      	subs	r2, r4, r3
 8013788:	e0b1      	b.n	80138ee <__kernel_rem_pio2f+0x392>
 801378a:	2602      	movs	r6, #2
 801378c:	e78f      	b.n	80136ae <__kernel_rem_pio2f+0x152>
 801378e:	f852 1b04 	ldr.w	r1, [r2], #4
 8013792:	b948      	cbnz	r0, 80137a8 <__kernel_rem_pio2f+0x24c>
 8013794:	b121      	cbz	r1, 80137a0 <__kernel_rem_pio2f+0x244>
 8013796:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 801379a:	f842 1c04 	str.w	r1, [r2, #-4]
 801379e:	2101      	movs	r1, #1
 80137a0:	f10e 0e01 	add.w	lr, lr, #1
 80137a4:	4608      	mov	r0, r1
 80137a6:	e787      	b.n	80136b8 <__kernel_rem_pio2f+0x15c>
 80137a8:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80137ac:	e7f5      	b.n	801379a <__kernel_rem_pio2f+0x23e>
 80137ae:	f104 3cff 	add.w	ip, r4, #4294967295
 80137b2:	aa08      	add	r2, sp, #32
 80137b4:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80137b8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80137bc:	a908      	add	r1, sp, #32
 80137be:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80137c2:	e781      	b.n	80136c8 <__kernel_rem_pio2f+0x16c>
 80137c4:	f104 3cff 	add.w	ip, r4, #4294967295
 80137c8:	aa08      	add	r2, sp, #32
 80137ca:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80137ce:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80137d2:	e7f3      	b.n	80137bc <__kernel_rem_pio2f+0x260>
 80137d4:	a908      	add	r1, sp, #32
 80137d6:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80137da:	3801      	subs	r0, #1
 80137dc:	430a      	orrs	r2, r1
 80137de:	e7ab      	b.n	8013738 <__kernel_rem_pio2f+0x1dc>
 80137e0:	3201      	adds	r2, #1
 80137e2:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80137e6:	2e00      	cmp	r6, #0
 80137e8:	d0fa      	beq.n	80137e0 <__kernel_rem_pio2f+0x284>
 80137ea:	9905      	ldr	r1, [sp, #20]
 80137ec:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 80137f0:	eb0d 0001 	add.w	r0, sp, r1
 80137f4:	18e6      	adds	r6, r4, r3
 80137f6:	a91c      	add	r1, sp, #112	@ 0x70
 80137f8:	f104 0c01 	add.w	ip, r4, #1
 80137fc:	384c      	subs	r0, #76	@ 0x4c
 80137fe:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8013802:	4422      	add	r2, r4
 8013804:	4562      	cmp	r2, ip
 8013806:	da04      	bge.n	8013812 <__kernel_rem_pio2f+0x2b6>
 8013808:	4614      	mov	r4, r2
 801380a:	e70e      	b.n	801362a <__kernel_rem_pio2f+0xce>
 801380c:	9804      	ldr	r0, [sp, #16]
 801380e:	2201      	movs	r2, #1
 8013810:	e7e7      	b.n	80137e2 <__kernel_rem_pio2f+0x286>
 8013812:	9903      	ldr	r1, [sp, #12]
 8013814:	f8dd e004 	ldr.w	lr, [sp, #4]
 8013818:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 801381c:	9105      	str	r1, [sp, #20]
 801381e:	ee07 1a90 	vmov	s15, r1
 8013822:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013826:	2400      	movs	r4, #0
 8013828:	ece6 7a01 	vstmia	r6!, {s15}
 801382c:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8013860 <__kernel_rem_pio2f+0x304>
 8013830:	46b1      	mov	r9, r6
 8013832:	455c      	cmp	r4, fp
 8013834:	dd04      	ble.n	8013840 <__kernel_rem_pio2f+0x2e4>
 8013836:	ece0 7a01 	vstmia	r0!, {s15}
 801383a:	f10c 0c01 	add.w	ip, ip, #1
 801383e:	e7e1      	b.n	8013804 <__kernel_rem_pio2f+0x2a8>
 8013840:	ecfe 6a01 	vldmia	lr!, {s13}
 8013844:	ed39 7a01 	vldmdb	r9!, {s14}
 8013848:	3401      	adds	r4, #1
 801384a:	eee6 7a87 	vfma.f32	s15, s13, s14
 801384e:	e7f0      	b.n	8013832 <__kernel_rem_pio2f+0x2d6>
 8013850:	08014620 	.word	0x08014620
 8013854:	080145f4 	.word	0x080145f4
 8013858:	43800000 	.word	0x43800000
 801385c:	3b800000 	.word	0x3b800000
 8013860:	00000000 	.word	0x00000000
 8013864:	9b02      	ldr	r3, [sp, #8]
 8013866:	eeb0 0a48 	vmov.f32	s0, s16
 801386a:	eba3 0008 	sub.w	r0, r3, r8
 801386e:	f000 f8e7 	bl	8013a40 <scalbnf>
 8013872:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8013858 <__kernel_rem_pio2f+0x2fc>
 8013876:	eeb4 0ac7 	vcmpe.f32	s0, s14
 801387a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801387e:	db19      	blt.n	80138b4 <__kernel_rem_pio2f+0x358>
 8013880:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 801385c <__kernel_rem_pio2f+0x300>
 8013884:	ee60 7a27 	vmul.f32	s15, s0, s15
 8013888:	aa08      	add	r2, sp, #32
 801388a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801388e:	3508      	adds	r5, #8
 8013890:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013894:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8013898:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801389c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80138a0:	ee10 3a10 	vmov	r3, s0
 80138a4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80138a8:	ee17 3a90 	vmov	r3, s15
 80138ac:	3401      	adds	r4, #1
 80138ae:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80138b2:	e74c      	b.n	801374e <__kernel_rem_pio2f+0x1f2>
 80138b4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80138b8:	aa08      	add	r2, sp, #32
 80138ba:	ee10 3a10 	vmov	r3, s0
 80138be:	e7f6      	b.n	80138ae <__kernel_rem_pio2f+0x352>
 80138c0:	a808      	add	r0, sp, #32
 80138c2:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80138c6:	9001      	str	r0, [sp, #4]
 80138c8:	ee07 0a90 	vmov	s15, r0
 80138cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80138d0:	3b01      	subs	r3, #1
 80138d2:	ee67 7a80 	vmul.f32	s15, s15, s0
 80138d6:	ee20 0a07 	vmul.f32	s0, s0, s14
 80138da:	ed62 7a01 	vstmdb	r2!, {s15}
 80138de:	e743      	b.n	8013768 <__kernel_rem_pio2f+0x20c>
 80138e0:	ecfc 6a01 	vldmia	ip!, {s13}
 80138e4:	ecb5 7a01 	vldmia	r5!, {s14}
 80138e8:	eee6 7a87 	vfma.f32	s15, s13, s14
 80138ec:	3001      	adds	r0, #1
 80138ee:	4550      	cmp	r0, sl
 80138f0:	dc01      	bgt.n	80138f6 <__kernel_rem_pio2f+0x39a>
 80138f2:	4282      	cmp	r2, r0
 80138f4:	daf4      	bge.n	80138e0 <__kernel_rem_pio2f+0x384>
 80138f6:	a858      	add	r0, sp, #352	@ 0x160
 80138f8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80138fc:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8013900:	3b01      	subs	r3, #1
 8013902:	e735      	b.n	8013770 <__kernel_rem_pio2f+0x214>
 8013904:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8013906:	2b02      	cmp	r3, #2
 8013908:	dc09      	bgt.n	801391e <__kernel_rem_pio2f+0x3c2>
 801390a:	2b00      	cmp	r3, #0
 801390c:	dc2b      	bgt.n	8013966 <__kernel_rem_pio2f+0x40a>
 801390e:	d044      	beq.n	801399a <__kernel_rem_pio2f+0x43e>
 8013910:	f009 0007 	and.w	r0, r9, #7
 8013914:	b059      	add	sp, #356	@ 0x164
 8013916:	ecbd 8b04 	vpop	{d8-d9}
 801391a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801391e:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8013920:	2b03      	cmp	r3, #3
 8013922:	d1f5      	bne.n	8013910 <__kernel_rem_pio2f+0x3b4>
 8013924:	aa30      	add	r2, sp, #192	@ 0xc0
 8013926:	1f0b      	subs	r3, r1, #4
 8013928:	4413      	add	r3, r2
 801392a:	461a      	mov	r2, r3
 801392c:	4620      	mov	r0, r4
 801392e:	2800      	cmp	r0, #0
 8013930:	f1a2 0204 	sub.w	r2, r2, #4
 8013934:	dc52      	bgt.n	80139dc <__kernel_rem_pio2f+0x480>
 8013936:	4622      	mov	r2, r4
 8013938:	2a01      	cmp	r2, #1
 801393a:	f1a3 0304 	sub.w	r3, r3, #4
 801393e:	dc5d      	bgt.n	80139fc <__kernel_rem_pio2f+0x4a0>
 8013940:	ab30      	add	r3, sp, #192	@ 0xc0
 8013942:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 8013860 <__kernel_rem_pio2f+0x304>
 8013946:	440b      	add	r3, r1
 8013948:	2c01      	cmp	r4, #1
 801394a:	dc67      	bgt.n	8013a1c <__kernel_rem_pio2f+0x4c0>
 801394c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8013950:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8013954:	2e00      	cmp	r6, #0
 8013956:	d167      	bne.n	8013a28 <__kernel_rem_pio2f+0x4cc>
 8013958:	edc7 6a00 	vstr	s13, [r7]
 801395c:	ed87 7a01 	vstr	s14, [r7, #4]
 8013960:	edc7 7a02 	vstr	s15, [r7, #8]
 8013964:	e7d4      	b.n	8013910 <__kernel_rem_pio2f+0x3b4>
 8013966:	ab30      	add	r3, sp, #192	@ 0xc0
 8013968:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 8013860 <__kernel_rem_pio2f+0x304>
 801396c:	440b      	add	r3, r1
 801396e:	4622      	mov	r2, r4
 8013970:	2a00      	cmp	r2, #0
 8013972:	da24      	bge.n	80139be <__kernel_rem_pio2f+0x462>
 8013974:	b34e      	cbz	r6, 80139ca <__kernel_rem_pio2f+0x46e>
 8013976:	eef1 7a47 	vneg.f32	s15, s14
 801397a:	edc7 7a00 	vstr	s15, [r7]
 801397e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8013982:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013986:	aa31      	add	r2, sp, #196	@ 0xc4
 8013988:	2301      	movs	r3, #1
 801398a:	429c      	cmp	r4, r3
 801398c:	da20      	bge.n	80139d0 <__kernel_rem_pio2f+0x474>
 801398e:	b10e      	cbz	r6, 8013994 <__kernel_rem_pio2f+0x438>
 8013990:	eef1 7a67 	vneg.f32	s15, s15
 8013994:	edc7 7a01 	vstr	s15, [r7, #4]
 8013998:	e7ba      	b.n	8013910 <__kernel_rem_pio2f+0x3b4>
 801399a:	ab30      	add	r3, sp, #192	@ 0xc0
 801399c:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 8013860 <__kernel_rem_pio2f+0x304>
 80139a0:	440b      	add	r3, r1
 80139a2:	2c00      	cmp	r4, #0
 80139a4:	da05      	bge.n	80139b2 <__kernel_rem_pio2f+0x456>
 80139a6:	b10e      	cbz	r6, 80139ac <__kernel_rem_pio2f+0x450>
 80139a8:	eef1 7a67 	vneg.f32	s15, s15
 80139ac:	edc7 7a00 	vstr	s15, [r7]
 80139b0:	e7ae      	b.n	8013910 <__kernel_rem_pio2f+0x3b4>
 80139b2:	ed33 7a01 	vldmdb	r3!, {s14}
 80139b6:	3c01      	subs	r4, #1
 80139b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80139bc:	e7f1      	b.n	80139a2 <__kernel_rem_pio2f+0x446>
 80139be:	ed73 7a01 	vldmdb	r3!, {s15}
 80139c2:	3a01      	subs	r2, #1
 80139c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80139c8:	e7d2      	b.n	8013970 <__kernel_rem_pio2f+0x414>
 80139ca:	eef0 7a47 	vmov.f32	s15, s14
 80139ce:	e7d4      	b.n	801397a <__kernel_rem_pio2f+0x41e>
 80139d0:	ecb2 7a01 	vldmia	r2!, {s14}
 80139d4:	3301      	adds	r3, #1
 80139d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80139da:	e7d6      	b.n	801398a <__kernel_rem_pio2f+0x42e>
 80139dc:	edd2 7a00 	vldr	s15, [r2]
 80139e0:	edd2 6a01 	vldr	s13, [r2, #4]
 80139e4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80139e8:	3801      	subs	r0, #1
 80139ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80139ee:	ed82 7a00 	vstr	s14, [r2]
 80139f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80139f6:	edc2 7a01 	vstr	s15, [r2, #4]
 80139fa:	e798      	b.n	801392e <__kernel_rem_pio2f+0x3d2>
 80139fc:	edd3 7a00 	vldr	s15, [r3]
 8013a00:	edd3 6a01 	vldr	s13, [r3, #4]
 8013a04:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8013a08:	3a01      	subs	r2, #1
 8013a0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013a0e:	ed83 7a00 	vstr	s14, [r3]
 8013a12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013a16:	edc3 7a01 	vstr	s15, [r3, #4]
 8013a1a:	e78d      	b.n	8013938 <__kernel_rem_pio2f+0x3dc>
 8013a1c:	ed33 7a01 	vldmdb	r3!, {s14}
 8013a20:	3c01      	subs	r4, #1
 8013a22:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013a26:	e78f      	b.n	8013948 <__kernel_rem_pio2f+0x3ec>
 8013a28:	eef1 6a66 	vneg.f32	s13, s13
 8013a2c:	eeb1 7a47 	vneg.f32	s14, s14
 8013a30:	edc7 6a00 	vstr	s13, [r7]
 8013a34:	ed87 7a01 	vstr	s14, [r7, #4]
 8013a38:	eef1 7a67 	vneg.f32	s15, s15
 8013a3c:	e790      	b.n	8013960 <__kernel_rem_pio2f+0x404>
 8013a3e:	bf00      	nop

08013a40 <scalbnf>:
 8013a40:	ee10 3a10 	vmov	r3, s0
 8013a44:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8013a48:	d02b      	beq.n	8013aa2 <scalbnf+0x62>
 8013a4a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8013a4e:	d302      	bcc.n	8013a56 <scalbnf+0x16>
 8013a50:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013a54:	4770      	bx	lr
 8013a56:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8013a5a:	d123      	bne.n	8013aa4 <scalbnf+0x64>
 8013a5c:	4b24      	ldr	r3, [pc, #144]	@ (8013af0 <scalbnf+0xb0>)
 8013a5e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8013af4 <scalbnf+0xb4>
 8013a62:	4298      	cmp	r0, r3
 8013a64:	ee20 0a27 	vmul.f32	s0, s0, s15
 8013a68:	db17      	blt.n	8013a9a <scalbnf+0x5a>
 8013a6a:	ee10 3a10 	vmov	r3, s0
 8013a6e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8013a72:	3a19      	subs	r2, #25
 8013a74:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8013a78:	4288      	cmp	r0, r1
 8013a7a:	dd15      	ble.n	8013aa8 <scalbnf+0x68>
 8013a7c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8013af8 <scalbnf+0xb8>
 8013a80:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8013afc <scalbnf+0xbc>
 8013a84:	ee10 3a10 	vmov	r3, s0
 8013a88:	eeb0 7a67 	vmov.f32	s14, s15
 8013a8c:	2b00      	cmp	r3, #0
 8013a8e:	bfb8      	it	lt
 8013a90:	eef0 7a66 	vmovlt.f32	s15, s13
 8013a94:	ee27 0a87 	vmul.f32	s0, s15, s14
 8013a98:	4770      	bx	lr
 8013a9a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8013b00 <scalbnf+0xc0>
 8013a9e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8013aa2:	4770      	bx	lr
 8013aa4:	0dd2      	lsrs	r2, r2, #23
 8013aa6:	e7e5      	b.n	8013a74 <scalbnf+0x34>
 8013aa8:	4410      	add	r0, r2
 8013aaa:	28fe      	cmp	r0, #254	@ 0xfe
 8013aac:	dce6      	bgt.n	8013a7c <scalbnf+0x3c>
 8013aae:	2800      	cmp	r0, #0
 8013ab0:	dd06      	ble.n	8013ac0 <scalbnf+0x80>
 8013ab2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8013ab6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8013aba:	ee00 3a10 	vmov	s0, r3
 8013abe:	4770      	bx	lr
 8013ac0:	f110 0f16 	cmn.w	r0, #22
 8013ac4:	da09      	bge.n	8013ada <scalbnf+0x9a>
 8013ac6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8013b00 <scalbnf+0xc0>
 8013aca:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8013b04 <scalbnf+0xc4>
 8013ace:	ee10 3a10 	vmov	r3, s0
 8013ad2:	eeb0 7a67 	vmov.f32	s14, s15
 8013ad6:	2b00      	cmp	r3, #0
 8013ad8:	e7d9      	b.n	8013a8e <scalbnf+0x4e>
 8013ada:	3019      	adds	r0, #25
 8013adc:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8013ae0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8013ae4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8013b08 <scalbnf+0xc8>
 8013ae8:	ee07 3a90 	vmov	s15, r3
 8013aec:	e7d7      	b.n	8013a9e <scalbnf+0x5e>
 8013aee:	bf00      	nop
 8013af0:	ffff3cb0 	.word	0xffff3cb0
 8013af4:	4c000000 	.word	0x4c000000
 8013af8:	7149f2ca 	.word	0x7149f2ca
 8013afc:	f149f2ca 	.word	0xf149f2ca
 8013b00:	0da24260 	.word	0x0da24260
 8013b04:	8da24260 	.word	0x8da24260
 8013b08:	33000000 	.word	0x33000000

08013b0c <floorf>:
 8013b0c:	ee10 3a10 	vmov	r3, s0
 8013b10:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8013b14:	3a7f      	subs	r2, #127	@ 0x7f
 8013b16:	2a16      	cmp	r2, #22
 8013b18:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8013b1c:	dc2b      	bgt.n	8013b76 <floorf+0x6a>
 8013b1e:	2a00      	cmp	r2, #0
 8013b20:	da12      	bge.n	8013b48 <floorf+0x3c>
 8013b22:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8013b88 <floorf+0x7c>
 8013b26:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013b2a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8013b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b32:	dd06      	ble.n	8013b42 <floorf+0x36>
 8013b34:	2b00      	cmp	r3, #0
 8013b36:	da24      	bge.n	8013b82 <floorf+0x76>
 8013b38:	2900      	cmp	r1, #0
 8013b3a:	4b14      	ldr	r3, [pc, #80]	@ (8013b8c <floorf+0x80>)
 8013b3c:	bf08      	it	eq
 8013b3e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8013b42:	ee00 3a10 	vmov	s0, r3
 8013b46:	4770      	bx	lr
 8013b48:	4911      	ldr	r1, [pc, #68]	@ (8013b90 <floorf+0x84>)
 8013b4a:	4111      	asrs	r1, r2
 8013b4c:	420b      	tst	r3, r1
 8013b4e:	d0fa      	beq.n	8013b46 <floorf+0x3a>
 8013b50:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8013b88 <floorf+0x7c>
 8013b54:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013b58:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8013b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b60:	ddef      	ble.n	8013b42 <floorf+0x36>
 8013b62:	2b00      	cmp	r3, #0
 8013b64:	bfbe      	ittt	lt
 8013b66:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8013b6a:	fa40 f202 	asrlt.w	r2, r0, r2
 8013b6e:	189b      	addlt	r3, r3, r2
 8013b70:	ea23 0301 	bic.w	r3, r3, r1
 8013b74:	e7e5      	b.n	8013b42 <floorf+0x36>
 8013b76:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8013b7a:	d3e4      	bcc.n	8013b46 <floorf+0x3a>
 8013b7c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013b80:	4770      	bx	lr
 8013b82:	2300      	movs	r3, #0
 8013b84:	e7dd      	b.n	8013b42 <floorf+0x36>
 8013b86:	bf00      	nop
 8013b88:	7149f2ca 	.word	0x7149f2ca
 8013b8c:	bf800000 	.word	0xbf800000
 8013b90:	007fffff 	.word	0x007fffff

08013b94 <_init>:
 8013b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013b96:	bf00      	nop
 8013b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013b9a:	bc08      	pop	{r3}
 8013b9c:	469e      	mov	lr, r3
 8013b9e:	4770      	bx	lr

08013ba0 <_fini>:
 8013ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ba2:	bf00      	nop
 8013ba4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013ba6:	bc08      	pop	{r3}
 8013ba8:	469e      	mov	lr, r3
 8013baa:	4770      	bx	lr
