`timescale 1ns / 1ps

module n2t_and16_test();
    reg  [15:0] a, b;
    wire [15:0] out;
    
    n2t_or16 OR16(out, a, b);
    
    initial
    begin
        $monitor ($time,"\t a=%b, b=%b, out=%b", a, b, out);
    end
    
    initial 
    begin
        a=16'b0000000000000000; b=16'b0000000000000000; #10;
        a=16'b0101010101010101; b=16'b0000000000000000;#10;
        a=16'b1010101010101010; b=16'b0000000000000000;#10;
        a=16'b1111111100000000; b=16'b0000000000000000;#10;
        a=16'b0000000011111111; b=16'b0000000000000000;#10;
        a=16'b1111000011110000; b=16'b0000000000000000;#10;
        a=16'b0000111100001111; b=16'b0000000000000000;#10;
        a=16'b1111111111111111; b=16'b0000000000000000;#10;
        a=16'b0000000000000000; b=16'b1111111111111111;#10;
        a=16'b0101010101010101; b=16'b1111111111111111;#10;
        a=16'b1010101010101010; b=16'b1111111111111111;#10;
        a=16'b1111111100000000; b=16'b1111111111111111;#10;
        a=16'b0000000011111111; b=16'b1111111111111111;#10;
        a=16'b1111000011110000; b=16'b1111111111111111;#10;
        a=16'b0000111100001111; b=16'b1111111111111111;#10;
        a=16'b1111111111111111; b=16'b1111111111111111;#10;
        a=16'b1010101010101010; b=16'b0101010101010101;#10;  
        #10; $finish;
    end
    
endmodule