Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri Sep 18 00:05:09 2020
| Host         : LAPTOP-F1511I4M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file TETRIS_Main_timing_summary_routed.rpt -warn_on_violation -rpx TETRIS_Main_timing_summary_routed.rpx
| Design       : TETRIS_Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: nolabel_line178/sseg_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.242        0.000                      0                 2234        0.037        0.000                      0                 2234        3.000        0.000                       0                  1262  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clk                        {0.000 5.000}      10.000          100.000         
  clk65MHz_IP_CLK_DIVIDER  {0.000 7.692}      15.385          65.000          
  clk_rand_IP_CLK_DIVIDER  {0.000 15.385}     30.769          32.500          
  clkfbout_IP_CLK_DIVIDER  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clk65MHz_IP_CLK_DIVIDER        1.242        0.000                      0                 2223        0.037        0.000                      0                 2223        6.442        0.000                       0                  1244  
  clk_rand_IP_CLK_DIVIDER       28.802        0.000                      0                   11        0.122        0.000                      0                   11       14.885        0.000                       0                    14  
  clkfbout_IP_CLK_DIVIDER                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_rand_IP_CLK_DIVIDER  clk65MHz_IP_CLK_DIVIDER       11.384        0.000                      0                    3        0.582        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_GENERATOR/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_GENERATOR/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_GENERATOR/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_GENERATOR/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk65MHz_IP_CLK_DIVIDER
  To Clock:  clk65MHz_IP_CLK_DIVIDER

Setup :            0  Failing Endpoints,  Worst Slack        1.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk65MHz_IP_CLK_DIVIDER'  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            tetris_logic/board_reg[442]/CE
                            (rising edge-triggered cell FDRE clocked by clk65MHz_IP_CLK_DIVIDER  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_IP_CLK_DIVIDER
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk65MHz_IP_CLK_DIVIDER rise@15.385ns - clk65MHz_IP_CLK_DIVIDER fall@7.692ns)
  Data Path Delay:        9.232ns  (logic 0.592ns (6.412%)  route 8.640ns (93.588%))
  Logic Levels:           5  (BUFGCTRL=1 LUT5=1 LUT6=3)
  Clock Path Skew:        3.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 13.837 - 15.385 ) 
    Source Clock Delay      (SCD):    -4.269ns = ( 3.423 - 7.692 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_IP_CLK_DIVIDER fall edge)
                                                      7.692     7.692 f  
    W5                                                0.000     7.692 f  clk (IN)
                         net (fo=0)                   0.000     7.692    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     9.151 f  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.384    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     3.423 f  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     5.084    CLK_GENERATOR/inst/clk65MHz_IP_CLK_DIVIDER
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     5.180 f  CLK_GENERATOR/inst/clkout1_buf/O
                         net (fo=1234, routed)        2.084     7.265    tetris_logic/clk65MHz
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.389 r  tetris_logic/y_pos[4]_i_16/O
                         net (fo=8, routed)           0.679     8.068    tetris_logic/current_piece/y_pos_reg[2]_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I4_O)        0.124     8.192 r  tetris_logic/current_piece/y_pos[4]_i_8/O
                         net (fo=49, routed)          1.115     9.307    tetris_logic/test_piece/blk2_reg[8]_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.431 r  tetris_logic/test_piece/board[766]_i_3/O
                         net (fo=27, routed)          0.681    10.113    tetris_logic/current_piece/state_reg[0]_5
    SLICE_X53Y36         LUT6 (Prop_lut6_I1_O)        0.124    10.237 f  tetris_logic/current_piece/board[766]_i_1/O
                         net (fo=362, routed)         2.418    12.655    tetris_logic/current_piece_n_840
    SLICE_X29Y3          FDRE                                         f  tetris_logic/board_reg[442]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_IP_CLK_DIVIDER rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    12.298    CLK_GENERATOR/inst/clk65MHz_IP_CLK_DIVIDER
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  CLK_GENERATOR/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.447    13.837    tetris_logic/clk65MHz
    SLICE_X29Y3          FDRE                                         r  tetris_logic/board_reg[442]/C
                         clock pessimism              0.398    14.235    
                         clock uncertainty           -0.132    14.103    
    SLICE_X29Y3          FDRE (Setup_fdre_C_CE)      -0.205    13.898    tetris_logic/board_reg[442]
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                         -12.655    
  -------------------------------------------------------------------
                         slack                                  1.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 uart/uart_rx_unit/b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_IP_CLK_DIVIDER  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk65MHz_IP_CLK_DIVIDER  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_IP_CLK_DIVIDER
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_IP_CLK_DIVIDER rise@0.000ns - clk65MHz_IP_CLK_DIVIDER rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_IP_CLK_DIVIDER rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    CLK_GENERATOR/inst/clk65MHz_IP_CLK_DIVIDER
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  CLK_GENERATOR/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.563    -0.618    uart/uart_rx_unit/clk65MHz
    SLICE_X43Y46         FDCE                                         r  uart/uart_rx_unit/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  uart/uart_rx_unit/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.421    uart/fifo_rx_unit/array_reg_reg_0_1_0_5/DIA0
    SLICE_X42Y46         RAMD32                                       r  uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_IP_CLK_DIVIDER rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    CLK_GENERATOR/inst/clk65MHz_IP_CLK_DIVIDER
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  CLK_GENERATOR/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.833    -0.857    uart/fifo_rx_unit/array_reg_reg_0_1_0_5/WCLK
    SLICE_X42Y46         RAMD32                                       r  uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA/CLK
                         clock pessimism              0.251    -0.605    
    SLICE_X42Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.458    uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk65MHz_IP_CLK_DIVIDER
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    CLK_GENERATOR/inst/clkout1_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.692       6.442      SLICE_X42Y46     uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.692       6.442      SLICE_X42Y46     uart/fifo_rx_unit/array_reg_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_rand_IP_CLK_DIVIDER
  To Clock:  clk_rand_IP_CLK_DIVIDER

Setup :            0  Failing Endpoints,  Worst Slack       28.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.885ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.802ns  (required time - arrival time)
  Source:                 random_blocks/rand_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rand_IP_CLK_DIVIDER  {rise@0.000ns fall@15.385ns period=30.769ns})
  Destination:            random_blocks/rand_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rand_IP_CLK_DIVIDER  {rise@0.000ns fall@15.385ns period=30.769ns})
  Path Group:             clk_rand_IP_CLK_DIVIDER
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (clk_rand_IP_CLK_DIVIDER rise@30.769ns - clk_rand_IP_CLK_DIVIDER rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.580ns (31.368%)  route 1.269ns (68.632%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 29.292 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rand_IP_CLK_DIVIDER rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    CLK_GENERATOR/inst/clk_rand_IP_CLK_DIVIDER
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  CLK_GENERATOR/inst/clkout2_buf/O
                         net (fo=3, routed)           1.637    -0.875    random_blocks/clk_rand
    SLICE_X59Y43         FDRE                                         r  random_blocks/rand_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.419 f  random_blocks/rand_count_reg[0]/Q
                         net (fo=6, routed)           1.269     0.850    random_blocks/rand_count_reg[1]_0[0]
    SLICE_X59Y43         LUT4 (Prop_lut4_I0_O)        0.124     0.974 r  random_blocks/rand_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.974    random_blocks/rand_count[0]_i_1_n_0
    SLICE_X59Y43         FDRE                                         r  random_blocks/rand_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rand_IP_CLK_DIVIDER rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    27.683    CLK_GENERATOR/inst/clk_rand_IP_CLK_DIVIDER
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.774 r  CLK_GENERATOR/inst/clkout2_buf/O
                         net (fo=3, routed)           1.518    29.292    random_blocks/clk_rand
    SLICE_X59Y43         FDRE                                         r  random_blocks/rand_count_reg[0]/C
                         clock pessimism              0.603    29.895    
                         clock uncertainty           -0.148    29.747    
    SLICE_X59Y43         FDRE (Setup_fdre_C_D)        0.029    29.776    random_blocks/rand_count_reg[0]
  -------------------------------------------------------------------
                         required time                         29.776    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                 28.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CLK_GENERATOR/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_rand_IP_CLK_DIVIDER  {rise@0.000ns fall@15.385ns period=30.769ns})
  Destination:            CLK_GENERATOR/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_rand_IP_CLK_DIVIDER  {rise@0.000ns fall@15.385ns period=30.769ns})
  Path Group:             clk_rand_IP_CLK_DIVIDER
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rand_IP_CLK_DIVIDER rise@0.000ns - clk_rand_IP_CLK_DIVIDER rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rand_IP_CLK_DIVIDER rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    CLK_GENERATOR/inst/clk_rand_IP_CLK_DIVIDER
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  CLK_GENERATOR/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    CLK_GENERATOR/inst/clk_rand_IP_CLK_DIVIDER_en_clk
    SLICE_X35Y46         FDCE                                         r  CLK_GENERATOR/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  CLK_GENERATOR/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    CLK_GENERATOR/inst/seq_reg2[0]
    SLICE_X35Y46         FDCE                                         r  CLK_GENERATOR/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rand_IP_CLK_DIVIDER rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    CLK_GENERATOR/inst/clk_rand_IP_CLK_DIVIDER
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  CLK_GENERATOR/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    CLK_GENERATOR/inst/clk_rand_IP_CLK_DIVIDER_en_clk
    SLICE_X35Y46         FDCE                                         r  CLK_GENERATOR/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.075    -0.960    CLK_GENERATOR/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rand_IP_CLK_DIVIDER
Waveform(ns):       { 0.000 15.385 }
Period(ns):         30.769
Sources:            { CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         30.769      28.614     BUFGCTRL_X0Y1    CLK_GENERATOR/inst/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       30.769      182.591    MMCME2_ADV_X1Y0  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.385      14.885     SLICE_X35Y46     CLK_GENERATOR/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.385      14.885     SLICE_X35Y46     CLK_GENERATOR/inst/seq_reg2_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_IP_CLK_DIVIDER
  To Clock:  clkfbout_IP_CLK_DIVIDER

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_IP_CLK_DIVIDER
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK_GENERATOR/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    CLK_GENERATOR/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  CLK_GENERATOR/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_rand_IP_CLK_DIVIDER
  To Clock:  clk65MHz_IP_CLK_DIVIDER

Setup :            0  Failing Endpoints,  Worst Slack       11.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.384ns  (required time - arrival time)
  Source:                 random_blocks/rand_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rand_IP_CLK_DIVIDER  {rise@0.000ns fall@15.385ns period=30.769ns})
  Destination:            tetris_logic/blk_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_IP_CLK_DIVIDER  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_IP_CLK_DIVIDER
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65MHz_IP_CLK_DIVIDER rise@15.385ns - clk_rand_IP_CLK_DIVIDER rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.704ns (19.804%)  route 2.851ns (80.196%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 13.903 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rand_IP_CLK_DIVIDER rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    CLK_GENERATOR/inst/clk_rand_IP_CLK_DIVIDER
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  CLK_GENERATOR/inst/clkout2_buf/O
                         net (fo=3, routed)           1.637    -0.875    random_blocks/clk_rand
    SLICE_X59Y43         FDRE                                         r  random_blocks/rand_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  random_blocks/rand_count_reg[0]/Q
                         net (fo=6, routed)           1.271     0.852    random_blocks/rand_count_reg[1]_0[0]
    SLICE_X59Y43         LUT4 (Prop_lut4_I2_O)        0.124     0.976 r  random_blocks/blk_code[2]_i_2/O
                         net (fo=1, routed)           1.580     2.556    tetris_logic/current_piece/rand_count_reg[1][1]
    SLICE_X58Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.680 r  tetris_logic/current_piece/blk_code[2]_i_1/O
                         net (fo=1, routed)           0.000     2.680    tetris_logic/current_piece_n_874
    SLICE_X58Y36         FDRE                                         r  tetris_logic/blk_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_IP_CLK_DIVIDER rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    12.298    CLK_GENERATOR/inst/clk65MHz_IP_CLK_DIVIDER
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  CLK_GENERATOR/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.513    13.903    tetris_logic/clk65MHz
    SLICE_X58Y36         FDRE                                         r  tetris_logic/blk_code_reg[2]/C
                         clock pessimism              0.398    14.301    
                         clock uncertainty           -0.268    14.033    
    SLICE_X58Y36         FDRE (Setup_fdre_C_D)        0.031    14.064    tetris_logic/blk_code_reg[2]
  -------------------------------------------------------------------
                         required time                         14.064    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                 11.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 random_blocks/rand_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rand_IP_CLK_DIVIDER  {rise@0.000ns fall@15.385ns period=30.769ns})
  Destination:            tetris_logic/blk_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_IP_CLK_DIVIDER  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_IP_CLK_DIVIDER
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_IP_CLK_DIVIDER rise@0.000ns - clk_rand_IP_CLK_DIVIDER rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.231ns (18.430%)  route 1.022ns (81.570%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rand_IP_CLK_DIVIDER rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    CLK_GENERATOR/inst/clk_rand_IP_CLK_DIVIDER
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  CLK_GENERATOR/inst/clkout2_buf/O
                         net (fo=3, routed)           0.594    -0.587    random_blocks/clk_rand
    SLICE_X59Y43         FDRE                                         r  random_blocks/rand_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  random_blocks/rand_count_reg[0]/Q
                         net (fo=6, routed)           0.385    -0.061    random_blocks/rand_count_reg[1]_0[0]
    SLICE_X59Y43         LUT3 (Prop_lut3_I1_O)        0.045    -0.016 r  random_blocks/blk_code[1]_i_2/O
                         net (fo=1, routed)           0.637     0.621    tetris_logic/current_piece/rand_count_reg[1][0]
    SLICE_X58Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.666 r  tetris_logic/current_piece/blk_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.666    tetris_logic/current_piece_n_873
    SLICE_X58Y36         FDRE                                         r  tetris_logic/blk_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_IP_CLK_DIVIDER rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    CLK_GENERATOR/inst/clk65MHz_IP_CLK_DIVIDER
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  CLK_GENERATOR/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.859    -0.831    tetris_logic/clk65MHz
    SLICE_X58Y36         FDRE                                         r  tetris_logic/blk_code_reg[1]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.268    -0.008    
    SLICE_X58Y36         FDRE (Hold_fdre_C_D)         0.092     0.084    tetris_logic/blk_code_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.582    





