INFO: [VRFC 10-2263] Analyzing Verilog file "D:/personal Git/Verilog Projects/Ultra High Speed Encoder/Ultra High Speed Encoder.sim/sim_1/synth/timing/xsim/encoder_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/personal Git/Verilog Projects/Ultra High Speed Encoder/Ultra High Speed Encoder.srcs/sim_1/new/encoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_tb
