\hypertarget{struct_c_r_y_p___type_def}{}\section{C\+R\+Y\+P\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_r_y_p___type_def}\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}


Crypto Processor.  




{\ttfamily \#include $<$stm32f415xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_ab8ba768d1dac54a845084bd07f4ef2b9}{D\+O\+UT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a082219a924d748e9c6092582aec06226}{D\+M\+A\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_adcdd7c23a99f81c21dae2e9f989632e1}{I\+M\+S\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}{R\+I\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a524e134cec519206cb41d0545e382978}{M\+I\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a3ca109e86323625e5f56f92f999c3b05}{K0\+LR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_ae6d97d339f0091d4a105001ea59086ae}{K0\+RR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a948ff2e2e97978287411fe725dd70a7f}{K1\+LR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a7554383cff84540eb260a3fdf55cb934}{K1\+RR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a32210fb9ecbb0b4bd127e688f3f79802}{K2\+LR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a41a0448734e8ccbdd6fba98284815c6f}{K2\+RR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a516c328fcb53ec754384e584caf890f5}{K3\+LR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a8fe249258f1733ec155c3893375c7a21}{K3\+RR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_ab1efba4cdf22c525fce804375961d567}{I\+V0\+LR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_aeb1990f7c28e815a4962db3a861937bb}{I\+V0\+RR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_aad2f43335b25a0065f3d327364610cbd}{I\+V1\+LR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a38a9f05c03174023fc6ac951c04eaeff}{I\+V1\+RR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a39e00067c0a87ebe4b0820ec414011b0}{C\+S\+G\+C\+M\+C\+C\+M0R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a9e5051604453703d76973463cdba6ef7}{C\+S\+G\+C\+M\+C\+C\+M1R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_ad839981b06af83bb1d08dd3313922783}{C\+S\+G\+C\+M\+C\+C\+M2R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a146a0ff395793669bb88fbad8697fdff}{C\+S\+G\+C\+M\+C\+C\+M3R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a0701e3347dd3d6de80063b802bcf011f}{C\+S\+G\+C\+M\+C\+C\+M4R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a18e2b049f39ed894fc37ba092145a115}{C\+S\+G\+C\+M\+C\+C\+M5R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a1062d56f4ea86ece15011e9ffc0e53c3}{C\+S\+G\+C\+M\+C\+C\+M6R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a7cf7761ae30d9fa41c295c5add31b316}{C\+S\+G\+C\+M\+C\+C\+M7R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a86cedb899090e8aef940416daf0a46f3}{C\+S\+G\+C\+M0R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a4d92778e6e002275a9b91b834c2d2c46}{C\+S\+G\+C\+M1R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_ae3b1773a8fb146591fcbb48e32c1834a}{C\+S\+G\+C\+M2R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a13e161a9d71fc723979c06fe4e6e5bf5}{C\+S\+G\+C\+M3R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a63fc99181cf78d1f43270e79bcf787b5}{C\+S\+G\+C\+M4R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a470c323c7caa5d4362656cb0c8aa4528}{C\+S\+G\+C\+M5R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a8c2f4a1d321b61dc3b7833d209eb0ede}{C\+S\+G\+C\+M6R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a64151eda4e4e3370f4e264a2d9f61776}{C\+S\+G\+C\+M7R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Crypto Processor. 

Definition at line 708 of file stm32f415xx.\+h.



\subsection{Field Documentation}
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}\hypertarget{struct_c_r_y_p___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{}\label{struct_c_r_y_p___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
C\+R\+YP control register, Address offset\+: 0x00 

Definition at line 710 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!C\+S\+G\+C\+M0R@{C\+S\+G\+C\+M0R}}
\index{C\+S\+G\+C\+M0R@{C\+S\+G\+C\+M0R}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+S\+G\+C\+M0R}{CSGCM0R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+S\+G\+C\+M0R}\hypertarget{struct_c_r_y_p___type_def_a86cedb899090e8aef940416daf0a46f3}{}\label{struct_c_r_y_p___type_def_a86cedb899090e8aef940416daf0a46f3}
C\+R\+YP G\+C\+M/\+G\+M\+AC context swap register 0, Address offset\+: 0x70 

Definition at line 738 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!C\+S\+G\+C\+M1R@{C\+S\+G\+C\+M1R}}
\index{C\+S\+G\+C\+M1R@{C\+S\+G\+C\+M1R}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+S\+G\+C\+M1R}{CSGCM1R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+S\+G\+C\+M1R}\hypertarget{struct_c_r_y_p___type_def_a4d92778e6e002275a9b91b834c2d2c46}{}\label{struct_c_r_y_p___type_def_a4d92778e6e002275a9b91b834c2d2c46}
C\+R\+YP G\+C\+M/\+G\+M\+AC context swap register 1, Address offset\+: 0x74 

Definition at line 739 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!C\+S\+G\+C\+M2R@{C\+S\+G\+C\+M2R}}
\index{C\+S\+G\+C\+M2R@{C\+S\+G\+C\+M2R}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+S\+G\+C\+M2R}{CSGCM2R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+S\+G\+C\+M2R}\hypertarget{struct_c_r_y_p___type_def_ae3b1773a8fb146591fcbb48e32c1834a}{}\label{struct_c_r_y_p___type_def_ae3b1773a8fb146591fcbb48e32c1834a}
C\+R\+YP G\+C\+M/\+G\+M\+AC context swap register 2, Address offset\+: 0x78 

Definition at line 740 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!C\+S\+G\+C\+M3R@{C\+S\+G\+C\+M3R}}
\index{C\+S\+G\+C\+M3R@{C\+S\+G\+C\+M3R}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+S\+G\+C\+M3R}{CSGCM3R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+S\+G\+C\+M3R}\hypertarget{struct_c_r_y_p___type_def_a13e161a9d71fc723979c06fe4e6e5bf5}{}\label{struct_c_r_y_p___type_def_a13e161a9d71fc723979c06fe4e6e5bf5}
C\+R\+YP G\+C\+M/\+G\+M\+AC context swap register 3, Address offset\+: 0x7C 

Definition at line 741 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!C\+S\+G\+C\+M4R@{C\+S\+G\+C\+M4R}}
\index{C\+S\+G\+C\+M4R@{C\+S\+G\+C\+M4R}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+S\+G\+C\+M4R}{CSGCM4R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+S\+G\+C\+M4R}\hypertarget{struct_c_r_y_p___type_def_a63fc99181cf78d1f43270e79bcf787b5}{}\label{struct_c_r_y_p___type_def_a63fc99181cf78d1f43270e79bcf787b5}
C\+R\+YP G\+C\+M/\+G\+M\+AC context swap register 4, Address offset\+: 0x80 

Definition at line 742 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!C\+S\+G\+C\+M5R@{C\+S\+G\+C\+M5R}}
\index{C\+S\+G\+C\+M5R@{C\+S\+G\+C\+M5R}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+S\+G\+C\+M5R}{CSGCM5R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+S\+G\+C\+M5R}\hypertarget{struct_c_r_y_p___type_def_a470c323c7caa5d4362656cb0c8aa4528}{}\label{struct_c_r_y_p___type_def_a470c323c7caa5d4362656cb0c8aa4528}
C\+R\+YP G\+C\+M/\+G\+M\+AC context swap register 5, Address offset\+: 0x84 

Definition at line 743 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!C\+S\+G\+C\+M6R@{C\+S\+G\+C\+M6R}}
\index{C\+S\+G\+C\+M6R@{C\+S\+G\+C\+M6R}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+S\+G\+C\+M6R}{CSGCM6R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+S\+G\+C\+M6R}\hypertarget{struct_c_r_y_p___type_def_a8c2f4a1d321b61dc3b7833d209eb0ede}{}\label{struct_c_r_y_p___type_def_a8c2f4a1d321b61dc3b7833d209eb0ede}
C\+R\+YP G\+C\+M/\+G\+M\+AC context swap register 6, Address offset\+: 0x88 

Definition at line 744 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!C\+S\+G\+C\+M7R@{C\+S\+G\+C\+M7R}}
\index{C\+S\+G\+C\+M7R@{C\+S\+G\+C\+M7R}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+S\+G\+C\+M7R}{CSGCM7R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+S\+G\+C\+M7R}\hypertarget{struct_c_r_y_p___type_def_a64151eda4e4e3370f4e264a2d9f61776}{}\label{struct_c_r_y_p___type_def_a64151eda4e4e3370f4e264a2d9f61776}
C\+R\+YP G\+C\+M/\+G\+M\+AC context swap register 7, Address offset\+: 0x8C 

Definition at line 745 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!C\+S\+G\+C\+M\+C\+C\+M0R@{C\+S\+G\+C\+M\+C\+C\+M0R}}
\index{C\+S\+G\+C\+M\+C\+C\+M0R@{C\+S\+G\+C\+M\+C\+C\+M0R}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+S\+G\+C\+M\+C\+C\+M0R}{CSGCMCCM0R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+S\+G\+C\+M\+C\+C\+M0R}\hypertarget{struct_c_r_y_p___type_def_a39e00067c0a87ebe4b0820ec414011b0}{}\label{struct_c_r_y_p___type_def_a39e00067c0a87ebe4b0820ec414011b0}
C\+R\+YP G\+C\+M/\+G\+M\+AC or C\+C\+M/\+C\+M\+AC context swap register 0, Address offset\+: 0x50 

Definition at line 730 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!C\+S\+G\+C\+M\+C\+C\+M1R@{C\+S\+G\+C\+M\+C\+C\+M1R}}
\index{C\+S\+G\+C\+M\+C\+C\+M1R@{C\+S\+G\+C\+M\+C\+C\+M1R}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+S\+G\+C\+M\+C\+C\+M1R}{CSGCMCCM1R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+S\+G\+C\+M\+C\+C\+M1R}\hypertarget{struct_c_r_y_p___type_def_a9e5051604453703d76973463cdba6ef7}{}\label{struct_c_r_y_p___type_def_a9e5051604453703d76973463cdba6ef7}
C\+R\+YP G\+C\+M/\+G\+M\+AC or C\+C\+M/\+C\+M\+AC context swap register 1, Address offset\+: 0x54 

Definition at line 731 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!C\+S\+G\+C\+M\+C\+C\+M2R@{C\+S\+G\+C\+M\+C\+C\+M2R}}
\index{C\+S\+G\+C\+M\+C\+C\+M2R@{C\+S\+G\+C\+M\+C\+C\+M2R}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+S\+G\+C\+M\+C\+C\+M2R}{CSGCMCCM2R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+S\+G\+C\+M\+C\+C\+M2R}\hypertarget{struct_c_r_y_p___type_def_ad839981b06af83bb1d08dd3313922783}{}\label{struct_c_r_y_p___type_def_ad839981b06af83bb1d08dd3313922783}
C\+R\+YP G\+C\+M/\+G\+M\+AC or C\+C\+M/\+C\+M\+AC context swap register 2, Address offset\+: 0x58 

Definition at line 732 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!C\+S\+G\+C\+M\+C\+C\+M3R@{C\+S\+G\+C\+M\+C\+C\+M3R}}
\index{C\+S\+G\+C\+M\+C\+C\+M3R@{C\+S\+G\+C\+M\+C\+C\+M3R}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+S\+G\+C\+M\+C\+C\+M3R}{CSGCMCCM3R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+S\+G\+C\+M\+C\+C\+M3R}\hypertarget{struct_c_r_y_p___type_def_a146a0ff395793669bb88fbad8697fdff}{}\label{struct_c_r_y_p___type_def_a146a0ff395793669bb88fbad8697fdff}
C\+R\+YP G\+C\+M/\+G\+M\+AC or C\+C\+M/\+C\+M\+AC context swap register 3, Address offset\+: 0x5C 

Definition at line 733 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!C\+S\+G\+C\+M\+C\+C\+M4R@{C\+S\+G\+C\+M\+C\+C\+M4R}}
\index{C\+S\+G\+C\+M\+C\+C\+M4R@{C\+S\+G\+C\+M\+C\+C\+M4R}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+S\+G\+C\+M\+C\+C\+M4R}{CSGCMCCM4R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+S\+G\+C\+M\+C\+C\+M4R}\hypertarget{struct_c_r_y_p___type_def_a0701e3347dd3d6de80063b802bcf011f}{}\label{struct_c_r_y_p___type_def_a0701e3347dd3d6de80063b802bcf011f}
C\+R\+YP G\+C\+M/\+G\+M\+AC or C\+C\+M/\+C\+M\+AC context swap register 4, Address offset\+: 0x60 

Definition at line 734 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!C\+S\+G\+C\+M\+C\+C\+M5R@{C\+S\+G\+C\+M\+C\+C\+M5R}}
\index{C\+S\+G\+C\+M\+C\+C\+M5R@{C\+S\+G\+C\+M\+C\+C\+M5R}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+S\+G\+C\+M\+C\+C\+M5R}{CSGCMCCM5R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+S\+G\+C\+M\+C\+C\+M5R}\hypertarget{struct_c_r_y_p___type_def_a18e2b049f39ed894fc37ba092145a115}{}\label{struct_c_r_y_p___type_def_a18e2b049f39ed894fc37ba092145a115}
C\+R\+YP G\+C\+M/\+G\+M\+AC or C\+C\+M/\+C\+M\+AC context swap register 5, Address offset\+: 0x64 

Definition at line 735 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!C\+S\+G\+C\+M\+C\+C\+M6R@{C\+S\+G\+C\+M\+C\+C\+M6R}}
\index{C\+S\+G\+C\+M\+C\+C\+M6R@{C\+S\+G\+C\+M\+C\+C\+M6R}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+S\+G\+C\+M\+C\+C\+M6R}{CSGCMCCM6R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+S\+G\+C\+M\+C\+C\+M6R}\hypertarget{struct_c_r_y_p___type_def_a1062d56f4ea86ece15011e9ffc0e53c3}{}\label{struct_c_r_y_p___type_def_a1062d56f4ea86ece15011e9ffc0e53c3}
C\+R\+YP G\+C\+M/\+G\+M\+AC or C\+C\+M/\+C\+M\+AC context swap register 6, Address offset\+: 0x68 

Definition at line 736 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!C\+S\+G\+C\+M\+C\+C\+M7R@{C\+S\+G\+C\+M\+C\+C\+M7R}}
\index{C\+S\+G\+C\+M\+C\+C\+M7R@{C\+S\+G\+C\+M\+C\+C\+M7R}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+S\+G\+C\+M\+C\+C\+M7R}{CSGCMCCM7R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+S\+G\+C\+M\+C\+C\+M7R}\hypertarget{struct_c_r_y_p___type_def_a7cf7761ae30d9fa41c295c5add31b316}{}\label{struct_c_r_y_p___type_def_a7cf7761ae30d9fa41c295c5add31b316}
C\+R\+YP G\+C\+M/\+G\+M\+AC or C\+C\+M/\+C\+M\+AC context swap register 7, Address offset\+: 0x6C 

Definition at line 737 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!D\+M\+A\+CR@{D\+M\+A\+CR}}
\index{D\+M\+A\+CR@{D\+M\+A\+CR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+CR}{DMACR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+CR}\hypertarget{struct_c_r_y_p___type_def_a082219a924d748e9c6092582aec06226}{}\label{struct_c_r_y_p___type_def_a082219a924d748e9c6092582aec06226}
C\+R\+YP D\+MA control register, Address offset\+: 0x10 

Definition at line 714 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!D\+O\+UT@{D\+O\+UT}}
\index{D\+O\+UT@{D\+O\+UT}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+O\+UT}{DOUT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+O\+UT}\hypertarget{struct_c_r_y_p___type_def_ab8ba768d1dac54a845084bd07f4ef2b9}{}\label{struct_c_r_y_p___type_def_ab8ba768d1dac54a845084bd07f4ef2b9}
C\+R\+YP data output register, Address offset\+: 0x0C 

Definition at line 713 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t DR}\hypertarget{struct_c_r_y_p___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{}\label{struct_c_r_y_p___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}
C\+R\+YP data input register, Address offset\+: 0x08 

Definition at line 712 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!I\+M\+S\+CR@{I\+M\+S\+CR}}
\index{I\+M\+S\+CR@{I\+M\+S\+CR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+M\+S\+CR}{IMSCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+M\+S\+CR}\hypertarget{struct_c_r_y_p___type_def_adcdd7c23a99f81c21dae2e9f989632e1}{}\label{struct_c_r_y_p___type_def_adcdd7c23a99f81c21dae2e9f989632e1}
C\+R\+YP interrupt mask set/clear register, Address offset\+: 0x14 

Definition at line 715 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!I\+V0\+LR@{I\+V0\+LR}}
\index{I\+V0\+LR@{I\+V0\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+V0\+LR}{IV0LR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+V0\+LR}\hypertarget{struct_c_r_y_p___type_def_ab1efba4cdf22c525fce804375961d567}{}\label{struct_c_r_y_p___type_def_ab1efba4cdf22c525fce804375961d567}
C\+R\+YP initialization vector left-\/word register 0, Address offset\+: 0x40 

Definition at line 726 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!I\+V0\+RR@{I\+V0\+RR}}
\index{I\+V0\+RR@{I\+V0\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+V0\+RR}{IV0RR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+V0\+RR}\hypertarget{struct_c_r_y_p___type_def_aeb1990f7c28e815a4962db3a861937bb}{}\label{struct_c_r_y_p___type_def_aeb1990f7c28e815a4962db3a861937bb}
C\+R\+YP initialization vector right-\/word register 0, Address offset\+: 0x44 

Definition at line 727 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!I\+V1\+LR@{I\+V1\+LR}}
\index{I\+V1\+LR@{I\+V1\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+V1\+LR}{IV1LR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+V1\+LR}\hypertarget{struct_c_r_y_p___type_def_aad2f43335b25a0065f3d327364610cbd}{}\label{struct_c_r_y_p___type_def_aad2f43335b25a0065f3d327364610cbd}
C\+R\+YP initialization vector left-\/word register 1, Address offset\+: 0x48 

Definition at line 728 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!I\+V1\+RR@{I\+V1\+RR}}
\index{I\+V1\+RR@{I\+V1\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+V1\+RR}{IV1RR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+V1\+RR}\hypertarget{struct_c_r_y_p___type_def_a38a9f05c03174023fc6ac951c04eaeff}{}\label{struct_c_r_y_p___type_def_a38a9f05c03174023fc6ac951c04eaeff}
C\+R\+YP initialization vector right-\/word register 1, Address offset\+: 0x4C 

Definition at line 729 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K0\+LR@{K0\+LR}}
\index{K0\+LR@{K0\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{K0\+LR}{K0LR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t K0\+LR}\hypertarget{struct_c_r_y_p___type_def_a3ca109e86323625e5f56f92f999c3b05}{}\label{struct_c_r_y_p___type_def_a3ca109e86323625e5f56f92f999c3b05}
C\+R\+YP key left register 0, Address offset\+: 0x20 

Definition at line 718 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K0\+RR@{K0\+RR}}
\index{K0\+RR@{K0\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{K0\+RR}{K0RR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t K0\+RR}\hypertarget{struct_c_r_y_p___type_def_ae6d97d339f0091d4a105001ea59086ae}{}\label{struct_c_r_y_p___type_def_ae6d97d339f0091d4a105001ea59086ae}
C\+R\+YP key right register 0, Address offset\+: 0x24 

Definition at line 719 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K1\+LR@{K1\+LR}}
\index{K1\+LR@{K1\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{K1\+LR}{K1LR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t K1\+LR}\hypertarget{struct_c_r_y_p___type_def_a948ff2e2e97978287411fe725dd70a7f}{}\label{struct_c_r_y_p___type_def_a948ff2e2e97978287411fe725dd70a7f}
C\+R\+YP key left register 1, Address offset\+: 0x28 

Definition at line 720 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K1\+RR@{K1\+RR}}
\index{K1\+RR@{K1\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{K1\+RR}{K1RR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t K1\+RR}\hypertarget{struct_c_r_y_p___type_def_a7554383cff84540eb260a3fdf55cb934}{}\label{struct_c_r_y_p___type_def_a7554383cff84540eb260a3fdf55cb934}
C\+R\+YP key right register 1, Address offset\+: 0x2C 

Definition at line 721 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K2\+LR@{K2\+LR}}
\index{K2\+LR@{K2\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{K2\+LR}{K2LR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t K2\+LR}\hypertarget{struct_c_r_y_p___type_def_a32210fb9ecbb0b4bd127e688f3f79802}{}\label{struct_c_r_y_p___type_def_a32210fb9ecbb0b4bd127e688f3f79802}
C\+R\+YP key left register 2, Address offset\+: 0x30 

Definition at line 722 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K2\+RR@{K2\+RR}}
\index{K2\+RR@{K2\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{K2\+RR}{K2RR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t K2\+RR}\hypertarget{struct_c_r_y_p___type_def_a41a0448734e8ccbdd6fba98284815c6f}{}\label{struct_c_r_y_p___type_def_a41a0448734e8ccbdd6fba98284815c6f}
C\+R\+YP key right register 2, Address offset\+: 0x34 

Definition at line 723 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K3\+LR@{K3\+LR}}
\index{K3\+LR@{K3\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{K3\+LR}{K3LR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t K3\+LR}\hypertarget{struct_c_r_y_p___type_def_a516c328fcb53ec754384e584caf890f5}{}\label{struct_c_r_y_p___type_def_a516c328fcb53ec754384e584caf890f5}
C\+R\+YP key left register 3, Address offset\+: 0x38 

Definition at line 724 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K3\+RR@{K3\+RR}}
\index{K3\+RR@{K3\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{K3\+RR}{K3RR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t K3\+RR}\hypertarget{struct_c_r_y_p___type_def_a8fe249258f1733ec155c3893375c7a21}{}\label{struct_c_r_y_p___type_def_a8fe249258f1733ec155c3893375c7a21}
C\+R\+YP key right register 3, Address offset\+: 0x3C 

Definition at line 725 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!M\+I\+SR@{M\+I\+SR}}
\index{M\+I\+SR@{M\+I\+SR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{M\+I\+SR}{MISR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+I\+SR}\hypertarget{struct_c_r_y_p___type_def_a524e134cec519206cb41d0545e382978}{}\label{struct_c_r_y_p___type_def_a524e134cec519206cb41d0545e382978}
C\+R\+YP masked interrupt status register, Address offset\+: 0x1C 

Definition at line 717 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!R\+I\+SR@{R\+I\+SR}}
\index{R\+I\+SR@{R\+I\+SR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+I\+SR}{RISR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+I\+SR}\hypertarget{struct_c_r_y_p___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}{}\label{struct_c_r_y_p___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}
C\+R\+YP raw interrupt status register, Address offset\+: 0x18 

Definition at line 716 of file stm32f415xx.\+h.

\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}\hypertarget{struct_c_r_y_p___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{}\label{struct_c_r_y_p___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}
C\+R\+YP status register, Address offset\+: 0x04 

Definition at line 711 of file stm32f415xx.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
