// Seed: 2948453859
module module_0 (
    output tri0 id_0,
    output wand id_1,
    output tri id_2,
    input supply0 id_3,
    input wire id_4
);
  logic [7:0] id_6;
  always @(posedge id_3 * id_4 + "" or posedge 1) begin
    if (1 || id_3 || id_6[(1)] || !1) id_2 = 1;
  end
  specify
    (id_7 => id_8) = (id_8, 1'd0 - id_4);
    (negedge id_9 => (id_10 +: id_4)) = (id_7, 1'h0 == 1);
  endspecify
endmodule
module module_1 (
    input  wand  id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  wire  id_3
);
  module_0(
      id_2, id_2, id_2, id_3, id_3
  );
  tri id_5 = 1 == 1 - 1;
endmodule
