<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>MAX32660 SDK Documentation: Modules</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32660 SDK Documentation
   &#160;<span id="projectnumber">2.7.5.0</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('modules.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">Modules</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here is a list of all modules:</div><div class="directory">
<div class="levels">[detail level <span onclick="javascript:toggleLevel(1);">1</span><span onclick="javascript:toggleLevel(2);">2</span><span onclick="javascript:toggleLevel(3);">3</span><span onclick="javascript:toggleLevel(4);">4</span>]</div><table class="directory">
<tr id="row_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__led__bsp.html" target="_self">LED Board Support API.</a></td><td class="desc"></td></tr>
<tr id="row_1_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_1_" class="arrow" onclick="toggleFolder('1_')">&#9660;</span><a class="el" href="group__dma.html" target="_self">Direct Memory Access (DMA)</a></td><td class="desc"></td></tr>
<tr id="row_1_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_1_0_" class="arrow" onclick="toggleFolder('1_0_')">&#9660;</span><a class="el" href="group__dma__registers.html" target="_self">DMA_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the DMA Peripheral Module </td></tr>
<tr id="row_1_0_0_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__DMA__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">DMA Peripheral Register Offsets from the DMA Base Peripheral Address </td></tr>
<tr id="row_1_0_1_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__DMA__CN.html" target="_self">DMA_CN</a></td><td class="desc">DMA Control Register </td></tr>
<tr id="row_1_0_2_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__DMA__INTR.html" target="_self">DMA_INTR</a></td><td class="desc">DMA Interrupt Register </td></tr>
<tr id="row_1_0_3_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__DMA__CFG.html" target="_self">DMA_CFG</a></td><td class="desc">DMA Channel Configuration Register </td></tr>
<tr id="row_1_0_4_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__DMA__ST.html" target="_self">DMA_ST</a></td><td class="desc">DMA Channel Status Register </td></tr>
<tr id="row_1_0_5_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__DMA__SRC.html" target="_self">DMA_SRC</a></td><td class="desc">Source Device Address </td></tr>
<tr id="row_1_0_6_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__DMA__DST.html" target="_self">DMA_DST</a></td><td class="desc">Destination Device Address </td></tr>
<tr id="row_1_0_7_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__DMA__CNT.html" target="_self">DMA_CNT</a></td><td class="desc">DMA Counter </td></tr>
<tr id="row_1_0_8_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__DMA__SRC__RLD.html" target="_self">DMA_SRC_RLD</a></td><td class="desc">Source Address Reload Value </td></tr>
<tr id="row_1_0_9_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__DMA__DST__RLD.html" target="_self">DMA_DST_RLD</a></td><td class="desc">Destination Address Reload Value </td></tr>
<tr id="row_1_0_10_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__DMA__CNT__RLD.html" target="_self">DMA_CNT_RLD</a></td><td class="desc">DMA Channel Count Reload Register </td></tr>
<tr id="row_2_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_2_" class="arrow" onclick="toggleFolder('2_')">&#9660;</span><a class="el" href="group__flc.html" target="_self">Flash Controller</a></td><td class="desc"></td></tr>
<tr id="row_2_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_2_0_" class="arrow" onclick="toggleFolder('2_0_')">&#9660;</span><a class="el" href="group__flc__registers.html" target="_self">FLC_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the FLC Peripheral Module </td></tr>
<tr id="row_2_0_0_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">FLC Peripheral Register Offsets from the FLC Base Peripheral Address </td></tr>
<tr id="row_2_0_1_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__ADDR.html" target="_self">FLC_ADDR</a></td><td class="desc">Flash Write Address </td></tr>
<tr id="row_2_0_2_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__CLKDIV.html" target="_self">FLC_CLKDIV</a></td><td class="desc">Flash Clock Divide </td></tr>
<tr id="row_2_0_3_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__CN.html" target="_self">FLC_CN</a></td><td class="desc">Flash Control Register </td></tr>
<tr id="row_2_0_4_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__INTR.html" target="_self">FLC_INTR</a></td><td class="desc">Flash Interrupt Register </td></tr>
<tr id="row_2_0_5_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__DATA.html" target="_self">FLC_DATA</a></td><td class="desc">Flash Write Data </td></tr>
<tr id="row_2_0_6_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__ACNTL.html" target="_self">FLC_ACNTL</a></td><td class="desc">Access Control Register </td></tr>
<tr id="row_3_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_3_" class="arrow" onclick="toggleFolder('3_')">&#9660;</span><a class="el" href="group__gpio.html" target="_self">General-Purpose Input/Output (GPIO)</a></td><td class="desc"></td></tr>
<tr id="row_3_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_3_0_" class="arrow" onclick="toggleFolder('3_0_')">&#9660;</span><a class="el" href="group__gpio__port__pin.html" target="_self">Port and Pin Definitions</a></td><td class="desc"></td></tr>
<tr id="row_3_0_0_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__port.html" target="_self">Port Definitions</a></td><td class="desc"></td></tr>
<tr id="row_3_0_1_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__pin.html" target="_self">Pin Definitions</a></td><td class="desc"></td></tr>
<tr id="row_3_1_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_3_1_" class="arrow" onclick="toggleFolder('3_1_')">&#9660;</span><a class="el" href="group__gpio__registers.html" target="_self">GPIO_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the GPIO Peripheral Module </td></tr>
<tr id="row_3_1_0_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">GPIO Peripheral Register Offsets from the GPIO Base Peripheral Address </td></tr>
<tr id="row_3_1_1_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__EN.html" target="_self">GPIO_EN</a></td><td class="desc">GPIO Function Enable Register </td></tr>
<tr id="row_3_1_2_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__EN__SET.html" target="_self">GPIO_EN_SET</a></td><td class="desc">GPIO Set Function Enable Register </td></tr>
<tr id="row_3_1_3_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__EN__CLR.html" target="_self">GPIO_EN_CLR</a></td><td class="desc">GPIO Clear Function Enable Register </td></tr>
<tr id="row_3_1_4_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__OUT__EN.html" target="_self">GPIO_OUT_EN</a></td><td class="desc">GPIO Output Enable Register </td></tr>
<tr id="row_3_1_5_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__OUT__EN__SET.html" target="_self">GPIO_OUT_EN_SET</a></td><td class="desc">GPIO Output Enable Set Function Enable Register </td></tr>
<tr id="row_3_1_6_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__OUT__EN__CLR.html" target="_self">GPIO_OUT_EN_CLR</a></td><td class="desc">GPIO Output Enable Clear Function Enable Register </td></tr>
<tr id="row_3_1_7_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__OUT.html" target="_self">GPIO_OUT</a></td><td class="desc">GPIO Output Register </td></tr>
<tr id="row_3_1_8_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__OUT__SET.html" target="_self">GPIO_OUT_SET</a></td><td class="desc">GPIO Output Set </td></tr>
<tr id="row_3_1_9_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__OUT__CLR.html" target="_self">GPIO_OUT_CLR</a></td><td class="desc">GPIO Output Clear </td></tr>
<tr id="row_3_1_10_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__IN.html" target="_self">GPIO_IN</a></td><td class="desc">GPIO Input Register </td></tr>
<tr id="row_3_1_11_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__INT__MOD.html" target="_self">GPIO_INT_MOD</a></td><td class="desc">GPIO Interrupt Mode Register </td></tr>
<tr id="row_3_1_12_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__INT__POL.html" target="_self">GPIO_INT_POL</a></td><td class="desc">GPIO Interrupt Polarity Register </td></tr>
<tr id="row_3_1_13_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__INT__EN.html" target="_self">GPIO_INT_EN</a></td><td class="desc">GPIO Interrupt Enable Register </td></tr>
<tr id="row_3_1_14_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__INT__EN__SET.html" target="_self">GPIO_INT_EN_SET</a></td><td class="desc">GPIO Interrupt Enable Set </td></tr>
<tr id="row_3_1_15_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__INT__EN__CLR.html" target="_self">GPIO_INT_EN_CLR</a></td><td class="desc">GPIO Interrupt Enable Clear </td></tr>
<tr id="row_3_1_16_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__INT__STAT.html" target="_self">GPIO_INT_STAT</a></td><td class="desc">GPIO Interrupt Status Register </td></tr>
<tr id="row_3_1_17_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__INT__CLR.html" target="_self">GPIO_INT_CLR</a></td><td class="desc">GPIO Status Clear </td></tr>
<tr id="row_3_1_18_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__WAKE__EN.html" target="_self">GPIO_WAKE_EN</a></td><td class="desc">GPIO Wake Enable Register </td></tr>
<tr id="row_3_1_19_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__WAKE__EN__SET.html" target="_self">GPIO_WAKE_EN_SET</a></td><td class="desc">GPIO Wake Enable Set </td></tr>
<tr id="row_3_1_20_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__WAKE__EN__CLR.html" target="_self">GPIO_WAKE_EN_CLR</a></td><td class="desc">GPIO Wake Enable Clear </td></tr>
<tr id="row_3_1_21_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__INT__DUAL__EDGE.html" target="_self">GPIO_INT_DUAL_EDGE</a></td><td class="desc">GPIO Interrupt Dual Edge Mode Register </td></tr>
<tr id="row_3_1_22_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__PAD__CFG1.html" target="_self">GPIO_PAD_CFG1</a></td><td class="desc">GPIO Input Mode Config 1 </td></tr>
<tr id="row_3_1_23_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__PAD__CFG2.html" target="_self">GPIO_PAD_CFG2</a></td><td class="desc">GPIO Input Mode Config 2 </td></tr>
<tr id="row_3_1_24_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__EN1.html" target="_self">GPIO_EN1</a></td><td class="desc">GPIO Alternate Function Enable Register </td></tr>
<tr id="row_3_1_25_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__EN1__SET.html" target="_self">GPIO_EN1_SET</a></td><td class="desc">GPIO Alternate Function Set </td></tr>
<tr id="row_3_1_26_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__EN1__CLR.html" target="_self">GPIO_EN1_CLR</a></td><td class="desc">GPIO Alternate Function Clear </td></tr>
<tr id="row_3_1_27_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__EN2.html" target="_self">GPIO_EN2</a></td><td class="desc">GPIO Alternate Function Enable Register </td></tr>
<tr id="row_3_1_28_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__EN2__SET.html" target="_self">GPIO_EN2_SET</a></td><td class="desc">GPIO Alternate Function 2 Set </td></tr>
<tr id="row_3_1_29_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__EN2__CLR.html" target="_self">GPIO_EN2_CLR</a></td><td class="desc">GPIO Wake Alternate Function Clear </td></tr>
<tr id="row_3_1_30_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__DS.html" target="_self">GPIO_DS</a></td><td class="desc">GPIO Drive Strength Register </td></tr>
<tr id="row_3_1_31_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__DS1.html" target="_self">GPIO_DS1</a></td><td class="desc">GPIO Drive Strength 1 Register </td></tr>
<tr id="row_3_1_32_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__PS.html" target="_self">GPIO_PS</a></td><td class="desc">GPIO Pull Select Mode </td></tr>
<tr id="row_3_1_33_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__VSSEL.html" target="_self">GPIO_VSSEL</a></td><td class="desc">GPIO Voltage Select </td></tr>
<tr id="row_4_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_4_" class="arrow" onclick="toggleFolder('4_')">&#9660;</span><a class="el" href="group__i2c.html" target="_self">I2C</a></td><td class="desc"></td></tr>
<tr id="row_4_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_4_0_" class="arrow" onclick="toggleFolder('4_0_')">&#9660;</span><a class="el" href="group__i2c__registers.html" target="_self">I2C_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the I2C Peripheral Module </td></tr>
<tr id="row_4_0_0_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">I2C Peripheral Register Offsets from the I2C Base Peripheral Address </td></tr>
<tr id="row_4_0_1_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__CTRL.html" target="_self">I2C_CTRL</a></td><td class="desc">Control Register0 </td></tr>
<tr id="row_4_0_2_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__STATUS.html" target="_self">I2C_STATUS</a></td><td class="desc">Status Register </td></tr>
<tr id="row_4_0_3_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__INT__FL0.html" target="_self">I2C_INT_FL0</a></td><td class="desc">Interrupt Status Register </td></tr>
<tr id="row_4_0_4_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__INT__EN0.html" target="_self">I2C_INT_EN0</a></td><td class="desc">Interrupt Enable Register </td></tr>
<tr id="row_4_0_5_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__INT__FL1.html" target="_self">I2C_INT_FL1</a></td><td class="desc">Interrupt Status Register 1 </td></tr>
<tr id="row_4_0_6_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__INT__EN1.html" target="_self">I2C_INT_EN1</a></td><td class="desc">Interrupt Staus Register 1 </td></tr>
<tr id="row_4_0_7_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__FIFO__LEN.html" target="_self">I2C_FIFO_LEN</a></td><td class="desc">FIFO Configuration Register </td></tr>
<tr id="row_4_0_8_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__RX__CTRL0.html" target="_self">I2C_RX_CTRL0</a></td><td class="desc">Receive Control Register 0 </td></tr>
<tr id="row_4_0_9_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__RX__CTRL1.html" target="_self">I2C_RX_CTRL1</a></td><td class="desc">Receive Control Register 1 </td></tr>
<tr id="row_4_0_10_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__TX__CTRL0.html" target="_self">I2C_TX_CTRL0</a></td><td class="desc">Transmit Control Register 0 </td></tr>
<tr id="row_4_0_11_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__TX__CTRL1.html" target="_self">I2C_TX_CTRL1</a></td><td class="desc">Transmit Control Register 1 </td></tr>
<tr id="row_4_0_12_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__FIFO.html" target="_self">I2C_FIFO</a></td><td class="desc">Data Register </td></tr>
<tr id="row_4_0_13_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__MASTER__CTRL.html" target="_self">I2C_MASTER_CTRL</a></td><td class="desc">Master Control Register </td></tr>
<tr id="row_4_0_14_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__CLK__LO.html" target="_self">I2C_CLK_LO</a></td><td class="desc">Clock Low Register </td></tr>
<tr id="row_4_0_15_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__CLK__HI.html" target="_self">I2C_CLK_HI</a></td><td class="desc">Clock high Register </td></tr>
<tr id="row_4_0_16_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__HS__CLK.html" target="_self">I2C_HS_CLK</a></td><td class="desc">HS-Mode Clock Control Register </td></tr>
<tr id="row_4_0_17_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__TIMEOUT.html" target="_self">I2C_TIMEOUT</a></td><td class="desc">Timeout Register </td></tr>
<tr id="row_4_0_18_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__SLAVE__ADDR.html" target="_self">I2C_SLAVE_ADDR</a></td><td class="desc">Slave Address Register </td></tr>
<tr id="row_4_0_19_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2C__DMA.html" target="_self">I2C_DMA</a></td><td class="desc">DMA Register </td></tr>
<tr id="row_5_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_5_" class="arrow" onclick="toggleFolder('5_')">&#9660;</span><a class="el" href="group__icc.html" target="_self">Internal Cache Controller (ICC)</a></td><td class="desc"></td></tr>
<tr id="row_5_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_0_" class="arrow" onclick="toggleFolder('5_0_')">&#9660;</span><a class="el" href="group__icc__registers.html" target="_self">ICC_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the ICC Peripheral Module </td></tr>
<tr id="row_5_0_0_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ICC__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">ICC Peripheral Register Offsets from the ICC Base Peripheral Address </td></tr>
<tr id="row_5_0_1_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ICC__CACHE__ID.html" target="_self">ICC_CACHE_ID</a></td><td class="desc">Cache ID Register </td></tr>
<tr id="row_5_0_2_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ICC__MEMCFG.html" target="_self">ICC_MEMCFG</a></td><td class="desc">Memory Configuration Register </td></tr>
<tr id="row_5_0_3_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ICC__CACHE__CTRL.html" target="_self">ICC_CACHE_CTRL</a></td><td class="desc">Cache Control and Status Register </td></tr>
<tr id="row_6_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_6_" class="arrow" onclick="toggleFolder('6_')">&#9660;</span><a class="el" href="group__pwrseq__registers.html" target="_self">PWRSEQ_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the PWRSEQ Peripheral Module </td></tr>
<tr id="row_6_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__PWRSEQ__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">PWRSEQ Peripheral Register Offsets from the PWRSEQ Base Peripheral Address </td></tr>
<tr id="row_6_1_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__PWRSEQ__LP__CTRL.html" target="_self">PWRSEQ_LP_CTRL</a></td><td class="desc">Low Power Control Register </td></tr>
<tr id="row_6_2_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__PWRSEQ__LP__WAKEFL.html" target="_self">PWRSEQ_LP_WAKEFL</a></td><td class="desc">Low Power Mode Wakeup Flags for GPIO0 </td></tr>
<tr id="row_6_3_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__PWRSEQ__LPWK__EN.html" target="_self">PWRSEQ_LPWK_EN</a></td><td class="desc">Low Power I/O Wakeup Enable Register 0 </td></tr>
<tr id="row_6_4_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__PWRSEQ__LPMEMSD.html" target="_self">PWRSEQ_LPMEMSD</a></td><td class="desc">Low Power Memory Shutdown Control </td></tr>
<tr id="row_7_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_7_" class="arrow" onclick="toggleFolder('7_')">&#9660;</span><a class="el" href="group__rtc.html" target="_self">RTC</a></td><td class="desc"></td></tr>
<tr id="row_7_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_7_0_" class="arrow" onclick="toggleFolder('7_0_')">&#9660;</span><a class="el" href="group__rtc__registers.html" target="_self">RTC_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the RTC Peripheral Module </td></tr>
<tr id="row_7_0_0_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">RTC Peripheral Register Offsets from the RTC Base Peripheral Address </td></tr>
<tr id="row_7_0_1_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__SSEC.html" target="_self">RTC_SSEC</a></td><td class="desc">RTC Sub-second Counter </td></tr>
<tr id="row_7_0_2_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__RAS.html" target="_self">RTC_RAS</a></td><td class="desc">Time-of-day Alarm </td></tr>
<tr id="row_7_0_3_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__RSSA.html" target="_self">RTC_RSSA</a></td><td class="desc">RTC sub-second alarm </td></tr>
<tr id="row_7_0_4_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__CTRL.html" target="_self">RTC_CTRL</a></td><td class="desc">RTC Control Register </td></tr>
<tr id="row_7_0_5_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__TRIM.html" target="_self">RTC_TRIM</a></td><td class="desc">RTC Trim Register </td></tr>
<tr id="row_7_0_6_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__OSCCTRL.html" target="_self">RTC_OSCCTRL</a></td><td class="desc">RTC Oscillator Control Register </td></tr>
<tr id="row_8_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_8_" class="arrow" onclick="toggleFolder('8_')">&#9660;</span><a class="el" href="group__spi.html" target="_self">SPI</a></td><td class="desc"></td></tr>
<tr id="row_8_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__i2s.html" target="_self">Inter-Integrated Sound (I2S)</a></td><td class="desc"></td></tr>
<tr id="row_8_1_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_8_1_" class="arrow" onclick="toggleFolder('8_1_')">&#9660;</span><a class="el" href="group__spi17y.html" target="_self">SPI17Y</a></td><td class="desc"></td></tr>
<tr id="row_8_1_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_8_1_0_" class="arrow" onclick="toggleFolder('8_1_0_')">&#9660;</span><a class="el" href="group__spi17y__registers.html" target="_self">SPI17Y_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SPI17Y Peripheral Module </td></tr>
<tr id="row_8_1_0_0_"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">SPI17Y Peripheral Register Offsets from the SPI17Y Base Peripheral Address </td></tr>
<tr id="row_8_1_0_1_" class="even"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__DATA32.html" target="_self">SPI17Y_DATA32</a></td><td class="desc">Register for reading and writing the FIFO </td></tr>
<tr id="row_8_1_0_2_"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__DATA16.html" target="_self">SPI17Y_DATA16</a></td><td class="desc">Register for reading and writing the FIFO </td></tr>
<tr id="row_8_1_0_3_" class="even"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__DATA8.html" target="_self">SPI17Y_DATA8</a></td><td class="desc">Register for reading and writing the FIFO </td></tr>
<tr id="row_8_1_0_4_"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__CTRL0.html" target="_self">SPI17Y_CTRL0</a></td><td class="desc">Register for controlling SPI peripheral </td></tr>
<tr id="row_8_1_0_5_" class="even"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__CTRL1.html" target="_self">SPI17Y_CTRL1</a></td><td class="desc">Register for controlling SPI peripheral </td></tr>
<tr id="row_8_1_0_6_"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__CTRL2.html" target="_self">SPI17Y_CTRL2</a></td><td class="desc">Register for controlling SPI peripheral </td></tr>
<tr id="row_8_1_0_7_" class="even"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__SS__TIME.html" target="_self">SPI17Y_SS_TIME</a></td><td class="desc">Register for controlling SPI peripheral/Slave Select Timing </td></tr>
<tr id="row_8_1_0_8_"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__CLK__CFG.html" target="_self">SPI17Y_CLK_CFG</a></td><td class="desc">Register for controlling SPI clock rate </td></tr>
<tr id="row_8_1_0_9_" class="even"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__DMA.html" target="_self">SPI17Y_DMA</a></td><td class="desc">Register for controlling DMA </td></tr>
<tr id="row_8_1_0_10_"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__INT__FL.html" target="_self">SPI17Y_INT_FL</a></td><td class="desc">Register for reading and clearing interrupt flags </td></tr>
<tr id="row_8_1_0_11_" class="even"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__INT__EN.html" target="_self">SPI17Y_INT_EN</a></td><td class="desc">Register for enabling interrupts </td></tr>
<tr id="row_8_1_0_12_"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__WAKE__FL.html" target="_self">SPI17Y_WAKE_FL</a></td><td class="desc">Register for wake up flags </td></tr>
<tr id="row_8_1_0_13_" class="even"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__WAKE__EN.html" target="_self">SPI17Y_WAKE_EN</a></td><td class="desc">Register for wake up enable </td></tr>
<tr id="row_8_1_0_14_"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPI17Y__STAT.html" target="_self">SPI17Y_STAT</a></td><td class="desc">SPI Status register </td></tr>
<tr id="row_8_1_1_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__async.html" target="_self">Spi_async</a></td><td class="desc">Callback function type used in asynchronous SPI Master communication requests </td></tr>
<tr id="row_8_2_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_8_2_" class="arrow" onclick="toggleFolder('8_2_')">&#9660;</span><a class="el" href="group__spimss.html" target="_self">SPIMSS</a></td><td class="desc"></td></tr>
<tr id="row_8_2_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_8_2_0_" class="arrow" onclick="toggleFolder('8_2_0_')">&#9660;</span><a class="el" href="group__spimss__registers.html" target="_self">SPIMSS_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SPIMSS Peripheral Module </td></tr>
<tr id="row_8_2_0_0_"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPIMSS__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">SPIMSS Peripheral Register Offsets from the SPIMSS Base Peripheral Address </td></tr>
<tr id="row_8_2_0_1_" class="even"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPIMSS__DATA16.html" target="_self">SPIMSS_DATA16</a></td><td class="desc">SPI 16-bit Data Access </td></tr>
<tr id="row_8_2_0_2_"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPIMSS__DATA8.html" target="_self">SPIMSS_DATA8</a></td><td class="desc">SPI Data 8-bit access </td></tr>
<tr id="row_8_2_0_3_" class="even"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPIMSS__CTRL.html" target="_self">SPIMSS_CTRL</a></td><td class="desc">SPI Control Register </td></tr>
<tr id="row_8_2_0_4_"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPIMSS__STATUS.html" target="_self">SPIMSS_STATUS</a></td><td class="desc">SPI Status Register </td></tr>
<tr id="row_8_2_0_5_" class="even"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPIMSS__MOD.html" target="_self">SPIMSS_MOD</a></td><td class="desc">SPI Mode Register </td></tr>
<tr id="row_8_2_0_6_"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPIMSS__BRG.html" target="_self">SPIMSS_BRG</a></td><td class="desc">Baud Rate Reload Value </td></tr>
<tr id="row_8_2_0_7_" class="even"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPIMSS__DMA.html" target="_self">SPIMSS_DMA</a></td><td class="desc">SPI DMA Register </td></tr>
<tr id="row_8_2_0_8_"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPIMSS__I2S__CTRL.html" target="_self">SPIMSS_I2S_CTRL</a></td><td class="desc">I2S Control Register </td></tr>
<tr id="row_8_2_1_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__async.html" target="_self">Spi_async</a></td><td class="desc">Callback function type used in asynchronous SPI Master communication requests </td></tr>
<tr id="row_9_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_9_" class="arrow" onclick="toggleFolder('9_')">&#9660;</span><a class="el" href="group__tmr.html" target="_self">Timer (TMR)</a></td><td class="desc"></td></tr>
<tr id="row_9_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_0_" class="arrow" onclick="toggleFolder('9_0_')">&#9660;</span><a class="el" href="group__tmr__registers.html" target="_self">TMR_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the TMR Peripheral Module </td></tr>
<tr id="row_9_0_0_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TMR__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">TMR Peripheral Register Offsets from the TMR Base Peripheral Address </td></tr>
<tr id="row_9_0_1_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TMR__INTR.html" target="_self">TMR_INTR</a></td><td class="desc">Clear Interrupt </td></tr>
<tr id="row_9_0_2_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TMR__CN.html" target="_self">TMR_CN</a></td><td class="desc">Timer Control Register </td></tr>
<tr id="row_9_0_3_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TMR__NOLCMP.html" target="_self">TMR_NOLCMP</a></td><td class="desc">Timer Non-Overlapping Compare Register </td></tr>
<tr id="row_9_1_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__tmr__utils.html" target="_self">Timer Utility Functions</a></td><td class="desc"></td></tr>
<tr id="row_10_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_10_" class="arrow" onclick="toggleFolder('10_')">&#9660;</span><a class="el" href="group__uart.html" target="_self">UART</a></td><td class="desc"></td></tr>
<tr id="row_10_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_10_0_" class="arrow" onclick="toggleFolder('10_0_')">&#9660;</span><a class="el" href="group__uart__registers.html" target="_self">UART_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the UART Peripheral Module </td></tr>
<tr id="row_10_0_0_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">UART Peripheral Register Offsets from the UART Base Peripheral Address </td></tr>
<tr id="row_10_0_1_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__CTRL.html" target="_self">UART_CTRL</a></td><td class="desc">Control Register </td></tr>
<tr id="row_10_0_2_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__THRESH__CTRL.html" target="_self">UART_THRESH_CTRL</a></td><td class="desc">Threshold Control register </td></tr>
<tr id="row_10_0_3_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__STATUS.html" target="_self">UART_STATUS</a></td><td class="desc">Status Register </td></tr>
<tr id="row_10_0_4_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__INT__EN.html" target="_self">UART_INT_EN</a></td><td class="desc">Interrupt Enable Register </td></tr>
<tr id="row_10_0_5_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__INT__FL.html" target="_self">UART_INT_FL</a></td><td class="desc">Interrupt Status Flags </td></tr>
<tr id="row_10_0_6_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__BAUD0.html" target="_self">UART_BAUD0</a></td><td class="desc">Baud rate register </td></tr>
<tr id="row_10_0_7_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__BAUD1.html" target="_self">UART_BAUD1</a></td><td class="desc">Baud rate register </td></tr>
<tr id="row_10_0_8_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__FIFO.html" target="_self">UART_FIFO</a></td><td class="desc">FIFO Data buffer </td></tr>
<tr id="row_10_0_9_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__DMA.html" target="_self">UART_DMA</a></td><td class="desc">DMA Configuration </td></tr>
<tr id="row_10_0_10_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__TX__FIFO.html" target="_self">UART_TX_FIFO</a></td><td class="desc">Transmit FIFO Status register </td></tr>
<tr id="row_11_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_11_" class="arrow" onclick="toggleFolder('11_')">&#9660;</span><a class="el" href="group__wdt.html" target="_self">Watchdog Timer (WDT)</a></td><td class="desc"></td></tr>
<tr id="row_11_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_11_0_" class="arrow" onclick="toggleFolder('11_0_')">&#9660;</span><a class="el" href="group__wdt__registers.html" target="_self">WDT_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the WDT Peripheral Module </td></tr>
<tr id="row_11_0_0_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__WDT__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">WDT Peripheral Register Offsets from the WDT Base Peripheral Address </td></tr>
<tr id="row_11_0_1_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__WDT__CTRL.html" target="_self">WDT_CTRL</a></td><td class="desc">Watchdog Timer Control Register </td></tr>
<tr id="row_11_0_2_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__WDT__RST.html" target="_self">WDT_RST</a></td><td class="desc">Watchdog Timer Reset Register </td></tr>
<tr id="row_12_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__MXC__Error__Codes.html" target="_self">Error Codes</a></td><td class="desc">A list of common error codes used by the API </td></tr>
<tr id="row_13_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__mxc__lock__utilities.html" target="_self">Exclusive Access Locks</a></td><td class="desc">Lock functions to obtain and release a variable for exclusive access </td></tr>
<tr id="row_14_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__nvic.html" target="_self">NVIC Table</a></td><td class="desc">Functions handling the nvic table </td></tr>
<tr id="row_15_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__MXC__delay.html" target="_self">Delay Utility Functions</a></td><td class="desc">Asynchronous delay routines based on the SysTick Timer </td></tr>
<tr id="row_16_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__mxc__assertions.html" target="_self">Assertion Checks for Debugging</a></td><td class="desc">Assertion checks for debugging </td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 2.7.5.0 </li>
  </ul>
</div>
</body>
</html>
