Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 17:54:35 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.976     -707.384                    148                  816        0.215        0.000                      0                  816        3.000        0.000                       0                   481  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -15.976     -707.384                    148                  816        0.215        0.000                      0                  816        3.000        0.000                       0                   481  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          148  Failing Endpoints,  Worst Slack      -15.976ns,  Total Violation     -707.384ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.976ns  (required time - arrival time)
  Source:                 fsm2/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        22.954ns  (logic 15.244ns (66.410%)  route 7.710ns (33.590%))
  Logic Levels:           23  (CARRY4=10 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.973     0.973    fsm2/clk
    SLICE_X38Y54         FDRE                                         r  fsm2/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[10]/Q
                         net (fo=2, routed)           0.537     2.028    fsm2/fsm2_out[10]
    SLICE_X38Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.152 f  fsm2/A_addr0[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.420     2.572    fsm2/A_addr0[3]_INST_0_i_5_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I4_O)        0.124     2.696 f  fsm2/A_addr0[3]_INST_0_i_4/O
                         net (fo=11, routed)          0.310     3.006    fsm2/A_addr0[3]_INST_0_i_4_n_0
    SLICE_X37Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.130 f  fsm2/C_write_data[31]_INST_0_i_10/O
                         net (fo=4, routed)           1.205     4.335    fsm2/C_write_data[31]_INST_0_i_10_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.459 f  fsm2/out_i_33/O
                         net (fo=81, routed)          0.664     5.123    A_j2_k0/out__0
    SLICE_X32Y63         LUT2 (Prop_lut2_I1_O)        0.124     5.247 r  A_j2_k0/out__0_i_3__2/O
                         net (fo=1, routed)           0.525     5.773    mult1/mult1_left[14]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     9.809 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.811    mult1/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.329 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.760    12.089    mult1/out__1_n_105
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.124    12.213 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.213    mult1/out_carry_i_3__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.763 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.763    mult1/out_carry_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.877 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.877    mult1/out_carry__0_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.991 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.991    mult1/out_carry__1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.325 r  mult1/out_carry__2/O[1]
                         net (fo=1, routed)           0.869    14.194    mult1/out__3[29]
    SLICE_X34Y54         LUT2 (Prop_lut2_I0_O)        0.303    14.497 r  mult1/out_i_3__1/O
                         net (fo=1, routed)           0.392    14.889    mult2/mult2_left[29]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    18.545 r  mult2/out/P[0]
                         net (fo=1, routed)           0.718    19.263    mult2/out_n_105
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.124    19.387 r  mult2/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.387    mult2/out_carry_i_3__2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.920 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.001    19.921    mult2/out_carry_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.244 r  mult2/out_carry__0/O[1]
                         net (fo=2, routed)           0.746    20.990    mult2/out__3_0[21]
    SLICE_X35Y50         LUT3 (Prop_lut3_I0_O)        0.306    21.296 r  mult2/out_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    21.296    add1/out_carry__4_i_8_0[1]
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.846 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.846    add1/out_carry__4_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.180 r  add1/out_carry__5/O[1]
                         net (fo=2, routed)           0.560    22.740    add1/add1_out[25]
    SLICE_X33Y51         LUT3 (Prop_lut3_I0_O)        0.303    23.043 r  add1/out_carry__5_i_7/O
                         net (fo=1, routed)           0.000    23.043    add2/out_reg[27][1]
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.593 r  add2/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.593    add2/out_carry__5_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.927 r  add2/out_carry__6/O[1]
                         net (fo=1, routed)           0.000    23.927    CWrite10/add2_out[29]
    SLICE_X33Y52         FDRE                                         r  CWrite10/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=480, unset)          0.924     7.924    CWrite10/clk
    SLICE_X33Y52         FDRE                                         r  CWrite10/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -23.927    
  -------------------------------------------------------------------
                         slack                                -15.976    

Slack (VIOLATED) :        -15.955ns  (required time - arrival time)
  Source:                 fsm2/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        22.933ns  (logic 15.223ns (66.380%)  route 7.710ns (33.620%))
  Logic Levels:           23  (CARRY4=10 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.973     0.973    fsm2/clk
    SLICE_X38Y54         FDRE                                         r  fsm2/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[10]/Q
                         net (fo=2, routed)           0.537     2.028    fsm2/fsm2_out[10]
    SLICE_X38Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.152 f  fsm2/A_addr0[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.420     2.572    fsm2/A_addr0[3]_INST_0_i_5_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I4_O)        0.124     2.696 f  fsm2/A_addr0[3]_INST_0_i_4/O
                         net (fo=11, routed)          0.310     3.006    fsm2/A_addr0[3]_INST_0_i_4_n_0
    SLICE_X37Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.130 f  fsm2/C_write_data[31]_INST_0_i_10/O
                         net (fo=4, routed)           1.205     4.335    fsm2/C_write_data[31]_INST_0_i_10_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.459 f  fsm2/out_i_33/O
                         net (fo=81, routed)          0.664     5.123    A_j2_k0/out__0
    SLICE_X32Y63         LUT2 (Prop_lut2_I1_O)        0.124     5.247 r  A_j2_k0/out__0_i_3__2/O
                         net (fo=1, routed)           0.525     5.773    mult1/mult1_left[14]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     9.809 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.811    mult1/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.329 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.760    12.089    mult1/out__1_n_105
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.124    12.213 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.213    mult1/out_carry_i_3__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.763 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.763    mult1/out_carry_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.877 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.877    mult1/out_carry__0_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.991 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.991    mult1/out_carry__1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.325 r  mult1/out_carry__2/O[1]
                         net (fo=1, routed)           0.869    14.194    mult1/out__3[29]
    SLICE_X34Y54         LUT2 (Prop_lut2_I0_O)        0.303    14.497 r  mult1/out_i_3__1/O
                         net (fo=1, routed)           0.392    14.889    mult2/mult2_left[29]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    18.545 r  mult2/out/P[0]
                         net (fo=1, routed)           0.718    19.263    mult2/out_n_105
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.124    19.387 r  mult2/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.387    mult2/out_carry_i_3__2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.920 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.001    19.921    mult2/out_carry_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.244 r  mult2/out_carry__0/O[1]
                         net (fo=2, routed)           0.746    20.990    mult2/out__3_0[21]
    SLICE_X35Y50         LUT3 (Prop_lut3_I0_O)        0.306    21.296 r  mult2/out_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    21.296    add1/out_carry__4_i_8_0[1]
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.846 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.846    add1/out_carry__4_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.180 r  add1/out_carry__5/O[1]
                         net (fo=2, routed)           0.560    22.740    add1/add1_out[25]
    SLICE_X33Y51         LUT3 (Prop_lut3_I0_O)        0.303    23.043 r  add1/out_carry__5_i_7/O
                         net (fo=1, routed)           0.000    23.043    add2/out_reg[27][1]
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.593 r  add2/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.593    add2/out_carry__5_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.906 r  add2/out_carry__6/O[3]
                         net (fo=1, routed)           0.000    23.906    CWrite10/add2_out[31]
    SLICE_X33Y52         FDRE                                         r  CWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=480, unset)          0.924     7.924    CWrite10/clk
    SLICE_X33Y52         FDRE                                         r  CWrite10/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -23.906    
  -------------------------------------------------------------------
                         slack                                -15.955    

Slack (VIOLATED) :        -15.881ns  (required time - arrival time)
  Source:                 fsm2/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        22.859ns  (logic 15.149ns (66.271%)  route 7.710ns (33.729%))
  Logic Levels:           23  (CARRY4=10 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.973     0.973    fsm2/clk
    SLICE_X38Y54         FDRE                                         r  fsm2/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[10]/Q
                         net (fo=2, routed)           0.537     2.028    fsm2/fsm2_out[10]
    SLICE_X38Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.152 f  fsm2/A_addr0[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.420     2.572    fsm2/A_addr0[3]_INST_0_i_5_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I4_O)        0.124     2.696 f  fsm2/A_addr0[3]_INST_0_i_4/O
                         net (fo=11, routed)          0.310     3.006    fsm2/A_addr0[3]_INST_0_i_4_n_0
    SLICE_X37Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.130 f  fsm2/C_write_data[31]_INST_0_i_10/O
                         net (fo=4, routed)           1.205     4.335    fsm2/C_write_data[31]_INST_0_i_10_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.459 f  fsm2/out_i_33/O
                         net (fo=81, routed)          0.664     5.123    A_j2_k0/out__0
    SLICE_X32Y63         LUT2 (Prop_lut2_I1_O)        0.124     5.247 r  A_j2_k0/out__0_i_3__2/O
                         net (fo=1, routed)           0.525     5.773    mult1/mult1_left[14]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     9.809 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.811    mult1/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.329 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.760    12.089    mult1/out__1_n_105
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.124    12.213 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.213    mult1/out_carry_i_3__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.763 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.763    mult1/out_carry_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.877 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.877    mult1/out_carry__0_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.991 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.991    mult1/out_carry__1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.325 r  mult1/out_carry__2/O[1]
                         net (fo=1, routed)           0.869    14.194    mult1/out__3[29]
    SLICE_X34Y54         LUT2 (Prop_lut2_I0_O)        0.303    14.497 r  mult1/out_i_3__1/O
                         net (fo=1, routed)           0.392    14.889    mult2/mult2_left[29]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    18.545 r  mult2/out/P[0]
                         net (fo=1, routed)           0.718    19.263    mult2/out_n_105
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.124    19.387 r  mult2/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.387    mult2/out_carry_i_3__2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.920 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.001    19.921    mult2/out_carry_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.244 r  mult2/out_carry__0/O[1]
                         net (fo=2, routed)           0.746    20.990    mult2/out__3_0[21]
    SLICE_X35Y50         LUT3 (Prop_lut3_I0_O)        0.306    21.296 r  mult2/out_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    21.296    add1/out_carry__4_i_8_0[1]
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.846 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.846    add1/out_carry__4_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.180 r  add1/out_carry__5/O[1]
                         net (fo=2, routed)           0.560    22.740    add1/add1_out[25]
    SLICE_X33Y51         LUT3 (Prop_lut3_I0_O)        0.303    23.043 r  add1/out_carry__5_i_7/O
                         net (fo=1, routed)           0.000    23.043    add2/out_reg[27][1]
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.593 r  add2/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.593    add2/out_carry__5_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.832 r  add2/out_carry__6/O[2]
                         net (fo=1, routed)           0.000    23.832    CWrite10/add2_out[30]
    SLICE_X33Y52         FDRE                                         r  CWrite10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=480, unset)          0.924     7.924    CWrite10/clk
    SLICE_X33Y52         FDRE                                         r  CWrite10/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -23.832    
  -------------------------------------------------------------------
                         slack                                -15.881    

Slack (VIOLATED) :        -15.865ns  (required time - arrival time)
  Source:                 fsm2/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        22.843ns  (logic 15.133ns (66.247%)  route 7.710ns (33.753%))
  Logic Levels:           23  (CARRY4=10 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.973     0.973    fsm2/clk
    SLICE_X38Y54         FDRE                                         r  fsm2/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[10]/Q
                         net (fo=2, routed)           0.537     2.028    fsm2/fsm2_out[10]
    SLICE_X38Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.152 f  fsm2/A_addr0[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.420     2.572    fsm2/A_addr0[3]_INST_0_i_5_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I4_O)        0.124     2.696 f  fsm2/A_addr0[3]_INST_0_i_4/O
                         net (fo=11, routed)          0.310     3.006    fsm2/A_addr0[3]_INST_0_i_4_n_0
    SLICE_X37Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.130 f  fsm2/C_write_data[31]_INST_0_i_10/O
                         net (fo=4, routed)           1.205     4.335    fsm2/C_write_data[31]_INST_0_i_10_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.459 f  fsm2/out_i_33/O
                         net (fo=81, routed)          0.664     5.123    A_j2_k0/out__0
    SLICE_X32Y63         LUT2 (Prop_lut2_I1_O)        0.124     5.247 r  A_j2_k0/out__0_i_3__2/O
                         net (fo=1, routed)           0.525     5.773    mult1/mult1_left[14]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     9.809 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.811    mult1/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.329 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.760    12.089    mult1/out__1_n_105
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.124    12.213 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.213    mult1/out_carry_i_3__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.763 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.763    mult1/out_carry_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.877 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.877    mult1/out_carry__0_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.991 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.991    mult1/out_carry__1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.325 r  mult1/out_carry__2/O[1]
                         net (fo=1, routed)           0.869    14.194    mult1/out__3[29]
    SLICE_X34Y54         LUT2 (Prop_lut2_I0_O)        0.303    14.497 r  mult1/out_i_3__1/O
                         net (fo=1, routed)           0.392    14.889    mult2/mult2_left[29]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    18.545 r  mult2/out/P[0]
                         net (fo=1, routed)           0.718    19.263    mult2/out_n_105
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.124    19.387 r  mult2/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.387    mult2/out_carry_i_3__2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.920 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.001    19.921    mult2/out_carry_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.244 r  mult2/out_carry__0/O[1]
                         net (fo=2, routed)           0.746    20.990    mult2/out__3_0[21]
    SLICE_X35Y50         LUT3 (Prop_lut3_I0_O)        0.306    21.296 r  mult2/out_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    21.296    add1/out_carry__4_i_8_0[1]
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.846 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.846    add1/out_carry__4_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.180 r  add1/out_carry__5/O[1]
                         net (fo=2, routed)           0.560    22.740    add1/add1_out[25]
    SLICE_X33Y51         LUT3 (Prop_lut3_I0_O)        0.303    23.043 r  add1/out_carry__5_i_7/O
                         net (fo=1, routed)           0.000    23.043    add2/out_reg[27][1]
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.593 r  add2/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.593    add2/out_carry__5_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.816 r  add2/out_carry__6/O[0]
                         net (fo=1, routed)           0.000    23.816    CWrite10/add2_out[28]
    SLICE_X33Y52         FDRE                                         r  CWrite10/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=480, unset)          0.924     7.924    CWrite10/clk
    SLICE_X33Y52         FDRE                                         r  CWrite10/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -23.816    
  -------------------------------------------------------------------
                         slack                                -15.865    

Slack (VIOLATED) :        -15.732ns  (required time - arrival time)
  Source:                 fsm2/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        22.710ns  (logic 15.000ns (66.050%)  route 7.710ns (33.950%))
  Logic Levels:           22  (CARRY4=9 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.973     0.973    fsm2/clk
    SLICE_X38Y54         FDRE                                         r  fsm2/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[10]/Q
                         net (fo=2, routed)           0.537     2.028    fsm2/fsm2_out[10]
    SLICE_X38Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.152 f  fsm2/A_addr0[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.420     2.572    fsm2/A_addr0[3]_INST_0_i_5_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I4_O)        0.124     2.696 f  fsm2/A_addr0[3]_INST_0_i_4/O
                         net (fo=11, routed)          0.310     3.006    fsm2/A_addr0[3]_INST_0_i_4_n_0
    SLICE_X37Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.130 f  fsm2/C_write_data[31]_INST_0_i_10/O
                         net (fo=4, routed)           1.205     4.335    fsm2/C_write_data[31]_INST_0_i_10_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.459 f  fsm2/out_i_33/O
                         net (fo=81, routed)          0.664     5.123    A_j2_k0/out__0
    SLICE_X32Y63         LUT2 (Prop_lut2_I1_O)        0.124     5.247 r  A_j2_k0/out__0_i_3__2/O
                         net (fo=1, routed)           0.525     5.773    mult1/mult1_left[14]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     9.809 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.811    mult1/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.329 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.760    12.089    mult1/out__1_n_105
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.124    12.213 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.213    mult1/out_carry_i_3__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.763 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.763    mult1/out_carry_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.877 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.877    mult1/out_carry__0_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.991 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.991    mult1/out_carry__1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.325 r  mult1/out_carry__2/O[1]
                         net (fo=1, routed)           0.869    14.194    mult1/out__3[29]
    SLICE_X34Y54         LUT2 (Prop_lut2_I0_O)        0.303    14.497 r  mult1/out_i_3__1/O
                         net (fo=1, routed)           0.392    14.889    mult2/mult2_left[29]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    18.545 r  mult2/out/P[0]
                         net (fo=1, routed)           0.718    19.263    mult2/out_n_105
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.124    19.387 r  mult2/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.387    mult2/out_carry_i_3__2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.920 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.001    19.921    mult2/out_carry_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.244 r  mult2/out_carry__0/O[1]
                         net (fo=2, routed)           0.746    20.990    mult2/out__3_0[21]
    SLICE_X35Y50         LUT3 (Prop_lut3_I0_O)        0.306    21.296 r  mult2/out_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    21.296    add1/out_carry__4_i_8_0[1]
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.846 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.846    add1/out_carry__4_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.180 r  add1/out_carry__5/O[1]
                         net (fo=2, routed)           0.560    22.740    add1/add1_out[25]
    SLICE_X33Y51         LUT3 (Prop_lut3_I0_O)        0.303    23.043 r  add1/out_carry__5_i_7/O
                         net (fo=1, routed)           0.000    23.043    add2/out_reg[27][1]
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.683 r  add2/out_carry__5/O[3]
                         net (fo=1, routed)           0.000    23.683    CWrite10/add2_out[27]
    SLICE_X33Y51         FDRE                                         r  CWrite10/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=480, unset)          0.924     7.924    CWrite10/clk
    SLICE_X33Y51         FDRE                                         r  CWrite10/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y51         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -23.683    
  -------------------------------------------------------------------
                         slack                                -15.732    

Slack (VIOLATED) :        -15.672ns  (required time - arrival time)
  Source:                 fsm2/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        22.650ns  (logic 14.940ns (65.960%)  route 7.710ns (34.040%))
  Logic Levels:           22  (CARRY4=9 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.973     0.973    fsm2/clk
    SLICE_X38Y54         FDRE                                         r  fsm2/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[10]/Q
                         net (fo=2, routed)           0.537     2.028    fsm2/fsm2_out[10]
    SLICE_X38Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.152 f  fsm2/A_addr0[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.420     2.572    fsm2/A_addr0[3]_INST_0_i_5_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I4_O)        0.124     2.696 f  fsm2/A_addr0[3]_INST_0_i_4/O
                         net (fo=11, routed)          0.310     3.006    fsm2/A_addr0[3]_INST_0_i_4_n_0
    SLICE_X37Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.130 f  fsm2/C_write_data[31]_INST_0_i_10/O
                         net (fo=4, routed)           1.205     4.335    fsm2/C_write_data[31]_INST_0_i_10_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.459 f  fsm2/out_i_33/O
                         net (fo=81, routed)          0.664     5.123    A_j2_k0/out__0
    SLICE_X32Y63         LUT2 (Prop_lut2_I1_O)        0.124     5.247 r  A_j2_k0/out__0_i_3__2/O
                         net (fo=1, routed)           0.525     5.773    mult1/mult1_left[14]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     9.809 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.811    mult1/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.329 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.760    12.089    mult1/out__1_n_105
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.124    12.213 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.213    mult1/out_carry_i_3__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.763 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.763    mult1/out_carry_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.877 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.877    mult1/out_carry__0_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.991 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.991    mult1/out_carry__1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.325 r  mult1/out_carry__2/O[1]
                         net (fo=1, routed)           0.869    14.194    mult1/out__3[29]
    SLICE_X34Y54         LUT2 (Prop_lut2_I0_O)        0.303    14.497 r  mult1/out_i_3__1/O
                         net (fo=1, routed)           0.392    14.889    mult2/mult2_left[29]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    18.545 r  mult2/out/P[0]
                         net (fo=1, routed)           0.718    19.263    mult2/out_n_105
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.124    19.387 r  mult2/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.387    mult2/out_carry_i_3__2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.920 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.001    19.921    mult2/out_carry_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.244 r  mult2/out_carry__0/O[1]
                         net (fo=2, routed)           0.746    20.990    mult2/out__3_0[21]
    SLICE_X35Y50         LUT3 (Prop_lut3_I0_O)        0.306    21.296 r  mult2/out_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    21.296    add1/out_carry__4_i_8_0[1]
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.846 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.846    add1/out_carry__4_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.180 r  add1/out_carry__5/O[1]
                         net (fo=2, routed)           0.560    22.740    add1/add1_out[25]
    SLICE_X33Y51         LUT3 (Prop_lut3_I0_O)        0.303    23.043 r  add1/out_carry__5_i_7/O
                         net (fo=1, routed)           0.000    23.043    add2/out_reg[27][1]
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.623 r  add2/out_carry__5/O[2]
                         net (fo=1, routed)           0.000    23.623    CWrite10/add2_out[26]
    SLICE_X33Y51         FDRE                                         r  CWrite10/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=480, unset)          0.924     7.924    CWrite10/clk
    SLICE_X33Y51         FDRE                                         r  CWrite10/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y51         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -23.623    
  -------------------------------------------------------------------
                         slack                                -15.672    

Slack (VIOLATED) :        -15.629ns  (required time - arrival time)
  Source:                 fsm2/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        22.607ns  (logic 14.854ns (65.705%)  route 7.753ns (34.295%))
  Logic Levels:           22  (CARRY4=9 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.973     0.973    fsm2/clk
    SLICE_X38Y54         FDRE                                         r  fsm2/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[10]/Q
                         net (fo=2, routed)           0.537     2.028    fsm2/fsm2_out[10]
    SLICE_X38Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.152 f  fsm2/A_addr0[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.420     2.572    fsm2/A_addr0[3]_INST_0_i_5_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I4_O)        0.124     2.696 f  fsm2/A_addr0[3]_INST_0_i_4/O
                         net (fo=11, routed)          0.310     3.006    fsm2/A_addr0[3]_INST_0_i_4_n_0
    SLICE_X37Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.130 f  fsm2/C_write_data[31]_INST_0_i_10/O
                         net (fo=4, routed)           1.205     4.335    fsm2/C_write_data[31]_INST_0_i_10_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.459 f  fsm2/out_i_33/O
                         net (fo=81, routed)          0.664     5.123    A_j2_k0/out__0
    SLICE_X32Y63         LUT2 (Prop_lut2_I1_O)        0.124     5.247 r  A_j2_k0/out__0_i_3__2/O
                         net (fo=1, routed)           0.525     5.773    mult1/mult1_left[14]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     9.809 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.811    mult1/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.329 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.760    12.089    mult1/out__1_n_105
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.124    12.213 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.213    mult1/out_carry_i_3__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.763 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.763    mult1/out_carry_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.877 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.877    mult1/out_carry__0_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.991 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.991    mult1/out_carry__1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.325 r  mult1/out_carry__2/O[1]
                         net (fo=1, routed)           0.869    14.194    mult1/out__3[29]
    SLICE_X34Y54         LUT2 (Prop_lut2_I0_O)        0.303    14.497 r  mult1/out_i_3__1/O
                         net (fo=1, routed)           0.392    14.889    mult2/mult2_left[29]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    18.545 r  mult2/out/P[0]
                         net (fo=1, routed)           0.718    19.263    mult2/out_n_105
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.124    19.387 r  mult2/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.387    mult2/out_carry_i_3__2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.920 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.001    19.921    mult2/out_carry_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.244 r  mult2/out_carry__0/O[1]
                         net (fo=2, routed)           0.746    20.990    mult2/out__3_0[21]
    SLICE_X35Y50         LUT3 (Prop_lut3_I0_O)        0.306    21.296 r  mult2/out_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    21.296    add1/out_carry__4_i_8_0[1]
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    21.936 r  add1/out_carry__4/O[3]
                         net (fo=2, routed)           0.603    22.539    add1/add1_out[23]
    SLICE_X33Y50         LUT3 (Prop_lut3_I0_O)        0.306    22.845 r  add1/out_carry__4_i_5/O
                         net (fo=1, routed)           0.000    22.845    add2/out_reg[23][3]
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.246 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.246    add2/out_carry__4_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.580 r  add2/out_carry__5/O[1]
                         net (fo=1, routed)           0.000    23.580    CWrite10/add2_out[25]
    SLICE_X33Y51         FDRE                                         r  CWrite10/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=480, unset)          0.924     7.924    CWrite10/clk
    SLICE_X33Y51         FDRE                                         r  CWrite10/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y51         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -23.580    
  -------------------------------------------------------------------
                         slack                                -15.629    

Slack (VIOLATED) :        -15.518ns  (required time - arrival time)
  Source:                 fsm2/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        22.496ns  (logic 14.743ns (65.536%)  route 7.753ns (34.464%))
  Logic Levels:           22  (CARRY4=9 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.973     0.973    fsm2/clk
    SLICE_X38Y54         FDRE                                         r  fsm2/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[10]/Q
                         net (fo=2, routed)           0.537     2.028    fsm2/fsm2_out[10]
    SLICE_X38Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.152 f  fsm2/A_addr0[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.420     2.572    fsm2/A_addr0[3]_INST_0_i_5_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I4_O)        0.124     2.696 f  fsm2/A_addr0[3]_INST_0_i_4/O
                         net (fo=11, routed)          0.310     3.006    fsm2/A_addr0[3]_INST_0_i_4_n_0
    SLICE_X37Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.130 f  fsm2/C_write_data[31]_INST_0_i_10/O
                         net (fo=4, routed)           1.205     4.335    fsm2/C_write_data[31]_INST_0_i_10_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.459 f  fsm2/out_i_33/O
                         net (fo=81, routed)          0.664     5.123    A_j2_k0/out__0
    SLICE_X32Y63         LUT2 (Prop_lut2_I1_O)        0.124     5.247 r  A_j2_k0/out__0_i_3__2/O
                         net (fo=1, routed)           0.525     5.773    mult1/mult1_left[14]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     9.809 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.811    mult1/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.329 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.760    12.089    mult1/out__1_n_105
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.124    12.213 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.213    mult1/out_carry_i_3__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.763 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.763    mult1/out_carry_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.877 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.877    mult1/out_carry__0_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.991 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.991    mult1/out_carry__1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.325 r  mult1/out_carry__2/O[1]
                         net (fo=1, routed)           0.869    14.194    mult1/out__3[29]
    SLICE_X34Y54         LUT2 (Prop_lut2_I0_O)        0.303    14.497 r  mult1/out_i_3__1/O
                         net (fo=1, routed)           0.392    14.889    mult2/mult2_left[29]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    18.545 r  mult2/out/P[0]
                         net (fo=1, routed)           0.718    19.263    mult2/out_n_105
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.124    19.387 r  mult2/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.387    mult2/out_carry_i_3__2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.920 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.001    19.921    mult2/out_carry_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.244 r  mult2/out_carry__0/O[1]
                         net (fo=2, routed)           0.746    20.990    mult2/out__3_0[21]
    SLICE_X35Y50         LUT3 (Prop_lut3_I0_O)        0.306    21.296 r  mult2/out_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    21.296    add1/out_carry__4_i_8_0[1]
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    21.936 r  add1/out_carry__4/O[3]
                         net (fo=2, routed)           0.603    22.539    add1/add1_out[23]
    SLICE_X33Y50         LUT3 (Prop_lut3_I0_O)        0.306    22.845 r  add1/out_carry__4_i_5/O
                         net (fo=1, routed)           0.000    22.845    add2/out_reg[23][3]
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.246 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.246    add2/out_carry__4_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.469 r  add2/out_carry__5/O[0]
                         net (fo=1, routed)           0.000    23.469    CWrite10/add2_out[24]
    SLICE_X33Y51         FDRE                                         r  CWrite10/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=480, unset)          0.924     7.924    CWrite10/clk
    SLICE_X33Y51         FDRE                                         r  CWrite10/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y51         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -23.469    
  -------------------------------------------------------------------
                         slack                                -15.518    

Slack (VIOLATED) :        -15.277ns  (required time - arrival time)
  Source:                 fsm2/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        22.255ns  (logic 14.565ns (65.447%)  route 7.690ns (34.553%))
  Logic Levels:           21  (CARRY4=8 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.973     0.973    fsm2/clk
    SLICE_X38Y54         FDRE                                         r  fsm2/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[10]/Q
                         net (fo=2, routed)           0.537     2.028    fsm2/fsm2_out[10]
    SLICE_X38Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.152 f  fsm2/A_addr0[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.420     2.572    fsm2/A_addr0[3]_INST_0_i_5_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I4_O)        0.124     2.696 f  fsm2/A_addr0[3]_INST_0_i_4/O
                         net (fo=11, routed)          0.310     3.006    fsm2/A_addr0[3]_INST_0_i_4_n_0
    SLICE_X37Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.130 f  fsm2/C_write_data[31]_INST_0_i_10/O
                         net (fo=4, routed)           1.205     4.335    fsm2/C_write_data[31]_INST_0_i_10_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.459 f  fsm2/out_i_33/O
                         net (fo=81, routed)          0.664     5.123    A_j2_k0/out__0
    SLICE_X32Y63         LUT2 (Prop_lut2_I1_O)        0.124     5.247 r  A_j2_k0/out__0_i_3__2/O
                         net (fo=1, routed)           0.525     5.773    mult1/mult1_left[14]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     9.809 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.811    mult1/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.329 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.760    12.089    mult1/out__1_n_105
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.124    12.213 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.213    mult1/out_carry_i_3__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.763 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.763    mult1/out_carry_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.877 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.877    mult1/out_carry__0_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.991 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.991    mult1/out_carry__1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.325 r  mult1/out_carry__2/O[1]
                         net (fo=1, routed)           0.869    14.194    mult1/out__3[29]
    SLICE_X34Y54         LUT2 (Prop_lut2_I0_O)        0.303    14.497 r  mult1/out_i_3__1/O
                         net (fo=1, routed)           0.392    14.889    mult2/mult2_left[29]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    18.545 r  mult2/out/P[0]
                         net (fo=1, routed)           0.718    19.263    mult2/out_n_105
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.124    19.387 r  mult2/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.387    mult2/out_carry_i_3__2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.965 r  mult2/out_carry/O[2]
                         net (fo=2, routed)           0.726    20.691    mult2/out__3_0[18]
    SLICE_X35Y49         LUT3 (Prop_lut3_I0_O)        0.301    20.992 r  mult2/out_carry__3_i_6__0/O
                         net (fo=1, routed)           0.000    20.992    add1/out_carry__3_i_8_0[2]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.390 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.001    21.390    add1/out_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.724 r  add1/out_carry__4/O[1]
                         net (fo=2, routed)           0.560    22.285    add1/add1_out[21]
    SLICE_X33Y50         LUT3 (Prop_lut3_I0_O)        0.303    22.588 r  add1/out_carry__4_i_7/O
                         net (fo=1, routed)           0.000    22.588    add2/out_reg[23][1]
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.228 r  add2/out_carry__4/O[3]
                         net (fo=1, routed)           0.000    23.228    CWrite10/add2_out[23]
    SLICE_X33Y50         FDRE                                         r  CWrite10/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=480, unset)          0.924     7.924    CWrite10/clk
    SLICE_X33Y50         FDRE                                         r  CWrite10/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y50         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -23.228    
  -------------------------------------------------------------------
                         slack                                -15.277    

Slack (VIOLATED) :        -15.217ns  (required time - arrival time)
  Source:                 fsm2/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        22.195ns  (logic 14.505ns (65.353%)  route 7.690ns (34.647%))
  Logic Levels:           21  (CARRY4=8 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.973     0.973    fsm2/clk
    SLICE_X38Y54         FDRE                                         r  fsm2/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[10]/Q
                         net (fo=2, routed)           0.537     2.028    fsm2/fsm2_out[10]
    SLICE_X38Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.152 f  fsm2/A_addr0[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.420     2.572    fsm2/A_addr0[3]_INST_0_i_5_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I4_O)        0.124     2.696 f  fsm2/A_addr0[3]_INST_0_i_4/O
                         net (fo=11, routed)          0.310     3.006    fsm2/A_addr0[3]_INST_0_i_4_n_0
    SLICE_X37Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.130 f  fsm2/C_write_data[31]_INST_0_i_10/O
                         net (fo=4, routed)           1.205     4.335    fsm2/C_write_data[31]_INST_0_i_10_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.459 f  fsm2/out_i_33/O
                         net (fo=81, routed)          0.664     5.123    A_j2_k0/out__0
    SLICE_X32Y63         LUT2 (Prop_lut2_I1_O)        0.124     5.247 r  A_j2_k0/out__0_i_3__2/O
                         net (fo=1, routed)           0.525     5.773    mult1/mult1_left[14]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     9.809 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.811    mult1/out__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.329 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.760    12.089    mult1/out__1_n_105
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.124    12.213 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.213    mult1/out_carry_i_3__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.763 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.763    mult1/out_carry_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.877 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.877    mult1/out_carry__0_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.991 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.991    mult1/out_carry__1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.325 r  mult1/out_carry__2/O[1]
                         net (fo=1, routed)           0.869    14.194    mult1/out__3[29]
    SLICE_X34Y54         LUT2 (Prop_lut2_I0_O)        0.303    14.497 r  mult1/out_i_3__1/O
                         net (fo=1, routed)           0.392    14.889    mult2/mult2_left[29]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    18.545 r  mult2/out/P[0]
                         net (fo=1, routed)           0.718    19.263    mult2/out_n_105
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.124    19.387 r  mult2/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.387    mult2/out_carry_i_3__2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.965 r  mult2/out_carry/O[2]
                         net (fo=2, routed)           0.726    20.691    mult2/out__3_0[18]
    SLICE_X35Y49         LUT3 (Prop_lut3_I0_O)        0.301    20.992 r  mult2/out_carry__3_i_6__0/O
                         net (fo=1, routed)           0.000    20.992    add1/out_carry__3_i_8_0[2]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.390 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.001    21.390    add1/out_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.724 r  add1/out_carry__4/O[1]
                         net (fo=2, routed)           0.560    22.285    add1/add1_out[21]
    SLICE_X33Y50         LUT3 (Prop_lut3_I0_O)        0.303    22.588 r  add1/out_carry__4_i_7/O
                         net (fo=1, routed)           0.000    22.588    add2/out_reg[23][1]
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.168 r  add2/out_carry__4/O[2]
                         net (fo=1, routed)           0.000    23.168    CWrite10/add2_out[22]
    SLICE_X33Y50         FDRE                                         r  CWrite10/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=480, unset)          0.924     7.924    CWrite10/clk
    SLICE_X33Y50         FDRE                                         r  CWrite10/out_reg[22]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y50         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -23.168    
  -------------------------------------------------------------------
                         slack                                -15.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.618%)  route 0.143ns (43.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.410     0.410    fsm6/clk
    SLICE_X41Y57         FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm6/out_reg[0]/Q
                         net (fo=9, routed)           0.143     0.694    fsm6/fsm6_out[0]
    SLICE_X45Y57         LUT6 (Prop_lut6_I4_O)        0.045     0.739 r  fsm6/out[0]_i_1__6/O
                         net (fo=1, routed)           0.000     0.739    cond_computed1/out_reg[0]_0
    SLICE_X45Y57         FDRE                                         r  cond_computed1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.432     0.432    cond_computed1/clk
    SLICE_X45Y57         FDRE                                         r  cond_computed1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y57         FDRE (Hold_fdre_C_D)         0.092     0.524    cond_computed1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 k0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.410     0.410    k0/clk
    SLICE_X45Y55         FDRE                                         r  k0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k0/out_reg[2]/Q
                         net (fo=4, routed)           0.167     0.718    k0/k0_out[2]
    SLICE_X45Y55         LUT4 (Prop_lut4_I3_O)        0.042     0.760 r  k0/out[3]_i_3__6/O
                         net (fo=1, routed)           0.000     0.760    k0/out[3]_i_3__6_n_0
    SLICE_X45Y55         FDRE                                         r  k0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.432     0.432    k0/clk
    SLICE_X45Y55         FDRE                                         r  k0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y55         FDRE (Hold_fdre_C_D)         0.107     0.539    k0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.492%)  route 0.155ns (45.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.410     0.410    fsm5/clk
    SLICE_X44Y57         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm5/out_reg[1]/Q
                         net (fo=20, routed)          0.155     0.706    fsm5/fsm5_out[1]
    SLICE_X44Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.751 r  fsm5/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.751    fsm5/out[1]_i_1_n_0
    SLICE_X44Y57         FDRE                                         r  fsm5/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.432     0.432    fsm5/clk
    SLICE_X44Y57         FDRE                                         r  fsm5/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y57         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm5/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.410     0.410    j0/clk
    SLICE_X45Y53         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j0/out_reg[0]/Q
                         net (fo=6, routed)           0.179     0.731    j0/j0_out[0]
    SLICE_X45Y53         LUT2 (Prop_lut2_I1_O)        0.042     0.773 r  j0/out[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.773    j0/out[1]_i_1__0_n_0
    SLICE_X45Y53         FDRE                                         r  j0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.432     0.432    j0/clk
    SLICE_X45Y53         FDRE                                         r  j0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y53         FDRE (Hold_fdre_C_D)         0.107     0.539    j0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.410     0.410    j0/clk
    SLICE_X45Y53         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j0/out_reg[0]/Q
                         net (fo=6, routed)           0.181     0.733    j0/j0_out[0]
    SLICE_X45Y53         LUT4 (Prop_lut4_I2_O)        0.043     0.776 r  j0/out[3]_i_3__4/O
                         net (fo=1, routed)           0.000     0.776    j0/out[3]_i_3__4_n_0
    SLICE_X45Y53         FDRE                                         r  j0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.432     0.432    j0/clk
    SLICE_X45Y53         FDRE                                         r  j0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y53         FDRE (Hold_fdre_C_D)         0.107     0.539    j0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm6/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.585%)  route 0.168ns (47.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.410     0.410    fsm6/clk
    SLICE_X41Y57         FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm6/out_reg[0]/Q
                         net (fo=9, routed)           0.168     0.719    fsm6/fsm6_out[0]
    SLICE_X41Y57         LUT5 (Prop_lut5_I2_O)        0.045     0.764 r  fsm6/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.764    fsm6/out[0]_i_1_n_0
    SLICE_X41Y57         FDRE                                         r  fsm6/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.432     0.432    fsm6/clk
    SLICE_X41Y57         FDRE                                         r  fsm6/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm6/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 k0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.410     0.410    k0/clk
    SLICE_X45Y55         FDRE                                         r  k0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k0/out_reg[2]/Q
                         net (fo=4, routed)           0.167     0.718    k0/k0_out[2]
    SLICE_X45Y55         LUT3 (Prop_lut3_I0_O)        0.045     0.763 r  k0/out[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.763    k0/out[2]_i_1__2_n_0
    SLICE_X45Y55         FDRE                                         r  k0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.432     0.432    k0/clk
    SLICE_X45Y55         FDRE                                         r  k0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y55         FDRE (Hold_fdre_C_D)         0.091     0.523    k0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 fsm4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.322%)  route 0.176ns (45.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.410     0.410    fsm4/clk
    SLICE_X38Y60         FDRE                                         r  fsm4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  fsm4/out_reg[0]/Q
                         net (fo=13, routed)          0.176     0.750    fsm4/out_reg[0]_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I2_O)        0.045     0.795 r  fsm4/out[0]_i_1__8/O
                         net (fo=1, routed)           0.000     0.795    fsm4/out[0]_i_1__8_n_0
    SLICE_X38Y60         FDRE                                         r  fsm4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.432     0.432    fsm4/clk
    SLICE_X38Y60         FDRE                                         r  fsm4/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.121     0.553    fsm4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.410     0.410    j0/clk
    SLICE_X45Y53         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  j0/out_reg[0]/Q
                         net (fo=6, routed)           0.179     0.731    j0/j0_out[0]
    SLICE_X45Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.776 r  j0/out[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.776    j0/out[0]_i_1__1_n_0
    SLICE_X45Y53         FDRE                                         r  j0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.432     0.432    j0/clk
    SLICE_X45Y53         FDRE                                         r  j0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y53         FDRE (Hold_fdre_C_D)         0.091     0.523    j0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.410     0.410    cond_computed0/clk
    SLICE_X41Y57         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_computed0/out_reg[0]/Q
                         net (fo=6, routed)           0.180     0.732    fsm4/cond_computed0_out
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.777 r  fsm4/out[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.777    cond_computed0/out_reg[0]_0
    SLICE_X41Y57         FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.432     0.432    cond_computed0/clk
    SLICE_X41Y57         FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.091     0.523    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y55  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y52  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y48  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y52  ARead00/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y53  ARead00/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y52  ARead00/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y53  ARead00/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y53  ARead00/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y40  ARead00/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y40  ARead00/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y55  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y52  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y48  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y52  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y53  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y52  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y53  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y53  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y40  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y40  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y55  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y52  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y48  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y52  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y53  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y52  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y53  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y53  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y40  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y40  ARead00/out_reg[18]/C



