<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="processor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="LdStr_shifter.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="MHVPIS.fdo"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="alu_nbit.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="cache.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="iramITR.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="mux_4_1.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="processor.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="processor.cmd_log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="processor.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="processor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="processor.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="processor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="processor.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="processor.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="processor.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="processor.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="processor.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="processor.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="processor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="processor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="processor.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="processor.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="processor.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="processor.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="processor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="processor_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="processor_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="processor_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="processor_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="processor_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="processor_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="processor_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="processor_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="processor_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="processor_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="processor_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="processor_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="processor_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="processor_test.fdo"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="processor_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="processor_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="stage0.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="stage1.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1366690737" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1366690737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366710711" xil_pn:in_ck="3688660920946902403" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1366710711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../MHVPIS.v"/>
      <outfile xil_pn:name="../Ram.v"/>
      <outfile xil_pn:name="../Shifter.v"/>
      <outfile xil_pn:name="../alu_bitslice.v"/>
      <outfile xil_pn:name="../alu_nbit.v"/>
      <outfile xil_pn:name="../bfa_gate.v"/>
      <outfile xil_pn:name="../cache.v"/>
      <outfile xil_pn:name="../iRam.v"/>
      <outfile xil_pn:name="../iRamFib.v"/>
      <outfile xil_pn:name="../iRamITR.v"/>
      <outfile xil_pn:name="../iRamP1.v"/>
      <outfile xil_pn:name="../iRamSUB.v"/>
      <outfile xil_pn:name="../ld_st_reg.v"/>
      <outfile xil_pn:name="../ld_st_reg_4bit.v"/>
      <outfile xil_pn:name="../mux_2_1.v"/>
      <outfile xil_pn:name="../mux_3_1.v"/>
      <outfile xil_pn:name="../mux_4_1.v"/>
      <outfile xil_pn:name="../mux_5_1.v"/>
      <outfile xil_pn:name="../mux_5_1_alu.v"/>
      <outfile xil_pn:name="../pc_nbit.v"/>
      <outfile xil_pn:name="../pri_encoder_4_2.v"/>
      <outfile xil_pn:name="../stack.v"/>
      <outfile xil_pn:name="../stage0.v"/>
      <outfile xil_pn:name="../stage1.v"/>
      <outfile xil_pn:name="processor.v"/>
      <outfile xil_pn:name="processor_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1366708234" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7829342110755216662" xil_pn:start_ts="1366708234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366708234" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2926749293020700884" xil_pn:start_ts="1366708234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366690737" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2951640606565266045" xil_pn:start_ts="1366690737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366710711" xil_pn:in_ck="3688660920946902403" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1366710711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../MHVPIS.v"/>
      <outfile xil_pn:name="../Ram.v"/>
      <outfile xil_pn:name="../Shifter.v"/>
      <outfile xil_pn:name="../alu_bitslice.v"/>
      <outfile xil_pn:name="../alu_nbit.v"/>
      <outfile xil_pn:name="../bfa_gate.v"/>
      <outfile xil_pn:name="../cache.v"/>
      <outfile xil_pn:name="../iRam.v"/>
      <outfile xil_pn:name="../iRamFib.v"/>
      <outfile xil_pn:name="../iRamITR.v"/>
      <outfile xil_pn:name="../iRamP1.v"/>
      <outfile xil_pn:name="../iRamSUB.v"/>
      <outfile xil_pn:name="../ld_st_reg.v"/>
      <outfile xil_pn:name="../ld_st_reg_4bit.v"/>
      <outfile xil_pn:name="../mux_2_1.v"/>
      <outfile xil_pn:name="../mux_3_1.v"/>
      <outfile xil_pn:name="../mux_4_1.v"/>
      <outfile xil_pn:name="../mux_5_1.v"/>
      <outfile xil_pn:name="../mux_5_1_alu.v"/>
      <outfile xil_pn:name="../pc_nbit.v"/>
      <outfile xil_pn:name="../pri_encoder_4_2.v"/>
      <outfile xil_pn:name="../stack.v"/>
      <outfile xil_pn:name="../stage0.v"/>
      <outfile xil_pn:name="../stage1.v"/>
      <outfile xil_pn:name="processor.v"/>
      <outfile xil_pn:name="processor_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1366710712" xil_pn:in_ck="3688660920946902403" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-35684419682725798" xil_pn:start_ts="1366710711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="processor_test.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1366696023" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1366696023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366696023" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7427180320849843115" xil_pn:start_ts="1366696023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366696023" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2951640606565266045" xil_pn:start_ts="1366696023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366696023" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1366696023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366696023" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5415559394840432279" xil_pn:start_ts="1366696023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366696023" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859450356" xil_pn:start_ts="1366696023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366696023" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5834324969841281997" xil_pn:start_ts="1366696023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366696071" xil_pn:in_ck="-1722666698461880718" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8515258988044342515" xil_pn:start_ts="1366696023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="processor.lso"/>
      <outfile xil_pn:name="processor.ngc"/>
      <outfile xil_pn:name="processor.ngr"/>
      <outfile xil_pn:name="processor.prj"/>
      <outfile xil_pn:name="processor.stx"/>
      <outfile xil_pn:name="processor.syr"/>
      <outfile xil_pn:name="processor.xst"/>
      <outfile xil_pn:name="processor_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1366696071" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119192494346991934" xil_pn:start_ts="1366696071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366696077" xil_pn:in_ck="8272732185915004934" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2713369593943463940" xil_pn:start_ts="1366696071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="processor.bld"/>
      <outfile xil_pn:name="processor.ngd"/>
      <outfile xil_pn:name="processor_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1366696090" xil_pn:in_ck="8272732185915004935" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="9172533406576788637" xil_pn:start_ts="1366696077">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="processor.pcf"/>
      <outfile xil_pn:name="processor_map.map"/>
      <outfile xil_pn:name="processor_map.mrp"/>
      <outfile xil_pn:name="processor_map.ngm"/>
      <outfile xil_pn:name="processor_map.xrpt"/>
      <outfile xil_pn:name="processor_summary.xml"/>
      <outfile xil_pn:name="processor_usage.xml"/>
    </transform>
  </transforms>

</generated_project>
