--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.492 ns
From           : rst
To             : vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7]
From Clock     : --
To Clock       : clock_50mhz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 10.488 ns
From           : vga:inst3|vga_read:read_and_output|red_out
To             : vga_r[0]
From Clock     : clock_50mhz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 2.612 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 2.387 ns
From           : dbg_inputs[5]
To             : controller:inst4|inv_inputs[5]
From Clock     : --
To Clock       : clock_50mhz
Failed Paths   : 0

Type           : Clock Setup: 'clock_50mhz'
Slack          : N/A
Required Time  : None
Actual Time    : 119.33 MHz ( period = 8.380 ns )
From           : controller:inst4|cur_state.move_left_3
To             : piece_lut:inst7|cur_y_out[4]
From Clock     : clock_50mhz
To Clock       : clock_50mhz
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : N/A
Required Time  : None
Actual Time    : 135.57 MHz ( period = 7.376 ns )
From           : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]
To             : sld_hub:auto_hub|tdo
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

