// Seed: 4150998639
module module_0;
  always disable id_1;
endmodule
module module_1 (
    id_1
);
  output logic [7:0] id_1;
  logic id_2;
  buf primCall (id_1, id_2);
  assign id_1 = id_2;
  assign id_1[1] = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri0  id_0,
    input  uwire id_1
    , id_5,
    input  tri0  id_2,
    output wire  id_3
);
  logic id_6;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 #(
    parameter id_1 = 32'd97
) (
    input wire id_0,
    input supply1 _id_1,
    output wor id_2,
    output tri1 id_3
);
  logic [~  id_1 : -1] id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_3 = 1;
endmodule
