
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -14.57

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.15

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.15

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u1.d[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][16]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u1.d[0]$_DFF_P_/CK (DFF_X1)
     1    2.32    0.01    0.06    0.06 ^ u0.u1.d[0]$_DFF_P_/QN (DFF_X1)
                                         _00425_ (net)
                  0.01    0.00    0.06 ^ _15918_/A (XNOR2_X1)
     2    4.00    0.01    0.02    0.08 v _15918_/ZN (XNOR2_X1)
                                         _06754_ (net)
                  0.01    0.00    0.08 v _16016_/B1 (AOI21_X1)
     1    1.26    0.01    0.02    0.11 ^ _16016_/ZN (AOI21_X1)
                                         _00328_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][16]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][16]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sa02_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa20_sr[3]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa02_sr[1]$_DFF_P_/CK (DFF_X1)
     6   25.39    0.06    0.14    0.14 ^ sa02_sr[1]$_DFF_P_/Q (DFF_X1)
                                         sa02_sr[1] (net)
                  0.06    0.01    0.14 ^ _22539_/A (XNOR2_X2)
     4   13.06    0.04    0.06    0.20 ^ _22539_/ZN (XNOR2_X2)
                                         _13167_ (net)
                  0.04    0.00    0.20 ^ _25250_/B (XNOR2_X2)
     1    2.71    0.02    0.04    0.24 ^ _25250_/ZN (XNOR2_X2)
                                         _02273_ (net)
                  0.02    0.00    0.24 ^ _25253_/B (XNOR2_X1)
     1    4.64    0.03    0.05    0.29 ^ _25253_/ZN (XNOR2_X1)
                                         _02276_ (net)
                  0.03    0.00    0.29 ^ _25254_/B (MUX2_X1)
     1    7.98    0.02    0.06    0.35 ^ _25254_/Z (MUX2_X1)
                                         _02277_ (net)
                  0.02    0.00    0.35 ^ _25255_/A (XOR2_X2)
     3    8.03    0.03    0.06    0.41 ^ _25255_/Z (XOR2_X2)
                                         _02278_ (net)
                  0.03    0.00    0.42 ^ _25294_/A (BUF_X4)
     6   29.47    0.02    0.04    0.46 ^ _25294_/Z (BUF_X4)
                                         _02314_ (net)
                  0.02    0.00    0.46 ^ _25295_/A (BUF_X16)
     8   29.84    0.01    0.03    0.48 ^ _25295_/Z (BUF_X16)
                                         _15123_ (net)
                  0.01    0.00    0.48 ^ _29740_/B (HA_X1)
     4    9.61    0.06    0.08    0.57 ^ _29740_/S (HA_X1)
                                         _15125_ (net)
                  0.06    0.00    0.57 ^ _25371_/A (BUF_X4)
     5    9.55    0.01    0.03    0.60 ^ _25371_/Z (BUF_X4)
                                         _02389_ (net)
                  0.01    0.00    0.60 ^ _25444_/A1 (NAND2_X2)
     1    1.06    0.01    0.01    0.61 v _25444_/ZN (NAND2_X2)
                                         _02462_ (net)
                  0.01    0.00    0.61 v _25445_/B (MUX2_X1)
     2    9.17    0.02    0.07    0.68 v _25445_/Z (MUX2_X1)
                                         _02463_ (net)
                  0.02    0.00    0.68 v _25697_/A2 (NAND4_X2)
     3    8.87    0.02    0.03    0.71 ^ _25697_/ZN (NAND4_X2)
                                         _02711_ (net)
                  0.02    0.00    0.71 ^ _25698_/B2 (OAI21_X1)
     1    1.61    0.01    0.02    0.73 v _25698_/ZN (OAI21_X1)
                                         _02712_ (net)
                  0.01    0.00    0.73 v _25701_/B1 (OAI221_X1)
     1    1.92    0.04    0.05    0.78 ^ _25701_/ZN (OAI221_X1)
                                         _02715_ (net)
                  0.04    0.00    0.78 ^ _25708_/A (OAI221_X1)
     1    1.22    0.02    0.04    0.82 v _25708_/ZN (OAI221_X1)
                                         _02722_ (net)
                  0.02    0.00    0.82 v _25709_/B (MUX2_X1)
     1    4.73    0.01    0.07    0.89 v _25709_/Z (MUX2_X1)
                                         _02723_ (net)
                  0.01    0.00    0.89 v _25710_/C1 (AOI221_X2)
     1    2.15    0.04    0.04    0.93 ^ _25710_/ZN (AOI221_X2)
                                         _00115_ (net)
                  0.04    0.00    0.93 ^ sa20_sr[3]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa20_sr[3]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sa02_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa20_sr[3]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa02_sr[1]$_DFF_P_/CK (DFF_X1)
     6   25.39    0.06    0.14    0.14 ^ sa02_sr[1]$_DFF_P_/Q (DFF_X1)
                                         sa02_sr[1] (net)
                  0.06    0.01    0.14 ^ _22539_/A (XNOR2_X2)
     4   13.06    0.04    0.06    0.20 ^ _22539_/ZN (XNOR2_X2)
                                         _13167_ (net)
                  0.04    0.00    0.20 ^ _25250_/B (XNOR2_X2)
     1    2.71    0.02    0.04    0.24 ^ _25250_/ZN (XNOR2_X2)
                                         _02273_ (net)
                  0.02    0.00    0.24 ^ _25253_/B (XNOR2_X1)
     1    4.64    0.03    0.05    0.29 ^ _25253_/ZN (XNOR2_X1)
                                         _02276_ (net)
                  0.03    0.00    0.29 ^ _25254_/B (MUX2_X1)
     1    7.98    0.02    0.06    0.35 ^ _25254_/Z (MUX2_X1)
                                         _02277_ (net)
                  0.02    0.00    0.35 ^ _25255_/A (XOR2_X2)
     3    8.03    0.03    0.06    0.41 ^ _25255_/Z (XOR2_X2)
                                         _02278_ (net)
                  0.03    0.00    0.42 ^ _25294_/A (BUF_X4)
     6   29.47    0.02    0.04    0.46 ^ _25294_/Z (BUF_X4)
                                         _02314_ (net)
                  0.02    0.00    0.46 ^ _25295_/A (BUF_X16)
     8   29.84    0.01    0.03    0.48 ^ _25295_/Z (BUF_X16)
                                         _15123_ (net)
                  0.01    0.00    0.48 ^ _29740_/B (HA_X1)
     4    9.61    0.06    0.08    0.57 ^ _29740_/S (HA_X1)
                                         _15125_ (net)
                  0.06    0.00    0.57 ^ _25371_/A (BUF_X4)
     5    9.55    0.01    0.03    0.60 ^ _25371_/Z (BUF_X4)
                                         _02389_ (net)
                  0.01    0.00    0.60 ^ _25444_/A1 (NAND2_X2)
     1    1.06    0.01    0.01    0.61 v _25444_/ZN (NAND2_X2)
                                         _02462_ (net)
                  0.01    0.00    0.61 v _25445_/B (MUX2_X1)
     2    9.17    0.02    0.07    0.68 v _25445_/Z (MUX2_X1)
                                         _02463_ (net)
                  0.02    0.00    0.68 v _25697_/A2 (NAND4_X2)
     3    8.87    0.02    0.03    0.71 ^ _25697_/ZN (NAND4_X2)
                                         _02711_ (net)
                  0.02    0.00    0.71 ^ _25698_/B2 (OAI21_X1)
     1    1.61    0.01    0.02    0.73 v _25698_/ZN (OAI21_X1)
                                         _02712_ (net)
                  0.01    0.00    0.73 v _25701_/B1 (OAI221_X1)
     1    1.92    0.04    0.05    0.78 ^ _25701_/ZN (OAI221_X1)
                                         _02715_ (net)
                  0.04    0.00    0.78 ^ _25708_/A (OAI221_X1)
     1    1.22    0.02    0.04    0.82 v _25708_/ZN (OAI221_X1)
                                         _02722_ (net)
                  0.02    0.00    0.82 v _25709_/B (MUX2_X1)
     1    4.73    0.01    0.07    0.89 v _25709_/Z (MUX2_X1)
                                         _02723_ (net)
                  0.01    0.00    0.89 v _25710_/C1 (AOI221_X2)
     1    2.15    0.04    0.04    0.93 ^ _25710_/ZN (AOI221_X2)
                                         _00115_ (net)
                  0.04    0.00    0.93 ^ sa20_sr[3]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa20_sr[3]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17290_/ZN                             10.47   13.03   -2.56 (VIOLATED)
_26203_/ZN                             16.02   16.04   -0.01 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.05306215211749077

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2673

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-2.555777072906494

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.2441

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sa02_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa20_sr[3]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ sa02_sr[1]$_DFF_P_/CK (DFF_X1)
   0.14    0.14 ^ sa02_sr[1]$_DFF_P_/Q (DFF_X1)
   0.07    0.20 ^ _22539_/ZN (XNOR2_X2)
   0.04    0.24 ^ _25250_/ZN (XNOR2_X2)
   0.05    0.29 ^ _25253_/ZN (XNOR2_X1)
   0.06    0.35 ^ _25254_/Z (MUX2_X1)
   0.06    0.41 ^ _25255_/Z (XOR2_X2)
   0.04    0.46 ^ _25294_/Z (BUF_X4)
   0.03    0.48 ^ _25295_/Z (BUF_X16)
   0.08    0.57 ^ _29740_/S (HA_X1)
   0.03    0.60 ^ _25371_/Z (BUF_X4)
   0.01    0.61 v _25444_/ZN (NAND2_X2)
   0.07    0.68 v _25445_/Z (MUX2_X1)
   0.03    0.71 ^ _25697_/ZN (NAND4_X2)
   0.02    0.73 v _25698_/ZN (OAI21_X1)
   0.05    0.78 ^ _25701_/ZN (OAI221_X1)
   0.04    0.82 v _25708_/ZN (OAI221_X1)
   0.07    0.89 v _25709_/Z (MUX2_X1)
   0.04    0.93 ^ _25710_/ZN (AOI221_X2)
   0.00    0.93 ^ sa20_sr[3]$_DFF_P_/D (DFF_X1)
           0.93   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa20_sr[3]$_DFF_P_/CK (DFF_X1)
  -0.04    0.78   library setup time
           0.78   data required time
---------------------------------------------------------
           0.78   data required time
          -0.93   data arrival time
---------------------------------------------------------
          -0.15   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u1.d[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][16]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u1.d[0]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u1.d[0]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15918_/ZN (XNOR2_X1)
   0.02    0.11 ^ _16016_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][16]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][16]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9292

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1484

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-15.970728

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   9.79e-04   4.44e-05   1.03e-02   2.9%
Combinational          1.67e-01   1.76e-01   5.07e-04   3.43e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.77e-01   5.51e-04   3.53e-01 100.0%
                          49.8%      50.0%       0.2%
