ispLEVER Auto-Make Log File
---------------------------

Updating: Fit Design
Start to record tcl script...
Finished recording TCL script.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\Synpwrap.exe -rem -e lab12 -target ispmach4000b -pro '

Copyright (c) 1991-2010 Lattice Semiconductor Corporation,  All rights reserved.
Version : 2.1.00.02.49.20

Done sucessfully with exit code 0.
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: D:\ispLEVER_Classic2_1\synpbase
#OS: Windows 7 6.2
#Hostname: SKYLINE

#Implementation: lab12

$ Start of Compile
#Fri May 13 08:27:34 2022

Synopsys Verilog Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\umr_capim.v"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\scemi_objects.v"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\scemi_pipes.svh"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\hypermods.v"
@I::"D:\ispLEVER_Classic2_1\ispcpld\..\cae_library\synthesis\verilog\mach.v"
@I::"E:\grade-3_2\isp_project\lab12\lab12.h"
@I::"E:\grade-3_2\isp_project\lab12\ledDotMatrix.v"
@I::"E:\grade-3_2\isp_project\lab12\dffre.v"
@I::"E:\grade-3_2\isp_project\lab12\button.v"
@I::"E:\grade-3_2\isp_project\lab12\counter_n.v"
@I::"E:\grade-3_2\isp_project\lab12\lab12.v"
Verilog syntax check successful!
Selecting top level module lab12
@N: CG364 :"E:\grade-3_2\isp_project\lab12\counter_n.v":15:7:15:15|Synthesizing module counter_n

	n=32'b00000000000000001011111010111101
	counter_bits=32'b00000000000000000000000000010000
   Generated name = counter_n_48829s_16s

@N: CG364 :"E:\grade-3_2\isp_project\lab12\dffre.v":14:7:14:11|Synthesizing module dffre

@N: CG179 :"E:\grade-3_2\isp_project\lab12\dffre.v":25:13:25:13|Removing redundant assignment
@N: CG364 :"E:\grade-3_2\isp_project\lab12\button.v":1:7:1:12|Synthesizing module button

@W: CS263 :"E:\grade-3_2\isp_project\lab12\button.v":9:29:9:29|Port-width mismatch for port en. Formal has width 1, Actual 32
@W: CS263 :"E:\grade-3_2\isp_project\lab12\button.v":9:37:9:37|Port-width mismatch for port r. Formal has width 1, Actual 32
@W: CS263 :"E:\grade-3_2\isp_project\lab12\button.v":10:28:10:28|Port-width mismatch for port en. Formal has width 1, Actual 32
@W: CS263 :"E:\grade-3_2\isp_project\lab12\button.v":10:36:10:36|Port-width mismatch for port r. Formal has width 1, Actual 32
@W: CS263 :"E:\grade-3_2\isp_project\lab12\button.v":11:28:11:28|Port-width mismatch for port en. Formal has width 1, Actual 32
@W: CS263 :"E:\grade-3_2\isp_project\lab12\button.v":11:36:11:36|Port-width mismatch for port r. Formal has width 1, Actual 32
@N: CG364 :"E:\grade-3_2\isp_project\lab12\ledDotMatrix.v":1:7:1:18|Synthesizing module ledDotMatrix

@W: CG296 :"E:\grade-3_2\isp_project\lab12\ledDotMatrix.v":216:13:216:18|Incomplete sensitivity list - assuming completeness
@W: CG290 :"E:\grade-3_2\isp_project\lab12\ledDotMatrix.v":218:29:218:32|Referenced variable col1 is not in sensitivity list
@W: CG290 :"E:\grade-3_2\isp_project\lab12\ledDotMatrix.v":219:29:219:32|Referenced variable col2 is not in sensitivity list
@W: CG290 :"E:\grade-3_2\isp_project\lab12\ledDotMatrix.v":220:29:220:32|Referenced variable col3 is not in sensitivity list
@W: CG290 :"E:\grade-3_2\isp_project\lab12\ledDotMatrix.v":221:29:221:32|Referenced variable col4 is not in sensitivity list
@W: CG290 :"E:\grade-3_2\isp_project\lab12\ledDotMatrix.v":222:29:222:32|Referenced variable col5 is not in sensitivity list
@W: CG290 :"E:\grade-3_2\isp_project\lab12\ledDotMatrix.v":223:29:223:32|Referenced variable col6 is not in sensitivity list
@W: CG290 :"E:\grade-3_2\isp_project\lab12\ledDotMatrix.v":224:29:224:32|Referenced variable col7 is not in sensitivity list
@W: CG290 :"E:\grade-3_2\isp_project\lab12\ledDotMatrix.v":225:29:225:32|Referenced variable col8 is not in sensitivity list
@N: CG364 :"E:\grade-3_2\isp_project\lab12\lab12.v":1:7:1:11|Synthesizing module lab12

@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 13 08:27:34 2022

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N|Running in 64-bit mode
File E:\grade-3_2\isp_project\lab12\synwork\lab12_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 13 08:27:35 2022

###########################################################]
Map & Optimize Report

Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N: MF248 |Running in 64-bit mode.
@N:"e:\grade-3_2\isp_project\lab12\counter_n.v":29:0:29:5|Found counter in view:work.counter_n_48829s_16s(verilog) inst q[16:1]
@N:"e:\grade-3_2\isp_project\lab12\leddotmatrix.v":27:4:27:9|Found counter in view:work.ledDotMatrix(verilog) inst scanData[3:0]
@N: MO106 :"e:\grade-3_2\isp_project\lab12\leddotmatrix.v":41:8:41:11|Found ROM, 'col4[5:0]', 16 words by 6 bits 
@N: MO106 :"e:\grade-3_2\isp_project\lab12\leddotmatrix.v":41:8:41:11|Found ROM, 'col3[5:0]', 16 words by 6 bits 
@N: MO106 :"e:\grade-3_2\isp_project\lab12\leddotmatrix.v":41:8:41:11|Found ROM, 'col6[3]', 16 words by 1 bits 
@N: MO106 :"e:\grade-3_2\isp_project\lab12\leddotmatrix.v":41:8:41:11|Found ROM, 'col5[3]', 16 words by 1 bits 
@N: MO106 :"e:\grade-3_2\isp_project\lab12\leddotmatrix.v":41:8:41:11|Found ROM, 'col2[3]', 16 words by 1 bits 
@N: MO106 :"e:\grade-3_2\isp_project\lab12\leddotmatrix.v":41:8:41:11|Found ROM, 'col1[3:0]', 16 words by 4 bits 
@N: MO106 :"e:\grade-3_2\isp_project\lab12\leddotmatrix.v":41:8:41:11|Found ROM, 'col7[1]', 16 words by 1 bits 
@N: MO106 :"e:\grade-3_2\isp_project\lab12\leddotmatrix.v":41:8:41:11|Found ROM, 'col5[0]', 16 words by 1 bits 
---------------------------------------
Resource Usage Report

Simple gate primitives:
DFFC            16 uses
DFFCRH          11 uses
DFFCSH          1 use
DFFRH           42 uses
DFF             3 uses
IBUF            2 uses
OBUF            16 uses
AND2            265 uses
INV             109 uses
XOR2            61 uses
OR2             1 use


@N: FC100 |Timing Report not generated for this device, please use place and route tools for timing analysis.
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 40MB peak: 105MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 13 08:27:36 2022

###########################################################]

Synplicity VHDL/Verilog HDL Synthesizer finished successfully

Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\edif2blf.exe -edf lab12.edi -out lab12.bl0 -err automake.err -log lab12.log -prj lab12 -lib "D:\ispLEVER_Classic2_1\ispcpld/dat/mach.edn" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor'

Starting EDIF2BLIF....
readEDIF ended normally.

Inspect circuit lab12
    Number of input ports   : 2
    Number of output ports  : 2
    Number of bidir ports   : 0
    Number of instances     : 530
    Number of nets          : 532

No design errors found in circuit lab12

WriteBLIF ended normally.

Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\mblifopt.exe lab12.bl0 -collapse none -reduce none -err automake.err -gui -keepwires'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 2.1 Copyright 1992-2020 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file lab12.bl0...
Writing Open-ABEL 2 (BLIF) file lab12.bl1...
Note    0: 
BLIFOPT complete - Time 0 seconds
Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\mblflink.exe "lab12.bl1" -o "lab12.bl2" -omod "lab12" -gui -err "automake.err"'

BLIFLINK  Top-Down Design Linker
ispLEVER Classic 2.1 Copyright 1992-2020 Lattice Semiconductor. All Rights Reserved.

Top-level file: 'lab12.bl1'

Hierarchical BLIF: 'lab12.bl2'

BLIFLINK complete.  Time: 1 second 
Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\impsrc.exe -gui -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir e:\grade-3_2\isp_project\lab12'

No pin assignment or valid property.
No source constraints were imported.
Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\abelvci.exe -vci lab12.lct -blifopt lab12.b2_'

Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\mblifopt.exe lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ -gui'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 2.1 Copyright 1992-2020 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file lab12.bl2...
Merging feedbacks...
Note 13707: Node led1_colbuf_iv_i_m2_3__un3_n is collapsed...
Note 13707: Node led1_colbuf_i_4__n is collapsed...
Note 13707: Node led1_cntnext_i_18__n is collapsed...
Note 13707: Node led1_cntnext_i_24__n is collapsed...
Note 13707: Node led1_cntnext_i_16__n is collapsed...
Note 13707: Node led1_cntnext_i_23__n is collapsed...
Note 13707: Node led1_cntnext_i_10__n is collapsed...
Note 13707: Node led1_cntnext_i_13__n is collapsed...
Note 13707: Node led1_cntnext_i_15__n is collapsed...
Note 13707: Node led1_cntnext_i_19__n is collapsed...
Note 13707: Node led1_cntnext_i_20__n is collapsed...
Note 13707: Node led1_cntnext_i_9__n is collapsed...
Note 13707: Node led1_n_34_i_i_n is collapsed...
Note 13707: Node un1_conter_i_14__n is collapsed...
Note 13707: Node un1_conter_i_0__n is collapsed...
Note 13707: Node un1_conter_i_6__n is collapsed...
Note 13707: Node un1_conter_i_1__n is collapsed...
Note 13707: Node un1_conter_i_8__n is collapsed...
Note 13707: Node col_c_0__n is collapsed...
Note 13707: Node col_c_3__n is collapsed...
Note 13707: Node col_c_5__n is collapsed...
Note 13707: Node button1_out3_i_n is collapsed...
Note 13707: Node button1_out1_i_n is collapsed...
Note 13707: Node button1_out2_i_n is collapsed...
Note 13707: Node led1_n_65_i_n is collapsed...
Note 13707: Node led1_n_62_i_n is collapsed...
Note 13707: Node led1_n_63_i_n is collapsed...
Note 13707: Node led1_n_60_i_n is collapsed...
Note 13707: Node led1_n_61_i_n is collapsed...
Note 13707: Node led1_n_83_i_n is collapsed...
Note 13707: Node led1_n_81_i_n is collapsed...
Note 13707: Node led1_n_82_i_n is collapsed...
Note 13707: Node led1_n_79_i_n is collapsed...
Note 13707: Node led1_n_80_i_n is collapsed...
Note 13707: Node led1_n_78_i_n is collapsed...
Note 13707: Node led1_n_73_i_n is collapsed...
Note 13707: Node led1_n_77_i_n is collapsed...
Note 13707: Node led1_n_70_i_n is collapsed...
Note 13707: Node led1_n_72_i_n is collapsed...
Note 13707: Node led1_n_68_i_n is collapsed...
Note 13707: Node led1_n_69_i_n is collapsed...
Note 13707: Node led1_n_89_i_n is collapsed...
Note 13707: Node led1_n_87_i_n is collapsed...
Note 13707: Node led1_n_88_i_n is collapsed...
Note 13707: Node led1_n_85_i_n is collapsed...
Note 13707: Node led1_n_91_i_n is collapsed...
Note 13707: Node led1_n_92_i_n is collapsed...
Note 13707: Node led1_n_90_i_n is collapsed...
Note 13707: Node led1_n_126_i_n is collapsed...
Note 13707: Node led1_n_283_n is collapsed...
Note 13707: Node led1_n_27_n is collapsed...
Note 13707: Node led1_n_28_n is collapsed...
Note 13707: Node led1_n_29_n is collapsed...
Note 13707: Node led1_n_124_i_n is collapsed...
Note 13707: Node led1_n_35_n is collapsed...
Note 13707: Node led1_n_38_n is collapsed...
Note 13707: Node led1_n_40_n is collapsed...
Note 13707: Node led1_n_116_i_n is collapsed...
Note 13707: Node led1_n_41_n is collapsed...
Note 13707: Node led1_n_117_i_n is collapsed...
Note 13707: Node led1_n_43_n is collapsed...
Note 13707: Node led1_n_114_i_n is collapsed...
Note 13707: Node led1_n_115_i_n is collapsed...
Note 13707: Node led1_n_58_n is collapsed...
Note 13707: Node led1_n_112_i_n is collapsed...
Note 13707: Node led1_n_113_i_n is collapsed...
Note 13707: Node led1_n_111_i_n is collapsed...
Note 13707: Node led1_n_123_i_n is collapsed...
Note 13707: Node led1_n_109_i_n is collapsed...
Note 13707: Node led1_n_110_i_n is collapsed...
Note 13707: Node led1_n_108_i_n is collapsed...
Note 13707: Node led1_n_130_i_n is collapsed...
Note 13707: Node led1_n_97_i_n is collapsed...
Note 13707: Node led1_n_98_i_n is collapsed...
Note 13707: Node row_c_i_4__n is collapsed...
Note 13707: Node row_c_i_5__n is collapsed...
Note 13707: Node row_c_i_2__n is collapsed...
Note 13707: Node led1_n_93_i_n is collapsed...
Note 13707: Node led1_n_94_i_n is collapsed...
Note 13707: Node led1_n_67_i_n is collapsed...
Note 13707: Node led1_n_135_i_n is collapsed...
Note 13707: Node led1_n_66_i_n is collapsed...
Note 13707: Node led1_n_119_i_n is collapsed...
Note 13707: Node led1_n_288_i_n is collapsed...
Note 13707: Node led1_n_59_i_n is collapsed...
Note 13707: Node row_i_1__n is collapsed...
Note 13707: Node led1_n_86_i_n is collapsed...
Note 13707: Node led1_n_282_n is collapsed...
Note 13707: Node led1_n_138_i_n is collapsed...
Note 13707: Node led1_n_30_n is collapsed...
Note 13707: Node led1_n_115_1_n is collapsed...
Note 13707: Node led1_n_91_2_n is collapsed...
Note 13707: Node conter_n_35_n is collapsed...
Note 13707: Node led1_n_91_1_n is collapsed...
Note 13707: Node conter_n_38_n is collapsed...
Note 13707: Node led1_n_116_2_n is collapsed...
Note 13707: Node conter_n_39_n is collapsed...
Note 13707: Node led1_n_116_1_n is collapsed...
Note 13707: Node conter_q_n0 is collapsed...
Note 13707: Node led1_n_117_2_n is collapsed...
Note 13707: Node conter_q_n1 is collapsed...
Note 13707: Node led1_n_117_1_n is collapsed...
Note 13707: Node conter_q_n4 is collapsed...
Note 13707: Node col_c_0_4_0__n is collapsed...
Note 13707: Node conter_q_n3 is collapsed...
Note 13707: Node col_c_0_3_0__n is collapsed...
Note 13707: Node conter_q_n2 is collapsed...
Note 13707: Node col_c_0_2_0__n is collapsed...
Note 13707: Node conter_q_n6 is collapsed...
Note 13707: Node col_c_0_1_0__n is collapsed...
Note 13707: Node conter_q_n5 is collapsed...
Note 13707: Node col_c_0_11_3__n is collapsed...
Note 13707: Node conter_q_n9 is collapsed...
Note 13707: Node col_c_0_10_3__n is collapsed...
Note 13707: Node conter_q_n8 is collapsed...
Note 13707: Node col_c_0_9_3__n is collapsed...
Note 13707: Node conter_q_n7 is collapsed...
Note 13707: Node col_c_0_8_3__n is collapsed...
Note 13707: Node conter_q_n11 is collapsed...
Note 13707: Node col_c_0_7_3__n is collapsed...
Note 13707: Node conter_q_n10 is collapsed...
Note 13707: Node col_c_0_6_3__n is collapsed...
Note 13707: Node conter_q_n14 is collapsed...
Note 13707: Node col_c_0_5_3__n is collapsed...
Note 13707: Node led1_n_114_1_n is collapsed...
Note 13707: Node col_c_0_4_3__n is collapsed...
Note 13707: Node conter_q_n12 is collapsed...
Note 13707: Node col_c_0_3_3__n is collapsed...
Note 13707: Node led1_n_109_1_n is collapsed...
Note 13707: Node col_c_0_2_3__n is collapsed...
Note 13707: Node led1_colBuf_0_iv_0_x3_1_ is collapsed...
Note 13707: Node col_c_0_1_3__n is collapsed...
Note 13707: Node led1_n_97_1_n is collapsed...
Note 13707: Node led1_colbuf_i_3_1__n is collapsed...
Note 13707: Node led1_colBuf_1_iv_0_x3_0_4_ is collapsed...
Note 13707: Node led1_colbuf_i_2_1__n is collapsed...
Note 13707: Node led1_colBuf_1_iv_0_x3_4_ is collapsed...
Note 13707: Node led1_colbuf_i_1_1__n is collapsed...
Note 13707: Node led1_n_94_1_n is collapsed...
Note 13707: Node led1_colbuf_i_2_2__n is collapsed...
Note 13707: Node led1_n_92_1_n is collapsed...
Note 13707: Node led1_colbuf_i_1_2__n is collapsed...
Note 13707: Node led1_n_88_1_n is collapsed...
Note 13707: Node led1_n_40_0_1_n is collapsed...
Note 13707: Node led1_colbuf_1_4__n is collapsed...
Note 13707: Node led1_n_35_0_2_n is collapsed...
Note 13707: Node led1_n_235_n is collapsed...
Note 13707: Node led1_n_35_0_1_n is collapsed...
Note 13707: Node led1_n_83_1_n is collapsed...
Note 13707: Node led1_n_82_2_n is collapsed...
Note 13707: Node led1_n_81_1_n is collapsed...
Note 13707: Node led1_n_82_1_n is collapsed...
Note 13707: Node led1_n_78_1_n is collapsed...
Note 13707: Node clkl_14 is collapsed...
Note 13707: Node led1_n_124_n is collapsed...
Note 13707: Node clkl_13 is collapsed...
Note 13707: Node led1_n_77_1_n is collapsed...
Note 13707: Node clkl_12 is collapsed...
Note 13707: Node led1_n_73_1_n is collapsed...
Note 13707: Node clkl_11 is collapsed...
Note 13707: Node led1_n_70_1_n is collapsed...
Note 13707: Node clkl_10 is collapsed...
Note 13707: Node led1_n_65_1_n is collapsed...
Note 13707: Node clkl_9 is collapsed...
Note 13707: Node led1_n_63_1_n is collapsed...
Note 13707: Node clkl_8 is collapsed...
Note 13707: Node led1_n_61_1_n is collapsed...
Note 13707: Node clkl_7 is collapsed...
Note 13707: Node col_c_0_1_5__n is collapsed...
Note 13707: Node clkl_6 is collapsed...
Note 13707: Node led1_n_113_n is collapsed...
Note 13707: Node clkl_5 is collapsed...
Note 13707: Node led1_n_112_n is collapsed...
Note 13707: Node clkl_4 is collapsed...
Note 13707: Node led1_n_111_n is collapsed...
Note 13707: Node clkl_3 is collapsed...
Note 13707: Node led1_n_199_n is collapsed...
Note 13707: Node clkl_2 is collapsed...
Note 13707: Node led1_colbuf_iv_i_m2_3__un1_n is collapsed...
Note 13707: Node clkl_1 is collapsed...
Note 13707: Node led1_n_108_n is collapsed...
Note 13707: Node led1_colbuf_iv_i_m2_3__un0_n is collapsed...
Note 13707: Node led1_n_191_n is collapsed...
Note 13707: Node led1_n_89_1_n is collapsed...
Note 13707: Node led1_scandatae_17_n is collapsed...
Note 13707: Node led1_n_144_i_0_n is collapsed...
Note 13707: Node led1_n_98_n is collapsed...
Note 13707: Node conter_n_27_n is collapsed...
Note 13707: Node led1_G_119 is collapsed...
Note 13707: Node led1_n_89_2_n is collapsed...
Note 13707: Node led1_G_189 is collapsed...
Note 13707: Node led1_scandata_n3_0_n is collapsed...
Note 13707: Node led1_n_93_n is collapsed...
Note 13707: Node conter_n_23_n is collapsed...
Note 13707: Node led1_G_121 is collapsed...
Note 13707: Node led1_scandata_n2_0_n is collapsed...
Note 13707: Node led1_scandatae_16_n is collapsed...
Note 13707: Node led1_n_89_3_n is collapsed...
Note 13707: Node led1_n_90_n is collapsed...
Note 13707: Node conter_n_19_n is collapsed...
Note 13707: Node led1_n_89_n is collapsed...
Note 13707: Node led1_G_123 is collapsed...
Note 13707: Node led1_G_187 is collapsed...
Note 13707: Node led1_G_125 is collapsed...
Note 13707: Node led1_n_87_n is collapsed...
Note 13707: Node conter_n_17_n is collapsed...
Note 13707: Node led1_scandatae_15_n is collapsed...
Note 13707: Node led1_G_127 is collapsed...
Note 13707: Node led1_n_85_n is collapsed...
Note 13707: Node led1_G_209 is collapsed...
Note 13707: Node led1_G_129 is collapsed...
Note 13707: Node led1_scandatae_14_0_n is collapsed...
Note 13707: Node led1_G_131 is collapsed...
Note 13707: Node conter_n_15_n is collapsed...
Note 13707: Node led1_G_207 is collapsed...
Note 13707: Node led1_n_87_1_n is collapsed...
Note 13707: Node led1_n_80_n is collapsed...
Note 13707: Node led1_G_133 is collapsed...
Note 13707: Node led1_n_79_n is collapsed...
Note 13707: Node conter_n_13_n is collapsed...
Note 13707: Node led1_scandatae_13_n is collapsed...
Note 13707: Node led1_n_87_2_n is collapsed...
Note 13707: Node led1_G_135 is collapsed...
Note 13707: Node led1_G_183 is collapsed...
Note 13707: Node led1_G_137 is collapsed...
Note 13707: Node led1_G_139 is collapsed...
Note 13707: Node led1_n_72_n is collapsed...
Note 13707: Node led1_G_141 is collapsed...
Note 13707: Node led1_G_143 is collapsed...
Note 13707: Node conter_n_29_n is collapsed...
Note 13707: Node led1_n_69_n is collapsed...
Note 13707: Node led1_n_62_1_n is collapsed...
Note 13707: Node led1_n_68_n is collapsed...
Note 13707: Node led1_G_145 is collapsed...
Note 13707: Node led1_n_67_n is collapsed...
Note 13707: Node led1_n_29_0_n is collapsed...
Note 13707: Node led1_n_66_n is collapsed...
Note 13707: Node led1_G_147 is collapsed...
Note 13707: Node led1_G_167 is collapsed...
Note 13707: Node led1_n_62_2_n is collapsed...
Note 13707: Node led1_G_169 is collapsed...
Note 13707: Node led1_G_173 is collapsed...
Note 13707: Node led1_G_175 is collapsed...
Note 13707: Node led1_scandatae_12_n is collapsed...
Note 13707: Node led1_G_177 is collapsed...
Note 13707: Node resetButton_i_1 is collapsed...
Note 13707: Node led1_n_60_n is collapsed...
Note 13707: Node led1_G_181 is collapsed...
Note 13707: Node led1_n_59_n is collapsed...
Note 13707: Node led1_un1_cntscan_9_1_n is collapsed...
Note 13707: Node led1_G_185 is collapsed...
Note 13707: Node led1_un1_cntscan_1_0_n is collapsed...
Note 13707: Node led1_G_193 is collapsed...
Note 13707: Node led1_G_191 is collapsed...
Note 13707: Node led1_un1_cntscan_2_n is collapsed...
Note 13707: Node led1_scandatae_11_n is collapsed...
Note 13707: Node led1_un1_cntscan_3_n is collapsed...
Note 13707: Node led1_G_195 is collapsed...
Note 13707: Node led1_un1_cntscan_4_n is collapsed...
Note 13707: Node led1_G_199 is collapsed...
Note 13707: Node led1_G_197 is collapsed...
Note 13707: Node led1_scandatae_10_n is collapsed...
Note 13707: Node led1_G_201 is collapsed...
Note 13707: Node led1_G_203 is collapsed...
Note 13707: Node conter_n_33_n is collapsed...
Note 13707: Node led1_G_205 is collapsed...
Note 13707: Node led1_G_211 is collapsed...
Note 13707: Node led1_G_213 is collapsed...
Note 13707: Node led1_scandatae_9_n is collapsed...
Note 13707: Node led1_scandatae_8_n is collapsed...
Note 13707: Node led1_un1_cntscan_7_n is collapsed...
Note 13707: Node led1_n_58_0_n is collapsed...
Note 13707: Node led1_n_157_n is collapsed...
Note 13707: Node led1_n_90_1_n is collapsed...
Note 13707: Node conter_n_31_n is collapsed...
Note 13707: Node led1_un1_cntscan_13_1_n is collapsed...
Note 13707: Node led1_scandatae_7_n is collapsed...
Note 13707: Node led1_scandatae_6_n is collapsed...
Note 13707: Node led1_scandatae_5_n is collapsed...
Note 13707: Node led1_un1_cntscan_13_2_n is collapsed...
Note 13707: Node led1_n_165_n is collapsed...
Note 13707: Node led1_scandatae_4_n is collapsed...
Note 13707: Node led1_scandatae_3_n is collapsed...
Note 13707: Node led1_n_90_2_n is collapsed...
Note 13707: Node led1_scandatae_2_n is collapsed...
Note 13707: Node led1_scandatae_1_0_n is collapsed...
Note 13707: Node led1_scandatae_20_3_n is collapsed...
Note 13707: Node led1_scandatae_20_2_n is collapsed...
Note 13707: Node led1_scandatae_14_1_n is collapsed...
Note 13707: Node led1_scandatae_20_1_n is collapsed...
Note 13707: Node led1_n_181_n is collapsed...
Note 13707: Node row_i_7__n is collapsed...
Note 13707: Node row_i_6__n is collapsed...
Note 13707: Node row_i_0__n is collapsed...
Note 13707: Node led1_scandata_i_2__n is collapsed...
Note 13707: Node led1_n_281_n is collapsed...
Note 13707: Node led1_n_280_n is collapsed...
Note 13707: Node led1_n_278_n is collapsed...
Note 13707: Node led1_n_203_n is collapsed...
Note 13707: Node led1_colBuf_1_iv_i_x3_0_ is collapsed...
Note 13707: Node led1_n_171_n is collapsed...
Note 13707: Node led1_n_207_n is collapsed...
Note 13707: Node led1_n_138_n is collapsed...
Note 13707: Node led1_n_213_n is collapsed...
Note 13707: Node led1_n_135_n is collapsed...
Note 13707: Node led1_n_219_n is collapsed...
Note 13707: Node led1_n_288_n is collapsed...
Note 13707: Node led1_n_163_n is collapsed...
Note 13707: Node led1_n_227_n is collapsed...
Note 13707: Node led1_n_130_n is collapsed...
Note 13707: Node led1_n_233_n is collapsed...
Note 13707: Node conter_q_c1_n is collapsed...
Note 13707: Node led1_n_223_n is collapsed...
Note 13707: Node led1_n_175_n is collapsed...
Note 13707: Node led1_n_197_n is collapsed...
Note 13707: Node led1_n_99_n is collapsed...
Note 13707: Node led1_n_86_n is collapsed...
Note 13707: Node conter_q_c3_n is collapsed...
Note 13707: Node led1_n_41_i_n is collapsed...
Note 13707: Node conter_q_c13_n is collapsed...
Note 13707: Node led1_n_179_n is collapsed...
Note 13707: Node conter_q_c11_n is collapsed...
Note 13707: Node conter_q_c9_n is collapsed...
Note 13707: Node conter_q_c7_n is collapsed...
Note 13707: Node conter_q_c5_n is collapsed...
Note 13707: Node vcc_n_n is collapsed...
Note 13707: Node row_i_3__n is collapsed...
Note 13707: Node led1_scandata_i_1__n is collapsed...
Note 13707: Node conter_q_n13 is collapsed...
Note 13707: Node led1_n_85_1_n is collapsed...
Note 13707: Node led1_n_115_n is collapsed...
Note 13707: Node led1_n_56_n is collapsed...
Note 13707: Node led1_n_114_n is collapsed...
Note 13707: Node led1_n_97_n is collapsed...
Note 13707: Node led1_n_94_n is collapsed...
Note 13707: Node led1_n_92_n is collapsed...
Note 13707: Node led1_n_88_n is collapsed...
Note 13707: Node led1_n_89_5_n is collapsed...
Note 13707: Node led1_n_83_n is collapsed...
Note 13707: Node led1_colbuf_4__n is collapsed...
Note 13707: Node led1_G_171 is collapsed...
Note 13707: Node led1_n_78_n is collapsed...
Note 13707: Node led1_n_77_n is collapsed...
Note 13707: Node led1_n_43_i_n is collapsed...
Note 13707: Node led1_scandata_i_3__n is collapsed...
Note 13707: Node led1_n_73_n is collapsed...
Note 13707: Node led1_n_65_n is collapsed...
Note 13707: Node led1_scandatae_i_n is collapsed...
Note 13707: Node led1_scandatae_1_n is collapsed...
Note 13707: Node led1_n_169_n is collapsed...
Note 13707: Node led1_colBuf_0_iv_i_x3_5_ is collapsed...
Note 13707: Node led1_un1_cntscan_1_n is collapsed...
Note 13707: Node led1_n_131_n is collapsed...
Note 13707: Node led1_n_27_0_n is collapsed...
Note 13707: Node led1_n_161_n is collapsed...
Note 13707: Node led1_n_128_n is collapsed...
Note 13707: Node led1_n_231_n is collapsed...
Note 13707: Node led1_n_123_n is collapsed...
Note 13707: Node led1_n_122_n is collapsed...
Note 13707: Node led1_n_217_n is collapsed...
Note 13707: Node led1_n_211_n is collapsed...
Note 13707: Node led1_n_195_n is collapsed...
Note 13707: Node led1_scandata_i_0__n is collapsed...
Note 13707: Node led1_n_28_i_n is collapsed...
Note 13707: Node led1_n_284_i_n is collapsed...
Note 13707: Node led1_n_126_n is collapsed...
Note 13707: Node clkl_i is collapsed...
Note 13707: Node led1_n_119_n is collapsed...
Note 13707: Node led1_un1_cntscan_13_n is collapsed...
Note 13707: Node led1_n_282_0_n is collapsed...
Note 13707: Node led1_un1_cntscan_5_n is collapsed...
Note 13707: Node led1_un1_cntscan_6_n is collapsed...
Note 13707: Node led1_n_110_n is collapsed...
Note 13707: Node led1_n_109_n is collapsed...
Note 13707: Node col_c_0_5__n is collapsed...
Note 13707: Node led1_n_63_n is collapsed...
Note 13707: Node led1_n_283_i_n is collapsed...
Note 13707: Node conter_q_c10_n is collapsed...
Note 13707: Node conter_q_c4_n is collapsed...
Note 13707: Node led1_n_225_n is collapsed...
Note 13707: Node led1_n_177_n is collapsed...
Note 13707: Node led1_n_205_n is collapsed...
Note 13707: Node led1_n_38_i_n is collapsed...
Note 13707: Node led1_n_102_n is collapsed...
Note 13707: Node led1_n_40_0_n is collapsed...
Note 13707: Node led1_n_61_n is collapsed...
Note 13707: Node conter_q_n15 is collapsed...
Note 13707: Node led1_G_179 is collapsed...
Note 13707: Node led1_n_70_n is collapsed...
Note 13707: Node led1_n_82_n is collapsed...
Note 13707: Node led1_n_62_n is collapsed...
Note 13707: Node led1_G_215 is collapsed...
Note 13707: Node clkh_c is collapsed...
Note 13707: Node led1_n_116_n is collapsed...
Note 13707: Node led1_n_35_0_n is collapsed...
Note 13707: Node led1_n_117_n is collapsed...
Note 13707: Node resetButton_i is collapsed...
Note 13707: Node led1_n_91_n is collapsed...
Note 13707: Node led1_n_89_4_n is collapsed...
Note 13707: Node led1_n_30_0_n is collapsed...
Note 13707: Node col_c_0_0__n is collapsed...
Note 13707: Node led1_colbuf_i_2__n is collapsed...
Note 13707: Node led1_colbuf_i_1__n is collapsed...
Note 13707: Node led1_un1_cntscan_n is collapsed...
Note 13707: Node col_c_0_3__n is collapsed...
Note 13707: Fmax mode optimizing 4 critical paths, 7 levels ...
Note 13707: Fmax mode optimizing 4 critical paths, 6 levels ...
Note 13707: Fmax mode optimizing 7 critical paths, 5 levels ...
Note 13707: Fmax mode optimizing 12 critical paths, 4 levels ...
Note 13707: Fmax mode optimizing 22 critical paths, 3 levels ...
Note 13707: Node conter_q_c12_n is collapsed...
Note 13707: Fmax mode optimizing 61 critical paths, 2 levels ...
Note 13707: Node led1_un1_cntscan_9_n is collapsed...
Note 13707: Node led1_n_173_n is collapsed...
Note 13707: Node led1_un1_cntscan_13_3_n is collapsed...
Note 13707: Node led1_n_221_n is collapsed...
Note 13707: Node led1_n_215_n is collapsed...
Note 13707: Node led1_n_209_n is collapsed...
Note 13707: Node led1_scandatae_14_n is collapsed...
Note 13707: Node led1_scandatae_20_n is collapsed...
Note 13707: Fmax mode optimizing 23 critical paths, 2 levels ...
Note 13707: Node conter_q_c6_n is collapsed...
Note 13707: Node conter_q_c2_n is collapsed...
Note 13707: Node conter_q_c8_n is collapsed...
Note 13707: Fmax mode optimizing 13 critical paths, 2 levels ...
Note 13707: Fmax mode stopped. 13 critical paths, 2 levels
Note 13707: Node led1_n_281_i_n is collapsed...
Note 13707: Node led1_n_280_i_n is collapsed...
Note 13707: Node led1_n_81_n is collapsed...
Note 13707: Node clkl is collapsed...
Control path optimization...
Performing 'bypin choose' optimization...
..................................................Note    0: 
Estimated (clusters + macrocells): 105, Fmax Logic Level: 2
Note    0: Fmax mode did not meet constraint of 1 levels
Writing Open-ABEL 2 (BLIF) file lab12.bl3...
Note    0: 
BLIFOPT complete - Time 2 seconds
Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\abelvci.exe -vci lab12.lct -dev lc4k -diofft lab12.d0'

Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\mdiofft.exe lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 -gui'

DIOFFT  Flip-Flop Transformation program
ispLEVER Classic 2.1 Copyright 1992-2020 Lattice Semiconductor. All Rights Reserved.
Input file: lab12.bl3.
Output file: lab12.bl4.
Cross reference file: lab12.xrf.

.......................................................................
.......................................................................
.......................................................................
.......................................................................
.......................................................................
..........
Shortening signal names...
Writing signal name cross reference file lab12.xrf... 

DIOFFT complete - Time 0 seconds
Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\abelvci.exe -vci lab12.lct -dev lc4k -prefit lab12.l0'

Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\prefit.exe -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12 @lab12.l0 -gui -sc'

Prefit Logic Optimizer (May 31 2012)  Fri May 13 08:27:45 2022

D:\ispLEVER_Classic2_1\ispcpld\bin\prefit.exe -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12 @lab12.l0 -gui -sc 
Number of pins (IO)    :    18
Number of outputs (MC) :    84
Number of registers    :    73
Number of logic pterms :   189
D:\ispLEVER_Classic2_1\ispcpld\bin\prefit.exe complete - Time 0 seconds

Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\lpf4k.exe @"lab12.rs2"'

Project 'lab12' was Fitted Successfully!

Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\tda.exe -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4s_256_96 -family lc4k -mod lab12 -ovec NoInput.tmv -err tda.err -gui'

TDA  - Timing Driven Analyze 
Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 2.1 Copyright 1992-2020 Lattice Semiconductor. All Rights Reserved.

TDA complete - Time 1 seconds
Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\synsvf.exe -exe "D:\ispLEVER_Classic2_1\ispvmsystem/ispufw" -prj lab12 -if lab12.jed -j2s -log lab12.svl -gui'

Need not generate svf file according to the constraints, exit
Done: completed successfully.
