ROOT=$(CS240LX_2022_PATH)/fpga

SRC=addsub.sv
SIM=sim.cc
SIM_TOP=addsub

include $(ROOT)/verilator.mk

clean:
	$(SIMCLEAN)
