{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669076571562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669076571563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 08:22:51 2022 " "Processing started: Tue Nov 22 08:22:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669076571563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669076571563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off full_adder -c full_adder " "Command: quartus_eda --read_settings_files=off --write_settings_files=off full_adder -c full_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669076571563 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1669076571909 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "full_adder_8_1200mv_85c_slow.vo D:/FPGA/FPGA_text/5_full_adder/quarttus_prj/simulation/modelsim/ simulation " "Generated file full_adder_8_1200mv_85c_slow.vo in folder \"D:/FPGA/FPGA_text/5_full_adder/quarttus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1669076571910 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1669076571922 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "full_adder_8_1200mv_0c_slow.vo D:/FPGA/FPGA_text/5_full_adder/quarttus_prj/simulation/modelsim/ simulation " "Generated file full_adder_8_1200mv_0c_slow.vo in folder \"D:/FPGA/FPGA_text/5_full_adder/quarttus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1669076571923 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1669076571937 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "full_adder_min_1200mv_0c_fast.vo D:/FPGA/FPGA_text/5_full_adder/quarttus_prj/simulation/modelsim/ simulation " "Generated file full_adder_min_1200mv_0c_fast.vo in folder \"D:/FPGA/FPGA_text/5_full_adder/quarttus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1669076571938 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1669076571952 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "full_adder.vo D:/FPGA/FPGA_text/5_full_adder/quarttus_prj/simulation/modelsim/ simulation " "Generated file full_adder.vo in folder \"D:/FPGA/FPGA_text/5_full_adder/quarttus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1669076571957 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "full_adder_8_1200mv_85c_v_slow.sdo D:/FPGA/FPGA_text/5_full_adder/quarttus_prj/simulation/modelsim/ simulation " "Generated file full_adder_8_1200mv_85c_v_slow.sdo in folder \"D:/FPGA/FPGA_text/5_full_adder/quarttus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1669076571976 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "full_adder_8_1200mv_0c_v_slow.sdo D:/FPGA/FPGA_text/5_full_adder/quarttus_prj/simulation/modelsim/ simulation " "Generated file full_adder_8_1200mv_0c_v_slow.sdo in folder \"D:/FPGA/FPGA_text/5_full_adder/quarttus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1669076571992 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "full_adder_min_1200mv_0c_v_fast.sdo D:/FPGA/FPGA_text/5_full_adder/quarttus_prj/simulation/modelsim/ simulation " "Generated file full_adder_min_1200mv_0c_v_fast.sdo in folder \"D:/FPGA/FPGA_text/5_full_adder/quarttus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1669076572010 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "full_adder_v.sdo D:/FPGA/FPGA_text/5_full_adder/quarttus_prj/simulation/modelsim/ simulation " "Generated file full_adder_v.sdo in folder \"D:/FPGA/FPGA_text/5_full_adder/quarttus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1669076572023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4515 " "Peak virtual memory: 4515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669076572049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 08:22:52 2022 " "Processing ended: Tue Nov 22 08:22:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669076572049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669076572049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669076572049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669076572049 ""}
