{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523591734851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523591734852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 12 23:55:34 2018 " "Processing started: Thu Apr 12 23:55:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523591734852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591734852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591734852 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523591734994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523591734995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/pwm.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../led_controller/pwm.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742532 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "../led_controller/pwm.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/pwm.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/led_array.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/led_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_array " "Found entity 1: led_array" {  } { { "../led_controller/led_array.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/led_array.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/led.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "../led_controller/led.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random32.v 1 1 " "Found 1 design units, including 1 entities, in source file random32.v" { { "Info" "ISGN_ENTITY_NAME" "1 random32 " "Found entity 1: random32" {  } { { "random32.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/random32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742534 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "skeleton_ta.v(68) " "Verilog HDL Module Instantiation warning at skeleton_ta.v(68): ignored dangling comma in List of Port Connections" {  } { { "skeleton_ta.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1523591742534 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "skeleton_ta.v(94) " "Verilog HDL Module Instantiation warning at skeleton_ta.v(94): ignored dangling comma in List of Port Connections" {  } { { "skeleton_ta.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 94 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1523591742535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton_ta.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton_ta.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton_ta " "Found entity 1: skeleton_ta" {  } { { "skeleton_ta.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twos_complement32.v 1 1 " "Found 1 design units, including 1 entities, in source file twos_complement32.v" { { "Info" "ISGN_ENTITY_NAME" "1 twos_complement32 " "Found entity 1: twos_complement32" {  } { { "twos_complement32.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/twos_complement32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_write.v 2 2 " "Found 2 design units, including 2 entities, in source file stage_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_write " "Found entity 1: stage_write" {  } { { "stage_write.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742536 ""} { "Info" "ISGN_ENTITY_NAME" "2 write_controls " "Found entity 2: write_controls" {  } { { "stage_write.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_write.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_memory " "Found entity 1: stage_memory" {  } { { "stage_memory.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_fetch " "Found entity 1: stage_fetch" {  } { { "stage_fetch.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_execute.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_execute " "Found entity 1: stage_execute" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_decode.v 2 2 " "Found 2 design units, including 2 entities, in source file stage_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_decode " "Found entity 1: stage_decode" {  } { { "stage_decode.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742538 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_controls " "Found entity 2: decode_controls" {  } { { "stage_decode.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_decode.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_latch " "Found entity 1: sr_latch" {  } { { "sr_latch.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/sr_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender_16to32.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender_16to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextender_16to32 " "Found entity 1: signextender_16to32" {  } { { "signextender_16to32.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/signextender_16to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectors.v 6 6 " "Found 6 design units, including 6 entities, in source file selectors.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742540 ""} { "Info" "ISGN_ENTITY_NAME" "2 tristate_buffer32 " "Found entity 2: tristate_buffer32" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742540 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux32_tristate " "Found entity 3: mux32_tristate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742540 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2to1_32 " "Found entity 4: mux2to1_32" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742540 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2to1_33 " "Found entity 5: mux2to1_33" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742540 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux8_tristate " "Found entity 6: mux8_tristate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 6 6 " "Found 6 design units, including 6 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg64_sl1 " "Found entity 1: reg64_sl1" {  } { { "registers.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/registers.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742541 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg6 " "Found entity 2: reg6" {  } { { "registers.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/registers.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742541 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg65_sr2 " "Found entity 3: reg65_sr2" {  } { { "registers.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/registers.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742541 ""} { "Info" "ISGN_ENTITY_NAME" "4 reg5 " "Found entity 4: reg5" {  } { { "registers.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/registers.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742541 ""} { "Info" "ISGN_ENTITY_NAME" "5 reg32 " "Found entity 5: reg32" {  } { { "registers.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/registers.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742541 ""} { "Info" "ISGN_ENTITY_NAME" "6 reg32_neg " "Found entity 6: reg32_neg" {  } { { "registers.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/registers.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/regfile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb_auto.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb_auto.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb_auto " "Found entity 1: processor_tb_auto" {  } { { "processor_tb_auto.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/processor_tb_auto.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742543 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "processor processor.v(73) " "Verilog Module Declaration warning at processor.v(73): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"processor\"" {  } { { "processor.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/processor.v" 73 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591742543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_module.v 2 2 " "Found 2 design units, including 2 entities, in source file pc_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_module " "Found entity 1: pc_module" {  } { { "pc_module.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/pc_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742544 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_reg " "Found entity 2: pc_reg" {  } { { "pc_module.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/pc_module.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv_tb " "Found entity 1: multdiv_tb" {  } { { "multdiv_tb.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/multdiv_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "multdiv.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult32.v 1 1 " "Found 1 design units, including 1 entities, in source file mult32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult32 " "Found entity 1: mult32" {  } { { "mult32.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/mult32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latches.v 5 5 " "Found 5 design units, including 5 entities, in source file latches.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_PC " "Found entity 1: latch_PC" {  } { { "latches.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/latches.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742547 ""} { "Info" "ISGN_ENTITY_NAME" "2 latch_FD " "Found entity 2: latch_FD" {  } { { "latches.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/latches.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742547 ""} { "Info" "ISGN_ENTITY_NAME" "3 latch_DX " "Found entity 3: latch_DX" {  } { { "latches.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/latches.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742547 ""} { "Info" "ISGN_ENTITY_NAME" "4 latch_XM " "Found entity 4: latch_XM" {  } { { "latches.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/latches.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742547 ""} { "Info" "ISGN_ENTITY_NAME" "5 latch_MW " "Found entity 5: latch_MW" {  } { { "latches.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/latches.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_ext_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_ext_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_ext_tb " "Found entity 1: immediate_ext_tb" {  } { { "immediate_ext_tb.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/immediate_ext_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazards.v 1 1 " "Found 1 design units, including 1 entities, in source file hazards.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_hazard_control " "Found entity 1: data_hazard_control" {  } { { "hazards.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/hazards.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div32.v 1 1 " "Found 1 design units, including 1 entities, in source file div32.v" { { "Info" "ISGN_ENTITY_NAME" "1 div32 " "Found entity 1: div32" {  } { { "div32.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/div32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop_neg.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop_neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop_neg " "Found entity 1: dflipflop_neg" {  } { { "dflipflop_neg.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/dflipflop_neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5to32.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder5to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Found entity 1: decoder5to32" {  } { { "decoder5to32.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/decoder5to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters.v 2 2 " "Found 2 design units, including 2 entities, in source file counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_counter16 " "Found entity 1: adder_counter16" {  } { { "counters.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/counters.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742553 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_counter32 " "Found entity 2: adder_counter32" {  } { { "counters.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/counters.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls.v 1 1 " "Found 1 design units, including 1 entities, in source file controls.v" { { "Info" "ISGN_ENTITY_NAME" "1 controls " "Found entity 1: controls" {  } { { "controls.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/controls.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_operations.v 14 14 " "Found 14 design units, including 14 entities, in source file ALU_operations.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742556 ""} { "Info" "ISGN_ENTITY_NAME" "2 sll16 " "Found entity 2: sll16" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742556 ""} { "Info" "ISGN_ENTITY_NAME" "3 sll8 " "Found entity 3: sll8" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742556 ""} { "Info" "ISGN_ENTITY_NAME" "4 sll4 " "Found entity 4: sll4" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742556 ""} { "Info" "ISGN_ENTITY_NAME" "5 sll2 " "Found entity 5: sll2" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742556 ""} { "Info" "ISGN_ENTITY_NAME" "6 sll1 " "Found entity 6: sll1" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742556 ""} { "Info" "ISGN_ENTITY_NAME" "7 sra " "Found entity 7: sra" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742556 ""} { "Info" "ISGN_ENTITY_NAME" "8 sra16 " "Found entity 8: sra16" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742556 ""} { "Info" "ISGN_ENTITY_NAME" "9 sra8 " "Found entity 9: sra8" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742556 ""} { "Info" "ISGN_ENTITY_NAME" "10 sra4 " "Found entity 10: sra4" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742556 ""} { "Info" "ISGN_ENTITY_NAME" "11 sra2 " "Found entity 11: sra2" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742556 ""} { "Info" "ISGN_ENTITY_NAME" "12 sra1 " "Found entity 12: sra1" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742556 ""} { "Info" "ISGN_ENTITY_NAME" "13 and32 " "Found entity 13: and32" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742556 ""} { "Info" "ISGN_ENTITY_NAME" "14 or32 " "Found entity 14: or32" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adders.v 4 4 " "Found 4 design units, including 4 entities, in source file adders.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder1 " "Found entity 1: adder1" {  } { { "adders.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/adders.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742558 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder5 " "Found entity 2: adder5" {  } { { "adders.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/adders.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742558 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder6 " "Found entity 3: adder6" {  } { { "adders.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/adders.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742558 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder8 " "Found entity 4: adder8" {  } { { "adders.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/adders.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32.v 1 1 " "Found 1 design units, including 1 entities, in source file adder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Found entity 1: adder32" {  } { { "adder32.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/adder32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass.v 1 1 " "Found 1 design units, including 1 entities, in source file bypass.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypass " "Found entity 1: bypass" {  } { { "bypass.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/bypass.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass_stall.v 1 1 " "Found 1 design units, including 1 entities, in source file bypass_stall.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypass_stall " "Found entity 1: bypass_stall" {  } { { "bypass_stall.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/bypass_stall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742560 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "OPTIMIZE GARO.v(3) " "Unrecognized synthesis attribute \"OPTIMIZE\" at GARO.v(3)" {  } { { "GARO.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/GARO.v" 3 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GARO.v 1 1 " "Found 1 design units, including 1 entities, in source file GARO.v" { { "Info" "ISGN_ENTITY_NAME" "1 GARO " "Found entity 1: GARO" {  } { { "GARO.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/GARO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton_ta " "Elaborating entity \"skeleton_ta\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523591742619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_array led_array:my_leds " "Elaborating entity \"led_array\" for hierarchy \"led_array:my_leds\"" {  } { { "skeleton_ta.v" "my_leds" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591742633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led_array:my_leds\|led:led0 " "Elaborating entity \"led\" for hierarchy \"led_array:my_leds\|led:led0\"" {  } { { "../led_controller/led_array.v" "led0" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/led_array.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591742637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm led_array:my_leds\|led:led0\|pwm:red_signal " "Elaborating entity \"pwm\" for hierarchy \"led_array:my_leds\|led:led0\|pwm:red_signal\"" {  } { { "../led_controller/led.v" "red_signal" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/led.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591742639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter led_array:my_leds\|led:led0\|pwm:red_signal\|counter:count_mod " "Elaborating entity \"counter\" for hierarchy \"led_array:my_leds\|led:led0\|pwm:red_signal\|counter:count_mod\"" {  } { { "../led_controller/pwm.v" "count_mod" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/pwm.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591742641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton_ta.v" "my_imem" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591742656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/imem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591742730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/imem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591742738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742739 ""}  } { { "imem.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/imem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523591742739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bs91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bs91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bs91 " "Found entity 1: altsyncram_bs91" {  } { { "db/altsyncram_bs91.tdf" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/db/altsyncram_bs91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bs91 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated " "Elaborating entity \"altsyncram_bs91\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/dhruv/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591742775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "skeleton_ta.v" "my_dmem" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591742869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/dmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591742894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/dmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591742901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591742901 ""}  } { { "dmem.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/dmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523591742901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l9g1 " "Found entity 1: altsyncram_l9g1" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/db/altsyncram_l9g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591742934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591742934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l9g1 dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated " "Elaborating entity \"altsyncram_l9g1\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/dhruv/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591742935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "skeleton_ta.v" "my_regfile" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591742946 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_commands\[143..128\] regfile.v(15) " "Output port \"led_commands\[143..128\]\" at regfile.v(15) has no driver" {  } { { "regfile.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/regfile.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523591743000 "|skeleton_ta|regfile:my_regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5to32 regfile:my_regfile\|decoder5to32:my_decoder " "Elaborating entity \"decoder5to32\" for hierarchy \"regfile:my_regfile\|decoder5to32:my_decoder\"" {  } { { "regfile.v" "my_decoder" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/regfile.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591743024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32_neg regfile:my_regfile\|reg32_neg:loop1\[0\].myregisterZero " "Elaborating entity \"reg32_neg\" for hierarchy \"regfile:my_regfile\|reg32_neg:loop1\[0\].myregisterZero\"" {  } { { "regfile.v" "loop1\[0\].myregisterZero" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/regfile.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591743027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop_neg regfile:my_regfile\|reg32_neg:loop1\[0\].myregisterZero\|dflipflop_neg:loop1\[0\].mydffe " "Elaborating entity \"dflipflop_neg\" for hierarchy \"regfile:my_regfile\|reg32_neg:loop1\[0\].myregisterZero\|dflipflop_neg:loop1\[0\].mydffe\"" {  } { { "registers.v" "loop1\[0\].mydffe" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/registers.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591743031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_tristate regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegA " "Elaborating entity \"mux32_tristate\" for hierarchy \"regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegA\"" {  } { { "regfile.v" "loop1\[0\].displayRegA" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/regfile.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591743041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_buffer regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegA\|tristate_buffer:loop\[0\].my_tri " "Elaborating entity \"tristate_buffer\" for hierarchy \"regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegA\|tristate_buffer:loop\[0\].my_tri\"" {  } { { "selectors.v" "loop\[0\].my_tri" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591743046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "skeleton_ta.v" "my_processor" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591743835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_PC processor:my_processor\|latch_PC:lpc " "Elaborating entity \"latch_PC\" for hierarchy \"processor:my_processor\|latch_PC:lpc\"" {  } { { "processor.v" "lpc" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/processor.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591743854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_fetch processor:my_processor\|stage_fetch:fetch " "Elaborating entity \"stage_fetch\" for hierarchy \"processor:my_processor\|stage_fetch:fetch\"" {  } { { "processor.v" "fetch" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/processor.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591743867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder32 processor:my_processor\|stage_fetch:fetch\|adder32:my_adder32 " "Elaborating entity \"adder32\" for hierarchy \"processor:my_processor\|stage_fetch:fetch\|adder32:my_adder32\"" {  } { { "stage_fetch.v" "my_adder32" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_fetch.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591743870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8 processor:my_processor\|stage_fetch:fetch\|adder32:my_adder32\|adder8:myadder8_0 " "Elaborating entity \"adder8\" for hierarchy \"processor:my_processor\|stage_fetch:fetch\|adder32:my_adder32\|adder8:myadder8_0\"" {  } { { "adder32.v" "myadder8_0" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/adder32.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591743873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder1 processor:my_processor\|stage_fetch:fetch\|adder32:my_adder32\|adder8:myadder8_0\|adder1:loop2\[0\].myadder1 " "Elaborating entity \"adder1\" for hierarchy \"processor:my_processor\|stage_fetch:fetch\|adder32:my_adder32\|adder8:myadder8_0\|adder1:loop2\[0\].myadder1\"" {  } { { "adders.v" "loop2\[0\].myadder1" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/adders.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591743877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_FD processor:my_processor\|latch_FD:lfd " "Elaborating entity \"latch_FD\" for hierarchy \"processor:my_processor\|latch_FD:lfd\"" {  } { { "processor.v" "lfd" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/processor.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591743893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 processor:my_processor\|latch_FD:lfd\|reg32:pc_address " "Elaborating entity \"reg32\" for hierarchy \"processor:my_processor\|latch_FD:lfd\|reg32:pc_address\"" {  } { { "latches.v" "pc_address" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/latches.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591743897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop processor:my_processor\|latch_FD:lfd\|reg32:pc_address\|dflipflop:loop1\[0\].mydffe " "Elaborating entity \"dflipflop\" for hierarchy \"processor:my_processor\|latch_FD:lfd\|reg32:pc_address\|dflipflop:loop1\[0\].mydffe\"" {  } { { "registers.v" "loop1\[0\].mydffe" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/registers.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591743901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_decode processor:my_processor\|stage_decode:decode " "Elaborating entity \"stage_decode\" for hierarchy \"processor:my_processor\|stage_decode:decode\"" {  } { { "processor.v" "decode" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/processor.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591743925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_controls processor:my_processor\|stage_decode:decode\|decode_controls:dc " "Elaborating entity \"decode_controls\" for hierarchy \"processor:my_processor\|stage_decode:decode\|decode_controls:dc\"" {  } { { "stage_decode.v" "dc" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_decode.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591743927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_DX processor:my_processor\|latch_DX:ldx " "Elaborating entity \"latch_DX\" for hierarchy \"processor:my_processor\|latch_DX:ldx\"" {  } { { "processor.v" "ldx" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/processor.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591743930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_execute processor:my_processor\|stage_execute:execute " "Elaborating entity \"stage_execute\" for hierarchy \"processor:my_processor\|stage_execute:execute\"" {  } { { "processor.v" "execute" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/processor.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591743979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|stage_execute:execute\|alu:my_alu " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\"" {  } { { "stage_execute.v" "my_alu" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591743995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32 processor:my_processor\|stage_execute:execute\|alu:my_alu\|and32:myand32 " "Elaborating entity \"and32\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|and32:myand32\"" {  } { { "alu.v" "myand32" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/alu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 processor:my_processor\|stage_execute:execute\|alu:my_alu\|or32:myor32 " "Elaborating entity \"or32\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|or32:myor32\"" {  } { { "alu.v" "myor32" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/alu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll " "Elaborating entity \"sll\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\"" {  } { { "alu.v" "mysll" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/alu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll16 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll16:mysll16 " "Elaborating entity \"sll16\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll16:mysll16\"" {  } { { "ALU_operations.v" "mysll16" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll8 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll8:mysll8 " "Elaborating entity \"sll8\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll8:mysll8\"" {  } { { "ALU_operations.v" "mysll8" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll4 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll4:mysll4 " "Elaborating entity \"sll4\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll4:mysll4\"" {  } { { "ALU_operations.v" "mysll4" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll2 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll2:mysll2 " "Elaborating entity \"sll2\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll2:mysll2\"" {  } { { "ALU_operations.v" "mysll2" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll1 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll1:mysll1 " "Elaborating entity \"sll1\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll1:mysll1\"" {  } { { "ALU_operations.v" "mysll1" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra " "Elaborating entity \"sra\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\"" {  } { { "alu.v" "mysra" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/alu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra16 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra16:mysra16 " "Elaborating entity \"sra16\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra16:mysra16\"" {  } { { "ALU_operations.v" "mysra16" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra8 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra8:mysra8 " "Elaborating entity \"sra8\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra8:mysra8\"" {  } { { "ALU_operations.v" "mysra8" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra4 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra4:mysra4 " "Elaborating entity \"sra4\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra4:mysra4\"" {  } { { "ALU_operations.v" "mysra4" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra2 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra2:mysra2 " "Elaborating entity \"sra2\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra2:mysra2\"" {  } { { "ALU_operations.v" "mysra2" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra1 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra1:mysra1 " "Elaborating entity \"sra1\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra1:mysra1\"" {  } { { "ALU_operations.v" "mysra1" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_tristate processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[0\].mymux " "Elaborating entity \"mux8_tristate\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[0\].mymux\"" {  } { { "alu.v" "loop_alu\[0\].mymux" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/alu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3to8 processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[0\].mymux\|decoder3to8:mydecoder " "Elaborating entity \"decoder3to8\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[0\].mymux\|decoder3to8:mydecoder\"" {  } { { "selectors.v" "mydecoder" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextender_16to32 processor:my_processor\|stage_execute:execute\|signextender_16to32:my_se " "Elaborating entity \"signextender_16to32\" for hierarchy \"processor:my_processor\|stage_execute:execute\|signextender_16to32:my_se\"" {  } { { "stage_execute.v" "my_se" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_XM processor:my_processor\|latch_XM:lxm " "Elaborating entity \"latch_XM\" for hierarchy \"processor:my_processor\|latch_XM:lxm\"" {  } { { "processor.v" "lxm" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/processor.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_memory processor:my_processor\|stage_memory:memory " "Elaborating entity \"stage_memory\" for hierarchy \"processor:my_processor\|stage_memory:memory\"" {  } { { "processor.v" "memory" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/processor.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_MW processor:my_processor\|latch_MW:lmw " "Elaborating entity \"latch_MW\" for hierarchy \"processor:my_processor\|latch_MW:lmw\"" {  } { { "processor.v" "lmw" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/processor.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_write processor:my_processor\|stage_write:writeback " "Elaborating entity \"stage_write\" for hierarchy \"processor:my_processor\|stage_write:writeback\"" {  } { { "processor.v" "writeback" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/processor.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_controls processor:my_processor\|stage_write:writeback\|write_controls:wc " "Elaborating entity \"write_controls\" for hierarchy \"processor:my_processor\|stage_write:writeback\|write_controls:wc\"" {  } { { "stage_write.v" "wc" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_write.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass processor:my_processor\|bypass:my_bypass " "Elaborating entity \"bypass\" for hierarchy \"processor:my_processor\|bypass:my_bypass\"" {  } { { "processor.v" "my_bypass" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/processor.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744305 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dx_write_insn bypass.v(84) " "Verilog HDL or VHDL warning at bypass.v(84): object \"dx_write_insn\" assigned a value but never read" {  } { { "bypass.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/bypass.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523591744306 "|skeleton_ta|processor:my_processor|bypass:my_bypass"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass_stall processor:my_processor\|bypass_stall:my_bypass_stall " "Elaborating entity \"bypass_stall\" for hierarchy \"processor:my_processor\|bypass_stall:my_bypass_stall\"" {  } { { "processor.v" "my_bypass_stall" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/processor.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591744312 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[31\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[31\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[30\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[30\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[29\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[29\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[28\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[28\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[27\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[27\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[26\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[26\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[25\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[25\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[24\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[24\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[23\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[23\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[22\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[22\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[21\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[21\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[20\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[20\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[19\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[19\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[18\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[18\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[17\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[17\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[16\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[16\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[15\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[15\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[14\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[14\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[13\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[13\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[12\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[12\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[11\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[11\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[10\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[10\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[9\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[9\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[8\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[8\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[7\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[7\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[6\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[6\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[5\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[5\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[4\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[4\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[3\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[3\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[2\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[2\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[1\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[1\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[0\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[0\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591746329 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1523591746329 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1523591748794 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[0\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[0\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[1\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[1\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[1\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[1\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[2\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[2\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[2\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[2\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[3\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[3\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[3\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[3\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[4\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[4\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[4\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[4\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[5\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[5\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[5\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[5\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[6\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[6\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[6\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[6\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[7\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[7\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[7\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[7\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[8\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[8\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[8\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[8\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[9\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[9\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[9\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[9\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[10\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[10\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[10\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[10\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[11\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[11\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[11\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[11\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[12\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[12\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[12\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[12\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[13\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[13\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[13\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[13\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[14\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[14\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[14\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[14\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[15\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[15\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[15\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[15\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[16\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[16\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[16\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[16\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[17\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[17\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[17\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[17\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[18\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[18\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[18\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[18\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[19\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[19\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[19\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[19\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[20\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[20\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[20\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[20\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[21\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[21\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[21\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[21\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[22\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[22\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[22\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[22\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[23\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[23\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[23\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[23\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[24\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[24\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[24\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[24\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[25\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[25\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[25\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[25\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[26\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[26\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[26\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[26\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[27\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[27\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[27\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[27\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[28\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[28\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[28\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[28\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[29\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[29\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[29\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[29\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[30\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[30\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[30\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[30\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[31\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[31\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[31\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[31\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[0\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[0\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[1\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[1\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[1\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[1\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[2\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[2\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[2\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[2\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[3\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[3\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[3\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[3\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[4\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[4\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[4\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[4\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[5\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[5\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[5\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[5\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[6\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[6\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[6\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[6\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[7\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[7\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[7\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[7\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[8\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[8\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[8\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[8\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[9\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[9\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[9\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[9\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[10\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[10\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[10\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[10\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[11\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[11\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[11\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[11\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[12\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[12\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[12\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[12\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[13\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[13\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[13\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[13\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[14\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[14\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[14\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[14\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[15\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[15\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[15\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[15\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[16\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[16\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[16\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[16\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[17\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[17\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[17\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[17\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[18\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[18\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[18\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[18\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[19\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[19\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[19\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[19\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[20\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[20\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[20\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[20\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[21\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[21\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[21\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[21\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[22\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[22\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[22\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[22\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[23\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[23\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[23\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[23\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[24\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[24\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[24\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[24\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[25\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[25\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[25\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[25\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[26\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[26\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[26\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[26\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[27\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[27\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[27\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[27\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[28\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[28\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[28\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[28\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[29\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[29\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[29\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[29\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[30\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[30\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[30\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[30\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[31\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[31\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[31\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[31\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591748849 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1523591748849 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523591751587 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523591755796 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591755796 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4649 " "Implemented 4649 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523591756141 ""} { "Info" "ICUT_CUT_TM_OPINS" "242 " "Implemented 242 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523591756141 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4341 " "Implemented 4341 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523591756141 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1523591756141 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523591756141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1066 " "Peak virtual memory: 1066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523591756168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 12 23:55:56 2018 " "Processing ended: Thu Apr 12 23:55:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523591756168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523591756168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523591756168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591756168 ""}
