-- VHDL Entity Poetic_test.poetic_tester.interface
--
-- Created:
--          by - jeann.UNKNOWN (DESKTOP-V46KISN)
--          at - 14:11:33 21.06.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;

ENTITY poetic_tester IS
    GENERIC( 
        adcBitNb   : integer  := 12;
        phaseBitNb : positive := 16
    );
    PORT( 
        CS_n     : IN     std_ulogic;
        Data     : IN     std_ulogic_vector (adcBitNb-1 DOWNTO 0);
        MOSI     : IN     std_ulogic;
        clockOut : IN     std_ulogic;
        MISO     : OUT    std_ulogic;
        SDO      : OUT    std_ulogic;
        clock    : OUT    std_ulogic;
        dacSel   : OUT    std_ulogic_vector (1 DOWNTO 0);
        data1    : OUT    std_ulogic_vector (adcBitNb-1 DOWNTO 0);
        enable   : OUT    std_ulogic;
        mode     : OUT    std_ulogic_vector (1 DOWNTO 0);
        phaseIn  : OUT    unsigned (phaseBitNb-1 DOWNTO 0);
        reset    : OUT    std_ulogic;
        send     : OUT    std_ulogic;
        slaveRd  : OUT    std_ulogic;
        trigger  : OUT    std_ulogic
    );

-- Declarations

END poetic_tester ;

