# Tiny Tapeout project information
project:
  title:        "test_1"      # Project title
  author:       "madeesha"    # Your name
  discord:      ""            # Your discord username (optional)
  description:  "just to check" # One line description of what your project does
  language:     "Verilog"     # HDL used
  clock_hz:     50000000      # Clock frequency in Hz

  # Tile size (area on silicon)
  tiles: "2x2"

  # Your top module name must start with "tt_um_"
  top_module:  "tt_um_example"

  # List your project's source files here (must be in ./src/)
  source_files:
    - "tt_um_example.v"
    - "clock_divider.v"
    - "controller.v"
    - "data_mem.v"
    - "debouncer.v"
    - "sev_seg_decorder.v"
    - "spi_interface.v"
    - "top_module.v"
    - "uart_rx.v"

# Pinout of your project
pinout:
  # Inputs
  ui[0]: "UART_RX"
  ui[1]: "DIN_EN"
  ui[2]: "START_SENDING"
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "SPI_CLK"
  uo[1]: "SPI_DATA"
  uo[2]: "CS_N"
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
