Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sat Jun 25 19:21:50 2022
| Host         : etbplus1241 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_utilization -hierarchical -file nexys4ddr_utilization_hierarchical_place.rpt
| Design       : nexys4ddr
| Device       : 7a100tcsg324-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
|          Instance          |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
| nexys4ddr                  |            (top) |       3131 |       3099 |      32 |    0 | 2716 |     15 |      8 |            4 |
|   (nexys4ddr)              |            (top) |        724 |        692 |      32 |    0 | 1442 |     14 |      0 |            0 |
|   VexRiscv                 |         VexRiscv |       2394 |       2394 |       0 |    0 | 1253 |      1 |      8 |            4 |
|     (VexRiscv)             |         VexRiscv |        887 |        887 |       0 |    0 | 1082 |      0 |      2 |            4 |
|     IBusCachedPlugin_cache | InstructionCache |        963 |        963 |       0 |    0 |  106 |      1 |      1 |            0 |
|     dataCache_1            |        DataCache |        544 |        544 |       0 |    0 |   65 |      0 |      5 |            0 |
|   servo                    |            servo |         13 |         13 |       0 |    0 |   21 |      0 |      0 |            0 |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


