

================================================================
== Vitis HLS Report for 'v_hcresampler_core_1'
================================================================
* Date:           Mon Aug 29 12:25:41 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  4.106 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min    |    max    | min |     max    |   Type  |
    +---------+------------+-----------+-----------+-----+------------+---------+
    |        2|  1073971194|  11.250 ns|  6.041 sec|    2|  1073971194|       no|
    +---------+------------+-----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                           |                                                |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186  |v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2  |        6|    32772|  33.750 ns|  0.184 ms|    6|  32772|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_722_1  |        0|  1073971192|  2 ~ 32776|          -|          -|  0 ~ 32767|        no|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     56|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     359|    616|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    109|    -|
|Register         |        -|    -|     291|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     650|    781|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186  |v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2  |        0|   0|  359|  616|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                      |                                                |        0|   0|  359|  616|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |loopWidth_fu_243_p2     |         +|   0|  0|  12|          12|          12|
    |y_2_fu_268_p2           |         +|   0|  0|  12|          11|           1|
    |cmp361011_i_fu_254_p2   |      icmp|   0|  0|  12|          12|           1|
    |icmp_ln722_fu_263_p2    |      icmp|   0|  0|  11|          11|          11|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |select_ln685_fu_226_p3  |    select|   0|  0|   3|           1|           1|
    |select_ln720_fu_233_p3  |    select|   0|  0|   2|           1|           1|
    |not_read15_fu_249_p2    |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  56|          50|          30|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |HwReg_height_blk_n           |   9|          2|    1|          2|
    |HwReg_height_c_blk_n         |   9|          2|    1|          2|
    |HwReg_width_blk_n            |   9|          2|    1|          2|
    |HwReg_width_c_blk_n          |   9|          2|    1|          2|
    |ap_NS_fsm                    |  37|          7|    1|          7|
    |ap_done                      |   9|          2|    1|          2|
    |stream_csc_read              |   9|          2|    1|          2|
    |stream_out_hresampled_write  |   9|          2|    1|          2|
    |y_1_fu_72                    |   9|          2|   11|         22|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 109|         23|   19|         43|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |HwReg_width_read_reg_429                                                |  11|   0|   11|          0|
    |ap_CS_fsm                                                               |   6|   0|    6|          0|
    |ap_done_reg                                                             |   1|   0|    1|          0|
    |cmp361011_i_reg_450                                                     |   1|   0|    1|          0|
    |filt_res1_fu_76                                                         |  64|   0|   64|          0|
    |grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg  |   1|   0|    1|          0|
    |loopHeight_reg_424                                                      |  11|   0|   11|          0|
    |loopWidth_reg_440                                                       |  12|   0|   12|          0|
    |not_read15_reg_445                                                      |   1|   0|    1|          0|
    |p_0_0_0_0_0516_21070_lcssa1096_i_fu_120                                 |   8|   0|    8|          0|
    |p_0_0_0_0_05241020_lcssa1043_i_fu_80                                    |   8|   0|    8|          0|
    |p_0_0_0_0_05241026_lcssa1052_i_fu_92                                    |   8|   0|    8|          0|
    |p_0_0_0_0_0_21073_lcssa1099_i_fu_124                                    |   8|   0|    8|          0|
    |p_0_1_0_0_01022_lcssa1046_i_fu_84                                       |   8|   0|    8|          0|
    |p_0_1_0_0_01028_lcssa1055_i_fu_96                                       |   8|   0|    8|          0|
    |p_0_1_0_0_01032_lcssa1058_i_fu_100                                      |   8|   0|    8|          0|
    |p_0_2_0_0_01024_lcssa1049_i_fu_88                                       |   8|   0|    8|          0|
    |p_lcssa10661084_i_fu_108                                                |   8|   0|    8|          0|
    |p_lcssa10681090_i_fu_112                                                |   8|   0|    8|          0|
    |p_lcssa10691093_i_fu_116                                                |   8|   0|    8|          0|
    |p_lcssa1078_i_fu_104                                                    |   8|   0|    8|          0|
    |pixbuf_y_val_V_1_fu_132                                                 |   8|   0|    8|          0|
    |pixbuf_y_val_V_2_fu_136                                                 |   8|   0|    8|          0|
    |pixbuf_y_val_V_2_load_reg_462                                           |   8|   0|    8|          0|
    |pixbuf_y_val_V_3_fu_140                                                 |   8|   0|    8|          0|
    |pixbuf_y_val_V_3_load_reg_467                                           |   8|   0|    8|          0|
    |pixbuf_y_val_V_4_fu_144                                                 |   8|   0|    8|          0|
    |pixbuf_y_val_V_4_load_reg_472                                           |   8|   0|    8|          0|
    |pixbuf_y_val_V_fu_128                                                   |   8|   0|    8|          0|
    |select_ln685_reg_435                                                    |   1|   0|    2|          1|
    |y_1_fu_72                                                               |  11|   0|   11|          0|
    |y_2_reg_457                                                             |  11|   0|   11|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   | 291|   0|  292|          1|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-----------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|   v_hcresampler_core.1|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|   v_hcresampler_core.1|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|   v_hcresampler_core.1|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|   v_hcresampler_core.1|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|   v_hcresampler_core.1|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|   v_hcresampler_core.1|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|   v_hcresampler_core.1|  return value|
|stream_csc_dout                       |   in|   24|     ap_fifo|             stream_csc|       pointer|
|stream_csc_num_data_valid             |   in|    5|     ap_fifo|             stream_csc|       pointer|
|stream_csc_fifo_cap                   |   in|    5|     ap_fifo|             stream_csc|       pointer|
|stream_csc_empty_n                    |   in|    1|     ap_fifo|             stream_csc|       pointer|
|stream_csc_read                       |  out|    1|     ap_fifo|             stream_csc|       pointer|
|HwReg_height_dout                     |   in|   11|     ap_fifo|           HwReg_height|       pointer|
|HwReg_height_num_data_valid           |   in|    2|     ap_fifo|           HwReg_height|       pointer|
|HwReg_height_fifo_cap                 |   in|    2|     ap_fifo|           HwReg_height|       pointer|
|HwReg_height_empty_n                  |   in|    1|     ap_fifo|           HwReg_height|       pointer|
|HwReg_height_read                     |  out|    1|     ap_fifo|           HwReg_height|       pointer|
|HwReg_width_dout                      |   in|   11|     ap_fifo|            HwReg_width|       pointer|
|HwReg_width_num_data_valid            |   in|    2|     ap_fifo|            HwReg_width|       pointer|
|HwReg_width_fifo_cap                  |   in|    2|     ap_fifo|            HwReg_width|       pointer|
|HwReg_width_empty_n                   |   in|    1|     ap_fifo|            HwReg_width|       pointer|
|HwReg_width_read                      |  out|    1|     ap_fifo|            HwReg_width|       pointer|
|p_read                                |   in|    1|     ap_none|                 p_read|        scalar|
|stream_out_hresampled_din             |  out|   24|     ap_fifo|  stream_out_hresampled|       pointer|
|stream_out_hresampled_num_data_valid  |   in|    5|     ap_fifo|  stream_out_hresampled|       pointer|
|stream_out_hresampled_fifo_cap        |   in|    5|     ap_fifo|  stream_out_hresampled|       pointer|
|stream_out_hresampled_full_n          |   in|    1|     ap_fifo|  stream_out_hresampled|       pointer|
|stream_out_hresampled_write           |  out|    1|     ap_fifo|  stream_out_hresampled|       pointer|
|HwReg_width_c_din                     |  out|   11|     ap_fifo|          HwReg_width_c|       pointer|
|HwReg_width_c_num_data_valid          |   in|    2|     ap_fifo|          HwReg_width_c|       pointer|
|HwReg_width_c_fifo_cap                |   in|    2|     ap_fifo|          HwReg_width_c|       pointer|
|HwReg_width_c_full_n                  |   in|    1|     ap_fifo|          HwReg_width_c|       pointer|
|HwReg_width_c_write                   |  out|    1|     ap_fifo|          HwReg_width_c|       pointer|
|HwReg_height_c_din                    |  out|   11|     ap_fifo|         HwReg_height_c|       pointer|
|HwReg_height_c_num_data_valid         |   in|    2|     ap_fifo|         HwReg_height_c|       pointer|
|HwReg_height_c_fifo_cap               |   in|    2|     ap_fifo|         HwReg_height_c|       pointer|
|HwReg_height_c_full_n                 |   in|    1|     ap_fifo|         HwReg_height_c|       pointer|
|HwReg_height_c_write                  |  out|    1|     ap_fifo|         HwReg_height_c|       pointer|
+--------------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 6 
6 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.10>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y_1 = alloca i32 1"   --->   Operation 7 'alloca' 'y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%filt_res1 = alloca i32 1"   --->   Operation 8 'alloca' 'filt_res1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0_0_0_05241020_lcssa1043_i = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_0_0_0_05241020_lcssa1043_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01022_lcssa1046_i = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_1_0_0_01022_lcssa1046_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_2_0_0_01024_lcssa1049_i = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_2_0_0_01024_lcssa1049_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_0_0_05241026_lcssa1052_i = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_0_0_0_05241026_lcssa1052_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01028_lcssa1055_i = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_1_0_0_01028_lcssa1055_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01032_lcssa1058_i = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_1_0_0_01032_lcssa1058_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_lcssa1078_i = alloca i32 1"   --->   Operation 15 'alloca' 'p_lcssa1078_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_lcssa10661084_i = alloca i32 1"   --->   Operation 16 'alloca' 'p_lcssa10661084_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_lcssa10681090_i = alloca i32 1"   --->   Operation 17 'alloca' 'p_lcssa10681090_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_lcssa10691093_i = alloca i32 1"   --->   Operation 18 'alloca' 'p_lcssa10691093_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0516_21070_lcssa1096_i = alloca i32 1"   --->   Operation 19 'alloca' 'p_0_0_0_0_0516_21070_lcssa1096_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_21073_lcssa1099_i = alloca i32 1"   --->   Operation 20 'alloca' 'p_0_0_0_0_0_21073_lcssa1099_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V = alloca i32 1"   --->   Operation 21 'alloca' 'pixbuf_y_val_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_1 = alloca i32 1"   --->   Operation 22 'alloca' 'pixbuf_y_val_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_2 = alloca i32 1"   --->   Operation 23 'alloca' 'pixbuf_y_val_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_3 = alloca i32 1"   --->   Operation 24 'alloca' 'pixbuf_y_val_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_4 = alloca i32 1"   --->   Operation 25 'alloca' 'pixbuf_y_val_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.05ns)   --->   "%p_read_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 26 'read' 'p_read_3' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_5_loc = alloca i64 1"   --->   Operation 27 'alloca' 'pixbuf_y_val_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.05ns)   --->   "%loopHeight = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %HwReg_height"   --->   Operation 28 'read' 'loopHeight' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (2.05ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i11P0A, i11 %HwReg_height_c, i11 %loopHeight"   --->   Operation 29 'write' 'write_ln0' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (2.05ns)   --->   "%HwReg_width_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %HwReg_width"   --->   Operation 30 'read' 'HwReg_width_read' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (2.05ns)   --->   "%write_ln677 = write void @_ssdm_op_Write.ap_fifo.i11P0A, i11 %HwReg_width_c, i11 %HwReg_width_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:677->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 31 'write' 'write_ln677' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln722 = store i11 0, i11 %y_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 32 'store' 'store_ln722' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.62>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %HwReg_height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %HwReg_height_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %HwReg_width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %HwReg_width_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_csc, void @empty_35, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_hresampled, void @empty_35, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.99ns)   --->   "%select_ln685 = select i1 %p_read_3, i2 0, i2 2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:685->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 39 'select' 'select_ln685' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node loopWidth)   --->   "%select_ln720 = select i1 %p_read_3, i12 0, i12 2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 40 'select' 'select_ln720' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node loopWidth)   --->   "%zext_ln720 = zext i11 %HwReg_width_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 41 'zext' 'zext_ln720' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.63ns) (out node of the LUT)   --->   "%loopWidth = add i12 %select_ln720, i12 %zext_ln720" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 42 'add' 'loopWidth' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.97ns)   --->   "%not_read15 = xor i1 %p_read_3, i1 1"   --->   Operation 43 'xor' 'not_read15' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.99ns)   --->   "%cmp361011_i = icmp_eq  i12 %loopWidth, i12 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 44 'icmp' 'cmp361011_i' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln722 = br void %VITIS_LOOP_724_2.i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 45 'br' 'br_ln722' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.88>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%y = load i11 %y_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 46 'load' 'y' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32767, i64 0"   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.88ns)   --->   "%icmp_ln722 = icmp_eq  i11 %y, i11 %loopHeight" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 48 'icmp' 'icmp_ln722' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.63ns)   --->   "%y_2 = add i11 %y, i11 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 49 'add' 'y_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln722 = br i1 %icmp_ln722, void %VITIS_LOOP_724_2.split.i, void %v_hcresampler_core.1.exit" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 50 'br' 'br_ln722' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln700 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 51 'specloopname' 'specloopname_ln700' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln724 = br i1 %cmp361011_i, void %for.body37.i.preheader, void %for.inc476.i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 52 'br' 'br_ln724' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_2_load = load i8 %pixbuf_y_val_V_2"   --->   Operation 53 'load' 'pixbuf_y_val_V_2_load' <Predicate = (!icmp_ln722 & !cmp361011_i)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_3_load = load i8 %pixbuf_y_val_V_3"   --->   Operation 54 'load' 'pixbuf_y_val_V_3_load' <Predicate = (!icmp_ln722 & !cmp361011_i)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_4_load = load i8 %pixbuf_y_val_V_4"   --->   Operation 55 'load' 'pixbuf_y_val_V_4_load' <Predicate = (!icmp_ln722 & !cmp361011_i)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 56 'wait' 'empty' <Predicate = (!icmp_ln722 & !cmp361011_i)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln438 = ret" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 57 'ret' 'ret_ln438' <Predicate = (icmp_ln722)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.57>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_0_0_0_0_05241026_lcssa1052_i_load = load i8 %p_0_0_0_0_05241026_lcssa1052_i"   --->   Operation 58 'load' 'p_0_0_0_0_05241026_lcssa1052_i_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_load = load i8 %pixbuf_y_val_V"   --->   Operation 59 'load' 'pixbuf_y_val_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (3.57ns)   --->   "%call_ln720 = call void @v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2, i8 %pixbuf_y_val_V_4_load, i8 %pixbuf_y_val_V_3_load, i8 %pixbuf_y_val_V_2_load, i8 %pixbuf_y_val_V_load, i8 %p_0_0_0_0_05241026_lcssa1052_i_load, i12 %loopWidth, i1 %not_read15, i2 %select_ln685, i11 %HwReg_width_read, i24 %stream_csc, i24 %stream_out_hresampled, i1 %p_read_3, i8 %pixbuf_y_val_V_4, i8 %pixbuf_y_val_V_3, i8 %pixbuf_y_val_V_2, i8 %pixbuf_y_val_V_1, i8 %pixbuf_y_val_V_5_loc, i8 %p_0_0_0_0_0_21073_lcssa1099_i, i8 %p_0_0_0_0_0516_21070_lcssa1096_i, i8 %p_lcssa10691093_i, i8 %p_lcssa10681090_i, i8 %p_lcssa10661084_i, i8 %p_lcssa1078_i, i8 %p_0_1_0_0_01032_lcssa1058_i, i8 %p_0_1_0_0_01028_lcssa1055_i, i8 %p_0_2_0_0_01024_lcssa1049_i, i8 %p_0_1_0_0_01022_lcssa1046_i, i8 %p_0_0_0_0_05241020_lcssa1043_i, i64 %filt_res1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 60 'call' 'call_ln720' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln720 = call void @v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2, i8 %pixbuf_y_val_V_4_load, i8 %pixbuf_y_val_V_3_load, i8 %pixbuf_y_val_V_2_load, i8 %pixbuf_y_val_V_load, i8 %p_0_0_0_0_05241026_lcssa1052_i_load, i12 %loopWidth, i1 %not_read15, i2 %select_ln685, i11 %HwReg_width_read, i24 %stream_csc, i24 %stream_out_hresampled, i1 %p_read_3, i8 %pixbuf_y_val_V_4, i8 %pixbuf_y_val_V_3, i8 %pixbuf_y_val_V_2, i8 %pixbuf_y_val_V_1, i8 %pixbuf_y_val_V_5_loc, i8 %p_0_0_0_0_0_21073_lcssa1099_i, i8 %p_0_0_0_0_0516_21070_lcssa1096_i, i8 %p_lcssa10691093_i, i8 %p_lcssa10681090_i, i8 %p_lcssa10661084_i, i8 %p_lcssa1078_i, i8 %p_0_1_0_0_01032_lcssa1058_i, i8 %p_0_1_0_0_01028_lcssa1055_i, i8 %p_0_2_0_0_01024_lcssa1049_i, i8 %p_0_1_0_0_01022_lcssa1046_i, i8 %p_0_0_0_0_05241020_lcssa1043_i, i64 %filt_res1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 61 'call' 'call_ln720' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.58>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_5_loc_load = load i8 %pixbuf_y_val_V_5_loc"   --->   Operation 62 'load' 'pixbuf_y_val_V_5_loc_load' <Predicate = (!cmp361011_i)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_5_loc_load, i8 %pixbuf_y_val_V"   --->   Operation 63 'store' 'store_ln0' <Predicate = (!cmp361011_i)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_5_loc_load, i8 %p_0_0_0_0_05241026_lcssa1052_i"   --->   Operation 64 'store' 'store_ln0' <Predicate = (!cmp361011_i)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc476.i"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!cmp361011_i)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln722 = store i11 %y_2, i11 %y_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 66 'store' 'store_ln722' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln722 = br void %VITIS_LOOP_724_2.i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 67 'br' 'br_ln722' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_csc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_out_hresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_width_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_height_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_1                                 (alloca           ) [ 0111111]
filt_res1                           (alloca           ) [ 0011111]
p_0_0_0_0_05241020_lcssa1043_i      (alloca           ) [ 0011111]
p_0_1_0_0_01022_lcssa1046_i         (alloca           ) [ 0011111]
p_0_2_0_0_01024_lcssa1049_i         (alloca           ) [ 0011111]
p_0_0_0_0_05241026_lcssa1052_i      (alloca           ) [ 0011111]
p_0_1_0_0_01028_lcssa1055_i         (alloca           ) [ 0011111]
p_0_1_0_0_01032_lcssa1058_i         (alloca           ) [ 0011111]
p_lcssa1078_i                       (alloca           ) [ 0011111]
p_lcssa10661084_i                   (alloca           ) [ 0011111]
p_lcssa10681090_i                   (alloca           ) [ 0011111]
p_lcssa10691093_i                   (alloca           ) [ 0011111]
p_0_0_0_0_0516_21070_lcssa1096_i    (alloca           ) [ 0011111]
p_0_0_0_0_0_21073_lcssa1099_i       (alloca           ) [ 0011111]
pixbuf_y_val_V                      (alloca           ) [ 0011111]
pixbuf_y_val_V_1                    (alloca           ) [ 0011111]
pixbuf_y_val_V_2                    (alloca           ) [ 0011111]
pixbuf_y_val_V_3                    (alloca           ) [ 0011111]
pixbuf_y_val_V_4                    (alloca           ) [ 0011111]
p_read_3                            (read             ) [ 0011111]
pixbuf_y_val_V_5_loc                (alloca           ) [ 0011111]
loopHeight                          (read             ) [ 0011111]
write_ln0                           (write            ) [ 0000000]
HwReg_width_read                    (read             ) [ 0011111]
write_ln677                         (write            ) [ 0000000]
store_ln722                         (store            ) [ 0000000]
specinterface_ln0                   (specinterface    ) [ 0000000]
specinterface_ln0                   (specinterface    ) [ 0000000]
specinterface_ln0                   (specinterface    ) [ 0000000]
specinterface_ln0                   (specinterface    ) [ 0000000]
specinterface_ln0                   (specinterface    ) [ 0000000]
specinterface_ln0                   (specinterface    ) [ 0000000]
select_ln685                        (select           ) [ 0001111]
select_ln720                        (select           ) [ 0000000]
zext_ln720                          (zext             ) [ 0000000]
loopWidth                           (add              ) [ 0001111]
not_read15                          (xor              ) [ 0001111]
cmp361011_i                         (icmp             ) [ 0001111]
br_ln722                            (br               ) [ 0000000]
y                                   (load             ) [ 0000000]
speclooptripcount_ln0               (speclooptripcount) [ 0000000]
icmp_ln722                          (icmp             ) [ 0001111]
y_2                                 (add              ) [ 0000111]
br_ln722                            (br               ) [ 0000000]
specloopname_ln700                  (specloopname     ) [ 0000000]
br_ln724                            (br               ) [ 0000000]
pixbuf_y_val_V_2_load               (load             ) [ 0000110]
pixbuf_y_val_V_3_load               (load             ) [ 0000110]
pixbuf_y_val_V_4_load               (load             ) [ 0000110]
empty                               (wait             ) [ 0000000]
ret_ln438                           (ret              ) [ 0000000]
p_0_0_0_0_05241026_lcssa1052_i_load (load             ) [ 0000010]
pixbuf_y_val_V_load                 (load             ) [ 0000010]
call_ln720                          (call             ) [ 0000000]
pixbuf_y_val_V_5_loc_load           (load             ) [ 0000000]
store_ln0                           (store            ) [ 0000000]
store_ln0                           (store            ) [ 0000000]
br_ln0                              (br               ) [ 0000000]
store_ln722                         (store            ) [ 0000000]
br_ln722                            (br               ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_csc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_csc"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="HwReg_height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="HwReg_width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_hresampled">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_hresampled"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="HwReg_width_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_width_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="HwReg_height_c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_height_c"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="y_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="filt_res1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filt_res1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_0_0_0_0_05241020_lcssa1043_i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_05241020_lcssa1043_i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_0_1_0_0_01022_lcssa1046_i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_01022_lcssa1046_i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_0_2_0_0_01024_lcssa1049_i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_2_0_0_01024_lcssa1049_i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_0_0_0_0_05241026_lcssa1052_i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_05241026_lcssa1052_i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_0_1_0_0_01028_lcssa1055_i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_01028_lcssa1055_i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_0_1_0_0_01032_lcssa1058_i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_01032_lcssa1058_i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_lcssa1078_i_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_lcssa1078_i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_lcssa10661084_i_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_lcssa10661084_i/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_lcssa10681090_i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_lcssa10681090_i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_lcssa10691093_i_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_lcssa10691093_i/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_0_0_0_0_0516_21070_lcssa1096_i_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0516_21070_lcssa1096_i/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_0_0_0_0_0_21073_lcssa1099_i_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0_21073_lcssa1099_i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="pixbuf_y_val_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="pixbuf_y_val_V_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="pixbuf_y_val_V_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="pixbuf_y_val_V_3_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_3/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="pixbuf_y_val_V_4_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_4/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="pixbuf_y_val_V_5_loc_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_5_loc/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_read_3_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="loopHeight_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="0"/>
<pin id="160" dir="0" index="1" bw="11" slack="0"/>
<pin id="161" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopHeight/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln0_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="11" slack="0"/>
<pin id="167" dir="0" index="2" bw="11" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="HwReg_width_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="0"/>
<pin id="174" dir="0" index="1" bw="11" slack="0"/>
<pin id="175" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_width_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_ln677_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="11" slack="0"/>
<pin id="181" dir="0" index="2" bw="11" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln677/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="2"/>
<pin id="189" dir="0" index="2" bw="8" slack="2"/>
<pin id="190" dir="0" index="3" bw="8" slack="2"/>
<pin id="191" dir="0" index="4" bw="8" slack="0"/>
<pin id="192" dir="0" index="5" bw="8" slack="0"/>
<pin id="193" dir="0" index="6" bw="12" slack="2"/>
<pin id="194" dir="0" index="7" bw="1" slack="2"/>
<pin id="195" dir="0" index="8" bw="2" slack="2"/>
<pin id="196" dir="0" index="9" bw="11" slack="3"/>
<pin id="197" dir="0" index="10" bw="24" slack="0"/>
<pin id="198" dir="0" index="11" bw="24" slack="0"/>
<pin id="199" dir="0" index="12" bw="1" slack="3"/>
<pin id="200" dir="0" index="13" bw="8" slack="3"/>
<pin id="201" dir="0" index="14" bw="8" slack="3"/>
<pin id="202" dir="0" index="15" bw="8" slack="3"/>
<pin id="203" dir="0" index="16" bw="8" slack="3"/>
<pin id="204" dir="0" index="17" bw="8" slack="3"/>
<pin id="205" dir="0" index="18" bw="8" slack="3"/>
<pin id="206" dir="0" index="19" bw="8" slack="3"/>
<pin id="207" dir="0" index="20" bw="8" slack="3"/>
<pin id="208" dir="0" index="21" bw="8" slack="3"/>
<pin id="209" dir="0" index="22" bw="8" slack="3"/>
<pin id="210" dir="0" index="23" bw="8" slack="3"/>
<pin id="211" dir="0" index="24" bw="8" slack="3"/>
<pin id="212" dir="0" index="25" bw="8" slack="3"/>
<pin id="213" dir="0" index="26" bw="8" slack="3"/>
<pin id="214" dir="0" index="27" bw="8" slack="3"/>
<pin id="215" dir="0" index="28" bw="8" slack="3"/>
<pin id="216" dir="0" index="29" bw="64" slack="3"/>
<pin id="217" dir="1" index="30" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln720/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln722_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="11" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln722/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="select_ln685_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="2" slack="0"/>
<pin id="229" dir="0" index="2" bw="2" slack="0"/>
<pin id="230" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln685/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="select_ln720_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="12" slack="0"/>
<pin id="236" dir="0" index="2" bw="12" slack="0"/>
<pin id="237" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln720/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln720_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="11" slack="1"/>
<pin id="242" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln720/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="loopWidth_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="0" index="1" bw="11" slack="0"/>
<pin id="246" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loopWidth/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="not_read15_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_read15/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="cmp361011_i_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="12" slack="0"/>
<pin id="256" dir="0" index="1" bw="12" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp361011_i/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="y_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="11" slack="2"/>
<pin id="262" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln722_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="0"/>
<pin id="265" dir="0" index="1" bw="11" slack="2"/>
<pin id="266" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln722/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="y_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="pixbuf_y_val_V_2_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="2"/>
<pin id="276" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_2_load/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="pixbuf_y_val_V_3_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="2"/>
<pin id="279" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_3_load/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="pixbuf_y_val_V_4_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="2"/>
<pin id="282" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_4_load/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_0_0_0_0_05241026_lcssa1052_i_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="3"/>
<pin id="285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_05241026_lcssa1052_i_load/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="pixbuf_y_val_V_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="3"/>
<pin id="289" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_load/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="pixbuf_y_val_V_5_loc_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="5"/>
<pin id="293" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_5_loc_load/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln0_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="5"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln0_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="5"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln722_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="3"/>
<pin id="306" dir="0" index="1" bw="11" slack="5"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln722/6 "/>
</bind>
</comp>

<comp id="308" class="1005" name="y_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="0"/>
<pin id="310" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="315" class="1005" name="filt_res1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="3"/>
<pin id="317" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="filt_res1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="p_0_0_0_0_05241020_lcssa1043_i_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="3"/>
<pin id="322" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_05241020_lcssa1043_i "/>
</bind>
</comp>

<comp id="325" class="1005" name="p_0_1_0_0_01022_lcssa1046_i_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="3"/>
<pin id="327" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_01022_lcssa1046_i "/>
</bind>
</comp>

<comp id="330" class="1005" name="p_0_2_0_0_01024_lcssa1049_i_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="3"/>
<pin id="332" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_0_2_0_0_01024_lcssa1049_i "/>
</bind>
</comp>

<comp id="335" class="1005" name="p_0_0_0_0_05241026_lcssa1052_i_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="3"/>
<pin id="337" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_05241026_lcssa1052_i "/>
</bind>
</comp>

<comp id="341" class="1005" name="p_0_1_0_0_01028_lcssa1055_i_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="3"/>
<pin id="343" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_01028_lcssa1055_i "/>
</bind>
</comp>

<comp id="346" class="1005" name="p_0_1_0_0_01032_lcssa1058_i_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="3"/>
<pin id="348" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_01032_lcssa1058_i "/>
</bind>
</comp>

<comp id="351" class="1005" name="p_lcssa1078_i_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="3"/>
<pin id="353" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_lcssa1078_i "/>
</bind>
</comp>

<comp id="356" class="1005" name="p_lcssa10661084_i_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="3"/>
<pin id="358" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_lcssa10661084_i "/>
</bind>
</comp>

<comp id="361" class="1005" name="p_lcssa10681090_i_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="3"/>
<pin id="363" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_lcssa10681090_i "/>
</bind>
</comp>

<comp id="366" class="1005" name="p_lcssa10691093_i_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="3"/>
<pin id="368" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_lcssa10691093_i "/>
</bind>
</comp>

<comp id="371" class="1005" name="p_0_0_0_0_0516_21070_lcssa1096_i_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="3"/>
<pin id="373" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0516_21070_lcssa1096_i "/>
</bind>
</comp>

<comp id="376" class="1005" name="p_0_0_0_0_0_21073_lcssa1099_i_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="3"/>
<pin id="378" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0_21073_lcssa1099_i "/>
</bind>
</comp>

<comp id="381" class="1005" name="pixbuf_y_val_V_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="3"/>
<pin id="383" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V "/>
</bind>
</comp>

<comp id="387" class="1005" name="pixbuf_y_val_V_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="3"/>
<pin id="389" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="pixbuf_y_val_V_2_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="2"/>
<pin id="394" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_2 "/>
</bind>
</comp>

<comp id="398" class="1005" name="pixbuf_y_val_V_3_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="2"/>
<pin id="400" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_3 "/>
</bind>
</comp>

<comp id="404" class="1005" name="pixbuf_y_val_V_4_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="2"/>
<pin id="406" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_4 "/>
</bind>
</comp>

<comp id="410" class="1005" name="p_read_3_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="418" class="1005" name="pixbuf_y_val_V_5_loc_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="3"/>
<pin id="420" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_5_loc "/>
</bind>
</comp>

<comp id="424" class="1005" name="loopHeight_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="11" slack="2"/>
<pin id="426" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="loopHeight "/>
</bind>
</comp>

<comp id="429" class="1005" name="HwReg_width_read_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="11" slack="1"/>
<pin id="431" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="HwReg_width_read "/>
</bind>
</comp>

<comp id="435" class="1005" name="select_ln685_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="2"/>
<pin id="437" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln685 "/>
</bind>
</comp>

<comp id="440" class="1005" name="loopWidth_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="12" slack="2"/>
<pin id="442" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="loopWidth "/>
</bind>
</comp>

<comp id="445" class="1005" name="not_read15_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="2"/>
<pin id="447" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="not_read15 "/>
</bind>
</comp>

<comp id="450" class="1005" name="cmp361011_i_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp361011_i "/>
</bind>
</comp>

<comp id="457" class="1005" name="y_2_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="11" slack="3"/>
<pin id="459" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="462" class="1005" name="pixbuf_y_val_V_2_load_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="2"/>
<pin id="464" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_2_load "/>
</bind>
</comp>

<comp id="467" class="1005" name="pixbuf_y_val_V_3_load_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="2"/>
<pin id="469" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_3_load "/>
</bind>
</comp>

<comp id="472" class="1005" name="pixbuf_y_val_V_4_load_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="2"/>
<pin id="474" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_4_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="158" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="172" pin="2"/><net_sink comp="178" pin=2"/></net>

<net id="218"><net_src comp="70" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="186" pin=10"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="186" pin=11"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="52" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="247"><net_src comp="233" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="54" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="243" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="50" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="260" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="62" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="286"><net_src comp="283" pin="1"/><net_sink comp="186" pin=5"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="298"><net_src comp="291" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="291" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="311"><net_src comp="72" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="318"><net_src comp="76" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="186" pin=29"/></net>

<net id="323"><net_src comp="80" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="186" pin=28"/></net>

<net id="328"><net_src comp="84" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="186" pin=27"/></net>

<net id="333"><net_src comp="88" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="186" pin=26"/></net>

<net id="338"><net_src comp="92" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="344"><net_src comp="96" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="186" pin=25"/></net>

<net id="349"><net_src comp="100" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="186" pin=24"/></net>

<net id="354"><net_src comp="104" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="186" pin=23"/></net>

<net id="359"><net_src comp="108" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="186" pin=22"/></net>

<net id="364"><net_src comp="112" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="186" pin=21"/></net>

<net id="369"><net_src comp="116" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="186" pin=20"/></net>

<net id="374"><net_src comp="120" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="186" pin=19"/></net>

<net id="379"><net_src comp="124" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="186" pin=18"/></net>

<net id="384"><net_src comp="128" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="390"><net_src comp="132" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="186" pin=16"/></net>

<net id="395"><net_src comp="136" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="186" pin=15"/></net>

<net id="401"><net_src comp="140" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="186" pin=14"/></net>

<net id="407"><net_src comp="144" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="186" pin=13"/></net>

<net id="413"><net_src comp="152" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="417"><net_src comp="410" pin="1"/><net_sink comp="186" pin=12"/></net>

<net id="421"><net_src comp="148" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="186" pin=17"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="427"><net_src comp="158" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="432"><net_src comp="172" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="186" pin=9"/></net>

<net id="438"><net_src comp="226" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="186" pin=8"/></net>

<net id="443"><net_src comp="243" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="186" pin=6"/></net>

<net id="448"><net_src comp="249" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="186" pin=7"/></net>

<net id="453"><net_src comp="254" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="460"><net_src comp="268" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="465"><net_src comp="274" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="186" pin=3"/></net>

<net id="470"><net_src comp="277" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="475"><net_src comp="280" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="186" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_hresampled | {4 5 }
	Port: HwReg_width_c | {1 }
	Port: HwReg_height_c | {1 }
 - Input state : 
	Port: v_hcresampler_core.1 : stream_csc | {4 5 }
	Port: v_hcresampler_core.1 : HwReg_height | {1 }
	Port: v_hcresampler_core.1 : HwReg_width | {1 }
	Port: v_hcresampler_core.1 : p_read | {1 }
  - Chain level:
	State 1
		store_ln722 : 1
	State 2
		loopWidth : 1
		cmp361011_i : 2
	State 3
		icmp_ln722 : 1
		y_2 : 1
		br_ln722 : 2
	State 4
		call_ln720 : 1
	State 5
	State 6
		store_ln0 : 1
		store_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|
| Operation|                      Functional Unit                      |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|   call   | grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186 |  1.588  |   188   |   309   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|    add   |                      loopWidth_fu_243                     |    0    |    0    |    12   |
|          |                         y_2_fu_268                        |    0    |    0    |    12   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|   icmp   |                     cmp361011_i_fu_254                    |    0    |    0    |    12   |
|          |                     icmp_ln722_fu_263                     |    0    |    0    |    11   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|  select  |                    select_ln685_fu_226                    |    0    |    0    |    2    |
|          |                    select_ln720_fu_233                    |    0    |    0    |    12   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|    xor   |                     not_read15_fu_249                     |    0    |    0    |    2    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                    p_read_3_read_fu_152                   |    0    |    0    |    0    |
|   read   |                   loopHeight_read_fu_158                  |    0    |    0    |    0    |
|          |                HwReg_width_read_read_fu_172               |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|   write  |                   write_ln0_write_fu_164                  |    0    |    0    |    0    |
|          |                  write_ln677_write_fu_178                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|   zext   |                     zext_ln720_fu_240                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|   Total  |                                                           |  1.588  |   188   |   372   |
|----------|-----------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|        HwReg_width_read_reg_429        |   11   |
|           cmp361011_i_reg_450          |    1   |
|            filt_res1_reg_315           |   64   |
|           loopHeight_reg_424           |   11   |
|            loopWidth_reg_440           |   12   |
|           not_read15_reg_445           |    1   |
|p_0_0_0_0_0516_21070_lcssa1096_i_reg_371|    8   |
| p_0_0_0_0_05241020_lcssa1043_i_reg_320 |    8   |
| p_0_0_0_0_05241026_lcssa1052_i_reg_335 |    8   |
|  p_0_0_0_0_0_21073_lcssa1099_i_reg_376 |    8   |
|   p_0_1_0_0_01022_lcssa1046_i_reg_325  |    8   |
|   p_0_1_0_0_01028_lcssa1055_i_reg_341  |    8   |
|   p_0_1_0_0_01032_lcssa1058_i_reg_346  |    8   |
|   p_0_2_0_0_01024_lcssa1049_i_reg_330  |    8   |
|        p_lcssa10661084_i_reg_356       |    8   |
|        p_lcssa10681090_i_reg_361       |    8   |
|        p_lcssa10691093_i_reg_366       |    8   |
|          p_lcssa1078_i_reg_351         |    8   |
|            p_read_3_reg_410            |    1   |
|        pixbuf_y_val_V_1_reg_387        |    8   |
|      pixbuf_y_val_V_2_load_reg_462     |    8   |
|        pixbuf_y_val_V_2_reg_392        |    8   |
|      pixbuf_y_val_V_3_load_reg_467     |    8   |
|        pixbuf_y_val_V_3_reg_398        |    8   |
|      pixbuf_y_val_V_4_load_reg_472     |    8   |
|        pixbuf_y_val_V_4_reg_404        |    8   |
|      pixbuf_y_val_V_5_loc_reg_418      |    8   |
|         pixbuf_y_val_V_reg_381         |    8   |
|          select_ln685_reg_435          |    2   |
|               y_1_reg_308              |   11   |
|               y_2_reg_457              |   11   |
+----------------------------------------+--------+
|                  Total                 |   293  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   188  |   372  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   293  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   481  |   372  |
+-----------+--------+--------+--------+
