#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Oct  5 02:14:27 2017
# Process ID: 11865
# Current directory: /home/yarib/ZYBO_projects/Drivers/adc
# Command line: vivado
# Log file: /home/yarib/ZYBO_projects/Drivers/adc/vivado.log
# Journal file: /home/yarib/ZYBO_projects/Drivers/adc/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yarib/ZYBO_projects/Hardware/ip_repo/ESPI_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 5861.332 ; gain = 139.766 ; free physical = 187 ; free virtual = 7992
open_bd_design {/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ccc_design.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - pmod
Adding component instance block -- user.org:user:ESPI:1.0 - ESPI_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - zybo
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <ccc_design> from BD file </home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ccc_design.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 5964.137 ; gain = 102.805 ; free physical = 126 ; free virtual = 7788
open_bd_design {/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ccc_design.bd}
ipx::edit_ip_in_project -upgrade true -name ESPI_v1_0_project -directory /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.tmp/ESPI_v1_0_project /home/yarib/ZYBO_projects/Hardware/ip_repo/ESPI_1.0/component.xml
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yarib/ZYBO_projects/Hardware/ip_repo/ESPI_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.tmp/ESPI_v1_0_project/ESPI_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Oct  6 15:57:02 2017...
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design -force
reset_target all [get_files  /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ccc_design.bd]
export_ip_user_files -of_objects  [get_files  /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ccc_design.bd] -sync -no_script -force -quiet
save_bd_design
Wrote  : </home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ccc_design.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'ccc_design.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/hdl/ccc_design.vhd
VHDL Output written to : /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/hdl/ccc_design_wrapper.vhd
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ccc_design_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ccc_design_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ccc_design_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] ccc_design_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ccc_design_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ccc_design_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ccc_design_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ccc_design_rst_processing_system7_0_100M_0'...
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ccc_design_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ccc_design_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ccc_design_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ccc_design_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ccc_design_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ccc_design_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ccc_design_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ccc_design_axi_gpio_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ccc_design_axi_gpio_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ccc_design_axi_gpio_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ccc_design_axi_gpio_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ccc_design_axi_gpio_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ccc_design_ESPI_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ccc_design_ESPI_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ccc_design_ESPI_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'ccc_design_ESPI_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ESPI_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ccc_design_axi_timer_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ccc_design_axi_timer_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ccc_design_axi_timer_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ccc_design_axi_timer_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ccc_design_axi_timer_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ccc_design_axi_timer_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ccc_design_axi_timer_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ccc_design_axi_timer_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ccc_design_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ccc_design_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ccc_design_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ccc_design_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ccc_design_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block zybo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ccc_design_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ccc_design_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ccc_design_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ccc_design_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/hw_handoff/ccc_design.hwh
Generated Block Design Tcl file /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/hw_handoff/ccc_design_bd.tcl
Generated Hardware Definition File /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/hdl/ccc_design.hwdef
[Sat Oct  7 01:07:32 2017] Launched synth_1...
Run output will be captured here: /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.runs/synth_1/runme.log
[Sat Oct  7 01:07:32 2017] Launched impl_1...
Run output will be captured here: /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 6206.203 ; gain = 119.426 ; free physical = 150 ; free virtual = 6057
file copy -force /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.runs/impl_1/ccc_design_wrapper.sysdef /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.sdk/ccc_design_wrapper.hdf

launch_sdk -workspace /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.sdk -hwspec /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.sdk/ccc_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.sdk -hwspec /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.sdk/ccc_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
