# //  Questa Sim-64
# //  Version 10.5c_4 linux_x86_64 Nov 30 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
source sim_tpg.tcl
# QuestaSim-64 vlog 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 20:23:30 on Jan 09,2022
# vlog -reportprogress 300 -work ./work ../lfsr/lfsr.v 
# -- Compiling module lfsr
# 
# Top level modules:
# 	lfsr
# End time: 20:23:30 on Jan 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 20:23:31 on Jan 09,2022
# vlog -reportprogress 300 -work ./work ../phase_shifter/phase_shifter.v 
# -- Compiling module phase_shifter
# 
# Top level modules:
# 	phase_shifter
# End time: 20:23:31 on Jan 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 20:23:32 on Jan 09,2022
# vcom -reportprogress 300 -93 -work ./work ../../clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# End time: 20:23:32 on Jan 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 20:23:34 on Jan 09,2022
# vlog -reportprogress 300 -work ./work ../tb_tpg.v 
# -- Compiling module tb_tpg
# 
# Top level modules:
# 	tb_tpg
# End time: 20:23:34 on Jan 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.tb_tpg 
# Start time: 20:23:35 on Jan 09,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../phase_shifter/phase_shifter.v(32): (vopt-2576) [BSOB] - Bit-select into 'din' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(46): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# Error loading design
# End time: 20:23:37 on Jan 09,2022, Elapsed time: 0:00:02
# Errors: 2, Warnings: 1
# No Design Loaded!
vlog -work ./work ../phase_shifter/phase_shifter.v
# QuestaSim-64 vlog 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 20:28:41 on Jan 09,2022
# vlog -reportprogress 300 -work ./work ../phase_shifter/phase_shifter.v 
# -- Compiling module phase_shifter
# 
# Top level modules:
# 	phase_shifter
# End time: 20:28:41 on Jan 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_tpg
# vsim work.tb_tpg 
# Start time: 20:28:54 on Jan 09,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_tpg(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)#1
add wave *
run 1000 ns
quit -sim
# End time: 20:32:56 on Jan 09,2022, Elapsed time: 0:04:02
# Errors: 0, Warnings: 0
vlog -work ./work ../phase_shifter/phase_shifter.v
# QuestaSim-64 vlog 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 20:33:26 on Jan 09,2022
# vlog -reportprogress 300 -work ./work ../phase_shifter/phase_shifter.v 
# -- Compiling module phase_shifter
# 
# Top level modules:
# 	phase_shifter
# End time: 20:33:27 on Jan 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_tpg
# vsim work.tb_tpg 
# Start time: 20:33:35 on Jan 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_tpg(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)#1
add wave *
quit -sim
# End time: 20:39:10 on Jan 09,2022, Elapsed time: 0:05:35
# Errors: 0, Warnings: 0
vlog -work ./work ../phase_shifter/phase_shifter.v
# QuestaSim-64 vlog 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 20:39:18 on Jan 09,2022
# vlog -reportprogress 300 -work ./work ../phase_shifter/phase_shifter.v 
# -- Compiling module phase_shifter
# 
# Top level modules:
# 	phase_shifter
# End time: 20:39:18 on Jan 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_tpg
# vsim work.tb_tpg 
# Start time: 20:39:29 on Jan 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# Error loading design
# End time: 20:39:33 on Jan 09,2022, Elapsed time: 0:00:04
# Errors: 21, Warnings: 0
vlog -work ./work ../phase_shifter/phase_shifter.v
# QuestaSim-64 vlog 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 20:39:55 on Jan 09,2022
# vlog -reportprogress 300 -work ./work ../phase_shifter/phase_shifter.v 
# -- Compiling module phase_shifter
# 
# Top level modules:
# 	phase_shifter
# End time: 20:39:55 on Jan 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_tpg
# vsim work.tb_tpg 
# Start time: 20:40:00 on Jan 09,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: ../phase_shifter/phase_shifter.v(43): (vopt-2884) Bit-select into 'dout' is out of bounds.
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# Error loading design
# End time: 20:40:04 on Jan 09,2022, Elapsed time: 0:00:04
# Errors: 10, Warnings: 0
vlog -work ./work ../phase_shifter/phase_shifter.v
# QuestaSim-64 vlog 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 20:41:51 on Jan 09,2022
# vlog -reportprogress 300 -work ./work ../phase_shifter/phase_shifter.v 
# -- Compiling module phase_shifter
# 
# Top level modules:
# 	phase_shifter
# End time: 20:41:51 on Jan 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_tpg
# vsim work.tb_tpg 
# Start time: 20:41:55 on Jan 09,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_tpg(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)#1
add wave *
run 1000 ns
# Causality operation skipped due to absence of debug database file
quit -sim
# End time: 20:46:54 on Jan 09,2022, Elapsed time: 0:04:59
# Errors: 0, Warnings: 1
