INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/stepa/VivadoProjects/lab2/lab2.srcs/sim_1/new/Sorting20Full.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sorting20Full
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/stepa/VivadoProjects/lab2/lab2.srcs/sim_1/new/Sorting20Line.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sorting20Line
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/stepa/VivadoProjects/lab2/lab2.srcs/sim_1/new/SortingBlock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SortingBlock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/stepa/VivadoProjects/lab2/lab2.srcs/sources_1/new/Test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
