
TEST_007_Servo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050fc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  0800529c  0800529c  0001529c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080054bc  080054bc  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  080054bc  080054bc  000154bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080054c4  080054c4  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080054c4  080054c4  000154c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080054c8  080054c8  000154c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080054cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  20000068  08005534  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000268  08005534  00020268  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d013  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d8d  00000000  00000000  0002d0ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c90  00000000  00000000  0002ee80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009c9  00000000  00000000  0002fb10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000171f5  00000000  00000000  000304d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e1f7  00000000  00000000  000476ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008ffdc  00000000  00000000  000558c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004154  00000000  00000000  000e58a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000e99f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005284 	.word	0x08005284

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08005284 	.word	0x08005284

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b084      	sub	sp, #16
 8000580:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000582:	f000 fc3f 	bl	8000e04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000586:	f000 f857 	bl	8000638 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058a:	f000 f95f 	bl	800084c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800058e:	f000 f933 	bl	80007f8 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000592:	f000 f8bb 	bl	800070c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  //int st = 0;

  int min = htim3.Instance->ARR * 25 / 1000;
 8000596:	4b21      	ldr	r3, [pc, #132]	; (800061c <main+0xa0>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800059c:	4613      	mov	r3, r2
 800059e:	009b      	lsls	r3, r3, #2
 80005a0:	4413      	add	r3, r2
 80005a2:	009a      	lsls	r2, r3, #2
 80005a4:	4413      	add	r3, r2
 80005a6:	4a1e      	ldr	r2, [pc, #120]	; (8000620 <main+0xa4>)
 80005a8:	fba2 2303 	umull	r2, r3, r2, r3
 80005ac:	099b      	lsrs	r3, r3, #6
 80005ae:	60fb      	str	r3, [r7, #12]
  int max = htim3.Instance->ARR * 125 / 1000;
 80005b0:	4b1a      	ldr	r3, [pc, #104]	; (800061c <main+0xa0>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80005b6:	4613      	mov	r3, r2
 80005b8:	015b      	lsls	r3, r3, #5
 80005ba:	1a9b      	subs	r3, r3, r2
 80005bc:	009b      	lsls	r3, r3, #2
 80005be:	4413      	add	r3, r2
 80005c0:	4a17      	ldr	r2, [pc, #92]	; (8000620 <main+0xa4>)
 80005c2:	fba2 2303 	umull	r2, r3, r2, r3
 80005c6:	099b      	lsrs	r3, r3, #6
 80005c8:	60bb      	str	r3, [r7, #8]
  int cval = min, dr = 1;
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	603b      	str	r3, [r7, #0]
 80005ce:	2301      	movs	r3, #1
 80005d0:	607b      	str	r3, [r7, #4]

  ProgramStart("Motor Control - Servo");
 80005d2:	4814      	ldr	r0, [pc, #80]	; (8000624 <main+0xa8>)
 80005d4:	f000 fa00 	bl	80009d8 <ProgramStart>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80005d8:	2104      	movs	r1, #4
 80005da:	4810      	ldr	r0, [pc, #64]	; (800061c <main+0xa0>)
 80005dc:	f001 fc84 	bl	8001ee8 <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("ARR : %d min :%d max : %d\r\n", htim3.Instance->ARR, min , max);
 80005e0:	4b0e      	ldr	r3, [pc, #56]	; (800061c <main+0xa0>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80005e6:	68bb      	ldr	r3, [r7, #8]
 80005e8:	68fa      	ldr	r2, [r7, #12]
 80005ea:	480f      	ldr	r0, [pc, #60]	; (8000628 <main+0xac>)
 80005ec:	f002 ff60 	bl	80034b0 <iprintf>
//        htim3.Instance->CCR2 += 200;
//        if(htim3.Instance->CCR2 > 4000) st = 1;
//     }45
//     HAL_Delay(50);
     //pro
     printf("Input angle :"); scanf("%d",&cval);
 80005f0:	480e      	ldr	r0, [pc, #56]	; (800062c <main+0xb0>)
 80005f2:	f002 ff5d 	bl	80034b0 <iprintf>
 80005f6:	463b      	mov	r3, r7
 80005f8:	4619      	mov	r1, r3
 80005fa:	480d      	ldr	r0, [pc, #52]	; (8000630 <main+0xb4>)
 80005fc:	f002 ffc6 	bl	800358c <iscanf>
     htim3.Instance->CCR2 = cval;
 8000600:	683a      	ldr	r2, [r7, #0]
 8000602:	4b06      	ldr	r3, [pc, #24]	; (800061c <main+0xa0>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	639a      	str	r2, [r3, #56]	; 0x38
     printf("Angle : %d\r\n",cval);
 8000608:	683b      	ldr	r3, [r7, #0]
 800060a:	4619      	mov	r1, r3
 800060c:	4809      	ldr	r0, [pc, #36]	; (8000634 <main+0xb8>)
 800060e:	f002 ff4f 	bl	80034b0 <iprintf>
     HAL_Delay(20);
 8000612:	2014      	movs	r0, #20
 8000614:	f000 fc68 	bl	8000ee8 <HAL_Delay>
  {
 8000618:	e7ea      	b.n	80005f0 <main+0x74>
 800061a:	bf00      	nop
 800061c:	20000084 	.word	0x20000084
 8000620:	10624dd3 	.word	0x10624dd3
 8000624:	0800529c 	.word	0x0800529c
 8000628:	080052b4 	.word	0x080052b4
 800062c:	080052d0 	.word	0x080052d0
 8000630:	080052e0 	.word	0x080052e0
 8000634:	080052e4 	.word	0x080052e4

08000638 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b094      	sub	sp, #80	; 0x50
 800063c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800063e:	f107 0320 	add.w	r3, r7, #32
 8000642:	2230      	movs	r2, #48	; 0x30
 8000644:	2100      	movs	r1, #0
 8000646:	4618      	mov	r0, r3
 8000648:	f003 f958 	bl	80038fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800064c:	f107 030c 	add.w	r3, r7, #12
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
 8000654:	605a      	str	r2, [r3, #4]
 8000656:	609a      	str	r2, [r3, #8]
 8000658:	60da      	str	r2, [r3, #12]
 800065a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800065c:	2300      	movs	r3, #0
 800065e:	60bb      	str	r3, [r7, #8]
 8000660:	4b28      	ldr	r3, [pc, #160]	; (8000704 <SystemClock_Config+0xcc>)
 8000662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000664:	4a27      	ldr	r2, [pc, #156]	; (8000704 <SystemClock_Config+0xcc>)
 8000666:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800066a:	6413      	str	r3, [r2, #64]	; 0x40
 800066c:	4b25      	ldr	r3, [pc, #148]	; (8000704 <SystemClock_Config+0xcc>)
 800066e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000670:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000674:	60bb      	str	r3, [r7, #8]
 8000676:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000678:	2300      	movs	r3, #0
 800067a:	607b      	str	r3, [r7, #4]
 800067c:	4b22      	ldr	r3, [pc, #136]	; (8000708 <SystemClock_Config+0xd0>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4a21      	ldr	r2, [pc, #132]	; (8000708 <SystemClock_Config+0xd0>)
 8000682:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000686:	6013      	str	r3, [r2, #0]
 8000688:	4b1f      	ldr	r3, [pc, #124]	; (8000708 <SystemClock_Config+0xd0>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000690:	607b      	str	r3, [r7, #4]
 8000692:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000694:	2302      	movs	r3, #2
 8000696:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000698:	2301      	movs	r3, #1
 800069a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800069c:	2310      	movs	r3, #16
 800069e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a0:	2302      	movs	r3, #2
 80006a2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006a4:	2300      	movs	r3, #0
 80006a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006a8:	2310      	movs	r3, #16
 80006aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006ac:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80006b0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006b2:	2304      	movs	r3, #4
 80006b4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006b6:	2304      	movs	r3, #4
 80006b8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ba:	f107 0320 	add.w	r3, r7, #32
 80006be:	4618      	mov	r0, r3
 80006c0:	f000 fed2 	bl	8001468 <HAL_RCC_OscConfig>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d001      	beq.n	80006ce <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006ca:	f000 f92d 	bl	8000928 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ce:	230f      	movs	r3, #15
 80006d0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006d2:	2302      	movs	r3, #2
 80006d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d6:	2300      	movs	r3, #0
 80006d8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006de:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006e0:	2300      	movs	r3, #0
 80006e2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006e4:	f107 030c 	add.w	r3, r7, #12
 80006e8:	2102      	movs	r1, #2
 80006ea:	4618      	mov	r0, r3
 80006ec:	f001 f934 	bl	8001958 <HAL_RCC_ClockConfig>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80006f6:	f000 f917 	bl	8000928 <Error_Handler>
  }
}
 80006fa:	bf00      	nop
 80006fc:	3750      	adds	r7, #80	; 0x50
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	40023800 	.word	0x40023800
 8000708:	40007000 	.word	0x40007000

0800070c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b08e      	sub	sp, #56	; 0x38
 8000710:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000712:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
 800071a:	605a      	str	r2, [r3, #4]
 800071c:	609a      	str	r2, [r3, #8]
 800071e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000720:	f107 0320 	add.w	r3, r7, #32
 8000724:	2200      	movs	r2, #0
 8000726:	601a      	str	r2, [r3, #0]
 8000728:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800072a:	1d3b      	adds	r3, r7, #4
 800072c:	2200      	movs	r2, #0
 800072e:	601a      	str	r2, [r3, #0]
 8000730:	605a      	str	r2, [r3, #4]
 8000732:	609a      	str	r2, [r3, #8]
 8000734:	60da      	str	r2, [r3, #12]
 8000736:	611a      	str	r2, [r3, #16]
 8000738:	615a      	str	r2, [r3, #20]
 800073a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800073c:	4b2c      	ldr	r3, [pc, #176]	; (80007f0 <MX_TIM3_Init+0xe4>)
 800073e:	4a2d      	ldr	r2, [pc, #180]	; (80007f4 <MX_TIM3_Init+0xe8>)
 8000740:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 42-1;
 8000742:	4b2b      	ldr	r3, [pc, #172]	; (80007f0 <MX_TIM3_Init+0xe4>)
 8000744:	2229      	movs	r2, #41	; 0x29
 8000746:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000748:	4b29      	ldr	r3, [pc, #164]	; (80007f0 <MX_TIM3_Init+0xe4>)
 800074a:	2200      	movs	r2, #0
 800074c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 40000-1;
 800074e:	4b28      	ldr	r3, [pc, #160]	; (80007f0 <MX_TIM3_Init+0xe4>)
 8000750:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8000754:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000756:	4b26      	ldr	r3, [pc, #152]	; (80007f0 <MX_TIM3_Init+0xe4>)
 8000758:	2200      	movs	r2, #0
 800075a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800075c:	4b24      	ldr	r3, [pc, #144]	; (80007f0 <MX_TIM3_Init+0xe4>)
 800075e:	2200      	movs	r2, #0
 8000760:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000762:	4823      	ldr	r0, [pc, #140]	; (80007f0 <MX_TIM3_Init+0xe4>)
 8000764:	f001 fb18 	bl	8001d98 <HAL_TIM_Base_Init>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800076e:	f000 f8db 	bl	8000928 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000772:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000776:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000778:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800077c:	4619      	mov	r1, r3
 800077e:	481c      	ldr	r0, [pc, #112]	; (80007f0 <MX_TIM3_Init+0xe4>)
 8000780:	f001 fd24 	bl	80021cc <HAL_TIM_ConfigClockSource>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800078a:	f000 f8cd 	bl	8000928 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800078e:	4818      	ldr	r0, [pc, #96]	; (80007f0 <MX_TIM3_Init+0xe4>)
 8000790:	f001 fb51 	bl	8001e36 <HAL_TIM_PWM_Init>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800079a:	f000 f8c5 	bl	8000928 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800079e:	2300      	movs	r3, #0
 80007a0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007a2:	2300      	movs	r3, #0
 80007a4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80007a6:	f107 0320 	add.w	r3, r7, #32
 80007aa:	4619      	mov	r1, r3
 80007ac:	4810      	ldr	r0, [pc, #64]	; (80007f0 <MX_TIM3_Init+0xe4>)
 80007ae:	f002 f8ad 	bl	800290c <HAL_TIMEx_MasterConfigSynchronization>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80007b8:	f000 f8b6 	bl	8000928 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007bc:	2360      	movs	r3, #96	; 0x60
 80007be:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80007c0:	2300      	movs	r3, #0
 80007c2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007c4:	2300      	movs	r3, #0
 80007c6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007c8:	2300      	movs	r3, #0
 80007ca:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80007cc:	1d3b      	adds	r3, r7, #4
 80007ce:	2204      	movs	r2, #4
 80007d0:	4619      	mov	r1, r3
 80007d2:	4807      	ldr	r0, [pc, #28]	; (80007f0 <MX_TIM3_Init+0xe4>)
 80007d4:	f001 fc38 	bl	8002048 <HAL_TIM_PWM_ConfigChannel>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80007de:	f000 f8a3 	bl	8000928 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80007e2:	4803      	ldr	r0, [pc, #12]	; (80007f0 <MX_TIM3_Init+0xe4>)
 80007e4:	f000 f982 	bl	8000aec <HAL_TIM_MspPostInit>

}
 80007e8:	bf00      	nop
 80007ea:	3738      	adds	r7, #56	; 0x38
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	20000084 	.word	0x20000084
 80007f4:	40000400 	.word	0x40000400

080007f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007fc:	4b11      	ldr	r3, [pc, #68]	; (8000844 <MX_USART2_UART_Init+0x4c>)
 80007fe:	4a12      	ldr	r2, [pc, #72]	; (8000848 <MX_USART2_UART_Init+0x50>)
 8000800:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000802:	4b10      	ldr	r3, [pc, #64]	; (8000844 <MX_USART2_UART_Init+0x4c>)
 8000804:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000808:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800080a:	4b0e      	ldr	r3, [pc, #56]	; (8000844 <MX_USART2_UART_Init+0x4c>)
 800080c:	2200      	movs	r2, #0
 800080e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000810:	4b0c      	ldr	r3, [pc, #48]	; (8000844 <MX_USART2_UART_Init+0x4c>)
 8000812:	2200      	movs	r2, #0
 8000814:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000816:	4b0b      	ldr	r3, [pc, #44]	; (8000844 <MX_USART2_UART_Init+0x4c>)
 8000818:	2200      	movs	r2, #0
 800081a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800081c:	4b09      	ldr	r3, [pc, #36]	; (8000844 <MX_USART2_UART_Init+0x4c>)
 800081e:	220c      	movs	r2, #12
 8000820:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000822:	4b08      	ldr	r3, [pc, #32]	; (8000844 <MX_USART2_UART_Init+0x4c>)
 8000824:	2200      	movs	r2, #0
 8000826:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000828:	4b06      	ldr	r3, [pc, #24]	; (8000844 <MX_USART2_UART_Init+0x4c>)
 800082a:	2200      	movs	r2, #0
 800082c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800082e:	4805      	ldr	r0, [pc, #20]	; (8000844 <MX_USART2_UART_Init+0x4c>)
 8000830:	f002 f8da 	bl	80029e8 <HAL_UART_Init>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800083a:	f000 f875 	bl	8000928 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800083e:	bf00      	nop
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	200000cc 	.word	0x200000cc
 8000848:	40004400 	.word	0x40004400

0800084c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b08a      	sub	sp, #40	; 0x28
 8000850:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000852:	f107 0314 	add.w	r3, r7, #20
 8000856:	2200      	movs	r2, #0
 8000858:	601a      	str	r2, [r3, #0]
 800085a:	605a      	str	r2, [r3, #4]
 800085c:	609a      	str	r2, [r3, #8]
 800085e:	60da      	str	r2, [r3, #12]
 8000860:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000862:	2300      	movs	r3, #0
 8000864:	613b      	str	r3, [r7, #16]
 8000866:	4b2d      	ldr	r3, [pc, #180]	; (800091c <MX_GPIO_Init+0xd0>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086a:	4a2c      	ldr	r2, [pc, #176]	; (800091c <MX_GPIO_Init+0xd0>)
 800086c:	f043 0304 	orr.w	r3, r3, #4
 8000870:	6313      	str	r3, [r2, #48]	; 0x30
 8000872:	4b2a      	ldr	r3, [pc, #168]	; (800091c <MX_GPIO_Init+0xd0>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000876:	f003 0304 	and.w	r3, r3, #4
 800087a:	613b      	str	r3, [r7, #16]
 800087c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800087e:	2300      	movs	r3, #0
 8000880:	60fb      	str	r3, [r7, #12]
 8000882:	4b26      	ldr	r3, [pc, #152]	; (800091c <MX_GPIO_Init+0xd0>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	4a25      	ldr	r2, [pc, #148]	; (800091c <MX_GPIO_Init+0xd0>)
 8000888:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800088c:	6313      	str	r3, [r2, #48]	; 0x30
 800088e:	4b23      	ldr	r3, [pc, #140]	; (800091c <MX_GPIO_Init+0xd0>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000892:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000896:	60fb      	str	r3, [r7, #12]
 8000898:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800089a:	2300      	movs	r3, #0
 800089c:	60bb      	str	r3, [r7, #8]
 800089e:	4b1f      	ldr	r3, [pc, #124]	; (800091c <MX_GPIO_Init+0xd0>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a2:	4a1e      	ldr	r2, [pc, #120]	; (800091c <MX_GPIO_Init+0xd0>)
 80008a4:	f043 0301 	orr.w	r3, r3, #1
 80008a8:	6313      	str	r3, [r2, #48]	; 0x30
 80008aa:	4b1c      	ldr	r3, [pc, #112]	; (800091c <MX_GPIO_Init+0xd0>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	f003 0301 	and.w	r3, r3, #1
 80008b2:	60bb      	str	r3, [r7, #8]
 80008b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008b6:	2300      	movs	r3, #0
 80008b8:	607b      	str	r3, [r7, #4]
 80008ba:	4b18      	ldr	r3, [pc, #96]	; (800091c <MX_GPIO_Init+0xd0>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008be:	4a17      	ldr	r2, [pc, #92]	; (800091c <MX_GPIO_Init+0xd0>)
 80008c0:	f043 0302 	orr.w	r3, r3, #2
 80008c4:	6313      	str	r3, [r2, #48]	; 0x30
 80008c6:	4b15      	ldr	r3, [pc, #84]	; (800091c <MX_GPIO_Init+0xd0>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ca:	f003 0302 	and.w	r3, r3, #2
 80008ce:	607b      	str	r3, [r7, #4]
 80008d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008d2:	2200      	movs	r2, #0
 80008d4:	2120      	movs	r1, #32
 80008d6:	4812      	ldr	r0, [pc, #72]	; (8000920 <MX_GPIO_Init+0xd4>)
 80008d8:	f000 fdac 	bl	8001434 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008e2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80008e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e8:	2300      	movs	r3, #0
 80008ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008ec:	f107 0314 	add.w	r3, r7, #20
 80008f0:	4619      	mov	r1, r3
 80008f2:	480c      	ldr	r0, [pc, #48]	; (8000924 <MX_GPIO_Init+0xd8>)
 80008f4:	f000 fc02 	bl	80010fc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008f8:	2320      	movs	r3, #32
 80008fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008fc:	2301      	movs	r3, #1
 80008fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000900:	2300      	movs	r3, #0
 8000902:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000904:	2300      	movs	r3, #0
 8000906:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000908:	f107 0314 	add.w	r3, r7, #20
 800090c:	4619      	mov	r1, r3
 800090e:	4804      	ldr	r0, [pc, #16]	; (8000920 <MX_GPIO_Init+0xd4>)
 8000910:	f000 fbf4 	bl	80010fc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000914:	bf00      	nop
 8000916:	3728      	adds	r7, #40	; 0x28
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	40023800 	.word	0x40023800
 8000920:	40020000 	.word	0x40020000
 8000924:	40020800 	.word	0x40020800

08000928 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800092c:	b672      	cpsid	i
}
 800092e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000930:	e7fe      	b.n	8000930 <Error_Handler+0x8>
	...

08000934 <__io_getchar>:
//include "C:\Users\user\STM32Cube\Repository\STM32Cube_FW_F4_V1.28.1\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_i2c.h"

extern UART_HandleTypeDef huart2;	// 외부

int __io_getchar(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0
   char ch;
   while(HAL_UART_Receive(&huart2, &ch, 1, 10) != HAL_OK);
 800093a:	bf00      	nop
 800093c:	1df9      	adds	r1, r7, #7
 800093e:	230a      	movs	r3, #10
 8000940:	2201      	movs	r2, #1
 8000942:	480d      	ldr	r0, [pc, #52]	; (8000978 <__io_getchar+0x44>)
 8000944:	f002 f92b 	bl	8002b9e <HAL_UART_Receive>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d1f6      	bne.n	800093c <__io_getchar+0x8>
   HAL_UART_Transmit(&huart2, &ch, 1, 10);
 800094e:	1df9      	adds	r1, r7, #7
 8000950:	230a      	movs	r3, #10
 8000952:	2201      	movs	r2, #1
 8000954:	4808      	ldr	r0, [pc, #32]	; (8000978 <__io_getchar+0x44>)
 8000956:	f002 f897 	bl	8002a88 <HAL_UART_Transmit>
   if(ch == '\r') HAL_UART_Transmit(&huart2, "\n", 1, 10);
 800095a:	79fb      	ldrb	r3, [r7, #7]
 800095c:	2b0d      	cmp	r3, #13
 800095e:	d105      	bne.n	800096c <__io_getchar+0x38>
 8000960:	230a      	movs	r3, #10
 8000962:	2201      	movs	r2, #1
 8000964:	4905      	ldr	r1, [pc, #20]	; (800097c <__io_getchar+0x48>)
 8000966:	4804      	ldr	r0, [pc, #16]	; (8000978 <__io_getchar+0x44>)
 8000968:	f002 f88e 	bl	8002a88 <HAL_UART_Transmit>
   return ch;
 800096c:	79fb      	ldrb	r3, [r7, #7]
}
 800096e:	4618      	mov	r0, r3
 8000970:	3708      	adds	r7, #8
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	200000cc 	.word	0x200000cc
 800097c:	080052f4 	.word	0x080052f4

08000980 <__io_putchar>:

int __io_putchar(int ch)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
   HAL_UART_Transmit(&huart2, &ch, 1, 10); // size(byte), timeout(ms)
 8000988:	1d39      	adds	r1, r7, #4
 800098a:	230a      	movs	r3, #10
 800098c:	2201      	movs	r2, #1
 800098e:	4804      	ldr	r0, [pc, #16]	; (80009a0 <__io_putchar+0x20>)
 8000990:	f002 f87a 	bl	8002a88 <HAL_UART_Transmit>
   return ch;
 8000994:	687b      	ldr	r3, [r7, #4]
}
 8000996:	4618      	mov	r0, r3
 8000998:	3708      	adds	r7, #8
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	200000cc 	.word	0x200000cc

080009a4 <StandBy>:

void StandBy()
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
   while(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)) {}
 80009a8:	bf00      	nop
 80009aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009ae:	4804      	ldr	r0, [pc, #16]	; (80009c0 <StandBy+0x1c>)
 80009b0:	f000 fd28 	bl	8001404 <HAL_GPIO_ReadPin>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d1f7      	bne.n	80009aa <StandBy+0x6>
}
 80009ba:	bf00      	nop
 80009bc:	bf00      	nop
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	40020800 	.word	0x40020800

080009c4 <cls>:

void cls()
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
	printf("\033[2J");
 80009c8:	4802      	ldr	r0, [pc, #8]	; (80009d4 <cls+0x10>)
 80009ca:	f002 fd71 	bl	80034b0 <iprintf>
}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	080052f8 	.word	0x080052f8

080009d8 <ProgramStart>:

void ProgramStart(char* str)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
   //printf("\033[2J\033[0;0H");
   cls();
 80009e0:	f7ff fff0 	bl	80009c4 <cls>
   Cursor(0,0);
 80009e4:	2100      	movs	r1, #0
 80009e6:	2000      	movs	r0, #0
 80009e8:	f000 f81c 	bl	8000a24 <Cursor>
   printf("Program Name - %s\r\n", str);
 80009ec:	6879      	ldr	r1, [r7, #4]
 80009ee:	480a      	ldr	r0, [pc, #40]	; (8000a18 <ProgramStart+0x40>)
 80009f0:	f002 fd5e 	bl	80034b0 <iprintf>
   printf("Press Blue-button(B1) to Start...\r\n");
 80009f4:	4809      	ldr	r0, [pc, #36]	; (8000a1c <ProgramStart+0x44>)
 80009f6:	f002 fdc1 	bl	800357c <puts>
   StandBy();
 80009fa:	f7ff ffd3 	bl	80009a4 <StandBy>
   setvbuf(stdin, NULL, _IONBF, 0);
 80009fe:	4b08      	ldr	r3, [pc, #32]	; (8000a20 <ProgramStart+0x48>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	6858      	ldr	r0, [r3, #4]
 8000a04:	2300      	movs	r3, #0
 8000a06:	2202      	movs	r2, #2
 8000a08:	2100      	movs	r1, #0
 8000a0a:	f002 fdd1 	bl	80035b0 <setvbuf>

}
 8000a0e:	bf00      	nop
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	08005300 	.word	0x08005300
 8000a1c:	08005314 	.word	0x08005314
 8000a20:	20000064 	.word	0x20000064

08000a24 <Cursor>:

void Cursor(int x, int y)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b088      	sub	sp, #32
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
 8000a2c:	6039      	str	r1, [r7, #0]
	char buf[20];
	sprintf(buf , "\033[%d;%dH", y, x);	//sprintf( buffer, "%d",a,b) console이 아니라 문자열 buf로 출력
 8000a2e:	f107 000c 	add.w	r0, r7, #12
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	683a      	ldr	r2, [r7, #0]
 8000a36:	4906      	ldr	r1, [pc, #24]	; (8000a50 <Cursor+0x2c>)
 8000a38:	f002 fe68 	bl	800370c <siprintf>
	printf("%s",buf);					//방법 2 puts(buf) puts문자열 출력 함수
 8000a3c:	f107 030c 	add.w	r3, r7, #12
 8000a40:	4619      	mov	r1, r3
 8000a42:	4804      	ldr	r0, [pc, #16]	; (8000a54 <Cursor+0x30>)
 8000a44:	f002 fd34 	bl	80034b0 <iprintf>
}
 8000a48:	bf00      	nop
 8000a4a:	3720      	adds	r7, #32
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	08005338 	.word	0x08005338
 8000a54:	08005344 	.word	0x08005344

08000a58 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a5e:	2300      	movs	r3, #0
 8000a60:	607b      	str	r3, [r7, #4]
 8000a62:	4b10      	ldr	r3, [pc, #64]	; (8000aa4 <HAL_MspInit+0x4c>)
 8000a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a66:	4a0f      	ldr	r2, [pc, #60]	; (8000aa4 <HAL_MspInit+0x4c>)
 8000a68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a6c:	6453      	str	r3, [r2, #68]	; 0x44
 8000a6e:	4b0d      	ldr	r3, [pc, #52]	; (8000aa4 <HAL_MspInit+0x4c>)
 8000a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a76:	607b      	str	r3, [r7, #4]
 8000a78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	603b      	str	r3, [r7, #0]
 8000a7e:	4b09      	ldr	r3, [pc, #36]	; (8000aa4 <HAL_MspInit+0x4c>)
 8000a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a82:	4a08      	ldr	r2, [pc, #32]	; (8000aa4 <HAL_MspInit+0x4c>)
 8000a84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a88:	6413      	str	r3, [r2, #64]	; 0x40
 8000a8a:	4b06      	ldr	r3, [pc, #24]	; (8000aa4 <HAL_MspInit+0x4c>)
 8000a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a92:	603b      	str	r3, [r7, #0]
 8000a94:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a96:	2007      	movs	r0, #7
 8000a98:	f000 fafc 	bl	8001094 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a9c:	bf00      	nop
 8000a9e:	3708      	adds	r7, #8
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	40023800 	.word	0x40023800

08000aa8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b085      	sub	sp, #20
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4a0b      	ldr	r2, [pc, #44]	; (8000ae4 <HAL_TIM_Base_MspInit+0x3c>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d10d      	bne.n	8000ad6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000aba:	2300      	movs	r3, #0
 8000abc:	60fb      	str	r3, [r7, #12]
 8000abe:	4b0a      	ldr	r3, [pc, #40]	; (8000ae8 <HAL_TIM_Base_MspInit+0x40>)
 8000ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac2:	4a09      	ldr	r2, [pc, #36]	; (8000ae8 <HAL_TIM_Base_MspInit+0x40>)
 8000ac4:	f043 0302 	orr.w	r3, r3, #2
 8000ac8:	6413      	str	r3, [r2, #64]	; 0x40
 8000aca:	4b07      	ldr	r3, [pc, #28]	; (8000ae8 <HAL_TIM_Base_MspInit+0x40>)
 8000acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ace:	f003 0302 	and.w	r3, r3, #2
 8000ad2:	60fb      	str	r3, [r7, #12]
 8000ad4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000ad6:	bf00      	nop
 8000ad8:	3714      	adds	r7, #20
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop
 8000ae4:	40000400 	.word	0x40000400
 8000ae8:	40023800 	.word	0x40023800

08000aec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b088      	sub	sp, #32
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af4:	f107 030c 	add.w	r3, r7, #12
 8000af8:	2200      	movs	r2, #0
 8000afa:	601a      	str	r2, [r3, #0]
 8000afc:	605a      	str	r2, [r3, #4]
 8000afe:	609a      	str	r2, [r3, #8]
 8000b00:	60da      	str	r2, [r3, #12]
 8000b02:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a12      	ldr	r2, [pc, #72]	; (8000b54 <HAL_TIM_MspPostInit+0x68>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d11d      	bne.n	8000b4a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b0e:	2300      	movs	r3, #0
 8000b10:	60bb      	str	r3, [r7, #8]
 8000b12:	4b11      	ldr	r3, [pc, #68]	; (8000b58 <HAL_TIM_MspPostInit+0x6c>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b16:	4a10      	ldr	r2, [pc, #64]	; (8000b58 <HAL_TIM_MspPostInit+0x6c>)
 8000b18:	f043 0304 	orr.w	r3, r3, #4
 8000b1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b1e:	4b0e      	ldr	r3, [pc, #56]	; (8000b58 <HAL_TIM_MspPostInit+0x6c>)
 8000b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b22:	f003 0304 	and.w	r3, r3, #4
 8000b26:	60bb      	str	r3, [r7, #8]
 8000b28:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000b2a:	2380      	movs	r3, #128	; 0x80
 8000b2c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b2e:	2302      	movs	r3, #2
 8000b30:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b32:	2300      	movs	r3, #0
 8000b34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b36:	2300      	movs	r3, #0
 8000b38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b3e:	f107 030c 	add.w	r3, r7, #12
 8000b42:	4619      	mov	r1, r3
 8000b44:	4805      	ldr	r0, [pc, #20]	; (8000b5c <HAL_TIM_MspPostInit+0x70>)
 8000b46:	f000 fad9 	bl	80010fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000b4a:	bf00      	nop
 8000b4c:	3720      	adds	r7, #32
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	40000400 	.word	0x40000400
 8000b58:	40023800 	.word	0x40023800
 8000b5c:	40020800 	.word	0x40020800

08000b60 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b08a      	sub	sp, #40	; 0x28
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b68:	f107 0314 	add.w	r3, r7, #20
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	601a      	str	r2, [r3, #0]
 8000b70:	605a      	str	r2, [r3, #4]
 8000b72:	609a      	str	r2, [r3, #8]
 8000b74:	60da      	str	r2, [r3, #12]
 8000b76:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a19      	ldr	r2, [pc, #100]	; (8000be4 <HAL_UART_MspInit+0x84>)
 8000b7e:	4293      	cmp	r3, r2
 8000b80:	d12b      	bne.n	8000bda <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b82:	2300      	movs	r3, #0
 8000b84:	613b      	str	r3, [r7, #16]
 8000b86:	4b18      	ldr	r3, [pc, #96]	; (8000be8 <HAL_UART_MspInit+0x88>)
 8000b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b8a:	4a17      	ldr	r2, [pc, #92]	; (8000be8 <HAL_UART_MspInit+0x88>)
 8000b8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b90:	6413      	str	r3, [r2, #64]	; 0x40
 8000b92:	4b15      	ldr	r3, [pc, #84]	; (8000be8 <HAL_UART_MspInit+0x88>)
 8000b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b9a:	613b      	str	r3, [r7, #16]
 8000b9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	60fb      	str	r3, [r7, #12]
 8000ba2:	4b11      	ldr	r3, [pc, #68]	; (8000be8 <HAL_UART_MspInit+0x88>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba6:	4a10      	ldr	r2, [pc, #64]	; (8000be8 <HAL_UART_MspInit+0x88>)
 8000ba8:	f043 0301 	orr.w	r3, r3, #1
 8000bac:	6313      	str	r3, [r2, #48]	; 0x30
 8000bae:	4b0e      	ldr	r3, [pc, #56]	; (8000be8 <HAL_UART_MspInit+0x88>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb2:	f003 0301 	and.w	r3, r3, #1
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000bba:	230c      	movs	r3, #12
 8000bbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bbe:	2302      	movs	r3, #2
 8000bc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc6:	2303      	movs	r3, #3
 8000bc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bca:	2307      	movs	r3, #7
 8000bcc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bce:	f107 0314 	add.w	r3, r7, #20
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	4805      	ldr	r0, [pc, #20]	; (8000bec <HAL_UART_MspInit+0x8c>)
 8000bd6:	f000 fa91 	bl	80010fc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000bda:	bf00      	nop
 8000bdc:	3728      	adds	r7, #40	; 0x28
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	40004400 	.word	0x40004400
 8000be8:	40023800 	.word	0x40023800
 8000bec:	40020000 	.word	0x40020000

08000bf0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bf4:	e7fe      	b.n	8000bf4 <NMI_Handler+0x4>

08000bf6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bf6:	b480      	push	{r7}
 8000bf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bfa:	e7fe      	b.n	8000bfa <HardFault_Handler+0x4>

08000bfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c00:	e7fe      	b.n	8000c00 <MemManage_Handler+0x4>

08000c02 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c02:	b480      	push	{r7}
 8000c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c06:	e7fe      	b.n	8000c06 <BusFault_Handler+0x4>

08000c08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c0c:	e7fe      	b.n	8000c0c <UsageFault_Handler+0x4>

08000c0e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c0e:	b480      	push	{r7}
 8000c10:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c12:	bf00      	nop
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr

08000c1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c20:	bf00      	nop
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr

08000c2a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c2a:	b480      	push	{r7}
 8000c2c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c2e:	bf00      	nop
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr

08000c38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c3c:	f000 f934 	bl	8000ea8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c40:	bf00      	nop
 8000c42:	bd80      	pop	{r7, pc}

08000c44 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b086      	sub	sp, #24
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	60f8      	str	r0, [r7, #12]
 8000c4c:	60b9      	str	r1, [r7, #8]
 8000c4e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c50:	2300      	movs	r3, #0
 8000c52:	617b      	str	r3, [r7, #20]
 8000c54:	e00a      	b.n	8000c6c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c56:	f7ff fe6d 	bl	8000934 <__io_getchar>
 8000c5a:	4601      	mov	r1, r0
 8000c5c:	68bb      	ldr	r3, [r7, #8]
 8000c5e:	1c5a      	adds	r2, r3, #1
 8000c60:	60ba      	str	r2, [r7, #8]
 8000c62:	b2ca      	uxtb	r2, r1
 8000c64:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	3301      	adds	r3, #1
 8000c6a:	617b      	str	r3, [r7, #20]
 8000c6c:	697a      	ldr	r2, [r7, #20]
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	429a      	cmp	r2, r3
 8000c72:	dbf0      	blt.n	8000c56 <_read+0x12>
  }

  return len;
 8000c74:	687b      	ldr	r3, [r7, #4]
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	3718      	adds	r7, #24
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}

08000c7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c7e:	b580      	push	{r7, lr}
 8000c80:	b086      	sub	sp, #24
 8000c82:	af00      	add	r7, sp, #0
 8000c84:	60f8      	str	r0, [r7, #12]
 8000c86:	60b9      	str	r1, [r7, #8]
 8000c88:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	617b      	str	r3, [r7, #20]
 8000c8e:	e009      	b.n	8000ca4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	1c5a      	adds	r2, r3, #1
 8000c94:	60ba      	str	r2, [r7, #8]
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f7ff fe71 	bl	8000980 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	3301      	adds	r3, #1
 8000ca2:	617b      	str	r3, [r7, #20]
 8000ca4:	697a      	ldr	r2, [r7, #20]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	429a      	cmp	r2, r3
 8000caa:	dbf1      	blt.n	8000c90 <_write+0x12>
  }
  return len;
 8000cac:	687b      	ldr	r3, [r7, #4]
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3718      	adds	r7, #24
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}

08000cb6 <_close>:

int _close(int file)
{
 8000cb6:	b480      	push	{r7}
 8000cb8:	b083      	sub	sp, #12
 8000cba:	af00      	add	r7, sp, #0
 8000cbc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cbe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	370c      	adds	r7, #12
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr

08000cce <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cce:	b480      	push	{r7}
 8000cd0:	b083      	sub	sp, #12
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	6078      	str	r0, [r7, #4]
 8000cd6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000cde:	605a      	str	r2, [r3, #4]
  return 0;
 8000ce0:	2300      	movs	r3, #0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	370c      	adds	r7, #12
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr

08000cee <_isatty>:

int _isatty(int file)
{
 8000cee:	b480      	push	{r7}
 8000cf0:	b083      	sub	sp, #12
 8000cf2:	af00      	add	r7, sp, #0
 8000cf4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cf6:	2301      	movs	r3, #1
}
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	370c      	adds	r7, #12
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr

08000d04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b085      	sub	sp, #20
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	60f8      	str	r0, [r7, #12]
 8000d0c:	60b9      	str	r1, [r7, #8]
 8000d0e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d10:	2300      	movs	r3, #0
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	3714      	adds	r7, #20
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr
	...

08000d20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b086      	sub	sp, #24
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d28:	4a14      	ldr	r2, [pc, #80]	; (8000d7c <_sbrk+0x5c>)
 8000d2a:	4b15      	ldr	r3, [pc, #84]	; (8000d80 <_sbrk+0x60>)
 8000d2c:	1ad3      	subs	r3, r2, r3
 8000d2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d30:	697b      	ldr	r3, [r7, #20]
 8000d32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d34:	4b13      	ldr	r3, [pc, #76]	; (8000d84 <_sbrk+0x64>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d102      	bne.n	8000d42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d3c:	4b11      	ldr	r3, [pc, #68]	; (8000d84 <_sbrk+0x64>)
 8000d3e:	4a12      	ldr	r2, [pc, #72]	; (8000d88 <_sbrk+0x68>)
 8000d40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d42:	4b10      	ldr	r3, [pc, #64]	; (8000d84 <_sbrk+0x64>)
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	4413      	add	r3, r2
 8000d4a:	693a      	ldr	r2, [r7, #16]
 8000d4c:	429a      	cmp	r2, r3
 8000d4e:	d207      	bcs.n	8000d60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d50:	f002 fe22 	bl	8003998 <__errno>
 8000d54:	4603      	mov	r3, r0
 8000d56:	220c      	movs	r2, #12
 8000d58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d5e:	e009      	b.n	8000d74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d60:	4b08      	ldr	r3, [pc, #32]	; (8000d84 <_sbrk+0x64>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d66:	4b07      	ldr	r3, [pc, #28]	; (8000d84 <_sbrk+0x64>)
 8000d68:	681a      	ldr	r2, [r3, #0]
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	4413      	add	r3, r2
 8000d6e:	4a05      	ldr	r2, [pc, #20]	; (8000d84 <_sbrk+0x64>)
 8000d70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d72:	68fb      	ldr	r3, [r7, #12]
}
 8000d74:	4618      	mov	r0, r3
 8000d76:	3718      	adds	r7, #24
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	20020000 	.word	0x20020000
 8000d80:	00000400 	.word	0x00000400
 8000d84:	20000114 	.word	0x20000114
 8000d88:	20000268 	.word	0x20000268

08000d8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d90:	4b06      	ldr	r3, [pc, #24]	; (8000dac <SystemInit+0x20>)
 8000d92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d96:	4a05      	ldr	r2, [pc, #20]	; (8000dac <SystemInit+0x20>)
 8000d98:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000da0:	bf00      	nop
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr
 8000daa:	bf00      	nop
 8000dac:	e000ed00 	.word	0xe000ed00

08000db0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000db0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000de8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000db4:	f7ff ffea 	bl	8000d8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000db8:	480c      	ldr	r0, [pc, #48]	; (8000dec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000dba:	490d      	ldr	r1, [pc, #52]	; (8000df0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000dbc:	4a0d      	ldr	r2, [pc, #52]	; (8000df4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000dbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dc0:	e002      	b.n	8000dc8 <LoopCopyDataInit>

08000dc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dc6:	3304      	adds	r3, #4

08000dc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dcc:	d3f9      	bcc.n	8000dc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dce:	4a0a      	ldr	r2, [pc, #40]	; (8000df8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000dd0:	4c0a      	ldr	r4, [pc, #40]	; (8000dfc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000dd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dd4:	e001      	b.n	8000dda <LoopFillZerobss>

08000dd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dd8:	3204      	adds	r2, #4

08000dda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ddc:	d3fb      	bcc.n	8000dd6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dde:	f002 fde1 	bl	80039a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000de2:	f7ff fbcb 	bl	800057c <main>
  bx  lr    
 8000de6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000de8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000dec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000df0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000df4:	080054cc 	.word	0x080054cc
  ldr r2, =_sbss
 8000df8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000dfc:	20000268 	.word	0x20000268

08000e00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e00:	e7fe      	b.n	8000e00 <ADC_IRQHandler>
	...

08000e04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e08:	4b0e      	ldr	r3, [pc, #56]	; (8000e44 <HAL_Init+0x40>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a0d      	ldr	r2, [pc, #52]	; (8000e44 <HAL_Init+0x40>)
 8000e0e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e12:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e14:	4b0b      	ldr	r3, [pc, #44]	; (8000e44 <HAL_Init+0x40>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a0a      	ldr	r2, [pc, #40]	; (8000e44 <HAL_Init+0x40>)
 8000e1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e1e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e20:	4b08      	ldr	r3, [pc, #32]	; (8000e44 <HAL_Init+0x40>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a07      	ldr	r2, [pc, #28]	; (8000e44 <HAL_Init+0x40>)
 8000e26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e2c:	2003      	movs	r0, #3
 8000e2e:	f000 f931 	bl	8001094 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e32:	2000      	movs	r0, #0
 8000e34:	f000 f808 	bl	8000e48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e38:	f7ff fe0e 	bl	8000a58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e3c:	2300      	movs	r3, #0
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	40023c00 	.word	0x40023c00

08000e48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e50:	4b12      	ldr	r3, [pc, #72]	; (8000e9c <HAL_InitTick+0x54>)
 8000e52:	681a      	ldr	r2, [r3, #0]
 8000e54:	4b12      	ldr	r3, [pc, #72]	; (8000ea0 <HAL_InitTick+0x58>)
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	4619      	mov	r1, r3
 8000e5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e62:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e66:	4618      	mov	r0, r3
 8000e68:	f000 f93b 	bl	80010e2 <HAL_SYSTICK_Config>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e72:	2301      	movs	r3, #1
 8000e74:	e00e      	b.n	8000e94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	2b0f      	cmp	r3, #15
 8000e7a:	d80a      	bhi.n	8000e92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	6879      	ldr	r1, [r7, #4]
 8000e80:	f04f 30ff 	mov.w	r0, #4294967295
 8000e84:	f000 f911 	bl	80010aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e88:	4a06      	ldr	r2, [pc, #24]	; (8000ea4 <HAL_InitTick+0x5c>)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	e000      	b.n	8000e94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e92:	2301      	movs	r3, #1
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	3708      	adds	r7, #8
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	20000000 	.word	0x20000000
 8000ea0:	20000008 	.word	0x20000008
 8000ea4:	20000004 	.word	0x20000004

08000ea8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000eac:	4b06      	ldr	r3, [pc, #24]	; (8000ec8 <HAL_IncTick+0x20>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	461a      	mov	r2, r3
 8000eb2:	4b06      	ldr	r3, [pc, #24]	; (8000ecc <HAL_IncTick+0x24>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	4413      	add	r3, r2
 8000eb8:	4a04      	ldr	r2, [pc, #16]	; (8000ecc <HAL_IncTick+0x24>)
 8000eba:	6013      	str	r3, [r2, #0]
}
 8000ebc:	bf00      	nop
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	20000008 	.word	0x20000008
 8000ecc:	20000118 	.word	0x20000118

08000ed0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ed4:	4b03      	ldr	r3, [pc, #12]	; (8000ee4 <HAL_GetTick+0x14>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	20000118 	.word	0x20000118

08000ee8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ef0:	f7ff ffee 	bl	8000ed0 <HAL_GetTick>
 8000ef4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f00:	d005      	beq.n	8000f0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f02:	4b0a      	ldr	r3, [pc, #40]	; (8000f2c <HAL_Delay+0x44>)
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	461a      	mov	r2, r3
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	4413      	add	r3, r2
 8000f0c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f0e:	bf00      	nop
 8000f10:	f7ff ffde 	bl	8000ed0 <HAL_GetTick>
 8000f14:	4602      	mov	r2, r0
 8000f16:	68bb      	ldr	r3, [r7, #8]
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	68fa      	ldr	r2, [r7, #12]
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	d8f7      	bhi.n	8000f10 <HAL_Delay+0x28>
  {
  }
}
 8000f20:	bf00      	nop
 8000f22:	bf00      	nop
 8000f24:	3710      	adds	r7, #16
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	20000008 	.word	0x20000008

08000f30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b085      	sub	sp, #20
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	f003 0307 	and.w	r3, r3, #7
 8000f3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f40:	4b0c      	ldr	r3, [pc, #48]	; (8000f74 <__NVIC_SetPriorityGrouping+0x44>)
 8000f42:	68db      	ldr	r3, [r3, #12]
 8000f44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f46:	68ba      	ldr	r2, [r7, #8]
 8000f48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f62:	4a04      	ldr	r2, [pc, #16]	; (8000f74 <__NVIC_SetPriorityGrouping+0x44>)
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	60d3      	str	r3, [r2, #12]
}
 8000f68:	bf00      	nop
 8000f6a:	3714      	adds	r7, #20
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr
 8000f74:	e000ed00 	.word	0xe000ed00

08000f78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f7c:	4b04      	ldr	r3, [pc, #16]	; (8000f90 <__NVIC_GetPriorityGrouping+0x18>)
 8000f7e:	68db      	ldr	r3, [r3, #12]
 8000f80:	0a1b      	lsrs	r3, r3, #8
 8000f82:	f003 0307 	and.w	r3, r3, #7
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr
 8000f90:	e000ed00 	.word	0xe000ed00

08000f94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	6039      	str	r1, [r7, #0]
 8000f9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	db0a      	blt.n	8000fbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	b2da      	uxtb	r2, r3
 8000fac:	490c      	ldr	r1, [pc, #48]	; (8000fe0 <__NVIC_SetPriority+0x4c>)
 8000fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb2:	0112      	lsls	r2, r2, #4
 8000fb4:	b2d2      	uxtb	r2, r2
 8000fb6:	440b      	add	r3, r1
 8000fb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fbc:	e00a      	b.n	8000fd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	b2da      	uxtb	r2, r3
 8000fc2:	4908      	ldr	r1, [pc, #32]	; (8000fe4 <__NVIC_SetPriority+0x50>)
 8000fc4:	79fb      	ldrb	r3, [r7, #7]
 8000fc6:	f003 030f 	and.w	r3, r3, #15
 8000fca:	3b04      	subs	r3, #4
 8000fcc:	0112      	lsls	r2, r2, #4
 8000fce:	b2d2      	uxtb	r2, r2
 8000fd0:	440b      	add	r3, r1
 8000fd2:	761a      	strb	r2, [r3, #24]
}
 8000fd4:	bf00      	nop
 8000fd6:	370c      	adds	r7, #12
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr
 8000fe0:	e000e100 	.word	0xe000e100
 8000fe4:	e000ed00 	.word	0xe000ed00

08000fe8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b089      	sub	sp, #36	; 0x24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	f003 0307 	and.w	r3, r3, #7
 8000ffa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ffc:	69fb      	ldr	r3, [r7, #28]
 8000ffe:	f1c3 0307 	rsb	r3, r3, #7
 8001002:	2b04      	cmp	r3, #4
 8001004:	bf28      	it	cs
 8001006:	2304      	movcs	r3, #4
 8001008:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	3304      	adds	r3, #4
 800100e:	2b06      	cmp	r3, #6
 8001010:	d902      	bls.n	8001018 <NVIC_EncodePriority+0x30>
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	3b03      	subs	r3, #3
 8001016:	e000      	b.n	800101a <NVIC_EncodePriority+0x32>
 8001018:	2300      	movs	r3, #0
 800101a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800101c:	f04f 32ff 	mov.w	r2, #4294967295
 8001020:	69bb      	ldr	r3, [r7, #24]
 8001022:	fa02 f303 	lsl.w	r3, r2, r3
 8001026:	43da      	mvns	r2, r3
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	401a      	ands	r2, r3
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001030:	f04f 31ff 	mov.w	r1, #4294967295
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	fa01 f303 	lsl.w	r3, r1, r3
 800103a:	43d9      	mvns	r1, r3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001040:	4313      	orrs	r3, r2
         );
}
 8001042:	4618      	mov	r0, r3
 8001044:	3724      	adds	r7, #36	; 0x24
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr
	...

08001050 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	3b01      	subs	r3, #1
 800105c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001060:	d301      	bcc.n	8001066 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001062:	2301      	movs	r3, #1
 8001064:	e00f      	b.n	8001086 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001066:	4a0a      	ldr	r2, [pc, #40]	; (8001090 <SysTick_Config+0x40>)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	3b01      	subs	r3, #1
 800106c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800106e:	210f      	movs	r1, #15
 8001070:	f04f 30ff 	mov.w	r0, #4294967295
 8001074:	f7ff ff8e 	bl	8000f94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001078:	4b05      	ldr	r3, [pc, #20]	; (8001090 <SysTick_Config+0x40>)
 800107a:	2200      	movs	r2, #0
 800107c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800107e:	4b04      	ldr	r3, [pc, #16]	; (8001090 <SysTick_Config+0x40>)
 8001080:	2207      	movs	r2, #7
 8001082:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001084:	2300      	movs	r3, #0
}
 8001086:	4618      	mov	r0, r3
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	e000e010 	.word	0xe000e010

08001094 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800109c:	6878      	ldr	r0, [r7, #4]
 800109e:	f7ff ff47 	bl	8000f30 <__NVIC_SetPriorityGrouping>
}
 80010a2:	bf00      	nop
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}

080010aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010aa:	b580      	push	{r7, lr}
 80010ac:	b086      	sub	sp, #24
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	4603      	mov	r3, r0
 80010b2:	60b9      	str	r1, [r7, #8]
 80010b4:	607a      	str	r2, [r7, #4]
 80010b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010b8:	2300      	movs	r3, #0
 80010ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010bc:	f7ff ff5c 	bl	8000f78 <__NVIC_GetPriorityGrouping>
 80010c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010c2:	687a      	ldr	r2, [r7, #4]
 80010c4:	68b9      	ldr	r1, [r7, #8]
 80010c6:	6978      	ldr	r0, [r7, #20]
 80010c8:	f7ff ff8e 	bl	8000fe8 <NVIC_EncodePriority>
 80010cc:	4602      	mov	r2, r0
 80010ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010d2:	4611      	mov	r1, r2
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff ff5d 	bl	8000f94 <__NVIC_SetPriority>
}
 80010da:	bf00      	nop
 80010dc:	3718      	adds	r7, #24
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}

080010e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b082      	sub	sp, #8
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f7ff ffb0 	bl	8001050 <SysTick_Config>
 80010f0:	4603      	mov	r3, r0
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
	...

080010fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b089      	sub	sp, #36	; 0x24
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001106:	2300      	movs	r3, #0
 8001108:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800110a:	2300      	movs	r3, #0
 800110c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800110e:	2300      	movs	r3, #0
 8001110:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001112:	2300      	movs	r3, #0
 8001114:	61fb      	str	r3, [r7, #28]
 8001116:	e159      	b.n	80013cc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001118:	2201      	movs	r2, #1
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	fa02 f303 	lsl.w	r3, r2, r3
 8001120:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	697a      	ldr	r2, [r7, #20]
 8001128:	4013      	ands	r3, r2
 800112a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800112c:	693a      	ldr	r2, [r7, #16]
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	429a      	cmp	r2, r3
 8001132:	f040 8148 	bne.w	80013c6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	f003 0303 	and.w	r3, r3, #3
 800113e:	2b01      	cmp	r3, #1
 8001140:	d005      	beq.n	800114e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800114a:	2b02      	cmp	r3, #2
 800114c:	d130      	bne.n	80011b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001154:	69fb      	ldr	r3, [r7, #28]
 8001156:	005b      	lsls	r3, r3, #1
 8001158:	2203      	movs	r2, #3
 800115a:	fa02 f303 	lsl.w	r3, r2, r3
 800115e:	43db      	mvns	r3, r3
 8001160:	69ba      	ldr	r2, [r7, #24]
 8001162:	4013      	ands	r3, r2
 8001164:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	68da      	ldr	r2, [r3, #12]
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	005b      	lsls	r3, r3, #1
 800116e:	fa02 f303 	lsl.w	r3, r2, r3
 8001172:	69ba      	ldr	r2, [r7, #24]
 8001174:	4313      	orrs	r3, r2
 8001176:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	69ba      	ldr	r2, [r7, #24]
 800117c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001184:	2201      	movs	r2, #1
 8001186:	69fb      	ldr	r3, [r7, #28]
 8001188:	fa02 f303 	lsl.w	r3, r2, r3
 800118c:	43db      	mvns	r3, r3
 800118e:	69ba      	ldr	r2, [r7, #24]
 8001190:	4013      	ands	r3, r2
 8001192:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	091b      	lsrs	r3, r3, #4
 800119a:	f003 0201 	and.w	r2, r3, #1
 800119e:	69fb      	ldr	r3, [r7, #28]
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f003 0303 	and.w	r3, r3, #3
 80011b8:	2b03      	cmp	r3, #3
 80011ba:	d017      	beq.n	80011ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	68db      	ldr	r3, [r3, #12]
 80011c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	005b      	lsls	r3, r3, #1
 80011c6:	2203      	movs	r2, #3
 80011c8:	fa02 f303 	lsl.w	r3, r2, r3
 80011cc:	43db      	mvns	r3, r3
 80011ce:	69ba      	ldr	r2, [r7, #24]
 80011d0:	4013      	ands	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	689a      	ldr	r2, [r3, #8]
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	005b      	lsls	r3, r3, #1
 80011dc:	fa02 f303 	lsl.w	r3, r2, r3
 80011e0:	69ba      	ldr	r2, [r7, #24]
 80011e2:	4313      	orrs	r3, r2
 80011e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f003 0303 	and.w	r3, r3, #3
 80011f4:	2b02      	cmp	r3, #2
 80011f6:	d123      	bne.n	8001240 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011f8:	69fb      	ldr	r3, [r7, #28]
 80011fa:	08da      	lsrs	r2, r3, #3
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	3208      	adds	r2, #8
 8001200:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001204:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	f003 0307 	and.w	r3, r3, #7
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	220f      	movs	r2, #15
 8001210:	fa02 f303 	lsl.w	r3, r2, r3
 8001214:	43db      	mvns	r3, r3
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	4013      	ands	r3, r2
 800121a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	691a      	ldr	r2, [r3, #16]
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	f003 0307 	and.w	r3, r3, #7
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	fa02 f303 	lsl.w	r3, r2, r3
 800122c:	69ba      	ldr	r2, [r7, #24]
 800122e:	4313      	orrs	r3, r2
 8001230:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001232:	69fb      	ldr	r3, [r7, #28]
 8001234:	08da      	lsrs	r2, r3, #3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	3208      	adds	r2, #8
 800123a:	69b9      	ldr	r1, [r7, #24]
 800123c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	005b      	lsls	r3, r3, #1
 800124a:	2203      	movs	r2, #3
 800124c:	fa02 f303 	lsl.w	r3, r2, r3
 8001250:	43db      	mvns	r3, r3
 8001252:	69ba      	ldr	r2, [r7, #24]
 8001254:	4013      	ands	r3, r2
 8001256:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	f003 0203 	and.w	r2, r3, #3
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	4313      	orrs	r3, r2
 800126c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800127c:	2b00      	cmp	r3, #0
 800127e:	f000 80a2 	beq.w	80013c6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	60fb      	str	r3, [r7, #12]
 8001286:	4b57      	ldr	r3, [pc, #348]	; (80013e4 <HAL_GPIO_Init+0x2e8>)
 8001288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800128a:	4a56      	ldr	r2, [pc, #344]	; (80013e4 <HAL_GPIO_Init+0x2e8>)
 800128c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001290:	6453      	str	r3, [r2, #68]	; 0x44
 8001292:	4b54      	ldr	r3, [pc, #336]	; (80013e4 <HAL_GPIO_Init+0x2e8>)
 8001294:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001296:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800129a:	60fb      	str	r3, [r7, #12]
 800129c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800129e:	4a52      	ldr	r2, [pc, #328]	; (80013e8 <HAL_GPIO_Init+0x2ec>)
 80012a0:	69fb      	ldr	r3, [r7, #28]
 80012a2:	089b      	lsrs	r3, r3, #2
 80012a4:	3302      	adds	r3, #2
 80012a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012ac:	69fb      	ldr	r3, [r7, #28]
 80012ae:	f003 0303 	and.w	r3, r3, #3
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	220f      	movs	r2, #15
 80012b6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ba:	43db      	mvns	r3, r3
 80012bc:	69ba      	ldr	r2, [r7, #24]
 80012be:	4013      	ands	r3, r2
 80012c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a49      	ldr	r2, [pc, #292]	; (80013ec <HAL_GPIO_Init+0x2f0>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d019      	beq.n	80012fe <HAL_GPIO_Init+0x202>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a48      	ldr	r2, [pc, #288]	; (80013f0 <HAL_GPIO_Init+0x2f4>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d013      	beq.n	80012fa <HAL_GPIO_Init+0x1fe>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4a47      	ldr	r2, [pc, #284]	; (80013f4 <HAL_GPIO_Init+0x2f8>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d00d      	beq.n	80012f6 <HAL_GPIO_Init+0x1fa>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a46      	ldr	r2, [pc, #280]	; (80013f8 <HAL_GPIO_Init+0x2fc>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d007      	beq.n	80012f2 <HAL_GPIO_Init+0x1f6>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4a45      	ldr	r2, [pc, #276]	; (80013fc <HAL_GPIO_Init+0x300>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d101      	bne.n	80012ee <HAL_GPIO_Init+0x1f2>
 80012ea:	2304      	movs	r3, #4
 80012ec:	e008      	b.n	8001300 <HAL_GPIO_Init+0x204>
 80012ee:	2307      	movs	r3, #7
 80012f0:	e006      	b.n	8001300 <HAL_GPIO_Init+0x204>
 80012f2:	2303      	movs	r3, #3
 80012f4:	e004      	b.n	8001300 <HAL_GPIO_Init+0x204>
 80012f6:	2302      	movs	r3, #2
 80012f8:	e002      	b.n	8001300 <HAL_GPIO_Init+0x204>
 80012fa:	2301      	movs	r3, #1
 80012fc:	e000      	b.n	8001300 <HAL_GPIO_Init+0x204>
 80012fe:	2300      	movs	r3, #0
 8001300:	69fa      	ldr	r2, [r7, #28]
 8001302:	f002 0203 	and.w	r2, r2, #3
 8001306:	0092      	lsls	r2, r2, #2
 8001308:	4093      	lsls	r3, r2
 800130a:	69ba      	ldr	r2, [r7, #24]
 800130c:	4313      	orrs	r3, r2
 800130e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001310:	4935      	ldr	r1, [pc, #212]	; (80013e8 <HAL_GPIO_Init+0x2ec>)
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	089b      	lsrs	r3, r3, #2
 8001316:	3302      	adds	r3, #2
 8001318:	69ba      	ldr	r2, [r7, #24]
 800131a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800131e:	4b38      	ldr	r3, [pc, #224]	; (8001400 <HAL_GPIO_Init+0x304>)
 8001320:	689b      	ldr	r3, [r3, #8]
 8001322:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	43db      	mvns	r3, r3
 8001328:	69ba      	ldr	r2, [r7, #24]
 800132a:	4013      	ands	r3, r2
 800132c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d003      	beq.n	8001342 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800133a:	69ba      	ldr	r2, [r7, #24]
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	4313      	orrs	r3, r2
 8001340:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001342:	4a2f      	ldr	r2, [pc, #188]	; (8001400 <HAL_GPIO_Init+0x304>)
 8001344:	69bb      	ldr	r3, [r7, #24]
 8001346:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001348:	4b2d      	ldr	r3, [pc, #180]	; (8001400 <HAL_GPIO_Init+0x304>)
 800134a:	68db      	ldr	r3, [r3, #12]
 800134c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	43db      	mvns	r3, r3
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	4013      	ands	r3, r2
 8001356:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001360:	2b00      	cmp	r3, #0
 8001362:	d003      	beq.n	800136c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	4313      	orrs	r3, r2
 800136a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800136c:	4a24      	ldr	r2, [pc, #144]	; (8001400 <HAL_GPIO_Init+0x304>)
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001372:	4b23      	ldr	r3, [pc, #140]	; (8001400 <HAL_GPIO_Init+0x304>)
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	43db      	mvns	r3, r3
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	4013      	ands	r3, r2
 8001380:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d003      	beq.n	8001396 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800138e:	69ba      	ldr	r2, [r7, #24]
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	4313      	orrs	r3, r2
 8001394:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001396:	4a1a      	ldr	r2, [pc, #104]	; (8001400 <HAL_GPIO_Init+0x304>)
 8001398:	69bb      	ldr	r3, [r7, #24]
 800139a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800139c:	4b18      	ldr	r3, [pc, #96]	; (8001400 <HAL_GPIO_Init+0x304>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	43db      	mvns	r3, r3
 80013a6:	69ba      	ldr	r2, [r7, #24]
 80013a8:	4013      	ands	r3, r2
 80013aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d003      	beq.n	80013c0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80013b8:	69ba      	ldr	r2, [r7, #24]
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	4313      	orrs	r3, r2
 80013be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80013c0:	4a0f      	ldr	r2, [pc, #60]	; (8001400 <HAL_GPIO_Init+0x304>)
 80013c2:	69bb      	ldr	r3, [r7, #24]
 80013c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	3301      	adds	r3, #1
 80013ca:	61fb      	str	r3, [r7, #28]
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	2b0f      	cmp	r3, #15
 80013d0:	f67f aea2 	bls.w	8001118 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013d4:	bf00      	nop
 80013d6:	bf00      	nop
 80013d8:	3724      	adds	r7, #36	; 0x24
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	40023800 	.word	0x40023800
 80013e8:	40013800 	.word	0x40013800
 80013ec:	40020000 	.word	0x40020000
 80013f0:	40020400 	.word	0x40020400
 80013f4:	40020800 	.word	0x40020800
 80013f8:	40020c00 	.word	0x40020c00
 80013fc:	40021000 	.word	0x40021000
 8001400:	40013c00 	.word	0x40013c00

08001404 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001404:	b480      	push	{r7}
 8001406:	b085      	sub	sp, #20
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	460b      	mov	r3, r1
 800140e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	691a      	ldr	r2, [r3, #16]
 8001414:	887b      	ldrh	r3, [r7, #2]
 8001416:	4013      	ands	r3, r2
 8001418:	2b00      	cmp	r3, #0
 800141a:	d002      	beq.n	8001422 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800141c:	2301      	movs	r3, #1
 800141e:	73fb      	strb	r3, [r7, #15]
 8001420:	e001      	b.n	8001426 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001422:	2300      	movs	r3, #0
 8001424:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001426:	7bfb      	ldrb	r3, [r7, #15]
}
 8001428:	4618      	mov	r0, r3
 800142a:	3714      	adds	r7, #20
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr

08001434 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
 800143c:	460b      	mov	r3, r1
 800143e:	807b      	strh	r3, [r7, #2]
 8001440:	4613      	mov	r3, r2
 8001442:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001444:	787b      	ldrb	r3, [r7, #1]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d003      	beq.n	8001452 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800144a:	887a      	ldrh	r2, [r7, #2]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001450:	e003      	b.n	800145a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001452:	887b      	ldrh	r3, [r7, #2]
 8001454:	041a      	lsls	r2, r3, #16
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	619a      	str	r2, [r3, #24]
}
 800145a:	bf00      	nop
 800145c:	370c      	adds	r7, #12
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
	...

08001468 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b086      	sub	sp, #24
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d101      	bne.n	800147a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001476:	2301      	movs	r3, #1
 8001478:	e267      	b.n	800194a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f003 0301 	and.w	r3, r3, #1
 8001482:	2b00      	cmp	r3, #0
 8001484:	d075      	beq.n	8001572 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001486:	4b88      	ldr	r3, [pc, #544]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	f003 030c 	and.w	r3, r3, #12
 800148e:	2b04      	cmp	r3, #4
 8001490:	d00c      	beq.n	80014ac <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001492:	4b85      	ldr	r3, [pc, #532]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800149a:	2b08      	cmp	r3, #8
 800149c:	d112      	bne.n	80014c4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800149e:	4b82      	ldr	r3, [pc, #520]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80014aa:	d10b      	bne.n	80014c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ac:	4b7e      	ldr	r3, [pc, #504]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d05b      	beq.n	8001570 <HAL_RCC_OscConfig+0x108>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d157      	bne.n	8001570 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e242      	b.n	800194a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014cc:	d106      	bne.n	80014dc <HAL_RCC_OscConfig+0x74>
 80014ce:	4b76      	ldr	r3, [pc, #472]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a75      	ldr	r2, [pc, #468]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 80014d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014d8:	6013      	str	r3, [r2, #0]
 80014da:	e01d      	b.n	8001518 <HAL_RCC_OscConfig+0xb0>
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80014e4:	d10c      	bne.n	8001500 <HAL_RCC_OscConfig+0x98>
 80014e6:	4b70      	ldr	r3, [pc, #448]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4a6f      	ldr	r2, [pc, #444]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 80014ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014f0:	6013      	str	r3, [r2, #0]
 80014f2:	4b6d      	ldr	r3, [pc, #436]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4a6c      	ldr	r2, [pc, #432]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 80014f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014fc:	6013      	str	r3, [r2, #0]
 80014fe:	e00b      	b.n	8001518 <HAL_RCC_OscConfig+0xb0>
 8001500:	4b69      	ldr	r3, [pc, #420]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a68      	ldr	r2, [pc, #416]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 8001506:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800150a:	6013      	str	r3, [r2, #0]
 800150c:	4b66      	ldr	r3, [pc, #408]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a65      	ldr	r2, [pc, #404]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 8001512:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001516:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d013      	beq.n	8001548 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001520:	f7ff fcd6 	bl	8000ed0 <HAL_GetTick>
 8001524:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001526:	e008      	b.n	800153a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001528:	f7ff fcd2 	bl	8000ed0 <HAL_GetTick>
 800152c:	4602      	mov	r2, r0
 800152e:	693b      	ldr	r3, [r7, #16]
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	2b64      	cmp	r3, #100	; 0x64
 8001534:	d901      	bls.n	800153a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001536:	2303      	movs	r3, #3
 8001538:	e207      	b.n	800194a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800153a:	4b5b      	ldr	r3, [pc, #364]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001542:	2b00      	cmp	r3, #0
 8001544:	d0f0      	beq.n	8001528 <HAL_RCC_OscConfig+0xc0>
 8001546:	e014      	b.n	8001572 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001548:	f7ff fcc2 	bl	8000ed0 <HAL_GetTick>
 800154c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800154e:	e008      	b.n	8001562 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001550:	f7ff fcbe 	bl	8000ed0 <HAL_GetTick>
 8001554:	4602      	mov	r2, r0
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	2b64      	cmp	r3, #100	; 0x64
 800155c:	d901      	bls.n	8001562 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800155e:	2303      	movs	r3, #3
 8001560:	e1f3      	b.n	800194a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001562:	4b51      	ldr	r3, [pc, #324]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800156a:	2b00      	cmp	r3, #0
 800156c:	d1f0      	bne.n	8001550 <HAL_RCC_OscConfig+0xe8>
 800156e:	e000      	b.n	8001572 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001570:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f003 0302 	and.w	r3, r3, #2
 800157a:	2b00      	cmp	r3, #0
 800157c:	d063      	beq.n	8001646 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800157e:	4b4a      	ldr	r3, [pc, #296]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	f003 030c 	and.w	r3, r3, #12
 8001586:	2b00      	cmp	r3, #0
 8001588:	d00b      	beq.n	80015a2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800158a:	4b47      	ldr	r3, [pc, #284]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001592:	2b08      	cmp	r3, #8
 8001594:	d11c      	bne.n	80015d0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001596:	4b44      	ldr	r3, [pc, #272]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d116      	bne.n	80015d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015a2:	4b41      	ldr	r3, [pc, #260]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 0302 	and.w	r3, r3, #2
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d005      	beq.n	80015ba <HAL_RCC_OscConfig+0x152>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	68db      	ldr	r3, [r3, #12]
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d001      	beq.n	80015ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e1c7      	b.n	800194a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015ba:	4b3b      	ldr	r3, [pc, #236]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	691b      	ldr	r3, [r3, #16]
 80015c6:	00db      	lsls	r3, r3, #3
 80015c8:	4937      	ldr	r1, [pc, #220]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 80015ca:	4313      	orrs	r3, r2
 80015cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015ce:	e03a      	b.n	8001646 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d020      	beq.n	800161a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015d8:	4b34      	ldr	r3, [pc, #208]	; (80016ac <HAL_RCC_OscConfig+0x244>)
 80015da:	2201      	movs	r2, #1
 80015dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015de:	f7ff fc77 	bl	8000ed0 <HAL_GetTick>
 80015e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015e4:	e008      	b.n	80015f8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015e6:	f7ff fc73 	bl	8000ed0 <HAL_GetTick>
 80015ea:	4602      	mov	r2, r0
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	1ad3      	subs	r3, r2, r3
 80015f0:	2b02      	cmp	r3, #2
 80015f2:	d901      	bls.n	80015f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80015f4:	2303      	movs	r3, #3
 80015f6:	e1a8      	b.n	800194a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015f8:	4b2b      	ldr	r3, [pc, #172]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f003 0302 	and.w	r3, r3, #2
 8001600:	2b00      	cmp	r3, #0
 8001602:	d0f0      	beq.n	80015e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001604:	4b28      	ldr	r3, [pc, #160]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	691b      	ldr	r3, [r3, #16]
 8001610:	00db      	lsls	r3, r3, #3
 8001612:	4925      	ldr	r1, [pc, #148]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 8001614:	4313      	orrs	r3, r2
 8001616:	600b      	str	r3, [r1, #0]
 8001618:	e015      	b.n	8001646 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800161a:	4b24      	ldr	r3, [pc, #144]	; (80016ac <HAL_RCC_OscConfig+0x244>)
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001620:	f7ff fc56 	bl	8000ed0 <HAL_GetTick>
 8001624:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001626:	e008      	b.n	800163a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001628:	f7ff fc52 	bl	8000ed0 <HAL_GetTick>
 800162c:	4602      	mov	r2, r0
 800162e:	693b      	ldr	r3, [r7, #16]
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	2b02      	cmp	r3, #2
 8001634:	d901      	bls.n	800163a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001636:	2303      	movs	r3, #3
 8001638:	e187      	b.n	800194a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800163a:	4b1b      	ldr	r3, [pc, #108]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f003 0302 	and.w	r3, r3, #2
 8001642:	2b00      	cmp	r3, #0
 8001644:	d1f0      	bne.n	8001628 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f003 0308 	and.w	r3, r3, #8
 800164e:	2b00      	cmp	r3, #0
 8001650:	d036      	beq.n	80016c0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	695b      	ldr	r3, [r3, #20]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d016      	beq.n	8001688 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800165a:	4b15      	ldr	r3, [pc, #84]	; (80016b0 <HAL_RCC_OscConfig+0x248>)
 800165c:	2201      	movs	r2, #1
 800165e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001660:	f7ff fc36 	bl	8000ed0 <HAL_GetTick>
 8001664:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001666:	e008      	b.n	800167a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001668:	f7ff fc32 	bl	8000ed0 <HAL_GetTick>
 800166c:	4602      	mov	r2, r0
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	2b02      	cmp	r3, #2
 8001674:	d901      	bls.n	800167a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001676:	2303      	movs	r3, #3
 8001678:	e167      	b.n	800194a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800167a:	4b0b      	ldr	r3, [pc, #44]	; (80016a8 <HAL_RCC_OscConfig+0x240>)
 800167c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800167e:	f003 0302 	and.w	r3, r3, #2
 8001682:	2b00      	cmp	r3, #0
 8001684:	d0f0      	beq.n	8001668 <HAL_RCC_OscConfig+0x200>
 8001686:	e01b      	b.n	80016c0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001688:	4b09      	ldr	r3, [pc, #36]	; (80016b0 <HAL_RCC_OscConfig+0x248>)
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800168e:	f7ff fc1f 	bl	8000ed0 <HAL_GetTick>
 8001692:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001694:	e00e      	b.n	80016b4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001696:	f7ff fc1b 	bl	8000ed0 <HAL_GetTick>
 800169a:	4602      	mov	r2, r0
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	2b02      	cmp	r3, #2
 80016a2:	d907      	bls.n	80016b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80016a4:	2303      	movs	r3, #3
 80016a6:	e150      	b.n	800194a <HAL_RCC_OscConfig+0x4e2>
 80016a8:	40023800 	.word	0x40023800
 80016ac:	42470000 	.word	0x42470000
 80016b0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016b4:	4b88      	ldr	r3, [pc, #544]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 80016b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016b8:	f003 0302 	and.w	r3, r3, #2
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d1ea      	bne.n	8001696 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f003 0304 	and.w	r3, r3, #4
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	f000 8097 	beq.w	80017fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016ce:	2300      	movs	r3, #0
 80016d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016d2:	4b81      	ldr	r3, [pc, #516]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 80016d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d10f      	bne.n	80016fe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016de:	2300      	movs	r3, #0
 80016e0:	60bb      	str	r3, [r7, #8]
 80016e2:	4b7d      	ldr	r3, [pc, #500]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 80016e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e6:	4a7c      	ldr	r2, [pc, #496]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 80016e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016ec:	6413      	str	r3, [r2, #64]	; 0x40
 80016ee:	4b7a      	ldr	r3, [pc, #488]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 80016f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016f6:	60bb      	str	r3, [r7, #8]
 80016f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016fa:	2301      	movs	r3, #1
 80016fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016fe:	4b77      	ldr	r3, [pc, #476]	; (80018dc <HAL_RCC_OscConfig+0x474>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001706:	2b00      	cmp	r3, #0
 8001708:	d118      	bne.n	800173c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800170a:	4b74      	ldr	r3, [pc, #464]	; (80018dc <HAL_RCC_OscConfig+0x474>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a73      	ldr	r2, [pc, #460]	; (80018dc <HAL_RCC_OscConfig+0x474>)
 8001710:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001714:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001716:	f7ff fbdb 	bl	8000ed0 <HAL_GetTick>
 800171a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800171c:	e008      	b.n	8001730 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800171e:	f7ff fbd7 	bl	8000ed0 <HAL_GetTick>
 8001722:	4602      	mov	r2, r0
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	2b02      	cmp	r3, #2
 800172a:	d901      	bls.n	8001730 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800172c:	2303      	movs	r3, #3
 800172e:	e10c      	b.n	800194a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001730:	4b6a      	ldr	r3, [pc, #424]	; (80018dc <HAL_RCC_OscConfig+0x474>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001738:	2b00      	cmp	r3, #0
 800173a:	d0f0      	beq.n	800171e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	2b01      	cmp	r3, #1
 8001742:	d106      	bne.n	8001752 <HAL_RCC_OscConfig+0x2ea>
 8001744:	4b64      	ldr	r3, [pc, #400]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 8001746:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001748:	4a63      	ldr	r2, [pc, #396]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 800174a:	f043 0301 	orr.w	r3, r3, #1
 800174e:	6713      	str	r3, [r2, #112]	; 0x70
 8001750:	e01c      	b.n	800178c <HAL_RCC_OscConfig+0x324>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	689b      	ldr	r3, [r3, #8]
 8001756:	2b05      	cmp	r3, #5
 8001758:	d10c      	bne.n	8001774 <HAL_RCC_OscConfig+0x30c>
 800175a:	4b5f      	ldr	r3, [pc, #380]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 800175c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800175e:	4a5e      	ldr	r2, [pc, #376]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 8001760:	f043 0304 	orr.w	r3, r3, #4
 8001764:	6713      	str	r3, [r2, #112]	; 0x70
 8001766:	4b5c      	ldr	r3, [pc, #368]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 8001768:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800176a:	4a5b      	ldr	r2, [pc, #364]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 800176c:	f043 0301 	orr.w	r3, r3, #1
 8001770:	6713      	str	r3, [r2, #112]	; 0x70
 8001772:	e00b      	b.n	800178c <HAL_RCC_OscConfig+0x324>
 8001774:	4b58      	ldr	r3, [pc, #352]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 8001776:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001778:	4a57      	ldr	r2, [pc, #348]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 800177a:	f023 0301 	bic.w	r3, r3, #1
 800177e:	6713      	str	r3, [r2, #112]	; 0x70
 8001780:	4b55      	ldr	r3, [pc, #340]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 8001782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001784:	4a54      	ldr	r2, [pc, #336]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 8001786:	f023 0304 	bic.w	r3, r3, #4
 800178a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	689b      	ldr	r3, [r3, #8]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d015      	beq.n	80017c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001794:	f7ff fb9c 	bl	8000ed0 <HAL_GetTick>
 8001798:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800179a:	e00a      	b.n	80017b2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800179c:	f7ff fb98 	bl	8000ed0 <HAL_GetTick>
 80017a0:	4602      	mov	r2, r0
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d901      	bls.n	80017b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80017ae:	2303      	movs	r3, #3
 80017b0:	e0cb      	b.n	800194a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017b2:	4b49      	ldr	r3, [pc, #292]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 80017b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017b6:	f003 0302 	and.w	r3, r3, #2
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d0ee      	beq.n	800179c <HAL_RCC_OscConfig+0x334>
 80017be:	e014      	b.n	80017ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017c0:	f7ff fb86 	bl	8000ed0 <HAL_GetTick>
 80017c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017c6:	e00a      	b.n	80017de <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017c8:	f7ff fb82 	bl	8000ed0 <HAL_GetTick>
 80017cc:	4602      	mov	r2, r0
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d901      	bls.n	80017de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e0b5      	b.n	800194a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017de:	4b3e      	ldr	r3, [pc, #248]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 80017e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d1ee      	bne.n	80017c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80017ea:	7dfb      	ldrb	r3, [r7, #23]
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d105      	bne.n	80017fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017f0:	4b39      	ldr	r3, [pc, #228]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 80017f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f4:	4a38      	ldr	r2, [pc, #224]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 80017f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	699b      	ldr	r3, [r3, #24]
 8001800:	2b00      	cmp	r3, #0
 8001802:	f000 80a1 	beq.w	8001948 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001806:	4b34      	ldr	r3, [pc, #208]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	f003 030c 	and.w	r3, r3, #12
 800180e:	2b08      	cmp	r3, #8
 8001810:	d05c      	beq.n	80018cc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	699b      	ldr	r3, [r3, #24]
 8001816:	2b02      	cmp	r3, #2
 8001818:	d141      	bne.n	800189e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800181a:	4b31      	ldr	r3, [pc, #196]	; (80018e0 <HAL_RCC_OscConfig+0x478>)
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001820:	f7ff fb56 	bl	8000ed0 <HAL_GetTick>
 8001824:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001826:	e008      	b.n	800183a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001828:	f7ff fb52 	bl	8000ed0 <HAL_GetTick>
 800182c:	4602      	mov	r2, r0
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	2b02      	cmp	r3, #2
 8001834:	d901      	bls.n	800183a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001836:	2303      	movs	r3, #3
 8001838:	e087      	b.n	800194a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800183a:	4b27      	ldr	r3, [pc, #156]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001842:	2b00      	cmp	r3, #0
 8001844:	d1f0      	bne.n	8001828 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	69da      	ldr	r2, [r3, #28]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6a1b      	ldr	r3, [r3, #32]
 800184e:	431a      	orrs	r2, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001854:	019b      	lsls	r3, r3, #6
 8001856:	431a      	orrs	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800185c:	085b      	lsrs	r3, r3, #1
 800185e:	3b01      	subs	r3, #1
 8001860:	041b      	lsls	r3, r3, #16
 8001862:	431a      	orrs	r2, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001868:	061b      	lsls	r3, r3, #24
 800186a:	491b      	ldr	r1, [pc, #108]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 800186c:	4313      	orrs	r3, r2
 800186e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001870:	4b1b      	ldr	r3, [pc, #108]	; (80018e0 <HAL_RCC_OscConfig+0x478>)
 8001872:	2201      	movs	r2, #1
 8001874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001876:	f7ff fb2b 	bl	8000ed0 <HAL_GetTick>
 800187a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800187c:	e008      	b.n	8001890 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800187e:	f7ff fb27 	bl	8000ed0 <HAL_GetTick>
 8001882:	4602      	mov	r2, r0
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	2b02      	cmp	r3, #2
 800188a:	d901      	bls.n	8001890 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800188c:	2303      	movs	r3, #3
 800188e:	e05c      	b.n	800194a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001890:	4b11      	ldr	r3, [pc, #68]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001898:	2b00      	cmp	r3, #0
 800189a:	d0f0      	beq.n	800187e <HAL_RCC_OscConfig+0x416>
 800189c:	e054      	b.n	8001948 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800189e:	4b10      	ldr	r3, [pc, #64]	; (80018e0 <HAL_RCC_OscConfig+0x478>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018a4:	f7ff fb14 	bl	8000ed0 <HAL_GetTick>
 80018a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018aa:	e008      	b.n	80018be <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018ac:	f7ff fb10 	bl	8000ed0 <HAL_GetTick>
 80018b0:	4602      	mov	r2, r0
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	2b02      	cmp	r3, #2
 80018b8:	d901      	bls.n	80018be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80018ba:	2303      	movs	r3, #3
 80018bc:	e045      	b.n	800194a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018be:	4b06      	ldr	r3, [pc, #24]	; (80018d8 <HAL_RCC_OscConfig+0x470>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d1f0      	bne.n	80018ac <HAL_RCC_OscConfig+0x444>
 80018ca:	e03d      	b.n	8001948 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	699b      	ldr	r3, [r3, #24]
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d107      	bne.n	80018e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80018d4:	2301      	movs	r3, #1
 80018d6:	e038      	b.n	800194a <HAL_RCC_OscConfig+0x4e2>
 80018d8:	40023800 	.word	0x40023800
 80018dc:	40007000 	.word	0x40007000
 80018e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80018e4:	4b1b      	ldr	r3, [pc, #108]	; (8001954 <HAL_RCC_OscConfig+0x4ec>)
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	699b      	ldr	r3, [r3, #24]
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d028      	beq.n	8001944 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d121      	bne.n	8001944 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800190a:	429a      	cmp	r2, r3
 800190c:	d11a      	bne.n	8001944 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800190e:	68fa      	ldr	r2, [r7, #12]
 8001910:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001914:	4013      	ands	r3, r2
 8001916:	687a      	ldr	r2, [r7, #4]
 8001918:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800191a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800191c:	4293      	cmp	r3, r2
 800191e:	d111      	bne.n	8001944 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800192a:	085b      	lsrs	r3, r3, #1
 800192c:	3b01      	subs	r3, #1
 800192e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001930:	429a      	cmp	r2, r3
 8001932:	d107      	bne.n	8001944 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800193e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001940:	429a      	cmp	r2, r3
 8001942:	d001      	beq.n	8001948 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001944:	2301      	movs	r3, #1
 8001946:	e000      	b.n	800194a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001948:	2300      	movs	r3, #0
}
 800194a:	4618      	mov	r0, r3
 800194c:	3718      	adds	r7, #24
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	40023800 	.word	0x40023800

08001958 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d101      	bne.n	800196c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001968:	2301      	movs	r3, #1
 800196a:	e0cc      	b.n	8001b06 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800196c:	4b68      	ldr	r3, [pc, #416]	; (8001b10 <HAL_RCC_ClockConfig+0x1b8>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f003 0307 	and.w	r3, r3, #7
 8001974:	683a      	ldr	r2, [r7, #0]
 8001976:	429a      	cmp	r2, r3
 8001978:	d90c      	bls.n	8001994 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800197a:	4b65      	ldr	r3, [pc, #404]	; (8001b10 <HAL_RCC_ClockConfig+0x1b8>)
 800197c:	683a      	ldr	r2, [r7, #0]
 800197e:	b2d2      	uxtb	r2, r2
 8001980:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001982:	4b63      	ldr	r3, [pc, #396]	; (8001b10 <HAL_RCC_ClockConfig+0x1b8>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 0307 	and.w	r3, r3, #7
 800198a:	683a      	ldr	r2, [r7, #0]
 800198c:	429a      	cmp	r2, r3
 800198e:	d001      	beq.n	8001994 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	e0b8      	b.n	8001b06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f003 0302 	and.w	r3, r3, #2
 800199c:	2b00      	cmp	r3, #0
 800199e:	d020      	beq.n	80019e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0304 	and.w	r3, r3, #4
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d005      	beq.n	80019b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019ac:	4b59      	ldr	r3, [pc, #356]	; (8001b14 <HAL_RCC_ClockConfig+0x1bc>)
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	4a58      	ldr	r2, [pc, #352]	; (8001b14 <HAL_RCC_ClockConfig+0x1bc>)
 80019b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80019b6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0308 	and.w	r3, r3, #8
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d005      	beq.n	80019d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019c4:	4b53      	ldr	r3, [pc, #332]	; (8001b14 <HAL_RCC_ClockConfig+0x1bc>)
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	4a52      	ldr	r2, [pc, #328]	; (8001b14 <HAL_RCC_ClockConfig+0x1bc>)
 80019ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80019ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019d0:	4b50      	ldr	r3, [pc, #320]	; (8001b14 <HAL_RCC_ClockConfig+0x1bc>)
 80019d2:	689b      	ldr	r3, [r3, #8]
 80019d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	494d      	ldr	r1, [pc, #308]	; (8001b14 <HAL_RCC_ClockConfig+0x1bc>)
 80019de:	4313      	orrs	r3, r2
 80019e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f003 0301 	and.w	r3, r3, #1
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d044      	beq.n	8001a78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d107      	bne.n	8001a06 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019f6:	4b47      	ldr	r3, [pc, #284]	; (8001b14 <HAL_RCC_ClockConfig+0x1bc>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d119      	bne.n	8001a36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e07f      	b.n	8001b06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d003      	beq.n	8001a16 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a12:	2b03      	cmp	r3, #3
 8001a14:	d107      	bne.n	8001a26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a16:	4b3f      	ldr	r3, [pc, #252]	; (8001b14 <HAL_RCC_ClockConfig+0x1bc>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d109      	bne.n	8001a36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e06f      	b.n	8001b06 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a26:	4b3b      	ldr	r3, [pc, #236]	; (8001b14 <HAL_RCC_ClockConfig+0x1bc>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 0302 	and.w	r3, r3, #2
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d101      	bne.n	8001a36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e067      	b.n	8001b06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a36:	4b37      	ldr	r3, [pc, #220]	; (8001b14 <HAL_RCC_ClockConfig+0x1bc>)
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	f023 0203 	bic.w	r2, r3, #3
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	4934      	ldr	r1, [pc, #208]	; (8001b14 <HAL_RCC_ClockConfig+0x1bc>)
 8001a44:	4313      	orrs	r3, r2
 8001a46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a48:	f7ff fa42 	bl	8000ed0 <HAL_GetTick>
 8001a4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a4e:	e00a      	b.n	8001a66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a50:	f7ff fa3e 	bl	8000ed0 <HAL_GetTick>
 8001a54:	4602      	mov	r2, r0
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d901      	bls.n	8001a66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a62:	2303      	movs	r3, #3
 8001a64:	e04f      	b.n	8001b06 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a66:	4b2b      	ldr	r3, [pc, #172]	; (8001b14 <HAL_RCC_ClockConfig+0x1bc>)
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	f003 020c 	and.w	r2, r3, #12
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d1eb      	bne.n	8001a50 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a78:	4b25      	ldr	r3, [pc, #148]	; (8001b10 <HAL_RCC_ClockConfig+0x1b8>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 0307 	and.w	r3, r3, #7
 8001a80:	683a      	ldr	r2, [r7, #0]
 8001a82:	429a      	cmp	r2, r3
 8001a84:	d20c      	bcs.n	8001aa0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a86:	4b22      	ldr	r3, [pc, #136]	; (8001b10 <HAL_RCC_ClockConfig+0x1b8>)
 8001a88:	683a      	ldr	r2, [r7, #0]
 8001a8a:	b2d2      	uxtb	r2, r2
 8001a8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a8e:	4b20      	ldr	r3, [pc, #128]	; (8001b10 <HAL_RCC_ClockConfig+0x1b8>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f003 0307 	and.w	r3, r3, #7
 8001a96:	683a      	ldr	r2, [r7, #0]
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d001      	beq.n	8001aa0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e032      	b.n	8001b06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f003 0304 	and.w	r3, r3, #4
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d008      	beq.n	8001abe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001aac:	4b19      	ldr	r3, [pc, #100]	; (8001b14 <HAL_RCC_ClockConfig+0x1bc>)
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	4916      	ldr	r1, [pc, #88]	; (8001b14 <HAL_RCC_ClockConfig+0x1bc>)
 8001aba:	4313      	orrs	r3, r2
 8001abc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 0308 	and.w	r3, r3, #8
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d009      	beq.n	8001ade <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001aca:	4b12      	ldr	r3, [pc, #72]	; (8001b14 <HAL_RCC_ClockConfig+0x1bc>)
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	691b      	ldr	r3, [r3, #16]
 8001ad6:	00db      	lsls	r3, r3, #3
 8001ad8:	490e      	ldr	r1, [pc, #56]	; (8001b14 <HAL_RCC_ClockConfig+0x1bc>)
 8001ada:	4313      	orrs	r3, r2
 8001adc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ade:	f000 f821 	bl	8001b24 <HAL_RCC_GetSysClockFreq>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	4b0b      	ldr	r3, [pc, #44]	; (8001b14 <HAL_RCC_ClockConfig+0x1bc>)
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	091b      	lsrs	r3, r3, #4
 8001aea:	f003 030f 	and.w	r3, r3, #15
 8001aee:	490a      	ldr	r1, [pc, #40]	; (8001b18 <HAL_RCC_ClockConfig+0x1c0>)
 8001af0:	5ccb      	ldrb	r3, [r1, r3]
 8001af2:	fa22 f303 	lsr.w	r3, r2, r3
 8001af6:	4a09      	ldr	r2, [pc, #36]	; (8001b1c <HAL_RCC_ClockConfig+0x1c4>)
 8001af8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001afa:	4b09      	ldr	r3, [pc, #36]	; (8001b20 <HAL_RCC_ClockConfig+0x1c8>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7ff f9a2 	bl	8000e48 <HAL_InitTick>

  return HAL_OK;
 8001b04:	2300      	movs	r3, #0
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3710      	adds	r7, #16
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	40023c00 	.word	0x40023c00
 8001b14:	40023800 	.word	0x40023800
 8001b18:	08005354 	.word	0x08005354
 8001b1c:	20000000 	.word	0x20000000
 8001b20:	20000004 	.word	0x20000004

08001b24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b28:	b094      	sub	sp, #80	; 0x50
 8001b2a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 8001b30:	2300      	movs	r3, #0
 8001b32:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 8001b34:	2300      	movs	r3, #0
 8001b36:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b3c:	4b79      	ldr	r3, [pc, #484]	; (8001d24 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	f003 030c 	and.w	r3, r3, #12
 8001b44:	2b08      	cmp	r3, #8
 8001b46:	d00d      	beq.n	8001b64 <HAL_RCC_GetSysClockFreq+0x40>
 8001b48:	2b08      	cmp	r3, #8
 8001b4a:	f200 80e1 	bhi.w	8001d10 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d002      	beq.n	8001b58 <HAL_RCC_GetSysClockFreq+0x34>
 8001b52:	2b04      	cmp	r3, #4
 8001b54:	d003      	beq.n	8001b5e <HAL_RCC_GetSysClockFreq+0x3a>
 8001b56:	e0db      	b.n	8001d10 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b58:	4b73      	ldr	r3, [pc, #460]	; (8001d28 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b5a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b5c:	e0db      	b.n	8001d16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b5e:	4b73      	ldr	r3, [pc, #460]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x208>)
 8001b60:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b62:	e0d8      	b.n	8001d16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b64:	4b6f      	ldr	r3, [pc, #444]	; (8001d24 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b6c:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b6e:	4b6d      	ldr	r3, [pc, #436]	; (8001d24 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d063      	beq.n	8001c42 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b7a:	4b6a      	ldr	r3, [pc, #424]	; (8001d24 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	099b      	lsrs	r3, r3, #6
 8001b80:	2200      	movs	r2, #0
 8001b82:	63bb      	str	r3, [r7, #56]	; 0x38
 8001b84:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001b86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b8c:	633b      	str	r3, [r7, #48]	; 0x30
 8001b8e:	2300      	movs	r3, #0
 8001b90:	637b      	str	r3, [r7, #52]	; 0x34
 8001b92:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001b96:	4622      	mov	r2, r4
 8001b98:	462b      	mov	r3, r5
 8001b9a:	f04f 0000 	mov.w	r0, #0
 8001b9e:	f04f 0100 	mov.w	r1, #0
 8001ba2:	0159      	lsls	r1, r3, #5
 8001ba4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ba8:	0150      	lsls	r0, r2, #5
 8001baa:	4602      	mov	r2, r0
 8001bac:	460b      	mov	r3, r1
 8001bae:	4621      	mov	r1, r4
 8001bb0:	1a51      	subs	r1, r2, r1
 8001bb2:	6139      	str	r1, [r7, #16]
 8001bb4:	4629      	mov	r1, r5
 8001bb6:	eb63 0301 	sbc.w	r3, r3, r1
 8001bba:	617b      	str	r3, [r7, #20]
 8001bbc:	f04f 0200 	mov.w	r2, #0
 8001bc0:	f04f 0300 	mov.w	r3, #0
 8001bc4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001bc8:	4659      	mov	r1, fp
 8001bca:	018b      	lsls	r3, r1, #6
 8001bcc:	4651      	mov	r1, sl
 8001bce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001bd2:	4651      	mov	r1, sl
 8001bd4:	018a      	lsls	r2, r1, #6
 8001bd6:	4651      	mov	r1, sl
 8001bd8:	ebb2 0801 	subs.w	r8, r2, r1
 8001bdc:	4659      	mov	r1, fp
 8001bde:	eb63 0901 	sbc.w	r9, r3, r1
 8001be2:	f04f 0200 	mov.w	r2, #0
 8001be6:	f04f 0300 	mov.w	r3, #0
 8001bea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001bee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001bf2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001bf6:	4690      	mov	r8, r2
 8001bf8:	4699      	mov	r9, r3
 8001bfa:	4623      	mov	r3, r4
 8001bfc:	eb18 0303 	adds.w	r3, r8, r3
 8001c00:	60bb      	str	r3, [r7, #8]
 8001c02:	462b      	mov	r3, r5
 8001c04:	eb49 0303 	adc.w	r3, r9, r3
 8001c08:	60fb      	str	r3, [r7, #12]
 8001c0a:	f04f 0200 	mov.w	r2, #0
 8001c0e:	f04f 0300 	mov.w	r3, #0
 8001c12:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001c16:	4629      	mov	r1, r5
 8001c18:	024b      	lsls	r3, r1, #9
 8001c1a:	4621      	mov	r1, r4
 8001c1c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001c20:	4621      	mov	r1, r4
 8001c22:	024a      	lsls	r2, r1, #9
 8001c24:	4610      	mov	r0, r2
 8001c26:	4619      	mov	r1, r3
 8001c28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c2e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001c30:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001c34:	f7fe fb24 	bl	8000280 <__aeabi_uldivmod>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001c40:	e058      	b.n	8001cf4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c42:	4b38      	ldr	r3, [pc, #224]	; (8001d24 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	099b      	lsrs	r3, r3, #6
 8001c48:	2200      	movs	r2, #0
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	4611      	mov	r1, r2
 8001c4e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001c52:	623b      	str	r3, [r7, #32]
 8001c54:	2300      	movs	r3, #0
 8001c56:	627b      	str	r3, [r7, #36]	; 0x24
 8001c58:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001c5c:	4642      	mov	r2, r8
 8001c5e:	464b      	mov	r3, r9
 8001c60:	f04f 0000 	mov.w	r0, #0
 8001c64:	f04f 0100 	mov.w	r1, #0
 8001c68:	0159      	lsls	r1, r3, #5
 8001c6a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c6e:	0150      	lsls	r0, r2, #5
 8001c70:	4602      	mov	r2, r0
 8001c72:	460b      	mov	r3, r1
 8001c74:	4641      	mov	r1, r8
 8001c76:	ebb2 0a01 	subs.w	sl, r2, r1
 8001c7a:	4649      	mov	r1, r9
 8001c7c:	eb63 0b01 	sbc.w	fp, r3, r1
 8001c80:	f04f 0200 	mov.w	r2, #0
 8001c84:	f04f 0300 	mov.w	r3, #0
 8001c88:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001c8c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001c90:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001c94:	ebb2 040a 	subs.w	r4, r2, sl
 8001c98:	eb63 050b 	sbc.w	r5, r3, fp
 8001c9c:	f04f 0200 	mov.w	r2, #0
 8001ca0:	f04f 0300 	mov.w	r3, #0
 8001ca4:	00eb      	lsls	r3, r5, #3
 8001ca6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001caa:	00e2      	lsls	r2, r4, #3
 8001cac:	4614      	mov	r4, r2
 8001cae:	461d      	mov	r5, r3
 8001cb0:	4643      	mov	r3, r8
 8001cb2:	18e3      	adds	r3, r4, r3
 8001cb4:	603b      	str	r3, [r7, #0]
 8001cb6:	464b      	mov	r3, r9
 8001cb8:	eb45 0303 	adc.w	r3, r5, r3
 8001cbc:	607b      	str	r3, [r7, #4]
 8001cbe:	f04f 0200 	mov.w	r2, #0
 8001cc2:	f04f 0300 	mov.w	r3, #0
 8001cc6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001cca:	4629      	mov	r1, r5
 8001ccc:	028b      	lsls	r3, r1, #10
 8001cce:	4621      	mov	r1, r4
 8001cd0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001cd4:	4621      	mov	r1, r4
 8001cd6:	028a      	lsls	r2, r1, #10
 8001cd8:	4610      	mov	r0, r2
 8001cda:	4619      	mov	r1, r3
 8001cdc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001cde:	2200      	movs	r2, #0
 8001ce0:	61bb      	str	r3, [r7, #24]
 8001ce2:	61fa      	str	r2, [r7, #28]
 8001ce4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ce8:	f7fe faca 	bl	8000280 <__aeabi_uldivmod>
 8001cec:	4602      	mov	r2, r0
 8001cee:	460b      	mov	r3, r1
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001cf4:	4b0b      	ldr	r3, [pc, #44]	; (8001d24 <HAL_RCC_GetSysClockFreq+0x200>)
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	0c1b      	lsrs	r3, r3, #16
 8001cfa:	f003 0303 	and.w	r3, r3, #3
 8001cfe:	3301      	adds	r3, #1
 8001d00:	005b      	lsls	r3, r3, #1
 8001d02:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8001d04:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001d06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d08:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d0c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001d0e:	e002      	b.n	8001d16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d10:	4b05      	ldr	r3, [pc, #20]	; (8001d28 <HAL_RCC_GetSysClockFreq+0x204>)
 8001d12:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001d14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3750      	adds	r7, #80	; 0x50
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d22:	bf00      	nop
 8001d24:	40023800 	.word	0x40023800
 8001d28:	00f42400 	.word	0x00f42400
 8001d2c:	007a1200 	.word	0x007a1200

08001d30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d34:	4b03      	ldr	r3, [pc, #12]	; (8001d44 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d36:	681b      	ldr	r3, [r3, #0]
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	20000000 	.word	0x20000000

08001d48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d4c:	f7ff fff0 	bl	8001d30 <HAL_RCC_GetHCLKFreq>
 8001d50:	4602      	mov	r2, r0
 8001d52:	4b05      	ldr	r3, [pc, #20]	; (8001d68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	0a9b      	lsrs	r3, r3, #10
 8001d58:	f003 0307 	and.w	r3, r3, #7
 8001d5c:	4903      	ldr	r1, [pc, #12]	; (8001d6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d5e:	5ccb      	ldrb	r3, [r1, r3]
 8001d60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	40023800 	.word	0x40023800
 8001d6c:	08005364 	.word	0x08005364

08001d70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d74:	f7ff ffdc 	bl	8001d30 <HAL_RCC_GetHCLKFreq>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	4b05      	ldr	r3, [pc, #20]	; (8001d90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	0b5b      	lsrs	r3, r3, #13
 8001d80:	f003 0307 	and.w	r3, r3, #7
 8001d84:	4903      	ldr	r1, [pc, #12]	; (8001d94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d86:	5ccb      	ldrb	r3, [r1, r3]
 8001d88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	40023800 	.word	0x40023800
 8001d94:	08005364 	.word	0x08005364

08001d98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d101      	bne.n	8001daa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e041      	b.n	8001e2e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d106      	bne.n	8001dc4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2200      	movs	r2, #0
 8001dba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f7fe fe72 	bl	8000aa8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2202      	movs	r2, #2
 8001dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	3304      	adds	r3, #4
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	4610      	mov	r0, r2
 8001dd8:	f000 fac0 	bl	800235c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2201      	movs	r2, #1
 8001de0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2201      	movs	r2, #1
 8001de8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2201      	movs	r2, #1
 8001df0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2201      	movs	r2, #1
 8001df8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2201      	movs	r2, #1
 8001e00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2201      	movs	r2, #1
 8001e08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2201      	movs	r2, #1
 8001e10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2201      	movs	r2, #1
 8001e18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2201      	movs	r2, #1
 8001e20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2201      	movs	r2, #1
 8001e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3708      	adds	r7, #8
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001e36:	b580      	push	{r7, lr}
 8001e38:	b082      	sub	sp, #8
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d101      	bne.n	8001e48 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e041      	b.n	8001ecc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d106      	bne.n	8001e62 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2200      	movs	r2, #0
 8001e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f000 f839 	bl	8001ed4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2202      	movs	r2, #2
 8001e66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	3304      	adds	r3, #4
 8001e72:	4619      	mov	r1, r3
 8001e74:	4610      	mov	r0, r2
 8001e76:	f000 fa71 	bl	800235c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2201      	movs	r2, #1
 8001e86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2201      	movs	r2, #1
 8001e96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2201      	movs	r2, #1
 8001eae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001eca:	2300      	movs	r3, #0
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3708      	adds	r7, #8
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001edc:	bf00      	nop
 8001ede:	370c      	adds	r7, #12
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b084      	sub	sp, #16
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
 8001ef0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d109      	bne.n	8001f0c <HAL_TIM_PWM_Start+0x24>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	bf14      	ite	ne
 8001f04:	2301      	movne	r3, #1
 8001f06:	2300      	moveq	r3, #0
 8001f08:	b2db      	uxtb	r3, r3
 8001f0a:	e022      	b.n	8001f52 <HAL_TIM_PWM_Start+0x6a>
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	2b04      	cmp	r3, #4
 8001f10:	d109      	bne.n	8001f26 <HAL_TIM_PWM_Start+0x3e>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	bf14      	ite	ne
 8001f1e:	2301      	movne	r3, #1
 8001f20:	2300      	moveq	r3, #0
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	e015      	b.n	8001f52 <HAL_TIM_PWM_Start+0x6a>
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	2b08      	cmp	r3, #8
 8001f2a:	d109      	bne.n	8001f40 <HAL_TIM_PWM_Start+0x58>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001f32:	b2db      	uxtb	r3, r3
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	bf14      	ite	ne
 8001f38:	2301      	movne	r3, #1
 8001f3a:	2300      	moveq	r3, #0
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	e008      	b.n	8001f52 <HAL_TIM_PWM_Start+0x6a>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f46:	b2db      	uxtb	r3, r3
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	bf14      	ite	ne
 8001f4c:	2301      	movne	r3, #1
 8001f4e:	2300      	moveq	r3, #0
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e068      	b.n	800202c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d104      	bne.n	8001f6a <HAL_TIM_PWM_Start+0x82>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2202      	movs	r2, #2
 8001f64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f68:	e013      	b.n	8001f92 <HAL_TIM_PWM_Start+0xaa>
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	2b04      	cmp	r3, #4
 8001f6e:	d104      	bne.n	8001f7a <HAL_TIM_PWM_Start+0x92>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2202      	movs	r2, #2
 8001f74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f78:	e00b      	b.n	8001f92 <HAL_TIM_PWM_Start+0xaa>
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	2b08      	cmp	r3, #8
 8001f7e:	d104      	bne.n	8001f8a <HAL_TIM_PWM_Start+0xa2>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2202      	movs	r2, #2
 8001f84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f88:	e003      	b.n	8001f92 <HAL_TIM_PWM_Start+0xaa>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2202      	movs	r2, #2
 8001f8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	2201      	movs	r2, #1
 8001f98:	6839      	ldr	r1, [r7, #0]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f000 fc90 	bl	80028c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a23      	ldr	r2, [pc, #140]	; (8002034 <HAL_TIM_PWM_Start+0x14c>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d107      	bne.n	8001fba <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001fb8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a1d      	ldr	r2, [pc, #116]	; (8002034 <HAL_TIM_PWM_Start+0x14c>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d018      	beq.n	8001ff6 <HAL_TIM_PWM_Start+0x10e>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fcc:	d013      	beq.n	8001ff6 <HAL_TIM_PWM_Start+0x10e>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a19      	ldr	r2, [pc, #100]	; (8002038 <HAL_TIM_PWM_Start+0x150>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d00e      	beq.n	8001ff6 <HAL_TIM_PWM_Start+0x10e>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a17      	ldr	r2, [pc, #92]	; (800203c <HAL_TIM_PWM_Start+0x154>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d009      	beq.n	8001ff6 <HAL_TIM_PWM_Start+0x10e>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a16      	ldr	r2, [pc, #88]	; (8002040 <HAL_TIM_PWM_Start+0x158>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d004      	beq.n	8001ff6 <HAL_TIM_PWM_Start+0x10e>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a14      	ldr	r2, [pc, #80]	; (8002044 <HAL_TIM_PWM_Start+0x15c>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d111      	bne.n	800201a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	f003 0307 	and.w	r3, r3, #7
 8002000:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	2b06      	cmp	r3, #6
 8002006:	d010      	beq.n	800202a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f042 0201 	orr.w	r2, r2, #1
 8002016:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002018:	e007      	b.n	800202a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f042 0201 	orr.w	r2, r2, #1
 8002028:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800202a:	2300      	movs	r3, #0
}
 800202c:	4618      	mov	r0, r3
 800202e:	3710      	adds	r7, #16
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	40010000 	.word	0x40010000
 8002038:	40000400 	.word	0x40000400
 800203c:	40000800 	.word	0x40000800
 8002040:	40000c00 	.word	0x40000c00
 8002044:	40014000 	.word	0x40014000

08002048 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b086      	sub	sp, #24
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002054:	2300      	movs	r3, #0
 8002056:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800205e:	2b01      	cmp	r3, #1
 8002060:	d101      	bne.n	8002066 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002062:	2302      	movs	r3, #2
 8002064:	e0ae      	b.n	80021c4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	2201      	movs	r2, #1
 800206a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2b0c      	cmp	r3, #12
 8002072:	f200 809f 	bhi.w	80021b4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002076:	a201      	add	r2, pc, #4	; (adr r2, 800207c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800207c:	080020b1 	.word	0x080020b1
 8002080:	080021b5 	.word	0x080021b5
 8002084:	080021b5 	.word	0x080021b5
 8002088:	080021b5 	.word	0x080021b5
 800208c:	080020f1 	.word	0x080020f1
 8002090:	080021b5 	.word	0x080021b5
 8002094:	080021b5 	.word	0x080021b5
 8002098:	080021b5 	.word	0x080021b5
 800209c:	08002133 	.word	0x08002133
 80020a0:	080021b5 	.word	0x080021b5
 80020a4:	080021b5 	.word	0x080021b5
 80020a8:	080021b5 	.word	0x080021b5
 80020ac:	08002173 	.word	0x08002173
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	68b9      	ldr	r1, [r7, #8]
 80020b6:	4618      	mov	r0, r3
 80020b8:	f000 f9dc 	bl	8002474 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	699a      	ldr	r2, [r3, #24]
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f042 0208 	orr.w	r2, r2, #8
 80020ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	699a      	ldr	r2, [r3, #24]
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f022 0204 	bic.w	r2, r2, #4
 80020da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	6999      	ldr	r1, [r3, #24]
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	691a      	ldr	r2, [r3, #16]
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	430a      	orrs	r2, r1
 80020ec:	619a      	str	r2, [r3, #24]
      break;
 80020ee:	e064      	b.n	80021ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	68b9      	ldr	r1, [r7, #8]
 80020f6:	4618      	mov	r0, r3
 80020f8:	f000 fa22 	bl	8002540 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	699a      	ldr	r2, [r3, #24]
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800210a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	699a      	ldr	r2, [r3, #24]
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800211a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	6999      	ldr	r1, [r3, #24]
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	691b      	ldr	r3, [r3, #16]
 8002126:	021a      	lsls	r2, r3, #8
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	430a      	orrs	r2, r1
 800212e:	619a      	str	r2, [r3, #24]
      break;
 8002130:	e043      	b.n	80021ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	68b9      	ldr	r1, [r7, #8]
 8002138:	4618      	mov	r0, r3
 800213a:	f000 fa6d 	bl	8002618 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	69da      	ldr	r2, [r3, #28]
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f042 0208 	orr.w	r2, r2, #8
 800214c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	69da      	ldr	r2, [r3, #28]
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f022 0204 	bic.w	r2, r2, #4
 800215c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	69d9      	ldr	r1, [r3, #28]
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	691a      	ldr	r2, [r3, #16]
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	430a      	orrs	r2, r1
 800216e:	61da      	str	r2, [r3, #28]
      break;
 8002170:	e023      	b.n	80021ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	68b9      	ldr	r1, [r7, #8]
 8002178:	4618      	mov	r0, r3
 800217a:	f000 fab7 	bl	80026ec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	69da      	ldr	r2, [r3, #28]
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800218c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	69da      	ldr	r2, [r3, #28]
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800219c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	69d9      	ldr	r1, [r3, #28]
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	691b      	ldr	r3, [r3, #16]
 80021a8:	021a      	lsls	r2, r3, #8
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	430a      	orrs	r2, r1
 80021b0:	61da      	str	r2, [r3, #28]
      break;
 80021b2:	e002      	b.n	80021ba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	75fb      	strb	r3, [r7, #23]
      break;
 80021b8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	2200      	movs	r2, #0
 80021be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80021c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3718      	adds	r7, #24
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021d6:	2300      	movs	r3, #0
 80021d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d101      	bne.n	80021e8 <HAL_TIM_ConfigClockSource+0x1c>
 80021e4:	2302      	movs	r3, #2
 80021e6:	e0b4      	b.n	8002352 <HAL_TIM_ConfigClockSource+0x186>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2201      	movs	r2, #1
 80021ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2202      	movs	r2, #2
 80021f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002206:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800220e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	68ba      	ldr	r2, [r7, #8]
 8002216:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002220:	d03e      	beq.n	80022a0 <HAL_TIM_ConfigClockSource+0xd4>
 8002222:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002226:	f200 8087 	bhi.w	8002338 <HAL_TIM_ConfigClockSource+0x16c>
 800222a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800222e:	f000 8086 	beq.w	800233e <HAL_TIM_ConfigClockSource+0x172>
 8002232:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002236:	d87f      	bhi.n	8002338 <HAL_TIM_ConfigClockSource+0x16c>
 8002238:	2b70      	cmp	r3, #112	; 0x70
 800223a:	d01a      	beq.n	8002272 <HAL_TIM_ConfigClockSource+0xa6>
 800223c:	2b70      	cmp	r3, #112	; 0x70
 800223e:	d87b      	bhi.n	8002338 <HAL_TIM_ConfigClockSource+0x16c>
 8002240:	2b60      	cmp	r3, #96	; 0x60
 8002242:	d050      	beq.n	80022e6 <HAL_TIM_ConfigClockSource+0x11a>
 8002244:	2b60      	cmp	r3, #96	; 0x60
 8002246:	d877      	bhi.n	8002338 <HAL_TIM_ConfigClockSource+0x16c>
 8002248:	2b50      	cmp	r3, #80	; 0x50
 800224a:	d03c      	beq.n	80022c6 <HAL_TIM_ConfigClockSource+0xfa>
 800224c:	2b50      	cmp	r3, #80	; 0x50
 800224e:	d873      	bhi.n	8002338 <HAL_TIM_ConfigClockSource+0x16c>
 8002250:	2b40      	cmp	r3, #64	; 0x40
 8002252:	d058      	beq.n	8002306 <HAL_TIM_ConfigClockSource+0x13a>
 8002254:	2b40      	cmp	r3, #64	; 0x40
 8002256:	d86f      	bhi.n	8002338 <HAL_TIM_ConfigClockSource+0x16c>
 8002258:	2b30      	cmp	r3, #48	; 0x30
 800225a:	d064      	beq.n	8002326 <HAL_TIM_ConfigClockSource+0x15a>
 800225c:	2b30      	cmp	r3, #48	; 0x30
 800225e:	d86b      	bhi.n	8002338 <HAL_TIM_ConfigClockSource+0x16c>
 8002260:	2b20      	cmp	r3, #32
 8002262:	d060      	beq.n	8002326 <HAL_TIM_ConfigClockSource+0x15a>
 8002264:	2b20      	cmp	r3, #32
 8002266:	d867      	bhi.n	8002338 <HAL_TIM_ConfigClockSource+0x16c>
 8002268:	2b00      	cmp	r3, #0
 800226a:	d05c      	beq.n	8002326 <HAL_TIM_ConfigClockSource+0x15a>
 800226c:	2b10      	cmp	r3, #16
 800226e:	d05a      	beq.n	8002326 <HAL_TIM_ConfigClockSource+0x15a>
 8002270:	e062      	b.n	8002338 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002282:	f000 fafd 	bl	8002880 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002294:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	68ba      	ldr	r2, [r7, #8]
 800229c:	609a      	str	r2, [r3, #8]
      break;
 800229e:	e04f      	b.n	8002340 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80022b0:	f000 fae6 	bl	8002880 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	689a      	ldr	r2, [r3, #8]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80022c2:	609a      	str	r2, [r3, #8]
      break;
 80022c4:	e03c      	b.n	8002340 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022d2:	461a      	mov	r2, r3
 80022d4:	f000 fa5a 	bl	800278c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2150      	movs	r1, #80	; 0x50
 80022de:	4618      	mov	r0, r3
 80022e0:	f000 fab3 	bl	800284a <TIM_ITRx_SetConfig>
      break;
 80022e4:	e02c      	b.n	8002340 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80022f2:	461a      	mov	r2, r3
 80022f4:	f000 fa79 	bl	80027ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	2160      	movs	r1, #96	; 0x60
 80022fe:	4618      	mov	r0, r3
 8002300:	f000 faa3 	bl	800284a <TIM_ITRx_SetConfig>
      break;
 8002304:	e01c      	b.n	8002340 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002312:	461a      	mov	r2, r3
 8002314:	f000 fa3a 	bl	800278c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2140      	movs	r1, #64	; 0x40
 800231e:	4618      	mov	r0, r3
 8002320:	f000 fa93 	bl	800284a <TIM_ITRx_SetConfig>
      break;
 8002324:	e00c      	b.n	8002340 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4619      	mov	r1, r3
 8002330:	4610      	mov	r0, r2
 8002332:	f000 fa8a 	bl	800284a <TIM_ITRx_SetConfig>
      break;
 8002336:	e003      	b.n	8002340 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	73fb      	strb	r3, [r7, #15]
      break;
 800233c:	e000      	b.n	8002340 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800233e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2201      	movs	r2, #1
 8002344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2200      	movs	r2, #0
 800234c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002350:	7bfb      	ldrb	r3, [r7, #15]
}
 8002352:	4618      	mov	r0, r3
 8002354:	3710      	adds	r7, #16
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
	...

0800235c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800235c:	b480      	push	{r7}
 800235e:	b085      	sub	sp, #20
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	4a3a      	ldr	r2, [pc, #232]	; (8002458 <TIM_Base_SetConfig+0xfc>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d00f      	beq.n	8002394 <TIM_Base_SetConfig+0x38>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800237a:	d00b      	beq.n	8002394 <TIM_Base_SetConfig+0x38>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	4a37      	ldr	r2, [pc, #220]	; (800245c <TIM_Base_SetConfig+0x100>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d007      	beq.n	8002394 <TIM_Base_SetConfig+0x38>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	4a36      	ldr	r2, [pc, #216]	; (8002460 <TIM_Base_SetConfig+0x104>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d003      	beq.n	8002394 <TIM_Base_SetConfig+0x38>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	4a35      	ldr	r2, [pc, #212]	; (8002464 <TIM_Base_SetConfig+0x108>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d108      	bne.n	80023a6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800239a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	68fa      	ldr	r2, [r7, #12]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a2b      	ldr	r2, [pc, #172]	; (8002458 <TIM_Base_SetConfig+0xfc>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d01b      	beq.n	80023e6 <TIM_Base_SetConfig+0x8a>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023b4:	d017      	beq.n	80023e6 <TIM_Base_SetConfig+0x8a>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4a28      	ldr	r2, [pc, #160]	; (800245c <TIM_Base_SetConfig+0x100>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d013      	beq.n	80023e6 <TIM_Base_SetConfig+0x8a>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a27      	ldr	r2, [pc, #156]	; (8002460 <TIM_Base_SetConfig+0x104>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d00f      	beq.n	80023e6 <TIM_Base_SetConfig+0x8a>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a26      	ldr	r2, [pc, #152]	; (8002464 <TIM_Base_SetConfig+0x108>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d00b      	beq.n	80023e6 <TIM_Base_SetConfig+0x8a>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a25      	ldr	r2, [pc, #148]	; (8002468 <TIM_Base_SetConfig+0x10c>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d007      	beq.n	80023e6 <TIM_Base_SetConfig+0x8a>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a24      	ldr	r2, [pc, #144]	; (800246c <TIM_Base_SetConfig+0x110>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d003      	beq.n	80023e6 <TIM_Base_SetConfig+0x8a>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4a23      	ldr	r2, [pc, #140]	; (8002470 <TIM_Base_SetConfig+0x114>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d108      	bne.n	80023f8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	68fa      	ldr	r2, [r7, #12]
 80023f4:	4313      	orrs	r3, r2
 80023f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	695b      	ldr	r3, [r3, #20]
 8002402:	4313      	orrs	r3, r2
 8002404:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	68fa      	ldr	r2, [r7, #12]
 800240a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	689a      	ldr	r2, [r3, #8]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	4a0e      	ldr	r2, [pc, #56]	; (8002458 <TIM_Base_SetConfig+0xfc>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d103      	bne.n	800242c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	691a      	ldr	r2, [r3, #16]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2201      	movs	r2, #1
 8002430:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	691b      	ldr	r3, [r3, #16]
 8002436:	f003 0301 	and.w	r3, r3, #1
 800243a:	2b01      	cmp	r3, #1
 800243c:	d105      	bne.n	800244a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	691b      	ldr	r3, [r3, #16]
 8002442:	f023 0201 	bic.w	r2, r3, #1
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	611a      	str	r2, [r3, #16]
  }
}
 800244a:	bf00      	nop
 800244c:	3714      	adds	r7, #20
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	40010000 	.word	0x40010000
 800245c:	40000400 	.word	0x40000400
 8002460:	40000800 	.word	0x40000800
 8002464:	40000c00 	.word	0x40000c00
 8002468:	40014000 	.word	0x40014000
 800246c:	40014400 	.word	0x40014400
 8002470:	40014800 	.word	0x40014800

08002474 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002474:	b480      	push	{r7}
 8002476:	b087      	sub	sp, #28
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6a1b      	ldr	r3, [r3, #32]
 8002482:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6a1b      	ldr	r3, [r3, #32]
 8002488:	f023 0201 	bic.w	r2, r3, #1
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	699b      	ldr	r3, [r3, #24]
 800249a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	f023 0303 	bic.w	r3, r3, #3
 80024aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	68fa      	ldr	r2, [r7, #12]
 80024b2:	4313      	orrs	r3, r2
 80024b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	f023 0302 	bic.w	r3, r3, #2
 80024bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	697a      	ldr	r2, [r7, #20]
 80024c4:	4313      	orrs	r3, r2
 80024c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	4a1c      	ldr	r2, [pc, #112]	; (800253c <TIM_OC1_SetConfig+0xc8>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d10c      	bne.n	80024ea <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	f023 0308 	bic.w	r3, r3, #8
 80024d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	697a      	ldr	r2, [r7, #20]
 80024de:	4313      	orrs	r3, r2
 80024e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	f023 0304 	bic.w	r3, r3, #4
 80024e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4a13      	ldr	r2, [pc, #76]	; (800253c <TIM_OC1_SetConfig+0xc8>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d111      	bne.n	8002516 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002500:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	695b      	ldr	r3, [r3, #20]
 8002506:	693a      	ldr	r2, [r7, #16]
 8002508:	4313      	orrs	r3, r2
 800250a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	699b      	ldr	r3, [r3, #24]
 8002510:	693a      	ldr	r2, [r7, #16]
 8002512:	4313      	orrs	r3, r2
 8002514:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	693a      	ldr	r2, [r7, #16]
 800251a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	68fa      	ldr	r2, [r7, #12]
 8002520:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	685a      	ldr	r2, [r3, #4]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	697a      	ldr	r2, [r7, #20]
 800252e:	621a      	str	r2, [r3, #32]
}
 8002530:	bf00      	nop
 8002532:	371c      	adds	r7, #28
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr
 800253c:	40010000 	.word	0x40010000

08002540 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002540:	b480      	push	{r7}
 8002542:	b087      	sub	sp, #28
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6a1b      	ldr	r3, [r3, #32]
 800254e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6a1b      	ldr	r3, [r3, #32]
 8002554:	f023 0210 	bic.w	r2, r3, #16
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	699b      	ldr	r3, [r3, #24]
 8002566:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800256e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002576:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	021b      	lsls	r3, r3, #8
 800257e:	68fa      	ldr	r2, [r7, #12]
 8002580:	4313      	orrs	r3, r2
 8002582:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	f023 0320 	bic.w	r3, r3, #32
 800258a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	011b      	lsls	r3, r3, #4
 8002592:	697a      	ldr	r2, [r7, #20]
 8002594:	4313      	orrs	r3, r2
 8002596:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	4a1e      	ldr	r2, [pc, #120]	; (8002614 <TIM_OC2_SetConfig+0xd4>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d10d      	bne.n	80025bc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80025a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	011b      	lsls	r3, r3, #4
 80025ae:	697a      	ldr	r2, [r7, #20]
 80025b0:	4313      	orrs	r3, r2
 80025b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80025ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	4a15      	ldr	r2, [pc, #84]	; (8002614 <TIM_OC2_SetConfig+0xd4>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d113      	bne.n	80025ec <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80025ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80025d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	695b      	ldr	r3, [r3, #20]
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	693a      	ldr	r2, [r7, #16]
 80025dc:	4313      	orrs	r3, r2
 80025de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	699b      	ldr	r3, [r3, #24]
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	693a      	ldr	r2, [r7, #16]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	693a      	ldr	r2, [r7, #16]
 80025f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	68fa      	ldr	r2, [r7, #12]
 80025f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685a      	ldr	r2, [r3, #4]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	697a      	ldr	r2, [r7, #20]
 8002604:	621a      	str	r2, [r3, #32]
}
 8002606:	bf00      	nop
 8002608:	371c      	adds	r7, #28
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	40010000 	.word	0x40010000

08002618 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002618:	b480      	push	{r7}
 800261a:	b087      	sub	sp, #28
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6a1b      	ldr	r3, [r3, #32]
 8002626:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6a1b      	ldr	r3, [r3, #32]
 800262c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	69db      	ldr	r3, [r3, #28]
 800263e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002646:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	f023 0303 	bic.w	r3, r3, #3
 800264e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	68fa      	ldr	r2, [r7, #12]
 8002656:	4313      	orrs	r3, r2
 8002658:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002660:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	021b      	lsls	r3, r3, #8
 8002668:	697a      	ldr	r2, [r7, #20]
 800266a:	4313      	orrs	r3, r2
 800266c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	4a1d      	ldr	r2, [pc, #116]	; (80026e8 <TIM_OC3_SetConfig+0xd0>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d10d      	bne.n	8002692 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800267c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	68db      	ldr	r3, [r3, #12]
 8002682:	021b      	lsls	r3, r3, #8
 8002684:	697a      	ldr	r2, [r7, #20]
 8002686:	4313      	orrs	r3, r2
 8002688:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002690:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4a14      	ldr	r2, [pc, #80]	; (80026e8 <TIM_OC3_SetConfig+0xd0>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d113      	bne.n	80026c2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80026a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80026a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	695b      	ldr	r3, [r3, #20]
 80026ae:	011b      	lsls	r3, r3, #4
 80026b0:	693a      	ldr	r2, [r7, #16]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	699b      	ldr	r3, [r3, #24]
 80026ba:	011b      	lsls	r3, r3, #4
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	4313      	orrs	r3, r2
 80026c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	693a      	ldr	r2, [r7, #16]
 80026c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	68fa      	ldr	r2, [r7, #12]
 80026cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	685a      	ldr	r2, [r3, #4]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	697a      	ldr	r2, [r7, #20]
 80026da:	621a      	str	r2, [r3, #32]
}
 80026dc:	bf00      	nop
 80026de:	371c      	adds	r7, #28
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr
 80026e8:	40010000 	.word	0x40010000

080026ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b087      	sub	sp, #28
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6a1b      	ldr	r3, [r3, #32]
 80026fa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6a1b      	ldr	r3, [r3, #32]
 8002700:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	69db      	ldr	r3, [r3, #28]
 8002712:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800271a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002722:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	021b      	lsls	r3, r3, #8
 800272a:	68fa      	ldr	r2, [r7, #12]
 800272c:	4313      	orrs	r3, r2
 800272e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002730:	693b      	ldr	r3, [r7, #16]
 8002732:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002736:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	031b      	lsls	r3, r3, #12
 800273e:	693a      	ldr	r2, [r7, #16]
 8002740:	4313      	orrs	r3, r2
 8002742:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	4a10      	ldr	r2, [pc, #64]	; (8002788 <TIM_OC4_SetConfig+0x9c>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d109      	bne.n	8002760 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002752:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	695b      	ldr	r3, [r3, #20]
 8002758:	019b      	lsls	r3, r3, #6
 800275a:	697a      	ldr	r2, [r7, #20]
 800275c:	4313      	orrs	r3, r2
 800275e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	697a      	ldr	r2, [r7, #20]
 8002764:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	68fa      	ldr	r2, [r7, #12]
 800276a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685a      	ldr	r2, [r3, #4]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	693a      	ldr	r2, [r7, #16]
 8002778:	621a      	str	r2, [r3, #32]
}
 800277a:	bf00      	nop
 800277c:	371c      	adds	r7, #28
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	40010000 	.word	0x40010000

0800278c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800278c:	b480      	push	{r7}
 800278e:	b087      	sub	sp, #28
 8002790:	af00      	add	r7, sp, #0
 8002792:	60f8      	str	r0, [r7, #12]
 8002794:	60b9      	str	r1, [r7, #8]
 8002796:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	6a1b      	ldr	r3, [r3, #32]
 800279c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6a1b      	ldr	r3, [r3, #32]
 80027a2:	f023 0201 	bic.w	r2, r3, #1
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	699b      	ldr	r3, [r3, #24]
 80027ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80027b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	011b      	lsls	r3, r3, #4
 80027bc:	693a      	ldr	r2, [r7, #16]
 80027be:	4313      	orrs	r3, r2
 80027c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	f023 030a 	bic.w	r3, r3, #10
 80027c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80027ca:	697a      	ldr	r2, [r7, #20]
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	693a      	ldr	r2, [r7, #16]
 80027d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	697a      	ldr	r2, [r7, #20]
 80027dc:	621a      	str	r2, [r3, #32]
}
 80027de:	bf00      	nop
 80027e0:	371c      	adds	r7, #28
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr

080027ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80027ea:	b480      	push	{r7}
 80027ec:	b087      	sub	sp, #28
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	60f8      	str	r0, [r7, #12]
 80027f2:	60b9      	str	r1, [r7, #8]
 80027f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	6a1b      	ldr	r3, [r3, #32]
 80027fa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	6a1b      	ldr	r3, [r3, #32]
 8002800:	f023 0210 	bic.w	r2, r3, #16
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	699b      	ldr	r3, [r3, #24]
 800280c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002814:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	031b      	lsls	r3, r3, #12
 800281a:	693a      	ldr	r2, [r7, #16]
 800281c:	4313      	orrs	r3, r2
 800281e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002826:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	011b      	lsls	r3, r3, #4
 800282c:	697a      	ldr	r2, [r7, #20]
 800282e:	4313      	orrs	r3, r2
 8002830:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	693a      	ldr	r2, [r7, #16]
 8002836:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	697a      	ldr	r2, [r7, #20]
 800283c:	621a      	str	r2, [r3, #32]
}
 800283e:	bf00      	nop
 8002840:	371c      	adds	r7, #28
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr

0800284a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800284a:	b480      	push	{r7}
 800284c:	b085      	sub	sp, #20
 800284e:	af00      	add	r7, sp, #0
 8002850:	6078      	str	r0, [r7, #4]
 8002852:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002860:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002862:	683a      	ldr	r2, [r7, #0]
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	4313      	orrs	r3, r2
 8002868:	f043 0307 	orr.w	r3, r3, #7
 800286c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	68fa      	ldr	r2, [r7, #12]
 8002872:	609a      	str	r2, [r3, #8]
}
 8002874:	bf00      	nop
 8002876:	3714      	adds	r7, #20
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr

08002880 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002880:	b480      	push	{r7}
 8002882:	b087      	sub	sp, #28
 8002884:	af00      	add	r7, sp, #0
 8002886:	60f8      	str	r0, [r7, #12]
 8002888:	60b9      	str	r1, [r7, #8]
 800288a:	607a      	str	r2, [r7, #4]
 800288c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800289a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	021a      	lsls	r2, r3, #8
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	431a      	orrs	r2, r3
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	4313      	orrs	r3, r2
 80028a8:	697a      	ldr	r2, [r7, #20]
 80028aa:	4313      	orrs	r3, r2
 80028ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	697a      	ldr	r2, [r7, #20]
 80028b2:	609a      	str	r2, [r3, #8]
}
 80028b4:	bf00      	nop
 80028b6:	371c      	adds	r7, #28
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr

080028c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b087      	sub	sp, #28
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	f003 031f 	and.w	r3, r3, #31
 80028d2:	2201      	movs	r2, #1
 80028d4:	fa02 f303 	lsl.w	r3, r2, r3
 80028d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	6a1a      	ldr	r2, [r3, #32]
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	43db      	mvns	r3, r3
 80028e2:	401a      	ands	r2, r3
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6a1a      	ldr	r2, [r3, #32]
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	f003 031f 	and.w	r3, r3, #31
 80028f2:	6879      	ldr	r1, [r7, #4]
 80028f4:	fa01 f303 	lsl.w	r3, r1, r3
 80028f8:	431a      	orrs	r2, r3
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	621a      	str	r2, [r3, #32]
}
 80028fe:	bf00      	nop
 8002900:	371c      	adds	r7, #28
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr
	...

0800290c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800290c:	b480      	push	{r7}
 800290e:	b085      	sub	sp, #20
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800291c:	2b01      	cmp	r3, #1
 800291e:	d101      	bne.n	8002924 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002920:	2302      	movs	r3, #2
 8002922:	e050      	b.n	80029c6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2201      	movs	r2, #1
 8002928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2202      	movs	r2, #2
 8002930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800294a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	68fa      	ldr	r2, [r7, #12]
 8002952:	4313      	orrs	r3, r2
 8002954:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	68fa      	ldr	r2, [r7, #12]
 800295c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a1c      	ldr	r2, [pc, #112]	; (80029d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d018      	beq.n	800299a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002970:	d013      	beq.n	800299a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a18      	ldr	r2, [pc, #96]	; (80029d8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d00e      	beq.n	800299a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a16      	ldr	r2, [pc, #88]	; (80029dc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d009      	beq.n	800299a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a15      	ldr	r2, [pc, #84]	; (80029e0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d004      	beq.n	800299a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a13      	ldr	r2, [pc, #76]	; (80029e4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d10c      	bne.n	80029b4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80029a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	68ba      	ldr	r2, [r7, #8]
 80029a8:	4313      	orrs	r3, r2
 80029aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	68ba      	ldr	r2, [r7, #8]
 80029b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2201      	movs	r2, #1
 80029b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80029c4:	2300      	movs	r3, #0
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3714      	adds	r7, #20
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop
 80029d4:	40010000 	.word	0x40010000
 80029d8:	40000400 	.word	0x40000400
 80029dc:	40000800 	.word	0x40000800
 80029e0:	40000c00 	.word	0x40000c00
 80029e4:	40014000 	.word	0x40014000

080029e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d101      	bne.n	80029fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e042      	b.n	8002a80 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d106      	bne.n	8002a14 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f7fe f8a6 	bl	8000b60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2224      	movs	r2, #36	; 0x24
 8002a18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	68da      	ldr	r2, [r3, #12]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a2a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	f000 fa09 	bl	8002e44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	691a      	ldr	r2, [r3, #16]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a40:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	695a      	ldr	r2, [r3, #20]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002a50:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	68da      	ldr	r2, [r3, #12]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a60:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2200      	movs	r2, #0
 8002a66:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2220      	movs	r2, #32
 8002a6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2220      	movs	r2, #32
 8002a74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002a7e:	2300      	movs	r3, #0
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3708      	adds	r7, #8
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b08a      	sub	sp, #40	; 0x28
 8002a8c:	af02      	add	r7, sp, #8
 8002a8e:	60f8      	str	r0, [r7, #12]
 8002a90:	60b9      	str	r1, [r7, #8]
 8002a92:	603b      	str	r3, [r7, #0]
 8002a94:	4613      	mov	r3, r2
 8002a96:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	2b20      	cmp	r3, #32
 8002aa6:	d175      	bne.n	8002b94 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d002      	beq.n	8002ab4 <HAL_UART_Transmit+0x2c>
 8002aae:	88fb      	ldrh	r3, [r7, #6]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d101      	bne.n	8002ab8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e06e      	b.n	8002b96 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2200      	movs	r2, #0
 8002abc:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2221      	movs	r2, #33	; 0x21
 8002ac2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ac6:	f7fe fa03 	bl	8000ed0 <HAL_GetTick>
 8002aca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	88fa      	ldrh	r2, [r7, #6]
 8002ad0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	88fa      	ldrh	r2, [r7, #6]
 8002ad6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ae0:	d108      	bne.n	8002af4 <HAL_UART_Transmit+0x6c>
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	691b      	ldr	r3, [r3, #16]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d104      	bne.n	8002af4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002aea:	2300      	movs	r3, #0
 8002aec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	61bb      	str	r3, [r7, #24]
 8002af2:	e003      	b.n	8002afc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002af8:	2300      	movs	r3, #0
 8002afa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002afc:	e02e      	b.n	8002b5c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	9300      	str	r3, [sp, #0]
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	2200      	movs	r2, #0
 8002b06:	2180      	movs	r1, #128	; 0x80
 8002b08:	68f8      	ldr	r0, [r7, #12]
 8002b0a:	f000 f8df 	bl	8002ccc <UART_WaitOnFlagUntilTimeout>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d005      	beq.n	8002b20 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2220      	movs	r2, #32
 8002b18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	e03a      	b.n	8002b96 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002b20:	69fb      	ldr	r3, [r7, #28]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d10b      	bne.n	8002b3e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	881b      	ldrh	r3, [r3, #0]
 8002b2a:	461a      	mov	r2, r3
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b34:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	3302      	adds	r3, #2
 8002b3a:	61bb      	str	r3, [r7, #24]
 8002b3c:	e007      	b.n	8002b4e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	781a      	ldrb	r2, [r3, #0]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	3301      	adds	r3, #1
 8002b4c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b52:	b29b      	uxth	r3, r3
 8002b54:	3b01      	subs	r3, #1
 8002b56:	b29a      	uxth	r2, r3
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d1cb      	bne.n	8002afe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	9300      	str	r3, [sp, #0]
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	2140      	movs	r1, #64	; 0x40
 8002b70:	68f8      	ldr	r0, [r7, #12]
 8002b72:	f000 f8ab 	bl	8002ccc <UART_WaitOnFlagUntilTimeout>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d005      	beq.n	8002b88 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2220      	movs	r2, #32
 8002b80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8002b84:	2303      	movs	r3, #3
 8002b86:	e006      	b.n	8002b96 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2220      	movs	r2, #32
 8002b8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002b90:	2300      	movs	r3, #0
 8002b92:	e000      	b.n	8002b96 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002b94:	2302      	movs	r3, #2
  }
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3720      	adds	r7, #32
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b08a      	sub	sp, #40	; 0x28
 8002ba2:	af02      	add	r7, sp, #8
 8002ba4:	60f8      	str	r0, [r7, #12]
 8002ba6:	60b9      	str	r1, [r7, #8]
 8002ba8:	603b      	str	r3, [r7, #0]
 8002baa:	4613      	mov	r3, r2
 8002bac:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	2b20      	cmp	r3, #32
 8002bbc:	f040 8081 	bne.w	8002cc2 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d002      	beq.n	8002bcc <HAL_UART_Receive+0x2e>
 8002bc6:	88fb      	ldrh	r3, [r7, #6]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d101      	bne.n	8002bd0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e079      	b.n	8002cc4 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2222      	movs	r2, #34	; 0x22
 8002bda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2200      	movs	r2, #0
 8002be2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002be4:	f7fe f974 	bl	8000ed0 <HAL_GetTick>
 8002be8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	88fa      	ldrh	r2, [r7, #6]
 8002bee:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	88fa      	ldrh	r2, [r7, #6]
 8002bf4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bfe:	d108      	bne.n	8002c12 <HAL_UART_Receive+0x74>
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	691b      	ldr	r3, [r3, #16]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d104      	bne.n	8002c12 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	61bb      	str	r3, [r7, #24]
 8002c10:	e003      	b.n	8002c1a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c16:	2300      	movs	r3, #0
 8002c18:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002c1a:	e047      	b.n	8002cac <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	9300      	str	r3, [sp, #0]
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	2200      	movs	r2, #0
 8002c24:	2120      	movs	r1, #32
 8002c26:	68f8      	ldr	r0, [r7, #12]
 8002c28:	f000 f850 	bl	8002ccc <UART_WaitOnFlagUntilTimeout>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d005      	beq.n	8002c3e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2220      	movs	r2, #32
 8002c36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        return HAL_TIMEOUT;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	e042      	b.n	8002cc4 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d10c      	bne.n	8002c5e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c50:	b29a      	uxth	r2, r3
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002c56:	69bb      	ldr	r3, [r7, #24]
 8002c58:	3302      	adds	r3, #2
 8002c5a:	61bb      	str	r3, [r7, #24]
 8002c5c:	e01f      	b.n	8002c9e <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c66:	d007      	beq.n	8002c78 <HAL_UART_Receive+0xda>
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d10a      	bne.n	8002c86 <HAL_UART_Receive+0xe8>
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	691b      	ldr	r3, [r3, #16]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d106      	bne.n	8002c86 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	b2da      	uxtb	r2, r3
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	701a      	strb	r2, [r3, #0]
 8002c84:	e008      	b.n	8002c98 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c92:	b2da      	uxtb	r2, r3
 8002c94:	69fb      	ldr	r3, [r7, #28]
 8002c96:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002c98:	69fb      	ldr	r3, [r7, #28]
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	3b01      	subs	r3, #1
 8002ca6:	b29a      	uxth	r2, r3
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002cb0:	b29b      	uxth	r3, r3
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d1b2      	bne.n	8002c1c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2220      	movs	r2, #32
 8002cba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	e000      	b.n	8002cc4 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002cc2:	2302      	movs	r3, #2
  }
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	3720      	adds	r7, #32
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}

08002ccc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b086      	sub	sp, #24
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	60b9      	str	r1, [r7, #8]
 8002cd6:	603b      	str	r3, [r7, #0]
 8002cd8:	4613      	mov	r3, r2
 8002cda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cdc:	e03b      	b.n	8002d56 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cde:	6a3b      	ldr	r3, [r7, #32]
 8002ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ce4:	d037      	beq.n	8002d56 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ce6:	f7fe f8f3 	bl	8000ed0 <HAL_GetTick>
 8002cea:	4602      	mov	r2, r0
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	6a3a      	ldr	r2, [r7, #32]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d302      	bcc.n	8002cfc <UART_WaitOnFlagUntilTimeout+0x30>
 8002cf6:	6a3b      	ldr	r3, [r7, #32]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002cfc:	2303      	movs	r3, #3
 8002cfe:	e03a      	b.n	8002d76 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	f003 0304 	and.w	r3, r3, #4
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d023      	beq.n	8002d56 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	2b80      	cmp	r3, #128	; 0x80
 8002d12:	d020      	beq.n	8002d56 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	2b40      	cmp	r3, #64	; 0x40
 8002d18:	d01d      	beq.n	8002d56 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0308 	and.w	r3, r3, #8
 8002d24:	2b08      	cmp	r3, #8
 8002d26:	d116      	bne.n	8002d56 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002d28:	2300      	movs	r3, #0
 8002d2a:	617b      	str	r3, [r7, #20]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	617b      	str	r3, [r7, #20]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	617b      	str	r3, [r7, #20]
 8002d3c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d3e:	68f8      	ldr	r0, [r7, #12]
 8002d40:	f000 f81d 	bl	8002d7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2208      	movs	r2, #8
 8002d48:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e00f      	b.n	8002d76 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	4013      	ands	r3, r2
 8002d60:	68ba      	ldr	r2, [r7, #8]
 8002d62:	429a      	cmp	r2, r3
 8002d64:	bf0c      	ite	eq
 8002d66:	2301      	moveq	r3, #1
 8002d68:	2300      	movne	r3, #0
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	79fb      	ldrb	r3, [r7, #7]
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d0b4      	beq.n	8002cde <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d74:	2300      	movs	r3, #0
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3718      	adds	r7, #24
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}

08002d7e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d7e:	b480      	push	{r7}
 8002d80:	b095      	sub	sp, #84	; 0x54
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	330c      	adds	r3, #12
 8002d8c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d90:	e853 3f00 	ldrex	r3, [r3]
 8002d94:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002d96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d98:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002d9c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	330c      	adds	r3, #12
 8002da4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002da6:	643a      	str	r2, [r7, #64]	; 0x40
 8002da8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002daa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002dac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002dae:	e841 2300 	strex	r3, r2, [r1]
 8002db2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d1e5      	bne.n	8002d86 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	3314      	adds	r3, #20
 8002dc0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dc2:	6a3b      	ldr	r3, [r7, #32]
 8002dc4:	e853 3f00 	ldrex	r3, [r3]
 8002dc8:	61fb      	str	r3, [r7, #28]
   return(result);
 8002dca:	69fb      	ldr	r3, [r7, #28]
 8002dcc:	f023 0301 	bic.w	r3, r3, #1
 8002dd0:	64bb      	str	r3, [r7, #72]	; 0x48
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	3314      	adds	r3, #20
 8002dd8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002dda:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002ddc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dde:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002de0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002de2:	e841 2300 	strex	r3, r2, [r1]
 8002de6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d1e5      	bne.n	8002dba <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d119      	bne.n	8002e2a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	330c      	adds	r3, #12
 8002dfc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	e853 3f00 	ldrex	r3, [r3]
 8002e04:	60bb      	str	r3, [r7, #8]
   return(result);
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	f023 0310 	bic.w	r3, r3, #16
 8002e0c:	647b      	str	r3, [r7, #68]	; 0x44
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	330c      	adds	r3, #12
 8002e14:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002e16:	61ba      	str	r2, [r7, #24]
 8002e18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e1a:	6979      	ldr	r1, [r7, #20]
 8002e1c:	69ba      	ldr	r2, [r7, #24]
 8002e1e:	e841 2300 	strex	r3, r2, [r1]
 8002e22:	613b      	str	r3, [r7, #16]
   return(result);
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d1e5      	bne.n	8002df6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2220      	movs	r2, #32
 8002e2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2200      	movs	r2, #0
 8002e36:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002e38:	bf00      	nop
 8002e3a:	3754      	adds	r7, #84	; 0x54
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr

08002e44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e48:	b0c0      	sub	sp, #256	; 0x100
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	691b      	ldr	r3, [r3, #16]
 8002e58:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e60:	68d9      	ldr	r1, [r3, #12]
 8002e62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	ea40 0301 	orr.w	r3, r0, r1
 8002e6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e72:	689a      	ldr	r2, [r3, #8]
 8002e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	431a      	orrs	r2, r3
 8002e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e80:	695b      	ldr	r3, [r3, #20]
 8002e82:	431a      	orrs	r2, r3
 8002e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e88:	69db      	ldr	r3, [r3, #28]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002e9c:	f021 010c 	bic.w	r1, r1, #12
 8002ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002eaa:	430b      	orrs	r3, r1
 8002eac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	695b      	ldr	r3, [r3, #20]
 8002eb6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002eba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ebe:	6999      	ldr	r1, [r3, #24]
 8002ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	ea40 0301 	orr.w	r3, r0, r1
 8002eca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	4b8f      	ldr	r3, [pc, #572]	; (8003110 <UART_SetConfig+0x2cc>)
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d005      	beq.n	8002ee4 <UART_SetConfig+0xa0>
 8002ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	4b8d      	ldr	r3, [pc, #564]	; (8003114 <UART_SetConfig+0x2d0>)
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d104      	bne.n	8002eee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002ee4:	f7fe ff44 	bl	8001d70 <HAL_RCC_GetPCLK2Freq>
 8002ee8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002eec:	e003      	b.n	8002ef6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002eee:	f7fe ff2b 	bl	8001d48 <HAL_RCC_GetPCLK1Freq>
 8002ef2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ef6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002efa:	69db      	ldr	r3, [r3, #28]
 8002efc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f00:	f040 810c 	bne.w	800311c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002f04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002f0e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002f12:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002f16:	4622      	mov	r2, r4
 8002f18:	462b      	mov	r3, r5
 8002f1a:	1891      	adds	r1, r2, r2
 8002f1c:	65b9      	str	r1, [r7, #88]	; 0x58
 8002f1e:	415b      	adcs	r3, r3
 8002f20:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002f22:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002f26:	4621      	mov	r1, r4
 8002f28:	eb12 0801 	adds.w	r8, r2, r1
 8002f2c:	4629      	mov	r1, r5
 8002f2e:	eb43 0901 	adc.w	r9, r3, r1
 8002f32:	f04f 0200 	mov.w	r2, #0
 8002f36:	f04f 0300 	mov.w	r3, #0
 8002f3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f46:	4690      	mov	r8, r2
 8002f48:	4699      	mov	r9, r3
 8002f4a:	4623      	mov	r3, r4
 8002f4c:	eb18 0303 	adds.w	r3, r8, r3
 8002f50:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002f54:	462b      	mov	r3, r5
 8002f56:	eb49 0303 	adc.w	r3, r9, r3
 8002f5a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	2200      	movs	r2, #0
 8002f66:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002f6a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002f6e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002f72:	460b      	mov	r3, r1
 8002f74:	18db      	adds	r3, r3, r3
 8002f76:	653b      	str	r3, [r7, #80]	; 0x50
 8002f78:	4613      	mov	r3, r2
 8002f7a:	eb42 0303 	adc.w	r3, r2, r3
 8002f7e:	657b      	str	r3, [r7, #84]	; 0x54
 8002f80:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002f84:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002f88:	f7fd f97a 	bl	8000280 <__aeabi_uldivmod>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	460b      	mov	r3, r1
 8002f90:	4b61      	ldr	r3, [pc, #388]	; (8003118 <UART_SetConfig+0x2d4>)
 8002f92:	fba3 2302 	umull	r2, r3, r3, r2
 8002f96:	095b      	lsrs	r3, r3, #5
 8002f98:	011c      	lsls	r4, r3, #4
 8002f9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002fa4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002fa8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002fac:	4642      	mov	r2, r8
 8002fae:	464b      	mov	r3, r9
 8002fb0:	1891      	adds	r1, r2, r2
 8002fb2:	64b9      	str	r1, [r7, #72]	; 0x48
 8002fb4:	415b      	adcs	r3, r3
 8002fb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002fb8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002fbc:	4641      	mov	r1, r8
 8002fbe:	eb12 0a01 	adds.w	sl, r2, r1
 8002fc2:	4649      	mov	r1, r9
 8002fc4:	eb43 0b01 	adc.w	fp, r3, r1
 8002fc8:	f04f 0200 	mov.w	r2, #0
 8002fcc:	f04f 0300 	mov.w	r3, #0
 8002fd0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002fd4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002fd8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002fdc:	4692      	mov	sl, r2
 8002fde:	469b      	mov	fp, r3
 8002fe0:	4643      	mov	r3, r8
 8002fe2:	eb1a 0303 	adds.w	r3, sl, r3
 8002fe6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002fea:	464b      	mov	r3, r9
 8002fec:	eb4b 0303 	adc.w	r3, fp, r3
 8002ff0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003000:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003004:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003008:	460b      	mov	r3, r1
 800300a:	18db      	adds	r3, r3, r3
 800300c:	643b      	str	r3, [r7, #64]	; 0x40
 800300e:	4613      	mov	r3, r2
 8003010:	eb42 0303 	adc.w	r3, r2, r3
 8003014:	647b      	str	r3, [r7, #68]	; 0x44
 8003016:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800301a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800301e:	f7fd f92f 	bl	8000280 <__aeabi_uldivmod>
 8003022:	4602      	mov	r2, r0
 8003024:	460b      	mov	r3, r1
 8003026:	4611      	mov	r1, r2
 8003028:	4b3b      	ldr	r3, [pc, #236]	; (8003118 <UART_SetConfig+0x2d4>)
 800302a:	fba3 2301 	umull	r2, r3, r3, r1
 800302e:	095b      	lsrs	r3, r3, #5
 8003030:	2264      	movs	r2, #100	; 0x64
 8003032:	fb02 f303 	mul.w	r3, r2, r3
 8003036:	1acb      	subs	r3, r1, r3
 8003038:	00db      	lsls	r3, r3, #3
 800303a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800303e:	4b36      	ldr	r3, [pc, #216]	; (8003118 <UART_SetConfig+0x2d4>)
 8003040:	fba3 2302 	umull	r2, r3, r3, r2
 8003044:	095b      	lsrs	r3, r3, #5
 8003046:	005b      	lsls	r3, r3, #1
 8003048:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800304c:	441c      	add	r4, r3
 800304e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003052:	2200      	movs	r2, #0
 8003054:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003058:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800305c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003060:	4642      	mov	r2, r8
 8003062:	464b      	mov	r3, r9
 8003064:	1891      	adds	r1, r2, r2
 8003066:	63b9      	str	r1, [r7, #56]	; 0x38
 8003068:	415b      	adcs	r3, r3
 800306a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800306c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003070:	4641      	mov	r1, r8
 8003072:	1851      	adds	r1, r2, r1
 8003074:	6339      	str	r1, [r7, #48]	; 0x30
 8003076:	4649      	mov	r1, r9
 8003078:	414b      	adcs	r3, r1
 800307a:	637b      	str	r3, [r7, #52]	; 0x34
 800307c:	f04f 0200 	mov.w	r2, #0
 8003080:	f04f 0300 	mov.w	r3, #0
 8003084:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003088:	4659      	mov	r1, fp
 800308a:	00cb      	lsls	r3, r1, #3
 800308c:	4651      	mov	r1, sl
 800308e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003092:	4651      	mov	r1, sl
 8003094:	00ca      	lsls	r2, r1, #3
 8003096:	4610      	mov	r0, r2
 8003098:	4619      	mov	r1, r3
 800309a:	4603      	mov	r3, r0
 800309c:	4642      	mov	r2, r8
 800309e:	189b      	adds	r3, r3, r2
 80030a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80030a4:	464b      	mov	r3, r9
 80030a6:	460a      	mov	r2, r1
 80030a8:	eb42 0303 	adc.w	r3, r2, r3
 80030ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80030b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80030bc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80030c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80030c4:	460b      	mov	r3, r1
 80030c6:	18db      	adds	r3, r3, r3
 80030c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80030ca:	4613      	mov	r3, r2
 80030cc:	eb42 0303 	adc.w	r3, r2, r3
 80030d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80030d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80030d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80030da:	f7fd f8d1 	bl	8000280 <__aeabi_uldivmod>
 80030de:	4602      	mov	r2, r0
 80030e0:	460b      	mov	r3, r1
 80030e2:	4b0d      	ldr	r3, [pc, #52]	; (8003118 <UART_SetConfig+0x2d4>)
 80030e4:	fba3 1302 	umull	r1, r3, r3, r2
 80030e8:	095b      	lsrs	r3, r3, #5
 80030ea:	2164      	movs	r1, #100	; 0x64
 80030ec:	fb01 f303 	mul.w	r3, r1, r3
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	00db      	lsls	r3, r3, #3
 80030f4:	3332      	adds	r3, #50	; 0x32
 80030f6:	4a08      	ldr	r2, [pc, #32]	; (8003118 <UART_SetConfig+0x2d4>)
 80030f8:	fba2 2303 	umull	r2, r3, r2, r3
 80030fc:	095b      	lsrs	r3, r3, #5
 80030fe:	f003 0207 	and.w	r2, r3, #7
 8003102:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4422      	add	r2, r4
 800310a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800310c:	e106      	b.n	800331c <UART_SetConfig+0x4d8>
 800310e:	bf00      	nop
 8003110:	40011000 	.word	0x40011000
 8003114:	40011400 	.word	0x40011400
 8003118:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800311c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003120:	2200      	movs	r2, #0
 8003122:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003126:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800312a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800312e:	4642      	mov	r2, r8
 8003130:	464b      	mov	r3, r9
 8003132:	1891      	adds	r1, r2, r2
 8003134:	6239      	str	r1, [r7, #32]
 8003136:	415b      	adcs	r3, r3
 8003138:	627b      	str	r3, [r7, #36]	; 0x24
 800313a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800313e:	4641      	mov	r1, r8
 8003140:	1854      	adds	r4, r2, r1
 8003142:	4649      	mov	r1, r9
 8003144:	eb43 0501 	adc.w	r5, r3, r1
 8003148:	f04f 0200 	mov.w	r2, #0
 800314c:	f04f 0300 	mov.w	r3, #0
 8003150:	00eb      	lsls	r3, r5, #3
 8003152:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003156:	00e2      	lsls	r2, r4, #3
 8003158:	4614      	mov	r4, r2
 800315a:	461d      	mov	r5, r3
 800315c:	4643      	mov	r3, r8
 800315e:	18e3      	adds	r3, r4, r3
 8003160:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003164:	464b      	mov	r3, r9
 8003166:	eb45 0303 	adc.w	r3, r5, r3
 800316a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800316e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800317a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800317e:	f04f 0200 	mov.w	r2, #0
 8003182:	f04f 0300 	mov.w	r3, #0
 8003186:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800318a:	4629      	mov	r1, r5
 800318c:	008b      	lsls	r3, r1, #2
 800318e:	4621      	mov	r1, r4
 8003190:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003194:	4621      	mov	r1, r4
 8003196:	008a      	lsls	r2, r1, #2
 8003198:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800319c:	f7fd f870 	bl	8000280 <__aeabi_uldivmod>
 80031a0:	4602      	mov	r2, r0
 80031a2:	460b      	mov	r3, r1
 80031a4:	4b60      	ldr	r3, [pc, #384]	; (8003328 <UART_SetConfig+0x4e4>)
 80031a6:	fba3 2302 	umull	r2, r3, r3, r2
 80031aa:	095b      	lsrs	r3, r3, #5
 80031ac:	011c      	lsls	r4, r3, #4
 80031ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80031b2:	2200      	movs	r2, #0
 80031b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80031b8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80031bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80031c0:	4642      	mov	r2, r8
 80031c2:	464b      	mov	r3, r9
 80031c4:	1891      	adds	r1, r2, r2
 80031c6:	61b9      	str	r1, [r7, #24]
 80031c8:	415b      	adcs	r3, r3
 80031ca:	61fb      	str	r3, [r7, #28]
 80031cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031d0:	4641      	mov	r1, r8
 80031d2:	1851      	adds	r1, r2, r1
 80031d4:	6139      	str	r1, [r7, #16]
 80031d6:	4649      	mov	r1, r9
 80031d8:	414b      	adcs	r3, r1
 80031da:	617b      	str	r3, [r7, #20]
 80031dc:	f04f 0200 	mov.w	r2, #0
 80031e0:	f04f 0300 	mov.w	r3, #0
 80031e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80031e8:	4659      	mov	r1, fp
 80031ea:	00cb      	lsls	r3, r1, #3
 80031ec:	4651      	mov	r1, sl
 80031ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031f2:	4651      	mov	r1, sl
 80031f4:	00ca      	lsls	r2, r1, #3
 80031f6:	4610      	mov	r0, r2
 80031f8:	4619      	mov	r1, r3
 80031fa:	4603      	mov	r3, r0
 80031fc:	4642      	mov	r2, r8
 80031fe:	189b      	adds	r3, r3, r2
 8003200:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003204:	464b      	mov	r3, r9
 8003206:	460a      	mov	r2, r1
 8003208:	eb42 0303 	adc.w	r3, r2, r3
 800320c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	2200      	movs	r2, #0
 8003218:	67bb      	str	r3, [r7, #120]	; 0x78
 800321a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800321c:	f04f 0200 	mov.w	r2, #0
 8003220:	f04f 0300 	mov.w	r3, #0
 8003224:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003228:	4649      	mov	r1, r9
 800322a:	008b      	lsls	r3, r1, #2
 800322c:	4641      	mov	r1, r8
 800322e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003232:	4641      	mov	r1, r8
 8003234:	008a      	lsls	r2, r1, #2
 8003236:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800323a:	f7fd f821 	bl	8000280 <__aeabi_uldivmod>
 800323e:	4602      	mov	r2, r0
 8003240:	460b      	mov	r3, r1
 8003242:	4611      	mov	r1, r2
 8003244:	4b38      	ldr	r3, [pc, #224]	; (8003328 <UART_SetConfig+0x4e4>)
 8003246:	fba3 2301 	umull	r2, r3, r3, r1
 800324a:	095b      	lsrs	r3, r3, #5
 800324c:	2264      	movs	r2, #100	; 0x64
 800324e:	fb02 f303 	mul.w	r3, r2, r3
 8003252:	1acb      	subs	r3, r1, r3
 8003254:	011b      	lsls	r3, r3, #4
 8003256:	3332      	adds	r3, #50	; 0x32
 8003258:	4a33      	ldr	r2, [pc, #204]	; (8003328 <UART_SetConfig+0x4e4>)
 800325a:	fba2 2303 	umull	r2, r3, r2, r3
 800325e:	095b      	lsrs	r3, r3, #5
 8003260:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003264:	441c      	add	r4, r3
 8003266:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800326a:	2200      	movs	r2, #0
 800326c:	673b      	str	r3, [r7, #112]	; 0x70
 800326e:	677a      	str	r2, [r7, #116]	; 0x74
 8003270:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003274:	4642      	mov	r2, r8
 8003276:	464b      	mov	r3, r9
 8003278:	1891      	adds	r1, r2, r2
 800327a:	60b9      	str	r1, [r7, #8]
 800327c:	415b      	adcs	r3, r3
 800327e:	60fb      	str	r3, [r7, #12]
 8003280:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003284:	4641      	mov	r1, r8
 8003286:	1851      	adds	r1, r2, r1
 8003288:	6039      	str	r1, [r7, #0]
 800328a:	4649      	mov	r1, r9
 800328c:	414b      	adcs	r3, r1
 800328e:	607b      	str	r3, [r7, #4]
 8003290:	f04f 0200 	mov.w	r2, #0
 8003294:	f04f 0300 	mov.w	r3, #0
 8003298:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800329c:	4659      	mov	r1, fp
 800329e:	00cb      	lsls	r3, r1, #3
 80032a0:	4651      	mov	r1, sl
 80032a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032a6:	4651      	mov	r1, sl
 80032a8:	00ca      	lsls	r2, r1, #3
 80032aa:	4610      	mov	r0, r2
 80032ac:	4619      	mov	r1, r3
 80032ae:	4603      	mov	r3, r0
 80032b0:	4642      	mov	r2, r8
 80032b2:	189b      	adds	r3, r3, r2
 80032b4:	66bb      	str	r3, [r7, #104]	; 0x68
 80032b6:	464b      	mov	r3, r9
 80032b8:	460a      	mov	r2, r1
 80032ba:	eb42 0303 	adc.w	r3, r2, r3
 80032be:	66fb      	str	r3, [r7, #108]	; 0x6c
 80032c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	2200      	movs	r2, #0
 80032c8:	663b      	str	r3, [r7, #96]	; 0x60
 80032ca:	667a      	str	r2, [r7, #100]	; 0x64
 80032cc:	f04f 0200 	mov.w	r2, #0
 80032d0:	f04f 0300 	mov.w	r3, #0
 80032d4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80032d8:	4649      	mov	r1, r9
 80032da:	008b      	lsls	r3, r1, #2
 80032dc:	4641      	mov	r1, r8
 80032de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80032e2:	4641      	mov	r1, r8
 80032e4:	008a      	lsls	r2, r1, #2
 80032e6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80032ea:	f7fc ffc9 	bl	8000280 <__aeabi_uldivmod>
 80032ee:	4602      	mov	r2, r0
 80032f0:	460b      	mov	r3, r1
 80032f2:	4b0d      	ldr	r3, [pc, #52]	; (8003328 <UART_SetConfig+0x4e4>)
 80032f4:	fba3 1302 	umull	r1, r3, r3, r2
 80032f8:	095b      	lsrs	r3, r3, #5
 80032fa:	2164      	movs	r1, #100	; 0x64
 80032fc:	fb01 f303 	mul.w	r3, r1, r3
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	011b      	lsls	r3, r3, #4
 8003304:	3332      	adds	r3, #50	; 0x32
 8003306:	4a08      	ldr	r2, [pc, #32]	; (8003328 <UART_SetConfig+0x4e4>)
 8003308:	fba2 2303 	umull	r2, r3, r2, r3
 800330c:	095b      	lsrs	r3, r3, #5
 800330e:	f003 020f 	and.w	r2, r3, #15
 8003312:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4422      	add	r2, r4
 800331a:	609a      	str	r2, [r3, #8]
}
 800331c:	bf00      	nop
 800331e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003322:	46bd      	mov	sp, r7
 8003324:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003328:	51eb851f 	.word	0x51eb851f

0800332c <std>:
 800332c:	2300      	movs	r3, #0
 800332e:	b510      	push	{r4, lr}
 8003330:	4604      	mov	r4, r0
 8003332:	e9c0 3300 	strd	r3, r3, [r0]
 8003336:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800333a:	6083      	str	r3, [r0, #8]
 800333c:	8181      	strh	r1, [r0, #12]
 800333e:	6643      	str	r3, [r0, #100]	; 0x64
 8003340:	81c2      	strh	r2, [r0, #14]
 8003342:	6183      	str	r3, [r0, #24]
 8003344:	4619      	mov	r1, r3
 8003346:	2208      	movs	r2, #8
 8003348:	305c      	adds	r0, #92	; 0x5c
 800334a:	f000 fad7 	bl	80038fc <memset>
 800334e:	4b0d      	ldr	r3, [pc, #52]	; (8003384 <std+0x58>)
 8003350:	6263      	str	r3, [r4, #36]	; 0x24
 8003352:	4b0d      	ldr	r3, [pc, #52]	; (8003388 <std+0x5c>)
 8003354:	62a3      	str	r3, [r4, #40]	; 0x28
 8003356:	4b0d      	ldr	r3, [pc, #52]	; (800338c <std+0x60>)
 8003358:	62e3      	str	r3, [r4, #44]	; 0x2c
 800335a:	4b0d      	ldr	r3, [pc, #52]	; (8003390 <std+0x64>)
 800335c:	6323      	str	r3, [r4, #48]	; 0x30
 800335e:	4b0d      	ldr	r3, [pc, #52]	; (8003394 <std+0x68>)
 8003360:	6224      	str	r4, [r4, #32]
 8003362:	429c      	cmp	r4, r3
 8003364:	d006      	beq.n	8003374 <std+0x48>
 8003366:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800336a:	4294      	cmp	r4, r2
 800336c:	d002      	beq.n	8003374 <std+0x48>
 800336e:	33d0      	adds	r3, #208	; 0xd0
 8003370:	429c      	cmp	r4, r3
 8003372:	d105      	bne.n	8003380 <std+0x54>
 8003374:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003378:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800337c:	f000 bb36 	b.w	80039ec <__retarget_lock_init_recursive>
 8003380:	bd10      	pop	{r4, pc}
 8003382:	bf00      	nop
 8003384:	0800374d 	.word	0x0800374d
 8003388:	0800376f 	.word	0x0800376f
 800338c:	080037a7 	.word	0x080037a7
 8003390:	080037cb 	.word	0x080037cb
 8003394:	2000011c 	.word	0x2000011c

08003398 <stdio_exit_handler>:
 8003398:	4a02      	ldr	r2, [pc, #8]	; (80033a4 <stdio_exit_handler+0xc>)
 800339a:	4903      	ldr	r1, [pc, #12]	; (80033a8 <stdio_exit_handler+0x10>)
 800339c:	4803      	ldr	r0, [pc, #12]	; (80033ac <stdio_exit_handler+0x14>)
 800339e:	f000 b869 	b.w	8003474 <_fwalk_sglue>
 80033a2:	bf00      	nop
 80033a4:	2000000c 	.word	0x2000000c
 80033a8:	08004b61 	.word	0x08004b61
 80033ac:	20000018 	.word	0x20000018

080033b0 <cleanup_stdio>:
 80033b0:	6841      	ldr	r1, [r0, #4]
 80033b2:	4b0c      	ldr	r3, [pc, #48]	; (80033e4 <cleanup_stdio+0x34>)
 80033b4:	4299      	cmp	r1, r3
 80033b6:	b510      	push	{r4, lr}
 80033b8:	4604      	mov	r4, r0
 80033ba:	d001      	beq.n	80033c0 <cleanup_stdio+0x10>
 80033bc:	f001 fbd0 	bl	8004b60 <_fflush_r>
 80033c0:	68a1      	ldr	r1, [r4, #8]
 80033c2:	4b09      	ldr	r3, [pc, #36]	; (80033e8 <cleanup_stdio+0x38>)
 80033c4:	4299      	cmp	r1, r3
 80033c6:	d002      	beq.n	80033ce <cleanup_stdio+0x1e>
 80033c8:	4620      	mov	r0, r4
 80033ca:	f001 fbc9 	bl	8004b60 <_fflush_r>
 80033ce:	68e1      	ldr	r1, [r4, #12]
 80033d0:	4b06      	ldr	r3, [pc, #24]	; (80033ec <cleanup_stdio+0x3c>)
 80033d2:	4299      	cmp	r1, r3
 80033d4:	d004      	beq.n	80033e0 <cleanup_stdio+0x30>
 80033d6:	4620      	mov	r0, r4
 80033d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033dc:	f001 bbc0 	b.w	8004b60 <_fflush_r>
 80033e0:	bd10      	pop	{r4, pc}
 80033e2:	bf00      	nop
 80033e4:	2000011c 	.word	0x2000011c
 80033e8:	20000184 	.word	0x20000184
 80033ec:	200001ec 	.word	0x200001ec

080033f0 <global_stdio_init.part.0>:
 80033f0:	b510      	push	{r4, lr}
 80033f2:	4b0b      	ldr	r3, [pc, #44]	; (8003420 <global_stdio_init.part.0+0x30>)
 80033f4:	4c0b      	ldr	r4, [pc, #44]	; (8003424 <global_stdio_init.part.0+0x34>)
 80033f6:	4a0c      	ldr	r2, [pc, #48]	; (8003428 <global_stdio_init.part.0+0x38>)
 80033f8:	601a      	str	r2, [r3, #0]
 80033fa:	4620      	mov	r0, r4
 80033fc:	2200      	movs	r2, #0
 80033fe:	2104      	movs	r1, #4
 8003400:	f7ff ff94 	bl	800332c <std>
 8003404:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003408:	2201      	movs	r2, #1
 800340a:	2109      	movs	r1, #9
 800340c:	f7ff ff8e 	bl	800332c <std>
 8003410:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8003414:	2202      	movs	r2, #2
 8003416:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800341a:	2112      	movs	r1, #18
 800341c:	f7ff bf86 	b.w	800332c <std>
 8003420:	20000254 	.word	0x20000254
 8003424:	2000011c 	.word	0x2000011c
 8003428:	08003399 	.word	0x08003399

0800342c <__sfp_lock_acquire>:
 800342c:	4801      	ldr	r0, [pc, #4]	; (8003434 <__sfp_lock_acquire+0x8>)
 800342e:	f000 bade 	b.w	80039ee <__retarget_lock_acquire_recursive>
 8003432:	bf00      	nop
 8003434:	2000025d 	.word	0x2000025d

08003438 <__sfp_lock_release>:
 8003438:	4801      	ldr	r0, [pc, #4]	; (8003440 <__sfp_lock_release+0x8>)
 800343a:	f000 bad9 	b.w	80039f0 <__retarget_lock_release_recursive>
 800343e:	bf00      	nop
 8003440:	2000025d 	.word	0x2000025d

08003444 <__sinit>:
 8003444:	b510      	push	{r4, lr}
 8003446:	4604      	mov	r4, r0
 8003448:	f7ff fff0 	bl	800342c <__sfp_lock_acquire>
 800344c:	6a23      	ldr	r3, [r4, #32]
 800344e:	b11b      	cbz	r3, 8003458 <__sinit+0x14>
 8003450:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003454:	f7ff bff0 	b.w	8003438 <__sfp_lock_release>
 8003458:	4b04      	ldr	r3, [pc, #16]	; (800346c <__sinit+0x28>)
 800345a:	6223      	str	r3, [r4, #32]
 800345c:	4b04      	ldr	r3, [pc, #16]	; (8003470 <__sinit+0x2c>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d1f5      	bne.n	8003450 <__sinit+0xc>
 8003464:	f7ff ffc4 	bl	80033f0 <global_stdio_init.part.0>
 8003468:	e7f2      	b.n	8003450 <__sinit+0xc>
 800346a:	bf00      	nop
 800346c:	080033b1 	.word	0x080033b1
 8003470:	20000254 	.word	0x20000254

08003474 <_fwalk_sglue>:
 8003474:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003478:	4607      	mov	r7, r0
 800347a:	4688      	mov	r8, r1
 800347c:	4614      	mov	r4, r2
 800347e:	2600      	movs	r6, #0
 8003480:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003484:	f1b9 0901 	subs.w	r9, r9, #1
 8003488:	d505      	bpl.n	8003496 <_fwalk_sglue+0x22>
 800348a:	6824      	ldr	r4, [r4, #0]
 800348c:	2c00      	cmp	r4, #0
 800348e:	d1f7      	bne.n	8003480 <_fwalk_sglue+0xc>
 8003490:	4630      	mov	r0, r6
 8003492:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003496:	89ab      	ldrh	r3, [r5, #12]
 8003498:	2b01      	cmp	r3, #1
 800349a:	d907      	bls.n	80034ac <_fwalk_sglue+0x38>
 800349c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80034a0:	3301      	adds	r3, #1
 80034a2:	d003      	beq.n	80034ac <_fwalk_sglue+0x38>
 80034a4:	4629      	mov	r1, r5
 80034a6:	4638      	mov	r0, r7
 80034a8:	47c0      	blx	r8
 80034aa:	4306      	orrs	r6, r0
 80034ac:	3568      	adds	r5, #104	; 0x68
 80034ae:	e7e9      	b.n	8003484 <_fwalk_sglue+0x10>

080034b0 <iprintf>:
 80034b0:	b40f      	push	{r0, r1, r2, r3}
 80034b2:	b507      	push	{r0, r1, r2, lr}
 80034b4:	4906      	ldr	r1, [pc, #24]	; (80034d0 <iprintf+0x20>)
 80034b6:	ab04      	add	r3, sp, #16
 80034b8:	6808      	ldr	r0, [r1, #0]
 80034ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80034be:	6881      	ldr	r1, [r0, #8]
 80034c0:	9301      	str	r3, [sp, #4]
 80034c2:	f000 fd19 	bl	8003ef8 <_vfiprintf_r>
 80034c6:	b003      	add	sp, #12
 80034c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80034cc:	b004      	add	sp, #16
 80034ce:	4770      	bx	lr
 80034d0:	20000064 	.word	0x20000064

080034d4 <_puts_r>:
 80034d4:	6a03      	ldr	r3, [r0, #32]
 80034d6:	b570      	push	{r4, r5, r6, lr}
 80034d8:	6884      	ldr	r4, [r0, #8]
 80034da:	4605      	mov	r5, r0
 80034dc:	460e      	mov	r6, r1
 80034de:	b90b      	cbnz	r3, 80034e4 <_puts_r+0x10>
 80034e0:	f7ff ffb0 	bl	8003444 <__sinit>
 80034e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80034e6:	07db      	lsls	r3, r3, #31
 80034e8:	d405      	bmi.n	80034f6 <_puts_r+0x22>
 80034ea:	89a3      	ldrh	r3, [r4, #12]
 80034ec:	0598      	lsls	r0, r3, #22
 80034ee:	d402      	bmi.n	80034f6 <_puts_r+0x22>
 80034f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80034f2:	f000 fa7c 	bl	80039ee <__retarget_lock_acquire_recursive>
 80034f6:	89a3      	ldrh	r3, [r4, #12]
 80034f8:	0719      	lsls	r1, r3, #28
 80034fa:	d513      	bpl.n	8003524 <_puts_r+0x50>
 80034fc:	6923      	ldr	r3, [r4, #16]
 80034fe:	b18b      	cbz	r3, 8003524 <_puts_r+0x50>
 8003500:	3e01      	subs	r6, #1
 8003502:	68a3      	ldr	r3, [r4, #8]
 8003504:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003508:	3b01      	subs	r3, #1
 800350a:	60a3      	str	r3, [r4, #8]
 800350c:	b9e9      	cbnz	r1, 800354a <_puts_r+0x76>
 800350e:	2b00      	cmp	r3, #0
 8003510:	da2e      	bge.n	8003570 <_puts_r+0x9c>
 8003512:	4622      	mov	r2, r4
 8003514:	210a      	movs	r1, #10
 8003516:	4628      	mov	r0, r5
 8003518:	f000 f95b 	bl	80037d2 <__swbuf_r>
 800351c:	3001      	adds	r0, #1
 800351e:	d007      	beq.n	8003530 <_puts_r+0x5c>
 8003520:	250a      	movs	r5, #10
 8003522:	e007      	b.n	8003534 <_puts_r+0x60>
 8003524:	4621      	mov	r1, r4
 8003526:	4628      	mov	r0, r5
 8003528:	f000 f990 	bl	800384c <__swsetup_r>
 800352c:	2800      	cmp	r0, #0
 800352e:	d0e7      	beq.n	8003500 <_puts_r+0x2c>
 8003530:	f04f 35ff 	mov.w	r5, #4294967295
 8003534:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003536:	07da      	lsls	r2, r3, #31
 8003538:	d405      	bmi.n	8003546 <_puts_r+0x72>
 800353a:	89a3      	ldrh	r3, [r4, #12]
 800353c:	059b      	lsls	r3, r3, #22
 800353e:	d402      	bmi.n	8003546 <_puts_r+0x72>
 8003540:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003542:	f000 fa55 	bl	80039f0 <__retarget_lock_release_recursive>
 8003546:	4628      	mov	r0, r5
 8003548:	bd70      	pop	{r4, r5, r6, pc}
 800354a:	2b00      	cmp	r3, #0
 800354c:	da04      	bge.n	8003558 <_puts_r+0x84>
 800354e:	69a2      	ldr	r2, [r4, #24]
 8003550:	429a      	cmp	r2, r3
 8003552:	dc06      	bgt.n	8003562 <_puts_r+0x8e>
 8003554:	290a      	cmp	r1, #10
 8003556:	d004      	beq.n	8003562 <_puts_r+0x8e>
 8003558:	6823      	ldr	r3, [r4, #0]
 800355a:	1c5a      	adds	r2, r3, #1
 800355c:	6022      	str	r2, [r4, #0]
 800355e:	7019      	strb	r1, [r3, #0]
 8003560:	e7cf      	b.n	8003502 <_puts_r+0x2e>
 8003562:	4622      	mov	r2, r4
 8003564:	4628      	mov	r0, r5
 8003566:	f000 f934 	bl	80037d2 <__swbuf_r>
 800356a:	3001      	adds	r0, #1
 800356c:	d1c9      	bne.n	8003502 <_puts_r+0x2e>
 800356e:	e7df      	b.n	8003530 <_puts_r+0x5c>
 8003570:	6823      	ldr	r3, [r4, #0]
 8003572:	250a      	movs	r5, #10
 8003574:	1c5a      	adds	r2, r3, #1
 8003576:	6022      	str	r2, [r4, #0]
 8003578:	701d      	strb	r5, [r3, #0]
 800357a:	e7db      	b.n	8003534 <_puts_r+0x60>

0800357c <puts>:
 800357c:	4b02      	ldr	r3, [pc, #8]	; (8003588 <puts+0xc>)
 800357e:	4601      	mov	r1, r0
 8003580:	6818      	ldr	r0, [r3, #0]
 8003582:	f7ff bfa7 	b.w	80034d4 <_puts_r>
 8003586:	bf00      	nop
 8003588:	20000064 	.word	0x20000064

0800358c <iscanf>:
 800358c:	b40f      	push	{r0, r1, r2, r3}
 800358e:	b507      	push	{r0, r1, r2, lr}
 8003590:	4906      	ldr	r1, [pc, #24]	; (80035ac <iscanf+0x20>)
 8003592:	ab04      	add	r3, sp, #16
 8003594:	6808      	ldr	r0, [r1, #0]
 8003596:	f853 2b04 	ldr.w	r2, [r3], #4
 800359a:	6841      	ldr	r1, [r0, #4]
 800359c:	9301      	str	r3, [sp, #4]
 800359e:	f001 f8f7 	bl	8004790 <_vfiscanf_r>
 80035a2:	b003      	add	sp, #12
 80035a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80035a8:	b004      	add	sp, #16
 80035aa:	4770      	bx	lr
 80035ac:	20000064 	.word	0x20000064

080035b0 <setvbuf>:
 80035b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80035b4:	461d      	mov	r5, r3
 80035b6:	4b54      	ldr	r3, [pc, #336]	; (8003708 <setvbuf+0x158>)
 80035b8:	681f      	ldr	r7, [r3, #0]
 80035ba:	4604      	mov	r4, r0
 80035bc:	460e      	mov	r6, r1
 80035be:	4690      	mov	r8, r2
 80035c0:	b127      	cbz	r7, 80035cc <setvbuf+0x1c>
 80035c2:	6a3b      	ldr	r3, [r7, #32]
 80035c4:	b913      	cbnz	r3, 80035cc <setvbuf+0x1c>
 80035c6:	4638      	mov	r0, r7
 80035c8:	f7ff ff3c 	bl	8003444 <__sinit>
 80035cc:	f1b8 0f02 	cmp.w	r8, #2
 80035d0:	d006      	beq.n	80035e0 <setvbuf+0x30>
 80035d2:	f1b8 0f01 	cmp.w	r8, #1
 80035d6:	f200 8094 	bhi.w	8003702 <setvbuf+0x152>
 80035da:	2d00      	cmp	r5, #0
 80035dc:	f2c0 8091 	blt.w	8003702 <setvbuf+0x152>
 80035e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80035e2:	07da      	lsls	r2, r3, #31
 80035e4:	d405      	bmi.n	80035f2 <setvbuf+0x42>
 80035e6:	89a3      	ldrh	r3, [r4, #12]
 80035e8:	059b      	lsls	r3, r3, #22
 80035ea:	d402      	bmi.n	80035f2 <setvbuf+0x42>
 80035ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80035ee:	f000 f9fe 	bl	80039ee <__retarget_lock_acquire_recursive>
 80035f2:	4621      	mov	r1, r4
 80035f4:	4638      	mov	r0, r7
 80035f6:	f001 fab3 	bl	8004b60 <_fflush_r>
 80035fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80035fc:	b141      	cbz	r1, 8003610 <setvbuf+0x60>
 80035fe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003602:	4299      	cmp	r1, r3
 8003604:	d002      	beq.n	800360c <setvbuf+0x5c>
 8003606:	4638      	mov	r0, r7
 8003608:	f000 f9f4 	bl	80039f4 <_free_r>
 800360c:	2300      	movs	r3, #0
 800360e:	6363      	str	r3, [r4, #52]	; 0x34
 8003610:	2300      	movs	r3, #0
 8003612:	61a3      	str	r3, [r4, #24]
 8003614:	6063      	str	r3, [r4, #4]
 8003616:	89a3      	ldrh	r3, [r4, #12]
 8003618:	0618      	lsls	r0, r3, #24
 800361a:	d503      	bpl.n	8003624 <setvbuf+0x74>
 800361c:	6921      	ldr	r1, [r4, #16]
 800361e:	4638      	mov	r0, r7
 8003620:	f000 f9e8 	bl	80039f4 <_free_r>
 8003624:	89a3      	ldrh	r3, [r4, #12]
 8003626:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800362a:	f023 0303 	bic.w	r3, r3, #3
 800362e:	f1b8 0f02 	cmp.w	r8, #2
 8003632:	81a3      	strh	r3, [r4, #12]
 8003634:	d05f      	beq.n	80036f6 <setvbuf+0x146>
 8003636:	ab01      	add	r3, sp, #4
 8003638:	466a      	mov	r2, sp
 800363a:	4621      	mov	r1, r4
 800363c:	4638      	mov	r0, r7
 800363e:	f001 fab7 	bl	8004bb0 <__swhatbuf_r>
 8003642:	89a3      	ldrh	r3, [r4, #12]
 8003644:	4318      	orrs	r0, r3
 8003646:	81a0      	strh	r0, [r4, #12]
 8003648:	bb2d      	cbnz	r5, 8003696 <setvbuf+0xe6>
 800364a:	9d00      	ldr	r5, [sp, #0]
 800364c:	4628      	mov	r0, r5
 800364e:	f000 fa1d 	bl	8003a8c <malloc>
 8003652:	4606      	mov	r6, r0
 8003654:	2800      	cmp	r0, #0
 8003656:	d150      	bne.n	80036fa <setvbuf+0x14a>
 8003658:	f8dd 9000 	ldr.w	r9, [sp]
 800365c:	45a9      	cmp	r9, r5
 800365e:	d13e      	bne.n	80036de <setvbuf+0x12e>
 8003660:	f04f 35ff 	mov.w	r5, #4294967295
 8003664:	2200      	movs	r2, #0
 8003666:	60a2      	str	r2, [r4, #8]
 8003668:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800366c:	6022      	str	r2, [r4, #0]
 800366e:	6122      	str	r2, [r4, #16]
 8003670:	2201      	movs	r2, #1
 8003672:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003676:	6162      	str	r2, [r4, #20]
 8003678:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800367a:	f043 0302 	orr.w	r3, r3, #2
 800367e:	07d1      	lsls	r1, r2, #31
 8003680:	81a3      	strh	r3, [r4, #12]
 8003682:	d404      	bmi.n	800368e <setvbuf+0xde>
 8003684:	059b      	lsls	r3, r3, #22
 8003686:	d402      	bmi.n	800368e <setvbuf+0xde>
 8003688:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800368a:	f000 f9b1 	bl	80039f0 <__retarget_lock_release_recursive>
 800368e:	4628      	mov	r0, r5
 8003690:	b003      	add	sp, #12
 8003692:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003696:	2e00      	cmp	r6, #0
 8003698:	d0d8      	beq.n	800364c <setvbuf+0x9c>
 800369a:	6a3b      	ldr	r3, [r7, #32]
 800369c:	b913      	cbnz	r3, 80036a4 <setvbuf+0xf4>
 800369e:	4638      	mov	r0, r7
 80036a0:	f7ff fed0 	bl	8003444 <__sinit>
 80036a4:	f1b8 0f01 	cmp.w	r8, #1
 80036a8:	bf08      	it	eq
 80036aa:	89a3      	ldrheq	r3, [r4, #12]
 80036ac:	6026      	str	r6, [r4, #0]
 80036ae:	bf04      	itt	eq
 80036b0:	f043 0301 	orreq.w	r3, r3, #1
 80036b4:	81a3      	strheq	r3, [r4, #12]
 80036b6:	89a3      	ldrh	r3, [r4, #12]
 80036b8:	f013 0208 	ands.w	r2, r3, #8
 80036bc:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80036c0:	d01d      	beq.n	80036fe <setvbuf+0x14e>
 80036c2:	07da      	lsls	r2, r3, #31
 80036c4:	bf41      	itttt	mi
 80036c6:	2200      	movmi	r2, #0
 80036c8:	426d      	negmi	r5, r5
 80036ca:	60a2      	strmi	r2, [r4, #8]
 80036cc:	61a5      	strmi	r5, [r4, #24]
 80036ce:	bf58      	it	pl
 80036d0:	60a5      	strpl	r5, [r4, #8]
 80036d2:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80036d4:	f015 0501 	ands.w	r5, r5, #1
 80036d8:	d0d4      	beq.n	8003684 <setvbuf+0xd4>
 80036da:	2500      	movs	r5, #0
 80036dc:	e7d7      	b.n	800368e <setvbuf+0xde>
 80036de:	4648      	mov	r0, r9
 80036e0:	f000 f9d4 	bl	8003a8c <malloc>
 80036e4:	4606      	mov	r6, r0
 80036e6:	2800      	cmp	r0, #0
 80036e8:	d0ba      	beq.n	8003660 <setvbuf+0xb0>
 80036ea:	89a3      	ldrh	r3, [r4, #12]
 80036ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80036f0:	81a3      	strh	r3, [r4, #12]
 80036f2:	464d      	mov	r5, r9
 80036f4:	e7d1      	b.n	800369a <setvbuf+0xea>
 80036f6:	2500      	movs	r5, #0
 80036f8:	e7b4      	b.n	8003664 <setvbuf+0xb4>
 80036fa:	46a9      	mov	r9, r5
 80036fc:	e7f5      	b.n	80036ea <setvbuf+0x13a>
 80036fe:	60a2      	str	r2, [r4, #8]
 8003700:	e7e7      	b.n	80036d2 <setvbuf+0x122>
 8003702:	f04f 35ff 	mov.w	r5, #4294967295
 8003706:	e7c2      	b.n	800368e <setvbuf+0xde>
 8003708:	20000064 	.word	0x20000064

0800370c <siprintf>:
 800370c:	b40e      	push	{r1, r2, r3}
 800370e:	b500      	push	{lr}
 8003710:	b09c      	sub	sp, #112	; 0x70
 8003712:	ab1d      	add	r3, sp, #116	; 0x74
 8003714:	9002      	str	r0, [sp, #8]
 8003716:	9006      	str	r0, [sp, #24]
 8003718:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800371c:	4809      	ldr	r0, [pc, #36]	; (8003744 <siprintf+0x38>)
 800371e:	9107      	str	r1, [sp, #28]
 8003720:	9104      	str	r1, [sp, #16]
 8003722:	4909      	ldr	r1, [pc, #36]	; (8003748 <siprintf+0x3c>)
 8003724:	f853 2b04 	ldr.w	r2, [r3], #4
 8003728:	9105      	str	r1, [sp, #20]
 800372a:	6800      	ldr	r0, [r0, #0]
 800372c:	9301      	str	r3, [sp, #4]
 800372e:	a902      	add	r1, sp, #8
 8003730:	f000 faba 	bl	8003ca8 <_svfiprintf_r>
 8003734:	9b02      	ldr	r3, [sp, #8]
 8003736:	2200      	movs	r2, #0
 8003738:	701a      	strb	r2, [r3, #0]
 800373a:	b01c      	add	sp, #112	; 0x70
 800373c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003740:	b003      	add	sp, #12
 8003742:	4770      	bx	lr
 8003744:	20000064 	.word	0x20000064
 8003748:	ffff0208 	.word	0xffff0208

0800374c <__sread>:
 800374c:	b510      	push	{r4, lr}
 800374e:	460c      	mov	r4, r1
 8003750:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003754:	f000 f8fc 	bl	8003950 <_read_r>
 8003758:	2800      	cmp	r0, #0
 800375a:	bfab      	itete	ge
 800375c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800375e:	89a3      	ldrhlt	r3, [r4, #12]
 8003760:	181b      	addge	r3, r3, r0
 8003762:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003766:	bfac      	ite	ge
 8003768:	6563      	strge	r3, [r4, #84]	; 0x54
 800376a:	81a3      	strhlt	r3, [r4, #12]
 800376c:	bd10      	pop	{r4, pc}

0800376e <__swrite>:
 800376e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003772:	461f      	mov	r7, r3
 8003774:	898b      	ldrh	r3, [r1, #12]
 8003776:	05db      	lsls	r3, r3, #23
 8003778:	4605      	mov	r5, r0
 800377a:	460c      	mov	r4, r1
 800377c:	4616      	mov	r6, r2
 800377e:	d505      	bpl.n	800378c <__swrite+0x1e>
 8003780:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003784:	2302      	movs	r3, #2
 8003786:	2200      	movs	r2, #0
 8003788:	f000 f8d0 	bl	800392c <_lseek_r>
 800378c:	89a3      	ldrh	r3, [r4, #12]
 800378e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003792:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003796:	81a3      	strh	r3, [r4, #12]
 8003798:	4632      	mov	r2, r6
 800379a:	463b      	mov	r3, r7
 800379c:	4628      	mov	r0, r5
 800379e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80037a2:	f000 b8e7 	b.w	8003974 <_write_r>

080037a6 <__sseek>:
 80037a6:	b510      	push	{r4, lr}
 80037a8:	460c      	mov	r4, r1
 80037aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037ae:	f000 f8bd 	bl	800392c <_lseek_r>
 80037b2:	1c43      	adds	r3, r0, #1
 80037b4:	89a3      	ldrh	r3, [r4, #12]
 80037b6:	bf15      	itete	ne
 80037b8:	6560      	strne	r0, [r4, #84]	; 0x54
 80037ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80037be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80037c2:	81a3      	strheq	r3, [r4, #12]
 80037c4:	bf18      	it	ne
 80037c6:	81a3      	strhne	r3, [r4, #12]
 80037c8:	bd10      	pop	{r4, pc}

080037ca <__sclose>:
 80037ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037ce:	f000 b89d 	b.w	800390c <_close_r>

080037d2 <__swbuf_r>:
 80037d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037d4:	460e      	mov	r6, r1
 80037d6:	4614      	mov	r4, r2
 80037d8:	4605      	mov	r5, r0
 80037da:	b118      	cbz	r0, 80037e4 <__swbuf_r+0x12>
 80037dc:	6a03      	ldr	r3, [r0, #32]
 80037de:	b90b      	cbnz	r3, 80037e4 <__swbuf_r+0x12>
 80037e0:	f7ff fe30 	bl	8003444 <__sinit>
 80037e4:	69a3      	ldr	r3, [r4, #24]
 80037e6:	60a3      	str	r3, [r4, #8]
 80037e8:	89a3      	ldrh	r3, [r4, #12]
 80037ea:	071a      	lsls	r2, r3, #28
 80037ec:	d525      	bpl.n	800383a <__swbuf_r+0x68>
 80037ee:	6923      	ldr	r3, [r4, #16]
 80037f0:	b31b      	cbz	r3, 800383a <__swbuf_r+0x68>
 80037f2:	6823      	ldr	r3, [r4, #0]
 80037f4:	6922      	ldr	r2, [r4, #16]
 80037f6:	1a98      	subs	r0, r3, r2
 80037f8:	6963      	ldr	r3, [r4, #20]
 80037fa:	b2f6      	uxtb	r6, r6
 80037fc:	4283      	cmp	r3, r0
 80037fe:	4637      	mov	r7, r6
 8003800:	dc04      	bgt.n	800380c <__swbuf_r+0x3a>
 8003802:	4621      	mov	r1, r4
 8003804:	4628      	mov	r0, r5
 8003806:	f001 f9ab 	bl	8004b60 <_fflush_r>
 800380a:	b9e0      	cbnz	r0, 8003846 <__swbuf_r+0x74>
 800380c:	68a3      	ldr	r3, [r4, #8]
 800380e:	3b01      	subs	r3, #1
 8003810:	60a3      	str	r3, [r4, #8]
 8003812:	6823      	ldr	r3, [r4, #0]
 8003814:	1c5a      	adds	r2, r3, #1
 8003816:	6022      	str	r2, [r4, #0]
 8003818:	701e      	strb	r6, [r3, #0]
 800381a:	6962      	ldr	r2, [r4, #20]
 800381c:	1c43      	adds	r3, r0, #1
 800381e:	429a      	cmp	r2, r3
 8003820:	d004      	beq.n	800382c <__swbuf_r+0x5a>
 8003822:	89a3      	ldrh	r3, [r4, #12]
 8003824:	07db      	lsls	r3, r3, #31
 8003826:	d506      	bpl.n	8003836 <__swbuf_r+0x64>
 8003828:	2e0a      	cmp	r6, #10
 800382a:	d104      	bne.n	8003836 <__swbuf_r+0x64>
 800382c:	4621      	mov	r1, r4
 800382e:	4628      	mov	r0, r5
 8003830:	f001 f996 	bl	8004b60 <_fflush_r>
 8003834:	b938      	cbnz	r0, 8003846 <__swbuf_r+0x74>
 8003836:	4638      	mov	r0, r7
 8003838:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800383a:	4621      	mov	r1, r4
 800383c:	4628      	mov	r0, r5
 800383e:	f000 f805 	bl	800384c <__swsetup_r>
 8003842:	2800      	cmp	r0, #0
 8003844:	d0d5      	beq.n	80037f2 <__swbuf_r+0x20>
 8003846:	f04f 37ff 	mov.w	r7, #4294967295
 800384a:	e7f4      	b.n	8003836 <__swbuf_r+0x64>

0800384c <__swsetup_r>:
 800384c:	b538      	push	{r3, r4, r5, lr}
 800384e:	4b2a      	ldr	r3, [pc, #168]	; (80038f8 <__swsetup_r+0xac>)
 8003850:	4605      	mov	r5, r0
 8003852:	6818      	ldr	r0, [r3, #0]
 8003854:	460c      	mov	r4, r1
 8003856:	b118      	cbz	r0, 8003860 <__swsetup_r+0x14>
 8003858:	6a03      	ldr	r3, [r0, #32]
 800385a:	b90b      	cbnz	r3, 8003860 <__swsetup_r+0x14>
 800385c:	f7ff fdf2 	bl	8003444 <__sinit>
 8003860:	89a3      	ldrh	r3, [r4, #12]
 8003862:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003866:	0718      	lsls	r0, r3, #28
 8003868:	d422      	bmi.n	80038b0 <__swsetup_r+0x64>
 800386a:	06d9      	lsls	r1, r3, #27
 800386c:	d407      	bmi.n	800387e <__swsetup_r+0x32>
 800386e:	2309      	movs	r3, #9
 8003870:	602b      	str	r3, [r5, #0]
 8003872:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003876:	81a3      	strh	r3, [r4, #12]
 8003878:	f04f 30ff 	mov.w	r0, #4294967295
 800387c:	e034      	b.n	80038e8 <__swsetup_r+0x9c>
 800387e:	0758      	lsls	r0, r3, #29
 8003880:	d512      	bpl.n	80038a8 <__swsetup_r+0x5c>
 8003882:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003884:	b141      	cbz	r1, 8003898 <__swsetup_r+0x4c>
 8003886:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800388a:	4299      	cmp	r1, r3
 800388c:	d002      	beq.n	8003894 <__swsetup_r+0x48>
 800388e:	4628      	mov	r0, r5
 8003890:	f000 f8b0 	bl	80039f4 <_free_r>
 8003894:	2300      	movs	r3, #0
 8003896:	6363      	str	r3, [r4, #52]	; 0x34
 8003898:	89a3      	ldrh	r3, [r4, #12]
 800389a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800389e:	81a3      	strh	r3, [r4, #12]
 80038a0:	2300      	movs	r3, #0
 80038a2:	6063      	str	r3, [r4, #4]
 80038a4:	6923      	ldr	r3, [r4, #16]
 80038a6:	6023      	str	r3, [r4, #0]
 80038a8:	89a3      	ldrh	r3, [r4, #12]
 80038aa:	f043 0308 	orr.w	r3, r3, #8
 80038ae:	81a3      	strh	r3, [r4, #12]
 80038b0:	6923      	ldr	r3, [r4, #16]
 80038b2:	b94b      	cbnz	r3, 80038c8 <__swsetup_r+0x7c>
 80038b4:	89a3      	ldrh	r3, [r4, #12]
 80038b6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80038ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038be:	d003      	beq.n	80038c8 <__swsetup_r+0x7c>
 80038c0:	4621      	mov	r1, r4
 80038c2:	4628      	mov	r0, r5
 80038c4:	f001 f99a 	bl	8004bfc <__smakebuf_r>
 80038c8:	89a0      	ldrh	r0, [r4, #12]
 80038ca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80038ce:	f010 0301 	ands.w	r3, r0, #1
 80038d2:	d00a      	beq.n	80038ea <__swsetup_r+0x9e>
 80038d4:	2300      	movs	r3, #0
 80038d6:	60a3      	str	r3, [r4, #8]
 80038d8:	6963      	ldr	r3, [r4, #20]
 80038da:	425b      	negs	r3, r3
 80038dc:	61a3      	str	r3, [r4, #24]
 80038de:	6923      	ldr	r3, [r4, #16]
 80038e0:	b943      	cbnz	r3, 80038f4 <__swsetup_r+0xa8>
 80038e2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80038e6:	d1c4      	bne.n	8003872 <__swsetup_r+0x26>
 80038e8:	bd38      	pop	{r3, r4, r5, pc}
 80038ea:	0781      	lsls	r1, r0, #30
 80038ec:	bf58      	it	pl
 80038ee:	6963      	ldrpl	r3, [r4, #20]
 80038f0:	60a3      	str	r3, [r4, #8]
 80038f2:	e7f4      	b.n	80038de <__swsetup_r+0x92>
 80038f4:	2000      	movs	r0, #0
 80038f6:	e7f7      	b.n	80038e8 <__swsetup_r+0x9c>
 80038f8:	20000064 	.word	0x20000064

080038fc <memset>:
 80038fc:	4402      	add	r2, r0
 80038fe:	4603      	mov	r3, r0
 8003900:	4293      	cmp	r3, r2
 8003902:	d100      	bne.n	8003906 <memset+0xa>
 8003904:	4770      	bx	lr
 8003906:	f803 1b01 	strb.w	r1, [r3], #1
 800390a:	e7f9      	b.n	8003900 <memset+0x4>

0800390c <_close_r>:
 800390c:	b538      	push	{r3, r4, r5, lr}
 800390e:	4d06      	ldr	r5, [pc, #24]	; (8003928 <_close_r+0x1c>)
 8003910:	2300      	movs	r3, #0
 8003912:	4604      	mov	r4, r0
 8003914:	4608      	mov	r0, r1
 8003916:	602b      	str	r3, [r5, #0]
 8003918:	f7fd f9cd 	bl	8000cb6 <_close>
 800391c:	1c43      	adds	r3, r0, #1
 800391e:	d102      	bne.n	8003926 <_close_r+0x1a>
 8003920:	682b      	ldr	r3, [r5, #0]
 8003922:	b103      	cbz	r3, 8003926 <_close_r+0x1a>
 8003924:	6023      	str	r3, [r4, #0]
 8003926:	bd38      	pop	{r3, r4, r5, pc}
 8003928:	20000258 	.word	0x20000258

0800392c <_lseek_r>:
 800392c:	b538      	push	{r3, r4, r5, lr}
 800392e:	4d07      	ldr	r5, [pc, #28]	; (800394c <_lseek_r+0x20>)
 8003930:	4604      	mov	r4, r0
 8003932:	4608      	mov	r0, r1
 8003934:	4611      	mov	r1, r2
 8003936:	2200      	movs	r2, #0
 8003938:	602a      	str	r2, [r5, #0]
 800393a:	461a      	mov	r2, r3
 800393c:	f7fd f9e2 	bl	8000d04 <_lseek>
 8003940:	1c43      	adds	r3, r0, #1
 8003942:	d102      	bne.n	800394a <_lseek_r+0x1e>
 8003944:	682b      	ldr	r3, [r5, #0]
 8003946:	b103      	cbz	r3, 800394a <_lseek_r+0x1e>
 8003948:	6023      	str	r3, [r4, #0]
 800394a:	bd38      	pop	{r3, r4, r5, pc}
 800394c:	20000258 	.word	0x20000258

08003950 <_read_r>:
 8003950:	b538      	push	{r3, r4, r5, lr}
 8003952:	4d07      	ldr	r5, [pc, #28]	; (8003970 <_read_r+0x20>)
 8003954:	4604      	mov	r4, r0
 8003956:	4608      	mov	r0, r1
 8003958:	4611      	mov	r1, r2
 800395a:	2200      	movs	r2, #0
 800395c:	602a      	str	r2, [r5, #0]
 800395e:	461a      	mov	r2, r3
 8003960:	f7fd f970 	bl	8000c44 <_read>
 8003964:	1c43      	adds	r3, r0, #1
 8003966:	d102      	bne.n	800396e <_read_r+0x1e>
 8003968:	682b      	ldr	r3, [r5, #0]
 800396a:	b103      	cbz	r3, 800396e <_read_r+0x1e>
 800396c:	6023      	str	r3, [r4, #0]
 800396e:	bd38      	pop	{r3, r4, r5, pc}
 8003970:	20000258 	.word	0x20000258

08003974 <_write_r>:
 8003974:	b538      	push	{r3, r4, r5, lr}
 8003976:	4d07      	ldr	r5, [pc, #28]	; (8003994 <_write_r+0x20>)
 8003978:	4604      	mov	r4, r0
 800397a:	4608      	mov	r0, r1
 800397c:	4611      	mov	r1, r2
 800397e:	2200      	movs	r2, #0
 8003980:	602a      	str	r2, [r5, #0]
 8003982:	461a      	mov	r2, r3
 8003984:	f7fd f97b 	bl	8000c7e <_write>
 8003988:	1c43      	adds	r3, r0, #1
 800398a:	d102      	bne.n	8003992 <_write_r+0x1e>
 800398c:	682b      	ldr	r3, [r5, #0]
 800398e:	b103      	cbz	r3, 8003992 <_write_r+0x1e>
 8003990:	6023      	str	r3, [r4, #0]
 8003992:	bd38      	pop	{r3, r4, r5, pc}
 8003994:	20000258 	.word	0x20000258

08003998 <__errno>:
 8003998:	4b01      	ldr	r3, [pc, #4]	; (80039a0 <__errno+0x8>)
 800399a:	6818      	ldr	r0, [r3, #0]
 800399c:	4770      	bx	lr
 800399e:	bf00      	nop
 80039a0:	20000064 	.word	0x20000064

080039a4 <__libc_init_array>:
 80039a4:	b570      	push	{r4, r5, r6, lr}
 80039a6:	4d0d      	ldr	r5, [pc, #52]	; (80039dc <__libc_init_array+0x38>)
 80039a8:	4c0d      	ldr	r4, [pc, #52]	; (80039e0 <__libc_init_array+0x3c>)
 80039aa:	1b64      	subs	r4, r4, r5
 80039ac:	10a4      	asrs	r4, r4, #2
 80039ae:	2600      	movs	r6, #0
 80039b0:	42a6      	cmp	r6, r4
 80039b2:	d109      	bne.n	80039c8 <__libc_init_array+0x24>
 80039b4:	4d0b      	ldr	r5, [pc, #44]	; (80039e4 <__libc_init_array+0x40>)
 80039b6:	4c0c      	ldr	r4, [pc, #48]	; (80039e8 <__libc_init_array+0x44>)
 80039b8:	f001 fc64 	bl	8005284 <_init>
 80039bc:	1b64      	subs	r4, r4, r5
 80039be:	10a4      	asrs	r4, r4, #2
 80039c0:	2600      	movs	r6, #0
 80039c2:	42a6      	cmp	r6, r4
 80039c4:	d105      	bne.n	80039d2 <__libc_init_array+0x2e>
 80039c6:	bd70      	pop	{r4, r5, r6, pc}
 80039c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80039cc:	4798      	blx	r3
 80039ce:	3601      	adds	r6, #1
 80039d0:	e7ee      	b.n	80039b0 <__libc_init_array+0xc>
 80039d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80039d6:	4798      	blx	r3
 80039d8:	3601      	adds	r6, #1
 80039da:	e7f2      	b.n	80039c2 <__libc_init_array+0x1e>
 80039dc:	080054c4 	.word	0x080054c4
 80039e0:	080054c4 	.word	0x080054c4
 80039e4:	080054c4 	.word	0x080054c4
 80039e8:	080054c8 	.word	0x080054c8

080039ec <__retarget_lock_init_recursive>:
 80039ec:	4770      	bx	lr

080039ee <__retarget_lock_acquire_recursive>:
 80039ee:	4770      	bx	lr

080039f0 <__retarget_lock_release_recursive>:
 80039f0:	4770      	bx	lr
	...

080039f4 <_free_r>:
 80039f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80039f6:	2900      	cmp	r1, #0
 80039f8:	d044      	beq.n	8003a84 <_free_r+0x90>
 80039fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80039fe:	9001      	str	r0, [sp, #4]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	f1a1 0404 	sub.w	r4, r1, #4
 8003a06:	bfb8      	it	lt
 8003a08:	18e4      	addlt	r4, r4, r3
 8003a0a:	f000 f8e7 	bl	8003bdc <__malloc_lock>
 8003a0e:	4a1e      	ldr	r2, [pc, #120]	; (8003a88 <_free_r+0x94>)
 8003a10:	9801      	ldr	r0, [sp, #4]
 8003a12:	6813      	ldr	r3, [r2, #0]
 8003a14:	b933      	cbnz	r3, 8003a24 <_free_r+0x30>
 8003a16:	6063      	str	r3, [r4, #4]
 8003a18:	6014      	str	r4, [r2, #0]
 8003a1a:	b003      	add	sp, #12
 8003a1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003a20:	f000 b8e2 	b.w	8003be8 <__malloc_unlock>
 8003a24:	42a3      	cmp	r3, r4
 8003a26:	d908      	bls.n	8003a3a <_free_r+0x46>
 8003a28:	6825      	ldr	r5, [r4, #0]
 8003a2a:	1961      	adds	r1, r4, r5
 8003a2c:	428b      	cmp	r3, r1
 8003a2e:	bf01      	itttt	eq
 8003a30:	6819      	ldreq	r1, [r3, #0]
 8003a32:	685b      	ldreq	r3, [r3, #4]
 8003a34:	1949      	addeq	r1, r1, r5
 8003a36:	6021      	streq	r1, [r4, #0]
 8003a38:	e7ed      	b.n	8003a16 <_free_r+0x22>
 8003a3a:	461a      	mov	r2, r3
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	b10b      	cbz	r3, 8003a44 <_free_r+0x50>
 8003a40:	42a3      	cmp	r3, r4
 8003a42:	d9fa      	bls.n	8003a3a <_free_r+0x46>
 8003a44:	6811      	ldr	r1, [r2, #0]
 8003a46:	1855      	adds	r5, r2, r1
 8003a48:	42a5      	cmp	r5, r4
 8003a4a:	d10b      	bne.n	8003a64 <_free_r+0x70>
 8003a4c:	6824      	ldr	r4, [r4, #0]
 8003a4e:	4421      	add	r1, r4
 8003a50:	1854      	adds	r4, r2, r1
 8003a52:	42a3      	cmp	r3, r4
 8003a54:	6011      	str	r1, [r2, #0]
 8003a56:	d1e0      	bne.n	8003a1a <_free_r+0x26>
 8003a58:	681c      	ldr	r4, [r3, #0]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	6053      	str	r3, [r2, #4]
 8003a5e:	440c      	add	r4, r1
 8003a60:	6014      	str	r4, [r2, #0]
 8003a62:	e7da      	b.n	8003a1a <_free_r+0x26>
 8003a64:	d902      	bls.n	8003a6c <_free_r+0x78>
 8003a66:	230c      	movs	r3, #12
 8003a68:	6003      	str	r3, [r0, #0]
 8003a6a:	e7d6      	b.n	8003a1a <_free_r+0x26>
 8003a6c:	6825      	ldr	r5, [r4, #0]
 8003a6e:	1961      	adds	r1, r4, r5
 8003a70:	428b      	cmp	r3, r1
 8003a72:	bf04      	itt	eq
 8003a74:	6819      	ldreq	r1, [r3, #0]
 8003a76:	685b      	ldreq	r3, [r3, #4]
 8003a78:	6063      	str	r3, [r4, #4]
 8003a7a:	bf04      	itt	eq
 8003a7c:	1949      	addeq	r1, r1, r5
 8003a7e:	6021      	streq	r1, [r4, #0]
 8003a80:	6054      	str	r4, [r2, #4]
 8003a82:	e7ca      	b.n	8003a1a <_free_r+0x26>
 8003a84:	b003      	add	sp, #12
 8003a86:	bd30      	pop	{r4, r5, pc}
 8003a88:	20000260 	.word	0x20000260

08003a8c <malloc>:
 8003a8c:	4b02      	ldr	r3, [pc, #8]	; (8003a98 <malloc+0xc>)
 8003a8e:	4601      	mov	r1, r0
 8003a90:	6818      	ldr	r0, [r3, #0]
 8003a92:	f000 b823 	b.w	8003adc <_malloc_r>
 8003a96:	bf00      	nop
 8003a98:	20000064 	.word	0x20000064

08003a9c <sbrk_aligned>:
 8003a9c:	b570      	push	{r4, r5, r6, lr}
 8003a9e:	4e0e      	ldr	r6, [pc, #56]	; (8003ad8 <sbrk_aligned+0x3c>)
 8003aa0:	460c      	mov	r4, r1
 8003aa2:	6831      	ldr	r1, [r6, #0]
 8003aa4:	4605      	mov	r5, r0
 8003aa6:	b911      	cbnz	r1, 8003aae <sbrk_aligned+0x12>
 8003aa8:	f001 fa9e 	bl	8004fe8 <_sbrk_r>
 8003aac:	6030      	str	r0, [r6, #0]
 8003aae:	4621      	mov	r1, r4
 8003ab0:	4628      	mov	r0, r5
 8003ab2:	f001 fa99 	bl	8004fe8 <_sbrk_r>
 8003ab6:	1c43      	adds	r3, r0, #1
 8003ab8:	d00a      	beq.n	8003ad0 <sbrk_aligned+0x34>
 8003aba:	1cc4      	adds	r4, r0, #3
 8003abc:	f024 0403 	bic.w	r4, r4, #3
 8003ac0:	42a0      	cmp	r0, r4
 8003ac2:	d007      	beq.n	8003ad4 <sbrk_aligned+0x38>
 8003ac4:	1a21      	subs	r1, r4, r0
 8003ac6:	4628      	mov	r0, r5
 8003ac8:	f001 fa8e 	bl	8004fe8 <_sbrk_r>
 8003acc:	3001      	adds	r0, #1
 8003ace:	d101      	bne.n	8003ad4 <sbrk_aligned+0x38>
 8003ad0:	f04f 34ff 	mov.w	r4, #4294967295
 8003ad4:	4620      	mov	r0, r4
 8003ad6:	bd70      	pop	{r4, r5, r6, pc}
 8003ad8:	20000264 	.word	0x20000264

08003adc <_malloc_r>:
 8003adc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ae0:	1ccd      	adds	r5, r1, #3
 8003ae2:	f025 0503 	bic.w	r5, r5, #3
 8003ae6:	3508      	adds	r5, #8
 8003ae8:	2d0c      	cmp	r5, #12
 8003aea:	bf38      	it	cc
 8003aec:	250c      	movcc	r5, #12
 8003aee:	2d00      	cmp	r5, #0
 8003af0:	4607      	mov	r7, r0
 8003af2:	db01      	blt.n	8003af8 <_malloc_r+0x1c>
 8003af4:	42a9      	cmp	r1, r5
 8003af6:	d905      	bls.n	8003b04 <_malloc_r+0x28>
 8003af8:	230c      	movs	r3, #12
 8003afa:	603b      	str	r3, [r7, #0]
 8003afc:	2600      	movs	r6, #0
 8003afe:	4630      	mov	r0, r6
 8003b00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b04:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003bd8 <_malloc_r+0xfc>
 8003b08:	f000 f868 	bl	8003bdc <__malloc_lock>
 8003b0c:	f8d8 3000 	ldr.w	r3, [r8]
 8003b10:	461c      	mov	r4, r3
 8003b12:	bb5c      	cbnz	r4, 8003b6c <_malloc_r+0x90>
 8003b14:	4629      	mov	r1, r5
 8003b16:	4638      	mov	r0, r7
 8003b18:	f7ff ffc0 	bl	8003a9c <sbrk_aligned>
 8003b1c:	1c43      	adds	r3, r0, #1
 8003b1e:	4604      	mov	r4, r0
 8003b20:	d155      	bne.n	8003bce <_malloc_r+0xf2>
 8003b22:	f8d8 4000 	ldr.w	r4, [r8]
 8003b26:	4626      	mov	r6, r4
 8003b28:	2e00      	cmp	r6, #0
 8003b2a:	d145      	bne.n	8003bb8 <_malloc_r+0xdc>
 8003b2c:	2c00      	cmp	r4, #0
 8003b2e:	d048      	beq.n	8003bc2 <_malloc_r+0xe6>
 8003b30:	6823      	ldr	r3, [r4, #0]
 8003b32:	4631      	mov	r1, r6
 8003b34:	4638      	mov	r0, r7
 8003b36:	eb04 0903 	add.w	r9, r4, r3
 8003b3a:	f001 fa55 	bl	8004fe8 <_sbrk_r>
 8003b3e:	4581      	cmp	r9, r0
 8003b40:	d13f      	bne.n	8003bc2 <_malloc_r+0xe6>
 8003b42:	6821      	ldr	r1, [r4, #0]
 8003b44:	1a6d      	subs	r5, r5, r1
 8003b46:	4629      	mov	r1, r5
 8003b48:	4638      	mov	r0, r7
 8003b4a:	f7ff ffa7 	bl	8003a9c <sbrk_aligned>
 8003b4e:	3001      	adds	r0, #1
 8003b50:	d037      	beq.n	8003bc2 <_malloc_r+0xe6>
 8003b52:	6823      	ldr	r3, [r4, #0]
 8003b54:	442b      	add	r3, r5
 8003b56:	6023      	str	r3, [r4, #0]
 8003b58:	f8d8 3000 	ldr.w	r3, [r8]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d038      	beq.n	8003bd2 <_malloc_r+0xf6>
 8003b60:	685a      	ldr	r2, [r3, #4]
 8003b62:	42a2      	cmp	r2, r4
 8003b64:	d12b      	bne.n	8003bbe <_malloc_r+0xe2>
 8003b66:	2200      	movs	r2, #0
 8003b68:	605a      	str	r2, [r3, #4]
 8003b6a:	e00f      	b.n	8003b8c <_malloc_r+0xb0>
 8003b6c:	6822      	ldr	r2, [r4, #0]
 8003b6e:	1b52      	subs	r2, r2, r5
 8003b70:	d41f      	bmi.n	8003bb2 <_malloc_r+0xd6>
 8003b72:	2a0b      	cmp	r2, #11
 8003b74:	d917      	bls.n	8003ba6 <_malloc_r+0xca>
 8003b76:	1961      	adds	r1, r4, r5
 8003b78:	42a3      	cmp	r3, r4
 8003b7a:	6025      	str	r5, [r4, #0]
 8003b7c:	bf18      	it	ne
 8003b7e:	6059      	strne	r1, [r3, #4]
 8003b80:	6863      	ldr	r3, [r4, #4]
 8003b82:	bf08      	it	eq
 8003b84:	f8c8 1000 	streq.w	r1, [r8]
 8003b88:	5162      	str	r2, [r4, r5]
 8003b8a:	604b      	str	r3, [r1, #4]
 8003b8c:	4638      	mov	r0, r7
 8003b8e:	f104 060b 	add.w	r6, r4, #11
 8003b92:	f000 f829 	bl	8003be8 <__malloc_unlock>
 8003b96:	f026 0607 	bic.w	r6, r6, #7
 8003b9a:	1d23      	adds	r3, r4, #4
 8003b9c:	1af2      	subs	r2, r6, r3
 8003b9e:	d0ae      	beq.n	8003afe <_malloc_r+0x22>
 8003ba0:	1b9b      	subs	r3, r3, r6
 8003ba2:	50a3      	str	r3, [r4, r2]
 8003ba4:	e7ab      	b.n	8003afe <_malloc_r+0x22>
 8003ba6:	42a3      	cmp	r3, r4
 8003ba8:	6862      	ldr	r2, [r4, #4]
 8003baa:	d1dd      	bne.n	8003b68 <_malloc_r+0x8c>
 8003bac:	f8c8 2000 	str.w	r2, [r8]
 8003bb0:	e7ec      	b.n	8003b8c <_malloc_r+0xb0>
 8003bb2:	4623      	mov	r3, r4
 8003bb4:	6864      	ldr	r4, [r4, #4]
 8003bb6:	e7ac      	b.n	8003b12 <_malloc_r+0x36>
 8003bb8:	4634      	mov	r4, r6
 8003bba:	6876      	ldr	r6, [r6, #4]
 8003bbc:	e7b4      	b.n	8003b28 <_malloc_r+0x4c>
 8003bbe:	4613      	mov	r3, r2
 8003bc0:	e7cc      	b.n	8003b5c <_malloc_r+0x80>
 8003bc2:	230c      	movs	r3, #12
 8003bc4:	603b      	str	r3, [r7, #0]
 8003bc6:	4638      	mov	r0, r7
 8003bc8:	f000 f80e 	bl	8003be8 <__malloc_unlock>
 8003bcc:	e797      	b.n	8003afe <_malloc_r+0x22>
 8003bce:	6025      	str	r5, [r4, #0]
 8003bd0:	e7dc      	b.n	8003b8c <_malloc_r+0xb0>
 8003bd2:	605b      	str	r3, [r3, #4]
 8003bd4:	deff      	udf	#255	; 0xff
 8003bd6:	bf00      	nop
 8003bd8:	20000260 	.word	0x20000260

08003bdc <__malloc_lock>:
 8003bdc:	4801      	ldr	r0, [pc, #4]	; (8003be4 <__malloc_lock+0x8>)
 8003bde:	f7ff bf06 	b.w	80039ee <__retarget_lock_acquire_recursive>
 8003be2:	bf00      	nop
 8003be4:	2000025c 	.word	0x2000025c

08003be8 <__malloc_unlock>:
 8003be8:	4801      	ldr	r0, [pc, #4]	; (8003bf0 <__malloc_unlock+0x8>)
 8003bea:	f7ff bf01 	b.w	80039f0 <__retarget_lock_release_recursive>
 8003bee:	bf00      	nop
 8003bf0:	2000025c 	.word	0x2000025c

08003bf4 <__ssputs_r>:
 8003bf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003bf8:	688e      	ldr	r6, [r1, #8]
 8003bfa:	461f      	mov	r7, r3
 8003bfc:	42be      	cmp	r6, r7
 8003bfe:	680b      	ldr	r3, [r1, #0]
 8003c00:	4682      	mov	sl, r0
 8003c02:	460c      	mov	r4, r1
 8003c04:	4690      	mov	r8, r2
 8003c06:	d82c      	bhi.n	8003c62 <__ssputs_r+0x6e>
 8003c08:	898a      	ldrh	r2, [r1, #12]
 8003c0a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003c0e:	d026      	beq.n	8003c5e <__ssputs_r+0x6a>
 8003c10:	6965      	ldr	r5, [r4, #20]
 8003c12:	6909      	ldr	r1, [r1, #16]
 8003c14:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003c18:	eba3 0901 	sub.w	r9, r3, r1
 8003c1c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003c20:	1c7b      	adds	r3, r7, #1
 8003c22:	444b      	add	r3, r9
 8003c24:	106d      	asrs	r5, r5, #1
 8003c26:	429d      	cmp	r5, r3
 8003c28:	bf38      	it	cc
 8003c2a:	461d      	movcc	r5, r3
 8003c2c:	0553      	lsls	r3, r2, #21
 8003c2e:	d527      	bpl.n	8003c80 <__ssputs_r+0x8c>
 8003c30:	4629      	mov	r1, r5
 8003c32:	f7ff ff53 	bl	8003adc <_malloc_r>
 8003c36:	4606      	mov	r6, r0
 8003c38:	b360      	cbz	r0, 8003c94 <__ssputs_r+0xa0>
 8003c3a:	6921      	ldr	r1, [r4, #16]
 8003c3c:	464a      	mov	r2, r9
 8003c3e:	f001 f9e3 	bl	8005008 <memcpy>
 8003c42:	89a3      	ldrh	r3, [r4, #12]
 8003c44:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003c48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c4c:	81a3      	strh	r3, [r4, #12]
 8003c4e:	6126      	str	r6, [r4, #16]
 8003c50:	6165      	str	r5, [r4, #20]
 8003c52:	444e      	add	r6, r9
 8003c54:	eba5 0509 	sub.w	r5, r5, r9
 8003c58:	6026      	str	r6, [r4, #0]
 8003c5a:	60a5      	str	r5, [r4, #8]
 8003c5c:	463e      	mov	r6, r7
 8003c5e:	42be      	cmp	r6, r7
 8003c60:	d900      	bls.n	8003c64 <__ssputs_r+0x70>
 8003c62:	463e      	mov	r6, r7
 8003c64:	6820      	ldr	r0, [r4, #0]
 8003c66:	4632      	mov	r2, r6
 8003c68:	4641      	mov	r1, r8
 8003c6a:	f001 f980 	bl	8004f6e <memmove>
 8003c6e:	68a3      	ldr	r3, [r4, #8]
 8003c70:	1b9b      	subs	r3, r3, r6
 8003c72:	60a3      	str	r3, [r4, #8]
 8003c74:	6823      	ldr	r3, [r4, #0]
 8003c76:	4433      	add	r3, r6
 8003c78:	6023      	str	r3, [r4, #0]
 8003c7a:	2000      	movs	r0, #0
 8003c7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c80:	462a      	mov	r2, r5
 8003c82:	f001 f9cf 	bl	8005024 <_realloc_r>
 8003c86:	4606      	mov	r6, r0
 8003c88:	2800      	cmp	r0, #0
 8003c8a:	d1e0      	bne.n	8003c4e <__ssputs_r+0x5a>
 8003c8c:	6921      	ldr	r1, [r4, #16]
 8003c8e:	4650      	mov	r0, sl
 8003c90:	f7ff feb0 	bl	80039f4 <_free_r>
 8003c94:	230c      	movs	r3, #12
 8003c96:	f8ca 3000 	str.w	r3, [sl]
 8003c9a:	89a3      	ldrh	r3, [r4, #12]
 8003c9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ca0:	81a3      	strh	r3, [r4, #12]
 8003ca2:	f04f 30ff 	mov.w	r0, #4294967295
 8003ca6:	e7e9      	b.n	8003c7c <__ssputs_r+0x88>

08003ca8 <_svfiprintf_r>:
 8003ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cac:	4698      	mov	r8, r3
 8003cae:	898b      	ldrh	r3, [r1, #12]
 8003cb0:	061b      	lsls	r3, r3, #24
 8003cb2:	b09d      	sub	sp, #116	; 0x74
 8003cb4:	4607      	mov	r7, r0
 8003cb6:	460d      	mov	r5, r1
 8003cb8:	4614      	mov	r4, r2
 8003cba:	d50e      	bpl.n	8003cda <_svfiprintf_r+0x32>
 8003cbc:	690b      	ldr	r3, [r1, #16]
 8003cbe:	b963      	cbnz	r3, 8003cda <_svfiprintf_r+0x32>
 8003cc0:	2140      	movs	r1, #64	; 0x40
 8003cc2:	f7ff ff0b 	bl	8003adc <_malloc_r>
 8003cc6:	6028      	str	r0, [r5, #0]
 8003cc8:	6128      	str	r0, [r5, #16]
 8003cca:	b920      	cbnz	r0, 8003cd6 <_svfiprintf_r+0x2e>
 8003ccc:	230c      	movs	r3, #12
 8003cce:	603b      	str	r3, [r7, #0]
 8003cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8003cd4:	e0d0      	b.n	8003e78 <_svfiprintf_r+0x1d0>
 8003cd6:	2340      	movs	r3, #64	; 0x40
 8003cd8:	616b      	str	r3, [r5, #20]
 8003cda:	2300      	movs	r3, #0
 8003cdc:	9309      	str	r3, [sp, #36]	; 0x24
 8003cde:	2320      	movs	r3, #32
 8003ce0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003ce4:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ce8:	2330      	movs	r3, #48	; 0x30
 8003cea:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003e90 <_svfiprintf_r+0x1e8>
 8003cee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003cf2:	f04f 0901 	mov.w	r9, #1
 8003cf6:	4623      	mov	r3, r4
 8003cf8:	469a      	mov	sl, r3
 8003cfa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003cfe:	b10a      	cbz	r2, 8003d04 <_svfiprintf_r+0x5c>
 8003d00:	2a25      	cmp	r2, #37	; 0x25
 8003d02:	d1f9      	bne.n	8003cf8 <_svfiprintf_r+0x50>
 8003d04:	ebba 0b04 	subs.w	fp, sl, r4
 8003d08:	d00b      	beq.n	8003d22 <_svfiprintf_r+0x7a>
 8003d0a:	465b      	mov	r3, fp
 8003d0c:	4622      	mov	r2, r4
 8003d0e:	4629      	mov	r1, r5
 8003d10:	4638      	mov	r0, r7
 8003d12:	f7ff ff6f 	bl	8003bf4 <__ssputs_r>
 8003d16:	3001      	adds	r0, #1
 8003d18:	f000 80a9 	beq.w	8003e6e <_svfiprintf_r+0x1c6>
 8003d1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003d1e:	445a      	add	r2, fp
 8003d20:	9209      	str	r2, [sp, #36]	; 0x24
 8003d22:	f89a 3000 	ldrb.w	r3, [sl]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	f000 80a1 	beq.w	8003e6e <_svfiprintf_r+0x1c6>
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	f04f 32ff 	mov.w	r2, #4294967295
 8003d32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003d36:	f10a 0a01 	add.w	sl, sl, #1
 8003d3a:	9304      	str	r3, [sp, #16]
 8003d3c:	9307      	str	r3, [sp, #28]
 8003d3e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003d42:	931a      	str	r3, [sp, #104]	; 0x68
 8003d44:	4654      	mov	r4, sl
 8003d46:	2205      	movs	r2, #5
 8003d48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d4c:	4850      	ldr	r0, [pc, #320]	; (8003e90 <_svfiprintf_r+0x1e8>)
 8003d4e:	f7fc fa47 	bl	80001e0 <memchr>
 8003d52:	9a04      	ldr	r2, [sp, #16]
 8003d54:	b9d8      	cbnz	r0, 8003d8e <_svfiprintf_r+0xe6>
 8003d56:	06d0      	lsls	r0, r2, #27
 8003d58:	bf44      	itt	mi
 8003d5a:	2320      	movmi	r3, #32
 8003d5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d60:	0711      	lsls	r1, r2, #28
 8003d62:	bf44      	itt	mi
 8003d64:	232b      	movmi	r3, #43	; 0x2b
 8003d66:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d6a:	f89a 3000 	ldrb.w	r3, [sl]
 8003d6e:	2b2a      	cmp	r3, #42	; 0x2a
 8003d70:	d015      	beq.n	8003d9e <_svfiprintf_r+0xf6>
 8003d72:	9a07      	ldr	r2, [sp, #28]
 8003d74:	4654      	mov	r4, sl
 8003d76:	2000      	movs	r0, #0
 8003d78:	f04f 0c0a 	mov.w	ip, #10
 8003d7c:	4621      	mov	r1, r4
 8003d7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003d82:	3b30      	subs	r3, #48	; 0x30
 8003d84:	2b09      	cmp	r3, #9
 8003d86:	d94d      	bls.n	8003e24 <_svfiprintf_r+0x17c>
 8003d88:	b1b0      	cbz	r0, 8003db8 <_svfiprintf_r+0x110>
 8003d8a:	9207      	str	r2, [sp, #28]
 8003d8c:	e014      	b.n	8003db8 <_svfiprintf_r+0x110>
 8003d8e:	eba0 0308 	sub.w	r3, r0, r8
 8003d92:	fa09 f303 	lsl.w	r3, r9, r3
 8003d96:	4313      	orrs	r3, r2
 8003d98:	9304      	str	r3, [sp, #16]
 8003d9a:	46a2      	mov	sl, r4
 8003d9c:	e7d2      	b.n	8003d44 <_svfiprintf_r+0x9c>
 8003d9e:	9b03      	ldr	r3, [sp, #12]
 8003da0:	1d19      	adds	r1, r3, #4
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	9103      	str	r1, [sp, #12]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	bfbb      	ittet	lt
 8003daa:	425b      	neglt	r3, r3
 8003dac:	f042 0202 	orrlt.w	r2, r2, #2
 8003db0:	9307      	strge	r3, [sp, #28]
 8003db2:	9307      	strlt	r3, [sp, #28]
 8003db4:	bfb8      	it	lt
 8003db6:	9204      	strlt	r2, [sp, #16]
 8003db8:	7823      	ldrb	r3, [r4, #0]
 8003dba:	2b2e      	cmp	r3, #46	; 0x2e
 8003dbc:	d10c      	bne.n	8003dd8 <_svfiprintf_r+0x130>
 8003dbe:	7863      	ldrb	r3, [r4, #1]
 8003dc0:	2b2a      	cmp	r3, #42	; 0x2a
 8003dc2:	d134      	bne.n	8003e2e <_svfiprintf_r+0x186>
 8003dc4:	9b03      	ldr	r3, [sp, #12]
 8003dc6:	1d1a      	adds	r2, r3, #4
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	9203      	str	r2, [sp, #12]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	bfb8      	it	lt
 8003dd0:	f04f 33ff 	movlt.w	r3, #4294967295
 8003dd4:	3402      	adds	r4, #2
 8003dd6:	9305      	str	r3, [sp, #20]
 8003dd8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8003ea0 <_svfiprintf_r+0x1f8>
 8003ddc:	7821      	ldrb	r1, [r4, #0]
 8003dde:	2203      	movs	r2, #3
 8003de0:	4650      	mov	r0, sl
 8003de2:	f7fc f9fd 	bl	80001e0 <memchr>
 8003de6:	b138      	cbz	r0, 8003df8 <_svfiprintf_r+0x150>
 8003de8:	9b04      	ldr	r3, [sp, #16]
 8003dea:	eba0 000a 	sub.w	r0, r0, sl
 8003dee:	2240      	movs	r2, #64	; 0x40
 8003df0:	4082      	lsls	r2, r0
 8003df2:	4313      	orrs	r3, r2
 8003df4:	3401      	adds	r4, #1
 8003df6:	9304      	str	r3, [sp, #16]
 8003df8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003dfc:	4825      	ldr	r0, [pc, #148]	; (8003e94 <_svfiprintf_r+0x1ec>)
 8003dfe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003e02:	2206      	movs	r2, #6
 8003e04:	f7fc f9ec 	bl	80001e0 <memchr>
 8003e08:	2800      	cmp	r0, #0
 8003e0a:	d038      	beq.n	8003e7e <_svfiprintf_r+0x1d6>
 8003e0c:	4b22      	ldr	r3, [pc, #136]	; (8003e98 <_svfiprintf_r+0x1f0>)
 8003e0e:	bb1b      	cbnz	r3, 8003e58 <_svfiprintf_r+0x1b0>
 8003e10:	9b03      	ldr	r3, [sp, #12]
 8003e12:	3307      	adds	r3, #7
 8003e14:	f023 0307 	bic.w	r3, r3, #7
 8003e18:	3308      	adds	r3, #8
 8003e1a:	9303      	str	r3, [sp, #12]
 8003e1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e1e:	4433      	add	r3, r6
 8003e20:	9309      	str	r3, [sp, #36]	; 0x24
 8003e22:	e768      	b.n	8003cf6 <_svfiprintf_r+0x4e>
 8003e24:	fb0c 3202 	mla	r2, ip, r2, r3
 8003e28:	460c      	mov	r4, r1
 8003e2a:	2001      	movs	r0, #1
 8003e2c:	e7a6      	b.n	8003d7c <_svfiprintf_r+0xd4>
 8003e2e:	2300      	movs	r3, #0
 8003e30:	3401      	adds	r4, #1
 8003e32:	9305      	str	r3, [sp, #20]
 8003e34:	4619      	mov	r1, r3
 8003e36:	f04f 0c0a 	mov.w	ip, #10
 8003e3a:	4620      	mov	r0, r4
 8003e3c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003e40:	3a30      	subs	r2, #48	; 0x30
 8003e42:	2a09      	cmp	r2, #9
 8003e44:	d903      	bls.n	8003e4e <_svfiprintf_r+0x1a6>
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d0c6      	beq.n	8003dd8 <_svfiprintf_r+0x130>
 8003e4a:	9105      	str	r1, [sp, #20]
 8003e4c:	e7c4      	b.n	8003dd8 <_svfiprintf_r+0x130>
 8003e4e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003e52:	4604      	mov	r4, r0
 8003e54:	2301      	movs	r3, #1
 8003e56:	e7f0      	b.n	8003e3a <_svfiprintf_r+0x192>
 8003e58:	ab03      	add	r3, sp, #12
 8003e5a:	9300      	str	r3, [sp, #0]
 8003e5c:	462a      	mov	r2, r5
 8003e5e:	4b0f      	ldr	r3, [pc, #60]	; (8003e9c <_svfiprintf_r+0x1f4>)
 8003e60:	a904      	add	r1, sp, #16
 8003e62:	4638      	mov	r0, r7
 8003e64:	f3af 8000 	nop.w
 8003e68:	1c42      	adds	r2, r0, #1
 8003e6a:	4606      	mov	r6, r0
 8003e6c:	d1d6      	bne.n	8003e1c <_svfiprintf_r+0x174>
 8003e6e:	89ab      	ldrh	r3, [r5, #12]
 8003e70:	065b      	lsls	r3, r3, #25
 8003e72:	f53f af2d 	bmi.w	8003cd0 <_svfiprintf_r+0x28>
 8003e76:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003e78:	b01d      	add	sp, #116	; 0x74
 8003e7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e7e:	ab03      	add	r3, sp, #12
 8003e80:	9300      	str	r3, [sp, #0]
 8003e82:	462a      	mov	r2, r5
 8003e84:	4b05      	ldr	r3, [pc, #20]	; (8003e9c <_svfiprintf_r+0x1f4>)
 8003e86:	a904      	add	r1, sp, #16
 8003e88:	4638      	mov	r0, r7
 8003e8a:	f000 f9bd 	bl	8004208 <_printf_i>
 8003e8e:	e7eb      	b.n	8003e68 <_svfiprintf_r+0x1c0>
 8003e90:	0800536c 	.word	0x0800536c
 8003e94:	08005376 	.word	0x08005376
 8003e98:	00000000 	.word	0x00000000
 8003e9c:	08003bf5 	.word	0x08003bf5
 8003ea0:	08005372 	.word	0x08005372

08003ea4 <__sfputc_r>:
 8003ea4:	6893      	ldr	r3, [r2, #8]
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	b410      	push	{r4}
 8003eac:	6093      	str	r3, [r2, #8]
 8003eae:	da08      	bge.n	8003ec2 <__sfputc_r+0x1e>
 8003eb0:	6994      	ldr	r4, [r2, #24]
 8003eb2:	42a3      	cmp	r3, r4
 8003eb4:	db01      	blt.n	8003eba <__sfputc_r+0x16>
 8003eb6:	290a      	cmp	r1, #10
 8003eb8:	d103      	bne.n	8003ec2 <__sfputc_r+0x1e>
 8003eba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ebe:	f7ff bc88 	b.w	80037d2 <__swbuf_r>
 8003ec2:	6813      	ldr	r3, [r2, #0]
 8003ec4:	1c58      	adds	r0, r3, #1
 8003ec6:	6010      	str	r0, [r2, #0]
 8003ec8:	7019      	strb	r1, [r3, #0]
 8003eca:	4608      	mov	r0, r1
 8003ecc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ed0:	4770      	bx	lr

08003ed2 <__sfputs_r>:
 8003ed2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ed4:	4606      	mov	r6, r0
 8003ed6:	460f      	mov	r7, r1
 8003ed8:	4614      	mov	r4, r2
 8003eda:	18d5      	adds	r5, r2, r3
 8003edc:	42ac      	cmp	r4, r5
 8003ede:	d101      	bne.n	8003ee4 <__sfputs_r+0x12>
 8003ee0:	2000      	movs	r0, #0
 8003ee2:	e007      	b.n	8003ef4 <__sfputs_r+0x22>
 8003ee4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ee8:	463a      	mov	r2, r7
 8003eea:	4630      	mov	r0, r6
 8003eec:	f7ff ffda 	bl	8003ea4 <__sfputc_r>
 8003ef0:	1c43      	adds	r3, r0, #1
 8003ef2:	d1f3      	bne.n	8003edc <__sfputs_r+0xa>
 8003ef4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003ef8 <_vfiprintf_r>:
 8003ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003efc:	460d      	mov	r5, r1
 8003efe:	b09d      	sub	sp, #116	; 0x74
 8003f00:	4614      	mov	r4, r2
 8003f02:	4698      	mov	r8, r3
 8003f04:	4606      	mov	r6, r0
 8003f06:	b118      	cbz	r0, 8003f10 <_vfiprintf_r+0x18>
 8003f08:	6a03      	ldr	r3, [r0, #32]
 8003f0a:	b90b      	cbnz	r3, 8003f10 <_vfiprintf_r+0x18>
 8003f0c:	f7ff fa9a 	bl	8003444 <__sinit>
 8003f10:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003f12:	07d9      	lsls	r1, r3, #31
 8003f14:	d405      	bmi.n	8003f22 <_vfiprintf_r+0x2a>
 8003f16:	89ab      	ldrh	r3, [r5, #12]
 8003f18:	059a      	lsls	r2, r3, #22
 8003f1a:	d402      	bmi.n	8003f22 <_vfiprintf_r+0x2a>
 8003f1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003f1e:	f7ff fd66 	bl	80039ee <__retarget_lock_acquire_recursive>
 8003f22:	89ab      	ldrh	r3, [r5, #12]
 8003f24:	071b      	lsls	r3, r3, #28
 8003f26:	d501      	bpl.n	8003f2c <_vfiprintf_r+0x34>
 8003f28:	692b      	ldr	r3, [r5, #16]
 8003f2a:	b99b      	cbnz	r3, 8003f54 <_vfiprintf_r+0x5c>
 8003f2c:	4629      	mov	r1, r5
 8003f2e:	4630      	mov	r0, r6
 8003f30:	f7ff fc8c 	bl	800384c <__swsetup_r>
 8003f34:	b170      	cbz	r0, 8003f54 <_vfiprintf_r+0x5c>
 8003f36:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003f38:	07dc      	lsls	r4, r3, #31
 8003f3a:	d504      	bpl.n	8003f46 <_vfiprintf_r+0x4e>
 8003f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8003f40:	b01d      	add	sp, #116	; 0x74
 8003f42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f46:	89ab      	ldrh	r3, [r5, #12]
 8003f48:	0598      	lsls	r0, r3, #22
 8003f4a:	d4f7      	bmi.n	8003f3c <_vfiprintf_r+0x44>
 8003f4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003f4e:	f7ff fd4f 	bl	80039f0 <__retarget_lock_release_recursive>
 8003f52:	e7f3      	b.n	8003f3c <_vfiprintf_r+0x44>
 8003f54:	2300      	movs	r3, #0
 8003f56:	9309      	str	r3, [sp, #36]	; 0x24
 8003f58:	2320      	movs	r3, #32
 8003f5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003f5e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f62:	2330      	movs	r3, #48	; 0x30
 8003f64:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8004118 <_vfiprintf_r+0x220>
 8003f68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003f6c:	f04f 0901 	mov.w	r9, #1
 8003f70:	4623      	mov	r3, r4
 8003f72:	469a      	mov	sl, r3
 8003f74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003f78:	b10a      	cbz	r2, 8003f7e <_vfiprintf_r+0x86>
 8003f7a:	2a25      	cmp	r2, #37	; 0x25
 8003f7c:	d1f9      	bne.n	8003f72 <_vfiprintf_r+0x7a>
 8003f7e:	ebba 0b04 	subs.w	fp, sl, r4
 8003f82:	d00b      	beq.n	8003f9c <_vfiprintf_r+0xa4>
 8003f84:	465b      	mov	r3, fp
 8003f86:	4622      	mov	r2, r4
 8003f88:	4629      	mov	r1, r5
 8003f8a:	4630      	mov	r0, r6
 8003f8c:	f7ff ffa1 	bl	8003ed2 <__sfputs_r>
 8003f90:	3001      	adds	r0, #1
 8003f92:	f000 80a9 	beq.w	80040e8 <_vfiprintf_r+0x1f0>
 8003f96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003f98:	445a      	add	r2, fp
 8003f9a:	9209      	str	r2, [sp, #36]	; 0x24
 8003f9c:	f89a 3000 	ldrb.w	r3, [sl]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	f000 80a1 	beq.w	80040e8 <_vfiprintf_r+0x1f0>
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	f04f 32ff 	mov.w	r2, #4294967295
 8003fac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003fb0:	f10a 0a01 	add.w	sl, sl, #1
 8003fb4:	9304      	str	r3, [sp, #16]
 8003fb6:	9307      	str	r3, [sp, #28]
 8003fb8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003fbc:	931a      	str	r3, [sp, #104]	; 0x68
 8003fbe:	4654      	mov	r4, sl
 8003fc0:	2205      	movs	r2, #5
 8003fc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fc6:	4854      	ldr	r0, [pc, #336]	; (8004118 <_vfiprintf_r+0x220>)
 8003fc8:	f7fc f90a 	bl	80001e0 <memchr>
 8003fcc:	9a04      	ldr	r2, [sp, #16]
 8003fce:	b9d8      	cbnz	r0, 8004008 <_vfiprintf_r+0x110>
 8003fd0:	06d1      	lsls	r1, r2, #27
 8003fd2:	bf44      	itt	mi
 8003fd4:	2320      	movmi	r3, #32
 8003fd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003fda:	0713      	lsls	r3, r2, #28
 8003fdc:	bf44      	itt	mi
 8003fde:	232b      	movmi	r3, #43	; 0x2b
 8003fe0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003fe4:	f89a 3000 	ldrb.w	r3, [sl]
 8003fe8:	2b2a      	cmp	r3, #42	; 0x2a
 8003fea:	d015      	beq.n	8004018 <_vfiprintf_r+0x120>
 8003fec:	9a07      	ldr	r2, [sp, #28]
 8003fee:	4654      	mov	r4, sl
 8003ff0:	2000      	movs	r0, #0
 8003ff2:	f04f 0c0a 	mov.w	ip, #10
 8003ff6:	4621      	mov	r1, r4
 8003ff8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003ffc:	3b30      	subs	r3, #48	; 0x30
 8003ffe:	2b09      	cmp	r3, #9
 8004000:	d94d      	bls.n	800409e <_vfiprintf_r+0x1a6>
 8004002:	b1b0      	cbz	r0, 8004032 <_vfiprintf_r+0x13a>
 8004004:	9207      	str	r2, [sp, #28]
 8004006:	e014      	b.n	8004032 <_vfiprintf_r+0x13a>
 8004008:	eba0 0308 	sub.w	r3, r0, r8
 800400c:	fa09 f303 	lsl.w	r3, r9, r3
 8004010:	4313      	orrs	r3, r2
 8004012:	9304      	str	r3, [sp, #16]
 8004014:	46a2      	mov	sl, r4
 8004016:	e7d2      	b.n	8003fbe <_vfiprintf_r+0xc6>
 8004018:	9b03      	ldr	r3, [sp, #12]
 800401a:	1d19      	adds	r1, r3, #4
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	9103      	str	r1, [sp, #12]
 8004020:	2b00      	cmp	r3, #0
 8004022:	bfbb      	ittet	lt
 8004024:	425b      	neglt	r3, r3
 8004026:	f042 0202 	orrlt.w	r2, r2, #2
 800402a:	9307      	strge	r3, [sp, #28]
 800402c:	9307      	strlt	r3, [sp, #28]
 800402e:	bfb8      	it	lt
 8004030:	9204      	strlt	r2, [sp, #16]
 8004032:	7823      	ldrb	r3, [r4, #0]
 8004034:	2b2e      	cmp	r3, #46	; 0x2e
 8004036:	d10c      	bne.n	8004052 <_vfiprintf_r+0x15a>
 8004038:	7863      	ldrb	r3, [r4, #1]
 800403a:	2b2a      	cmp	r3, #42	; 0x2a
 800403c:	d134      	bne.n	80040a8 <_vfiprintf_r+0x1b0>
 800403e:	9b03      	ldr	r3, [sp, #12]
 8004040:	1d1a      	adds	r2, r3, #4
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	9203      	str	r2, [sp, #12]
 8004046:	2b00      	cmp	r3, #0
 8004048:	bfb8      	it	lt
 800404a:	f04f 33ff 	movlt.w	r3, #4294967295
 800404e:	3402      	adds	r4, #2
 8004050:	9305      	str	r3, [sp, #20]
 8004052:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8004128 <_vfiprintf_r+0x230>
 8004056:	7821      	ldrb	r1, [r4, #0]
 8004058:	2203      	movs	r2, #3
 800405a:	4650      	mov	r0, sl
 800405c:	f7fc f8c0 	bl	80001e0 <memchr>
 8004060:	b138      	cbz	r0, 8004072 <_vfiprintf_r+0x17a>
 8004062:	9b04      	ldr	r3, [sp, #16]
 8004064:	eba0 000a 	sub.w	r0, r0, sl
 8004068:	2240      	movs	r2, #64	; 0x40
 800406a:	4082      	lsls	r2, r0
 800406c:	4313      	orrs	r3, r2
 800406e:	3401      	adds	r4, #1
 8004070:	9304      	str	r3, [sp, #16]
 8004072:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004076:	4829      	ldr	r0, [pc, #164]	; (800411c <_vfiprintf_r+0x224>)
 8004078:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800407c:	2206      	movs	r2, #6
 800407e:	f7fc f8af 	bl	80001e0 <memchr>
 8004082:	2800      	cmp	r0, #0
 8004084:	d03f      	beq.n	8004106 <_vfiprintf_r+0x20e>
 8004086:	4b26      	ldr	r3, [pc, #152]	; (8004120 <_vfiprintf_r+0x228>)
 8004088:	bb1b      	cbnz	r3, 80040d2 <_vfiprintf_r+0x1da>
 800408a:	9b03      	ldr	r3, [sp, #12]
 800408c:	3307      	adds	r3, #7
 800408e:	f023 0307 	bic.w	r3, r3, #7
 8004092:	3308      	adds	r3, #8
 8004094:	9303      	str	r3, [sp, #12]
 8004096:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004098:	443b      	add	r3, r7
 800409a:	9309      	str	r3, [sp, #36]	; 0x24
 800409c:	e768      	b.n	8003f70 <_vfiprintf_r+0x78>
 800409e:	fb0c 3202 	mla	r2, ip, r2, r3
 80040a2:	460c      	mov	r4, r1
 80040a4:	2001      	movs	r0, #1
 80040a6:	e7a6      	b.n	8003ff6 <_vfiprintf_r+0xfe>
 80040a8:	2300      	movs	r3, #0
 80040aa:	3401      	adds	r4, #1
 80040ac:	9305      	str	r3, [sp, #20]
 80040ae:	4619      	mov	r1, r3
 80040b0:	f04f 0c0a 	mov.w	ip, #10
 80040b4:	4620      	mov	r0, r4
 80040b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80040ba:	3a30      	subs	r2, #48	; 0x30
 80040bc:	2a09      	cmp	r2, #9
 80040be:	d903      	bls.n	80040c8 <_vfiprintf_r+0x1d0>
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d0c6      	beq.n	8004052 <_vfiprintf_r+0x15a>
 80040c4:	9105      	str	r1, [sp, #20]
 80040c6:	e7c4      	b.n	8004052 <_vfiprintf_r+0x15a>
 80040c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80040cc:	4604      	mov	r4, r0
 80040ce:	2301      	movs	r3, #1
 80040d0:	e7f0      	b.n	80040b4 <_vfiprintf_r+0x1bc>
 80040d2:	ab03      	add	r3, sp, #12
 80040d4:	9300      	str	r3, [sp, #0]
 80040d6:	462a      	mov	r2, r5
 80040d8:	4b12      	ldr	r3, [pc, #72]	; (8004124 <_vfiprintf_r+0x22c>)
 80040da:	a904      	add	r1, sp, #16
 80040dc:	4630      	mov	r0, r6
 80040de:	f3af 8000 	nop.w
 80040e2:	4607      	mov	r7, r0
 80040e4:	1c78      	adds	r0, r7, #1
 80040e6:	d1d6      	bne.n	8004096 <_vfiprintf_r+0x19e>
 80040e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80040ea:	07d9      	lsls	r1, r3, #31
 80040ec:	d405      	bmi.n	80040fa <_vfiprintf_r+0x202>
 80040ee:	89ab      	ldrh	r3, [r5, #12]
 80040f0:	059a      	lsls	r2, r3, #22
 80040f2:	d402      	bmi.n	80040fa <_vfiprintf_r+0x202>
 80040f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80040f6:	f7ff fc7b 	bl	80039f0 <__retarget_lock_release_recursive>
 80040fa:	89ab      	ldrh	r3, [r5, #12]
 80040fc:	065b      	lsls	r3, r3, #25
 80040fe:	f53f af1d 	bmi.w	8003f3c <_vfiprintf_r+0x44>
 8004102:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004104:	e71c      	b.n	8003f40 <_vfiprintf_r+0x48>
 8004106:	ab03      	add	r3, sp, #12
 8004108:	9300      	str	r3, [sp, #0]
 800410a:	462a      	mov	r2, r5
 800410c:	4b05      	ldr	r3, [pc, #20]	; (8004124 <_vfiprintf_r+0x22c>)
 800410e:	a904      	add	r1, sp, #16
 8004110:	4630      	mov	r0, r6
 8004112:	f000 f879 	bl	8004208 <_printf_i>
 8004116:	e7e4      	b.n	80040e2 <_vfiprintf_r+0x1ea>
 8004118:	0800536c 	.word	0x0800536c
 800411c:	08005376 	.word	0x08005376
 8004120:	00000000 	.word	0x00000000
 8004124:	08003ed3 	.word	0x08003ed3
 8004128:	08005372 	.word	0x08005372

0800412c <_printf_common>:
 800412c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004130:	4616      	mov	r6, r2
 8004132:	4699      	mov	r9, r3
 8004134:	688a      	ldr	r2, [r1, #8]
 8004136:	690b      	ldr	r3, [r1, #16]
 8004138:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800413c:	4293      	cmp	r3, r2
 800413e:	bfb8      	it	lt
 8004140:	4613      	movlt	r3, r2
 8004142:	6033      	str	r3, [r6, #0]
 8004144:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004148:	4607      	mov	r7, r0
 800414a:	460c      	mov	r4, r1
 800414c:	b10a      	cbz	r2, 8004152 <_printf_common+0x26>
 800414e:	3301      	adds	r3, #1
 8004150:	6033      	str	r3, [r6, #0]
 8004152:	6823      	ldr	r3, [r4, #0]
 8004154:	0699      	lsls	r1, r3, #26
 8004156:	bf42      	ittt	mi
 8004158:	6833      	ldrmi	r3, [r6, #0]
 800415a:	3302      	addmi	r3, #2
 800415c:	6033      	strmi	r3, [r6, #0]
 800415e:	6825      	ldr	r5, [r4, #0]
 8004160:	f015 0506 	ands.w	r5, r5, #6
 8004164:	d106      	bne.n	8004174 <_printf_common+0x48>
 8004166:	f104 0a19 	add.w	sl, r4, #25
 800416a:	68e3      	ldr	r3, [r4, #12]
 800416c:	6832      	ldr	r2, [r6, #0]
 800416e:	1a9b      	subs	r3, r3, r2
 8004170:	42ab      	cmp	r3, r5
 8004172:	dc26      	bgt.n	80041c2 <_printf_common+0x96>
 8004174:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004178:	1e13      	subs	r3, r2, #0
 800417a:	6822      	ldr	r2, [r4, #0]
 800417c:	bf18      	it	ne
 800417e:	2301      	movne	r3, #1
 8004180:	0692      	lsls	r2, r2, #26
 8004182:	d42b      	bmi.n	80041dc <_printf_common+0xb0>
 8004184:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004188:	4649      	mov	r1, r9
 800418a:	4638      	mov	r0, r7
 800418c:	47c0      	blx	r8
 800418e:	3001      	adds	r0, #1
 8004190:	d01e      	beq.n	80041d0 <_printf_common+0xa4>
 8004192:	6823      	ldr	r3, [r4, #0]
 8004194:	6922      	ldr	r2, [r4, #16]
 8004196:	f003 0306 	and.w	r3, r3, #6
 800419a:	2b04      	cmp	r3, #4
 800419c:	bf02      	ittt	eq
 800419e:	68e5      	ldreq	r5, [r4, #12]
 80041a0:	6833      	ldreq	r3, [r6, #0]
 80041a2:	1aed      	subeq	r5, r5, r3
 80041a4:	68a3      	ldr	r3, [r4, #8]
 80041a6:	bf0c      	ite	eq
 80041a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80041ac:	2500      	movne	r5, #0
 80041ae:	4293      	cmp	r3, r2
 80041b0:	bfc4      	itt	gt
 80041b2:	1a9b      	subgt	r3, r3, r2
 80041b4:	18ed      	addgt	r5, r5, r3
 80041b6:	2600      	movs	r6, #0
 80041b8:	341a      	adds	r4, #26
 80041ba:	42b5      	cmp	r5, r6
 80041bc:	d11a      	bne.n	80041f4 <_printf_common+0xc8>
 80041be:	2000      	movs	r0, #0
 80041c0:	e008      	b.n	80041d4 <_printf_common+0xa8>
 80041c2:	2301      	movs	r3, #1
 80041c4:	4652      	mov	r2, sl
 80041c6:	4649      	mov	r1, r9
 80041c8:	4638      	mov	r0, r7
 80041ca:	47c0      	blx	r8
 80041cc:	3001      	adds	r0, #1
 80041ce:	d103      	bne.n	80041d8 <_printf_common+0xac>
 80041d0:	f04f 30ff 	mov.w	r0, #4294967295
 80041d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041d8:	3501      	adds	r5, #1
 80041da:	e7c6      	b.n	800416a <_printf_common+0x3e>
 80041dc:	18e1      	adds	r1, r4, r3
 80041de:	1c5a      	adds	r2, r3, #1
 80041e0:	2030      	movs	r0, #48	; 0x30
 80041e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80041e6:	4422      	add	r2, r4
 80041e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80041ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80041f0:	3302      	adds	r3, #2
 80041f2:	e7c7      	b.n	8004184 <_printf_common+0x58>
 80041f4:	2301      	movs	r3, #1
 80041f6:	4622      	mov	r2, r4
 80041f8:	4649      	mov	r1, r9
 80041fa:	4638      	mov	r0, r7
 80041fc:	47c0      	blx	r8
 80041fe:	3001      	adds	r0, #1
 8004200:	d0e6      	beq.n	80041d0 <_printf_common+0xa4>
 8004202:	3601      	adds	r6, #1
 8004204:	e7d9      	b.n	80041ba <_printf_common+0x8e>
	...

08004208 <_printf_i>:
 8004208:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800420c:	7e0f      	ldrb	r7, [r1, #24]
 800420e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004210:	2f78      	cmp	r7, #120	; 0x78
 8004212:	4691      	mov	r9, r2
 8004214:	4680      	mov	r8, r0
 8004216:	460c      	mov	r4, r1
 8004218:	469a      	mov	sl, r3
 800421a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800421e:	d807      	bhi.n	8004230 <_printf_i+0x28>
 8004220:	2f62      	cmp	r7, #98	; 0x62
 8004222:	d80a      	bhi.n	800423a <_printf_i+0x32>
 8004224:	2f00      	cmp	r7, #0
 8004226:	f000 80d4 	beq.w	80043d2 <_printf_i+0x1ca>
 800422a:	2f58      	cmp	r7, #88	; 0x58
 800422c:	f000 80c0 	beq.w	80043b0 <_printf_i+0x1a8>
 8004230:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004234:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004238:	e03a      	b.n	80042b0 <_printf_i+0xa8>
 800423a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800423e:	2b15      	cmp	r3, #21
 8004240:	d8f6      	bhi.n	8004230 <_printf_i+0x28>
 8004242:	a101      	add	r1, pc, #4	; (adr r1, 8004248 <_printf_i+0x40>)
 8004244:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004248:	080042a1 	.word	0x080042a1
 800424c:	080042b5 	.word	0x080042b5
 8004250:	08004231 	.word	0x08004231
 8004254:	08004231 	.word	0x08004231
 8004258:	08004231 	.word	0x08004231
 800425c:	08004231 	.word	0x08004231
 8004260:	080042b5 	.word	0x080042b5
 8004264:	08004231 	.word	0x08004231
 8004268:	08004231 	.word	0x08004231
 800426c:	08004231 	.word	0x08004231
 8004270:	08004231 	.word	0x08004231
 8004274:	080043b9 	.word	0x080043b9
 8004278:	080042e1 	.word	0x080042e1
 800427c:	08004373 	.word	0x08004373
 8004280:	08004231 	.word	0x08004231
 8004284:	08004231 	.word	0x08004231
 8004288:	080043db 	.word	0x080043db
 800428c:	08004231 	.word	0x08004231
 8004290:	080042e1 	.word	0x080042e1
 8004294:	08004231 	.word	0x08004231
 8004298:	08004231 	.word	0x08004231
 800429c:	0800437b 	.word	0x0800437b
 80042a0:	682b      	ldr	r3, [r5, #0]
 80042a2:	1d1a      	adds	r2, r3, #4
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	602a      	str	r2, [r5, #0]
 80042a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80042ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80042b0:	2301      	movs	r3, #1
 80042b2:	e09f      	b.n	80043f4 <_printf_i+0x1ec>
 80042b4:	6820      	ldr	r0, [r4, #0]
 80042b6:	682b      	ldr	r3, [r5, #0]
 80042b8:	0607      	lsls	r7, r0, #24
 80042ba:	f103 0104 	add.w	r1, r3, #4
 80042be:	6029      	str	r1, [r5, #0]
 80042c0:	d501      	bpl.n	80042c6 <_printf_i+0xbe>
 80042c2:	681e      	ldr	r6, [r3, #0]
 80042c4:	e003      	b.n	80042ce <_printf_i+0xc6>
 80042c6:	0646      	lsls	r6, r0, #25
 80042c8:	d5fb      	bpl.n	80042c2 <_printf_i+0xba>
 80042ca:	f9b3 6000 	ldrsh.w	r6, [r3]
 80042ce:	2e00      	cmp	r6, #0
 80042d0:	da03      	bge.n	80042da <_printf_i+0xd2>
 80042d2:	232d      	movs	r3, #45	; 0x2d
 80042d4:	4276      	negs	r6, r6
 80042d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042da:	485a      	ldr	r0, [pc, #360]	; (8004444 <_printf_i+0x23c>)
 80042dc:	230a      	movs	r3, #10
 80042de:	e012      	b.n	8004306 <_printf_i+0xfe>
 80042e0:	682b      	ldr	r3, [r5, #0]
 80042e2:	6820      	ldr	r0, [r4, #0]
 80042e4:	1d19      	adds	r1, r3, #4
 80042e6:	6029      	str	r1, [r5, #0]
 80042e8:	0605      	lsls	r5, r0, #24
 80042ea:	d501      	bpl.n	80042f0 <_printf_i+0xe8>
 80042ec:	681e      	ldr	r6, [r3, #0]
 80042ee:	e002      	b.n	80042f6 <_printf_i+0xee>
 80042f0:	0641      	lsls	r1, r0, #25
 80042f2:	d5fb      	bpl.n	80042ec <_printf_i+0xe4>
 80042f4:	881e      	ldrh	r6, [r3, #0]
 80042f6:	4853      	ldr	r0, [pc, #332]	; (8004444 <_printf_i+0x23c>)
 80042f8:	2f6f      	cmp	r7, #111	; 0x6f
 80042fa:	bf0c      	ite	eq
 80042fc:	2308      	moveq	r3, #8
 80042fe:	230a      	movne	r3, #10
 8004300:	2100      	movs	r1, #0
 8004302:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004306:	6865      	ldr	r5, [r4, #4]
 8004308:	60a5      	str	r5, [r4, #8]
 800430a:	2d00      	cmp	r5, #0
 800430c:	bfa2      	ittt	ge
 800430e:	6821      	ldrge	r1, [r4, #0]
 8004310:	f021 0104 	bicge.w	r1, r1, #4
 8004314:	6021      	strge	r1, [r4, #0]
 8004316:	b90e      	cbnz	r6, 800431c <_printf_i+0x114>
 8004318:	2d00      	cmp	r5, #0
 800431a:	d04b      	beq.n	80043b4 <_printf_i+0x1ac>
 800431c:	4615      	mov	r5, r2
 800431e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004322:	fb03 6711 	mls	r7, r3, r1, r6
 8004326:	5dc7      	ldrb	r7, [r0, r7]
 8004328:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800432c:	4637      	mov	r7, r6
 800432e:	42bb      	cmp	r3, r7
 8004330:	460e      	mov	r6, r1
 8004332:	d9f4      	bls.n	800431e <_printf_i+0x116>
 8004334:	2b08      	cmp	r3, #8
 8004336:	d10b      	bne.n	8004350 <_printf_i+0x148>
 8004338:	6823      	ldr	r3, [r4, #0]
 800433a:	07de      	lsls	r6, r3, #31
 800433c:	d508      	bpl.n	8004350 <_printf_i+0x148>
 800433e:	6923      	ldr	r3, [r4, #16]
 8004340:	6861      	ldr	r1, [r4, #4]
 8004342:	4299      	cmp	r1, r3
 8004344:	bfde      	ittt	le
 8004346:	2330      	movle	r3, #48	; 0x30
 8004348:	f805 3c01 	strble.w	r3, [r5, #-1]
 800434c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004350:	1b52      	subs	r2, r2, r5
 8004352:	6122      	str	r2, [r4, #16]
 8004354:	f8cd a000 	str.w	sl, [sp]
 8004358:	464b      	mov	r3, r9
 800435a:	aa03      	add	r2, sp, #12
 800435c:	4621      	mov	r1, r4
 800435e:	4640      	mov	r0, r8
 8004360:	f7ff fee4 	bl	800412c <_printf_common>
 8004364:	3001      	adds	r0, #1
 8004366:	d14a      	bne.n	80043fe <_printf_i+0x1f6>
 8004368:	f04f 30ff 	mov.w	r0, #4294967295
 800436c:	b004      	add	sp, #16
 800436e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004372:	6823      	ldr	r3, [r4, #0]
 8004374:	f043 0320 	orr.w	r3, r3, #32
 8004378:	6023      	str	r3, [r4, #0]
 800437a:	4833      	ldr	r0, [pc, #204]	; (8004448 <_printf_i+0x240>)
 800437c:	2778      	movs	r7, #120	; 0x78
 800437e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004382:	6823      	ldr	r3, [r4, #0]
 8004384:	6829      	ldr	r1, [r5, #0]
 8004386:	061f      	lsls	r7, r3, #24
 8004388:	f851 6b04 	ldr.w	r6, [r1], #4
 800438c:	d402      	bmi.n	8004394 <_printf_i+0x18c>
 800438e:	065f      	lsls	r7, r3, #25
 8004390:	bf48      	it	mi
 8004392:	b2b6      	uxthmi	r6, r6
 8004394:	07df      	lsls	r7, r3, #31
 8004396:	bf48      	it	mi
 8004398:	f043 0320 	orrmi.w	r3, r3, #32
 800439c:	6029      	str	r1, [r5, #0]
 800439e:	bf48      	it	mi
 80043a0:	6023      	strmi	r3, [r4, #0]
 80043a2:	b91e      	cbnz	r6, 80043ac <_printf_i+0x1a4>
 80043a4:	6823      	ldr	r3, [r4, #0]
 80043a6:	f023 0320 	bic.w	r3, r3, #32
 80043aa:	6023      	str	r3, [r4, #0]
 80043ac:	2310      	movs	r3, #16
 80043ae:	e7a7      	b.n	8004300 <_printf_i+0xf8>
 80043b0:	4824      	ldr	r0, [pc, #144]	; (8004444 <_printf_i+0x23c>)
 80043b2:	e7e4      	b.n	800437e <_printf_i+0x176>
 80043b4:	4615      	mov	r5, r2
 80043b6:	e7bd      	b.n	8004334 <_printf_i+0x12c>
 80043b8:	682b      	ldr	r3, [r5, #0]
 80043ba:	6826      	ldr	r6, [r4, #0]
 80043bc:	6961      	ldr	r1, [r4, #20]
 80043be:	1d18      	adds	r0, r3, #4
 80043c0:	6028      	str	r0, [r5, #0]
 80043c2:	0635      	lsls	r5, r6, #24
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	d501      	bpl.n	80043cc <_printf_i+0x1c4>
 80043c8:	6019      	str	r1, [r3, #0]
 80043ca:	e002      	b.n	80043d2 <_printf_i+0x1ca>
 80043cc:	0670      	lsls	r0, r6, #25
 80043ce:	d5fb      	bpl.n	80043c8 <_printf_i+0x1c0>
 80043d0:	8019      	strh	r1, [r3, #0]
 80043d2:	2300      	movs	r3, #0
 80043d4:	6123      	str	r3, [r4, #16]
 80043d6:	4615      	mov	r5, r2
 80043d8:	e7bc      	b.n	8004354 <_printf_i+0x14c>
 80043da:	682b      	ldr	r3, [r5, #0]
 80043dc:	1d1a      	adds	r2, r3, #4
 80043de:	602a      	str	r2, [r5, #0]
 80043e0:	681d      	ldr	r5, [r3, #0]
 80043e2:	6862      	ldr	r2, [r4, #4]
 80043e4:	2100      	movs	r1, #0
 80043e6:	4628      	mov	r0, r5
 80043e8:	f7fb fefa 	bl	80001e0 <memchr>
 80043ec:	b108      	cbz	r0, 80043f2 <_printf_i+0x1ea>
 80043ee:	1b40      	subs	r0, r0, r5
 80043f0:	6060      	str	r0, [r4, #4]
 80043f2:	6863      	ldr	r3, [r4, #4]
 80043f4:	6123      	str	r3, [r4, #16]
 80043f6:	2300      	movs	r3, #0
 80043f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043fc:	e7aa      	b.n	8004354 <_printf_i+0x14c>
 80043fe:	6923      	ldr	r3, [r4, #16]
 8004400:	462a      	mov	r2, r5
 8004402:	4649      	mov	r1, r9
 8004404:	4640      	mov	r0, r8
 8004406:	47d0      	blx	sl
 8004408:	3001      	adds	r0, #1
 800440a:	d0ad      	beq.n	8004368 <_printf_i+0x160>
 800440c:	6823      	ldr	r3, [r4, #0]
 800440e:	079b      	lsls	r3, r3, #30
 8004410:	d413      	bmi.n	800443a <_printf_i+0x232>
 8004412:	68e0      	ldr	r0, [r4, #12]
 8004414:	9b03      	ldr	r3, [sp, #12]
 8004416:	4298      	cmp	r0, r3
 8004418:	bfb8      	it	lt
 800441a:	4618      	movlt	r0, r3
 800441c:	e7a6      	b.n	800436c <_printf_i+0x164>
 800441e:	2301      	movs	r3, #1
 8004420:	4632      	mov	r2, r6
 8004422:	4649      	mov	r1, r9
 8004424:	4640      	mov	r0, r8
 8004426:	47d0      	blx	sl
 8004428:	3001      	adds	r0, #1
 800442a:	d09d      	beq.n	8004368 <_printf_i+0x160>
 800442c:	3501      	adds	r5, #1
 800442e:	68e3      	ldr	r3, [r4, #12]
 8004430:	9903      	ldr	r1, [sp, #12]
 8004432:	1a5b      	subs	r3, r3, r1
 8004434:	42ab      	cmp	r3, r5
 8004436:	dcf2      	bgt.n	800441e <_printf_i+0x216>
 8004438:	e7eb      	b.n	8004412 <_printf_i+0x20a>
 800443a:	2500      	movs	r5, #0
 800443c:	f104 0619 	add.w	r6, r4, #25
 8004440:	e7f5      	b.n	800442e <_printf_i+0x226>
 8004442:	bf00      	nop
 8004444:	0800537d 	.word	0x0800537d
 8004448:	0800538e 	.word	0x0800538e

0800444c <__svfiscanf_r>:
 800444c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004450:	461d      	mov	r5, r3
 8004452:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8004454:	07df      	lsls	r7, r3, #31
 8004456:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800445a:	4606      	mov	r6, r0
 800445c:	460c      	mov	r4, r1
 800445e:	4692      	mov	sl, r2
 8004460:	d405      	bmi.n	800446e <__svfiscanf_r+0x22>
 8004462:	898b      	ldrh	r3, [r1, #12]
 8004464:	0598      	lsls	r0, r3, #22
 8004466:	d402      	bmi.n	800446e <__svfiscanf_r+0x22>
 8004468:	6d88      	ldr	r0, [r1, #88]	; 0x58
 800446a:	f7ff fac0 	bl	80039ee <__retarget_lock_acquire_recursive>
 800446e:	2300      	movs	r3, #0
 8004470:	e9cd 3344 	strd	r3, r3, [sp, #272]	; 0x110
 8004474:	4baa      	ldr	r3, [pc, #680]	; (8004720 <__svfiscanf_r+0x2d4>)
 8004476:	93a0      	str	r3, [sp, #640]	; 0x280
 8004478:	f10d 0804 	add.w	r8, sp, #4
 800447c:	4ba9      	ldr	r3, [pc, #676]	; (8004724 <__svfiscanf_r+0x2d8>)
 800447e:	4faa      	ldr	r7, [pc, #680]	; (8004728 <__svfiscanf_r+0x2dc>)
 8004480:	f8df 92a8 	ldr.w	r9, [pc, #680]	; 800472c <__svfiscanf_r+0x2e0>
 8004484:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8004488:	93a1      	str	r3, [sp, #644]	; 0x284
 800448a:	9500      	str	r5, [sp, #0]
 800448c:	f89a 3000 	ldrb.w	r3, [sl]
 8004490:	2b00      	cmp	r3, #0
 8004492:	f000 8170 	beq.w	8004776 <__svfiscanf_r+0x32a>
 8004496:	5cf9      	ldrb	r1, [r7, r3]
 8004498:	f011 0108 	ands.w	r1, r1, #8
 800449c:	f10a 0501 	add.w	r5, sl, #1
 80044a0:	d019      	beq.n	80044d6 <__svfiscanf_r+0x8a>
 80044a2:	6863      	ldr	r3, [r4, #4]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	dd0f      	ble.n	80044c8 <__svfiscanf_r+0x7c>
 80044a8:	6823      	ldr	r3, [r4, #0]
 80044aa:	781a      	ldrb	r2, [r3, #0]
 80044ac:	5cba      	ldrb	r2, [r7, r2]
 80044ae:	0711      	lsls	r1, r2, #28
 80044b0:	d401      	bmi.n	80044b6 <__svfiscanf_r+0x6a>
 80044b2:	46aa      	mov	sl, r5
 80044b4:	e7ea      	b.n	800448c <__svfiscanf_r+0x40>
 80044b6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80044b8:	3201      	adds	r2, #1
 80044ba:	9245      	str	r2, [sp, #276]	; 0x114
 80044bc:	6862      	ldr	r2, [r4, #4]
 80044be:	3301      	adds	r3, #1
 80044c0:	3a01      	subs	r2, #1
 80044c2:	6062      	str	r2, [r4, #4]
 80044c4:	6023      	str	r3, [r4, #0]
 80044c6:	e7ec      	b.n	80044a2 <__svfiscanf_r+0x56>
 80044c8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80044ca:	4621      	mov	r1, r4
 80044cc:	4630      	mov	r0, r6
 80044ce:	4798      	blx	r3
 80044d0:	2800      	cmp	r0, #0
 80044d2:	d0e9      	beq.n	80044a8 <__svfiscanf_r+0x5c>
 80044d4:	e7ed      	b.n	80044b2 <__svfiscanf_r+0x66>
 80044d6:	2b25      	cmp	r3, #37	; 0x25
 80044d8:	d012      	beq.n	8004500 <__svfiscanf_r+0xb4>
 80044da:	469a      	mov	sl, r3
 80044dc:	6863      	ldr	r3, [r4, #4]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	f340 8093 	ble.w	800460a <__svfiscanf_r+0x1be>
 80044e4:	6822      	ldr	r2, [r4, #0]
 80044e6:	7813      	ldrb	r3, [r2, #0]
 80044e8:	4553      	cmp	r3, sl
 80044ea:	f040 8144 	bne.w	8004776 <__svfiscanf_r+0x32a>
 80044ee:	6863      	ldr	r3, [r4, #4]
 80044f0:	3b01      	subs	r3, #1
 80044f2:	6063      	str	r3, [r4, #4]
 80044f4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80044f6:	3201      	adds	r2, #1
 80044f8:	3301      	adds	r3, #1
 80044fa:	6022      	str	r2, [r4, #0]
 80044fc:	9345      	str	r3, [sp, #276]	; 0x114
 80044fe:	e7d8      	b.n	80044b2 <__svfiscanf_r+0x66>
 8004500:	9141      	str	r1, [sp, #260]	; 0x104
 8004502:	9143      	str	r1, [sp, #268]	; 0x10c
 8004504:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8004508:	2b2a      	cmp	r3, #42	; 0x2a
 800450a:	bf02      	ittt	eq
 800450c:	2310      	moveq	r3, #16
 800450e:	9341      	streq	r3, [sp, #260]	; 0x104
 8004510:	f10a 0502 	addeq.w	r5, sl, #2
 8004514:	220a      	movs	r2, #10
 8004516:	46aa      	mov	sl, r5
 8004518:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800451c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8004520:	2b09      	cmp	r3, #9
 8004522:	d91d      	bls.n	8004560 <__svfiscanf_r+0x114>
 8004524:	4881      	ldr	r0, [pc, #516]	; (800472c <__svfiscanf_r+0x2e0>)
 8004526:	2203      	movs	r2, #3
 8004528:	f7fb fe5a 	bl	80001e0 <memchr>
 800452c:	b138      	cbz	r0, 800453e <__svfiscanf_r+0xf2>
 800452e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8004530:	eba0 0009 	sub.w	r0, r0, r9
 8004534:	2301      	movs	r3, #1
 8004536:	4083      	lsls	r3, r0
 8004538:	4313      	orrs	r3, r2
 800453a:	9341      	str	r3, [sp, #260]	; 0x104
 800453c:	4655      	mov	r5, sl
 800453e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004542:	2b78      	cmp	r3, #120	; 0x78
 8004544:	d807      	bhi.n	8004556 <__svfiscanf_r+0x10a>
 8004546:	2b57      	cmp	r3, #87	; 0x57
 8004548:	d811      	bhi.n	800456e <__svfiscanf_r+0x122>
 800454a:	2b25      	cmp	r3, #37	; 0x25
 800454c:	d0c5      	beq.n	80044da <__svfiscanf_r+0x8e>
 800454e:	d857      	bhi.n	8004600 <__svfiscanf_r+0x1b4>
 8004550:	2b00      	cmp	r3, #0
 8004552:	f000 80c6 	beq.w	80046e2 <__svfiscanf_r+0x296>
 8004556:	2303      	movs	r3, #3
 8004558:	9347      	str	r3, [sp, #284]	; 0x11c
 800455a:	230a      	movs	r3, #10
 800455c:	9342      	str	r3, [sp, #264]	; 0x108
 800455e:	e07f      	b.n	8004660 <__svfiscanf_r+0x214>
 8004560:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8004562:	fb02 1103 	mla	r1, r2, r3, r1
 8004566:	3930      	subs	r1, #48	; 0x30
 8004568:	9143      	str	r1, [sp, #268]	; 0x10c
 800456a:	4655      	mov	r5, sl
 800456c:	e7d3      	b.n	8004516 <__svfiscanf_r+0xca>
 800456e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8004572:	2a20      	cmp	r2, #32
 8004574:	d8ef      	bhi.n	8004556 <__svfiscanf_r+0x10a>
 8004576:	a101      	add	r1, pc, #4	; (adr r1, 800457c <__svfiscanf_r+0x130>)
 8004578:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800457c:	08004643 	.word	0x08004643
 8004580:	08004557 	.word	0x08004557
 8004584:	08004557 	.word	0x08004557
 8004588:	080046a1 	.word	0x080046a1
 800458c:	08004557 	.word	0x08004557
 8004590:	08004557 	.word	0x08004557
 8004594:	08004557 	.word	0x08004557
 8004598:	08004557 	.word	0x08004557
 800459c:	08004557 	.word	0x08004557
 80045a0:	08004557 	.word	0x08004557
 80045a4:	08004557 	.word	0x08004557
 80045a8:	080046b7 	.word	0x080046b7
 80045ac:	0800469d 	.word	0x0800469d
 80045b0:	08004607 	.word	0x08004607
 80045b4:	08004607 	.word	0x08004607
 80045b8:	08004607 	.word	0x08004607
 80045bc:	08004557 	.word	0x08004557
 80045c0:	08004659 	.word	0x08004659
 80045c4:	08004557 	.word	0x08004557
 80045c8:	08004557 	.word	0x08004557
 80045cc:	08004557 	.word	0x08004557
 80045d0:	08004557 	.word	0x08004557
 80045d4:	080046c7 	.word	0x080046c7
 80045d8:	08004695 	.word	0x08004695
 80045dc:	0800463b 	.word	0x0800463b
 80045e0:	08004557 	.word	0x08004557
 80045e4:	08004557 	.word	0x08004557
 80045e8:	080046c3 	.word	0x080046c3
 80045ec:	08004557 	.word	0x08004557
 80045f0:	0800469d 	.word	0x0800469d
 80045f4:	08004557 	.word	0x08004557
 80045f8:	08004557 	.word	0x08004557
 80045fc:	08004643 	.word	0x08004643
 8004600:	3b45      	subs	r3, #69	; 0x45
 8004602:	2b02      	cmp	r3, #2
 8004604:	d8a7      	bhi.n	8004556 <__svfiscanf_r+0x10a>
 8004606:	2305      	movs	r3, #5
 8004608:	e029      	b.n	800465e <__svfiscanf_r+0x212>
 800460a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800460c:	4621      	mov	r1, r4
 800460e:	4630      	mov	r0, r6
 8004610:	4798      	blx	r3
 8004612:	2800      	cmp	r0, #0
 8004614:	f43f af66 	beq.w	80044e4 <__svfiscanf_r+0x98>
 8004618:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800461a:	07da      	lsls	r2, r3, #31
 800461c:	f140 80a3 	bpl.w	8004766 <__svfiscanf_r+0x31a>
 8004620:	9844      	ldr	r0, [sp, #272]	; 0x110
 8004622:	2800      	cmp	r0, #0
 8004624:	d066      	beq.n	80046f4 <__svfiscanf_r+0x2a8>
 8004626:	89a3      	ldrh	r3, [r4, #12]
 8004628:	f013 0f40 	tst.w	r3, #64	; 0x40
 800462c:	bf18      	it	ne
 800462e:	f04f 30ff 	movne.w	r0, #4294967295
 8004632:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8004636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800463a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800463c:	f042 0220 	orr.w	r2, r2, #32
 8004640:	9241      	str	r2, [sp, #260]	; 0x104
 8004642:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8004644:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004648:	9241      	str	r2, [sp, #260]	; 0x104
 800464a:	2210      	movs	r2, #16
 800464c:	2b6f      	cmp	r3, #111	; 0x6f
 800464e:	9242      	str	r2, [sp, #264]	; 0x108
 8004650:	bf34      	ite	cc
 8004652:	2303      	movcc	r3, #3
 8004654:	2304      	movcs	r3, #4
 8004656:	e002      	b.n	800465e <__svfiscanf_r+0x212>
 8004658:	2300      	movs	r3, #0
 800465a:	9342      	str	r3, [sp, #264]	; 0x108
 800465c:	2303      	movs	r3, #3
 800465e:	9347      	str	r3, [sp, #284]	; 0x11c
 8004660:	6863      	ldr	r3, [r4, #4]
 8004662:	2b00      	cmp	r3, #0
 8004664:	dd49      	ble.n	80046fa <__svfiscanf_r+0x2ae>
 8004666:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004668:	065b      	lsls	r3, r3, #25
 800466a:	d404      	bmi.n	8004676 <__svfiscanf_r+0x22a>
 800466c:	6823      	ldr	r3, [r4, #0]
 800466e:	781a      	ldrb	r2, [r3, #0]
 8004670:	5cba      	ldrb	r2, [r7, r2]
 8004672:	0710      	lsls	r0, r2, #28
 8004674:	d448      	bmi.n	8004708 <__svfiscanf_r+0x2bc>
 8004676:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8004678:	2b02      	cmp	r3, #2
 800467a:	dc60      	bgt.n	800473e <__svfiscanf_r+0x2f2>
 800467c:	466b      	mov	r3, sp
 800467e:	4622      	mov	r2, r4
 8004680:	a941      	add	r1, sp, #260	; 0x104
 8004682:	4630      	mov	r0, r6
 8004684:	f000 f898 	bl	80047b8 <_scanf_chars>
 8004688:	2801      	cmp	r0, #1
 800468a:	d074      	beq.n	8004776 <__svfiscanf_r+0x32a>
 800468c:	2802      	cmp	r0, #2
 800468e:	f47f af10 	bne.w	80044b2 <__svfiscanf_r+0x66>
 8004692:	e7c1      	b.n	8004618 <__svfiscanf_r+0x1cc>
 8004694:	2308      	movs	r3, #8
 8004696:	9342      	str	r3, [sp, #264]	; 0x108
 8004698:	2304      	movs	r3, #4
 800469a:	e7e0      	b.n	800465e <__svfiscanf_r+0x212>
 800469c:	220a      	movs	r2, #10
 800469e:	e7d5      	b.n	800464c <__svfiscanf_r+0x200>
 80046a0:	4629      	mov	r1, r5
 80046a2:	4640      	mov	r0, r8
 80046a4:	f000 fb6c 	bl	8004d80 <__sccl>
 80046a8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80046aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046ae:	9341      	str	r3, [sp, #260]	; 0x104
 80046b0:	4605      	mov	r5, r0
 80046b2:	2301      	movs	r3, #1
 80046b4:	e7d3      	b.n	800465e <__svfiscanf_r+0x212>
 80046b6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80046b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046bc:	9341      	str	r3, [sp, #260]	; 0x104
 80046be:	2300      	movs	r3, #0
 80046c0:	e7cd      	b.n	800465e <__svfiscanf_r+0x212>
 80046c2:	2302      	movs	r3, #2
 80046c4:	e7cb      	b.n	800465e <__svfiscanf_r+0x212>
 80046c6:	9841      	ldr	r0, [sp, #260]	; 0x104
 80046c8:	06c3      	lsls	r3, r0, #27
 80046ca:	f53f aef2 	bmi.w	80044b2 <__svfiscanf_r+0x66>
 80046ce:	9b00      	ldr	r3, [sp, #0]
 80046d0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80046d2:	1d19      	adds	r1, r3, #4
 80046d4:	9100      	str	r1, [sp, #0]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	07c0      	lsls	r0, r0, #31
 80046da:	bf4c      	ite	mi
 80046dc:	801a      	strhmi	r2, [r3, #0]
 80046de:	601a      	strpl	r2, [r3, #0]
 80046e0:	e6e7      	b.n	80044b2 <__svfiscanf_r+0x66>
 80046e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80046e4:	07d8      	lsls	r0, r3, #31
 80046e6:	d405      	bmi.n	80046f4 <__svfiscanf_r+0x2a8>
 80046e8:	89a3      	ldrh	r3, [r4, #12]
 80046ea:	0599      	lsls	r1, r3, #22
 80046ec:	d402      	bmi.n	80046f4 <__svfiscanf_r+0x2a8>
 80046ee:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80046f0:	f7ff f97e 	bl	80039f0 <__retarget_lock_release_recursive>
 80046f4:	f04f 30ff 	mov.w	r0, #4294967295
 80046f8:	e79b      	b.n	8004632 <__svfiscanf_r+0x1e6>
 80046fa:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80046fc:	4621      	mov	r1, r4
 80046fe:	4630      	mov	r0, r6
 8004700:	4798      	blx	r3
 8004702:	2800      	cmp	r0, #0
 8004704:	d0af      	beq.n	8004666 <__svfiscanf_r+0x21a>
 8004706:	e787      	b.n	8004618 <__svfiscanf_r+0x1cc>
 8004708:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800470a:	3201      	adds	r2, #1
 800470c:	9245      	str	r2, [sp, #276]	; 0x114
 800470e:	6862      	ldr	r2, [r4, #4]
 8004710:	3a01      	subs	r2, #1
 8004712:	2a00      	cmp	r2, #0
 8004714:	6062      	str	r2, [r4, #4]
 8004716:	dd0b      	ble.n	8004730 <__svfiscanf_r+0x2e4>
 8004718:	3301      	adds	r3, #1
 800471a:	6023      	str	r3, [r4, #0]
 800471c:	e7a6      	b.n	800466c <__svfiscanf_r+0x220>
 800471e:	bf00      	nop
 8004720:	08004e67 	.word	0x08004e67
 8004724:	08004c91 	.word	0x08004c91
 8004728:	080053bb 	.word	0x080053bb
 800472c:	08005372 	.word	0x08005372
 8004730:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004732:	4621      	mov	r1, r4
 8004734:	4630      	mov	r0, r6
 8004736:	4798      	blx	r3
 8004738:	2800      	cmp	r0, #0
 800473a:	d097      	beq.n	800466c <__svfiscanf_r+0x220>
 800473c:	e76c      	b.n	8004618 <__svfiscanf_r+0x1cc>
 800473e:	2b04      	cmp	r3, #4
 8004740:	dc06      	bgt.n	8004750 <__svfiscanf_r+0x304>
 8004742:	466b      	mov	r3, sp
 8004744:	4622      	mov	r2, r4
 8004746:	a941      	add	r1, sp, #260	; 0x104
 8004748:	4630      	mov	r0, r6
 800474a:	f000 f88f 	bl	800486c <_scanf_i>
 800474e:	e79b      	b.n	8004688 <__svfiscanf_r+0x23c>
 8004750:	4b0e      	ldr	r3, [pc, #56]	; (800478c <__svfiscanf_r+0x340>)
 8004752:	2b00      	cmp	r3, #0
 8004754:	f43f aead 	beq.w	80044b2 <__svfiscanf_r+0x66>
 8004758:	466b      	mov	r3, sp
 800475a:	4622      	mov	r2, r4
 800475c:	a941      	add	r1, sp, #260	; 0x104
 800475e:	4630      	mov	r0, r6
 8004760:	f3af 8000 	nop.w
 8004764:	e790      	b.n	8004688 <__svfiscanf_r+0x23c>
 8004766:	89a3      	ldrh	r3, [r4, #12]
 8004768:	0599      	lsls	r1, r3, #22
 800476a:	f53f af59 	bmi.w	8004620 <__svfiscanf_r+0x1d4>
 800476e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004770:	f7ff f93e 	bl	80039f0 <__retarget_lock_release_recursive>
 8004774:	e754      	b.n	8004620 <__svfiscanf_r+0x1d4>
 8004776:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004778:	07da      	lsls	r2, r3, #31
 800477a:	d405      	bmi.n	8004788 <__svfiscanf_r+0x33c>
 800477c:	89a3      	ldrh	r3, [r4, #12]
 800477e:	059b      	lsls	r3, r3, #22
 8004780:	d402      	bmi.n	8004788 <__svfiscanf_r+0x33c>
 8004782:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004784:	f7ff f934 	bl	80039f0 <__retarget_lock_release_recursive>
 8004788:	9844      	ldr	r0, [sp, #272]	; 0x110
 800478a:	e752      	b.n	8004632 <__svfiscanf_r+0x1e6>
 800478c:	00000000 	.word	0x00000000

08004790 <_vfiscanf_r>:
 8004790:	b530      	push	{r4, r5, lr}
 8004792:	4604      	mov	r4, r0
 8004794:	b085      	sub	sp, #20
 8004796:	b148      	cbz	r0, 80047ac <_vfiscanf_r+0x1c>
 8004798:	6a05      	ldr	r5, [r0, #32]
 800479a:	b93d      	cbnz	r5, 80047ac <_vfiscanf_r+0x1c>
 800479c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80047a0:	9101      	str	r1, [sp, #4]
 80047a2:	f7fe fe4f 	bl	8003444 <__sinit>
 80047a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80047aa:	9901      	ldr	r1, [sp, #4]
 80047ac:	4620      	mov	r0, r4
 80047ae:	b005      	add	sp, #20
 80047b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80047b4:	f7ff be4a 	b.w	800444c <__svfiscanf_r>

080047b8 <_scanf_chars>:
 80047b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047bc:	4615      	mov	r5, r2
 80047be:	688a      	ldr	r2, [r1, #8]
 80047c0:	4680      	mov	r8, r0
 80047c2:	460c      	mov	r4, r1
 80047c4:	b932      	cbnz	r2, 80047d4 <_scanf_chars+0x1c>
 80047c6:	698a      	ldr	r2, [r1, #24]
 80047c8:	2a00      	cmp	r2, #0
 80047ca:	bf0c      	ite	eq
 80047cc:	2201      	moveq	r2, #1
 80047ce:	f04f 32ff 	movne.w	r2, #4294967295
 80047d2:	608a      	str	r2, [r1, #8]
 80047d4:	6822      	ldr	r2, [r4, #0]
 80047d6:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8004868 <_scanf_chars+0xb0>
 80047da:	06d1      	lsls	r1, r2, #27
 80047dc:	bf5f      	itttt	pl
 80047de:	681a      	ldrpl	r2, [r3, #0]
 80047e0:	1d11      	addpl	r1, r2, #4
 80047e2:	6019      	strpl	r1, [r3, #0]
 80047e4:	6816      	ldrpl	r6, [r2, #0]
 80047e6:	2700      	movs	r7, #0
 80047e8:	69a0      	ldr	r0, [r4, #24]
 80047ea:	b188      	cbz	r0, 8004810 <_scanf_chars+0x58>
 80047ec:	2801      	cmp	r0, #1
 80047ee:	d107      	bne.n	8004800 <_scanf_chars+0x48>
 80047f0:	682a      	ldr	r2, [r5, #0]
 80047f2:	7811      	ldrb	r1, [r2, #0]
 80047f4:	6962      	ldr	r2, [r4, #20]
 80047f6:	5c52      	ldrb	r2, [r2, r1]
 80047f8:	b952      	cbnz	r2, 8004810 <_scanf_chars+0x58>
 80047fa:	2f00      	cmp	r7, #0
 80047fc:	d031      	beq.n	8004862 <_scanf_chars+0xaa>
 80047fe:	e022      	b.n	8004846 <_scanf_chars+0x8e>
 8004800:	2802      	cmp	r0, #2
 8004802:	d120      	bne.n	8004846 <_scanf_chars+0x8e>
 8004804:	682b      	ldr	r3, [r5, #0]
 8004806:	781b      	ldrb	r3, [r3, #0]
 8004808:	f819 3003 	ldrb.w	r3, [r9, r3]
 800480c:	071b      	lsls	r3, r3, #28
 800480e:	d41a      	bmi.n	8004846 <_scanf_chars+0x8e>
 8004810:	6823      	ldr	r3, [r4, #0]
 8004812:	06da      	lsls	r2, r3, #27
 8004814:	bf5e      	ittt	pl
 8004816:	682b      	ldrpl	r3, [r5, #0]
 8004818:	781b      	ldrbpl	r3, [r3, #0]
 800481a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800481e:	682a      	ldr	r2, [r5, #0]
 8004820:	686b      	ldr	r3, [r5, #4]
 8004822:	3201      	adds	r2, #1
 8004824:	602a      	str	r2, [r5, #0]
 8004826:	68a2      	ldr	r2, [r4, #8]
 8004828:	3b01      	subs	r3, #1
 800482a:	3a01      	subs	r2, #1
 800482c:	606b      	str	r3, [r5, #4]
 800482e:	3701      	adds	r7, #1
 8004830:	60a2      	str	r2, [r4, #8]
 8004832:	b142      	cbz	r2, 8004846 <_scanf_chars+0x8e>
 8004834:	2b00      	cmp	r3, #0
 8004836:	dcd7      	bgt.n	80047e8 <_scanf_chars+0x30>
 8004838:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800483c:	4629      	mov	r1, r5
 800483e:	4640      	mov	r0, r8
 8004840:	4798      	blx	r3
 8004842:	2800      	cmp	r0, #0
 8004844:	d0d0      	beq.n	80047e8 <_scanf_chars+0x30>
 8004846:	6823      	ldr	r3, [r4, #0]
 8004848:	f013 0310 	ands.w	r3, r3, #16
 800484c:	d105      	bne.n	800485a <_scanf_chars+0xa2>
 800484e:	68e2      	ldr	r2, [r4, #12]
 8004850:	3201      	adds	r2, #1
 8004852:	60e2      	str	r2, [r4, #12]
 8004854:	69a2      	ldr	r2, [r4, #24]
 8004856:	b102      	cbz	r2, 800485a <_scanf_chars+0xa2>
 8004858:	7033      	strb	r3, [r6, #0]
 800485a:	6923      	ldr	r3, [r4, #16]
 800485c:	443b      	add	r3, r7
 800485e:	6123      	str	r3, [r4, #16]
 8004860:	2000      	movs	r0, #0
 8004862:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004866:	bf00      	nop
 8004868:	080053bb 	.word	0x080053bb

0800486c <_scanf_i>:
 800486c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004870:	4698      	mov	r8, r3
 8004872:	4b74      	ldr	r3, [pc, #464]	; (8004a44 <_scanf_i+0x1d8>)
 8004874:	460c      	mov	r4, r1
 8004876:	4682      	mov	sl, r0
 8004878:	4616      	mov	r6, r2
 800487a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800487e:	b087      	sub	sp, #28
 8004880:	ab03      	add	r3, sp, #12
 8004882:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8004886:	4b70      	ldr	r3, [pc, #448]	; (8004a48 <_scanf_i+0x1dc>)
 8004888:	69a1      	ldr	r1, [r4, #24]
 800488a:	4a70      	ldr	r2, [pc, #448]	; (8004a4c <_scanf_i+0x1e0>)
 800488c:	2903      	cmp	r1, #3
 800488e:	bf18      	it	ne
 8004890:	461a      	movne	r2, r3
 8004892:	68a3      	ldr	r3, [r4, #8]
 8004894:	9201      	str	r2, [sp, #4]
 8004896:	1e5a      	subs	r2, r3, #1
 8004898:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800489c:	bf88      	it	hi
 800489e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80048a2:	4627      	mov	r7, r4
 80048a4:	bf82      	ittt	hi
 80048a6:	eb03 0905 	addhi.w	r9, r3, r5
 80048aa:	f240 135d 	movwhi	r3, #349	; 0x15d
 80048ae:	60a3      	strhi	r3, [r4, #8]
 80048b0:	f857 3b1c 	ldr.w	r3, [r7], #28
 80048b4:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80048b8:	bf98      	it	ls
 80048ba:	f04f 0900 	movls.w	r9, #0
 80048be:	6023      	str	r3, [r4, #0]
 80048c0:	463d      	mov	r5, r7
 80048c2:	f04f 0b00 	mov.w	fp, #0
 80048c6:	6831      	ldr	r1, [r6, #0]
 80048c8:	ab03      	add	r3, sp, #12
 80048ca:	7809      	ldrb	r1, [r1, #0]
 80048cc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80048d0:	2202      	movs	r2, #2
 80048d2:	f7fb fc85 	bl	80001e0 <memchr>
 80048d6:	b328      	cbz	r0, 8004924 <_scanf_i+0xb8>
 80048d8:	f1bb 0f01 	cmp.w	fp, #1
 80048dc:	d159      	bne.n	8004992 <_scanf_i+0x126>
 80048de:	6862      	ldr	r2, [r4, #4]
 80048e0:	b92a      	cbnz	r2, 80048ee <_scanf_i+0x82>
 80048e2:	6822      	ldr	r2, [r4, #0]
 80048e4:	2308      	movs	r3, #8
 80048e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048ea:	6063      	str	r3, [r4, #4]
 80048ec:	6022      	str	r2, [r4, #0]
 80048ee:	6822      	ldr	r2, [r4, #0]
 80048f0:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80048f4:	6022      	str	r2, [r4, #0]
 80048f6:	68a2      	ldr	r2, [r4, #8]
 80048f8:	1e51      	subs	r1, r2, #1
 80048fa:	60a1      	str	r1, [r4, #8]
 80048fc:	b192      	cbz	r2, 8004924 <_scanf_i+0xb8>
 80048fe:	6832      	ldr	r2, [r6, #0]
 8004900:	1c51      	adds	r1, r2, #1
 8004902:	6031      	str	r1, [r6, #0]
 8004904:	7812      	ldrb	r2, [r2, #0]
 8004906:	f805 2b01 	strb.w	r2, [r5], #1
 800490a:	6872      	ldr	r2, [r6, #4]
 800490c:	3a01      	subs	r2, #1
 800490e:	2a00      	cmp	r2, #0
 8004910:	6072      	str	r2, [r6, #4]
 8004912:	dc07      	bgt.n	8004924 <_scanf_i+0xb8>
 8004914:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8004918:	4631      	mov	r1, r6
 800491a:	4650      	mov	r0, sl
 800491c:	4790      	blx	r2
 800491e:	2800      	cmp	r0, #0
 8004920:	f040 8085 	bne.w	8004a2e <_scanf_i+0x1c2>
 8004924:	f10b 0b01 	add.w	fp, fp, #1
 8004928:	f1bb 0f03 	cmp.w	fp, #3
 800492c:	d1cb      	bne.n	80048c6 <_scanf_i+0x5a>
 800492e:	6863      	ldr	r3, [r4, #4]
 8004930:	b90b      	cbnz	r3, 8004936 <_scanf_i+0xca>
 8004932:	230a      	movs	r3, #10
 8004934:	6063      	str	r3, [r4, #4]
 8004936:	6863      	ldr	r3, [r4, #4]
 8004938:	4945      	ldr	r1, [pc, #276]	; (8004a50 <_scanf_i+0x1e4>)
 800493a:	6960      	ldr	r0, [r4, #20]
 800493c:	1ac9      	subs	r1, r1, r3
 800493e:	f000 fa1f 	bl	8004d80 <__sccl>
 8004942:	f04f 0b00 	mov.w	fp, #0
 8004946:	68a3      	ldr	r3, [r4, #8]
 8004948:	6822      	ldr	r2, [r4, #0]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d03d      	beq.n	80049ca <_scanf_i+0x15e>
 800494e:	6831      	ldr	r1, [r6, #0]
 8004950:	6960      	ldr	r0, [r4, #20]
 8004952:	f891 c000 	ldrb.w	ip, [r1]
 8004956:	f810 000c 	ldrb.w	r0, [r0, ip]
 800495a:	2800      	cmp	r0, #0
 800495c:	d035      	beq.n	80049ca <_scanf_i+0x15e>
 800495e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8004962:	d124      	bne.n	80049ae <_scanf_i+0x142>
 8004964:	0510      	lsls	r0, r2, #20
 8004966:	d522      	bpl.n	80049ae <_scanf_i+0x142>
 8004968:	f10b 0b01 	add.w	fp, fp, #1
 800496c:	f1b9 0f00 	cmp.w	r9, #0
 8004970:	d003      	beq.n	800497a <_scanf_i+0x10e>
 8004972:	3301      	adds	r3, #1
 8004974:	f109 39ff 	add.w	r9, r9, #4294967295
 8004978:	60a3      	str	r3, [r4, #8]
 800497a:	6873      	ldr	r3, [r6, #4]
 800497c:	3b01      	subs	r3, #1
 800497e:	2b00      	cmp	r3, #0
 8004980:	6073      	str	r3, [r6, #4]
 8004982:	dd1b      	ble.n	80049bc <_scanf_i+0x150>
 8004984:	6833      	ldr	r3, [r6, #0]
 8004986:	3301      	adds	r3, #1
 8004988:	6033      	str	r3, [r6, #0]
 800498a:	68a3      	ldr	r3, [r4, #8]
 800498c:	3b01      	subs	r3, #1
 800498e:	60a3      	str	r3, [r4, #8]
 8004990:	e7d9      	b.n	8004946 <_scanf_i+0xda>
 8004992:	f1bb 0f02 	cmp.w	fp, #2
 8004996:	d1ae      	bne.n	80048f6 <_scanf_i+0x8a>
 8004998:	6822      	ldr	r2, [r4, #0]
 800499a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800499e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80049a2:	d1bf      	bne.n	8004924 <_scanf_i+0xb8>
 80049a4:	2310      	movs	r3, #16
 80049a6:	6063      	str	r3, [r4, #4]
 80049a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80049ac:	e7a2      	b.n	80048f4 <_scanf_i+0x88>
 80049ae:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80049b2:	6022      	str	r2, [r4, #0]
 80049b4:	780b      	ldrb	r3, [r1, #0]
 80049b6:	f805 3b01 	strb.w	r3, [r5], #1
 80049ba:	e7de      	b.n	800497a <_scanf_i+0x10e>
 80049bc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80049c0:	4631      	mov	r1, r6
 80049c2:	4650      	mov	r0, sl
 80049c4:	4798      	blx	r3
 80049c6:	2800      	cmp	r0, #0
 80049c8:	d0df      	beq.n	800498a <_scanf_i+0x11e>
 80049ca:	6823      	ldr	r3, [r4, #0]
 80049cc:	05d9      	lsls	r1, r3, #23
 80049ce:	d50d      	bpl.n	80049ec <_scanf_i+0x180>
 80049d0:	42bd      	cmp	r5, r7
 80049d2:	d909      	bls.n	80049e8 <_scanf_i+0x17c>
 80049d4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80049d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80049dc:	4632      	mov	r2, r6
 80049de:	4650      	mov	r0, sl
 80049e0:	4798      	blx	r3
 80049e2:	f105 39ff 	add.w	r9, r5, #4294967295
 80049e6:	464d      	mov	r5, r9
 80049e8:	42bd      	cmp	r5, r7
 80049ea:	d028      	beq.n	8004a3e <_scanf_i+0x1d2>
 80049ec:	6822      	ldr	r2, [r4, #0]
 80049ee:	f012 0210 	ands.w	r2, r2, #16
 80049f2:	d113      	bne.n	8004a1c <_scanf_i+0x1b0>
 80049f4:	702a      	strb	r2, [r5, #0]
 80049f6:	6863      	ldr	r3, [r4, #4]
 80049f8:	9e01      	ldr	r6, [sp, #4]
 80049fa:	4639      	mov	r1, r7
 80049fc:	4650      	mov	r0, sl
 80049fe:	47b0      	blx	r6
 8004a00:	f8d8 3000 	ldr.w	r3, [r8]
 8004a04:	6821      	ldr	r1, [r4, #0]
 8004a06:	1d1a      	adds	r2, r3, #4
 8004a08:	f8c8 2000 	str.w	r2, [r8]
 8004a0c:	f011 0f20 	tst.w	r1, #32
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	d00f      	beq.n	8004a34 <_scanf_i+0x1c8>
 8004a14:	6018      	str	r0, [r3, #0]
 8004a16:	68e3      	ldr	r3, [r4, #12]
 8004a18:	3301      	adds	r3, #1
 8004a1a:	60e3      	str	r3, [r4, #12]
 8004a1c:	6923      	ldr	r3, [r4, #16]
 8004a1e:	1bed      	subs	r5, r5, r7
 8004a20:	445d      	add	r5, fp
 8004a22:	442b      	add	r3, r5
 8004a24:	6123      	str	r3, [r4, #16]
 8004a26:	2000      	movs	r0, #0
 8004a28:	b007      	add	sp, #28
 8004a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a2e:	f04f 0b00 	mov.w	fp, #0
 8004a32:	e7ca      	b.n	80049ca <_scanf_i+0x15e>
 8004a34:	07ca      	lsls	r2, r1, #31
 8004a36:	bf4c      	ite	mi
 8004a38:	8018      	strhmi	r0, [r3, #0]
 8004a3a:	6018      	strpl	r0, [r3, #0]
 8004a3c:	e7eb      	b.n	8004a16 <_scanf_i+0x1aa>
 8004a3e:	2001      	movs	r0, #1
 8004a40:	e7f2      	b.n	8004a28 <_scanf_i+0x1bc>
 8004a42:	bf00      	nop
 8004a44:	08005348 	.word	0x08005348
 8004a48:	08005271 	.word	0x08005271
 8004a4c:	08005189 	.word	0x08005189
 8004a50:	080053af 	.word	0x080053af

08004a54 <__sflush_r>:
 8004a54:	898a      	ldrh	r2, [r1, #12]
 8004a56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a5a:	4605      	mov	r5, r0
 8004a5c:	0710      	lsls	r0, r2, #28
 8004a5e:	460c      	mov	r4, r1
 8004a60:	d458      	bmi.n	8004b14 <__sflush_r+0xc0>
 8004a62:	684b      	ldr	r3, [r1, #4]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	dc05      	bgt.n	8004a74 <__sflush_r+0x20>
 8004a68:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	dc02      	bgt.n	8004a74 <__sflush_r+0x20>
 8004a6e:	2000      	movs	r0, #0
 8004a70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004a76:	2e00      	cmp	r6, #0
 8004a78:	d0f9      	beq.n	8004a6e <__sflush_r+0x1a>
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004a80:	682f      	ldr	r7, [r5, #0]
 8004a82:	6a21      	ldr	r1, [r4, #32]
 8004a84:	602b      	str	r3, [r5, #0]
 8004a86:	d032      	beq.n	8004aee <__sflush_r+0x9a>
 8004a88:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004a8a:	89a3      	ldrh	r3, [r4, #12]
 8004a8c:	075a      	lsls	r2, r3, #29
 8004a8e:	d505      	bpl.n	8004a9c <__sflush_r+0x48>
 8004a90:	6863      	ldr	r3, [r4, #4]
 8004a92:	1ac0      	subs	r0, r0, r3
 8004a94:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004a96:	b10b      	cbz	r3, 8004a9c <__sflush_r+0x48>
 8004a98:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004a9a:	1ac0      	subs	r0, r0, r3
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	4602      	mov	r2, r0
 8004aa0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004aa2:	6a21      	ldr	r1, [r4, #32]
 8004aa4:	4628      	mov	r0, r5
 8004aa6:	47b0      	blx	r6
 8004aa8:	1c43      	adds	r3, r0, #1
 8004aaa:	89a3      	ldrh	r3, [r4, #12]
 8004aac:	d106      	bne.n	8004abc <__sflush_r+0x68>
 8004aae:	6829      	ldr	r1, [r5, #0]
 8004ab0:	291d      	cmp	r1, #29
 8004ab2:	d82b      	bhi.n	8004b0c <__sflush_r+0xb8>
 8004ab4:	4a29      	ldr	r2, [pc, #164]	; (8004b5c <__sflush_r+0x108>)
 8004ab6:	410a      	asrs	r2, r1
 8004ab8:	07d6      	lsls	r6, r2, #31
 8004aba:	d427      	bmi.n	8004b0c <__sflush_r+0xb8>
 8004abc:	2200      	movs	r2, #0
 8004abe:	6062      	str	r2, [r4, #4]
 8004ac0:	04d9      	lsls	r1, r3, #19
 8004ac2:	6922      	ldr	r2, [r4, #16]
 8004ac4:	6022      	str	r2, [r4, #0]
 8004ac6:	d504      	bpl.n	8004ad2 <__sflush_r+0x7e>
 8004ac8:	1c42      	adds	r2, r0, #1
 8004aca:	d101      	bne.n	8004ad0 <__sflush_r+0x7c>
 8004acc:	682b      	ldr	r3, [r5, #0]
 8004ace:	b903      	cbnz	r3, 8004ad2 <__sflush_r+0x7e>
 8004ad0:	6560      	str	r0, [r4, #84]	; 0x54
 8004ad2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004ad4:	602f      	str	r7, [r5, #0]
 8004ad6:	2900      	cmp	r1, #0
 8004ad8:	d0c9      	beq.n	8004a6e <__sflush_r+0x1a>
 8004ada:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004ade:	4299      	cmp	r1, r3
 8004ae0:	d002      	beq.n	8004ae8 <__sflush_r+0x94>
 8004ae2:	4628      	mov	r0, r5
 8004ae4:	f7fe ff86 	bl	80039f4 <_free_r>
 8004ae8:	2000      	movs	r0, #0
 8004aea:	6360      	str	r0, [r4, #52]	; 0x34
 8004aec:	e7c0      	b.n	8004a70 <__sflush_r+0x1c>
 8004aee:	2301      	movs	r3, #1
 8004af0:	4628      	mov	r0, r5
 8004af2:	47b0      	blx	r6
 8004af4:	1c41      	adds	r1, r0, #1
 8004af6:	d1c8      	bne.n	8004a8a <__sflush_r+0x36>
 8004af8:	682b      	ldr	r3, [r5, #0]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d0c5      	beq.n	8004a8a <__sflush_r+0x36>
 8004afe:	2b1d      	cmp	r3, #29
 8004b00:	d001      	beq.n	8004b06 <__sflush_r+0xb2>
 8004b02:	2b16      	cmp	r3, #22
 8004b04:	d101      	bne.n	8004b0a <__sflush_r+0xb6>
 8004b06:	602f      	str	r7, [r5, #0]
 8004b08:	e7b1      	b.n	8004a6e <__sflush_r+0x1a>
 8004b0a:	89a3      	ldrh	r3, [r4, #12]
 8004b0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b10:	81a3      	strh	r3, [r4, #12]
 8004b12:	e7ad      	b.n	8004a70 <__sflush_r+0x1c>
 8004b14:	690f      	ldr	r7, [r1, #16]
 8004b16:	2f00      	cmp	r7, #0
 8004b18:	d0a9      	beq.n	8004a6e <__sflush_r+0x1a>
 8004b1a:	0793      	lsls	r3, r2, #30
 8004b1c:	680e      	ldr	r6, [r1, #0]
 8004b1e:	bf08      	it	eq
 8004b20:	694b      	ldreq	r3, [r1, #20]
 8004b22:	600f      	str	r7, [r1, #0]
 8004b24:	bf18      	it	ne
 8004b26:	2300      	movne	r3, #0
 8004b28:	eba6 0807 	sub.w	r8, r6, r7
 8004b2c:	608b      	str	r3, [r1, #8]
 8004b2e:	f1b8 0f00 	cmp.w	r8, #0
 8004b32:	dd9c      	ble.n	8004a6e <__sflush_r+0x1a>
 8004b34:	6a21      	ldr	r1, [r4, #32]
 8004b36:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004b38:	4643      	mov	r3, r8
 8004b3a:	463a      	mov	r2, r7
 8004b3c:	4628      	mov	r0, r5
 8004b3e:	47b0      	blx	r6
 8004b40:	2800      	cmp	r0, #0
 8004b42:	dc06      	bgt.n	8004b52 <__sflush_r+0xfe>
 8004b44:	89a3      	ldrh	r3, [r4, #12]
 8004b46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b4a:	81a3      	strh	r3, [r4, #12]
 8004b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b50:	e78e      	b.n	8004a70 <__sflush_r+0x1c>
 8004b52:	4407      	add	r7, r0
 8004b54:	eba8 0800 	sub.w	r8, r8, r0
 8004b58:	e7e9      	b.n	8004b2e <__sflush_r+0xda>
 8004b5a:	bf00      	nop
 8004b5c:	dfbffffe 	.word	0xdfbffffe

08004b60 <_fflush_r>:
 8004b60:	b538      	push	{r3, r4, r5, lr}
 8004b62:	690b      	ldr	r3, [r1, #16]
 8004b64:	4605      	mov	r5, r0
 8004b66:	460c      	mov	r4, r1
 8004b68:	b913      	cbnz	r3, 8004b70 <_fflush_r+0x10>
 8004b6a:	2500      	movs	r5, #0
 8004b6c:	4628      	mov	r0, r5
 8004b6e:	bd38      	pop	{r3, r4, r5, pc}
 8004b70:	b118      	cbz	r0, 8004b7a <_fflush_r+0x1a>
 8004b72:	6a03      	ldr	r3, [r0, #32]
 8004b74:	b90b      	cbnz	r3, 8004b7a <_fflush_r+0x1a>
 8004b76:	f7fe fc65 	bl	8003444 <__sinit>
 8004b7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d0f3      	beq.n	8004b6a <_fflush_r+0xa>
 8004b82:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004b84:	07d0      	lsls	r0, r2, #31
 8004b86:	d404      	bmi.n	8004b92 <_fflush_r+0x32>
 8004b88:	0599      	lsls	r1, r3, #22
 8004b8a:	d402      	bmi.n	8004b92 <_fflush_r+0x32>
 8004b8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004b8e:	f7fe ff2e 	bl	80039ee <__retarget_lock_acquire_recursive>
 8004b92:	4628      	mov	r0, r5
 8004b94:	4621      	mov	r1, r4
 8004b96:	f7ff ff5d 	bl	8004a54 <__sflush_r>
 8004b9a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004b9c:	07da      	lsls	r2, r3, #31
 8004b9e:	4605      	mov	r5, r0
 8004ba0:	d4e4      	bmi.n	8004b6c <_fflush_r+0xc>
 8004ba2:	89a3      	ldrh	r3, [r4, #12]
 8004ba4:	059b      	lsls	r3, r3, #22
 8004ba6:	d4e1      	bmi.n	8004b6c <_fflush_r+0xc>
 8004ba8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004baa:	f7fe ff21 	bl	80039f0 <__retarget_lock_release_recursive>
 8004bae:	e7dd      	b.n	8004b6c <_fflush_r+0xc>

08004bb0 <__swhatbuf_r>:
 8004bb0:	b570      	push	{r4, r5, r6, lr}
 8004bb2:	460c      	mov	r4, r1
 8004bb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bb8:	2900      	cmp	r1, #0
 8004bba:	b096      	sub	sp, #88	; 0x58
 8004bbc:	4615      	mov	r5, r2
 8004bbe:	461e      	mov	r6, r3
 8004bc0:	da0d      	bge.n	8004bde <__swhatbuf_r+0x2e>
 8004bc2:	89a3      	ldrh	r3, [r4, #12]
 8004bc4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004bc8:	f04f 0100 	mov.w	r1, #0
 8004bcc:	bf0c      	ite	eq
 8004bce:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8004bd2:	2340      	movne	r3, #64	; 0x40
 8004bd4:	2000      	movs	r0, #0
 8004bd6:	6031      	str	r1, [r6, #0]
 8004bd8:	602b      	str	r3, [r5, #0]
 8004bda:	b016      	add	sp, #88	; 0x58
 8004bdc:	bd70      	pop	{r4, r5, r6, pc}
 8004bde:	466a      	mov	r2, sp
 8004be0:	f000 f9e0 	bl	8004fa4 <_fstat_r>
 8004be4:	2800      	cmp	r0, #0
 8004be6:	dbec      	blt.n	8004bc2 <__swhatbuf_r+0x12>
 8004be8:	9901      	ldr	r1, [sp, #4]
 8004bea:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8004bee:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8004bf2:	4259      	negs	r1, r3
 8004bf4:	4159      	adcs	r1, r3
 8004bf6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004bfa:	e7eb      	b.n	8004bd4 <__swhatbuf_r+0x24>

08004bfc <__smakebuf_r>:
 8004bfc:	898b      	ldrh	r3, [r1, #12]
 8004bfe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004c00:	079d      	lsls	r5, r3, #30
 8004c02:	4606      	mov	r6, r0
 8004c04:	460c      	mov	r4, r1
 8004c06:	d507      	bpl.n	8004c18 <__smakebuf_r+0x1c>
 8004c08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004c0c:	6023      	str	r3, [r4, #0]
 8004c0e:	6123      	str	r3, [r4, #16]
 8004c10:	2301      	movs	r3, #1
 8004c12:	6163      	str	r3, [r4, #20]
 8004c14:	b002      	add	sp, #8
 8004c16:	bd70      	pop	{r4, r5, r6, pc}
 8004c18:	ab01      	add	r3, sp, #4
 8004c1a:	466a      	mov	r2, sp
 8004c1c:	f7ff ffc8 	bl	8004bb0 <__swhatbuf_r>
 8004c20:	9900      	ldr	r1, [sp, #0]
 8004c22:	4605      	mov	r5, r0
 8004c24:	4630      	mov	r0, r6
 8004c26:	f7fe ff59 	bl	8003adc <_malloc_r>
 8004c2a:	b948      	cbnz	r0, 8004c40 <__smakebuf_r+0x44>
 8004c2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c30:	059a      	lsls	r2, r3, #22
 8004c32:	d4ef      	bmi.n	8004c14 <__smakebuf_r+0x18>
 8004c34:	f023 0303 	bic.w	r3, r3, #3
 8004c38:	f043 0302 	orr.w	r3, r3, #2
 8004c3c:	81a3      	strh	r3, [r4, #12]
 8004c3e:	e7e3      	b.n	8004c08 <__smakebuf_r+0xc>
 8004c40:	89a3      	ldrh	r3, [r4, #12]
 8004c42:	6020      	str	r0, [r4, #0]
 8004c44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c48:	81a3      	strh	r3, [r4, #12]
 8004c4a:	9b00      	ldr	r3, [sp, #0]
 8004c4c:	6163      	str	r3, [r4, #20]
 8004c4e:	9b01      	ldr	r3, [sp, #4]
 8004c50:	6120      	str	r0, [r4, #16]
 8004c52:	b15b      	cbz	r3, 8004c6c <__smakebuf_r+0x70>
 8004c54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c58:	4630      	mov	r0, r6
 8004c5a:	f000 f9b5 	bl	8004fc8 <_isatty_r>
 8004c5e:	b128      	cbz	r0, 8004c6c <__smakebuf_r+0x70>
 8004c60:	89a3      	ldrh	r3, [r4, #12]
 8004c62:	f023 0303 	bic.w	r3, r3, #3
 8004c66:	f043 0301 	orr.w	r3, r3, #1
 8004c6a:	81a3      	strh	r3, [r4, #12]
 8004c6c:	89a3      	ldrh	r3, [r4, #12]
 8004c6e:	431d      	orrs	r5, r3
 8004c70:	81a5      	strh	r5, [r4, #12]
 8004c72:	e7cf      	b.n	8004c14 <__smakebuf_r+0x18>

08004c74 <lflush>:
 8004c74:	898b      	ldrh	r3, [r1, #12]
 8004c76:	f003 0309 	and.w	r3, r3, #9
 8004c7a:	2b09      	cmp	r3, #9
 8004c7c:	d103      	bne.n	8004c86 <lflush+0x12>
 8004c7e:	4b03      	ldr	r3, [pc, #12]	; (8004c8c <lflush+0x18>)
 8004c80:	6818      	ldr	r0, [r3, #0]
 8004c82:	f7ff bf6d 	b.w	8004b60 <_fflush_r>
 8004c86:	2000      	movs	r0, #0
 8004c88:	4770      	bx	lr
 8004c8a:	bf00      	nop
 8004c8c:	20000064 	.word	0x20000064

08004c90 <__srefill_r>:
 8004c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c92:	460c      	mov	r4, r1
 8004c94:	4605      	mov	r5, r0
 8004c96:	b118      	cbz	r0, 8004ca0 <__srefill_r+0x10>
 8004c98:	6a03      	ldr	r3, [r0, #32]
 8004c9a:	b90b      	cbnz	r3, 8004ca0 <__srefill_r+0x10>
 8004c9c:	f7fe fbd2 	bl	8003444 <__sinit>
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	6063      	str	r3, [r4, #4]
 8004ca4:	89a3      	ldrh	r3, [r4, #12]
 8004ca6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004caa:	069e      	lsls	r6, r3, #26
 8004cac:	d502      	bpl.n	8004cb4 <__srefill_r+0x24>
 8004cae:	f04f 30ff 	mov.w	r0, #4294967295
 8004cb2:	e05c      	b.n	8004d6e <__srefill_r+0xde>
 8004cb4:	0758      	lsls	r0, r3, #29
 8004cb6:	d448      	bmi.n	8004d4a <__srefill_r+0xba>
 8004cb8:	06d9      	lsls	r1, r3, #27
 8004cba:	d405      	bmi.n	8004cc8 <__srefill_r+0x38>
 8004cbc:	2309      	movs	r3, #9
 8004cbe:	602b      	str	r3, [r5, #0]
 8004cc0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004cc4:	81a3      	strh	r3, [r4, #12]
 8004cc6:	e7f2      	b.n	8004cae <__srefill_r+0x1e>
 8004cc8:	071a      	lsls	r2, r3, #28
 8004cca:	d50b      	bpl.n	8004ce4 <__srefill_r+0x54>
 8004ccc:	4621      	mov	r1, r4
 8004cce:	4628      	mov	r0, r5
 8004cd0:	f7ff ff46 	bl	8004b60 <_fflush_r>
 8004cd4:	2800      	cmp	r0, #0
 8004cd6:	d1ea      	bne.n	8004cae <__srefill_r+0x1e>
 8004cd8:	89a3      	ldrh	r3, [r4, #12]
 8004cda:	60a0      	str	r0, [r4, #8]
 8004cdc:	f023 0308 	bic.w	r3, r3, #8
 8004ce0:	81a3      	strh	r3, [r4, #12]
 8004ce2:	61a0      	str	r0, [r4, #24]
 8004ce4:	89a3      	ldrh	r3, [r4, #12]
 8004ce6:	f043 0304 	orr.w	r3, r3, #4
 8004cea:	81a3      	strh	r3, [r4, #12]
 8004cec:	6923      	ldr	r3, [r4, #16]
 8004cee:	b91b      	cbnz	r3, 8004cf8 <__srefill_r+0x68>
 8004cf0:	4621      	mov	r1, r4
 8004cf2:	4628      	mov	r0, r5
 8004cf4:	f7ff ff82 	bl	8004bfc <__smakebuf_r>
 8004cf8:	89a6      	ldrh	r6, [r4, #12]
 8004cfa:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8004cfe:	07b3      	lsls	r3, r6, #30
 8004d00:	d00f      	beq.n	8004d22 <__srefill_r+0x92>
 8004d02:	2301      	movs	r3, #1
 8004d04:	4a1b      	ldr	r2, [pc, #108]	; (8004d74 <__srefill_r+0xe4>)
 8004d06:	491c      	ldr	r1, [pc, #112]	; (8004d78 <__srefill_r+0xe8>)
 8004d08:	481c      	ldr	r0, [pc, #112]	; (8004d7c <__srefill_r+0xec>)
 8004d0a:	81a3      	strh	r3, [r4, #12]
 8004d0c:	f006 0609 	and.w	r6, r6, #9
 8004d10:	f7fe fbb0 	bl	8003474 <_fwalk_sglue>
 8004d14:	2e09      	cmp	r6, #9
 8004d16:	81a7      	strh	r7, [r4, #12]
 8004d18:	d103      	bne.n	8004d22 <__srefill_r+0x92>
 8004d1a:	4621      	mov	r1, r4
 8004d1c:	4628      	mov	r0, r5
 8004d1e:	f7ff fe99 	bl	8004a54 <__sflush_r>
 8004d22:	6922      	ldr	r2, [r4, #16]
 8004d24:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004d26:	6963      	ldr	r3, [r4, #20]
 8004d28:	6a21      	ldr	r1, [r4, #32]
 8004d2a:	6022      	str	r2, [r4, #0]
 8004d2c:	4628      	mov	r0, r5
 8004d2e:	47b0      	blx	r6
 8004d30:	2800      	cmp	r0, #0
 8004d32:	6060      	str	r0, [r4, #4]
 8004d34:	dc1c      	bgt.n	8004d70 <__srefill_r+0xe0>
 8004d36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d3a:	bf17      	itett	ne
 8004d3c:	2200      	movne	r2, #0
 8004d3e:	f043 0320 	orreq.w	r3, r3, #32
 8004d42:	6062      	strne	r2, [r4, #4]
 8004d44:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8004d48:	e7bc      	b.n	8004cc4 <__srefill_r+0x34>
 8004d4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004d4c:	2900      	cmp	r1, #0
 8004d4e:	d0cd      	beq.n	8004cec <__srefill_r+0x5c>
 8004d50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004d54:	4299      	cmp	r1, r3
 8004d56:	d002      	beq.n	8004d5e <__srefill_r+0xce>
 8004d58:	4628      	mov	r0, r5
 8004d5a:	f7fe fe4b 	bl	80039f4 <_free_r>
 8004d5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004d60:	6063      	str	r3, [r4, #4]
 8004d62:	2000      	movs	r0, #0
 8004d64:	6360      	str	r0, [r4, #52]	; 0x34
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d0c0      	beq.n	8004cec <__srefill_r+0x5c>
 8004d6a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004d6c:	6023      	str	r3, [r4, #0]
 8004d6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d70:	2000      	movs	r0, #0
 8004d72:	e7fc      	b.n	8004d6e <__srefill_r+0xde>
 8004d74:	2000000c 	.word	0x2000000c
 8004d78:	08004c75 	.word	0x08004c75
 8004d7c:	20000018 	.word	0x20000018

08004d80 <__sccl>:
 8004d80:	b570      	push	{r4, r5, r6, lr}
 8004d82:	780b      	ldrb	r3, [r1, #0]
 8004d84:	4604      	mov	r4, r0
 8004d86:	2b5e      	cmp	r3, #94	; 0x5e
 8004d88:	bf0b      	itete	eq
 8004d8a:	784b      	ldrbeq	r3, [r1, #1]
 8004d8c:	1c4a      	addne	r2, r1, #1
 8004d8e:	1c8a      	addeq	r2, r1, #2
 8004d90:	2100      	movne	r1, #0
 8004d92:	bf08      	it	eq
 8004d94:	2101      	moveq	r1, #1
 8004d96:	3801      	subs	r0, #1
 8004d98:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8004d9c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8004da0:	42a8      	cmp	r0, r5
 8004da2:	d1fb      	bne.n	8004d9c <__sccl+0x1c>
 8004da4:	b90b      	cbnz	r3, 8004daa <__sccl+0x2a>
 8004da6:	1e50      	subs	r0, r2, #1
 8004da8:	bd70      	pop	{r4, r5, r6, pc}
 8004daa:	f081 0101 	eor.w	r1, r1, #1
 8004dae:	54e1      	strb	r1, [r4, r3]
 8004db0:	4610      	mov	r0, r2
 8004db2:	4602      	mov	r2, r0
 8004db4:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004db8:	2d2d      	cmp	r5, #45	; 0x2d
 8004dba:	d005      	beq.n	8004dc8 <__sccl+0x48>
 8004dbc:	2d5d      	cmp	r5, #93	; 0x5d
 8004dbe:	d016      	beq.n	8004dee <__sccl+0x6e>
 8004dc0:	2d00      	cmp	r5, #0
 8004dc2:	d0f1      	beq.n	8004da8 <__sccl+0x28>
 8004dc4:	462b      	mov	r3, r5
 8004dc6:	e7f2      	b.n	8004dae <__sccl+0x2e>
 8004dc8:	7846      	ldrb	r6, [r0, #1]
 8004dca:	2e5d      	cmp	r6, #93	; 0x5d
 8004dcc:	d0fa      	beq.n	8004dc4 <__sccl+0x44>
 8004dce:	42b3      	cmp	r3, r6
 8004dd0:	dcf8      	bgt.n	8004dc4 <__sccl+0x44>
 8004dd2:	3002      	adds	r0, #2
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	3201      	adds	r2, #1
 8004dd8:	4296      	cmp	r6, r2
 8004dda:	54a1      	strb	r1, [r4, r2]
 8004ddc:	dcfb      	bgt.n	8004dd6 <__sccl+0x56>
 8004dde:	1af2      	subs	r2, r6, r3
 8004de0:	3a01      	subs	r2, #1
 8004de2:	1c5d      	adds	r5, r3, #1
 8004de4:	42b3      	cmp	r3, r6
 8004de6:	bfa8      	it	ge
 8004de8:	2200      	movge	r2, #0
 8004dea:	18ab      	adds	r3, r5, r2
 8004dec:	e7e1      	b.n	8004db2 <__sccl+0x32>
 8004dee:	4610      	mov	r0, r2
 8004df0:	e7da      	b.n	8004da8 <__sccl+0x28>

08004df2 <__submore>:
 8004df2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004df6:	460c      	mov	r4, r1
 8004df8:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8004dfa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004dfe:	4299      	cmp	r1, r3
 8004e00:	d11d      	bne.n	8004e3e <__submore+0x4c>
 8004e02:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004e06:	f7fe fe69 	bl	8003adc <_malloc_r>
 8004e0a:	b918      	cbnz	r0, 8004e14 <__submore+0x22>
 8004e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8004e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e18:	63a3      	str	r3, [r4, #56]	; 0x38
 8004e1a:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8004e1e:	6360      	str	r0, [r4, #52]	; 0x34
 8004e20:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8004e24:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004e28:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8004e2c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004e30:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8004e34:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8004e38:	6020      	str	r0, [r4, #0]
 8004e3a:	2000      	movs	r0, #0
 8004e3c:	e7e8      	b.n	8004e10 <__submore+0x1e>
 8004e3e:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8004e40:	0077      	lsls	r7, r6, #1
 8004e42:	463a      	mov	r2, r7
 8004e44:	f000 f8ee 	bl	8005024 <_realloc_r>
 8004e48:	4605      	mov	r5, r0
 8004e4a:	2800      	cmp	r0, #0
 8004e4c:	d0de      	beq.n	8004e0c <__submore+0x1a>
 8004e4e:	eb00 0806 	add.w	r8, r0, r6
 8004e52:	4601      	mov	r1, r0
 8004e54:	4632      	mov	r2, r6
 8004e56:	4640      	mov	r0, r8
 8004e58:	f000 f8d6 	bl	8005008 <memcpy>
 8004e5c:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8004e60:	f8c4 8000 	str.w	r8, [r4]
 8004e64:	e7e9      	b.n	8004e3a <__submore+0x48>

08004e66 <_ungetc_r>:
 8004e66:	b570      	push	{r4, r5, r6, lr}
 8004e68:	4614      	mov	r4, r2
 8004e6a:	1c4a      	adds	r2, r1, #1
 8004e6c:	4606      	mov	r6, r0
 8004e6e:	460d      	mov	r5, r1
 8004e70:	d103      	bne.n	8004e7a <_ungetc_r+0x14>
 8004e72:	f04f 35ff 	mov.w	r5, #4294967295
 8004e76:	4628      	mov	r0, r5
 8004e78:	bd70      	pop	{r4, r5, r6, pc}
 8004e7a:	b118      	cbz	r0, 8004e84 <_ungetc_r+0x1e>
 8004e7c:	6a03      	ldr	r3, [r0, #32]
 8004e7e:	b90b      	cbnz	r3, 8004e84 <_ungetc_r+0x1e>
 8004e80:	f7fe fae0 	bl	8003444 <__sinit>
 8004e84:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004e86:	07db      	lsls	r3, r3, #31
 8004e88:	d405      	bmi.n	8004e96 <_ungetc_r+0x30>
 8004e8a:	89a3      	ldrh	r3, [r4, #12]
 8004e8c:	0598      	lsls	r0, r3, #22
 8004e8e:	d402      	bmi.n	8004e96 <_ungetc_r+0x30>
 8004e90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004e92:	f7fe fdac 	bl	80039ee <__retarget_lock_acquire_recursive>
 8004e96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e9a:	f023 0320 	bic.w	r3, r3, #32
 8004e9e:	0759      	lsls	r1, r3, #29
 8004ea0:	81a3      	strh	r3, [r4, #12]
 8004ea2:	b29a      	uxth	r2, r3
 8004ea4:	d423      	bmi.n	8004eee <_ungetc_r+0x88>
 8004ea6:	06d3      	lsls	r3, r2, #27
 8004ea8:	d409      	bmi.n	8004ebe <_ungetc_r+0x58>
 8004eaa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004eac:	07dd      	lsls	r5, r3, #31
 8004eae:	d4e0      	bmi.n	8004e72 <_ungetc_r+0xc>
 8004eb0:	f412 7f00 	tst.w	r2, #512	; 0x200
 8004eb4:	d1dd      	bne.n	8004e72 <_ungetc_r+0xc>
 8004eb6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004eb8:	f7fe fd9a 	bl	80039f0 <__retarget_lock_release_recursive>
 8004ebc:	e7d9      	b.n	8004e72 <_ungetc_r+0xc>
 8004ebe:	0710      	lsls	r0, r2, #28
 8004ec0:	d511      	bpl.n	8004ee6 <_ungetc_r+0x80>
 8004ec2:	4621      	mov	r1, r4
 8004ec4:	4630      	mov	r0, r6
 8004ec6:	f7ff fe4b 	bl	8004b60 <_fflush_r>
 8004eca:	b130      	cbz	r0, 8004eda <_ungetc_r+0x74>
 8004ecc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004ece:	07d9      	lsls	r1, r3, #31
 8004ed0:	d4cf      	bmi.n	8004e72 <_ungetc_r+0xc>
 8004ed2:	89a3      	ldrh	r3, [r4, #12]
 8004ed4:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004ed8:	e7ec      	b.n	8004eb4 <_ungetc_r+0x4e>
 8004eda:	89a3      	ldrh	r3, [r4, #12]
 8004edc:	60a0      	str	r0, [r4, #8]
 8004ede:	f023 0308 	bic.w	r3, r3, #8
 8004ee2:	81a3      	strh	r3, [r4, #12]
 8004ee4:	61a0      	str	r0, [r4, #24]
 8004ee6:	89a3      	ldrh	r3, [r4, #12]
 8004ee8:	f043 0304 	orr.w	r3, r3, #4
 8004eec:	81a3      	strh	r3, [r4, #12]
 8004eee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004ef0:	6862      	ldr	r2, [r4, #4]
 8004ef2:	b2ed      	uxtb	r5, r5
 8004ef4:	b1d3      	cbz	r3, 8004f2c <_ungetc_r+0xc6>
 8004ef6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	dc05      	bgt.n	8004f08 <_ungetc_r+0xa2>
 8004efc:	4621      	mov	r1, r4
 8004efe:	4630      	mov	r0, r6
 8004f00:	f7ff ff77 	bl	8004df2 <__submore>
 8004f04:	2800      	cmp	r0, #0
 8004f06:	d1e1      	bne.n	8004ecc <_ungetc_r+0x66>
 8004f08:	6823      	ldr	r3, [r4, #0]
 8004f0a:	1e5a      	subs	r2, r3, #1
 8004f0c:	6022      	str	r2, [r4, #0]
 8004f0e:	f803 5c01 	strb.w	r5, [r3, #-1]
 8004f12:	6863      	ldr	r3, [r4, #4]
 8004f14:	3301      	adds	r3, #1
 8004f16:	6063      	str	r3, [r4, #4]
 8004f18:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004f1a:	07da      	lsls	r2, r3, #31
 8004f1c:	d4ab      	bmi.n	8004e76 <_ungetc_r+0x10>
 8004f1e:	89a3      	ldrh	r3, [r4, #12]
 8004f20:	059b      	lsls	r3, r3, #22
 8004f22:	d4a8      	bmi.n	8004e76 <_ungetc_r+0x10>
 8004f24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004f26:	f7fe fd63 	bl	80039f0 <__retarget_lock_release_recursive>
 8004f2a:	e7a4      	b.n	8004e76 <_ungetc_r+0x10>
 8004f2c:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8004f2e:	6920      	ldr	r0, [r4, #16]
 8004f30:	6823      	ldr	r3, [r4, #0]
 8004f32:	f001 0101 	and.w	r1, r1, #1
 8004f36:	b160      	cbz	r0, 8004f52 <_ungetc_r+0xec>
 8004f38:	4298      	cmp	r0, r3
 8004f3a:	d20a      	bcs.n	8004f52 <_ungetc_r+0xec>
 8004f3c:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 8004f40:	42a8      	cmp	r0, r5
 8004f42:	d106      	bne.n	8004f52 <_ungetc_r+0xec>
 8004f44:	3b01      	subs	r3, #1
 8004f46:	3201      	adds	r2, #1
 8004f48:	6023      	str	r3, [r4, #0]
 8004f4a:	6062      	str	r2, [r4, #4]
 8004f4c:	2900      	cmp	r1, #0
 8004f4e:	d192      	bne.n	8004e76 <_ungetc_r+0x10>
 8004f50:	e7e5      	b.n	8004f1e <_ungetc_r+0xb8>
 8004f52:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8004f56:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004f5a:	6363      	str	r3, [r4, #52]	; 0x34
 8004f5c:	2303      	movs	r3, #3
 8004f5e:	63a3      	str	r3, [r4, #56]	; 0x38
 8004f60:	4623      	mov	r3, r4
 8004f62:	f803 5f46 	strb.w	r5, [r3, #70]!
 8004f66:	6023      	str	r3, [r4, #0]
 8004f68:	2301      	movs	r3, #1
 8004f6a:	6063      	str	r3, [r4, #4]
 8004f6c:	e7ee      	b.n	8004f4c <_ungetc_r+0xe6>

08004f6e <memmove>:
 8004f6e:	4288      	cmp	r0, r1
 8004f70:	b510      	push	{r4, lr}
 8004f72:	eb01 0402 	add.w	r4, r1, r2
 8004f76:	d902      	bls.n	8004f7e <memmove+0x10>
 8004f78:	4284      	cmp	r4, r0
 8004f7a:	4623      	mov	r3, r4
 8004f7c:	d807      	bhi.n	8004f8e <memmove+0x20>
 8004f7e:	1e43      	subs	r3, r0, #1
 8004f80:	42a1      	cmp	r1, r4
 8004f82:	d008      	beq.n	8004f96 <memmove+0x28>
 8004f84:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004f88:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004f8c:	e7f8      	b.n	8004f80 <memmove+0x12>
 8004f8e:	4402      	add	r2, r0
 8004f90:	4601      	mov	r1, r0
 8004f92:	428a      	cmp	r2, r1
 8004f94:	d100      	bne.n	8004f98 <memmove+0x2a>
 8004f96:	bd10      	pop	{r4, pc}
 8004f98:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004f9c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004fa0:	e7f7      	b.n	8004f92 <memmove+0x24>
	...

08004fa4 <_fstat_r>:
 8004fa4:	b538      	push	{r3, r4, r5, lr}
 8004fa6:	4d07      	ldr	r5, [pc, #28]	; (8004fc4 <_fstat_r+0x20>)
 8004fa8:	2300      	movs	r3, #0
 8004faa:	4604      	mov	r4, r0
 8004fac:	4608      	mov	r0, r1
 8004fae:	4611      	mov	r1, r2
 8004fb0:	602b      	str	r3, [r5, #0]
 8004fb2:	f7fb fe8c 	bl	8000cce <_fstat>
 8004fb6:	1c43      	adds	r3, r0, #1
 8004fb8:	d102      	bne.n	8004fc0 <_fstat_r+0x1c>
 8004fba:	682b      	ldr	r3, [r5, #0]
 8004fbc:	b103      	cbz	r3, 8004fc0 <_fstat_r+0x1c>
 8004fbe:	6023      	str	r3, [r4, #0]
 8004fc0:	bd38      	pop	{r3, r4, r5, pc}
 8004fc2:	bf00      	nop
 8004fc4:	20000258 	.word	0x20000258

08004fc8 <_isatty_r>:
 8004fc8:	b538      	push	{r3, r4, r5, lr}
 8004fca:	4d06      	ldr	r5, [pc, #24]	; (8004fe4 <_isatty_r+0x1c>)
 8004fcc:	2300      	movs	r3, #0
 8004fce:	4604      	mov	r4, r0
 8004fd0:	4608      	mov	r0, r1
 8004fd2:	602b      	str	r3, [r5, #0]
 8004fd4:	f7fb fe8b 	bl	8000cee <_isatty>
 8004fd8:	1c43      	adds	r3, r0, #1
 8004fda:	d102      	bne.n	8004fe2 <_isatty_r+0x1a>
 8004fdc:	682b      	ldr	r3, [r5, #0]
 8004fde:	b103      	cbz	r3, 8004fe2 <_isatty_r+0x1a>
 8004fe0:	6023      	str	r3, [r4, #0]
 8004fe2:	bd38      	pop	{r3, r4, r5, pc}
 8004fe4:	20000258 	.word	0x20000258

08004fe8 <_sbrk_r>:
 8004fe8:	b538      	push	{r3, r4, r5, lr}
 8004fea:	4d06      	ldr	r5, [pc, #24]	; (8005004 <_sbrk_r+0x1c>)
 8004fec:	2300      	movs	r3, #0
 8004fee:	4604      	mov	r4, r0
 8004ff0:	4608      	mov	r0, r1
 8004ff2:	602b      	str	r3, [r5, #0]
 8004ff4:	f7fb fe94 	bl	8000d20 <_sbrk>
 8004ff8:	1c43      	adds	r3, r0, #1
 8004ffa:	d102      	bne.n	8005002 <_sbrk_r+0x1a>
 8004ffc:	682b      	ldr	r3, [r5, #0]
 8004ffe:	b103      	cbz	r3, 8005002 <_sbrk_r+0x1a>
 8005000:	6023      	str	r3, [r4, #0]
 8005002:	bd38      	pop	{r3, r4, r5, pc}
 8005004:	20000258 	.word	0x20000258

08005008 <memcpy>:
 8005008:	440a      	add	r2, r1
 800500a:	4291      	cmp	r1, r2
 800500c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005010:	d100      	bne.n	8005014 <memcpy+0xc>
 8005012:	4770      	bx	lr
 8005014:	b510      	push	{r4, lr}
 8005016:	f811 4b01 	ldrb.w	r4, [r1], #1
 800501a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800501e:	4291      	cmp	r1, r2
 8005020:	d1f9      	bne.n	8005016 <memcpy+0xe>
 8005022:	bd10      	pop	{r4, pc}

08005024 <_realloc_r>:
 8005024:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005028:	4680      	mov	r8, r0
 800502a:	4614      	mov	r4, r2
 800502c:	460e      	mov	r6, r1
 800502e:	b921      	cbnz	r1, 800503a <_realloc_r+0x16>
 8005030:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005034:	4611      	mov	r1, r2
 8005036:	f7fe bd51 	b.w	8003adc <_malloc_r>
 800503a:	b92a      	cbnz	r2, 8005048 <_realloc_r+0x24>
 800503c:	f7fe fcda 	bl	80039f4 <_free_r>
 8005040:	4625      	mov	r5, r4
 8005042:	4628      	mov	r0, r5
 8005044:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005048:	f000 f914 	bl	8005274 <_malloc_usable_size_r>
 800504c:	4284      	cmp	r4, r0
 800504e:	4607      	mov	r7, r0
 8005050:	d802      	bhi.n	8005058 <_realloc_r+0x34>
 8005052:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005056:	d812      	bhi.n	800507e <_realloc_r+0x5a>
 8005058:	4621      	mov	r1, r4
 800505a:	4640      	mov	r0, r8
 800505c:	f7fe fd3e 	bl	8003adc <_malloc_r>
 8005060:	4605      	mov	r5, r0
 8005062:	2800      	cmp	r0, #0
 8005064:	d0ed      	beq.n	8005042 <_realloc_r+0x1e>
 8005066:	42bc      	cmp	r4, r7
 8005068:	4622      	mov	r2, r4
 800506a:	4631      	mov	r1, r6
 800506c:	bf28      	it	cs
 800506e:	463a      	movcs	r2, r7
 8005070:	f7ff ffca 	bl	8005008 <memcpy>
 8005074:	4631      	mov	r1, r6
 8005076:	4640      	mov	r0, r8
 8005078:	f7fe fcbc 	bl	80039f4 <_free_r>
 800507c:	e7e1      	b.n	8005042 <_realloc_r+0x1e>
 800507e:	4635      	mov	r5, r6
 8005080:	e7df      	b.n	8005042 <_realloc_r+0x1e>
	...

08005084 <_strtol_l.constprop.0>:
 8005084:	2b01      	cmp	r3, #1
 8005086:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800508a:	d001      	beq.n	8005090 <_strtol_l.constprop.0+0xc>
 800508c:	2b24      	cmp	r3, #36	; 0x24
 800508e:	d906      	bls.n	800509e <_strtol_l.constprop.0+0x1a>
 8005090:	f7fe fc82 	bl	8003998 <__errno>
 8005094:	2316      	movs	r3, #22
 8005096:	6003      	str	r3, [r0, #0]
 8005098:	2000      	movs	r0, #0
 800509a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800509e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8005184 <_strtol_l.constprop.0+0x100>
 80050a2:	460d      	mov	r5, r1
 80050a4:	462e      	mov	r6, r5
 80050a6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80050aa:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80050ae:	f017 0708 	ands.w	r7, r7, #8
 80050b2:	d1f7      	bne.n	80050a4 <_strtol_l.constprop.0+0x20>
 80050b4:	2c2d      	cmp	r4, #45	; 0x2d
 80050b6:	d132      	bne.n	800511e <_strtol_l.constprop.0+0x9a>
 80050b8:	782c      	ldrb	r4, [r5, #0]
 80050ba:	2701      	movs	r7, #1
 80050bc:	1cb5      	adds	r5, r6, #2
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d05b      	beq.n	800517a <_strtol_l.constprop.0+0xf6>
 80050c2:	2b10      	cmp	r3, #16
 80050c4:	d109      	bne.n	80050da <_strtol_l.constprop.0+0x56>
 80050c6:	2c30      	cmp	r4, #48	; 0x30
 80050c8:	d107      	bne.n	80050da <_strtol_l.constprop.0+0x56>
 80050ca:	782c      	ldrb	r4, [r5, #0]
 80050cc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80050d0:	2c58      	cmp	r4, #88	; 0x58
 80050d2:	d14d      	bne.n	8005170 <_strtol_l.constprop.0+0xec>
 80050d4:	786c      	ldrb	r4, [r5, #1]
 80050d6:	2310      	movs	r3, #16
 80050d8:	3502      	adds	r5, #2
 80050da:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80050de:	f108 38ff 	add.w	r8, r8, #4294967295
 80050e2:	f04f 0e00 	mov.w	lr, #0
 80050e6:	fbb8 f9f3 	udiv	r9, r8, r3
 80050ea:	4676      	mov	r6, lr
 80050ec:	fb03 8a19 	mls	sl, r3, r9, r8
 80050f0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80050f4:	f1bc 0f09 	cmp.w	ip, #9
 80050f8:	d816      	bhi.n	8005128 <_strtol_l.constprop.0+0xa4>
 80050fa:	4664      	mov	r4, ip
 80050fc:	42a3      	cmp	r3, r4
 80050fe:	dd24      	ble.n	800514a <_strtol_l.constprop.0+0xc6>
 8005100:	f1be 3fff 	cmp.w	lr, #4294967295
 8005104:	d008      	beq.n	8005118 <_strtol_l.constprop.0+0x94>
 8005106:	45b1      	cmp	r9, r6
 8005108:	d31c      	bcc.n	8005144 <_strtol_l.constprop.0+0xc0>
 800510a:	d101      	bne.n	8005110 <_strtol_l.constprop.0+0x8c>
 800510c:	45a2      	cmp	sl, r4
 800510e:	db19      	blt.n	8005144 <_strtol_l.constprop.0+0xc0>
 8005110:	fb06 4603 	mla	r6, r6, r3, r4
 8005114:	f04f 0e01 	mov.w	lr, #1
 8005118:	f815 4b01 	ldrb.w	r4, [r5], #1
 800511c:	e7e8      	b.n	80050f0 <_strtol_l.constprop.0+0x6c>
 800511e:	2c2b      	cmp	r4, #43	; 0x2b
 8005120:	bf04      	itt	eq
 8005122:	782c      	ldrbeq	r4, [r5, #0]
 8005124:	1cb5      	addeq	r5, r6, #2
 8005126:	e7ca      	b.n	80050be <_strtol_l.constprop.0+0x3a>
 8005128:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800512c:	f1bc 0f19 	cmp.w	ip, #25
 8005130:	d801      	bhi.n	8005136 <_strtol_l.constprop.0+0xb2>
 8005132:	3c37      	subs	r4, #55	; 0x37
 8005134:	e7e2      	b.n	80050fc <_strtol_l.constprop.0+0x78>
 8005136:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800513a:	f1bc 0f19 	cmp.w	ip, #25
 800513e:	d804      	bhi.n	800514a <_strtol_l.constprop.0+0xc6>
 8005140:	3c57      	subs	r4, #87	; 0x57
 8005142:	e7db      	b.n	80050fc <_strtol_l.constprop.0+0x78>
 8005144:	f04f 3eff 	mov.w	lr, #4294967295
 8005148:	e7e6      	b.n	8005118 <_strtol_l.constprop.0+0x94>
 800514a:	f1be 3fff 	cmp.w	lr, #4294967295
 800514e:	d105      	bne.n	800515c <_strtol_l.constprop.0+0xd8>
 8005150:	2322      	movs	r3, #34	; 0x22
 8005152:	6003      	str	r3, [r0, #0]
 8005154:	4646      	mov	r6, r8
 8005156:	b942      	cbnz	r2, 800516a <_strtol_l.constprop.0+0xe6>
 8005158:	4630      	mov	r0, r6
 800515a:	e79e      	b.n	800509a <_strtol_l.constprop.0+0x16>
 800515c:	b107      	cbz	r7, 8005160 <_strtol_l.constprop.0+0xdc>
 800515e:	4276      	negs	r6, r6
 8005160:	2a00      	cmp	r2, #0
 8005162:	d0f9      	beq.n	8005158 <_strtol_l.constprop.0+0xd4>
 8005164:	f1be 0f00 	cmp.w	lr, #0
 8005168:	d000      	beq.n	800516c <_strtol_l.constprop.0+0xe8>
 800516a:	1e69      	subs	r1, r5, #1
 800516c:	6011      	str	r1, [r2, #0]
 800516e:	e7f3      	b.n	8005158 <_strtol_l.constprop.0+0xd4>
 8005170:	2430      	movs	r4, #48	; 0x30
 8005172:	2b00      	cmp	r3, #0
 8005174:	d1b1      	bne.n	80050da <_strtol_l.constprop.0+0x56>
 8005176:	2308      	movs	r3, #8
 8005178:	e7af      	b.n	80050da <_strtol_l.constprop.0+0x56>
 800517a:	2c30      	cmp	r4, #48	; 0x30
 800517c:	d0a5      	beq.n	80050ca <_strtol_l.constprop.0+0x46>
 800517e:	230a      	movs	r3, #10
 8005180:	e7ab      	b.n	80050da <_strtol_l.constprop.0+0x56>
 8005182:	bf00      	nop
 8005184:	080053bb 	.word	0x080053bb

08005188 <_strtol_r>:
 8005188:	f7ff bf7c 	b.w	8005084 <_strtol_l.constprop.0>

0800518c <_strtoul_l.constprop.0>:
 800518c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005190:	4f36      	ldr	r7, [pc, #216]	; (800526c <_strtoul_l.constprop.0+0xe0>)
 8005192:	4686      	mov	lr, r0
 8005194:	460d      	mov	r5, r1
 8005196:	4628      	mov	r0, r5
 8005198:	f815 4b01 	ldrb.w	r4, [r5], #1
 800519c:	5d3e      	ldrb	r6, [r7, r4]
 800519e:	f016 0608 	ands.w	r6, r6, #8
 80051a2:	d1f8      	bne.n	8005196 <_strtoul_l.constprop.0+0xa>
 80051a4:	2c2d      	cmp	r4, #45	; 0x2d
 80051a6:	d130      	bne.n	800520a <_strtoul_l.constprop.0+0x7e>
 80051a8:	782c      	ldrb	r4, [r5, #0]
 80051aa:	2601      	movs	r6, #1
 80051ac:	1c85      	adds	r5, r0, #2
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d057      	beq.n	8005262 <_strtoul_l.constprop.0+0xd6>
 80051b2:	2b10      	cmp	r3, #16
 80051b4:	d109      	bne.n	80051ca <_strtoul_l.constprop.0+0x3e>
 80051b6:	2c30      	cmp	r4, #48	; 0x30
 80051b8:	d107      	bne.n	80051ca <_strtoul_l.constprop.0+0x3e>
 80051ba:	7828      	ldrb	r0, [r5, #0]
 80051bc:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80051c0:	2858      	cmp	r0, #88	; 0x58
 80051c2:	d149      	bne.n	8005258 <_strtoul_l.constprop.0+0xcc>
 80051c4:	786c      	ldrb	r4, [r5, #1]
 80051c6:	2310      	movs	r3, #16
 80051c8:	3502      	adds	r5, #2
 80051ca:	f04f 38ff 	mov.w	r8, #4294967295
 80051ce:	2700      	movs	r7, #0
 80051d0:	fbb8 f8f3 	udiv	r8, r8, r3
 80051d4:	fb03 f908 	mul.w	r9, r3, r8
 80051d8:	ea6f 0909 	mvn.w	r9, r9
 80051dc:	4638      	mov	r0, r7
 80051de:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80051e2:	f1bc 0f09 	cmp.w	ip, #9
 80051e6:	d815      	bhi.n	8005214 <_strtoul_l.constprop.0+0x88>
 80051e8:	4664      	mov	r4, ip
 80051ea:	42a3      	cmp	r3, r4
 80051ec:	dd23      	ble.n	8005236 <_strtoul_l.constprop.0+0xaa>
 80051ee:	f1b7 3fff 	cmp.w	r7, #4294967295
 80051f2:	d007      	beq.n	8005204 <_strtoul_l.constprop.0+0x78>
 80051f4:	4580      	cmp	r8, r0
 80051f6:	d31b      	bcc.n	8005230 <_strtoul_l.constprop.0+0xa4>
 80051f8:	d101      	bne.n	80051fe <_strtoul_l.constprop.0+0x72>
 80051fa:	45a1      	cmp	r9, r4
 80051fc:	db18      	blt.n	8005230 <_strtoul_l.constprop.0+0xa4>
 80051fe:	fb00 4003 	mla	r0, r0, r3, r4
 8005202:	2701      	movs	r7, #1
 8005204:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005208:	e7e9      	b.n	80051de <_strtoul_l.constprop.0+0x52>
 800520a:	2c2b      	cmp	r4, #43	; 0x2b
 800520c:	bf04      	itt	eq
 800520e:	782c      	ldrbeq	r4, [r5, #0]
 8005210:	1c85      	addeq	r5, r0, #2
 8005212:	e7cc      	b.n	80051ae <_strtoul_l.constprop.0+0x22>
 8005214:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8005218:	f1bc 0f19 	cmp.w	ip, #25
 800521c:	d801      	bhi.n	8005222 <_strtoul_l.constprop.0+0x96>
 800521e:	3c37      	subs	r4, #55	; 0x37
 8005220:	e7e3      	b.n	80051ea <_strtoul_l.constprop.0+0x5e>
 8005222:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8005226:	f1bc 0f19 	cmp.w	ip, #25
 800522a:	d804      	bhi.n	8005236 <_strtoul_l.constprop.0+0xaa>
 800522c:	3c57      	subs	r4, #87	; 0x57
 800522e:	e7dc      	b.n	80051ea <_strtoul_l.constprop.0+0x5e>
 8005230:	f04f 37ff 	mov.w	r7, #4294967295
 8005234:	e7e6      	b.n	8005204 <_strtoul_l.constprop.0+0x78>
 8005236:	1c7b      	adds	r3, r7, #1
 8005238:	d106      	bne.n	8005248 <_strtoul_l.constprop.0+0xbc>
 800523a:	2322      	movs	r3, #34	; 0x22
 800523c:	f8ce 3000 	str.w	r3, [lr]
 8005240:	4638      	mov	r0, r7
 8005242:	b932      	cbnz	r2, 8005252 <_strtoul_l.constprop.0+0xc6>
 8005244:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005248:	b106      	cbz	r6, 800524c <_strtoul_l.constprop.0+0xc0>
 800524a:	4240      	negs	r0, r0
 800524c:	2a00      	cmp	r2, #0
 800524e:	d0f9      	beq.n	8005244 <_strtoul_l.constprop.0+0xb8>
 8005250:	b107      	cbz	r7, 8005254 <_strtoul_l.constprop.0+0xc8>
 8005252:	1e69      	subs	r1, r5, #1
 8005254:	6011      	str	r1, [r2, #0]
 8005256:	e7f5      	b.n	8005244 <_strtoul_l.constprop.0+0xb8>
 8005258:	2430      	movs	r4, #48	; 0x30
 800525a:	2b00      	cmp	r3, #0
 800525c:	d1b5      	bne.n	80051ca <_strtoul_l.constprop.0+0x3e>
 800525e:	2308      	movs	r3, #8
 8005260:	e7b3      	b.n	80051ca <_strtoul_l.constprop.0+0x3e>
 8005262:	2c30      	cmp	r4, #48	; 0x30
 8005264:	d0a9      	beq.n	80051ba <_strtoul_l.constprop.0+0x2e>
 8005266:	230a      	movs	r3, #10
 8005268:	e7af      	b.n	80051ca <_strtoul_l.constprop.0+0x3e>
 800526a:	bf00      	nop
 800526c:	080053bb 	.word	0x080053bb

08005270 <_strtoul_r>:
 8005270:	f7ff bf8c 	b.w	800518c <_strtoul_l.constprop.0>

08005274 <_malloc_usable_size_r>:
 8005274:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005278:	1f18      	subs	r0, r3, #4
 800527a:	2b00      	cmp	r3, #0
 800527c:	bfbc      	itt	lt
 800527e:	580b      	ldrlt	r3, [r1, r0]
 8005280:	18c0      	addlt	r0, r0, r3
 8005282:	4770      	bx	lr

08005284 <_init>:
 8005284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005286:	bf00      	nop
 8005288:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800528a:	bc08      	pop	{r3}
 800528c:	469e      	mov	lr, r3
 800528e:	4770      	bx	lr

08005290 <_fini>:
 8005290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005292:	bf00      	nop
 8005294:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005296:	bc08      	pop	{r3}
 8005298:	469e      	mov	lr, r3
 800529a:	4770      	bx	lr
