

================================================================
== Vivado HLS Report for 'sc_FIFO_DCT_data_out'
================================================================
* Date:           Tue Jan 17 02:08:11 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        DCT_base
* Solution:       DCT
* Product family: artix7
* Target device:  xc7a35ticpg236-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  134|  134|  134|  134|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  132|  132|       132|          -|          -|  inf |    no    |
        | + Loop 1.1  |  128|  128|         2|          -|          -|    64|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (!exitcond)
	6  / (exitcond)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	3  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_8 (15)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !74

ST_1: StgValue_9 (16)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !78

ST_1: StgValue_10 (17)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %enable), !map !82

ST_1: StgValue_11 (18)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout), !map !86

ST_1: StgValue_12 (19)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %din), !map !90

ST_1: StgValue_13 (20)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:5  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mA), !map !94

ST_1: StgValue_14 (21)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:6  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mB), !map !100

ST_1: StgValue_15 (22)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:7  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mC), !map !104

ST_1: StgValue_16 (23)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %sc_FIFO_DCT_exec_cnt), !map !108

ST_1: StgValue_17 (24)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_buffering), !map !112

ST_1: StgValue_18 (25)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_buffered), !map !116

ST_1: StgValue_19 (26)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_working), !map !120

ST_1: StgValue_20 (27)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_DCT), !map !124

ST_1: StgValue_21 (28)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_done), !map !128

ST_1: StgValue_22 (29)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:123
_ZN7_ap_sc_7sc_core4waitEi.exit:14  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str2, i32 0, i32 0, i1* %clock) nounwind

ST_1: StgValue_23 (30)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:124
_ZN7_ap_sc_7sc_core4waitEi.exit:15  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_24 (31)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:125
_ZN7_ap_sc_7sc_core4waitEi.exit:16  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [7 x i8]* @p_str4, i32 0, i32 0, i1* %enable) nounwind

ST_1: StgValue_25 (32)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:126
_ZN7_ap_sc_7sc_core4waitEi.exit:17  call void (...)* @_ssdm_op_SpecInterface(i8* %dout, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

ST_1: StgValue_26 (33)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:127
_ZN7_ap_sc_7sc_core4waitEi.exit:18  call void (...)* @_ssdm_op_SpecInterface(i8* %din, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

ST_1: StgValue_27 (34)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:128
_ZN7_ap_sc_7sc_core4waitEi.exit:19  call void (...)* @_ssdm_op_SpecProcessDef([12 x i8]* @p_str, i32 2, [9 x i8]* @p_str36) nounwind

ST_1: tmp_3 (35)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:128
_ZN7_ap_sc_7sc_core4waitEi.exit:20  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str8)

ST_1: StgValue_29 (36)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:128
_ZN7_ap_sc_7sc_core4waitEi.exit:21  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str6) nounwind

ST_1: p_ssdm_reset_v (37)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:128
_ZN7_ap_sc_7sc_core4waitEi.exit:22  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: empty (38)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:126
_ZN7_ap_sc_7sc_core4waitEi.exit:23  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_8 (39)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:126
_ZN7_ap_sc_7sc_core4waitEi.exit:24  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str8, i32 %tmp_3)


 <State 2>: 0.00ns
ST_2: StgValue_33 (40)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:128
_ZN7_ap_sc_7sc_core4waitEi.exit:25  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: StgValue_34 (41)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:129
_ZN7_ap_sc_7sc_core4waitEi.exit:26  br label %0


 <State 3>: 1.57ns
ST_3: loop_begin (43)  [1/1] 0.00ns
:0  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

ST_3: StgValue_36 (44)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:133
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: tmp (45)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:133
:2  %tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %s_DCT)

ST_3: StgValue_38 (46)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:133
:3  call void (...)* @_ssdm_op_Poll(i1 %tmp)

ST_3: StgValue_39 (47)  [1/1] 1.57ns  loc: sc_FIFO_DCT.cpp:136
:4  br label %1


 <State 4>: 2.71ns
ST_4: i (49)  [1/1] 0.00ns
:0  %i = phi i7 [ 0, %0 ], [ %i_1, %2 ]

ST_4: i_cast1 (50)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:136
:1  %i_cast1 = zext i7 %i to i32

ST_4: exitcond (51)  [1/1] 2.43ns  loc: sc_FIFO_DCT.cpp:136
:2  %exitcond = icmp eq i7 %i, -64

ST_4: empty_9 (52)  [1/1] 0.00ns
:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_4: i_1 (53)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:136
:4  %i_1 = add i7 %i, 1

ST_4: StgValue_45 (54)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:136
:5  br i1 %exitcond, label %_ZN7_ap_sc_7sc_core4waitEi.exit2, label %2

ST_4: sc_FIFO_DCT_mC_addr (56)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:137
:0  %sc_FIFO_DCT_mC_addr = getelementptr [64 x i32]* %sc_FIFO_DCT_mC, i32 0, i32 %i_cast1

ST_4: sc_FIFO_DCT_mC_load (57)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:137
:1  %sc_FIFO_DCT_mC_load = load i32* %sc_FIFO_DCT_mC_addr, align 4

ST_4: StgValue_48 (62)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:140
_ZN7_ap_sc_7sc_core4waitEi.exit2:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_done, i1 true)


 <State 5>: 7.09ns
ST_5: sc_FIFO_DCT_mC_load (57)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:137
:1  %sc_FIFO_DCT_mC_load = load i32* %sc_FIFO_DCT_mC_addr, align 4

ST_5: tmp_4 (58)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:137
:2  %tmp_4 = trunc i32 %sc_FIFO_DCT_mC_load to i8

ST_5: StgValue_51 (59)  [1/1] 4.38ns  loc: sc_FIFO_DCT.cpp:137
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dout, i8 %tmp_4)

ST_5: StgValue_52 (60)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:136
:4  br label %1


 <State 6>: 1.37ns
ST_6: StgValue_53 (63)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:141
_ZN7_ap_sc_7sc_core4waitEi.exit2:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_6: tmp_1 (64)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:141
_ZN7_ap_sc_7sc_core4waitEi.exit2:2  %tmp_1 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %s_DCT)

ST_6: tmp_2 (65)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:141
_ZN7_ap_sc_7sc_core4waitEi.exit2:3  %tmp_2 = xor i1 %tmp_1, true

ST_6: StgValue_56 (66)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:141
_ZN7_ap_sc_7sc_core4waitEi.exit2:4  call void (...)* @_ssdm_op_Poll(i1 %tmp_2)

ST_6: StgValue_57 (67)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:142
_ZN7_ap_sc_7sc_core4waitEi.exit2:5  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_done, i1 false)


 <State 7>: 0.00ns
ST_7: StgValue_58 (68)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:144
_ZN7_ap_sc_7sc_core4waitEi.exit2:6  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_7: StgValue_59 (69)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:146
_ZN7_ap_sc_7sc_core4waitEi.exit2:7  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clock]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dout]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ din]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sc_FIFO_DCT_mA]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ sc_FIFO_DCT_mB]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ sc_FIFO_DCT_mC]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sc_FIFO_DCT_exec_cnt]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_buffering]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_buffered]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_working]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_DCT]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_done]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8          (specbitsmap      ) [ 00000000]
StgValue_9          (specbitsmap      ) [ 00000000]
StgValue_10         (specbitsmap      ) [ 00000000]
StgValue_11         (specbitsmap      ) [ 00000000]
StgValue_12         (specbitsmap      ) [ 00000000]
StgValue_13         (specbitsmap      ) [ 00000000]
StgValue_14         (specbitsmap      ) [ 00000000]
StgValue_15         (specbitsmap      ) [ 00000000]
StgValue_16         (specbitsmap      ) [ 00000000]
StgValue_17         (specbitsmap      ) [ 00000000]
StgValue_18         (specbitsmap      ) [ 00000000]
StgValue_19         (specbitsmap      ) [ 00000000]
StgValue_20         (specbitsmap      ) [ 00000000]
StgValue_21         (specbitsmap      ) [ 00000000]
StgValue_22         (specport         ) [ 00000000]
StgValue_23         (specport         ) [ 00000000]
StgValue_24         (specport         ) [ 00000000]
StgValue_25         (specinterface    ) [ 00000000]
StgValue_26         (specinterface    ) [ 00000000]
StgValue_27         (specprocessdef   ) [ 00000000]
tmp_3               (specregionbegin  ) [ 00000000]
StgValue_29         (specprotocol     ) [ 00000000]
p_ssdm_reset_v      (specstatebegin   ) [ 00000000]
empty               (specstateend     ) [ 00000000]
empty_8             (specregionend    ) [ 00000000]
StgValue_33         (wait             ) [ 00000000]
StgValue_34         (br               ) [ 00000000]
loop_begin          (specloopbegin    ) [ 00000000]
StgValue_36         (wait             ) [ 00000000]
tmp                 (read             ) [ 00000000]
StgValue_38         (poll             ) [ 00000000]
StgValue_39         (br               ) [ 00011111]
i                   (phi              ) [ 00001000]
i_cast1             (zext             ) [ 00000000]
exitcond            (icmp             ) [ 00011111]
empty_9             (speclooptripcount) [ 00000000]
i_1                 (add              ) [ 00011111]
StgValue_45         (br               ) [ 00000000]
sc_FIFO_DCT_mC_addr (getelementptr    ) [ 00000100]
StgValue_48         (write            ) [ 00000000]
sc_FIFO_DCT_mC_load (load             ) [ 00000000]
tmp_4               (trunc            ) [ 00000000]
StgValue_51         (write            ) [ 00000000]
StgValue_52         (br               ) [ 00011111]
StgValue_53         (wait             ) [ 00000000]
tmp_1               (read             ) [ 00000000]
tmp_2               (xor              ) [ 00000000]
StgValue_56         (poll             ) [ 00000000]
StgValue_57         (write            ) [ 00000000]
StgValue_58         (wait             ) [ 00000000]
StgValue_59         (br               ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clock">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="enable">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dout">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="din">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sc_FIFO_DCT_mA">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_mA"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sc_FIFO_DCT_mB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_mB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sc_FIFO_DCT_mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_mC"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sc_FIFO_DCT_exec_cnt">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_exec_cnt"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_buffering">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_buffering"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_buffered">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_buffered"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_working">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_working"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s_DCT">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_DCT"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="s_done">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_done"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Poll"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="grp_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 tmp_1/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_48/4 StgValue_57/6 "/>
</bind>
</comp>

<comp id="110" class="1004" name="StgValue_51_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_51/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sc_FIFO_DCT_mC_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="7" slack="0"/>
<pin id="122" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mC_addr/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sc_FIFO_DCT_mC_load/4 "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="1"/>
<pin id="132" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="StgValue_38_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="poll(1202) " fcode="poll"/>
<opset="StgValue_38/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_cast1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="exitcond_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="0" index="1" bw="7" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_4_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="StgValue_56_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="poll(1202) " fcode="poll"/>
<opset="StgValue_56/6 "/>
</bind>
</comp>

<comp id="184" class="1005" name="i_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="189" class="1005" name="sc_FIFO_DCT_mC_addr_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="1"/>
<pin id="191" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mC_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="74" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="88" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="90" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="92" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="94" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="78" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="76" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="96" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="134" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="156"><net_src comp="134" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="80" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="134" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="86" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="125" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="173"><net_src comp="96" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="90" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="76" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="169" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="158" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="192"><net_src comp="118" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="125" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout | {5 }
	Port: s_done | {4 6 }
 - Input state : 
	Port: sc_FIFO_DCT::data_out : sc_FIFO_DCT_mC | {4 5 }
	Port: sc_FIFO_DCT::data_out : s_DCT | {3 6 }
  - Chain level:
	State 1
		empty : 1
		empty_8 : 1
	State 2
	State 3
	State 4
		i_cast1 : 1
		exitcond : 1
		i_1 : 1
		StgValue_45 : 2
		sc_FIFO_DCT_mC_addr : 2
		sc_FIFO_DCT_mC_load : 3
	State 5
		tmp_4 : 1
		StgValue_51 : 2
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |        i_1_fu_158        |    0    |    7    |
|----------|--------------------------|---------|---------|
|   icmp   |      exitcond_fu_152     |    0    |    3    |
|----------|--------------------------|---------|---------|
|    xor   |       tmp_2_fu_169       |    0    |    1    |
|----------|--------------------------|---------|---------|
|   read   |      grp_read_fu_96      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |     grp_write_fu_102     |    0    |    0    |
|          | StgValue_51_write_fu_110 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   poll   |    StgValue_38_fu_141    |    0    |    0    |
|          |    StgValue_56_fu_175    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |      i_cast1_fu_147      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |       tmp_4_fu_164       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    11   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        i_1_reg_184        |    7   |
|         i_reg_130         |    7   |
|sc_FIFO_DCT_mC_addr_reg_189|    6   |
+---------------------------+--------+
|           Total           |   20   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_102 |  p2  |   2  |   1  |    2   |
| grp_access_fu_125 |  p0  |   2  |   6  |   12   ||    6    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   14   ||  3.142  ||    6    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   11   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    6   |
|  Register |    -   |   20   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   20   |   17   |
+-----------+--------+--------+--------+
