
*** Running vivado
    with args -log tops.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tops.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source tops.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 355.273 ; gain = 58.797
Command: synth_design -top tops -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 819.375 ; gain = 177.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tops' [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/sources_1/new/tops.v:23]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/sources_1/new/pc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/sources_1/new/pc.v:22]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.runs/synth_1/.Xil/Vivado-8752-2AC7/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (2#1) [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.runs/synth_1/.Xil/Vivado-8752-2AC7/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/sources_1/new/controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'main_decoder' [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/sources_1/new/main_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main_decoder' (3#1) [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/sources_1/new/main_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_decoder' [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/sources_1/new/alu_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_decoder' (4#1) [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/sources_1/new/alu_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'controller' (5#1) [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/sources_1/new/controller.v:22]
WARNING: [Synth 8-3848] Net dina in module/entity top does not have driver. [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/sources_1/new/top.v:31]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/sources_1/new/display.v:45]
INFO: [Synth 8-6157] synthesizing module 'seg7' [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/sources_1/new/seg7.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/sources_1/new/seg7.v:29]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (7#1) [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/sources_1/new/seg7.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'din' does not match port width (4) of module 'seg7' [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/sources_1/new/display.v:103]
INFO: [Synth 8-6155] done synthesizing module 'display' (8#1) [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/sources_1/new/display.v:45]
INFO: [Synth 8-6155] done synthesizing module 'tops' (9#1) [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/sources_1/new/tops.v:23]
WARNING: [Synth 8-3331] design controller has unconnected port inst[25]
WARNING: [Synth 8-3331] design controller has unconnected port inst[24]
WARNING: [Synth 8-3331] design controller has unconnected port inst[23]
WARNING: [Synth 8-3331] design controller has unconnected port inst[22]
WARNING: [Synth 8-3331] design controller has unconnected port inst[21]
WARNING: [Synth 8-3331] design controller has unconnected port inst[20]
WARNING: [Synth 8-3331] design controller has unconnected port inst[19]
WARNING: [Synth 8-3331] design controller has unconnected port inst[18]
WARNING: [Synth 8-3331] design controller has unconnected port inst[17]
WARNING: [Synth 8-3331] design controller has unconnected port inst[16]
WARNING: [Synth 8-3331] design controller has unconnected port inst[15]
WARNING: [Synth 8-3331] design controller has unconnected port inst[14]
WARNING: [Synth 8-3331] design controller has unconnected port inst[13]
WARNING: [Synth 8-3331] design controller has unconnected port inst[12]
WARNING: [Synth 8-3331] design controller has unconnected port inst[11]
WARNING: [Synth 8-3331] design controller has unconnected port inst[10]
WARNING: [Synth 8-3331] design controller has unconnected port inst[9]
WARNING: [Synth 8-3331] design controller has unconnected port inst[8]
WARNING: [Synth 8-3331] design controller has unconnected port inst[7]
WARNING: [Synth 8-3331] design controller has unconnected port inst[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 886.227 ; gain = 244.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 886.227 ; gain = 244.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 886.227 ; gain = 244.313
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'top/ins_ram'
Finished Parsing XDC File [c:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'top/ins_ram'
Parsing XDC File [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tops_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tops_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1000.988 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1000.988 ; gain = 359.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1000.988 ; gain = 359.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for top/ins_ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1000.988 ; gain = 359.074
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "sign" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alu_op_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alu_control_reg" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1000.988 ; gain = 359.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tops 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module main_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
Module alu_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "top/controller/md/sign" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1000.988 ; gain = 359.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1000.988 ; gain = 359.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1000.988 ; gain = 359.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1000.988 ; gain = 359.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top/ins_ram  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1008.328 ; gain = 366.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1008.328 ; gain = 366.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1008.328 ; gain = 366.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1008.328 ; gain = 366.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1008.328 ; gain = 366.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1008.328 ; gain = 366.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |BUFG          |     1|
|3     |CARRY4        |    16|
|4     |LUT1          |     3|
|5     |LUT2          |     6|
|6     |LUT4          |    15|
|7     |LUT5          |     3|
|8     |LUT6          |    21|
|9     |MUXF7         |     4|
|10    |FDCE          |     6|
|11    |FDRE          |    58|
|12    |FDSE          |     8|
|13    |IBUF          |     2|
|14    |OBUF          |    25|
+------+--------------+------+

Report Instance Areas: 
+------+---------------+--------+------+
|      |Instance       |Module  |Cells |
+------+---------------+--------+------+
|1     |top            |        |   200|
|2     |  display      |display |    52|
|3     |    U4         |seg7    |     7|
|4     |  top          |top     |    68|
|5     |    prog_count |pc      |     9|
+------+---------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1008.328 ; gain = 366.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1008.328 ; gain = 251.652
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1008.328 ; gain = 366.414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1030.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 22 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 1030.520 ; gain = 643.895
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1030.520 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/liqilin/.Xilinx/school/lab_2/lab_2.runs/synth_1/tops.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tops_utilization_synth.rpt -pb tops_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 31 10:59:20 2020...
