Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun  2 01:57:37 2023
| Host         : DESKTOP-6I43JMK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MAIN_timing_summary_routed.rpt -pb MAIN_timing_summary_routed.pb -rpx MAIN_timing_summary_routed.rpx -warn_on_violation
| Design       : MAIN
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     64          
DPIR-1     Warning           Asynchronous driver check       31          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-16  Warning           Large setup violation           33          
TIMING-18  Warning           Missing input or output delay   23          
TIMING-20  Warning           Non-clocked latch               36          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (204)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (228)
5. checking no_input_delay (8)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (204)
--------------------------
 There are 36 register/latch pins with no clock driven by root clock pin: current_state_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: current_state_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: current_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: fdiv01/clk_div_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: fdiv1/clk_div_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ok1_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ok2_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: p1_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p1_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p1_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p2_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p2_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: p2_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seq_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seq_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seq_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (228)
--------------------------------------------------
 There are 228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.132     -190.021                     33                  275        0.101        0.000                      0                  275        4.500        0.000                       0                   137  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.132     -190.021                     33                  270        0.101        0.000                      0                  270        4.500        0.000                       0                   137  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.903        0.000                      0                    5        0.492        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           33  Failing Endpoints,  Worst Slack       -6.132ns,  Total Violation     -190.021ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.132ns  (required time - arrival time)
  Source:                 rannr/nr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rannr/nr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.099ns  (logic 10.198ns (63.347%)  route 5.901ns (36.653%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT1=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.630     5.233    rannr/CLK
    SLICE_X58Y94         FDCE                                         r  rannr/nr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.518     5.751 r  rannr/nr_reg[8]/Q
                         net (fo=17, routed)          0.579     6.329    rannr/nr_reg_n_0_[8]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    10.180 r  rannr/nr4/PCOUT[47]
                         net (fo=1, routed)           0.002    10.182    rannr/nr4_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.700 f  rannr/nr4__0/P[1]
                         net (fo=2, routed)           0.618    12.318    rannr/nr4__0_n_104
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124    12.442 r  rannr/nr3_carry__3_i_2/O
                         net (fo=1, routed)           0.000    12.442    rannr/nr3_carry__3_i_2_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.992 r  rannr/nr3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.992    rannr/nr3_carry__3_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.326 f  rannr/nr3_carry__4/O[1]
                         net (fo=2, routed)           0.512    13.838    rannr/nr3_carry__4_n_6
    SLICE_X56Y91         LUT1 (Prop_lut1_I0_O)        0.303    14.141 r  rannr/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000    14.141    rannr/i__carry__4_i_8_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.674 r  rannr/i__carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.674    rannr/i__carry__4_i_5_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.913 f  rannr/i__carry__5_i_5/O[2]
                         net (fo=1, routed)           0.606    15.520    rannr/nr5[27]
    SLICE_X58Y92         LUT3 (Prop_lut3_I0_O)        0.301    15.821 r  rannr/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.821    rannr/i__carry__5_i_1_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.197 r  rannr/nr3_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.197    rannr/nr3_inferred__0/i__carry__5_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.520 r  rannr/nr3_inferred__0/i__carry__6/O[1]
                         net (fo=2, routed)           0.498    17.018    rannr/nr3_inferred__0/i__carry__6_n_6
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    17.874 r  rannr/nr3_inferred__0/i___61_carry__6/CO[3]
                         net (fo=38, routed)          0.998    18.871    rannr/nr3_inferred__0/i___61_carry__6_n_0
    SLICE_X58Y97         LUT3 (Prop_lut3_I1_O)        0.124    18.995 r  rannr/nr[19]_i_2/O
                         net (fo=2, routed)           0.943    19.938    rannr/nr[19]_i_2_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I5_O)        0.124    20.062 r  rannr/nr[30]_i_3/O
                         net (fo=31, routed)          1.145    21.207    rannr/nr[30]_i_3_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I2_O)        0.124    21.331 r  rannr/nr[1]_i_1/O
                         net (fo=1, routed)           0.000    21.331    rannr/nr[1]_i_1_n_0
    SLICE_X61Y90         FDCE                                         r  rannr/nr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.507    14.930    rannr/CLK
    SLICE_X61Y90         FDCE                                         r  rannr/nr_reg[1]/C
                         clock pessimism              0.276    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X61Y90         FDCE (Setup_fdce_C_D)        0.029    15.199    rannr/nr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -21.331    
  -------------------------------------------------------------------
                         slack                                 -6.132    

Slack (VIOLATED) :        -6.109ns  (required time - arrival time)
  Source:                 rannr/nr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rannr/nr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.079ns  (logic 10.198ns (63.426%)  route 5.881ns (36.574%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT1=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.630     5.233    rannr/CLK
    SLICE_X58Y94         FDCE                                         r  rannr/nr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.518     5.751 r  rannr/nr_reg[8]/Q
                         net (fo=17, routed)          0.579     6.329    rannr/nr_reg_n_0_[8]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    10.180 r  rannr/nr4/PCOUT[47]
                         net (fo=1, routed)           0.002    10.182    rannr/nr4_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.700 f  rannr/nr4__0/P[1]
                         net (fo=2, routed)           0.618    12.318    rannr/nr4__0_n_104
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124    12.442 r  rannr/nr3_carry__3_i_2/O
                         net (fo=1, routed)           0.000    12.442    rannr/nr3_carry__3_i_2_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.992 r  rannr/nr3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.992    rannr/nr3_carry__3_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.326 f  rannr/nr3_carry__4/O[1]
                         net (fo=2, routed)           0.512    13.838    rannr/nr3_carry__4_n_6
    SLICE_X56Y91         LUT1 (Prop_lut1_I0_O)        0.303    14.141 r  rannr/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000    14.141    rannr/i__carry__4_i_8_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.674 r  rannr/i__carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.674    rannr/i__carry__4_i_5_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.913 f  rannr/i__carry__5_i_5/O[2]
                         net (fo=1, routed)           0.606    15.520    rannr/nr5[27]
    SLICE_X58Y92         LUT3 (Prop_lut3_I0_O)        0.301    15.821 r  rannr/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.821    rannr/i__carry__5_i_1_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.197 r  rannr/nr3_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.197    rannr/nr3_inferred__0/i__carry__5_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.520 r  rannr/nr3_inferred__0/i__carry__6/O[1]
                         net (fo=2, routed)           0.498    17.018    rannr/nr3_inferred__0/i__carry__6_n_6
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    17.874 r  rannr/nr3_inferred__0/i___61_carry__6/CO[3]
                         net (fo=38, routed)          0.998    18.871    rannr/nr3_inferred__0/i___61_carry__6_n_0
    SLICE_X58Y97         LUT3 (Prop_lut3_I1_O)        0.124    18.995 r  rannr/nr[19]_i_2/O
                         net (fo=2, routed)           0.943    19.938    rannr/nr[19]_i_2_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I5_O)        0.124    20.062 r  rannr/nr[30]_i_3/O
                         net (fo=31, routed)          1.125    21.187    rannr/nr[30]_i_3_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124    21.311 r  rannr/nr[3]_i_1/O
                         net (fo=1, routed)           0.000    21.311    rannr/nr[3]_i_1_n_0
    SLICE_X61Y89         FDCE                                         r  rannr/nr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.507    14.930    rannr/CLK
    SLICE_X61Y89         FDCE                                         r  rannr/nr_reg[3]/C
                         clock pessimism              0.276    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X61Y89         FDCE (Setup_fdce_C_D)        0.032    15.202    rannr/nr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -21.311    
  -------------------------------------------------------------------
                         slack                                 -6.109    

Slack (VIOLATED) :        -6.105ns  (required time - arrival time)
  Source:                 rannr/nr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rannr/nr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.074ns  (logic 10.198ns (63.443%)  route 5.876ns (36.557%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT1=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.630     5.233    rannr/CLK
    SLICE_X58Y94         FDCE                                         r  rannr/nr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.518     5.751 r  rannr/nr_reg[8]/Q
                         net (fo=17, routed)          0.579     6.329    rannr/nr_reg_n_0_[8]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    10.180 r  rannr/nr4/PCOUT[47]
                         net (fo=1, routed)           0.002    10.182    rannr/nr4_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.700 f  rannr/nr4__0/P[1]
                         net (fo=2, routed)           0.618    12.318    rannr/nr4__0_n_104
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124    12.442 r  rannr/nr3_carry__3_i_2/O
                         net (fo=1, routed)           0.000    12.442    rannr/nr3_carry__3_i_2_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.992 r  rannr/nr3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.992    rannr/nr3_carry__3_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.326 f  rannr/nr3_carry__4/O[1]
                         net (fo=2, routed)           0.512    13.838    rannr/nr3_carry__4_n_6
    SLICE_X56Y91         LUT1 (Prop_lut1_I0_O)        0.303    14.141 r  rannr/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000    14.141    rannr/i__carry__4_i_8_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.674 r  rannr/i__carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.674    rannr/i__carry__4_i_5_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.913 f  rannr/i__carry__5_i_5/O[2]
                         net (fo=1, routed)           0.606    15.520    rannr/nr5[27]
    SLICE_X58Y92         LUT3 (Prop_lut3_I0_O)        0.301    15.821 r  rannr/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.821    rannr/i__carry__5_i_1_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.197 r  rannr/nr3_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.197    rannr/nr3_inferred__0/i__carry__5_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.520 r  rannr/nr3_inferred__0/i__carry__6/O[1]
                         net (fo=2, routed)           0.498    17.018    rannr/nr3_inferred__0/i__carry__6_n_6
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    17.874 r  rannr/nr3_inferred__0/i___61_carry__6/CO[3]
                         net (fo=38, routed)          0.998    18.871    rannr/nr3_inferred__0/i___61_carry__6_n_0
    SLICE_X58Y97         LUT3 (Prop_lut3_I1_O)        0.124    18.995 r  rannr/nr[19]_i_2/O
                         net (fo=2, routed)           0.943    19.938    rannr/nr[19]_i_2_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I5_O)        0.124    20.062 r  rannr/nr[30]_i_3/O
                         net (fo=31, routed)          1.121    21.183    rannr/nr[30]_i_3_n_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I2_O)        0.124    21.307 r  rannr/nr[10]_i_1/O
                         net (fo=1, routed)           0.000    21.307    rannr/nr[10]_i_1_n_0
    SLICE_X61Y92         FDCE                                         r  rannr/nr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.508    14.931    rannr/CLK
    SLICE_X61Y92         FDCE                                         r  rannr/nr_reg[10]/C
                         clock pessimism              0.276    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X61Y92         FDCE (Setup_fdce_C_D)        0.031    15.202    rannr/nr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -21.307    
  -------------------------------------------------------------------
                         slack                                 -6.105    

Slack (VIOLATED) :        -6.084ns  (required time - arrival time)
  Source:                 rannr/nr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rannr/nr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.054ns  (logic 10.198ns (63.523%)  route 5.856ns (36.477%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT1=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.630     5.233    rannr/CLK
    SLICE_X58Y94         FDCE                                         r  rannr/nr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.518     5.751 r  rannr/nr_reg[8]/Q
                         net (fo=17, routed)          0.579     6.329    rannr/nr_reg_n_0_[8]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    10.180 r  rannr/nr4/PCOUT[47]
                         net (fo=1, routed)           0.002    10.182    rannr/nr4_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.700 f  rannr/nr4__0/P[1]
                         net (fo=2, routed)           0.618    12.318    rannr/nr4__0_n_104
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124    12.442 r  rannr/nr3_carry__3_i_2/O
                         net (fo=1, routed)           0.000    12.442    rannr/nr3_carry__3_i_2_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.992 r  rannr/nr3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.992    rannr/nr3_carry__3_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.326 f  rannr/nr3_carry__4/O[1]
                         net (fo=2, routed)           0.512    13.838    rannr/nr3_carry__4_n_6
    SLICE_X56Y91         LUT1 (Prop_lut1_I0_O)        0.303    14.141 r  rannr/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000    14.141    rannr/i__carry__4_i_8_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.674 r  rannr/i__carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.674    rannr/i__carry__4_i_5_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.913 f  rannr/i__carry__5_i_5/O[2]
                         net (fo=1, routed)           0.606    15.520    rannr/nr5[27]
    SLICE_X58Y92         LUT3 (Prop_lut3_I0_O)        0.301    15.821 r  rannr/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.821    rannr/i__carry__5_i_1_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.197 r  rannr/nr3_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.197    rannr/nr3_inferred__0/i__carry__5_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.520 r  rannr/nr3_inferred__0/i__carry__6/O[1]
                         net (fo=2, routed)           0.498    17.018    rannr/nr3_inferred__0/i__carry__6_n_6
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    17.874 r  rannr/nr3_inferred__0/i___61_carry__6/CO[3]
                         net (fo=38, routed)          0.998    18.871    rannr/nr3_inferred__0/i___61_carry__6_n_0
    SLICE_X58Y97         LUT3 (Prop_lut3_I1_O)        0.124    18.995 r  rannr/nr[19]_i_2/O
                         net (fo=2, routed)           0.943    19.938    rannr/nr[19]_i_2_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I5_O)        0.124    20.062 r  rannr/nr[30]_i_3/O
                         net (fo=31, routed)          1.100    21.163    rannr/nr[30]_i_3_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I2_O)        0.124    21.287 r  rannr/nr[6]_i_1/O
                         net (fo=1, routed)           0.000    21.287    rannr/nr[6]_i_1_n_0
    SLICE_X61Y91         FDCE                                         r  rannr/nr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.508    14.931    rannr/CLK
    SLICE_X61Y91         FDCE                                         r  rannr/nr_reg[6]/C
                         clock pessimism              0.276    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X61Y91         FDCE (Setup_fdce_C_D)        0.031    15.202    rannr/nr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -21.287    
  -------------------------------------------------------------------
                         slack                                 -6.084    

Slack (VIOLATED) :        -6.079ns  (required time - arrival time)
  Source:                 rannr/nr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rannr/nr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.029ns  (logic 10.198ns (63.622%)  route 5.831ns (36.378%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT1=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.630     5.233    rannr/CLK
    SLICE_X58Y94         FDCE                                         r  rannr/nr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.518     5.751 r  rannr/nr_reg[8]/Q
                         net (fo=17, routed)          0.579     6.329    rannr/nr_reg_n_0_[8]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    10.180 r  rannr/nr4/PCOUT[47]
                         net (fo=1, routed)           0.002    10.182    rannr/nr4_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.700 f  rannr/nr4__0/P[1]
                         net (fo=2, routed)           0.618    12.318    rannr/nr4__0_n_104
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124    12.442 r  rannr/nr3_carry__3_i_2/O
                         net (fo=1, routed)           0.000    12.442    rannr/nr3_carry__3_i_2_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.992 r  rannr/nr3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.992    rannr/nr3_carry__3_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.326 f  rannr/nr3_carry__4/O[1]
                         net (fo=2, routed)           0.512    13.838    rannr/nr3_carry__4_n_6
    SLICE_X56Y91         LUT1 (Prop_lut1_I0_O)        0.303    14.141 r  rannr/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000    14.141    rannr/i__carry__4_i_8_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.674 r  rannr/i__carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.674    rannr/i__carry__4_i_5_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.913 f  rannr/i__carry__5_i_5/O[2]
                         net (fo=1, routed)           0.606    15.520    rannr/nr5[27]
    SLICE_X58Y92         LUT3 (Prop_lut3_I0_O)        0.301    15.821 r  rannr/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.821    rannr/i__carry__5_i_1_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.197 r  rannr/nr3_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.197    rannr/nr3_inferred__0/i__carry__5_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.520 r  rannr/nr3_inferred__0/i__carry__6/O[1]
                         net (fo=2, routed)           0.498    17.018    rannr/nr3_inferred__0/i__carry__6_n_6
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    17.874 r  rannr/nr3_inferred__0/i___61_carry__6/CO[3]
                         net (fo=38, routed)          0.998    18.871    rannr/nr3_inferred__0/i___61_carry__6_n_0
    SLICE_X58Y97         LUT3 (Prop_lut3_I1_O)        0.124    18.995 r  rannr/nr[19]_i_2/O
                         net (fo=2, routed)           0.943    19.938    rannr/nr[19]_i_2_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I5_O)        0.124    20.062 r  rannr/nr[30]_i_3/O
                         net (fo=31, routed)          1.075    21.138    rannr/nr[30]_i_3_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I2_O)        0.124    21.262 r  rannr/nr[9]_i_1/O
                         net (fo=1, routed)           0.000    21.262    rannr/nr[9]_i_1_n_0
    SLICE_X57Y95         FDCE                                         r  rannr/nr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.505    14.928    rannr/CLK
    SLICE_X57Y95         FDCE                                         r  rannr/nr_reg[9]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X57Y95         FDCE (Setup_fdce_C_D)        0.031    15.182    rannr/nr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -21.262    
  -------------------------------------------------------------------
                         slack                                 -6.079    

Slack (VIOLATED) :        -6.078ns  (required time - arrival time)
  Source:                 rannr/nr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rannr/nr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.047ns  (logic 10.198ns (63.549%)  route 5.849ns (36.451%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT1=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.630     5.233    rannr/CLK
    SLICE_X58Y94         FDCE                                         r  rannr/nr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.518     5.751 r  rannr/nr_reg[8]/Q
                         net (fo=17, routed)          0.579     6.329    rannr/nr_reg_n_0_[8]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    10.180 r  rannr/nr4/PCOUT[47]
                         net (fo=1, routed)           0.002    10.182    rannr/nr4_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.700 f  rannr/nr4__0/P[1]
                         net (fo=2, routed)           0.618    12.318    rannr/nr4__0_n_104
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124    12.442 r  rannr/nr3_carry__3_i_2/O
                         net (fo=1, routed)           0.000    12.442    rannr/nr3_carry__3_i_2_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.992 r  rannr/nr3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.992    rannr/nr3_carry__3_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.326 f  rannr/nr3_carry__4/O[1]
                         net (fo=2, routed)           0.512    13.838    rannr/nr3_carry__4_n_6
    SLICE_X56Y91         LUT1 (Prop_lut1_I0_O)        0.303    14.141 r  rannr/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000    14.141    rannr/i__carry__4_i_8_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.674 r  rannr/i__carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.674    rannr/i__carry__4_i_5_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.913 f  rannr/i__carry__5_i_5/O[2]
                         net (fo=1, routed)           0.606    15.520    rannr/nr5[27]
    SLICE_X58Y92         LUT3 (Prop_lut3_I0_O)        0.301    15.821 r  rannr/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.821    rannr/i__carry__5_i_1_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.197 r  rannr/nr3_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.197    rannr/nr3_inferred__0/i__carry__5_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.520 r  rannr/nr3_inferred__0/i__carry__6/O[1]
                         net (fo=2, routed)           0.498    17.018    rannr/nr3_inferred__0/i__carry__6_n_6
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    17.874 r  rannr/nr3_inferred__0/i___61_carry__6/CO[3]
                         net (fo=38, routed)          0.998    18.871    rannr/nr3_inferred__0/i___61_carry__6_n_0
    SLICE_X58Y97         LUT3 (Prop_lut3_I1_O)        0.124    18.995 r  rannr/nr[19]_i_2/O
                         net (fo=2, routed)           0.943    19.938    rannr/nr[19]_i_2_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I5_O)        0.124    20.062 r  rannr/nr[30]_i_3/O
                         net (fo=31, routed)          1.094    21.156    rannr/nr[30]_i_3_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I2_O)        0.124    21.280 r  rannr/nr[4]_i_1/O
                         net (fo=1, routed)           0.000    21.280    rannr/nr[4]_i_1_n_0
    SLICE_X61Y91         FDCE                                         r  rannr/nr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.508    14.931    rannr/CLK
    SLICE_X61Y91         FDCE                                         r  rannr/nr_reg[4]/C
                         clock pessimism              0.276    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X61Y91         FDCE (Setup_fdce_C_D)        0.031    15.202    rannr/nr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -21.280    
  -------------------------------------------------------------------
                         slack                                 -6.078    

Slack (VIOLATED) :        -6.014ns  (required time - arrival time)
  Source:                 rannr/nr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rannr/nr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.981ns  (logic 10.198ns (63.812%)  route 5.783ns (36.188%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT1=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.630     5.233    rannr/CLK
    SLICE_X58Y94         FDCE                                         r  rannr/nr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.518     5.751 r  rannr/nr_reg[8]/Q
                         net (fo=17, routed)          0.579     6.329    rannr/nr_reg_n_0_[8]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    10.180 r  rannr/nr4/PCOUT[47]
                         net (fo=1, routed)           0.002    10.182    rannr/nr4_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.700 f  rannr/nr4__0/P[1]
                         net (fo=2, routed)           0.618    12.318    rannr/nr4__0_n_104
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124    12.442 r  rannr/nr3_carry__3_i_2/O
                         net (fo=1, routed)           0.000    12.442    rannr/nr3_carry__3_i_2_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.992 r  rannr/nr3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.992    rannr/nr3_carry__3_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.326 f  rannr/nr3_carry__4/O[1]
                         net (fo=2, routed)           0.512    13.838    rannr/nr3_carry__4_n_6
    SLICE_X56Y91         LUT1 (Prop_lut1_I0_O)        0.303    14.141 r  rannr/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000    14.141    rannr/i__carry__4_i_8_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.674 r  rannr/i__carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.674    rannr/i__carry__4_i_5_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.913 f  rannr/i__carry__5_i_5/O[2]
                         net (fo=1, routed)           0.606    15.520    rannr/nr5[27]
    SLICE_X58Y92         LUT3 (Prop_lut3_I0_O)        0.301    15.821 r  rannr/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.821    rannr/i__carry__5_i_1_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.197 r  rannr/nr3_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.197    rannr/nr3_inferred__0/i__carry__5_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.520 r  rannr/nr3_inferred__0/i__carry__6/O[1]
                         net (fo=2, routed)           0.498    17.018    rannr/nr3_inferred__0/i__carry__6_n_6
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    17.874 r  rannr/nr3_inferred__0/i___61_carry__6/CO[3]
                         net (fo=38, routed)          0.998    18.871    rannr/nr3_inferred__0/i___61_carry__6_n_0
    SLICE_X58Y97         LUT3 (Prop_lut3_I1_O)        0.124    18.995 r  rannr/nr[19]_i_2/O
                         net (fo=2, routed)           0.943    19.938    rannr/nr[19]_i_2_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I5_O)        0.124    20.062 r  rannr/nr[30]_i_3/O
                         net (fo=31, routed)          1.028    21.090    rannr/nr[30]_i_3_n_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I2_O)        0.124    21.214 r  rannr/nr[5]_i_1/O
                         net (fo=1, routed)           0.000    21.214    rannr/nr[5]_i_1_n_0
    SLICE_X61Y92         FDCE                                         r  rannr/nr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.508    14.931    rannr/CLK
    SLICE_X61Y92         FDCE                                         r  rannr/nr_reg[5]/C
                         clock pessimism              0.276    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X61Y92         FDCE (Setup_fdce_C_D)        0.029    15.200    rannr/nr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -21.214    
  -------------------------------------------------------------------
                         slack                                 -6.014    

Slack (VIOLATED) :        -5.978ns  (required time - arrival time)
  Source:                 rannr/nr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rannr/nr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.946ns  (logic 10.198ns (63.955%)  route 5.748ns (36.045%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT1=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.630     5.233    rannr/CLK
    SLICE_X58Y94         FDCE                                         r  rannr/nr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.518     5.751 r  rannr/nr_reg[8]/Q
                         net (fo=17, routed)          0.579     6.329    rannr/nr_reg_n_0_[8]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    10.180 r  rannr/nr4/PCOUT[47]
                         net (fo=1, routed)           0.002    10.182    rannr/nr4_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.700 f  rannr/nr4__0/P[1]
                         net (fo=2, routed)           0.618    12.318    rannr/nr4__0_n_104
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124    12.442 r  rannr/nr3_carry__3_i_2/O
                         net (fo=1, routed)           0.000    12.442    rannr/nr3_carry__3_i_2_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.992 r  rannr/nr3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.992    rannr/nr3_carry__3_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.326 f  rannr/nr3_carry__4/O[1]
                         net (fo=2, routed)           0.512    13.838    rannr/nr3_carry__4_n_6
    SLICE_X56Y91         LUT1 (Prop_lut1_I0_O)        0.303    14.141 r  rannr/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000    14.141    rannr/i__carry__4_i_8_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.674 r  rannr/i__carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.674    rannr/i__carry__4_i_5_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.913 f  rannr/i__carry__5_i_5/O[2]
                         net (fo=1, routed)           0.606    15.520    rannr/nr5[27]
    SLICE_X58Y92         LUT3 (Prop_lut3_I0_O)        0.301    15.821 r  rannr/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.821    rannr/i__carry__5_i_1_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.197 r  rannr/nr3_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.197    rannr/nr3_inferred__0/i__carry__5_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.520 r  rannr/nr3_inferred__0/i__carry__6/O[1]
                         net (fo=2, routed)           0.498    17.018    rannr/nr3_inferred__0/i__carry__6_n_6
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    17.874 r  rannr/nr3_inferred__0/i___61_carry__6/CO[3]
                         net (fo=38, routed)          0.797    18.671    rannr/nr3_inferred__0/i___61_carry__6_n_0
    SLICE_X61Y96         LUT3 (Prop_lut3_I1_O)        0.124    18.795 r  rannr/nr[17]_i_2/O
                         net (fo=2, routed)           1.009    19.804    rannr/nr[17]_i_2_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124    19.928 r  rannr/nr[30]_i_6/O
                         net (fo=31, routed)          1.127    21.054    rannr/nr[30]_i_6_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124    21.178 r  rannr/nr[2]_i_1/O
                         net (fo=1, routed)           0.000    21.178    rannr/nr[2]_i_1_n_0
    SLICE_X61Y91         FDCE                                         r  rannr/nr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.508    14.931    rannr/CLK
    SLICE_X61Y91         FDCE                                         r  rannr/nr_reg[2]/C
                         clock pessimism              0.276    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X61Y91         FDCE (Setup_fdce_C_D)        0.029    15.200    rannr/nr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -21.178    
  -------------------------------------------------------------------
                         slack                                 -5.978    

Slack (VIOLATED) :        -5.972ns  (required time - arrival time)
  Source:                 rannr/nr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rannr/nr_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.942ns  (logic 10.198ns (63.971%)  route 5.744ns (36.029%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT1=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.630     5.233    rannr/CLK
    SLICE_X58Y94         FDCE                                         r  rannr/nr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.518     5.751 r  rannr/nr_reg[8]/Q
                         net (fo=17, routed)          0.579     6.329    rannr/nr_reg_n_0_[8]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    10.180 r  rannr/nr4/PCOUT[47]
                         net (fo=1, routed)           0.002    10.182    rannr/nr4_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.700 f  rannr/nr4__0/P[1]
                         net (fo=2, routed)           0.618    12.318    rannr/nr4__0_n_104
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124    12.442 r  rannr/nr3_carry__3_i_2/O
                         net (fo=1, routed)           0.000    12.442    rannr/nr3_carry__3_i_2_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.992 r  rannr/nr3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.992    rannr/nr3_carry__3_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.326 f  rannr/nr3_carry__4/O[1]
                         net (fo=2, routed)           0.512    13.838    rannr/nr3_carry__4_n_6
    SLICE_X56Y91         LUT1 (Prop_lut1_I0_O)        0.303    14.141 r  rannr/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000    14.141    rannr/i__carry__4_i_8_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.674 r  rannr/i__carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.674    rannr/i__carry__4_i_5_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.913 f  rannr/i__carry__5_i_5/O[2]
                         net (fo=1, routed)           0.606    15.520    rannr/nr5[27]
    SLICE_X58Y92         LUT3 (Prop_lut3_I0_O)        0.301    15.821 r  rannr/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.821    rannr/i__carry__5_i_1_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.197 r  rannr/nr3_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.197    rannr/nr3_inferred__0/i__carry__5_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.520 r  rannr/nr3_inferred__0/i__carry__6/O[1]
                         net (fo=2, routed)           0.498    17.018    rannr/nr3_inferred__0/i__carry__6_n_6
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    17.874 r  rannr/nr3_inferred__0/i___61_carry__6/CO[3]
                         net (fo=38, routed)          0.797    18.671    rannr/nr3_inferred__0/i___61_carry__6_n_0
    SLICE_X61Y96         LUT3 (Prop_lut3_I1_O)        0.124    18.795 r  rannr/nr[17]_i_2/O
                         net (fo=2, routed)           1.009    19.804    rannr/nr[17]_i_2_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124    19.928 r  rannr/nr[30]_i_6/O
                         net (fo=31, routed)          1.123    21.050    rannr/nr[30]_i_6_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124    21.174 r  rannr/nr[7]_i_1/O
                         net (fo=1, routed)           0.000    21.174    rannr/nr[7]_i_1_n_0
    SLICE_X61Y90         FDPE                                         r  rannr/nr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.507    14.930    rannr/CLK
    SLICE_X61Y90         FDPE                                         r  rannr/nr_reg[7]/C
                         clock pessimism              0.276    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X61Y90         FDPE (Setup_fdpe_C_D)        0.032    15.202    rannr/nr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -21.174    
  -------------------------------------------------------------------
                         slack                                 -5.972    

Slack (VIOLATED) :        -5.965ns  (required time - arrival time)
  Source:                 rannr/nr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rannr/nr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.934ns  (logic 10.198ns (64.003%)  route 5.736ns (35.997%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT1=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.630     5.233    rannr/CLK
    SLICE_X58Y94         FDCE                                         r  rannr/nr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.518     5.751 r  rannr/nr_reg[8]/Q
                         net (fo=17, routed)          0.579     6.329    rannr/nr_reg_n_0_[8]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    10.180 r  rannr/nr4/PCOUT[47]
                         net (fo=1, routed)           0.002    10.182    rannr/nr4_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.700 f  rannr/nr4__0/P[1]
                         net (fo=2, routed)           0.618    12.318    rannr/nr4__0_n_104
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124    12.442 r  rannr/nr3_carry__3_i_2/O
                         net (fo=1, routed)           0.000    12.442    rannr/nr3_carry__3_i_2_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.992 r  rannr/nr3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.992    rannr/nr3_carry__3_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.326 f  rannr/nr3_carry__4/O[1]
                         net (fo=2, routed)           0.512    13.838    rannr/nr3_carry__4_n_6
    SLICE_X56Y91         LUT1 (Prop_lut1_I0_O)        0.303    14.141 r  rannr/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000    14.141    rannr/i__carry__4_i_8_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.674 r  rannr/i__carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.674    rannr/i__carry__4_i_5_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.913 f  rannr/i__carry__5_i_5/O[2]
                         net (fo=1, routed)           0.606    15.520    rannr/nr5[27]
    SLICE_X58Y92         LUT3 (Prop_lut3_I0_O)        0.301    15.821 r  rannr/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.821    rannr/i__carry__5_i_1_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.197 r  rannr/nr3_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.197    rannr/nr3_inferred__0/i__carry__5_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.520 r  rannr/nr3_inferred__0/i__carry__6/O[1]
                         net (fo=2, routed)           0.498    17.018    rannr/nr3_inferred__0/i__carry__6_n_6
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    17.874 r  rannr/nr3_inferred__0/i___61_carry__6/CO[3]
                         net (fo=38, routed)          0.998    18.871    rannr/nr3_inferred__0/i___61_carry__6_n_0
    SLICE_X58Y97         LUT3 (Prop_lut3_I1_O)        0.124    18.995 r  rannr/nr[19]_i_2/O
                         net (fo=2, routed)           0.943    19.938    rannr/nr[19]_i_2_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I5_O)        0.124    20.062 r  rannr/nr[30]_i_3/O
                         net (fo=31, routed)          0.980    21.042    rannr/nr[30]_i_3_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I2_O)        0.124    21.166 r  rannr/nr[0]_i_1/O
                         net (fo=1, routed)           0.000    21.166    rannr/nr[0]_i_1_n_0
    SLICE_X61Y90         FDPE                                         r  rannr/nr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.507    14.930    rannr/CLK
    SLICE_X61Y90         FDPE                                         r  rannr/nr_reg[0]/C
                         clock pessimism              0.276    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X61Y90         FDPE (Setup_fdpe_C_D)        0.031    15.201    rannr/nr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -21.166    
  -------------------------------------------------------------------
                         slack                                 -5.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 fdiv01/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv01/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.567     1.486    fdiv01/CLK
    SLICE_X46Y99         FDRE                                         r  fdiv01/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  fdiv01/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.777    fdiv01/count_reg[26]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.933 r  fdiv01/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    fdiv01/count_reg[24]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.987 r  fdiv01/count_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.987    fdiv01/count_reg[28]_i_1__0_n_7
    SLICE_X46Y100        FDRE                                         r  fdiv01/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.832     1.997    fdiv01/CLK
    SLICE_X46Y100        FDRE                                         r  fdiv01/count_reg[28]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    fdiv01/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 deb1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.571     1.490    deb1/CLK
    SLICE_X37Y99         FDRE                                         r  deb1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  deb1/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.752    deb1/counter_reg_n_0_[3]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.912 r  deb1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.912    deb1/counter_reg[0]_i_1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.966 r  deb1/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.966    deb1/counter_reg[4]_i_1_n_7
    SLICE_X37Y100        FDRE                                         r  deb1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.836     2.001    deb1/CLK
    SLICE_X37Y100        FDRE                                         r  deb1/counter_reg[4]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.860    deb1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 fdiv01/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv01/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.567     1.486    fdiv01/CLK
    SLICE_X46Y99         FDRE                                         r  fdiv01/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  fdiv01/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.777    fdiv01/count_reg[26]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.933 r  fdiv01/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    fdiv01/count_reg[24]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.000 r  fdiv01/count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.000    fdiv01/count_reg[28]_i_1__0_n_5
    SLICE_X46Y100        FDRE                                         r  fdiv01/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.832     1.997    fdiv01/CLK
    SLICE_X46Y100        FDRE                                         r  fdiv01/count_reg[30]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    fdiv01/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 deb1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.571     1.490    deb1/CLK
    SLICE_X37Y99         FDRE                                         r  deb1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  deb1/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.752    deb1/counter_reg_n_0_[3]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.912 r  deb1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.912    deb1/counter_reg[0]_i_1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.977 r  deb1/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.977    deb1/counter_reg[4]_i_1_n_5
    SLICE_X37Y100        FDRE                                         r  deb1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.836     2.001    deb1/CLK
    SLICE_X37Y100        FDRE                                         r  deb1/counter_reg[6]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.860    deb1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fdiv1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv1/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.567     1.486    fdiv1/CLK
    SLICE_X48Y99         FDRE                                         r  fdiv1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  fdiv1/count_reg[6]/Q
                         net (fo=3, routed)           0.134     1.761    fdiv1/count_reg[6]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.921 r  fdiv1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.922    fdiv1/count_reg[4]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.976 r  fdiv1/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.976    fdiv1/count_reg[8]_i_1_n_7
    SLICE_X48Y100        FDRE                                         r  fdiv1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.832     1.997    fdiv1/CLK
    SLICE_X48Y100        FDRE                                         r  fdiv1/count_reg[8]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    fdiv1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 fdiv1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.567     1.486    fdiv1/CLK
    SLICE_X48Y99         FDRE                                         r  fdiv1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  fdiv1/count_reg[6]/Q
                         net (fo=3, routed)           0.134     1.761    fdiv1/count_reg[6]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.921 r  fdiv1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.922    fdiv1/count_reg[4]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.987 r  fdiv1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.987    fdiv1/count_reg[8]_i_1_n_5
    SLICE_X48Y100        FDRE                                         r  fdiv1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.832     1.997    fdiv1/CLK
    SLICE_X48Y100        FDRE                                         r  fdiv1/count_reg[10]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    fdiv1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fdiv01/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv01/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.567     1.486    fdiv01/CLK
    SLICE_X46Y99         FDRE                                         r  fdiv01/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  fdiv01/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.777    fdiv01/count_reg[26]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.933 r  fdiv01/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    fdiv01/count_reg[24]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.023 r  fdiv01/count_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.023    fdiv01/count_reg[28]_i_1__0_n_6
    SLICE_X46Y100        FDRE                                         r  fdiv01/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.832     1.997    fdiv01/CLK
    SLICE_X46Y100        FDRE                                         r  fdiv01/count_reg[29]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    fdiv01/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 fdiv01/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv01/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.567     1.486    fdiv01/CLK
    SLICE_X46Y99         FDRE                                         r  fdiv01/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  fdiv01/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.777    fdiv01/count_reg[26]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.933 r  fdiv01/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    fdiv01/count_reg[24]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.025 r  fdiv01/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.025    fdiv01/count_reg[28]_i_1__0_n_4
    SLICE_X46Y100        FDRE                                         r  fdiv01/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.832     1.997    fdiv01/CLK
    SLICE_X46Y100        FDRE                                         r  fdiv01/count_reg[31]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    fdiv01/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 deb1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.571     1.490    deb1/CLK
    SLICE_X37Y99         FDRE                                         r  deb1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  deb1/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.752    deb1/counter_reg_n_0_[3]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.912 r  deb1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.912    deb1/counter_reg[0]_i_1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.002 r  deb1/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.002    deb1/counter_reg[4]_i_1_n_6
    SLICE_X37Y100        FDRE                                         r  deb1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.836     2.001    deb1/CLK
    SLICE_X37Y100        FDRE                                         r  deb1/counter_reg[5]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.860    deb1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 deb1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.571     1.490    deb1/CLK
    SLICE_X37Y99         FDRE                                         r  deb1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  deb1/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.752    deb1/counter_reg_n_0_[3]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.912 r  deb1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.912    deb1/counter_reg[0]_i_1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.002 r  deb1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.002    deb1/counter_reg[4]_i_1_n_4
    SLICE_X37Y100        FDRE                                         r  deb1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.836     2.001    deb1/CLK
    SLICE_X37Y100        FDRE                                         r  deb1/counter_reg[7]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.860    deb1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y101   current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y101   current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y101   current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y103   p1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y102   p1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y103   p1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y102   p2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y102   p2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y102   p2_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y101   current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y101   current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y101   current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y101   current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y101   current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y101   current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y103   p1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y103   p1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y102   p1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y102   p1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y101   current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y101   current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y101   current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y101   current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y101   current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y101   current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y103   p1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y103   p1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y102   p1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y102   p1_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.903ns  (required time - arrival time)
  Source:                 deb2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.608ns (26.312%)  route 1.703ns (73.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.635     5.238    deb2/CLK
    SLICE_X43Y96         FDRE                                         r  deb2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  deb2/Q2_reg/Q
                         net (fo=5, routed)           1.017     6.711    deb2/Q2
    SLICE_X49Y99         LUT2 (Prop_lut2_I0_O)        0.152     6.863 f  deb2/current_state[2]_i_2/O
                         net (fo=5, routed)           0.685     7.548    drst
    SLICE_X47Y101        FDCE                                         f  current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.498    14.920    clk_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  current_state_reg[0]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X47Y101        FDCE (Recov_fdce_C_CLR)     -0.613    14.452    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  6.903    

Slack (MET) :             6.903ns  (required time - arrival time)
  Source:                 deb2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.608ns (26.312%)  route 1.703ns (73.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.635     5.238    deb2/CLK
    SLICE_X43Y96         FDRE                                         r  deb2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  deb2/Q2_reg/Q
                         net (fo=5, routed)           1.017     6.711    deb2/Q2
    SLICE_X49Y99         LUT2 (Prop_lut2_I0_O)        0.152     6.863 f  deb2/current_state[2]_i_2/O
                         net (fo=5, routed)           0.685     7.548    drst
    SLICE_X47Y101        FDCE                                         f  current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.498    14.920    clk_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  current_state_reg[1]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X47Y101        FDCE (Recov_fdce_C_CLR)     -0.613    14.452    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  6.903    

Slack (MET) :             6.903ns  (required time - arrival time)
  Source:                 deb2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.608ns (26.312%)  route 1.703ns (73.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.635     5.238    deb2/CLK
    SLICE_X43Y96         FDRE                                         r  deb2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  deb2/Q2_reg/Q
                         net (fo=5, routed)           1.017     6.711    deb2/Q2
    SLICE_X49Y99         LUT2 (Prop_lut2_I0_O)        0.152     6.863 f  deb2/current_state[2]_i_2/O
                         net (fo=5, routed)           0.685     7.548    drst
    SLICE_X47Y101        FDCE                                         f  current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.498    14.920    clk_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  current_state_reg[2]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X47Y101        FDCE (Recov_fdce_C_CLR)     -0.613    14.452    current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  6.903    

Slack (MET) :             7.136ns  (required time - arrival time)
  Source:                 deb2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv01/clk_div_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.608ns (27.975%)  route 1.565ns (72.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.635     5.238    deb2/CLK
    SLICE_X43Y96         FDRE                                         r  deb2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  deb2/Q2_reg/Q
                         net (fo=5, routed)           1.017     6.711    deb2/Q2
    SLICE_X49Y99         LUT2 (Prop_lut2_I0_O)        0.152     6.863 f  deb2/current_state[2]_i_2/O
                         net (fo=5, routed)           0.548     7.411    fdiv01/AR[0]
    SLICE_X49Y98         FDCE                                         f  fdiv01/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.514    14.937    fdiv01/CLK
    SLICE_X49Y98         FDCE                                         r  fdiv01/clk_div_reg/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X49Y98         FDCE (Recov_fdce_C_CLR)     -0.613    14.547    fdiv01/clk_div_reg
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  7.136    

Slack (MET) :             7.136ns  (required time - arrival time)
  Source:                 deb2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv1/clk_div_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.608ns (27.975%)  route 1.565ns (72.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.635     5.238    deb2/CLK
    SLICE_X43Y96         FDRE                                         r  deb2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  deb2/Q2_reg/Q
                         net (fo=5, routed)           1.017     6.711    deb2/Q2
    SLICE_X49Y99         LUT2 (Prop_lut2_I0_O)        0.152     6.863 f  deb2/current_state[2]_i_2/O
                         net (fo=5, routed)           0.548     7.411    fdiv1/AR[0]
    SLICE_X49Y98         FDCE                                         f  fdiv1/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.514    14.937    fdiv1/CLK
    SLICE_X49Y98         FDCE                                         r  fdiv1/clk_div_reg/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X49Y98         FDCE (Recov_fdce_C_CLR)     -0.613    14.547    fdiv1/clk_div_reg
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  7.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.184ns (30.790%)  route 0.414ns (69.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.567     1.486    deb2/CLK
    SLICE_X49Y99         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  deb2/Q3_reg/Q
                         net (fo=4, routed)           0.169     1.797    deb2/Q3
    SLICE_X49Y99         LUT2 (Prop_lut2_I1_O)        0.043     1.840 f  deb2/current_state[2]_i_2/O
                         net (fo=5, routed)           0.244     2.084    drst
    SLICE_X47Y101        FDCE                                         f  current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  current_state_reg[0]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y101        FDCE (Remov_fdce_C_CLR)     -0.159     1.592    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.184ns (30.790%)  route 0.414ns (69.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.567     1.486    deb2/CLK
    SLICE_X49Y99         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  deb2/Q3_reg/Q
                         net (fo=4, routed)           0.169     1.797    deb2/Q3
    SLICE_X49Y99         LUT2 (Prop_lut2_I1_O)        0.043     1.840 f  deb2/current_state[2]_i_2/O
                         net (fo=5, routed)           0.244     2.084    drst
    SLICE_X47Y101        FDCE                                         f  current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  current_state_reg[1]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y101        FDCE (Remov_fdce_C_CLR)     -0.159     1.592    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.184ns (30.790%)  route 0.414ns (69.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.567     1.486    deb2/CLK
    SLICE_X49Y99         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  deb2/Q3_reg/Q
                         net (fo=4, routed)           0.169     1.797    deb2/Q3
    SLICE_X49Y99         LUT2 (Prop_lut2_I1_O)        0.043     1.840 f  deb2/current_state[2]_i_2/O
                         net (fo=5, routed)           0.244     2.084    drst
    SLICE_X47Y101        FDCE                                         f  current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  current_state_reg[2]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y101        FDCE (Remov_fdce_C_CLR)     -0.159     1.592    current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv01/clk_div_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.184ns (33.683%)  route 0.362ns (66.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.567     1.486    deb2/CLK
    SLICE_X49Y99         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  deb2/Q3_reg/Q
                         net (fo=4, routed)           0.169     1.797    deb2/Q3
    SLICE_X49Y99         LUT2 (Prop_lut2_I1_O)        0.043     1.840 f  deb2/current_state[2]_i_2/O
                         net (fo=5, routed)           0.193     2.033    fdiv01/AR[0]
    SLICE_X49Y98         FDCE                                         f  fdiv01/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.838     2.003    fdiv01/CLK
    SLICE_X49Y98         FDCE                                         r  fdiv01/clk_div_reg/C
                         clock pessimism             -0.500     1.502    
    SLICE_X49Y98         FDCE (Remov_fdce_C_CLR)     -0.159     1.343    fdiv01/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdiv1/clk_div_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.184ns (33.683%)  route 0.362ns (66.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.567     1.486    deb2/CLK
    SLICE_X49Y99         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  deb2/Q3_reg/Q
                         net (fo=4, routed)           0.169     1.797    deb2/Q3
    SLICE_X49Y99         LUT2 (Prop_lut2_I1_O)        0.043     1.840 f  deb2/current_state[2]_i_2/O
                         net (fo=5, routed)           0.193     2.033    fdiv1/AR[0]
    SLICE_X49Y98         FDCE                                         f  fdiv1/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.838     2.003    fdiv1/CLK
    SLICE_X49Y98         FDCE                                         r  fdiv1/clk_div_reg/C
                         clock pessimism             -0.500     1.502    
    SLICE_X49Y98         FDCE (Remov_fdce_C_CLR)     -0.159     1.343    fdiv1/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.689    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 send3_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.377ns  (logic 5.044ns (44.334%)  route 6.333ns (55.666%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y106        LDCE                         0.000     0.000 r  send3_reg[1]/G
    SLICE_X46Y106        LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  send3_reg[1]/Q
                         net (fo=3, routed)           1.039     1.866    deb1/send3[1]
    SLICE_X45Y104        LUT6 (Prop_lut6_I2_O)        0.124     1.990 r  deb1/g0_b0_i_15/O
                         net (fo=1, routed)           0.000     1.990    deb1/g0_b0_i_15_n_0
    SLICE_X45Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     2.207 r  deb1/g0_b0_i_5/O
                         net (fo=7, routed)           0.985     3.192    deb1/ses/INPUT_DECODER[4]
    SLICE_X40Y104        LUT5 (Prop_lut5_I4_O)        0.299     3.491 r  deb1/g0_b6/O
                         net (fo=1, routed)           4.310     7.800    cat_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    11.377 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.377    cat[6]
    T10                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send3_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.325ns  (logic 5.255ns (46.407%)  route 6.069ns (53.593%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y106        LDCE                         0.000     0.000 r  send3_reg[1]/G
    SLICE_X46Y106        LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  send3_reg[1]/Q
                         net (fo=3, routed)           1.039     1.866    deb1/send3[1]
    SLICE_X45Y104        LUT6 (Prop_lut6_I2_O)        0.124     1.990 r  deb1/g0_b0_i_15/O
                         net (fo=1, routed)           0.000     1.990    deb1/g0_b0_i_15_n_0
    SLICE_X45Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     2.207 r  deb1/g0_b0_i_5/O
                         net (fo=7, routed)           0.984     3.190    deb1/ses/INPUT_DECODER[4]
    SLICE_X40Y104        LUT5 (Prop_lut5_I4_O)        0.329     3.519 r  deb1/g0_b5/O
                         net (fo=1, routed)           4.047     7.566    cat_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758    11.325 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.325    cat[5]
    R10                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send4_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.155ns  (logic 5.258ns (47.132%)  route 5.898ns (52.868%))
  Logic Levels:           5  (LDCE=1 LUT5=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        LDCE                         0.000     0.000 r  send4_reg[0]/G
    SLICE_X46Y103        LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  send4_reg[0]/Q
                         net (fo=2, routed)           0.817     1.644    deb1/g0_b0_i_3_0[0]
    SLICE_X45Y103        LUT5 (Prop_lut5_I4_O)        0.124     1.768 r  deb1/g0_b0_i_9/O
                         net (fo=1, routed)           0.000     1.768    deb1/g0_b0_i_9_n_0
    SLICE_X45Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     1.985 r  deb1/g0_b0_i_2/O
                         net (fo=7, routed)           1.179     3.164    deb1/ses/INPUT_DECODER[1]
    SLICE_X40Y104        LUT5 (Prop_lut5_I1_O)        0.327     3.491 r  deb1/g0_b1/O
                         net (fo=1, routed)           3.902     7.393    cat_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763    11.155 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.155    cat[1]
    T11                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send4_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.466ns  (logic 5.001ns (47.780%)  route 5.465ns (52.220%))
  Logic Levels:           5  (LDCE=1 LUT5=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        LDCE                         0.000     0.000 r  send4_reg[0]/G
    SLICE_X46Y103        LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  send4_reg[0]/Q
                         net (fo=2, routed)           0.817     1.644    deb1/g0_b0_i_3_0[0]
    SLICE_X45Y103        LUT5 (Prop_lut5_I4_O)        0.124     1.768 r  deb1/g0_b0_i_9/O
                         net (fo=1, routed)           0.000     1.768    deb1/g0_b0_i_9_n_0
    SLICE_X45Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     1.985 r  deb1/g0_b0_i_2/O
                         net (fo=7, routed)           1.182     3.167    deb1/ses/INPUT_DECODER[1]
    SLICE_X40Y104        LUT5 (Prop_lut5_I1_O)        0.299     3.466 r  deb1/g0_b2/O
                         net (fo=1, routed)           3.467     6.932    cat_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    10.466 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.466    cat[2]
    P15                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send4_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.125ns  (logic 5.253ns (51.885%)  route 4.872ns (48.115%))
  Logic Levels:           5  (LDCE=1 LUT5=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        LDCE                         0.000     0.000 r  send4_reg[0]/G
    SLICE_X46Y103        LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  send4_reg[0]/Q
                         net (fo=2, routed)           0.817     1.644    deb1/g0_b0_i_3_0[0]
    SLICE_X45Y103        LUT5 (Prop_lut5_I4_O)        0.124     1.768 r  deb1/g0_b0_i_9/O
                         net (fo=1, routed)           0.000     1.768    deb1/g0_b0_i_9_n_0
    SLICE_X45Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     1.985 r  deb1/g0_b0_i_2/O
                         net (fo=7, routed)           1.182     3.167    deb1/ses/INPUT_DECODER[1]
    SLICE_X40Y104        LUT5 (Prop_lut5_I1_O)        0.327     3.494 r  deb1/g0_b3/O
                         net (fo=1, routed)           2.873     6.367    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    10.125 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.125    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send4_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.655ns  (logic 5.004ns (51.830%)  route 4.651ns (48.170%))
  Logic Levels:           5  (LDCE=1 LUT5=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        LDCE                         0.000     0.000 r  send4_reg[0]/G
    SLICE_X46Y103        LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  send4_reg[0]/Q
                         net (fo=2, routed)           0.817     1.644    deb1/g0_b0_i_3_0[0]
    SLICE_X45Y103        LUT5 (Prop_lut5_I4_O)        0.124     1.768 r  deb1/g0_b0_i_9/O
                         net (fo=1, routed)           0.000     1.768    deb1/g0_b0_i_9_n_0
    SLICE_X45Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     1.985 r  deb1/g0_b0_i_2/O
                         net (fo=7, routed)           1.179     3.164    deb1/ses/INPUT_DECODER[1]
    SLICE_X40Y104        LUT5 (Prop_lut5_I1_O)        0.299     3.463 r  deb1/g0_b0/O
                         net (fo=1, routed)           2.655     6.118    cat_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     9.655 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.655    cat[0]
    L18                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send3_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.637ns  (logic 4.960ns (51.471%)  route 4.677ns (48.529%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y106        LDCE                         0.000     0.000 r  send3_reg[1]/G
    SLICE_X46Y106        LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  send3_reg[1]/Q
                         net (fo=3, routed)           1.039     1.866    deb1/send3[1]
    SLICE_X45Y104        LUT6 (Prop_lut6_I2_O)        0.124     1.990 r  deb1/g0_b0_i_15/O
                         net (fo=1, routed)           0.000     1.990    deb1/g0_b0_i_15_n_0
    SLICE_X45Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     2.207 r  deb1/g0_b0_i_5/O
                         net (fo=7, routed)           0.984     3.190    deb1/ses/INPUT_DECODER[4]
    SLICE_X40Y104        LUT5 (Prop_lut5_I4_O)        0.299     3.489 r  deb1/g0_b4/O
                         net (fo=1, routed)           2.654     6.144    cat_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.637 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.637    cat[4]
    K16                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT2_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send7_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.509ns  (logic 1.138ns (20.658%)  route 4.371ns (79.342%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y107        FDRE                         0.000     0.000 r  CNT2_reg[28]/C
    SLICE_X42Y107        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  CNT2_reg[28]/Q
                         net (fo=4, routed)           0.647     1.165    CNT2_reg[28]
    SLICE_X43Y106        LUT2 (Prop_lut2_I0_O)        0.124     1.289 f  send0_reg[1]_i_9/O
                         net (fo=1, routed)           0.665     1.954    send0_reg[1]_i_9_n_0
    SLICE_X43Y106        LUT6 (Prop_lut6_I3_O)        0.124     2.078 f  send0_reg[1]_i_3/O
                         net (fo=1, routed)           1.074     3.151    send0_reg[1]_i_3_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.275 r  send0_reg[1]_i_2/O
                         net (fo=7, routed)           0.761     4.036    send0_reg[1]_i_2_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124     4.160 r  send7_reg[1]_i_2/O
                         net (fo=1, routed)           0.656     4.816    send7_reg[1]_i_2_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I2_O)        0.124     4.940 r  send7_reg[1]_i_1/O
                         net (fo=1, routed)           0.569     5.509    send7__0[1]
    SLICE_X47Y102        LDCE                                         r  send7_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT2_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send7_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.353ns  (logic 1.138ns (21.257%)  route 4.215ns (78.743%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y107        FDRE                         0.000     0.000 r  CNT2_reg[28]/C
    SLICE_X42Y107        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  CNT2_reg[28]/Q
                         net (fo=4, routed)           0.647     1.165    CNT2_reg[28]
    SLICE_X43Y106        LUT2 (Prop_lut2_I0_O)        0.124     1.289 f  send0_reg[1]_i_9/O
                         net (fo=1, routed)           0.665     1.954    send0_reg[1]_i_9_n_0
    SLICE_X43Y106        LUT6 (Prop_lut6_I3_O)        0.124     2.078 f  send0_reg[1]_i_3/O
                         net (fo=1, routed)           1.074     3.151    send0_reg[1]_i_3_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.275 r  send0_reg[1]_i_2/O
                         net (fo=7, routed)           0.796     4.071    send0_reg[1]_i_2_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I5_O)        0.124     4.195 f  send7_reg[0]_i_3/O
                         net (fo=1, routed)           0.655     4.850    send7_reg[0]_i_3_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I5_O)        0.124     4.974 r  send7_reg[0]_i_1/O
                         net (fo=1, routed)           0.379     5.353    send7__0[0]
    SLICE_X47Y102        LDCE                                         r  send7_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT2_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send7_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.344ns  (logic 1.388ns (25.971%)  route 3.956ns (74.029%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y107        FDRE                         0.000     0.000 r  CNT2_reg[28]/C
    SLICE_X42Y107        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  CNT2_reg[28]/Q
                         net (fo=4, routed)           0.647     1.165    CNT2_reg[28]
    SLICE_X43Y106        LUT2 (Prop_lut2_I0_O)        0.124     1.289 f  send0_reg[1]_i_9/O
                         net (fo=1, routed)           0.665     1.954    send0_reg[1]_i_9_n_0
    SLICE_X43Y106        LUT6 (Prop_lut6_I3_O)        0.124     2.078 f  send0_reg[1]_i_3/O
                         net (fo=1, routed)           1.074     3.151    send0_reg[1]_i_3_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.275 r  send0_reg[1]_i_2/O
                         net (fo=7, routed)           0.656     3.931    send0_reg[1]_i_2_n_0
    SLICE_X46Y103        LUT5 (Prop_lut5_I3_O)        0.150     4.081 r  send7_reg[3]_i_3/O
                         net (fo=2, routed)           0.444     4.526    send7_reg[3]_i_3_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I5_O)        0.348     4.874 r  send7_reg[3]_i_1/O
                         net (fo=1, routed)           0.471     5.344    send7__0[3]
    SLICE_X45Y102        LDCE                                         r  send7_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CNT1_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CNT1_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE                         0.000     0.000 r  CNT1_reg[14]/C
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CNT1_reg[14]/Q
                         net (fo=6, routed)           0.134     0.275    CNT1_reg[14]
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  CNT1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    CNT1_reg[12]_i_1_n_5
    SLICE_X44Y97         FDRE                                         r  CNT1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT1_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CNT1_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE                         0.000     0.000 r  CNT1_reg[30]/C
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CNT1_reg[30]/Q
                         net (fo=6, routed)           0.134     0.275    CNT1_reg[30]
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  CNT1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    CNT1_reg[28]_i_1_n_5
    SLICE_X44Y101        FDRE                                         r  CNT1_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT1_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CNT1_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE                         0.000     0.000 r  CNT1_reg[22]/C
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CNT1_reg[22]/Q
                         net (fo=6, routed)           0.134     0.275    CNT1_reg[22]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  CNT1_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    CNT1_reg[20]_i_1_n_5
    SLICE_X44Y99         FDRE                                         r  CNT1_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT1_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CNT1_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE                         0.000     0.000 r  CNT1_reg[26]/C
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CNT1_reg[26]/Q
                         net (fo=6, routed)           0.134     0.275    CNT1_reg[26]
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  CNT1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    CNT1_reg[24]_i_1_n_5
    SLICE_X44Y100        FDRE                                         r  CNT1_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CNT1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE                         0.000     0.000 r  CNT1_reg[2]/C
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CNT1_reg[2]/Q
                         net (fo=4, routed)           0.134     0.275    CNT1_reg[2]
    SLICE_X44Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  CNT1_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     0.386    CNT1_reg[0]_i_3_n_5
    SLICE_X44Y94         FDRE                                         r  CNT1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CNT1_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.252ns (63.360%)  route 0.146ns (36.640%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE                         0.000     0.000 r  CNT1_reg[10]/C
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CNT1_reg[10]/Q
                         net (fo=6, routed)           0.146     0.287    CNT1_reg[10]
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.398 r  CNT1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.398    CNT1_reg[8]_i_1_n_5
    SLICE_X44Y96         FDRE                                         r  CNT1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CNT1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.252ns (63.360%)  route 0.146ns (36.640%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE                         0.000     0.000 r  CNT1_reg[6]/C
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CNT1_reg[6]/Q
                         net (fo=6, routed)           0.146     0.287    CNT1_reg[6]
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.398 r  CNT1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.398    CNT1_reg[4]_i_1_n_5
    SLICE_X44Y95         FDRE                                         r  CNT1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CNT2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  CNT2_reg[2]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CNT2_reg[2]/Q
                         net (fo=10, routed)          0.127     0.291    CNT2_reg[2]
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  CNT2_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.401    CNT2_reg[0]_i_2_n_5
    SLICE_X42Y100        FDRE                                         r  CNT2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT2_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CNT2_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y107        FDRE                         0.000     0.000 r  CNT2_reg[30]/C
    SLICE_X42Y107        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CNT2_reg[30]/Q
                         net (fo=4, routed)           0.127     0.291    CNT2_reg[30]
    SLICE_X42Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  CNT2_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    CNT2_reg[28]_i_1_n_5
    SLICE_X42Y107        FDRE                                         r  CNT2_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT1_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CNT1_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.252ns (61.630%)  route 0.157ns (38.370%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE                         0.000     0.000 r  CNT1_reg[18]/C
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CNT1_reg[18]/Q
                         net (fo=6, routed)           0.157     0.298    CNT1_reg[18]
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.409 r  CNT1_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.409    CNT1_reg[16]_i_1_n_5
    SLICE_X44Y98         FDRE                                         r  CNT1_reg[18]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           179 Endpoints
Min Delay           179 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 deb1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.681ns  (logic 4.668ns (39.961%)  route 7.013ns (60.039%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.625     5.227    deb1/CLK
    SLICE_X37Y102        FDRE                                         r  deb1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     5.683 r  deb1/counter_reg[15]/Q
                         net (fo=20, routed)          1.706     7.389    deb1/sel0[1]
    SLICE_X46Y105        LUT6 (Prop_lut6_I3_O)        0.124     7.513 r  deb1/g0_b0_i_11/O
                         net (fo=1, routed)           0.000     7.513    deb1/g0_b0_i_11_n_0
    SLICE_X46Y105        MUXF7 (Prop_muxf7_I1_O)      0.214     7.727 r  deb1/g0_b0_i_3/O
                         net (fo=7, routed)           0.998     8.725    deb1/ses/INPUT_DECODER[2]
    SLICE_X40Y104        LUT5 (Prop_lut5_I2_O)        0.297     9.022 r  deb1/g0_b6/O
                         net (fo=1, routed)           4.310    13.332    cat_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.909 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.909    cat[6]
    T10                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.473ns  (logic 4.878ns (42.522%)  route 6.594ns (57.478%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.625     5.227    deb1/CLK
    SLICE_X37Y102        FDRE                                         r  deb1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     5.683 r  deb1/counter_reg[15]/Q
                         net (fo=20, routed)          1.706     7.389    deb1/sel0[1]
    SLICE_X46Y105        LUT6 (Prop_lut6_I3_O)        0.124     7.513 r  deb1/g0_b0_i_11/O
                         net (fo=1, routed)           0.000     7.513    deb1/g0_b0_i_11_n_0
    SLICE_X46Y105        MUXF7 (Prop_muxf7_I1_O)      0.214     7.727 r  deb1/g0_b0_i_3/O
                         net (fo=7, routed)           0.842     8.569    deb1/ses/INPUT_DECODER[2]
    SLICE_X40Y104        LUT5 (Prop_lut5_I2_O)        0.326     8.895 r  deb1/g0_b5/O
                         net (fo=1, routed)           4.047    12.942    cat_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758    16.700 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.700    cat[5]
    R10                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.312ns  (logic 4.887ns (43.199%)  route 6.425ns (56.801%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.625     5.227    deb1/CLK
    SLICE_X37Y102        FDRE                                         r  deb1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     5.683 r  deb1/counter_reg[14]/Q
                         net (fo=20, routed)          1.517     7.200    deb1/sel0[0]
    SLICE_X45Y105        LUT6 (Prop_lut6_I4_O)        0.124     7.324 r  deb1/g0_b0_i_13/O
                         net (fo=1, routed)           0.000     7.324    deb1/g0_b0_i_13_n_0
    SLICE_X45Y105        MUXF7 (Prop_muxf7_I1_O)      0.217     7.541 r  deb1/g0_b0_i_4/O
                         net (fo=7, routed)           1.007     8.548    deb1/ses/INPUT_DECODER[3]
    SLICE_X40Y104        LUT5 (Prop_lut5_I3_O)        0.327     8.875 r  deb1/g0_b1/O
                         net (fo=1, routed)           3.902    12.777    cat_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763    16.539 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.539    cat[1]
    T11                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.613ns  (logic 4.630ns (43.622%)  route 5.983ns (56.378%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.625     5.227    deb1/CLK
    SLICE_X37Y102        FDRE                                         r  deb1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     5.683 r  deb1/counter_reg[14]/Q
                         net (fo=20, routed)          1.517     7.200    deb1/sel0[0]
    SLICE_X45Y105        LUT6 (Prop_lut6_I4_O)        0.124     7.324 r  deb1/g0_b0_i_13/O
                         net (fo=1, routed)           0.000     7.324    deb1/g0_b0_i_13_n_0
    SLICE_X45Y105        MUXF7 (Prop_muxf7_I1_O)      0.217     7.541 r  deb1/g0_b0_i_4/O
                         net (fo=7, routed)           1.000     8.541    deb1/ses/INPUT_DECODER[3]
    SLICE_X40Y104        LUT5 (Prop_lut5_I3_O)        0.299     8.840 r  deb1/g0_b2/O
                         net (fo=1, routed)           3.467    12.306    cat_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.840 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.840    cat[2]
    P15                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.272ns  (logic 4.882ns (47.531%)  route 5.390ns (52.469%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.625     5.227    deb1/CLK
    SLICE_X37Y102        FDRE                                         r  deb1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     5.683 r  deb1/counter_reg[14]/Q
                         net (fo=20, routed)          1.517     7.200    deb1/sel0[0]
    SLICE_X45Y105        LUT6 (Prop_lut6_I4_O)        0.124     7.324 r  deb1/g0_b0_i_13/O
                         net (fo=1, routed)           0.000     7.324    deb1/g0_b0_i_13_n_0
    SLICE_X45Y105        MUXF7 (Prop_muxf7_I1_O)      0.217     7.541 r  deb1/g0_b0_i_4/O
                         net (fo=7, routed)           1.000     8.541    deb1/ses/INPUT_DECODER[3]
    SLICE_X40Y104        LUT5 (Prop_lut5_I3_O)        0.327     8.868 r  deb1/g0_b3/O
                         net (fo=1, routed)           2.873    11.741    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    15.499 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.499    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.812ns  (logic 4.633ns (47.220%)  route 5.179ns (52.780%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.625     5.227    deb1/CLK
    SLICE_X37Y102        FDRE                                         r  deb1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     5.683 r  deb1/counter_reg[14]/Q
                         net (fo=20, routed)          1.517     7.200    deb1/sel0[0]
    SLICE_X45Y105        LUT6 (Prop_lut6_I4_O)        0.124     7.324 r  deb1/g0_b0_i_13/O
                         net (fo=1, routed)           0.000     7.324    deb1/g0_b0_i_13_n_0
    SLICE_X45Y105        MUXF7 (Prop_muxf7_I1_O)      0.217     7.541 r  deb1/g0_b0_i_4/O
                         net (fo=7, routed)           1.007     8.548    deb1/ses/INPUT_DECODER[3]
    SLICE_X40Y104        LUT5 (Prop_lut5_I3_O)        0.299     8.847 r  deb1/g0_b0/O
                         net (fo=1, routed)           2.655    11.502    cat_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    15.039 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.039    cat[0]
    L18                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.786ns  (logic 4.584ns (46.844%)  route 5.202ns (53.156%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.625     5.227    deb1/CLK
    SLICE_X37Y102        FDRE                                         r  deb1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     5.683 r  deb1/counter_reg[15]/Q
                         net (fo=20, routed)          1.706     7.389    deb1/sel0[1]
    SLICE_X46Y105        LUT6 (Prop_lut6_I3_O)        0.124     7.513 r  deb1/g0_b0_i_11/O
                         net (fo=1, routed)           0.000     7.513    deb1/g0_b0_i_11_n_0
    SLICE_X46Y105        MUXF7 (Prop_muxf7_I1_O)      0.214     7.727 r  deb1/g0_b0_i_3/O
                         net (fo=7, routed)           0.842     8.569    deb1/ses/INPUT_DECODER[2]
    SLICE_X40Y104        LUT5 (Prop_lut5_I2_O)        0.297     8.866 r  deb1/g0_b4/O
                         net (fo=1, routed)           2.654    11.520    cat_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.013 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.013    cat[4]
    K16                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.559ns  (logic 4.154ns (43.462%)  route 5.404ns (56.538%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.624     5.226    deb1/CLK
    SLICE_X37Y103        FDRE                                         r  deb1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  deb1/counter_reg[16]/Q
                         net (fo=15, routed)          0.955     6.637    deb1/sel0[2]
    SLICE_X46Y103        LUT3 (Prop_lut3_I2_O)        0.124     6.761 r  deb1/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.450    11.211    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.785 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.785    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.284ns  (logic 4.366ns (47.030%)  route 4.918ns (52.970%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.625     5.227    deb1/CLK
    SLICE_X37Y102        FDRE                                         r  deb1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     5.683 f  deb1/counter_reg[14]/Q
                         net (fo=20, routed)          1.000     6.683    deb1/sel0[0]
    SLICE_X28Y102        LUT3 (Prop_lut3_I1_O)        0.154     6.837 r  deb1/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.918    10.755    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.756    14.511 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.511    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.575ns  (logic 4.360ns (50.844%)  route 4.215ns (49.156%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.625     5.227    deb1/CLK
    SLICE_X37Y102        FDRE                                         r  deb1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     5.683 r  deb1/counter_reg[14]/Q
                         net (fo=20, routed)          1.194     6.877    deb1/sel0[0]
    SLICE_X28Y102        LUT3 (Prop_lut3_I1_O)        0.152     7.029 r  deb1/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.022    10.050    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.752    13.802 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.802    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.186ns (38.100%)  route 0.302ns (61.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.563     1.482    clk_IBUF_BUFG
    SLICE_X43Y102        FDRE                                         r  p2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  p2_reg[0]/Q
                         net (fo=4, routed)           0.190     1.814    p2_reg_n_0_[0]
    SLICE_X47Y103        LUT6 (Prop_lut6_I4_O)        0.045     1.859 r  send0_reg[0]_i_1/O
                         net (fo=1, routed)           0.112     1.971    send0_reg[0]_i_1_n_0
    SLICE_X46Y103        LDCE                                         r  send0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ok2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.186ns (36.486%)  route 0.324ns (63.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.563     1.482    clk_IBUF_BUFG
    SLICE_X43Y102        FDRE                                         r  p2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  p2_reg[2]/Q
                         net (fo=3, routed)           0.153     1.776    p2_reg_n_0_[2]
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.045     1.821 r  ok2_reg_i_1/O
                         net (fo=3, routed)           0.171     1.992    eqOp
    SLICE_X47Y103        LDCE                                         r  ok2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT1_reg[24]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.186ns (34.523%)  route 0.353ns (65.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.561     1.480    clk_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  current_state_reg[1]/Q
                         net (fo=54, routed)          0.187     1.808    current_state[1]
    SLICE_X45Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.853 r  CNT1[0]_i_2/O
                         net (fo=66, routed)          0.166     2.019    CNT1[0]_i_2_n_0
    SLICE_X44Y100        FDRE                                         r  CNT1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT1_reg[25]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.186ns (34.523%)  route 0.353ns (65.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.561     1.480    clk_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  current_state_reg[1]/Q
                         net (fo=54, routed)          0.187     1.808    current_state[1]
    SLICE_X45Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.853 r  CNT1[0]_i_2/O
                         net (fo=66, routed)          0.166     2.019    CNT1[0]_i_2_n_0
    SLICE_X44Y100        FDRE                                         r  CNT1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT1_reg[26]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.186ns (34.523%)  route 0.353ns (65.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.561     1.480    clk_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  current_state_reg[1]/Q
                         net (fo=54, routed)          0.187     1.808    current_state[1]
    SLICE_X45Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.853 r  CNT1[0]_i_2/O
                         net (fo=66, routed)          0.166     2.019    CNT1[0]_i_2_n_0
    SLICE_X44Y100        FDRE                                         r  CNT1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT1_reg[27]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.186ns (34.523%)  route 0.353ns (65.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.561     1.480    clk_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  current_state_reg[1]/Q
                         net (fo=54, routed)          0.187     1.808    current_state[1]
    SLICE_X45Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.853 r  CNT1[0]_i_2/O
                         net (fo=66, routed)          0.166     2.019    CNT1[0]_i_2_n_0
    SLICE_X44Y100        FDRE                                         r  CNT1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.185ns (34.041%)  route 0.358ns (65.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.562     1.481    clk_IBUF_BUFG
    SLICE_X44Y103        FDRE                                         r  seq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  seq_reg[3]/Q
                         net (fo=3, routed)           0.299     1.922    seq_reg_n_0_[3]
    SLICE_X46Y105        LUT3 (Prop_lut3_I1_O)        0.044     1.966 r  send3_reg[2]_i_1/O
                         net (fo=1, routed)           0.059     2.025    send3_reg[2]_i_1_n_0
    SLICE_X47Y105        LDCE                                         r  send3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.186ns (32.274%)  route 0.390ns (67.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.563     1.482    clk_IBUF_BUFG
    SLICE_X43Y102        FDRE                                         r  p2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  p2_reg[2]/Q
                         net (fo=3, routed)           0.277     1.901    p2_reg_n_0_[2]
    SLICE_X45Y103        LUT5 (Prop_lut5_I4_O)        0.045     1.946 r  send2_reg[0]_i_1/O
                         net (fo=1, routed)           0.113     2.059    send2_reg[0]_i_1_n_0
    SLICE_X46Y103        LDCE                                         r  send2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT2_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.186ns (31.871%)  route 0.398ns (68.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.561     1.480    clk_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  current_state_reg[1]/Q
                         net (fo=54, routed)          0.187     1.808    current_state[1]
    SLICE_X45Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.853 r  CNT1[0]_i_2/O
                         net (fo=66, routed)          0.211     2.064    CNT1[0]_i_2_n_0
    SLICE_X42Y100        FDRE                                         r  CNT2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT2_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.186ns (31.871%)  route 0.398ns (68.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.561     1.480    clk_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  current_state_reg[1]/Q
                         net (fo=54, routed)          0.187     1.808    current_state[1]
    SLICE_X45Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.853 r  CNT1[0]_i_2/O
                         net (fo=66, routed)          0.211     2.064    CNT1[0]_i_2_n_0
    SLICE_X42Y100        FDRE                                         r  CNT2_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rannr/nr_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.766ns  (logic 1.467ns (25.451%)  route 4.298ns (74.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          4.298     5.766    rannr/AR[0]
    SLICE_X61Y90         FDPE                                         f  rannr/nr_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.507     4.930    rannr/CLK
    SLICE_X61Y90         FDPE                                         r  rannr/nr_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rannr/nr_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.766ns  (logic 1.467ns (25.451%)  route 4.298ns (74.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          4.298     5.766    rannr/AR[0]
    SLICE_X61Y90         FDCE                                         f  rannr/nr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.507     4.930    rannr/CLK
    SLICE_X61Y90         FDCE                                         r  rannr/nr_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rannr/nr_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.766ns  (logic 1.467ns (25.451%)  route 4.298ns (74.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          4.298     5.766    rannr/AR[0]
    SLICE_X61Y90         FDPE                                         f  rannr/nr_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.507     4.930    rannr/CLK
    SLICE_X61Y90         FDPE                                         r  rannr/nr_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rannr/nr_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.620ns  (logic 1.467ns (26.109%)  route 4.153ns (73.891%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          4.153     5.620    rannr/AR[0]
    SLICE_X61Y89         FDCE                                         f  rannr/nr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.507     4.930    rannr/CLK
    SLICE_X61Y89         FDCE                                         r  rannr/nr_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rannr/nr_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.486ns  (logic 1.467ns (26.748%)  route 4.019ns (73.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          4.019     5.486    rannr/AR[0]
    SLICE_X61Y91         FDCE                                         f  rannr/nr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.508     4.931    rannr/CLK
    SLICE_X61Y91         FDCE                                         r  rannr/nr_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rannr/nr_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.486ns  (logic 1.467ns (26.748%)  route 4.019ns (73.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          4.019     5.486    rannr/AR[0]
    SLICE_X61Y91         FDCE                                         f  rannr/nr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.508     4.931    rannr/CLK
    SLICE_X61Y91         FDCE                                         r  rannr/nr_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rannr/nr_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.486ns  (logic 1.467ns (26.748%)  route 4.019ns (73.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          4.019     5.486    rannr/AR[0]
    SLICE_X61Y91         FDCE                                         f  rannr/nr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.508     4.931    rannr/CLK
    SLICE_X61Y91         FDCE                                         r  rannr/nr_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rannr/nr_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.325ns  (logic 1.467ns (27.555%)  route 3.858ns (72.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          3.858     5.325    rannr/AR[0]
    SLICE_X61Y92         FDCE                                         f  rannr/nr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.508     4.931    rannr/CLK
    SLICE_X61Y92         FDCE                                         r  rannr/nr_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rannr/nr_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.325ns  (logic 1.467ns (27.555%)  route 3.858ns (72.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          3.858     5.325    rannr/AR[0]
    SLICE_X61Y92         FDCE                                         f  rannr/nr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.508     4.931    rannr/CLK
    SLICE_X61Y92         FDCE                                         r  rannr/nr_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rannr/nr_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.325ns  (logic 1.467ns (27.555%)  route 3.858ns (72.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          3.858     5.325    rannr/AR[0]
    SLICE_X61Y92         FDCE                                         f  rannr/nr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.508     4.931    rannr/CLK
    SLICE_X61Y92         FDCE                                         r  rannr/nr_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CNT1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rand_nr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.231ns (34.923%)  route 0.430ns (65.077%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE                         0.000     0.000 r  CNT1_reg[3]/C
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CNT1_reg[3]/Q
                         net (fo=6, routed)           0.189     0.330    CNT1_reg[3]
    SLICE_X45Y97         LUT6 (Prop_lut6_I4_O)        0.045     0.375 f  rand_nr[2]_i_7/O
                         net (fo=1, routed)           0.049     0.424    rand_nr[2]_i_7_n_0
    SLICE_X45Y97         LUT5 (Prop_lut5_I3_O)        0.045     0.469 r  rand_nr[2]_i_3/O
                         net (fo=7, routed)           0.192     0.661    seq0
    SLICE_X47Y93         FDRE                                         r  rand_nr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.837     2.002    clk_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  rand_nr_reg[1]/C

Slack:                    inf
  Source:                 CNT1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rand_nr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.231ns (34.923%)  route 0.430ns (65.077%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE                         0.000     0.000 r  CNT1_reg[3]/C
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CNT1_reg[3]/Q
                         net (fo=6, routed)           0.189     0.330    CNT1_reg[3]
    SLICE_X45Y97         LUT6 (Prop_lut6_I4_O)        0.045     0.375 f  rand_nr[2]_i_7/O
                         net (fo=1, routed)           0.049     0.424    rand_nr[2]_i_7_n_0
    SLICE_X45Y97         LUT5 (Prop_lut5_I3_O)        0.045     0.469 r  rand_nr[2]_i_3/O
                         net (fo=7, routed)           0.192     0.661    seq0
    SLICE_X47Y93         FDRE                                         r  rand_nr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.837     2.002    clk_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  rand_nr_reg[2]/C

Slack:                    inf
  Source:                 CNT1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rand_nr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.231ns (34.356%)  route 0.441ns (65.644%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE                         0.000     0.000 r  CNT1_reg[3]/C
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CNT1_reg[3]/Q
                         net (fo=6, routed)           0.189     0.330    CNT1_reg[3]
    SLICE_X45Y97         LUT6 (Prop_lut6_I4_O)        0.045     0.375 f  rand_nr[2]_i_7/O
                         net (fo=1, routed)           0.049     0.424    rand_nr[2]_i_7_n_0
    SLICE_X45Y97         LUT5 (Prop_lut5_I3_O)        0.045     0.469 r  rand_nr[2]_i_3/O
                         net (fo=7, routed)           0.203     0.672    seq0
    SLICE_X49Y97         FDRE                                         r  rand_nr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.838     2.003    clk_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  rand_nr_reg[0]/C

Slack:                    inf
  Source:                 ok1_reg/G
                            (positive level-sensitive latch)
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.375ns (50.441%)  route 0.368ns (49.559%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        LDCE                         0.000     0.000 r  ok1_reg/G
    SLICE_X47Y103        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  ok1_reg/Q
                         net (fo=5, routed)           0.213     0.433    ok1
    SLICE_X47Y103        LUT4 (Prop_lut4_I3_O)        0.045     0.478 f  current_state[2]_i_5/O
                         net (fo=2, routed)           0.155     0.633    deb1/current_state_reg[2]_0
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.110     0.743 r  deb1/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.743    next_state[0]
    SLICE_X47Y101        FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  current_state_reg[0]/C

Slack:                    inf
  Source:                 CNT1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seq_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.231ns (28.422%)  route 0.582ns (71.578%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE                         0.000     0.000 r  CNT1_reg[3]/C
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CNT1_reg[3]/Q
                         net (fo=6, routed)           0.189     0.330    CNT1_reg[3]
    SLICE_X45Y97         LUT6 (Prop_lut6_I4_O)        0.045     0.375 f  rand_nr[2]_i_7/O
                         net (fo=1, routed)           0.049     0.424    rand_nr[2]_i_7_n_0
    SLICE_X45Y97         LUT5 (Prop_lut5_I3_O)        0.045     0.469 r  rand_nr[2]_i_3/O
                         net (fo=7, routed)           0.344     0.813    seq0
    SLICE_X44Y103        FDRE                                         r  seq_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.831     1.997    clk_IBUF_BUFG
    SLICE_X44Y103        FDRE                                         r  seq_reg[1]/C

Slack:                    inf
  Source:                 CNT1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seq_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.231ns (28.422%)  route 0.582ns (71.578%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE                         0.000     0.000 r  CNT1_reg[3]/C
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CNT1_reg[3]/Q
                         net (fo=6, routed)           0.189     0.330    CNT1_reg[3]
    SLICE_X45Y97         LUT6 (Prop_lut6_I4_O)        0.045     0.375 f  rand_nr[2]_i_7/O
                         net (fo=1, routed)           0.049     0.424    rand_nr[2]_i_7_n_0
    SLICE_X45Y97         LUT5 (Prop_lut5_I3_O)        0.045     0.469 r  rand_nr[2]_i_3/O
                         net (fo=7, routed)           0.344     0.813    seq0
    SLICE_X44Y103        FDRE                                         r  seq_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.831     1.997    clk_IBUF_BUFG
    SLICE_X44Y103        FDRE                                         r  seq_reg[2]/C

Slack:                    inf
  Source:                 CNT1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seq_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.231ns (28.422%)  route 0.582ns (71.578%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE                         0.000     0.000 r  CNT1_reg[3]/C
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CNT1_reg[3]/Q
                         net (fo=6, routed)           0.189     0.330    CNT1_reg[3]
    SLICE_X45Y97         LUT6 (Prop_lut6_I4_O)        0.045     0.375 f  rand_nr[2]_i_7/O
                         net (fo=1, routed)           0.049     0.424    rand_nr[2]_i_7_n_0
    SLICE_X45Y97         LUT5 (Prop_lut5_I3_O)        0.045     0.469 r  rand_nr[2]_i_3/O
                         net (fo=7, routed)           0.344     0.813    seq0
    SLICE_X44Y103        FDRE                                         r  seq_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.831     1.997    clk_IBUF_BUFG
    SLICE_X44Y103        FDRE                                         r  seq_reg[3]/C

Slack:                    inf
  Source:                 CNT1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seq_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.279ns (33.341%)  route 0.558ns (66.659%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE                         0.000     0.000 r  CNT1_reg[3]/C
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CNT1_reg[3]/Q
                         net (fo=6, routed)           0.189     0.330    CNT1_reg[3]
    SLICE_X45Y97         LUT6 (Prop_lut6_I4_O)        0.045     0.375 f  rand_nr[2]_i_7/O
                         net (fo=1, routed)           0.049     0.424    rand_nr[2]_i_7_n_0
    SLICE_X45Y97         LUT5 (Prop_lut5_I3_O)        0.045     0.469 r  rand_nr[2]_i_3/O
                         net (fo=7, routed)           0.320     0.789    seq0
    SLICE_X49Y104        LUT5 (Prop_lut5_I1_O)        0.048     0.837 r  seq[0]_i_1/O
                         net (fo=1, routed)           0.000     0.837    seq[0]_i_1_n_0
    SLICE_X49Y104        FDRE                                         r  seq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.831     1.996    clk_IBUF_BUFG
    SLICE_X49Y104        FDRE                                         r  seq_reg[0]/C

Slack:                    inf
  Source:                 CNT1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.399ns (45.466%)  route 0.479ns (54.534%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE                         0.000     0.000 r  CNT1_reg[12]/C
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CNT1_reg[12]/Q
                         net (fo=6, routed)           0.170     0.311    CNT1_reg[12]
    SLICE_X42Y96         LUT2 (Prop_lut2_I1_O)        0.049     0.360 r  current_state[2]_i_26/O
                         net (fo=1, routed)           0.000     0.360    current_state[2]_i_26_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.444 r  current_state_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     0.444    current_state_reg[2]_i_15_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.484 r  current_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.484    current_state_reg[2]_i_6_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.524 r  current_state_reg[2]_i_3/CO[3]
                         net (fo=3, routed)           0.309     0.833    deb1/CO[0]
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.045     0.878 r  deb1/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.878    next_state[2]
    SLICE_X47Y101        FDCE                                         r  current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  current_state_reg[2]/C

Slack:                    inf
  Source:                 CNT1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.399ns (41.408%)  route 0.565ns (58.592%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE                         0.000     0.000 r  CNT1_reg[12]/C
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CNT1_reg[12]/Q
                         net (fo=6, routed)           0.170     0.311    CNT1_reg[12]
    SLICE_X42Y96         LUT2 (Prop_lut2_I1_O)        0.049     0.360 r  current_state[2]_i_26/O
                         net (fo=1, routed)           0.000     0.360    current_state[2]_i_26_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.444 r  current_state_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     0.444    current_state_reg[2]_i_15_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.484 r  current_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.484    current_state_reg[2]_i_6_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.524 f  current_state_reg[2]_i_3/CO[3]
                         net (fo=3, routed)           0.395     0.919    deb1/CO[0]
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.045     0.964 r  deb1/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.964    next_state[1]
    SLICE_X47Y101        FDCE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  current_state_reg[1]/C





