/*
 * ZETALOG's Personal COPYRIGHT
 *
 * Copyright (c) 2019
 *    ZETALOG - "Lv ZHENG".  All rights reserved.
 *    Author: Lv "Zetalog" Zheng
 *    Internet: zhenglv@hotmail.com
 *
 * This COPYRIGHT used to protect Personal Intelligence Rights.
 * Redistribution and use in source and binary forms with or without
 * modification, are permitted provided that the following conditions are
 * met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. All advertising materials mentioning features or use of this software
 *    must display the following acknowledgement:
 *    This product includes software developed by the Lv "Zetalog" ZHENG.
 * 3. Neither the name of this software nor the names of its developers may
 *    be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 * 4. Permission of redistribution and/or reuse of souce code partially only
 *    granted to the developer(s) in the companies ZETALOG worked.
 * 5. Any modification of this software should be published to ZETALOG unless
 *    the above copyright notice is no longer declaimed.
 *
 * THIS SOFTWARE IS PROVIDED BY THE ZETALOG AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE ZETALOG OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 * @(#)tsc.h: DUOWEN specific mandatory TSC definition
 * $Id: tsc.h,v 1.1 2019-09-02 14:52:00 zhenglv Exp $
 */

#ifndef __TSC_DUOWEN_H_INCLUDE__
#define __TSC_DUOWEN_H_INCLUDE__

#include <target/arch.h>
#include <target/clk.h>
#include <asm/mach/tmr.h>
#include <asm/clint.h>

#define DW_TIMERS_BASE		IMC_TIMER_BASE
#define DW_TIMERS_SIZE		0x14
#define DW_TIMERS_WIDTH		32
#define DW_TIMERS_TSC		0
#define DW_TIMERS_TSC_CLK	TIMER3_CLK

/* Define the khz frequency of tickClk (zTime) from simulated target's
 * point of view.
 */
#ifdef CONFIG_DUOWEN_ZTIME_TARGET_3200MHZ
#define SIM_TICK_FREQ		3200000
#endif
/* Define the khz frequency of tickClk (zTime) from simulating host's
 * point of view.
 */
#ifdef SIM_TICK_FREQ
#ifdef CONFIG_DUOWEN_ZTIME_HOST_1991KHZ
#define TSC_SIM_RATIO		(SIM_TICK_FREQ / 1991)
#endif
#ifdef CONFIG_DUOWEN_ZTIME_HOST_1690KHZ
#define TSC_SIM_RATIO		(SIM_TICK_FREQ / 1690)
#endif
#endif /* SIM_TICK_FREQ */

#ifdef TSC_SIM_RATIO
#define __TSC_FREQ		XO_CLK_FREQ / TSC_SIM_RATIO
#else
#define __TSC_FREQ		XO_CLK_FREQ
#endif
#define TSC_FREQ		(__TSC_FREQ / 1000) /* kHz based */
/* TMR and CLINT are all implemented as 64-bit timestamp */
#define TSC_MAX			ULL(0xFFFFFFFFFFFFFFFF)

#ifndef __ASSEMBLY__
#define tsc_hw_ctrl_init()	board_init_timestamp()
#if defined(CONFIG_RISCV_COUNTERS) || defined(CONFIG_SBI)
#define tsc_hw_read_counter()	rdtime()
#else /* CONFIG_RISCV_COUNTERS || CONFIG_SBI */
#ifdef CONFIG_DUOWEN_IMC
#define tsc_hw_read_counter()	tmr_read_counter()
#endif /* CONFIG_DUOWEN_IMC */
#ifdef CONFIG_DUOWEN_APC
#define tsc_hw_read_counter()	clint_read_mtime()
#endif /* CONFIG_DUOWEN_APC */
#endif /* CONFIG_RISCV_COUNTERS || CONFIG_SBI */
#endif /* __ASSEMBLY__ */

#endif /* __TSC_DUOWEN_H_INCLUDE__ */
