
exercise_3.1-pwm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004880  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003dc  08004a10  08004a10  00014a10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004dec  08004dec  000201fc  2**0
                  CONTENTS
  4 .ARM          00000000  08004dec  08004dec  000201fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004dec  08004dec  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004dec  08004dec  00014dec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004df0  08004df0  00014df0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  08004df4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000134  200001fc  08004ff0  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000330  08004ff0  00020330  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006a5a  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000fbe  00000000  00000000  00026c86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008c0  00000000  00000000  00027c48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000828  00000000  00000000  00028508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003edc  00000000  00000000  00028d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006466  00000000  00000000  0002cc0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005af25  00000000  00000000  00033072  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0008df97  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003758  00000000  00000000  0008dfe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001fc 	.word	0x200001fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080049f8 	.word	0x080049f8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000200 	.word	0x20000200
 80001cc:	080049f8 	.word	0x080049f8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <GPIO_Init>:
  *         GPIO_Pin_0->GPIO_Pin_2, GPIO_Pin_4, GPIO_Pin_6, GPIO_Pin_9 
  *                       and GPIO_Pin_10 for GPIOF.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{ 
 8000ba8:	b480      	push	{r7}
 8000baa:	b087      	sub	sp, #28
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
 8000bb0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	617b      	str	r3, [r7, #20]
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	613b      	str	r3, [r7, #16]
 8000bba:	2300      	movs	r3, #0
 8000bbc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /*-------------------------- Configure the port pins -----------------------*/
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	617b      	str	r3, [r7, #20]
 8000bc2:	e07c      	b.n	8000cbe <GPIO_Init+0x116>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	697b      	ldr	r3, [r7, #20]
 8000bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bcc:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	693a      	ldr	r2, [r7, #16]
 8000bd4:	4013      	ands	r3, r2
 8000bd6:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000bd8:	68fa      	ldr	r2, [r7, #12]
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	429a      	cmp	r2, r3
 8000bde:	d16b      	bne.n	8000cb8 <GPIO_Init+0x110>
    {
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	791b      	ldrb	r3, [r3, #4]
 8000be4:	2b01      	cmp	r3, #1
 8000be6:	d003      	beq.n	8000bf0 <GPIO_Init+0x48>
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	791b      	ldrb	r3, [r3, #4]
 8000bec:	2b02      	cmp	r3, #2
 8000bee:	d134      	bne.n	8000c5a <GPIO_Init+0xb2>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	689a      	ldr	r2, [r3, #8]
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	005b      	lsls	r3, r3, #1
 8000bf8:	2103      	movs	r1, #3
 8000bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8000bfe:	43db      	mvns	r3, r3
 8000c00:	401a      	ands	r2, r3
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	689a      	ldr	r2, [r3, #8]
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	795b      	ldrb	r3, [r3, #5]
 8000c0e:	4619      	mov	r1, r3
 8000c10:	697b      	ldr	r3, [r7, #20]
 8000c12:	005b      	lsls	r3, r3, #1
 8000c14:	fa01 f303 	lsl.w	r3, r1, r3
 8000c18:	431a      	orrs	r2, r3
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos));
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	889b      	ldrh	r3, [r3, #4]
 8000c22:	b29a      	uxth	r2, r3
 8000c24:	697b      	ldr	r3, [r7, #20]
 8000c26:	b29b      	uxth	r3, r3
 8000c28:	4619      	mov	r1, r3
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	408b      	lsls	r3, r1
 8000c2e:	b29b      	uxth	r3, r3
 8000c30:	43db      	mvns	r3, r3
 8000c32:	b29b      	uxth	r3, r3
 8000c34:	4013      	ands	r3, r2
 8000c36:	b29a      	uxth	r2, r3
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	889b      	ldrh	r3, [r3, #4]
 8000c40:	b29a      	uxth	r2, r3
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	799b      	ldrb	r3, [r3, #6]
 8000c46:	4619      	mov	r1, r3
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	b29b      	uxth	r3, r3
 8000c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c50:	b29b      	uxth	r3, r3
 8000c52:	4313      	orrs	r3, r2
 8000c54:	b29a      	uxth	r2, r3
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	809a      	strh	r2, [r3, #4]
      }
      
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681a      	ldr	r2, [r3, #0]
 8000c5e:	697b      	ldr	r3, [r7, #20]
 8000c60:	005b      	lsls	r3, r3, #1
 8000c62:	2103      	movs	r1, #3
 8000c64:	fa01 f303 	lsl.w	r3, r1, r3
 8000c68:	43db      	mvns	r3, r3
 8000c6a:	401a      	ands	r2, r3
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681a      	ldr	r2, [r3, #0]
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	791b      	ldrb	r3, [r3, #4]
 8000c78:	4619      	mov	r1, r3
 8000c7a:	697b      	ldr	r3, [r7, #20]
 8000c7c:	005b      	lsls	r3, r3, #1
 8000c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c82:	431a      	orrs	r2, r3
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	601a      	str	r2, [r3, #0]

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	68da      	ldr	r2, [r3, #12]
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	b29b      	uxth	r3, r3
 8000c90:	005b      	lsls	r3, r3, #1
 8000c92:	2103      	movs	r1, #3
 8000c94:	fa01 f303 	lsl.w	r3, r1, r3
 8000c98:	43db      	mvns	r3, r3
 8000c9a:	401a      	ands	r2, r3
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	68da      	ldr	r2, [r3, #12]
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	79db      	ldrb	r3, [r3, #7]
 8000ca8:	4619      	mov	r1, r3
 8000caa:	697b      	ldr	r3, [r7, #20]
 8000cac:	005b      	lsls	r3, r3, #1
 8000cae:	fa01 f303 	lsl.w	r3, r1, r3
 8000cb2:	431a      	orrs	r2, r3
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	3301      	adds	r3, #1
 8000cbc:	617b      	str	r3, [r7, #20]
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	2b0f      	cmp	r3, #15
 8000cc2:	f67f af7f 	bls.w	8000bc4 <GPIO_Init+0x1c>
    }
  }
}
 8000cc6:	bf00      	nop
 8000cc8:	bf00      	nop
 8000cca:	371c      	adds	r7, #28
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr

08000cd4 <GPIO_StructInit>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b083      	sub	sp, #12
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ce2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	2202      	movs	r2, #2
 8000cee:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	71da      	strb	r2, [r3, #7]
}
 8000cfc:	bf00      	nop
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr

08000d08 <GPIO_PinAFConfig>:
  *        for the detailed mapping of the system and peripherals alternate 
  *        function I/O pins.
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b085      	sub	sp, #20
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	460b      	mov	r3, r1
 8000d12:	807b      	strh	r3, [r7, #2]
 8000d14:	4613      	mov	r3, r2
 8000d16:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8000d20:	787a      	ldrb	r2, [r7, #1]
 8000d22:	887b      	ldrh	r3, [r7, #2]
 8000d24:	f003 0307 	and.w	r3, r3, #7
 8000d28:	009b      	lsls	r3, r3, #2
 8000d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2e:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8000d30:	887b      	ldrh	r3, [r7, #2]
 8000d32:	08db      	lsrs	r3, r3, #3
 8000d34:	b29b      	uxth	r3, r3
 8000d36:	461a      	mov	r2, r3
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	3208      	adds	r2, #8
 8000d3c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000d40:	887b      	ldrh	r3, [r7, #2]
 8000d42:	f003 0307 	and.w	r3, r3, #7
 8000d46:	009b      	lsls	r3, r3, #2
 8000d48:	210f      	movs	r1, #15
 8000d4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d4e:	43db      	mvns	r3, r3
 8000d50:	8879      	ldrh	r1, [r7, #2]
 8000d52:	08c9      	lsrs	r1, r1, #3
 8000d54:	b289      	uxth	r1, r1
 8000d56:	4608      	mov	r0, r1
 8000d58:	ea02 0103 	and.w	r1, r2, r3
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	f100 0208 	add.w	r2, r0, #8
 8000d62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000d66:	887b      	ldrh	r3, [r7, #2]
 8000d68:	08db      	lsrs	r3, r3, #3
 8000d6a:	b29b      	uxth	r3, r3
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	3208      	adds	r2, #8
 8000d72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d76:	68fa      	ldr	r2, [r7, #12]
 8000d78:	4313      	orrs	r3, r2
 8000d7a:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000d7c:	887b      	ldrh	r3, [r7, #2]
 8000d7e:	08db      	lsrs	r3, r3, #3
 8000d80:	b29b      	uxth	r3, r3
 8000d82:	461a      	mov	r2, r3
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	3208      	adds	r2, #8
 8000d88:	68b9      	ldr	r1, [r7, #8]
 8000d8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000d8e:	bf00      	nop
 8000d90:	3714      	adds	r7, #20
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
	...

08000d9c <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b08b      	sub	sp, #44	; 0x2c
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 8000da4:	2300      	movs	r3, #0
 8000da6:	623b      	str	r3, [r7, #32]
 8000da8:	2300      	movs	r3, #0
 8000daa:	61fb      	str	r3, [r7, #28]
 8000dac:	2300      	movs	r3, #0
 8000dae:	61bb      	str	r3, [r7, #24]
 8000db0:	2300      	movs	r3, #0
 8000db2:	617b      	str	r3, [r7, #20]
 8000db4:	2300      	movs	r3, #0
 8000db6:	613b      	str	r3, [r7, #16]
 8000db8:	2300      	movs	r3, #0
 8000dba:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t apb2presc = 0, ahbpresc = 0;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	60fb      	str	r3, [r7, #12]
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	60bb      	str	r3, [r7, #8]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000dc4:	4b8b      	ldr	r3, [pc, #556]	; (8000ff4 <RCC_GetClocksFreq+0x258>)
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	f003 030c 	and.w	r3, r3, #12
 8000dcc:	623b      	str	r3, [r7, #32]
  
  switch (tmp)
 8000dce:	6a3b      	ldr	r3, [r7, #32]
 8000dd0:	2b08      	cmp	r3, #8
 8000dd2:	d011      	beq.n	8000df8 <RCC_GetClocksFreq+0x5c>
 8000dd4:	6a3b      	ldr	r3, [r7, #32]
 8000dd6:	2b08      	cmp	r3, #8
 8000dd8:	d837      	bhi.n	8000e4a <RCC_GetClocksFreq+0xae>
 8000dda:	6a3b      	ldr	r3, [r7, #32]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d003      	beq.n	8000de8 <RCC_GetClocksFreq+0x4c>
 8000de0:	6a3b      	ldr	r3, [r7, #32]
 8000de2:	2b04      	cmp	r3, #4
 8000de4:	d004      	beq.n	8000df0 <RCC_GetClocksFreq+0x54>
 8000de6:	e030      	b.n	8000e4a <RCC_GetClocksFreq+0xae>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	4a83      	ldr	r2, [pc, #524]	; (8000ff8 <RCC_GetClocksFreq+0x25c>)
 8000dec:	601a      	str	r2, [r3, #0]
      break;
 8000dee:	e030      	b.n	8000e52 <RCC_GetClocksFreq+0xb6>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	4a81      	ldr	r2, [pc, #516]	; (8000ff8 <RCC_GetClocksFreq+0x25c>)
 8000df4:	601a      	str	r2, [r3, #0]
      break;
 8000df6:	e02c      	b.n	8000e52 <RCC_GetClocksFreq+0xb6>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8000df8:	4b7e      	ldr	r3, [pc, #504]	; (8000ff4 <RCC_GetClocksFreq+0x258>)
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000e00:	61fb      	str	r3, [r7, #28]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000e02:	4b7c      	ldr	r3, [pc, #496]	; (8000ff4 <RCC_GetClocksFreq+0x258>)
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e0a:	61bb      	str	r3, [r7, #24]
      pllmull = ( pllmull >> 18) + 2;
 8000e0c:	69fb      	ldr	r3, [r7, #28]
 8000e0e:	0c9b      	lsrs	r3, r3, #18
 8000e10:	3302      	adds	r3, #2
 8000e12:	61fb      	str	r3, [r7, #28]
      
      if (pllsource == 0x00)
 8000e14:	69bb      	ldr	r3, [r7, #24]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d105      	bne.n	8000e26 <RCC_GetClocksFreq+0x8a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 8000e1a:	69fb      	ldr	r3, [r7, #28]
 8000e1c:	4a77      	ldr	r2, [pc, #476]	; (8000ffc <RCC_GetClocksFreq+0x260>)
 8000e1e:	fb02 f303 	mul.w	r3, r2, r3
 8000e22:	627b      	str	r3, [r7, #36]	; 0x24
 8000e24:	e00d      	b.n	8000e42 <RCC_GetClocksFreq+0xa6>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8000e26:	4b73      	ldr	r3, [pc, #460]	; (8000ff4 <RCC_GetClocksFreq+0x258>)
 8000e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e2a:	f003 030f 	and.w	r3, r3, #15
 8000e2e:	3301      	adds	r3, #1
 8000e30:	617b      	str	r3, [r7, #20]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 8000e32:	4a71      	ldr	r2, [pc, #452]	; (8000ff8 <RCC_GetClocksFreq+0x25c>)
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	fb02 f303 	mul.w	r3, r2, r3
 8000e40:	627b      	str	r3, [r7, #36]	; 0x24
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e46:	601a      	str	r2, [r3, #0]
      break;
 8000e48:	e003      	b.n	8000e52 <RCC_GetClocksFreq+0xb6>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	4a6a      	ldr	r2, [pc, #424]	; (8000ff8 <RCC_GetClocksFreq+0x25c>)
 8000e4e:	601a      	str	r2, [r3, #0]
      break;
 8000e50:	bf00      	nop
  }
    /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000e52:	4b68      	ldr	r3, [pc, #416]	; (8000ff4 <RCC_GetClocksFreq+0x258>)
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000e5a:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8000e5c:	6a3b      	ldr	r3, [r7, #32]
 8000e5e:	091b      	lsrs	r3, r3, #4
 8000e60:	623b      	str	r3, [r7, #32]
  ahbpresc = APBAHBPrescTable[tmp]; 
 8000e62:	4a67      	ldr	r2, [pc, #412]	; (8001000 <RCC_GetClocksFreq+0x264>)
 8000e64:	6a3b      	ldr	r3, [r7, #32]
 8000e66:	4413      	add	r3, r2
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	b2db      	uxtb	r3, r3
 8000e6c:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> ahbpresc;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681a      	ldr	r2, [r3, #0]
 8000e72:	68bb      	ldr	r3, [r7, #8]
 8000e74:	40da      	lsrs	r2, r3
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000e7a:	4b5e      	ldr	r3, [pc, #376]	; (8000ff4 <RCC_GetClocksFreq+0x258>)
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000e82:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 8;
 8000e84:	6a3b      	ldr	r3, [r7, #32]
 8000e86:	0a1b      	lsrs	r3, r3, #8
 8000e88:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 8000e8a:	4a5d      	ldr	r2, [pc, #372]	; (8001000 <RCC_GetClocksFreq+0x264>)
 8000e8c:	6a3b      	ldr	r3, [r7, #32]
 8000e8e:	4413      	add	r3, r2
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	b2db      	uxtb	r3, r3
 8000e94:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	685a      	ldr	r2, [r3, #4]
 8000e9a:	693b      	ldr	r3, [r7, #16]
 8000e9c:	40da      	lsrs	r2, r3
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	609a      	str	r2, [r3, #8]
  
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000ea2:	4b54      	ldr	r3, [pc, #336]	; (8000ff4 <RCC_GetClocksFreq+0x258>)
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000eaa:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 11;
 8000eac:	6a3b      	ldr	r3, [r7, #32]
 8000eae:	0adb      	lsrs	r3, r3, #11
 8000eb0:	623b      	str	r3, [r7, #32]
  apb2presc = APBAHBPrescTable[tmp];
 8000eb2:	4a53      	ldr	r2, [pc, #332]	; (8001000 <RCC_GetClocksFreq+0x264>)
 8000eb4:	6a3b      	ldr	r3, [r7, #32]
 8000eb6:	4413      	add	r3, r2
 8000eb8:	781b      	ldrb	r3, [r3, #0]
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> apb2presc;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	685a      	ldr	r2, [r3, #4]
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	40da      	lsrs	r2, r3
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	60da      	str	r2, [r3, #12]
  
  /* Get ADC12CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE12;
 8000eca:	4b4a      	ldr	r3, [pc, #296]	; (8000ff4 <RCC_GetClocksFreq+0x258>)
 8000ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ece:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8000ed2:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8000ed4:	6a3b      	ldr	r3, [r7, #32]
 8000ed6:	091b      	lsrs	r3, r3, #4
 8000ed8:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8000eda:	4a4a      	ldr	r2, [pc, #296]	; (8001004 <RCC_GetClocksFreq+0x268>)
 8000edc:	6a3b      	ldr	r3, [r7, #32]
 8000ede:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ee2:	b29b      	uxth	r3, r3
 8000ee4:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8000ee6:	693b      	ldr	r3, [r7, #16]
 8000ee8:	f003 0310 	and.w	r3, r3, #16
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d006      	beq.n	8000efe <RCC_GetClocksFreq+0x162>
  {
     /* ADC12CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC12CLK_Frequency = pllclk / presc;
 8000ef0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	fbb2 f2f3 	udiv	r2, r2, r3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	611a      	str	r2, [r3, #16]
 8000efc:	e003      	b.n	8000f06 <RCC_GetClocksFreq+0x16a>
  }
  else
  {
   /* ADC12CLK clock frequency is AHB clock */
     RCC_Clocks->ADC12CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	611a      	str	r2, [r3, #16]
  }
  
  /* Get ADC34CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE34;
 8000f06:	4b3b      	ldr	r3, [pc, #236]	; (8000ff4 <RCC_GetClocksFreq+0x258>)
 8000f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f0a:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 8000f0e:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 9;
 8000f10:	6a3b      	ldr	r3, [r7, #32]
 8000f12:	0a5b      	lsrs	r3, r3, #9
 8000f14:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8000f16:	4a3b      	ldr	r2, [pc, #236]	; (8001004 <RCC_GetClocksFreq+0x268>)
 8000f18:	6a3b      	ldr	r3, [r7, #32]
 8000f1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f1e:	b29b      	uxth	r3, r3
 8000f20:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8000f22:	693b      	ldr	r3, [r7, #16]
 8000f24:	f003 0310 	and.w	r3, r3, #16
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d006      	beq.n	8000f3a <RCC_GetClocksFreq+0x19e>
  {
     /* ADC34CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC34CLK_Frequency = pllclk / presc;
 8000f2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f2e:	693b      	ldr	r3, [r7, #16]
 8000f30:	fbb2 f2f3 	udiv	r2, r2, r3
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	615a      	str	r2, [r3, #20]
 8000f38:	e003      	b.n	8000f42 <RCC_GetClocksFreq+0x1a6>
  }
  else
  {
   /* ADC34CLK clock frequency is AHB clock */
     RCC_Clocks->ADC34CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681a      	ldr	r2, [r3, #0]
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	615a      	str	r2, [r3, #20]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 8000f42:	4b2c      	ldr	r3, [pc, #176]	; (8000ff4 <RCC_GetClocksFreq+0x258>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f46:	f003 0310 	and.w	r3, r3, #16
 8000f4a:	2b10      	cmp	r3, #16
 8000f4c:	d003      	beq.n	8000f56 <RCC_GetClocksFreq+0x1ba>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4a29      	ldr	r2, [pc, #164]	; (8000ff8 <RCC_GetClocksFreq+0x25c>)
 8000f52:	619a      	str	r2, [r3, #24]
 8000f54:	e003      	b.n	8000f5e <RCC_GetClocksFreq+0x1c2>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681a      	ldr	r2, [r3, #0]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	619a      	str	r2, [r3, #24]
  }

  /* I2C2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C2SW) != RCC_CFGR3_I2C2SW)
 8000f5e:	4b25      	ldr	r3, [pc, #148]	; (8000ff4 <RCC_GetClocksFreq+0x258>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f62:	f003 0320 	and.w	r3, r3, #32
 8000f66:	2b20      	cmp	r3, #32
 8000f68:	d003      	beq.n	8000f72 <RCC_GetClocksFreq+0x1d6>
  {
    /* I2C2 Clock is HSI Osc. */
    RCC_Clocks->I2C2CLK_Frequency = HSI_VALUE;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4a22      	ldr	r2, [pc, #136]	; (8000ff8 <RCC_GetClocksFreq+0x25c>)
 8000f6e:	61da      	str	r2, [r3, #28]
 8000f70:	e003      	b.n	8000f7a <RCC_GetClocksFreq+0x1de>
  }
  else
  {
    /* I2C2 Clock is System Clock */
    RCC_Clocks->I2C2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681a      	ldr	r2, [r3, #0]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	61da      	str	r2, [r3, #28]
  }
  
    /* TIM1CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM1SW) == RCC_CFGR3_TIM1SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 8000f7a:	4b1e      	ldr	r3, [pc, #120]	; (8000ff4 <RCC_GetClocksFreq+0x258>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000f86:	d10d      	bne.n	8000fa4 <RCC_GetClocksFreq+0x208>
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f8e:	429a      	cmp	r2, r3
 8000f90:	d108      	bne.n	8000fa4 <RCC_GetClocksFreq+0x208>
  && (apb2presc == ahbpresc)) 
 8000f92:	68fa      	ldr	r2, [r7, #12]
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	429a      	cmp	r2, r3
 8000f98:	d104      	bne.n	8000fa4 <RCC_GetClocksFreq+0x208>
  {
    /* TIM1 Clock is 2 * pllclk */
    RCC_Clocks->TIM1CLK_Frequency = pllclk * 2;
 8000f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f9c:	005a      	lsls	r2, r3, #1
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	621a      	str	r2, [r3, #32]
 8000fa2:	e003      	b.n	8000fac <RCC_GetClocksFreq+0x210>
  }
  else
  {
    /* TIM1 Clock is APB2 clock. */
    RCC_Clocks->TIM1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	68da      	ldr	r2, [r3, #12]
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	621a      	str	r2, [r3, #32]
  }

    /* TIM8CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM8SW) == RCC_CFGR3_TIM8SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 8000fac:	4b11      	ldr	r3, [pc, #68]	; (8000ff4 <RCC_GetClocksFreq+0x258>)
 8000fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000fb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000fb8:	d10d      	bne.n	8000fd6 <RCC_GetClocksFreq+0x23a>
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d108      	bne.n	8000fd6 <RCC_GetClocksFreq+0x23a>
  && (apb2presc == ahbpresc))
 8000fc4:	68fa      	ldr	r2, [r7, #12]
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	d104      	bne.n	8000fd6 <RCC_GetClocksFreq+0x23a>
  {
    /* TIM8 Clock is 2 * pllclk */
    RCC_Clocks->TIM8CLK_Frequency = pllclk * 2;
 8000fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fce:	005a      	lsls	r2, r3, #1
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	625a      	str	r2, [r3, #36]	; 0x24
 8000fd4:	e003      	b.n	8000fde <RCC_GetClocksFreq+0x242>
  }
  else
  {
    /* TIM8 Clock is APB2 clock. */
    RCC_Clocks->TIM8CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	68da      	ldr	r2, [r3, #12]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	625a      	str	r2, [r3, #36]	; 0x24
  }
  
  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 8000fde:	4b05      	ldr	r3, [pc, #20]	; (8000ff4 <RCC_GetClocksFreq+0x258>)
 8000fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe2:	f003 0303 	and.w	r3, r3, #3
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d10e      	bne.n	8001008 <RCC_GetClocksFreq+0x26c>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	68da      	ldr	r2, [r3, #12]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	629a      	str	r2, [r3, #40]	; 0x28
 8000ff2:	e028      	b.n	8001046 <RCC_GetClocksFreq+0x2aa>
 8000ff4:	40021000 	.word	0x40021000
 8000ff8:	007a1200 	.word	0x007a1200
 8000ffc:	003d0900 	.word	0x003d0900
 8001000:	20000000 	.word	0x20000000
 8001004:	20000010 	.word	0x20000010
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 8001008:	4b6c      	ldr	r3, [pc, #432]	; (80011bc <RCC_GetClocksFreq+0x420>)
 800100a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100c:	f003 0303 	and.w	r3, r3, #3
 8001010:	2b01      	cmp	r3, #1
 8001012:	d104      	bne.n	800101e <RCC_GetClocksFreq+0x282>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	629a      	str	r2, [r3, #40]	; 0x28
 800101c:	e013      	b.n	8001046 <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 800101e:	4b67      	ldr	r3, [pc, #412]	; (80011bc <RCC_GetClocksFreq+0x420>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001022:	f003 0303 	and.w	r3, r3, #3
 8001026:	2b02      	cmp	r3, #2
 8001028:	d104      	bne.n	8001034 <RCC_GetClocksFreq+0x298>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001030:	629a      	str	r2, [r3, #40]	; 0x28
 8001032:	e008      	b.n	8001046 <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 8001034:	4b61      	ldr	r3, [pc, #388]	; (80011bc <RCC_GetClocksFreq+0x420>)
 8001036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001038:	f003 0303 	and.w	r3, r3, #3
 800103c:	2b03      	cmp	r3, #3
 800103e:	d102      	bne.n	8001046 <RCC_GetClocksFreq+0x2aa>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	4a5f      	ldr	r2, [pc, #380]	; (80011c0 <RCC_GetClocksFreq+0x424>)
 8001044:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 8001046:	4b5d      	ldr	r3, [pc, #372]	; (80011bc <RCC_GetClocksFreq+0x420>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800104e:	2b00      	cmp	r3, #0
 8001050:	d104      	bne.n	800105c <RCC_GetClocksFreq+0x2c0>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	689a      	ldr	r2, [r3, #8]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	62da      	str	r2, [r3, #44]	; 0x2c
 800105a:	e021      	b.n	80010a0 <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 800105c:	4b57      	ldr	r3, [pc, #348]	; (80011bc <RCC_GetClocksFreq+0x420>)
 800105e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001060:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001064:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001068:	d104      	bne.n	8001074 <RCC_GetClocksFreq+0x2d8>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	62da      	str	r2, [r3, #44]	; 0x2c
 8001072:	e015      	b.n	80010a0 <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 8001074:	4b51      	ldr	r3, [pc, #324]	; (80011bc <RCC_GetClocksFreq+0x420>)
 8001076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001078:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800107c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001080:	d104      	bne.n	800108c <RCC_GetClocksFreq+0x2f0>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001088:	62da      	str	r2, [r3, #44]	; 0x2c
 800108a:	e009      	b.n	80010a0 <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 800108c:	4b4b      	ldr	r3, [pc, #300]	; (80011bc <RCC_GetClocksFreq+0x420>)
 800108e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001090:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001094:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001098:	d102      	bne.n	80010a0 <RCC_GetClocksFreq+0x304>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	4a48      	ldr	r2, [pc, #288]	; (80011c0 <RCC_GetClocksFreq+0x424>)
 800109e:	62da      	str	r2, [r3, #44]	; 0x2c
  }    

  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 80010a0:	4b46      	ldr	r3, [pc, #280]	; (80011bc <RCC_GetClocksFreq+0x420>)
 80010a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d104      	bne.n	80010b6 <RCC_GetClocksFreq+0x31a>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	689a      	ldr	r2, [r3, #8]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	631a      	str	r2, [r3, #48]	; 0x30
 80010b4:	e021      	b.n	80010fa <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 80010b6:	4b41      	ldr	r3, [pc, #260]	; (80011bc <RCC_GetClocksFreq+0x420>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ba:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80010be:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80010c2:	d104      	bne.n	80010ce <RCC_GetClocksFreq+0x332>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	631a      	str	r2, [r3, #48]	; 0x30
 80010cc:	e015      	b.n	80010fa <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 80010ce:	4b3b      	ldr	r3, [pc, #236]	; (80011bc <RCC_GetClocksFreq+0x420>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d2:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80010d6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80010da:	d104      	bne.n	80010e6 <RCC_GetClocksFreq+0x34a>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80010e2:	631a      	str	r2, [r3, #48]	; 0x30
 80010e4:	e009      	b.n	80010fa <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 80010e6:	4b35      	ldr	r3, [pc, #212]	; (80011bc <RCC_GetClocksFreq+0x420>)
 80010e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ea:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80010ee:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80010f2:	d102      	bne.n	80010fa <RCC_GetClocksFreq+0x35e>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	4a32      	ldr	r2, [pc, #200]	; (80011c0 <RCC_GetClocksFreq+0x424>)
 80010f8:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
    /* UART4CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == 0x0)
 80010fa:	4b30      	ldr	r3, [pc, #192]	; (80011bc <RCC_GetClocksFreq+0x420>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fe:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001102:	2b00      	cmp	r3, #0
 8001104:	d104      	bne.n	8001110 <RCC_GetClocksFreq+0x374>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	689a      	ldr	r2, [r3, #8]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	635a      	str	r2, [r3, #52]	; 0x34
 800110e:	e021      	b.n	8001154 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_0)
 8001110:	4b2a      	ldr	r3, [pc, #168]	; (80011bc <RCC_GetClocksFreq+0x420>)
 8001112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001114:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001118:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800111c:	d104      	bne.n	8001128 <RCC_GetClocksFreq+0x38c>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	635a      	str	r2, [r3, #52]	; 0x34
 8001126:	e015      	b.n	8001154 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_1)
 8001128:	4b24      	ldr	r3, [pc, #144]	; (80011bc <RCC_GetClocksFreq+0x420>)
 800112a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001130:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001134:	d104      	bne.n	8001140 <RCC_GetClocksFreq+0x3a4>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->UART4CLK_Frequency = LSE_VALUE;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800113c:	635a      	str	r2, [r3, #52]	; 0x34
 800113e:	e009      	b.n	8001154 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW)
 8001140:	4b1e      	ldr	r3, [pc, #120]	; (80011bc <RCC_GetClocksFreq+0x420>)
 8001142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001144:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001148:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800114c:	d102      	bne.n	8001154 <RCC_GetClocksFreq+0x3b8>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART4CLK_Frequency = HSI_VALUE;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4a1b      	ldr	r2, [pc, #108]	; (80011c0 <RCC_GetClocksFreq+0x424>)
 8001152:	635a      	str	r2, [r3, #52]	; 0x34
  }   
  
  /* UART5CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == 0x0)
 8001154:	4b19      	ldr	r3, [pc, #100]	; (80011bc <RCC_GetClocksFreq+0x420>)
 8001156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001158:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800115c:	2b00      	cmp	r3, #0
 800115e:	d104      	bne.n	800116a <RCC_GetClocksFreq+0x3ce>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	689a      	ldr	r2, [r3, #8]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	639a      	str	r2, [r3, #56]	; 0x38
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
  } 
}
 8001168:	e021      	b.n	80011ae <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_0)
 800116a:	4b14      	ldr	r3, [pc, #80]	; (80011bc <RCC_GetClocksFreq+0x420>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116e:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8001172:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001176:	d104      	bne.n	8001182 <RCC_GetClocksFreq+0x3e6>
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681a      	ldr	r2, [r3, #0]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001180:	e015      	b.n	80011ae <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_1)
 8001182:	4b0e      	ldr	r3, [pc, #56]	; (80011bc <RCC_GetClocksFreq+0x420>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001186:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800118a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800118e:	d104      	bne.n	800119a <RCC_GetClocksFreq+0x3fe>
    RCC_Clocks->UART5CLK_Frequency = LSE_VALUE;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001196:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001198:	e009      	b.n	80011ae <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
 800119a:	4b08      	ldr	r3, [pc, #32]	; (80011bc <RCC_GetClocksFreq+0x420>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119e:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80011a2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80011a6:	d102      	bne.n	80011ae <RCC_GetClocksFreq+0x412>
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	4a05      	ldr	r2, [pc, #20]	; (80011c0 <RCC_GetClocksFreq+0x424>)
 80011ac:	639a      	str	r2, [r3, #56]	; 0x38
}
 80011ae:	bf00      	nop
 80011b0:	372c      	adds	r7, #44	; 0x2c
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	40021000 	.word	0x40021000
 80011c0:	007a1200 	.word	0x007a1200

080011c4 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
 80011cc:	460b      	mov	r3, r1
 80011ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80011d0:	78fb      	ldrb	r3, [r7, #3]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d006      	beq.n	80011e4 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 80011d6:	4b0a      	ldr	r3, [pc, #40]	; (8001200 <RCC_AHBPeriphClockCmd+0x3c>)
 80011d8:	695a      	ldr	r2, [r3, #20]
 80011da:	4909      	ldr	r1, [pc, #36]	; (8001200 <RCC_AHBPeriphClockCmd+0x3c>)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	4313      	orrs	r3, r2
 80011e0:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 80011e2:	e006      	b.n	80011f2 <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 80011e4:	4b06      	ldr	r3, [pc, #24]	; (8001200 <RCC_AHBPeriphClockCmd+0x3c>)
 80011e6:	695a      	ldr	r2, [r3, #20]
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	43db      	mvns	r3, r3
 80011ec:	4904      	ldr	r1, [pc, #16]	; (8001200 <RCC_AHBPeriphClockCmd+0x3c>)
 80011ee:	4013      	ands	r3, r2
 80011f0:	614b      	str	r3, [r1, #20]
}
 80011f2:	bf00      	nop
 80011f4:	370c      	adds	r7, #12
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	40021000 	.word	0x40021000

08001204 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	460b      	mov	r3, r1
 800120e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001210:	78fb      	ldrb	r3, [r7, #3]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d006      	beq.n	8001224 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001216:	4b0a      	ldr	r3, [pc, #40]	; (8001240 <RCC_APB2PeriphClockCmd+0x3c>)
 8001218:	699a      	ldr	r2, [r3, #24]
 800121a:	4909      	ldr	r1, [pc, #36]	; (8001240 <RCC_APB2PeriphClockCmd+0x3c>)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	4313      	orrs	r3, r2
 8001220:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001222:	e006      	b.n	8001232 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001224:	4b06      	ldr	r3, [pc, #24]	; (8001240 <RCC_APB2PeriphClockCmd+0x3c>)
 8001226:	699a      	ldr	r2, [r3, #24]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	43db      	mvns	r3, r3
 800122c:	4904      	ldr	r1, [pc, #16]	; (8001240 <RCC_APB2PeriphClockCmd+0x3c>)
 800122e:	4013      	ands	r3, r2
 8001230:	618b      	str	r3, [r1, #24]
}
 8001232:	bf00      	nop
 8001234:	370c      	adds	r7, #12
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	40021000 	.word	0x40021000

08001244 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001244:	b480      	push	{r7}
 8001246:	b085      	sub	sp, #20
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800124e:	2300      	movs	r3, #0
 8001250:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	881b      	ldrh	r3, [r3, #0]
 8001256:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || 
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	4a2d      	ldr	r2, [pc, #180]	; (8001310 <TIM_TimeBaseInit+0xcc>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d00f      	beq.n	8001280 <TIM_TimeBaseInit+0x3c>
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	4a2c      	ldr	r2, [pc, #176]	; (8001314 <TIM_TimeBaseInit+0xd0>)
 8001264:	4293      	cmp	r3, r2
 8001266:	d00b      	beq.n	8001280 <TIM_TimeBaseInit+0x3c>
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800126e:	d007      	beq.n	8001280 <TIM_TimeBaseInit+0x3c>
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	4a29      	ldr	r2, [pc, #164]	; (8001318 <TIM_TimeBaseInit+0xd4>)
 8001274:	4293      	cmp	r3, r2
 8001276:	d003      	beq.n	8001280 <TIM_TimeBaseInit+0x3c>
     (TIMx == TIM3)|| (TIMx == TIM4)) 
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	4a28      	ldr	r2, [pc, #160]	; (800131c <TIM_TimeBaseInit+0xd8>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d108      	bne.n	8001292 <TIM_TimeBaseInit+0x4e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8001280:	89fb      	ldrh	r3, [r7, #14]
 8001282:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001286:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	885a      	ldrh	r2, [r3, #2]
 800128c:	89fb      	ldrh	r3, [r7, #14]
 800128e:	4313      	orrs	r3, r2
 8001290:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	4a22      	ldr	r2, [pc, #136]	; (8001320 <TIM_TimeBaseInit+0xdc>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d00c      	beq.n	80012b4 <TIM_TimeBaseInit+0x70>
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	4a21      	ldr	r2, [pc, #132]	; (8001324 <TIM_TimeBaseInit+0xe0>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d008      	beq.n	80012b4 <TIM_TimeBaseInit+0x70>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80012a2:	89fb      	ldrh	r3, [r7, #14]
 80012a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80012a8:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	891a      	ldrh	r2, [r3, #8]
 80012ae:	89fb      	ldrh	r3, [r7, #14]
 80012b0:	4313      	orrs	r3, r2
 80012b2:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	89fa      	ldrh	r2, [r7, #14]
 80012b8:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	685a      	ldr	r2, [r3, #4]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	881a      	ldrh	r2, [r3, #0]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15) || 
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a10      	ldr	r2, [pc, #64]	; (8001310 <TIM_TimeBaseInit+0xcc>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d00f      	beq.n	80012f2 <TIM_TimeBaseInit+0xae>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4a0f      	ldr	r2, [pc, #60]	; (8001314 <TIM_TimeBaseInit+0xd0>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d00b      	beq.n	80012f2 <TIM_TimeBaseInit+0xae>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a12      	ldr	r2, [pc, #72]	; (8001328 <TIM_TimeBaseInit+0xe4>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d007      	beq.n	80012f2 <TIM_TimeBaseInit+0xae>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4a11      	ldr	r2, [pc, #68]	; (800132c <TIM_TimeBaseInit+0xe8>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d003      	beq.n	80012f2 <TIM_TimeBaseInit+0xae>
      (TIMx == TIM16) || (TIMx == TIM17))  
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a10      	ldr	r2, [pc, #64]	; (8001330 <TIM_TimeBaseInit+0xec>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d104      	bne.n	80012fc <TIM_TimeBaseInit+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	7a9b      	ldrb	r3, [r3, #10]
 80012f6:	b29a      	uxth	r2, r3
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2201      	movs	r2, #1
 8001300:	615a      	str	r2, [r3, #20]
}
 8001302:	bf00      	nop
 8001304:	3714      	adds	r7, #20
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	40012c00 	.word	0x40012c00
 8001314:	40013400 	.word	0x40013400
 8001318:	40000400 	.word	0x40000400
 800131c:	40000800 	.word	0x40000800
 8001320:	40001000 	.word	0x40001000
 8001324:	40001400 	.word	0x40001400
 8001328:	40014000 	.word	0x40014000
 800132c:	40014400 	.word	0x40014400
 8001330:	40014800 	.word	0x40014800

08001334 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001342:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2200      	movs	r2, #0
 8001348:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2200      	movs	r2, #0
 800134e:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2200      	movs	r2, #0
 8001354:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2200      	movs	r2, #0
 800135a:	729a      	strb	r2, [r3, #10]
}
 800135c:	bf00      	nop
 800135e:	370c      	adds	r7, #12
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr

08001368 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	460b      	mov	r3, r1
 8001372:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001374:	78fb      	ldrb	r3, [r7, #3]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d008      	beq.n	800138c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	881b      	ldrh	r3, [r3, #0]
 800137e:	b29b      	uxth	r3, r3
 8001380:	f043 0301 	orr.w	r3, r3, #1
 8001384:	b29a      	uxth	r2, r3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 800138a:	e007      	b.n	800139c <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	881b      	ldrh	r3, [r3, #0]
 8001390:	b29b      	uxth	r3, r3
 8001392:	f023 0301 	bic.w	r3, r3, #1
 8001396:	b29a      	uxth	r2, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	801a      	strh	r2, [r3, #0]
}
 800139c:	bf00      	nop
 800139e:	370c      	adds	r7, #12
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr

080013a8 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b087      	sub	sp, #28
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80013b2:	2300      	movs	r3, #0
 80013b4:	60fb      	str	r3, [r7, #12]
 80013b6:	2300      	movs	r3, #0
 80013b8:	617b      	str	r3, [r7, #20]
 80013ba:	2300      	movs	r3, #0
 80013bc:	613b      	str	r3, [r7, #16]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC1E;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6a1b      	ldr	r3, [r3, #32]
 80013c2:	f023 0201 	bic.w	r2, r3, #1
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6a1b      	ldr	r3, [r3, #32]
 80013ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	699b      	ldr	r3, [r3, #24]
 80013da:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint32_t)~TIM_CCMR1_OC1M;
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80013e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= (uint32_t)~TIM_CCMR1_CC1S;
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	f023 0303 	bic.w	r3, r3, #3
 80013ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	68fa      	ldr	r2, [r7, #12]
 80013f6:	4313      	orrs	r3, r2
 80013f8:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC1P;
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	f023 0302 	bic.w	r3, r3, #2
 8001400:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	899b      	ldrh	r3, [r3, #12]
 8001406:	461a      	mov	r2, r3
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	4313      	orrs	r3, r2
 800140c:	617b      	str	r3, [r7, #20]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	889b      	ldrh	r3, [r3, #4]
 8001412:	461a      	mov	r2, r3
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	4313      	orrs	r3, r2
 8001418:	617b      	str	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM15) || (TIMx == TIM16) || (TIMx == TIM17))
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	4a26      	ldr	r2, [pc, #152]	; (80014b8 <TIM_OC1Init+0x110>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d00f      	beq.n	8001442 <TIM_OC1Init+0x9a>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4a25      	ldr	r2, [pc, #148]	; (80014bc <TIM_OC1Init+0x114>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d00b      	beq.n	8001442 <TIM_OC1Init+0x9a>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	4a24      	ldr	r2, [pc, #144]	; (80014c0 <TIM_OC1Init+0x118>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d007      	beq.n	8001442 <TIM_OC1Init+0x9a>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	4a23      	ldr	r2, [pc, #140]	; (80014c4 <TIM_OC1Init+0x11c>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d003      	beq.n	8001442 <TIM_OC1Init+0x9a>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	4a22      	ldr	r2, [pc, #136]	; (80014c8 <TIM_OC1Init+0x120>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d127      	bne.n	8001492 <TIM_OC1Init+0xea>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint32_t)~TIM_CCER_CC1NP;
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	f023 0308 	bic.w	r3, r3, #8
 8001448:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	89db      	ldrh	r3, [r3, #14]
 800144e:	461a      	mov	r2, r3
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	4313      	orrs	r3, r2
 8001454:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= (uint32_t)~TIM_CCER_CC1NE;
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	f023 0304 	bic.w	r3, r3, #4
 800145c:	617b      	str	r3, [r7, #20]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	88db      	ldrh	r3, [r3, #6]
 8001462:	461a      	mov	r2, r3
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	4313      	orrs	r3, r2
 8001468:	617b      	str	r3, [r7, #20]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS1;
 800146a:	693b      	ldr	r3, [r7, #16]
 800146c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001470:	613b      	str	r3, [r7, #16]
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS1N;
 8001472:	693b      	ldr	r3, [r7, #16]
 8001474:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001478:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	8a1b      	ldrh	r3, [r3, #16]
 800147e:	461a      	mov	r2, r3
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	4313      	orrs	r3, r2
 8001484:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	8a5b      	ldrh	r3, [r3, #18]
 800148a:	461a      	mov	r2, r3
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	4313      	orrs	r3, r2
 8001490:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	693a      	ldr	r2, [r7, #16]
 8001496:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	68fa      	ldr	r2, [r7, #12]
 800149c:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	689a      	ldr	r2, [r3, #8]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	697a      	ldr	r2, [r7, #20]
 80014aa:	621a      	str	r2, [r3, #32]
}
 80014ac:	bf00      	nop
 80014ae:	371c      	adds	r7, #28
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr
 80014b8:	40012c00 	.word	0x40012c00
 80014bc:	40013400 	.word	0x40013400
 80014c0:	40014000 	.word	0x40014000
 80014c4:	40014400 	.word	0x40014400
 80014c8:	40014800 	.word	0x40014800

080014cc <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2200      	movs	r2, #0
 80014de:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2200      	movs	r2, #0
 80014e4:	80da      	strh	r2, [r3, #6]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2200      	movs	r2, #0
 80014ea:	609a      	str	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2200      	movs	r2, #0
 80014f0:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2200      	movs	r2, #0
 80014f6:	81da      	strh	r2, [r3, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2200      	movs	r2, #0
 80014fc:	821a      	strh	r2, [r3, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2200      	movs	r2, #0
 8001502:	825a      	strh	r2, [r3, #18]
}
 8001504:	bf00      	nop
 8001506:	370c      	adds	r7, #12
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr

08001510 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001510:	b480      	push	{r7}
 8001512:	b085      	sub	sp, #20
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	460b      	mov	r3, r1
 800151a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr1 = 0;
 800151c:	2300      	movs	r3, #0
 800151e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	699b      	ldr	r3, [r3, #24]
 8001524:	60fb      	str	r3, [r7, #12]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint32_t)(~TIM_CCMR1_OC1PE);
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	f023 0308 	bic.w	r3, r3, #8
 800152c:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 800152e:	887b      	ldrh	r3, [r7, #2]
 8001530:	68fa      	ldr	r2, [r7, #12]
 8001532:	4313      	orrs	r3, r2
 8001534:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	68fa      	ldr	r2, [r7, #12]
 800153a:	619a      	str	r2, [r3, #24]
}
 800153c:	bf00      	nop
 800153e:	3714      	adds	r7, #20
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr

08001548 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	460b      	mov	r3, r1
 8001552:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001554:	78fb      	ldrb	r3, [r7, #3]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d006      	beq.n	8001568 <TIM_CtrlPWMOutputs+0x20>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800155e:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	645a      	str	r2, [r3, #68]	; 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
  }  
}
 8001566:	e005      	b.n	8001574 <TIM_CtrlPWMOutputs+0x2c>
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800156c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	645a      	str	r2, [r3, #68]	; 0x44
}
 8001574:	bf00      	nop
 8001576:	370c      	adds	r7, #12
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr

08001580 <USART_SendData>:
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	460b      	mov	r3, r1
 800158a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 

  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)0x01FF);
 800158c:	887b      	ldrh	r3, [r7, #2]
 800158e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001592:	b29a      	uxth	r2, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8001598:	bf00      	nop
 800159a:	370c      	adds	r7, #12
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr

080015a4 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b089      	sub	sp, #36	; 0x24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	60f8      	str	r0, [r7, #12]
 80015ac:	60b9      	str	r1, [r7, #8]
 80015ae:	4613      	mov	r3, r2
 80015b0:	71fb      	strb	r3, [r7, #7]
  uint32_t usartreg = 0, itpos = 0, itmask = 0;
 80015b2:	2300      	movs	r3, #0
 80015b4:	61bb      	str	r3, [r7, #24]
 80015b6:	2300      	movs	r3, #0
 80015b8:	617b      	str	r3, [r7, #20]
 80015ba:	2300      	movs	r3, #0
 80015bc:	613b      	str	r3, [r7, #16]
  uint32_t usartxbase = 0;
 80015be:	2300      	movs	r3, #0
 80015c0:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  usartxbase = (uint32_t)USARTx;
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	61fb      	str	r3, [r7, #28]

  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	b29b      	uxth	r3, r3
 80015ca:	0a1b      	lsrs	r3, r3, #8
 80015cc:	b29b      	uxth	r3, r3
 80015ce:	61bb      	str	r3, [r7, #24]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	617b      	str	r3, [r7, #20]
  itmask = (((uint32_t)0x01) << itpos);
 80015d6:	2201      	movs	r2, #1
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	fa02 f303 	lsl.w	r3, r2, r3
 80015de:	613b      	str	r3, [r7, #16]

  if (usartreg == 0x02) /* The IT is in CR2 register */
 80015e0:	69bb      	ldr	r3, [r7, #24]
 80015e2:	2b02      	cmp	r3, #2
 80015e4:	d103      	bne.n	80015ee <USART_ITConfig+0x4a>
  {
    usartxbase += 0x04;
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	3304      	adds	r3, #4
 80015ea:	61fb      	str	r3, [r7, #28]
 80015ec:	e005      	b.n	80015fa <USART_ITConfig+0x56>
  }
  else if (usartreg == 0x03) /* The IT is in CR3 register */
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	2b03      	cmp	r3, #3
 80015f2:	d102      	bne.n	80015fa <USART_ITConfig+0x56>
  {
    usartxbase += 0x08;
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	3308      	adds	r3, #8
 80015f8:	61fb      	str	r3, [r7, #28]
  }
  else /* The IT is in CR1 register */
  {
  }
  if (NewState != DISABLE)
 80015fa:	79fb      	ldrb	r3, [r7, #7]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d006      	beq.n	800160e <USART_ITConfig+0x6a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	6819      	ldr	r1, [r3, #0]
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	430a      	orrs	r2, r1
 800160a:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 800160c:	e006      	b.n	800161c <USART_ITConfig+0x78>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 800160e:	69fb      	ldr	r3, [r7, #28]
 8001610:	6819      	ldr	r1, [r3, #0]
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	43da      	mvns	r2, r3
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	400a      	ands	r2, r1
 800161a:	601a      	str	r2, [r3, #0]
}
 800161c:	bf00      	nop
 800161e:	3724      	adds	r7, #36	; 0x24
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr

08001628 <USART_GetFlagStatus>:
  *         @arg USART_FLAG_FE:  Framing Error flag.
  *         @arg USART_FLAG_PE:  Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)
{
 8001628:	b480      	push	{r7}
 800162a:	b085      	sub	sp, #20
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8001632:	2300      	movs	r3, #0
 8001634:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  
  if ((USARTx->ISR & USART_FLAG) != (uint16_t)RESET)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	69da      	ldr	r2, [r3, #28]
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	4013      	ands	r3, r2
 800163e:	2b00      	cmp	r3, #0
 8001640:	d002      	beq.n	8001648 <USART_GetFlagStatus+0x20>
  {
    bitstatus = SET;
 8001642:	2301      	movs	r3, #1
 8001644:	73fb      	strb	r3, [r7, #15]
 8001646:	e001      	b.n	800164c <USART_GetFlagStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 8001648:	2300      	movs	r3, #0
 800164a:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800164c:	7bfb      	ldrb	r3, [r7, #15]
}
 800164e:	4618      	mov	r0, r3
 8001650:	3714      	adds	r7, #20
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr

0800165a <USART_GetITStatus>:
  *         @arg USART_IT_FE:  Framing Error interrupt.
  *         @arg USART_IT_PE:  Parity Error interrupt.
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT)
{
 800165a:	b480      	push	{r7}
 800165c:	b087      	sub	sp, #28
 800165e:	af00      	add	r7, sp, #0
 8001660:	6078      	str	r0, [r7, #4]
 8001662:	6039      	str	r1, [r7, #0]
  uint32_t bitpos = 0, itmask = 0, usartreg = 0;
 8001664:	2300      	movs	r3, #0
 8001666:	60fb      	str	r3, [r7, #12]
 8001668:	2300      	movs	r3, #0
 800166a:	617b      	str	r3, [r7, #20]
 800166c:	2300      	movs	r3, #0
 800166e:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001670:	2300      	movs	r3, #0
 8001672:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT)); 
  
  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	b29b      	uxth	r3, r3
 8001678:	0a1b      	lsrs	r3, r3, #8
 800167a:	b29b      	uxth	r3, r3
 800167c:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	b2db      	uxtb	r3, r3
 8001682:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001684:	2201      	movs	r2, #1
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	fa02 f303 	lsl.w	r3, r2, r3
 800168c:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	2b01      	cmp	r3, #1
 8001692:	d105      	bne.n	80016a0 <USART_GetITStatus+0x46>
  {
    itmask &= USARTx->CR1;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	697a      	ldr	r2, [r7, #20]
 800169a:	4013      	ands	r3, r2
 800169c:	617b      	str	r3, [r7, #20]
 800169e:	e00d      	b.n	80016bc <USART_GetITStatus+0x62>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	d105      	bne.n	80016b2 <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR2;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	697a      	ldr	r2, [r7, #20]
 80016ac:	4013      	ands	r3, r2
 80016ae:	617b      	str	r3, [r7, #20]
 80016b0:	e004      	b.n	80016bc <USART_GetITStatus+0x62>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	697a      	ldr	r2, [r7, #20]
 80016b8:	4013      	ands	r3, r2
 80016ba:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x10;
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	0c1b      	lsrs	r3, r3, #16
 80016c0:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 80016c2:	2201      	movs	r2, #1
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ca:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->ISR;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	69db      	ldr	r3, [r3, #28]
 80016d0:	68fa      	ldr	r2, [r7, #12]
 80016d2:	4013      	ands	r3, r2
 80016d4:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d005      	beq.n	80016e8 <USART_GetITStatus+0x8e>
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d002      	beq.n	80016e8 <USART_GetITStatus+0x8e>
  {
    bitstatus = SET;
 80016e2:	2301      	movs	r3, #1
 80016e4:	74fb      	strb	r3, [r7, #19]
 80016e6:	e001      	b.n	80016ec <USART_GetITStatus+0x92>
  }
  else
  {
    bitstatus = RESET;
 80016e8:	2300      	movs	r3, #0
 80016ea:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 80016ec:	7cfb      	ldrb	r3, [r7, #19]
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	371c      	adds	r7, #28
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
	...

080016fc <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	4603      	mov	r3, r0
 8001704:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001706:	79fb      	ldrb	r3, [r7, #7]
 8001708:	f003 031f 	and.w	r3, r3, #31
 800170c:	2201      	movs	r2, #1
 800170e:	fa02 f103 	lsl.w	r1, r2, r3
 8001712:	4a06      	ldr	r2, [pc, #24]	; (800172c <NVIC_EnableIRQ+0x30>)
 8001714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001718:	095b      	lsrs	r3, r3, #5
 800171a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800171e:	bf00      	nop
 8001720:	370c      	adds	r7, #12
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	e000e100 	.word	0xe000e100

08001730 <uart_put_char>:
        UART_COUNT--;
    }
    return val;
}

void uart_put_char(uint8_t c) {
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	4603      	mov	r3, r0
 8001738:	71fb      	strb	r3, [r7, #7]
    USART_SendData(USART2, (uint8_t)c);
 800173a:	79fb      	ldrb	r3, [r7, #7]
 800173c:	b29b      	uxth	r3, r3
 800173e:	4619      	mov	r1, r3
 8001740:	4807      	ldr	r0, [pc, #28]	; (8001760 <uart_put_char+0x30>)
 8001742:	f7ff ff1d 	bl	8001580 <USART_SendData>
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE)  == RESET){}
 8001746:	bf00      	nop
 8001748:	2180      	movs	r1, #128	; 0x80
 800174a:	4805      	ldr	r0, [pc, #20]	; (8001760 <uart_put_char+0x30>)
 800174c:	f7ff ff6c 	bl	8001628 <USART_GetFlagStatus>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d0f8      	beq.n	8001748 <uart_put_char+0x18>
}
 8001756:	bf00      	nop
 8001758:	bf00      	nop
 800175a:	3708      	adds	r7, #8
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	40004400 	.word	0x40004400

08001764 <_write_r>:

int _write_r(struct _reent *r, int file, char *ptr, int len) {
 8001764:	b580      	push	{r7, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af00      	add	r7, sp, #0
 800176a:	60f8      	str	r0, [r7, #12]
 800176c:	60b9      	str	r1, [r7, #8]
 800176e:	607a      	str	r2, [r7, #4]
 8001770:	603b      	str	r3, [r7, #0]
    int n;

    for (n = 0; n < len; n++) {
 8001772:	2300      	movs	r3, #0
 8001774:	617b      	str	r3, [r7, #20]
 8001776:	e012      	b.n	800179e <_write_r+0x3a>
        if (ptr[n] == '\n') {
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	4413      	add	r3, r2
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	2b0a      	cmp	r3, #10
 8001782:	d102      	bne.n	800178a <_write_r+0x26>
            uart_put_char('\r');
 8001784:	200d      	movs	r0, #13
 8001786:	f7ff ffd3 	bl	8001730 <uart_put_char>
        }
        uart_put_char(ptr[n] & (uint16_t)0x01FF);
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	687a      	ldr	r2, [r7, #4]
 800178e:	4413      	add	r3, r2
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	4618      	mov	r0, r3
 8001794:	f7ff ffcc 	bl	8001730 <uart_put_char>
    for (n = 0; n < len; n++) {
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	3301      	adds	r3, #1
 800179c:	617b      	str	r3, [r7, #20]
 800179e:	697a      	ldr	r2, [r7, #20]
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	429a      	cmp	r2, r3
 80017a4:	dbe8      	blt.n	8001778 <_write_r+0x14>
    }

    return len;
 80017a6:	683b      	ldr	r3, [r7, #0]
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	3718      	adds	r7, #24
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 80017b4:	4915      	ldr	r1, [pc, #84]	; (800180c <USART2_IRQHandler+0x5c>)
 80017b6:	4816      	ldr	r0, [pc, #88]	; (8001810 <USART2_IRQHandler+0x60>)
 80017b8:	f7ff ff4f 	bl	800165a <USART_GetITStatus>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d021      	beq.n	8001806 <USART2_IRQHandler+0x56>
    {
        UART_BUFFER[UART_END_IDX++] = (uint8_t)(USART2->RDR & 0xFF);
 80017c2:	4b13      	ldr	r3, [pc, #76]	; (8001810 <USART2_IRQHandler+0x60>)
 80017c4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80017c6:	b299      	uxth	r1, r3
 80017c8:	4b12      	ldr	r3, [pc, #72]	; (8001814 <USART2_IRQHandler+0x64>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	1c5a      	adds	r2, r3, #1
 80017d0:	b2d0      	uxtb	r0, r2
 80017d2:	4a10      	ldr	r2, [pc, #64]	; (8001814 <USART2_IRQHandler+0x64>)
 80017d4:	7010      	strb	r0, [r2, #0]
 80017d6:	461a      	mov	r2, r3
 80017d8:	b2c9      	uxtb	r1, r1
 80017da:	4b0f      	ldr	r3, [pc, #60]	; (8001818 <USART2_IRQHandler+0x68>)
 80017dc:	5499      	strb	r1, [r3, r2]
        if (UART_COUNT == UART_BUFFER_LENGTH-1){
 80017de:	4b0f      	ldr	r3, [pc, #60]	; (800181c <USART2_IRQHandler+0x6c>)
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	2bff      	cmp	r3, #255	; 0xff
 80017e6:	d107      	bne.n	80017f8 <USART2_IRQHandler+0x48>
            UART_START_IDX++;
 80017e8:	4b0d      	ldr	r3, [pc, #52]	; (8001820 <USART2_IRQHandler+0x70>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	3301      	adds	r3, #1
 80017f0:	b2da      	uxtb	r2, r3
 80017f2:	4b0b      	ldr	r3, [pc, #44]	; (8001820 <USART2_IRQHandler+0x70>)
 80017f4:	701a      	strb	r2, [r3, #0]
        } else {
            UART_COUNT++;
        }
    }
}
 80017f6:	e006      	b.n	8001806 <USART2_IRQHandler+0x56>
            UART_COUNT++;
 80017f8:	4b08      	ldr	r3, [pc, #32]	; (800181c <USART2_IRQHandler+0x6c>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	3301      	adds	r3, #1
 8001800:	b2da      	uxtb	r2, r3
 8001802:	4b06      	ldr	r3, [pc, #24]	; (800181c <USART2_IRQHandler+0x6c>)
 8001804:	701a      	strb	r2, [r3, #0]
}
 8001806:	bf00      	nop
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	00050105 	.word	0x00050105
 8001810:	40004400 	.word	0x40004400
 8001814:	20000318 	.word	0x20000318
 8001818:	20000218 	.word	0x20000218
 800181c:	2000031a 	.word	0x2000031a
 8001820:	20000319 	.word	0x20000319

08001824 <uart_init>:

uint8_t uart_get_count(){
    return UART_COUNT;
}

void uart_init(uint32_t baud) {
 8001824:	b580      	push	{r7, lr}
 8001826:	b094      	sub	sp, #80	; 0x50
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
    setbuf(stdout, NULL); // Set stdout to disable line buffering
 800182c:	4b86      	ldr	r3, [pc, #536]	; (8001a48 <uart_init+0x224>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	2100      	movs	r1, #0
 8001834:	4618      	mov	r0, r3
 8001836:	f000 ff83 	bl	8002740 <setbuf>
    setbuf(stdin,  NULL); // Set stdin  to disable line buffering
 800183a:	4b83      	ldr	r3, [pc, #524]	; (8001a48 <uart_init+0x224>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	2100      	movs	r1, #0
 8001842:	4618      	mov	r0, r3
 8001844:	f000 ff7c 	bl	8002740 <setbuf>

    // Enable Clocks
    RCC->AHBENR  |= RCC_AHBPeriph_GPIOA;    // Enable Clock for GPIO Bank A
 8001848:	4b80      	ldr	r3, [pc, #512]	; (8001a4c <uart_init+0x228>)
 800184a:	695b      	ldr	r3, [r3, #20]
 800184c:	4a7f      	ldr	r2, [pc, #508]	; (8001a4c <uart_init+0x228>)
 800184e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001852:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= RCC_APB1Periph_USART2;  // Enable Clock for USART2
 8001854:	4b7d      	ldr	r3, [pc, #500]	; (8001a4c <uart_init+0x228>)
 8001856:	69db      	ldr	r3, [r3, #28]
 8001858:	4a7c      	ldr	r2, [pc, #496]	; (8001a4c <uart_init+0x228>)
 800185a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800185e:	61d3      	str	r3, [r2, #28]

    // Connect pins to USART2
    GPIOA->AFR[2 >> 0x03] &= ~(0x0000000F << ((2 & 0x00000007) * 4)); // Clear alternate function for PA2
 8001860:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001864:	6a1b      	ldr	r3, [r3, #32]
 8001866:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800186a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800186e:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[2 >> 0x03] |=  (0x00000007 << ((2 & 0x00000007) * 4)); // Set alternate 7 function for PA2
 8001870:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001874:	6a1b      	ldr	r3, [r3, #32]
 8001876:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800187a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800187e:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] &= ~(0x0000000F << ((3 & 0x00000007) * 4)); // Clear alternate function for PA3
 8001880:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001884:	6a1b      	ldr	r3, [r3, #32]
 8001886:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800188a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800188e:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] |=  (0x00000007 << ((3 & 0x00000007) * 4)); // Set alternate 7 function for PA3
 8001890:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001894:	6a1b      	ldr	r3, [r3, #32]
 8001896:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800189a:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 800189e:	6213      	str	r3, [r2, #32]

    // Configure pins PA2 and PA3 for 10 MHz alternate function
    GPIOA->OSPEEDR &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear speed register
 80018a0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80018a4:	689b      	ldr	r3, [r3, #8]
 80018a6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80018aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80018ae:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 80018b0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80018ba:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80018be:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~(0x0001     << (2)     | 0x0001     << (3));        // Clear output type register
 80018c0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80018c4:	889b      	ldrh	r3, [r3, #4]
 80018c6:	b29b      	uxth	r3, r3
 80018c8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80018cc:	f023 030c 	bic.w	r3, r3, #12
 80018d0:	b29b      	uxth	r3, r3
 80018d2:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  (0x0000     << (2)     | 0x0000     << (3));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 80018d4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80018d8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80018dc:	8892      	ldrh	r2, [r2, #4]
 80018de:	b292      	uxth	r2, r2
 80018e0:	809a      	strh	r2, [r3, #4]
    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear mode register
 80018e2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80018ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80018f0:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 80018f2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80018fc:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8001900:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear push/pull register
 8001902:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800190c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001910:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8001912:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800191c:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8001920:	60d3      	str	r3, [r2, #12]

    //Configure USART2
    USART2->CR1 &= ~0x00000001; // Disable USART2
 8001922:	4b4b      	ldr	r3, [pc, #300]	; (8001a50 <uart_init+0x22c>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a4a      	ldr	r2, [pc, #296]	; (8001a50 <uart_init+0x22c>)
 8001928:	f023 0301 	bic.w	r3, r3, #1
 800192c:	6013      	str	r3, [r2, #0]
    USART2->CR2 &= ~0x00003000; // Clear CR2 Configuration
 800192e:	4b48      	ldr	r3, [pc, #288]	; (8001a50 <uart_init+0x22c>)
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	4a47      	ldr	r2, [pc, #284]	; (8001a50 <uart_init+0x22c>)
 8001934:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001938:	6053      	str	r3, [r2, #4]
    USART2->CR2 |=  0x00000000; // Set 1 stop bits
 800193a:	4b45      	ldr	r3, [pc, #276]	; (8001a50 <uart_init+0x22c>)
 800193c:	4a44      	ldr	r2, [pc, #272]	; (8001a50 <uart_init+0x22c>)
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	6053      	str	r3, [r2, #4]
    USART2->CR1 &= ~(0x00001000 | 0x00000400 | 0x00000200 | 0x00000008 | 0x00000004); // Clear CR1 Configuration
 8001942:	4b43      	ldr	r3, [pc, #268]	; (8001a50 <uart_init+0x22c>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4a42      	ldr	r2, [pc, #264]	; (8001a50 <uart_init+0x22c>)
 8001948:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800194c:	f023 030c 	bic.w	r3, r3, #12
 8001950:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set word length to 8 bits
 8001952:	4b3f      	ldr	r3, [pc, #252]	; (8001a50 <uart_init+0x22c>)
 8001954:	4a3e      	ldr	r2, [pc, #248]	; (8001a50 <uart_init+0x22c>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set parity bits to none
 800195a:	4b3d      	ldr	r3, [pc, #244]	; (8001a50 <uart_init+0x22c>)
 800195c:	4a3c      	ldr	r2, [pc, #240]	; (8001a50 <uart_init+0x22c>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000004 | 0x00000008; // Set mode to RX and TX
 8001962:	4b3b      	ldr	r3, [pc, #236]	; (8001a50 <uart_init+0x22c>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a3a      	ldr	r2, [pc, #232]	; (8001a50 <uart_init+0x22c>)
 8001968:	f043 030c 	orr.w	r3, r3, #12
 800196c:	6013      	str	r3, [r2, #0]
    USART2->CR3 &= ~(0x00000100 | 0x00000200); // Clear CR3 Configuration
 800196e:	4b38      	ldr	r3, [pc, #224]	; (8001a50 <uart_init+0x22c>)
 8001970:	689b      	ldr	r3, [r3, #8]
 8001972:	4a37      	ldr	r2, [pc, #220]	; (8001a50 <uart_init+0x22c>)
 8001974:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001978:	6093      	str	r3, [r2, #8]
    USART2->CR3 |=  0x00000000; // Set hardware flow control to none
 800197a:	4b35      	ldr	r3, [pc, #212]	; (8001a50 <uart_init+0x22c>)
 800197c:	4a34      	ldr	r2, [pc, #208]	; (8001a50 <uart_init+0x22c>)
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	6093      	str	r3, [r2, #8]

    uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 8001982:	2300      	movs	r3, #0
 8001984:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001986:	2300      	movs	r3, #0
 8001988:	647b      	str	r3, [r7, #68]	; 0x44
 800198a:	2300      	movs	r3, #0
 800198c:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_ClocksTypeDef RCC_ClocksStatus;
    RCC_GetClocksFreq(&RCC_ClocksStatus); // Get USART2 Clock frequency
 800198e:	f107 0308 	add.w	r3, r7, #8
 8001992:	4618      	mov	r0, r3
 8001994:	f7ff fa02 	bl	8000d9c <RCC_GetClocksFreq>
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 8001998:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800199a:	647b      	str	r3, [r7, #68]	; 0x44

    if ((USART2->CR1 & 0x00008000) != 0) {
 800199c:	4b2c      	ldr	r3, [pc, #176]	; (8001a50 <uart_init+0x22c>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d010      	beq.n	80019ca <uart_init+0x1a6>
      // (divider * 10) computing in case Oversampling mode is 8 Samples
      divider = (2 * apbclock) / baud;
 80019a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019aa:	005a      	lsls	r2, r3, #1
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80019b2:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = (2 * apbclock) % baud;
 80019b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019b6:	005b      	lsls	r3, r3, #1
 80019b8:	687a      	ldr	r2, [r7, #4]
 80019ba:	fbb3 f2f2 	udiv	r2, r3, r2
 80019be:	6879      	ldr	r1, [r7, #4]
 80019c0:	fb01 f202 	mul.w	r2, r1, r2
 80019c4:	1a9b      	subs	r3, r3, r2
 80019c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80019c8:	e00d      	b.n	80019e6 <uart_init+0x1c2>
    } else {
      // (divider * 10) computing in case Oversampling mode is 16 Samples
      divider = apbclock / baud;
 80019ca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80019d2:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = apbclock % baud;
 80019d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	fbb3 f2f2 	udiv	r2, r3, r2
 80019dc:	6879      	ldr	r1, [r7, #4]
 80019de:	fb01 f202 	mul.w	r2, r1, r2
 80019e2:	1a9b      	subs	r3, r3, r2
 80019e4:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    if (tmpreg >=  baud / 2) {
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	085b      	lsrs	r3, r3, #1
 80019ea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d302      	bcc.n	80019f6 <uart_init+0x1d2>
        divider++;
 80019f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019f2:	3301      	adds	r3, #1
 80019f4:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    if ((USART2->CR1 & 0x00008000) != 0) {
 80019f6:	4b16      	ldr	r3, [pc, #88]	; (8001a50 <uart_init+0x22c>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d00b      	beq.n	8001a1a <uart_init+0x1f6>
        // get the LSB of divider and shift it to the right by 1 bit
        tmpreg = (divider & (uint16_t)0x000F) >> 1;
 8001a02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a04:	085b      	lsrs	r3, r3, #1
 8001a06:	f003 0307 	and.w	r3, r3, #7
 8001a0a:	64bb      	str	r3, [r7, #72]	; 0x48
        // update the divider value
        divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 8001a0c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001a0e:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8001a12:	4013      	ands	r3, r2
 8001a14:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001a16:	4313      	orrs	r3, r2
 8001a18:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    USART2->BRR = (uint16_t)divider; // Configure baud rate
 8001a1a:	4b0d      	ldr	r3, [pc, #52]	; (8001a50 <uart_init+0x22c>)
 8001a1c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001a1e:	b292      	uxth	r2, r2
 8001a20:	819a      	strh	r2, [r3, #12]
    USART2->CR1 |= 0x00000001; // Enable USART2
 8001a22:	4b0b      	ldr	r3, [pc, #44]	; (8001a50 <uart_init+0x22c>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4a0a      	ldr	r2, [pc, #40]	; (8001a50 <uart_init+0x22c>)
 8001a28:	f043 0301 	orr.w	r3, r3, #1
 8001a2c:	6013      	str	r3, [r2, #0]

    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8001a2e:	2201      	movs	r2, #1
 8001a30:	4908      	ldr	r1, [pc, #32]	; (8001a54 <uart_init+0x230>)
 8001a32:	4807      	ldr	r0, [pc, #28]	; (8001a50 <uart_init+0x22c>)
 8001a34:	f7ff fdb6 	bl	80015a4 <USART_ITConfig>
    NVIC_EnableIRQ(USART2_IRQn);
 8001a38:	2026      	movs	r0, #38	; 0x26
 8001a3a:	f7ff fe5f 	bl	80016fc <NVIC_EnableIRQ>
}
 8001a3e:	bf00      	nop
 8001a40:	3750      	adds	r7, #80	; 0x50
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	2000002c 	.word	0x2000002c
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	40004400 	.word	0x40004400
 8001a54:	00050105 	.word	0x00050105

08001a58 <timer16_pwm_init>:
#include "stm32f30x_conf.h" // STM32 config
#include "30010_io.h" 		// Input/output library for this course
#include "flash.h"
#include "lcd.h"

void timer16_pwm_init(void){
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b088      	sub	sp, #32
 8001a5c:	af00      	add	r7, sp, #0
	//step1
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM16, ENABLE);
 8001a5e:	2101      	movs	r1, #1
 8001a60:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001a64:	f7ff fbce 	bl	8001204 <RCC_APB2PeriphClockCmd>
	//step3
	TIM_TimeBaseInitTypeDef TIM_InitStructure;
	TIM_TimeBaseStructInit(&TIM_InitStructure);
 8001a68:	f107 0314 	add.w	r3, r7, #20
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7ff fc61 	bl	8001334 <TIM_TimeBaseStructInit>
	TIM_InitStructure.TIM_ClockDivision = 0;
 8001a72:	2300      	movs	r3, #0
 8001a74:	83bb      	strh	r3, [r7, #28]
	TIM_InitStructure.TIM_Period = 1000; //set the maximum period
 8001a76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a7a:	61bb      	str	r3, [r7, #24]
	TIM_InitStructure.TIM_Prescaler = 64; //for 1MHz counting frequency
 8001a7c:	2340      	movs	r3, #64	; 0x40
 8001a7e:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseInit(TIM16,&TIM_InitStructure);
 8001a80:	f107 0314 	add.w	r3, r7, #20
 8001a84:	4619      	mov	r1, r3
 8001a86:	4812      	ldr	r0, [pc, #72]	; (8001ad0 <timer16_pwm_init+0x78>)
 8001a88:	f7ff fbdc 	bl	8001244 <TIM_TimeBaseInit>
	//step4
	TIM_OCInitTypeDef TIM_OCInitStruct;
	TIM_OCStructInit(&TIM_OCInitStruct);
 8001a8c:	463b      	mov	r3, r7
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7ff fd1c 	bl	80014cc <TIM_OCStructInit>
	TIM_OCInitStruct.TIM_OCMode = TIM_OCMode_PWM1; //pwm mode
 8001a94:	2360      	movs	r3, #96	; 0x60
 8001a96:	603b      	str	r3, [r7, #0]
	TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	80bb      	strh	r3, [r7, #4]
	TIM_OCInitStruct.TIM_Pulse = 250; //25% pwm
 8001a9c:	23fa      	movs	r3, #250	; 0xfa
 8001a9e:	60bb      	str	r3, [r7, #8]
	TIM_OCInitStruct.TIM_OCPolarity = TIM_OCPolarity_High; // polarity
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	81bb      	strh	r3, [r7, #12]
	//step5
	TIM_OC1Init(TIM16,&TIM_OCInitStruct);
 8001aa4:	463b      	mov	r3, r7
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4809      	ldr	r0, [pc, #36]	; (8001ad0 <timer16_pwm_init+0x78>)
 8001aaa:	f7ff fc7d 	bl	80013a8 <TIM_OC1Init>
	//step6
	TIM_OC1PreloadConfig(TIM16,TIM_OCPreload_Enable);
 8001aae:	2108      	movs	r1, #8
 8001ab0:	4807      	ldr	r0, [pc, #28]	; (8001ad0 <timer16_pwm_init+0x78>)
 8001ab2:	f7ff fd2d 	bl	8001510 <TIM_OC1PreloadConfig>
	//step7
	TIM_CtrlPWMOutputs(TIM16, ENABLE); //pwm output enable
 8001ab6:	2101      	movs	r1, #1
 8001ab8:	4805      	ldr	r0, [pc, #20]	; (8001ad0 <timer16_pwm_init+0x78>)
 8001aba:	f7ff fd45 	bl	8001548 <TIM_CtrlPWMOutputs>
	TIM_Cmd(TIM16,ENABLE); // timer enable
 8001abe:	2101      	movs	r1, #1
 8001ac0:	4803      	ldr	r0, [pc, #12]	; (8001ad0 <timer16_pwm_init+0x78>)
 8001ac2:	f7ff fc51 	bl	8001368 <TIM_Cmd>
}
 8001ac6:	bf00      	nop
 8001ac8:	3720      	adds	r7, #32
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	40014400 	.word	0x40014400

08001ad4 <GPIO_set_AF1_PA6>:

void GPIO_set_AF1_PA6(void){
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
	//step2
	// Enable clock for GPIO Port B
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB,ENABLE);
 8001ada:	2101      	movs	r1, #1
 8001adc:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001ae0:	f7ff fb70 	bl	80011c4 <RCC_AHBPeriphClockCmd>
	GPIO_InitTypeDef GPIO_InitStructAll; // Define typedef struct for setting pins
	GPIO_StructInit(&GPIO_InitStructAll);
 8001ae4:	463b      	mov	r3, r7
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff f8f4 	bl	8000cd4 <GPIO_StructInit>
	// Then set things that are not default.
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_AF;
 8001aec:	2302      	movs	r3, #2
 8001aee:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_4;
 8001af0:	2310      	movs	r3, #16
 8001af2:	603b      	str	r3, [r7, #0]
	GPIO_InitStructAll.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001af4:	2300      	movs	r3, #0
 8001af6:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructAll.GPIO_Speed = GPIO_Speed_50MHz;
 8001af8:	2303      	movs	r3, #3
 8001afa:	717b      	strb	r3, [r7, #5]
	// Setup of GPIO with the settings chosen
	GPIO_Init(GPIOB, &GPIO_InitStructAll);
 8001afc:	463b      	mov	r3, r7
 8001afe:	4619      	mov	r1, r3
 8001b00:	4805      	ldr	r0, [pc, #20]	; (8001b18 <GPIO_set_AF1_PA6+0x44>)
 8001b02:	f7ff f851 	bl	8000ba8 <GPIO_Init>
	//set gpio af
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource4, GPIO_AF_1);
 8001b06:	2201      	movs	r2, #1
 8001b08:	2104      	movs	r1, #4
 8001b0a:	4803      	ldr	r0, [pc, #12]	; (8001b18 <GPIO_set_AF1_PA6+0x44>)
 8001b0c:	f7ff f8fc 	bl	8000d08 <GPIO_PinAFConfig>
}
 8001b10:	bf00      	nop
 8001b12:	3708      	adds	r7, #8
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	48000400 	.word	0x48000400

08001b1c <main>:

int main(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
	uart_init(9600);
 8001b20:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8001b24:	f7ff fe7e 	bl	8001824 <uart_init>
	GPIO_set_AF1_PA6();
 8001b28:	f7ff ffd4 	bl	8001ad4 <GPIO_set_AF1_PA6>
	timer16_pwm_init();
 8001b2c:	f7ff ff94 	bl	8001a58 <timer16_pwm_init>
	while(1){
 8001b30:	e7fe      	b.n	8001b30 <main+0x14>

08001b32 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b32:	b480      	push	{r7}
 8001b34:	af00      	add	r7, sp, #0
	return 1;
 8001b36:	2301      	movs	r3, #1
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr

08001b42 <_kill>:

int _kill(int pid, int sig)
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b082      	sub	sp, #8
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
 8001b4a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b4c:	f000 f94e 	bl	8001dec <__errno>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2216      	movs	r2, #22
 8001b54:	601a      	str	r2, [r3, #0]
	return -1;
 8001b56:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}

08001b62 <_exit>:

void _exit (int status)
{
 8001b62:	b580      	push	{r7, lr}
 8001b64:	b082      	sub	sp, #8
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001b6a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	f7ff ffe7 	bl	8001b42 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001b74:	e7fe      	b.n	8001b74 <_exit+0x12>

08001b76 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b76:	b580      	push	{r7, lr}
 8001b78:	b086      	sub	sp, #24
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	60f8      	str	r0, [r7, #12]
 8001b7e:	60b9      	str	r1, [r7, #8]
 8001b80:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b82:	2300      	movs	r3, #0
 8001b84:	617b      	str	r3, [r7, #20]
 8001b86:	e00a      	b.n	8001b9e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001b88:	f3af 8000 	nop.w
 8001b8c:	4601      	mov	r1, r0
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	1c5a      	adds	r2, r3, #1
 8001b92:	60ba      	str	r2, [r7, #8]
 8001b94:	b2ca      	uxtb	r2, r1
 8001b96:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	617b      	str	r3, [r7, #20]
 8001b9e:	697a      	ldr	r2, [r7, #20]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	429a      	cmp	r2, r3
 8001ba4:	dbf0      	blt.n	8001b88 <_read+0x12>
	}

return len;
 8001ba6:	687b      	ldr	r3, [r7, #4]
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3718      	adds	r7, #24
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
	return -1;
 8001bb8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	370c      	adds	r7, #12
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr

08001bc8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bd8:	605a      	str	r2, [r3, #4]
	return 0;
 8001bda:	2300      	movs	r3, #0
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	370c      	adds	r7, #12
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <_isatty>:

int _isatty(int file)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
	return 1;
 8001bf0:	2301      	movs	r3, #1
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr

08001bfe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	b085      	sub	sp, #20
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	60f8      	str	r0, [r7, #12]
 8001c06:	60b9      	str	r1, [r7, #8]
 8001c08:	607a      	str	r2, [r7, #4]
	return 0;
 8001c0a:	2300      	movs	r3, #0
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3714      	adds	r7, #20
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr

08001c18 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001c20:	4b11      	ldr	r3, [pc, #68]	; (8001c68 <_sbrk+0x50>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d102      	bne.n	8001c2e <_sbrk+0x16>
		heap_end = &end;
 8001c28:	4b0f      	ldr	r3, [pc, #60]	; (8001c68 <_sbrk+0x50>)
 8001c2a:	4a10      	ldr	r2, [pc, #64]	; (8001c6c <_sbrk+0x54>)
 8001c2c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001c2e:	4b0e      	ldr	r3, [pc, #56]	; (8001c68 <_sbrk+0x50>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001c34:	4b0c      	ldr	r3, [pc, #48]	; (8001c68 <_sbrk+0x50>)
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	4413      	add	r3, r2
 8001c3c:	466a      	mov	r2, sp
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d907      	bls.n	8001c52 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001c42:	f000 f8d3 	bl	8001dec <__errno>
 8001c46:	4603      	mov	r3, r0
 8001c48:	220c      	movs	r2, #12
 8001c4a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001c4c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c50:	e006      	b.n	8001c60 <_sbrk+0x48>
	}

	heap_end += incr;
 8001c52:	4b05      	ldr	r3, [pc, #20]	; (8001c68 <_sbrk+0x50>)
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4413      	add	r3, r2
 8001c5a:	4a03      	ldr	r2, [pc, #12]	; (8001c68 <_sbrk+0x50>)
 8001c5c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	3710      	adds	r7, #16
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	2000031c 	.word	0x2000031c
 8001c6c:	20000330 	.word	0x20000330

08001c70 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c74:	4b1f      	ldr	r3, [pc, #124]	; (8001cf4 <SystemInit+0x84>)
 8001c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c7a:	4a1e      	ldr	r2, [pc, #120]	; (8001cf4 <SystemInit+0x84>)
 8001c7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001c84:	4b1c      	ldr	r3, [pc, #112]	; (8001cf8 <SystemInit+0x88>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a1b      	ldr	r2, [pc, #108]	; (8001cf8 <SystemInit+0x88>)
 8001c8a:	f043 0301 	orr.w	r3, r3, #1
 8001c8e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 8001c90:	4b19      	ldr	r3, [pc, #100]	; (8001cf8 <SystemInit+0x88>)
 8001c92:	685a      	ldr	r2, [r3, #4]
 8001c94:	4918      	ldr	r1, [pc, #96]	; (8001cf8 <SystemInit+0x88>)
 8001c96:	4b19      	ldr	r3, [pc, #100]	; (8001cfc <SystemInit+0x8c>)
 8001c98:	4013      	ands	r3, r2
 8001c9a:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001c9c:	4b16      	ldr	r3, [pc, #88]	; (8001cf8 <SystemInit+0x88>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a15      	ldr	r2, [pc, #84]	; (8001cf8 <SystemInit+0x88>)
 8001ca2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001ca6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001caa:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001cac:	4b12      	ldr	r3, [pc, #72]	; (8001cf8 <SystemInit+0x88>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a11      	ldr	r2, [pc, #68]	; (8001cf8 <SystemInit+0x88>)
 8001cb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cb6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001cb8:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <SystemInit+0x88>)
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	4a0e      	ldr	r2, [pc, #56]	; (8001cf8 <SystemInit+0x88>)
 8001cbe:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001cc2:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8001cc4:	4b0c      	ldr	r3, [pc, #48]	; (8001cf8 <SystemInit+0x88>)
 8001cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc8:	4a0b      	ldr	r2, [pc, #44]	; (8001cf8 <SystemInit+0x88>)
 8001cca:	f023 030f 	bic.w	r3, r3, #15
 8001cce:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 8001cd0:	4b09      	ldr	r3, [pc, #36]	; (8001cf8 <SystemInit+0x88>)
 8001cd2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cd4:	4908      	ldr	r1, [pc, #32]	; (8001cf8 <SystemInit+0x88>)
 8001cd6:	4b0a      	ldr	r3, [pc, #40]	; (8001d00 <SystemInit+0x90>)
 8001cd8:	4013      	ands	r3, r2
 8001cda:	630b      	str	r3, [r1, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001cdc:	4b06      	ldr	r3, [pc, #24]	; (8001cf8 <SystemInit+0x88>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	609a      	str	r2, [r3, #8]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001ce2:	f000 f80f 	bl	8001d04 <SetSysClock>
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001ce6:	4b03      	ldr	r3, [pc, #12]	; (8001cf4 <SystemInit+0x84>)
 8001ce8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001cec:	609a      	str	r2, [r3, #8]
#endif  
}
 8001cee:	bf00      	nop
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	e000ed00 	.word	0xe000ed00
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	f87fc00c 	.word	0xf87fc00c
 8001d00:	ff00fccc 	.word	0xff00fccc

08001d04 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).             
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  /* At this stage the HSI is already enabled and used as System clock source */
  
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
 8001d08:	4b21      	ldr	r3, [pc, #132]	; (8001d90 <SetSysClock+0x8c>)
 8001d0a:	2212      	movs	r2, #18
 8001d0c:	601a      	str	r2, [r3, #0]

  /* HCLK = SYSCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001d0e:	4b21      	ldr	r3, [pc, #132]	; (8001d94 <SetSysClock+0x90>)
 8001d10:	4a20      	ldr	r2, [pc, #128]	; (8001d94 <SetSysClock+0x90>)
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	6053      	str	r3, [r2, #4]

  /* PCLK2 = HCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001d16:	4b1f      	ldr	r3, [pc, #124]	; (8001d94 <SetSysClock+0x90>)
 8001d18:	4a1e      	ldr	r2, [pc, #120]	; (8001d94 <SetSysClock+0x90>)
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	6053      	str	r3, [r2, #4]

  /* PCLK1 = HCLK / 2 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8001d1e:	4b1d      	ldr	r3, [pc, #116]	; (8001d94 <SetSysClock+0x90>)
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	4a1c      	ldr	r2, [pc, #112]	; (8001d94 <SetSysClock+0x90>)
 8001d24:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d28:	6053      	str	r3, [r2, #4]

  /*  PLL configuration */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 8001d2a:	4b1a      	ldr	r3, [pc, #104]	; (8001d94 <SetSysClock+0x90>)
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	4a19      	ldr	r2, [pc, #100]	; (8001d94 <SetSysClock+0x90>)
 8001d30:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001d34:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL16);
 8001d36:	4b17      	ldr	r3, [pc, #92]	; (8001d94 <SetSysClock+0x90>)
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	4a16      	ldr	r2, [pc, #88]	; (8001d94 <SetSysClock+0x90>)
 8001d3c:	f443 1360 	orr.w	r3, r3, #3670016	; 0x380000
 8001d40:	6053      	str	r3, [r2, #4]

  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 8001d42:	4b14      	ldr	r3, [pc, #80]	; (8001d94 <SetSysClock+0x90>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a13      	ldr	r2, [pc, #76]	; (8001d94 <SetSysClock+0x90>)
 8001d48:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d4c:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001d4e:	bf00      	nop
 8001d50:	4b10      	ldr	r3, [pc, #64]	; (8001d94 <SetSysClock+0x90>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d0f9      	beq.n	8001d50 <SetSysClock+0x4c>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001d5c:	4b0d      	ldr	r3, [pc, #52]	; (8001d94 <SetSysClock+0x90>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	4a0c      	ldr	r2, [pc, #48]	; (8001d94 <SetSysClock+0x90>)
 8001d62:	f023 0303 	bic.w	r3, r3, #3
 8001d66:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8001d68:	4b0a      	ldr	r3, [pc, #40]	; (8001d94 <SetSysClock+0x90>)
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	4a09      	ldr	r2, [pc, #36]	; (8001d94 <SetSysClock+0x90>)
 8001d6e:	f043 0302 	orr.w	r3, r3, #2
 8001d72:	6053      	str	r3, [r2, #4]

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8001d74:	bf00      	nop
 8001d76:	4b07      	ldr	r3, [pc, #28]	; (8001d94 <SetSysClock+0x90>)
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f003 030c 	and.w	r3, r3, #12
 8001d7e:	2b08      	cmp	r3, #8
 8001d80:	d1f9      	bne.n	8001d76 <SetSysClock+0x72>
  {
  }
}
 8001d82:	bf00      	nop
 8001d84:	bf00      	nop
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	40022000 	.word	0x40022000
 8001d94:	40021000 	.word	0x40021000

08001d98 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001d98:	480d      	ldr	r0, [pc, #52]	; (8001dd0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001d9a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d9c:	480d      	ldr	r0, [pc, #52]	; (8001dd4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d9e:	490e      	ldr	r1, [pc, #56]	; (8001dd8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001da0:	4a0e      	ldr	r2, [pc, #56]	; (8001ddc <LoopForever+0xe>)
  movs r3, #0
 8001da2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001da4:	e002      	b.n	8001dac <LoopCopyDataInit>

08001da6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001da6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001da8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001daa:	3304      	adds	r3, #4

08001dac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001db0:	d3f9      	bcc.n	8001da6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001db2:	4a0b      	ldr	r2, [pc, #44]	; (8001de0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001db4:	4c0b      	ldr	r4, [pc, #44]	; (8001de4 <LoopForever+0x16>)
  movs r3, #0
 8001db6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001db8:	e001      	b.n	8001dbe <LoopFillZerobss>

08001dba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dbc:	3204      	adds	r2, #4

08001dbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dc0:	d3fb      	bcc.n	8001dba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001dc2:	f7ff ff55 	bl	8001c70 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001dc6:	f000 f817 	bl	8001df8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001dca:	f7ff fea7 	bl	8001b1c <main>

08001dce <LoopForever>:

LoopForever:
    b LoopForever
 8001dce:	e7fe      	b.n	8001dce <LoopForever>
  ldr   r0, =_estack
 8001dd0:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001dd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dd8:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8001ddc:	08004df4 	.word	0x08004df4
  ldr r2, =_sbss
 8001de0:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8001de4:	20000330 	.word	0x20000330

08001de8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001de8:	e7fe      	b.n	8001de8 <ADC1_2_IRQHandler>
	...

08001dec <__errno>:
 8001dec:	4b01      	ldr	r3, [pc, #4]	; (8001df4 <__errno+0x8>)
 8001dee:	6818      	ldr	r0, [r3, #0]
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	2000002c 	.word	0x2000002c

08001df8 <__libc_init_array>:
 8001df8:	b570      	push	{r4, r5, r6, lr}
 8001dfa:	4d0d      	ldr	r5, [pc, #52]	; (8001e30 <__libc_init_array+0x38>)
 8001dfc:	4c0d      	ldr	r4, [pc, #52]	; (8001e34 <__libc_init_array+0x3c>)
 8001dfe:	1b64      	subs	r4, r4, r5
 8001e00:	10a4      	asrs	r4, r4, #2
 8001e02:	2600      	movs	r6, #0
 8001e04:	42a6      	cmp	r6, r4
 8001e06:	d109      	bne.n	8001e1c <__libc_init_array+0x24>
 8001e08:	4d0b      	ldr	r5, [pc, #44]	; (8001e38 <__libc_init_array+0x40>)
 8001e0a:	4c0c      	ldr	r4, [pc, #48]	; (8001e3c <__libc_init_array+0x44>)
 8001e0c:	f002 fdf4 	bl	80049f8 <_init>
 8001e10:	1b64      	subs	r4, r4, r5
 8001e12:	10a4      	asrs	r4, r4, #2
 8001e14:	2600      	movs	r6, #0
 8001e16:	42a6      	cmp	r6, r4
 8001e18:	d105      	bne.n	8001e26 <__libc_init_array+0x2e>
 8001e1a:	bd70      	pop	{r4, r5, r6, pc}
 8001e1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e20:	4798      	blx	r3
 8001e22:	3601      	adds	r6, #1
 8001e24:	e7ee      	b.n	8001e04 <__libc_init_array+0xc>
 8001e26:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e2a:	4798      	blx	r3
 8001e2c:	3601      	adds	r6, #1
 8001e2e:	e7f2      	b.n	8001e16 <__libc_init_array+0x1e>
 8001e30:	08004dec 	.word	0x08004dec
 8001e34:	08004dec 	.word	0x08004dec
 8001e38:	08004dec 	.word	0x08004dec
 8001e3c:	08004df0 	.word	0x08004df0

08001e40 <memcpy>:
 8001e40:	440a      	add	r2, r1
 8001e42:	4291      	cmp	r1, r2
 8001e44:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8001e48:	d100      	bne.n	8001e4c <memcpy+0xc>
 8001e4a:	4770      	bx	lr
 8001e4c:	b510      	push	{r4, lr}
 8001e4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001e52:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001e56:	4291      	cmp	r1, r2
 8001e58:	d1f9      	bne.n	8001e4e <memcpy+0xe>
 8001e5a:	bd10      	pop	{r4, pc}

08001e5c <memset>:
 8001e5c:	4402      	add	r2, r0
 8001e5e:	4603      	mov	r3, r0
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d100      	bne.n	8001e66 <memset+0xa>
 8001e64:	4770      	bx	lr
 8001e66:	f803 1b01 	strb.w	r1, [r3], #1
 8001e6a:	e7f9      	b.n	8001e60 <memset+0x4>

08001e6c <__cvt>:
 8001e6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001e70:	ec55 4b10 	vmov	r4, r5, d0
 8001e74:	2d00      	cmp	r5, #0
 8001e76:	460e      	mov	r6, r1
 8001e78:	4619      	mov	r1, r3
 8001e7a:	462b      	mov	r3, r5
 8001e7c:	bfbb      	ittet	lt
 8001e7e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8001e82:	461d      	movlt	r5, r3
 8001e84:	2300      	movge	r3, #0
 8001e86:	232d      	movlt	r3, #45	; 0x2d
 8001e88:	700b      	strb	r3, [r1, #0]
 8001e8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001e8c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8001e90:	4691      	mov	r9, r2
 8001e92:	f023 0820 	bic.w	r8, r3, #32
 8001e96:	bfbc      	itt	lt
 8001e98:	4622      	movlt	r2, r4
 8001e9a:	4614      	movlt	r4, r2
 8001e9c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8001ea0:	d005      	beq.n	8001eae <__cvt+0x42>
 8001ea2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8001ea6:	d100      	bne.n	8001eaa <__cvt+0x3e>
 8001ea8:	3601      	adds	r6, #1
 8001eaa:	2102      	movs	r1, #2
 8001eac:	e000      	b.n	8001eb0 <__cvt+0x44>
 8001eae:	2103      	movs	r1, #3
 8001eb0:	ab03      	add	r3, sp, #12
 8001eb2:	9301      	str	r3, [sp, #4]
 8001eb4:	ab02      	add	r3, sp, #8
 8001eb6:	9300      	str	r3, [sp, #0]
 8001eb8:	ec45 4b10 	vmov	d0, r4, r5
 8001ebc:	4653      	mov	r3, sl
 8001ebe:	4632      	mov	r2, r6
 8001ec0:	f000 fd9a 	bl	80029f8 <_dtoa_r>
 8001ec4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8001ec8:	4607      	mov	r7, r0
 8001eca:	d102      	bne.n	8001ed2 <__cvt+0x66>
 8001ecc:	f019 0f01 	tst.w	r9, #1
 8001ed0:	d022      	beq.n	8001f18 <__cvt+0xac>
 8001ed2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8001ed6:	eb07 0906 	add.w	r9, r7, r6
 8001eda:	d110      	bne.n	8001efe <__cvt+0x92>
 8001edc:	783b      	ldrb	r3, [r7, #0]
 8001ede:	2b30      	cmp	r3, #48	; 0x30
 8001ee0:	d10a      	bne.n	8001ef8 <__cvt+0x8c>
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	4620      	mov	r0, r4
 8001ee8:	4629      	mov	r1, r5
 8001eea:	f7fe fded 	bl	8000ac8 <__aeabi_dcmpeq>
 8001eee:	b918      	cbnz	r0, 8001ef8 <__cvt+0x8c>
 8001ef0:	f1c6 0601 	rsb	r6, r6, #1
 8001ef4:	f8ca 6000 	str.w	r6, [sl]
 8001ef8:	f8da 3000 	ldr.w	r3, [sl]
 8001efc:	4499      	add	r9, r3
 8001efe:	2200      	movs	r2, #0
 8001f00:	2300      	movs	r3, #0
 8001f02:	4620      	mov	r0, r4
 8001f04:	4629      	mov	r1, r5
 8001f06:	f7fe fddf 	bl	8000ac8 <__aeabi_dcmpeq>
 8001f0a:	b108      	cbz	r0, 8001f10 <__cvt+0xa4>
 8001f0c:	f8cd 900c 	str.w	r9, [sp, #12]
 8001f10:	2230      	movs	r2, #48	; 0x30
 8001f12:	9b03      	ldr	r3, [sp, #12]
 8001f14:	454b      	cmp	r3, r9
 8001f16:	d307      	bcc.n	8001f28 <__cvt+0xbc>
 8001f18:	9b03      	ldr	r3, [sp, #12]
 8001f1a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001f1c:	1bdb      	subs	r3, r3, r7
 8001f1e:	4638      	mov	r0, r7
 8001f20:	6013      	str	r3, [r2, #0]
 8001f22:	b004      	add	sp, #16
 8001f24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f28:	1c59      	adds	r1, r3, #1
 8001f2a:	9103      	str	r1, [sp, #12]
 8001f2c:	701a      	strb	r2, [r3, #0]
 8001f2e:	e7f0      	b.n	8001f12 <__cvt+0xa6>

08001f30 <__exponent>:
 8001f30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001f32:	4603      	mov	r3, r0
 8001f34:	2900      	cmp	r1, #0
 8001f36:	bfb8      	it	lt
 8001f38:	4249      	neglt	r1, r1
 8001f3a:	f803 2b02 	strb.w	r2, [r3], #2
 8001f3e:	bfb4      	ite	lt
 8001f40:	222d      	movlt	r2, #45	; 0x2d
 8001f42:	222b      	movge	r2, #43	; 0x2b
 8001f44:	2909      	cmp	r1, #9
 8001f46:	7042      	strb	r2, [r0, #1]
 8001f48:	dd2a      	ble.n	8001fa0 <__exponent+0x70>
 8001f4a:	f10d 0407 	add.w	r4, sp, #7
 8001f4e:	46a4      	mov	ip, r4
 8001f50:	270a      	movs	r7, #10
 8001f52:	46a6      	mov	lr, r4
 8001f54:	460a      	mov	r2, r1
 8001f56:	fb91 f6f7 	sdiv	r6, r1, r7
 8001f5a:	fb07 1516 	mls	r5, r7, r6, r1
 8001f5e:	3530      	adds	r5, #48	; 0x30
 8001f60:	2a63      	cmp	r2, #99	; 0x63
 8001f62:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8001f66:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8001f6a:	4631      	mov	r1, r6
 8001f6c:	dcf1      	bgt.n	8001f52 <__exponent+0x22>
 8001f6e:	3130      	adds	r1, #48	; 0x30
 8001f70:	f1ae 0502 	sub.w	r5, lr, #2
 8001f74:	f804 1c01 	strb.w	r1, [r4, #-1]
 8001f78:	1c44      	adds	r4, r0, #1
 8001f7a:	4629      	mov	r1, r5
 8001f7c:	4561      	cmp	r1, ip
 8001f7e:	d30a      	bcc.n	8001f96 <__exponent+0x66>
 8001f80:	f10d 0209 	add.w	r2, sp, #9
 8001f84:	eba2 020e 	sub.w	r2, r2, lr
 8001f88:	4565      	cmp	r5, ip
 8001f8a:	bf88      	it	hi
 8001f8c:	2200      	movhi	r2, #0
 8001f8e:	4413      	add	r3, r2
 8001f90:	1a18      	subs	r0, r3, r0
 8001f92:	b003      	add	sp, #12
 8001f94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001f9a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8001f9e:	e7ed      	b.n	8001f7c <__exponent+0x4c>
 8001fa0:	2330      	movs	r3, #48	; 0x30
 8001fa2:	3130      	adds	r1, #48	; 0x30
 8001fa4:	7083      	strb	r3, [r0, #2]
 8001fa6:	70c1      	strb	r1, [r0, #3]
 8001fa8:	1d03      	adds	r3, r0, #4
 8001faa:	e7f1      	b.n	8001f90 <__exponent+0x60>

08001fac <_printf_float>:
 8001fac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fb0:	ed2d 8b02 	vpush	{d8}
 8001fb4:	b08d      	sub	sp, #52	; 0x34
 8001fb6:	460c      	mov	r4, r1
 8001fb8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8001fbc:	4616      	mov	r6, r2
 8001fbe:	461f      	mov	r7, r3
 8001fc0:	4605      	mov	r5, r0
 8001fc2:	f001 fcbf 	bl	8003944 <_localeconv_r>
 8001fc6:	f8d0 a000 	ldr.w	sl, [r0]
 8001fca:	4650      	mov	r0, sl
 8001fcc:	f7fe f900 	bl	80001d0 <strlen>
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	930a      	str	r3, [sp, #40]	; 0x28
 8001fd4:	6823      	ldr	r3, [r4, #0]
 8001fd6:	9305      	str	r3, [sp, #20]
 8001fd8:	f8d8 3000 	ldr.w	r3, [r8]
 8001fdc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8001fe0:	3307      	adds	r3, #7
 8001fe2:	f023 0307 	bic.w	r3, r3, #7
 8001fe6:	f103 0208 	add.w	r2, r3, #8
 8001fea:	f8c8 2000 	str.w	r2, [r8]
 8001fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8001ff6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8001ffa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8001ffe:	9307      	str	r3, [sp, #28]
 8002000:	f8cd 8018 	str.w	r8, [sp, #24]
 8002004:	ee08 0a10 	vmov	s16, r0
 8002008:	4b9f      	ldr	r3, [pc, #636]	; (8002288 <_printf_float+0x2dc>)
 800200a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800200e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002012:	f7fe fd8b 	bl	8000b2c <__aeabi_dcmpun>
 8002016:	bb88      	cbnz	r0, 800207c <_printf_float+0xd0>
 8002018:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800201c:	4b9a      	ldr	r3, [pc, #616]	; (8002288 <_printf_float+0x2dc>)
 800201e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002022:	f7fe fd65 	bl	8000af0 <__aeabi_dcmple>
 8002026:	bb48      	cbnz	r0, 800207c <_printf_float+0xd0>
 8002028:	2200      	movs	r2, #0
 800202a:	2300      	movs	r3, #0
 800202c:	4640      	mov	r0, r8
 800202e:	4649      	mov	r1, r9
 8002030:	f7fe fd54 	bl	8000adc <__aeabi_dcmplt>
 8002034:	b110      	cbz	r0, 800203c <_printf_float+0x90>
 8002036:	232d      	movs	r3, #45	; 0x2d
 8002038:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800203c:	4b93      	ldr	r3, [pc, #588]	; (800228c <_printf_float+0x2e0>)
 800203e:	4894      	ldr	r0, [pc, #592]	; (8002290 <_printf_float+0x2e4>)
 8002040:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8002044:	bf94      	ite	ls
 8002046:	4698      	movls	r8, r3
 8002048:	4680      	movhi	r8, r0
 800204a:	2303      	movs	r3, #3
 800204c:	6123      	str	r3, [r4, #16]
 800204e:	9b05      	ldr	r3, [sp, #20]
 8002050:	f023 0204 	bic.w	r2, r3, #4
 8002054:	6022      	str	r2, [r4, #0]
 8002056:	f04f 0900 	mov.w	r9, #0
 800205a:	9700      	str	r7, [sp, #0]
 800205c:	4633      	mov	r3, r6
 800205e:	aa0b      	add	r2, sp, #44	; 0x2c
 8002060:	4621      	mov	r1, r4
 8002062:	4628      	mov	r0, r5
 8002064:	f000 f9d8 	bl	8002418 <_printf_common>
 8002068:	3001      	adds	r0, #1
 800206a:	f040 8090 	bne.w	800218e <_printf_float+0x1e2>
 800206e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002072:	b00d      	add	sp, #52	; 0x34
 8002074:	ecbd 8b02 	vpop	{d8}
 8002078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800207c:	4642      	mov	r2, r8
 800207e:	464b      	mov	r3, r9
 8002080:	4640      	mov	r0, r8
 8002082:	4649      	mov	r1, r9
 8002084:	f7fe fd52 	bl	8000b2c <__aeabi_dcmpun>
 8002088:	b140      	cbz	r0, 800209c <_printf_float+0xf0>
 800208a:	464b      	mov	r3, r9
 800208c:	2b00      	cmp	r3, #0
 800208e:	bfbc      	itt	lt
 8002090:	232d      	movlt	r3, #45	; 0x2d
 8002092:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8002096:	487f      	ldr	r0, [pc, #508]	; (8002294 <_printf_float+0x2e8>)
 8002098:	4b7f      	ldr	r3, [pc, #508]	; (8002298 <_printf_float+0x2ec>)
 800209a:	e7d1      	b.n	8002040 <_printf_float+0x94>
 800209c:	6863      	ldr	r3, [r4, #4]
 800209e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80020a2:	9206      	str	r2, [sp, #24]
 80020a4:	1c5a      	adds	r2, r3, #1
 80020a6:	d13f      	bne.n	8002128 <_printf_float+0x17c>
 80020a8:	2306      	movs	r3, #6
 80020aa:	6063      	str	r3, [r4, #4]
 80020ac:	9b05      	ldr	r3, [sp, #20]
 80020ae:	6861      	ldr	r1, [r4, #4]
 80020b0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80020b4:	2300      	movs	r3, #0
 80020b6:	9303      	str	r3, [sp, #12]
 80020b8:	ab0a      	add	r3, sp, #40	; 0x28
 80020ba:	e9cd b301 	strd	fp, r3, [sp, #4]
 80020be:	ab09      	add	r3, sp, #36	; 0x24
 80020c0:	ec49 8b10 	vmov	d0, r8, r9
 80020c4:	9300      	str	r3, [sp, #0]
 80020c6:	6022      	str	r2, [r4, #0]
 80020c8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80020cc:	4628      	mov	r0, r5
 80020ce:	f7ff fecd 	bl	8001e6c <__cvt>
 80020d2:	9b06      	ldr	r3, [sp, #24]
 80020d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80020d6:	2b47      	cmp	r3, #71	; 0x47
 80020d8:	4680      	mov	r8, r0
 80020da:	d108      	bne.n	80020ee <_printf_float+0x142>
 80020dc:	1cc8      	adds	r0, r1, #3
 80020de:	db02      	blt.n	80020e6 <_printf_float+0x13a>
 80020e0:	6863      	ldr	r3, [r4, #4]
 80020e2:	4299      	cmp	r1, r3
 80020e4:	dd41      	ble.n	800216a <_printf_float+0x1be>
 80020e6:	f1ab 0b02 	sub.w	fp, fp, #2
 80020ea:	fa5f fb8b 	uxtb.w	fp, fp
 80020ee:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80020f2:	d820      	bhi.n	8002136 <_printf_float+0x18a>
 80020f4:	3901      	subs	r1, #1
 80020f6:	465a      	mov	r2, fp
 80020f8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80020fc:	9109      	str	r1, [sp, #36]	; 0x24
 80020fe:	f7ff ff17 	bl	8001f30 <__exponent>
 8002102:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002104:	1813      	adds	r3, r2, r0
 8002106:	2a01      	cmp	r2, #1
 8002108:	4681      	mov	r9, r0
 800210a:	6123      	str	r3, [r4, #16]
 800210c:	dc02      	bgt.n	8002114 <_printf_float+0x168>
 800210e:	6822      	ldr	r2, [r4, #0]
 8002110:	07d2      	lsls	r2, r2, #31
 8002112:	d501      	bpl.n	8002118 <_printf_float+0x16c>
 8002114:	3301      	adds	r3, #1
 8002116:	6123      	str	r3, [r4, #16]
 8002118:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800211c:	2b00      	cmp	r3, #0
 800211e:	d09c      	beq.n	800205a <_printf_float+0xae>
 8002120:	232d      	movs	r3, #45	; 0x2d
 8002122:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002126:	e798      	b.n	800205a <_printf_float+0xae>
 8002128:	9a06      	ldr	r2, [sp, #24]
 800212a:	2a47      	cmp	r2, #71	; 0x47
 800212c:	d1be      	bne.n	80020ac <_printf_float+0x100>
 800212e:	2b00      	cmp	r3, #0
 8002130:	d1bc      	bne.n	80020ac <_printf_float+0x100>
 8002132:	2301      	movs	r3, #1
 8002134:	e7b9      	b.n	80020aa <_printf_float+0xfe>
 8002136:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800213a:	d118      	bne.n	800216e <_printf_float+0x1c2>
 800213c:	2900      	cmp	r1, #0
 800213e:	6863      	ldr	r3, [r4, #4]
 8002140:	dd0b      	ble.n	800215a <_printf_float+0x1ae>
 8002142:	6121      	str	r1, [r4, #16]
 8002144:	b913      	cbnz	r3, 800214c <_printf_float+0x1a0>
 8002146:	6822      	ldr	r2, [r4, #0]
 8002148:	07d0      	lsls	r0, r2, #31
 800214a:	d502      	bpl.n	8002152 <_printf_float+0x1a6>
 800214c:	3301      	adds	r3, #1
 800214e:	440b      	add	r3, r1
 8002150:	6123      	str	r3, [r4, #16]
 8002152:	65a1      	str	r1, [r4, #88]	; 0x58
 8002154:	f04f 0900 	mov.w	r9, #0
 8002158:	e7de      	b.n	8002118 <_printf_float+0x16c>
 800215a:	b913      	cbnz	r3, 8002162 <_printf_float+0x1b6>
 800215c:	6822      	ldr	r2, [r4, #0]
 800215e:	07d2      	lsls	r2, r2, #31
 8002160:	d501      	bpl.n	8002166 <_printf_float+0x1ba>
 8002162:	3302      	adds	r3, #2
 8002164:	e7f4      	b.n	8002150 <_printf_float+0x1a4>
 8002166:	2301      	movs	r3, #1
 8002168:	e7f2      	b.n	8002150 <_printf_float+0x1a4>
 800216a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800216e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002170:	4299      	cmp	r1, r3
 8002172:	db05      	blt.n	8002180 <_printf_float+0x1d4>
 8002174:	6823      	ldr	r3, [r4, #0]
 8002176:	6121      	str	r1, [r4, #16]
 8002178:	07d8      	lsls	r0, r3, #31
 800217a:	d5ea      	bpl.n	8002152 <_printf_float+0x1a6>
 800217c:	1c4b      	adds	r3, r1, #1
 800217e:	e7e7      	b.n	8002150 <_printf_float+0x1a4>
 8002180:	2900      	cmp	r1, #0
 8002182:	bfd4      	ite	le
 8002184:	f1c1 0202 	rsble	r2, r1, #2
 8002188:	2201      	movgt	r2, #1
 800218a:	4413      	add	r3, r2
 800218c:	e7e0      	b.n	8002150 <_printf_float+0x1a4>
 800218e:	6823      	ldr	r3, [r4, #0]
 8002190:	055a      	lsls	r2, r3, #21
 8002192:	d407      	bmi.n	80021a4 <_printf_float+0x1f8>
 8002194:	6923      	ldr	r3, [r4, #16]
 8002196:	4642      	mov	r2, r8
 8002198:	4631      	mov	r1, r6
 800219a:	4628      	mov	r0, r5
 800219c:	47b8      	blx	r7
 800219e:	3001      	adds	r0, #1
 80021a0:	d12c      	bne.n	80021fc <_printf_float+0x250>
 80021a2:	e764      	b.n	800206e <_printf_float+0xc2>
 80021a4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80021a8:	f240 80e0 	bls.w	800236c <_printf_float+0x3c0>
 80021ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80021b0:	2200      	movs	r2, #0
 80021b2:	2300      	movs	r3, #0
 80021b4:	f7fe fc88 	bl	8000ac8 <__aeabi_dcmpeq>
 80021b8:	2800      	cmp	r0, #0
 80021ba:	d034      	beq.n	8002226 <_printf_float+0x27a>
 80021bc:	4a37      	ldr	r2, [pc, #220]	; (800229c <_printf_float+0x2f0>)
 80021be:	2301      	movs	r3, #1
 80021c0:	4631      	mov	r1, r6
 80021c2:	4628      	mov	r0, r5
 80021c4:	47b8      	blx	r7
 80021c6:	3001      	adds	r0, #1
 80021c8:	f43f af51 	beq.w	800206e <_printf_float+0xc2>
 80021cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80021d0:	429a      	cmp	r2, r3
 80021d2:	db02      	blt.n	80021da <_printf_float+0x22e>
 80021d4:	6823      	ldr	r3, [r4, #0]
 80021d6:	07d8      	lsls	r0, r3, #31
 80021d8:	d510      	bpl.n	80021fc <_printf_float+0x250>
 80021da:	ee18 3a10 	vmov	r3, s16
 80021de:	4652      	mov	r2, sl
 80021e0:	4631      	mov	r1, r6
 80021e2:	4628      	mov	r0, r5
 80021e4:	47b8      	blx	r7
 80021e6:	3001      	adds	r0, #1
 80021e8:	f43f af41 	beq.w	800206e <_printf_float+0xc2>
 80021ec:	f04f 0800 	mov.w	r8, #0
 80021f0:	f104 091a 	add.w	r9, r4, #26
 80021f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80021f6:	3b01      	subs	r3, #1
 80021f8:	4543      	cmp	r3, r8
 80021fa:	dc09      	bgt.n	8002210 <_printf_float+0x264>
 80021fc:	6823      	ldr	r3, [r4, #0]
 80021fe:	079b      	lsls	r3, r3, #30
 8002200:	f100 8105 	bmi.w	800240e <_printf_float+0x462>
 8002204:	68e0      	ldr	r0, [r4, #12]
 8002206:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002208:	4298      	cmp	r0, r3
 800220a:	bfb8      	it	lt
 800220c:	4618      	movlt	r0, r3
 800220e:	e730      	b.n	8002072 <_printf_float+0xc6>
 8002210:	2301      	movs	r3, #1
 8002212:	464a      	mov	r2, r9
 8002214:	4631      	mov	r1, r6
 8002216:	4628      	mov	r0, r5
 8002218:	47b8      	blx	r7
 800221a:	3001      	adds	r0, #1
 800221c:	f43f af27 	beq.w	800206e <_printf_float+0xc2>
 8002220:	f108 0801 	add.w	r8, r8, #1
 8002224:	e7e6      	b.n	80021f4 <_printf_float+0x248>
 8002226:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002228:	2b00      	cmp	r3, #0
 800222a:	dc39      	bgt.n	80022a0 <_printf_float+0x2f4>
 800222c:	4a1b      	ldr	r2, [pc, #108]	; (800229c <_printf_float+0x2f0>)
 800222e:	2301      	movs	r3, #1
 8002230:	4631      	mov	r1, r6
 8002232:	4628      	mov	r0, r5
 8002234:	47b8      	blx	r7
 8002236:	3001      	adds	r0, #1
 8002238:	f43f af19 	beq.w	800206e <_printf_float+0xc2>
 800223c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002240:	4313      	orrs	r3, r2
 8002242:	d102      	bne.n	800224a <_printf_float+0x29e>
 8002244:	6823      	ldr	r3, [r4, #0]
 8002246:	07d9      	lsls	r1, r3, #31
 8002248:	d5d8      	bpl.n	80021fc <_printf_float+0x250>
 800224a:	ee18 3a10 	vmov	r3, s16
 800224e:	4652      	mov	r2, sl
 8002250:	4631      	mov	r1, r6
 8002252:	4628      	mov	r0, r5
 8002254:	47b8      	blx	r7
 8002256:	3001      	adds	r0, #1
 8002258:	f43f af09 	beq.w	800206e <_printf_float+0xc2>
 800225c:	f04f 0900 	mov.w	r9, #0
 8002260:	f104 0a1a 	add.w	sl, r4, #26
 8002264:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002266:	425b      	negs	r3, r3
 8002268:	454b      	cmp	r3, r9
 800226a:	dc01      	bgt.n	8002270 <_printf_float+0x2c4>
 800226c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800226e:	e792      	b.n	8002196 <_printf_float+0x1ea>
 8002270:	2301      	movs	r3, #1
 8002272:	4652      	mov	r2, sl
 8002274:	4631      	mov	r1, r6
 8002276:	4628      	mov	r0, r5
 8002278:	47b8      	blx	r7
 800227a:	3001      	adds	r0, #1
 800227c:	f43f aef7 	beq.w	800206e <_printf_float+0xc2>
 8002280:	f109 0901 	add.w	r9, r9, #1
 8002284:	e7ee      	b.n	8002264 <_printf_float+0x2b8>
 8002286:	bf00      	nop
 8002288:	7fefffff 	.word	0x7fefffff
 800228c:	08004a14 	.word	0x08004a14
 8002290:	08004a18 	.word	0x08004a18
 8002294:	08004a20 	.word	0x08004a20
 8002298:	08004a1c 	.word	0x08004a1c
 800229c:	08004a24 	.word	0x08004a24
 80022a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80022a2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80022a4:	429a      	cmp	r2, r3
 80022a6:	bfa8      	it	ge
 80022a8:	461a      	movge	r2, r3
 80022aa:	2a00      	cmp	r2, #0
 80022ac:	4691      	mov	r9, r2
 80022ae:	dc37      	bgt.n	8002320 <_printf_float+0x374>
 80022b0:	f04f 0b00 	mov.w	fp, #0
 80022b4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80022b8:	f104 021a 	add.w	r2, r4, #26
 80022bc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80022be:	9305      	str	r3, [sp, #20]
 80022c0:	eba3 0309 	sub.w	r3, r3, r9
 80022c4:	455b      	cmp	r3, fp
 80022c6:	dc33      	bgt.n	8002330 <_printf_float+0x384>
 80022c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80022cc:	429a      	cmp	r2, r3
 80022ce:	db3b      	blt.n	8002348 <_printf_float+0x39c>
 80022d0:	6823      	ldr	r3, [r4, #0]
 80022d2:	07da      	lsls	r2, r3, #31
 80022d4:	d438      	bmi.n	8002348 <_printf_float+0x39c>
 80022d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80022d8:	9a05      	ldr	r2, [sp, #20]
 80022da:	9909      	ldr	r1, [sp, #36]	; 0x24
 80022dc:	1a9a      	subs	r2, r3, r2
 80022de:	eba3 0901 	sub.w	r9, r3, r1
 80022e2:	4591      	cmp	r9, r2
 80022e4:	bfa8      	it	ge
 80022e6:	4691      	movge	r9, r2
 80022e8:	f1b9 0f00 	cmp.w	r9, #0
 80022ec:	dc35      	bgt.n	800235a <_printf_float+0x3ae>
 80022ee:	f04f 0800 	mov.w	r8, #0
 80022f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80022f6:	f104 0a1a 	add.w	sl, r4, #26
 80022fa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80022fe:	1a9b      	subs	r3, r3, r2
 8002300:	eba3 0309 	sub.w	r3, r3, r9
 8002304:	4543      	cmp	r3, r8
 8002306:	f77f af79 	ble.w	80021fc <_printf_float+0x250>
 800230a:	2301      	movs	r3, #1
 800230c:	4652      	mov	r2, sl
 800230e:	4631      	mov	r1, r6
 8002310:	4628      	mov	r0, r5
 8002312:	47b8      	blx	r7
 8002314:	3001      	adds	r0, #1
 8002316:	f43f aeaa 	beq.w	800206e <_printf_float+0xc2>
 800231a:	f108 0801 	add.w	r8, r8, #1
 800231e:	e7ec      	b.n	80022fa <_printf_float+0x34e>
 8002320:	4613      	mov	r3, r2
 8002322:	4631      	mov	r1, r6
 8002324:	4642      	mov	r2, r8
 8002326:	4628      	mov	r0, r5
 8002328:	47b8      	blx	r7
 800232a:	3001      	adds	r0, #1
 800232c:	d1c0      	bne.n	80022b0 <_printf_float+0x304>
 800232e:	e69e      	b.n	800206e <_printf_float+0xc2>
 8002330:	2301      	movs	r3, #1
 8002332:	4631      	mov	r1, r6
 8002334:	4628      	mov	r0, r5
 8002336:	9205      	str	r2, [sp, #20]
 8002338:	47b8      	blx	r7
 800233a:	3001      	adds	r0, #1
 800233c:	f43f ae97 	beq.w	800206e <_printf_float+0xc2>
 8002340:	9a05      	ldr	r2, [sp, #20]
 8002342:	f10b 0b01 	add.w	fp, fp, #1
 8002346:	e7b9      	b.n	80022bc <_printf_float+0x310>
 8002348:	ee18 3a10 	vmov	r3, s16
 800234c:	4652      	mov	r2, sl
 800234e:	4631      	mov	r1, r6
 8002350:	4628      	mov	r0, r5
 8002352:	47b8      	blx	r7
 8002354:	3001      	adds	r0, #1
 8002356:	d1be      	bne.n	80022d6 <_printf_float+0x32a>
 8002358:	e689      	b.n	800206e <_printf_float+0xc2>
 800235a:	9a05      	ldr	r2, [sp, #20]
 800235c:	464b      	mov	r3, r9
 800235e:	4442      	add	r2, r8
 8002360:	4631      	mov	r1, r6
 8002362:	4628      	mov	r0, r5
 8002364:	47b8      	blx	r7
 8002366:	3001      	adds	r0, #1
 8002368:	d1c1      	bne.n	80022ee <_printf_float+0x342>
 800236a:	e680      	b.n	800206e <_printf_float+0xc2>
 800236c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800236e:	2a01      	cmp	r2, #1
 8002370:	dc01      	bgt.n	8002376 <_printf_float+0x3ca>
 8002372:	07db      	lsls	r3, r3, #31
 8002374:	d538      	bpl.n	80023e8 <_printf_float+0x43c>
 8002376:	2301      	movs	r3, #1
 8002378:	4642      	mov	r2, r8
 800237a:	4631      	mov	r1, r6
 800237c:	4628      	mov	r0, r5
 800237e:	47b8      	blx	r7
 8002380:	3001      	adds	r0, #1
 8002382:	f43f ae74 	beq.w	800206e <_printf_float+0xc2>
 8002386:	ee18 3a10 	vmov	r3, s16
 800238a:	4652      	mov	r2, sl
 800238c:	4631      	mov	r1, r6
 800238e:	4628      	mov	r0, r5
 8002390:	47b8      	blx	r7
 8002392:	3001      	adds	r0, #1
 8002394:	f43f ae6b 	beq.w	800206e <_printf_float+0xc2>
 8002398:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800239c:	2200      	movs	r2, #0
 800239e:	2300      	movs	r3, #0
 80023a0:	f7fe fb92 	bl	8000ac8 <__aeabi_dcmpeq>
 80023a4:	b9d8      	cbnz	r0, 80023de <_printf_float+0x432>
 80023a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80023a8:	f108 0201 	add.w	r2, r8, #1
 80023ac:	3b01      	subs	r3, #1
 80023ae:	4631      	mov	r1, r6
 80023b0:	4628      	mov	r0, r5
 80023b2:	47b8      	blx	r7
 80023b4:	3001      	adds	r0, #1
 80023b6:	d10e      	bne.n	80023d6 <_printf_float+0x42a>
 80023b8:	e659      	b.n	800206e <_printf_float+0xc2>
 80023ba:	2301      	movs	r3, #1
 80023bc:	4652      	mov	r2, sl
 80023be:	4631      	mov	r1, r6
 80023c0:	4628      	mov	r0, r5
 80023c2:	47b8      	blx	r7
 80023c4:	3001      	adds	r0, #1
 80023c6:	f43f ae52 	beq.w	800206e <_printf_float+0xc2>
 80023ca:	f108 0801 	add.w	r8, r8, #1
 80023ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80023d0:	3b01      	subs	r3, #1
 80023d2:	4543      	cmp	r3, r8
 80023d4:	dcf1      	bgt.n	80023ba <_printf_float+0x40e>
 80023d6:	464b      	mov	r3, r9
 80023d8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80023dc:	e6dc      	b.n	8002198 <_printf_float+0x1ec>
 80023de:	f04f 0800 	mov.w	r8, #0
 80023e2:	f104 0a1a 	add.w	sl, r4, #26
 80023e6:	e7f2      	b.n	80023ce <_printf_float+0x422>
 80023e8:	2301      	movs	r3, #1
 80023ea:	4642      	mov	r2, r8
 80023ec:	e7df      	b.n	80023ae <_printf_float+0x402>
 80023ee:	2301      	movs	r3, #1
 80023f0:	464a      	mov	r2, r9
 80023f2:	4631      	mov	r1, r6
 80023f4:	4628      	mov	r0, r5
 80023f6:	47b8      	blx	r7
 80023f8:	3001      	adds	r0, #1
 80023fa:	f43f ae38 	beq.w	800206e <_printf_float+0xc2>
 80023fe:	f108 0801 	add.w	r8, r8, #1
 8002402:	68e3      	ldr	r3, [r4, #12]
 8002404:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002406:	1a5b      	subs	r3, r3, r1
 8002408:	4543      	cmp	r3, r8
 800240a:	dcf0      	bgt.n	80023ee <_printf_float+0x442>
 800240c:	e6fa      	b.n	8002204 <_printf_float+0x258>
 800240e:	f04f 0800 	mov.w	r8, #0
 8002412:	f104 0919 	add.w	r9, r4, #25
 8002416:	e7f4      	b.n	8002402 <_printf_float+0x456>

08002418 <_printf_common>:
 8002418:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800241c:	4616      	mov	r6, r2
 800241e:	4699      	mov	r9, r3
 8002420:	688a      	ldr	r2, [r1, #8]
 8002422:	690b      	ldr	r3, [r1, #16]
 8002424:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002428:	4293      	cmp	r3, r2
 800242a:	bfb8      	it	lt
 800242c:	4613      	movlt	r3, r2
 800242e:	6033      	str	r3, [r6, #0]
 8002430:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002434:	4607      	mov	r7, r0
 8002436:	460c      	mov	r4, r1
 8002438:	b10a      	cbz	r2, 800243e <_printf_common+0x26>
 800243a:	3301      	adds	r3, #1
 800243c:	6033      	str	r3, [r6, #0]
 800243e:	6823      	ldr	r3, [r4, #0]
 8002440:	0699      	lsls	r1, r3, #26
 8002442:	bf42      	ittt	mi
 8002444:	6833      	ldrmi	r3, [r6, #0]
 8002446:	3302      	addmi	r3, #2
 8002448:	6033      	strmi	r3, [r6, #0]
 800244a:	6825      	ldr	r5, [r4, #0]
 800244c:	f015 0506 	ands.w	r5, r5, #6
 8002450:	d106      	bne.n	8002460 <_printf_common+0x48>
 8002452:	f104 0a19 	add.w	sl, r4, #25
 8002456:	68e3      	ldr	r3, [r4, #12]
 8002458:	6832      	ldr	r2, [r6, #0]
 800245a:	1a9b      	subs	r3, r3, r2
 800245c:	42ab      	cmp	r3, r5
 800245e:	dc26      	bgt.n	80024ae <_printf_common+0x96>
 8002460:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002464:	1e13      	subs	r3, r2, #0
 8002466:	6822      	ldr	r2, [r4, #0]
 8002468:	bf18      	it	ne
 800246a:	2301      	movne	r3, #1
 800246c:	0692      	lsls	r2, r2, #26
 800246e:	d42b      	bmi.n	80024c8 <_printf_common+0xb0>
 8002470:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002474:	4649      	mov	r1, r9
 8002476:	4638      	mov	r0, r7
 8002478:	47c0      	blx	r8
 800247a:	3001      	adds	r0, #1
 800247c:	d01e      	beq.n	80024bc <_printf_common+0xa4>
 800247e:	6823      	ldr	r3, [r4, #0]
 8002480:	68e5      	ldr	r5, [r4, #12]
 8002482:	6832      	ldr	r2, [r6, #0]
 8002484:	f003 0306 	and.w	r3, r3, #6
 8002488:	2b04      	cmp	r3, #4
 800248a:	bf08      	it	eq
 800248c:	1aad      	subeq	r5, r5, r2
 800248e:	68a3      	ldr	r3, [r4, #8]
 8002490:	6922      	ldr	r2, [r4, #16]
 8002492:	bf0c      	ite	eq
 8002494:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002498:	2500      	movne	r5, #0
 800249a:	4293      	cmp	r3, r2
 800249c:	bfc4      	itt	gt
 800249e:	1a9b      	subgt	r3, r3, r2
 80024a0:	18ed      	addgt	r5, r5, r3
 80024a2:	2600      	movs	r6, #0
 80024a4:	341a      	adds	r4, #26
 80024a6:	42b5      	cmp	r5, r6
 80024a8:	d11a      	bne.n	80024e0 <_printf_common+0xc8>
 80024aa:	2000      	movs	r0, #0
 80024ac:	e008      	b.n	80024c0 <_printf_common+0xa8>
 80024ae:	2301      	movs	r3, #1
 80024b0:	4652      	mov	r2, sl
 80024b2:	4649      	mov	r1, r9
 80024b4:	4638      	mov	r0, r7
 80024b6:	47c0      	blx	r8
 80024b8:	3001      	adds	r0, #1
 80024ba:	d103      	bne.n	80024c4 <_printf_common+0xac>
 80024bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80024c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80024c4:	3501      	adds	r5, #1
 80024c6:	e7c6      	b.n	8002456 <_printf_common+0x3e>
 80024c8:	18e1      	adds	r1, r4, r3
 80024ca:	1c5a      	adds	r2, r3, #1
 80024cc:	2030      	movs	r0, #48	; 0x30
 80024ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80024d2:	4422      	add	r2, r4
 80024d4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80024d8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80024dc:	3302      	adds	r3, #2
 80024de:	e7c7      	b.n	8002470 <_printf_common+0x58>
 80024e0:	2301      	movs	r3, #1
 80024e2:	4622      	mov	r2, r4
 80024e4:	4649      	mov	r1, r9
 80024e6:	4638      	mov	r0, r7
 80024e8:	47c0      	blx	r8
 80024ea:	3001      	adds	r0, #1
 80024ec:	d0e6      	beq.n	80024bc <_printf_common+0xa4>
 80024ee:	3601      	adds	r6, #1
 80024f0:	e7d9      	b.n	80024a6 <_printf_common+0x8e>
	...

080024f4 <_printf_i>:
 80024f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80024f8:	7e0f      	ldrb	r7, [r1, #24]
 80024fa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80024fc:	2f78      	cmp	r7, #120	; 0x78
 80024fe:	4691      	mov	r9, r2
 8002500:	4680      	mov	r8, r0
 8002502:	460c      	mov	r4, r1
 8002504:	469a      	mov	sl, r3
 8002506:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800250a:	d807      	bhi.n	800251c <_printf_i+0x28>
 800250c:	2f62      	cmp	r7, #98	; 0x62
 800250e:	d80a      	bhi.n	8002526 <_printf_i+0x32>
 8002510:	2f00      	cmp	r7, #0
 8002512:	f000 80d8 	beq.w	80026c6 <_printf_i+0x1d2>
 8002516:	2f58      	cmp	r7, #88	; 0x58
 8002518:	f000 80a3 	beq.w	8002662 <_printf_i+0x16e>
 800251c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002520:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002524:	e03a      	b.n	800259c <_printf_i+0xa8>
 8002526:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800252a:	2b15      	cmp	r3, #21
 800252c:	d8f6      	bhi.n	800251c <_printf_i+0x28>
 800252e:	a101      	add	r1, pc, #4	; (adr r1, 8002534 <_printf_i+0x40>)
 8002530:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002534:	0800258d 	.word	0x0800258d
 8002538:	080025a1 	.word	0x080025a1
 800253c:	0800251d 	.word	0x0800251d
 8002540:	0800251d 	.word	0x0800251d
 8002544:	0800251d 	.word	0x0800251d
 8002548:	0800251d 	.word	0x0800251d
 800254c:	080025a1 	.word	0x080025a1
 8002550:	0800251d 	.word	0x0800251d
 8002554:	0800251d 	.word	0x0800251d
 8002558:	0800251d 	.word	0x0800251d
 800255c:	0800251d 	.word	0x0800251d
 8002560:	080026ad 	.word	0x080026ad
 8002564:	080025d1 	.word	0x080025d1
 8002568:	0800268f 	.word	0x0800268f
 800256c:	0800251d 	.word	0x0800251d
 8002570:	0800251d 	.word	0x0800251d
 8002574:	080026cf 	.word	0x080026cf
 8002578:	0800251d 	.word	0x0800251d
 800257c:	080025d1 	.word	0x080025d1
 8002580:	0800251d 	.word	0x0800251d
 8002584:	0800251d 	.word	0x0800251d
 8002588:	08002697 	.word	0x08002697
 800258c:	682b      	ldr	r3, [r5, #0]
 800258e:	1d1a      	adds	r2, r3, #4
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	602a      	str	r2, [r5, #0]
 8002594:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002598:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800259c:	2301      	movs	r3, #1
 800259e:	e0a3      	b.n	80026e8 <_printf_i+0x1f4>
 80025a0:	6820      	ldr	r0, [r4, #0]
 80025a2:	6829      	ldr	r1, [r5, #0]
 80025a4:	0606      	lsls	r6, r0, #24
 80025a6:	f101 0304 	add.w	r3, r1, #4
 80025aa:	d50a      	bpl.n	80025c2 <_printf_i+0xce>
 80025ac:	680e      	ldr	r6, [r1, #0]
 80025ae:	602b      	str	r3, [r5, #0]
 80025b0:	2e00      	cmp	r6, #0
 80025b2:	da03      	bge.n	80025bc <_printf_i+0xc8>
 80025b4:	232d      	movs	r3, #45	; 0x2d
 80025b6:	4276      	negs	r6, r6
 80025b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80025bc:	485e      	ldr	r0, [pc, #376]	; (8002738 <_printf_i+0x244>)
 80025be:	230a      	movs	r3, #10
 80025c0:	e019      	b.n	80025f6 <_printf_i+0x102>
 80025c2:	680e      	ldr	r6, [r1, #0]
 80025c4:	602b      	str	r3, [r5, #0]
 80025c6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80025ca:	bf18      	it	ne
 80025cc:	b236      	sxthne	r6, r6
 80025ce:	e7ef      	b.n	80025b0 <_printf_i+0xbc>
 80025d0:	682b      	ldr	r3, [r5, #0]
 80025d2:	6820      	ldr	r0, [r4, #0]
 80025d4:	1d19      	adds	r1, r3, #4
 80025d6:	6029      	str	r1, [r5, #0]
 80025d8:	0601      	lsls	r1, r0, #24
 80025da:	d501      	bpl.n	80025e0 <_printf_i+0xec>
 80025dc:	681e      	ldr	r6, [r3, #0]
 80025de:	e002      	b.n	80025e6 <_printf_i+0xf2>
 80025e0:	0646      	lsls	r6, r0, #25
 80025e2:	d5fb      	bpl.n	80025dc <_printf_i+0xe8>
 80025e4:	881e      	ldrh	r6, [r3, #0]
 80025e6:	4854      	ldr	r0, [pc, #336]	; (8002738 <_printf_i+0x244>)
 80025e8:	2f6f      	cmp	r7, #111	; 0x6f
 80025ea:	bf0c      	ite	eq
 80025ec:	2308      	moveq	r3, #8
 80025ee:	230a      	movne	r3, #10
 80025f0:	2100      	movs	r1, #0
 80025f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80025f6:	6865      	ldr	r5, [r4, #4]
 80025f8:	60a5      	str	r5, [r4, #8]
 80025fa:	2d00      	cmp	r5, #0
 80025fc:	bfa2      	ittt	ge
 80025fe:	6821      	ldrge	r1, [r4, #0]
 8002600:	f021 0104 	bicge.w	r1, r1, #4
 8002604:	6021      	strge	r1, [r4, #0]
 8002606:	b90e      	cbnz	r6, 800260c <_printf_i+0x118>
 8002608:	2d00      	cmp	r5, #0
 800260a:	d04d      	beq.n	80026a8 <_printf_i+0x1b4>
 800260c:	4615      	mov	r5, r2
 800260e:	fbb6 f1f3 	udiv	r1, r6, r3
 8002612:	fb03 6711 	mls	r7, r3, r1, r6
 8002616:	5dc7      	ldrb	r7, [r0, r7]
 8002618:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800261c:	4637      	mov	r7, r6
 800261e:	42bb      	cmp	r3, r7
 8002620:	460e      	mov	r6, r1
 8002622:	d9f4      	bls.n	800260e <_printf_i+0x11a>
 8002624:	2b08      	cmp	r3, #8
 8002626:	d10b      	bne.n	8002640 <_printf_i+0x14c>
 8002628:	6823      	ldr	r3, [r4, #0]
 800262a:	07de      	lsls	r6, r3, #31
 800262c:	d508      	bpl.n	8002640 <_printf_i+0x14c>
 800262e:	6923      	ldr	r3, [r4, #16]
 8002630:	6861      	ldr	r1, [r4, #4]
 8002632:	4299      	cmp	r1, r3
 8002634:	bfde      	ittt	le
 8002636:	2330      	movle	r3, #48	; 0x30
 8002638:	f805 3c01 	strble.w	r3, [r5, #-1]
 800263c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8002640:	1b52      	subs	r2, r2, r5
 8002642:	6122      	str	r2, [r4, #16]
 8002644:	f8cd a000 	str.w	sl, [sp]
 8002648:	464b      	mov	r3, r9
 800264a:	aa03      	add	r2, sp, #12
 800264c:	4621      	mov	r1, r4
 800264e:	4640      	mov	r0, r8
 8002650:	f7ff fee2 	bl	8002418 <_printf_common>
 8002654:	3001      	adds	r0, #1
 8002656:	d14c      	bne.n	80026f2 <_printf_i+0x1fe>
 8002658:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800265c:	b004      	add	sp, #16
 800265e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002662:	4835      	ldr	r0, [pc, #212]	; (8002738 <_printf_i+0x244>)
 8002664:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002668:	6829      	ldr	r1, [r5, #0]
 800266a:	6823      	ldr	r3, [r4, #0]
 800266c:	f851 6b04 	ldr.w	r6, [r1], #4
 8002670:	6029      	str	r1, [r5, #0]
 8002672:	061d      	lsls	r5, r3, #24
 8002674:	d514      	bpl.n	80026a0 <_printf_i+0x1ac>
 8002676:	07df      	lsls	r7, r3, #31
 8002678:	bf44      	itt	mi
 800267a:	f043 0320 	orrmi.w	r3, r3, #32
 800267e:	6023      	strmi	r3, [r4, #0]
 8002680:	b91e      	cbnz	r6, 800268a <_printf_i+0x196>
 8002682:	6823      	ldr	r3, [r4, #0]
 8002684:	f023 0320 	bic.w	r3, r3, #32
 8002688:	6023      	str	r3, [r4, #0]
 800268a:	2310      	movs	r3, #16
 800268c:	e7b0      	b.n	80025f0 <_printf_i+0xfc>
 800268e:	6823      	ldr	r3, [r4, #0]
 8002690:	f043 0320 	orr.w	r3, r3, #32
 8002694:	6023      	str	r3, [r4, #0]
 8002696:	2378      	movs	r3, #120	; 0x78
 8002698:	4828      	ldr	r0, [pc, #160]	; (800273c <_printf_i+0x248>)
 800269a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800269e:	e7e3      	b.n	8002668 <_printf_i+0x174>
 80026a0:	0659      	lsls	r1, r3, #25
 80026a2:	bf48      	it	mi
 80026a4:	b2b6      	uxthmi	r6, r6
 80026a6:	e7e6      	b.n	8002676 <_printf_i+0x182>
 80026a8:	4615      	mov	r5, r2
 80026aa:	e7bb      	b.n	8002624 <_printf_i+0x130>
 80026ac:	682b      	ldr	r3, [r5, #0]
 80026ae:	6826      	ldr	r6, [r4, #0]
 80026b0:	6961      	ldr	r1, [r4, #20]
 80026b2:	1d18      	adds	r0, r3, #4
 80026b4:	6028      	str	r0, [r5, #0]
 80026b6:	0635      	lsls	r5, r6, #24
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	d501      	bpl.n	80026c0 <_printf_i+0x1cc>
 80026bc:	6019      	str	r1, [r3, #0]
 80026be:	e002      	b.n	80026c6 <_printf_i+0x1d2>
 80026c0:	0670      	lsls	r0, r6, #25
 80026c2:	d5fb      	bpl.n	80026bc <_printf_i+0x1c8>
 80026c4:	8019      	strh	r1, [r3, #0]
 80026c6:	2300      	movs	r3, #0
 80026c8:	6123      	str	r3, [r4, #16]
 80026ca:	4615      	mov	r5, r2
 80026cc:	e7ba      	b.n	8002644 <_printf_i+0x150>
 80026ce:	682b      	ldr	r3, [r5, #0]
 80026d0:	1d1a      	adds	r2, r3, #4
 80026d2:	602a      	str	r2, [r5, #0]
 80026d4:	681d      	ldr	r5, [r3, #0]
 80026d6:	6862      	ldr	r2, [r4, #4]
 80026d8:	2100      	movs	r1, #0
 80026da:	4628      	mov	r0, r5
 80026dc:	f7fd fd80 	bl	80001e0 <memchr>
 80026e0:	b108      	cbz	r0, 80026e6 <_printf_i+0x1f2>
 80026e2:	1b40      	subs	r0, r0, r5
 80026e4:	6060      	str	r0, [r4, #4]
 80026e6:	6863      	ldr	r3, [r4, #4]
 80026e8:	6123      	str	r3, [r4, #16]
 80026ea:	2300      	movs	r3, #0
 80026ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80026f0:	e7a8      	b.n	8002644 <_printf_i+0x150>
 80026f2:	6923      	ldr	r3, [r4, #16]
 80026f4:	462a      	mov	r2, r5
 80026f6:	4649      	mov	r1, r9
 80026f8:	4640      	mov	r0, r8
 80026fa:	47d0      	blx	sl
 80026fc:	3001      	adds	r0, #1
 80026fe:	d0ab      	beq.n	8002658 <_printf_i+0x164>
 8002700:	6823      	ldr	r3, [r4, #0]
 8002702:	079b      	lsls	r3, r3, #30
 8002704:	d413      	bmi.n	800272e <_printf_i+0x23a>
 8002706:	68e0      	ldr	r0, [r4, #12]
 8002708:	9b03      	ldr	r3, [sp, #12]
 800270a:	4298      	cmp	r0, r3
 800270c:	bfb8      	it	lt
 800270e:	4618      	movlt	r0, r3
 8002710:	e7a4      	b.n	800265c <_printf_i+0x168>
 8002712:	2301      	movs	r3, #1
 8002714:	4632      	mov	r2, r6
 8002716:	4649      	mov	r1, r9
 8002718:	4640      	mov	r0, r8
 800271a:	47d0      	blx	sl
 800271c:	3001      	adds	r0, #1
 800271e:	d09b      	beq.n	8002658 <_printf_i+0x164>
 8002720:	3501      	adds	r5, #1
 8002722:	68e3      	ldr	r3, [r4, #12]
 8002724:	9903      	ldr	r1, [sp, #12]
 8002726:	1a5b      	subs	r3, r3, r1
 8002728:	42ab      	cmp	r3, r5
 800272a:	dcf2      	bgt.n	8002712 <_printf_i+0x21e>
 800272c:	e7eb      	b.n	8002706 <_printf_i+0x212>
 800272e:	2500      	movs	r5, #0
 8002730:	f104 0619 	add.w	r6, r4, #25
 8002734:	e7f5      	b.n	8002722 <_printf_i+0x22e>
 8002736:	bf00      	nop
 8002738:	08004a26 	.word	0x08004a26
 800273c:	08004a37 	.word	0x08004a37

08002740 <setbuf>:
 8002740:	2900      	cmp	r1, #0
 8002742:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002746:	bf0c      	ite	eq
 8002748:	2202      	moveq	r2, #2
 800274a:	2200      	movne	r2, #0
 800274c:	f000 b800 	b.w	8002750 <setvbuf>

08002750 <setvbuf>:
 8002750:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002754:	461d      	mov	r5, r3
 8002756:	4b5d      	ldr	r3, [pc, #372]	; (80028cc <setvbuf+0x17c>)
 8002758:	681f      	ldr	r7, [r3, #0]
 800275a:	4604      	mov	r4, r0
 800275c:	460e      	mov	r6, r1
 800275e:	4690      	mov	r8, r2
 8002760:	b127      	cbz	r7, 800276c <setvbuf+0x1c>
 8002762:	69bb      	ldr	r3, [r7, #24]
 8002764:	b913      	cbnz	r3, 800276c <setvbuf+0x1c>
 8002766:	4638      	mov	r0, r7
 8002768:	f001 f84e 	bl	8003808 <__sinit>
 800276c:	4b58      	ldr	r3, [pc, #352]	; (80028d0 <setvbuf+0x180>)
 800276e:	429c      	cmp	r4, r3
 8002770:	d167      	bne.n	8002842 <setvbuf+0xf2>
 8002772:	687c      	ldr	r4, [r7, #4]
 8002774:	f1b8 0f02 	cmp.w	r8, #2
 8002778:	d006      	beq.n	8002788 <setvbuf+0x38>
 800277a:	f1b8 0f01 	cmp.w	r8, #1
 800277e:	f200 809f 	bhi.w	80028c0 <setvbuf+0x170>
 8002782:	2d00      	cmp	r5, #0
 8002784:	f2c0 809c 	blt.w	80028c0 <setvbuf+0x170>
 8002788:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800278a:	07db      	lsls	r3, r3, #31
 800278c:	d405      	bmi.n	800279a <setvbuf+0x4a>
 800278e:	89a3      	ldrh	r3, [r4, #12]
 8002790:	0598      	lsls	r0, r3, #22
 8002792:	d402      	bmi.n	800279a <setvbuf+0x4a>
 8002794:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002796:	f001 f8da 	bl	800394e <__retarget_lock_acquire_recursive>
 800279a:	4621      	mov	r1, r4
 800279c:	4638      	mov	r0, r7
 800279e:	f000 ff9f 	bl	80036e0 <_fflush_r>
 80027a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80027a4:	b141      	cbz	r1, 80027b8 <setvbuf+0x68>
 80027a6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80027aa:	4299      	cmp	r1, r3
 80027ac:	d002      	beq.n	80027b4 <setvbuf+0x64>
 80027ae:	4638      	mov	r0, r7
 80027b0:	f001 fcd6 	bl	8004160 <_free_r>
 80027b4:	2300      	movs	r3, #0
 80027b6:	6363      	str	r3, [r4, #52]	; 0x34
 80027b8:	2300      	movs	r3, #0
 80027ba:	61a3      	str	r3, [r4, #24]
 80027bc:	6063      	str	r3, [r4, #4]
 80027be:	89a3      	ldrh	r3, [r4, #12]
 80027c0:	0619      	lsls	r1, r3, #24
 80027c2:	d503      	bpl.n	80027cc <setvbuf+0x7c>
 80027c4:	6921      	ldr	r1, [r4, #16]
 80027c6:	4638      	mov	r0, r7
 80027c8:	f001 fcca 	bl	8004160 <_free_r>
 80027cc:	89a3      	ldrh	r3, [r4, #12]
 80027ce:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80027d2:	f023 0303 	bic.w	r3, r3, #3
 80027d6:	f1b8 0f02 	cmp.w	r8, #2
 80027da:	81a3      	strh	r3, [r4, #12]
 80027dc:	d06c      	beq.n	80028b8 <setvbuf+0x168>
 80027de:	ab01      	add	r3, sp, #4
 80027e0:	466a      	mov	r2, sp
 80027e2:	4621      	mov	r1, r4
 80027e4:	4638      	mov	r0, r7
 80027e6:	f001 f8b4 	bl	8003952 <__swhatbuf_r>
 80027ea:	89a3      	ldrh	r3, [r4, #12]
 80027ec:	4318      	orrs	r0, r3
 80027ee:	81a0      	strh	r0, [r4, #12]
 80027f0:	2d00      	cmp	r5, #0
 80027f2:	d130      	bne.n	8002856 <setvbuf+0x106>
 80027f4:	9d00      	ldr	r5, [sp, #0]
 80027f6:	4628      	mov	r0, r5
 80027f8:	f001 f910 	bl	8003a1c <malloc>
 80027fc:	4606      	mov	r6, r0
 80027fe:	2800      	cmp	r0, #0
 8002800:	d155      	bne.n	80028ae <setvbuf+0x15e>
 8002802:	f8dd 9000 	ldr.w	r9, [sp]
 8002806:	45a9      	cmp	r9, r5
 8002808:	d14a      	bne.n	80028a0 <setvbuf+0x150>
 800280a:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800280e:	2200      	movs	r2, #0
 8002810:	60a2      	str	r2, [r4, #8]
 8002812:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8002816:	6022      	str	r2, [r4, #0]
 8002818:	6122      	str	r2, [r4, #16]
 800281a:	2201      	movs	r2, #1
 800281c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002820:	6162      	str	r2, [r4, #20]
 8002822:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002824:	f043 0302 	orr.w	r3, r3, #2
 8002828:	07d2      	lsls	r2, r2, #31
 800282a:	81a3      	strh	r3, [r4, #12]
 800282c:	d405      	bmi.n	800283a <setvbuf+0xea>
 800282e:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002832:	d102      	bne.n	800283a <setvbuf+0xea>
 8002834:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002836:	f001 f88b 	bl	8003950 <__retarget_lock_release_recursive>
 800283a:	4628      	mov	r0, r5
 800283c:	b003      	add	sp, #12
 800283e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002842:	4b24      	ldr	r3, [pc, #144]	; (80028d4 <setvbuf+0x184>)
 8002844:	429c      	cmp	r4, r3
 8002846:	d101      	bne.n	800284c <setvbuf+0xfc>
 8002848:	68bc      	ldr	r4, [r7, #8]
 800284a:	e793      	b.n	8002774 <setvbuf+0x24>
 800284c:	4b22      	ldr	r3, [pc, #136]	; (80028d8 <setvbuf+0x188>)
 800284e:	429c      	cmp	r4, r3
 8002850:	bf08      	it	eq
 8002852:	68fc      	ldreq	r4, [r7, #12]
 8002854:	e78e      	b.n	8002774 <setvbuf+0x24>
 8002856:	2e00      	cmp	r6, #0
 8002858:	d0cd      	beq.n	80027f6 <setvbuf+0xa6>
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	b913      	cbnz	r3, 8002864 <setvbuf+0x114>
 800285e:	4638      	mov	r0, r7
 8002860:	f000 ffd2 	bl	8003808 <__sinit>
 8002864:	f1b8 0f01 	cmp.w	r8, #1
 8002868:	bf08      	it	eq
 800286a:	89a3      	ldrheq	r3, [r4, #12]
 800286c:	6026      	str	r6, [r4, #0]
 800286e:	bf04      	itt	eq
 8002870:	f043 0301 	orreq.w	r3, r3, #1
 8002874:	81a3      	strheq	r3, [r4, #12]
 8002876:	89a2      	ldrh	r2, [r4, #12]
 8002878:	f012 0308 	ands.w	r3, r2, #8
 800287c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8002880:	d01c      	beq.n	80028bc <setvbuf+0x16c>
 8002882:	07d3      	lsls	r3, r2, #31
 8002884:	bf41      	itttt	mi
 8002886:	2300      	movmi	r3, #0
 8002888:	426d      	negmi	r5, r5
 800288a:	60a3      	strmi	r3, [r4, #8]
 800288c:	61a5      	strmi	r5, [r4, #24]
 800288e:	bf58      	it	pl
 8002890:	60a5      	strpl	r5, [r4, #8]
 8002892:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8002894:	f015 0501 	ands.w	r5, r5, #1
 8002898:	d115      	bne.n	80028c6 <setvbuf+0x176>
 800289a:	f412 7f00 	tst.w	r2, #512	; 0x200
 800289e:	e7c8      	b.n	8002832 <setvbuf+0xe2>
 80028a0:	4648      	mov	r0, r9
 80028a2:	f001 f8bb 	bl	8003a1c <malloc>
 80028a6:	4606      	mov	r6, r0
 80028a8:	2800      	cmp	r0, #0
 80028aa:	d0ae      	beq.n	800280a <setvbuf+0xba>
 80028ac:	464d      	mov	r5, r9
 80028ae:	89a3      	ldrh	r3, [r4, #12]
 80028b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028b4:	81a3      	strh	r3, [r4, #12]
 80028b6:	e7d0      	b.n	800285a <setvbuf+0x10a>
 80028b8:	2500      	movs	r5, #0
 80028ba:	e7a8      	b.n	800280e <setvbuf+0xbe>
 80028bc:	60a3      	str	r3, [r4, #8]
 80028be:	e7e8      	b.n	8002892 <setvbuf+0x142>
 80028c0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80028c4:	e7b9      	b.n	800283a <setvbuf+0xea>
 80028c6:	2500      	movs	r5, #0
 80028c8:	e7b7      	b.n	800283a <setvbuf+0xea>
 80028ca:	bf00      	nop
 80028cc:	2000002c 	.word	0x2000002c
 80028d0:	08004af8 	.word	0x08004af8
 80028d4:	08004b18 	.word	0x08004b18
 80028d8:	08004ad8 	.word	0x08004ad8

080028dc <quorem>:
 80028dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028e0:	6903      	ldr	r3, [r0, #16]
 80028e2:	690c      	ldr	r4, [r1, #16]
 80028e4:	42a3      	cmp	r3, r4
 80028e6:	4607      	mov	r7, r0
 80028e8:	f2c0 8081 	blt.w	80029ee <quorem+0x112>
 80028ec:	3c01      	subs	r4, #1
 80028ee:	f101 0814 	add.w	r8, r1, #20
 80028f2:	f100 0514 	add.w	r5, r0, #20
 80028f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80028fa:	9301      	str	r3, [sp, #4]
 80028fc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8002900:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002904:	3301      	adds	r3, #1
 8002906:	429a      	cmp	r2, r3
 8002908:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800290c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8002910:	fbb2 f6f3 	udiv	r6, r2, r3
 8002914:	d331      	bcc.n	800297a <quorem+0x9e>
 8002916:	f04f 0e00 	mov.w	lr, #0
 800291a:	4640      	mov	r0, r8
 800291c:	46ac      	mov	ip, r5
 800291e:	46f2      	mov	sl, lr
 8002920:	f850 2b04 	ldr.w	r2, [r0], #4
 8002924:	b293      	uxth	r3, r2
 8002926:	fb06 e303 	mla	r3, r6, r3, lr
 800292a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800292e:	b29b      	uxth	r3, r3
 8002930:	ebaa 0303 	sub.w	r3, sl, r3
 8002934:	f8dc a000 	ldr.w	sl, [ip]
 8002938:	0c12      	lsrs	r2, r2, #16
 800293a:	fa13 f38a 	uxtah	r3, r3, sl
 800293e:	fb06 e202 	mla	r2, r6, r2, lr
 8002942:	9300      	str	r3, [sp, #0]
 8002944:	9b00      	ldr	r3, [sp, #0]
 8002946:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800294a:	b292      	uxth	r2, r2
 800294c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8002950:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002954:	f8bd 3000 	ldrh.w	r3, [sp]
 8002958:	4581      	cmp	r9, r0
 800295a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800295e:	f84c 3b04 	str.w	r3, [ip], #4
 8002962:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8002966:	d2db      	bcs.n	8002920 <quorem+0x44>
 8002968:	f855 300b 	ldr.w	r3, [r5, fp]
 800296c:	b92b      	cbnz	r3, 800297a <quorem+0x9e>
 800296e:	9b01      	ldr	r3, [sp, #4]
 8002970:	3b04      	subs	r3, #4
 8002972:	429d      	cmp	r5, r3
 8002974:	461a      	mov	r2, r3
 8002976:	d32e      	bcc.n	80029d6 <quorem+0xfa>
 8002978:	613c      	str	r4, [r7, #16]
 800297a:	4638      	mov	r0, r7
 800297c:	f001 fad8 	bl	8003f30 <__mcmp>
 8002980:	2800      	cmp	r0, #0
 8002982:	db24      	blt.n	80029ce <quorem+0xf2>
 8002984:	3601      	adds	r6, #1
 8002986:	4628      	mov	r0, r5
 8002988:	f04f 0c00 	mov.w	ip, #0
 800298c:	f858 2b04 	ldr.w	r2, [r8], #4
 8002990:	f8d0 e000 	ldr.w	lr, [r0]
 8002994:	b293      	uxth	r3, r2
 8002996:	ebac 0303 	sub.w	r3, ip, r3
 800299a:	0c12      	lsrs	r2, r2, #16
 800299c:	fa13 f38e 	uxtah	r3, r3, lr
 80029a0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80029a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80029ae:	45c1      	cmp	r9, r8
 80029b0:	f840 3b04 	str.w	r3, [r0], #4
 80029b4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80029b8:	d2e8      	bcs.n	800298c <quorem+0xb0>
 80029ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80029be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80029c2:	b922      	cbnz	r2, 80029ce <quorem+0xf2>
 80029c4:	3b04      	subs	r3, #4
 80029c6:	429d      	cmp	r5, r3
 80029c8:	461a      	mov	r2, r3
 80029ca:	d30a      	bcc.n	80029e2 <quorem+0x106>
 80029cc:	613c      	str	r4, [r7, #16]
 80029ce:	4630      	mov	r0, r6
 80029d0:	b003      	add	sp, #12
 80029d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029d6:	6812      	ldr	r2, [r2, #0]
 80029d8:	3b04      	subs	r3, #4
 80029da:	2a00      	cmp	r2, #0
 80029dc:	d1cc      	bne.n	8002978 <quorem+0x9c>
 80029de:	3c01      	subs	r4, #1
 80029e0:	e7c7      	b.n	8002972 <quorem+0x96>
 80029e2:	6812      	ldr	r2, [r2, #0]
 80029e4:	3b04      	subs	r3, #4
 80029e6:	2a00      	cmp	r2, #0
 80029e8:	d1f0      	bne.n	80029cc <quorem+0xf0>
 80029ea:	3c01      	subs	r4, #1
 80029ec:	e7eb      	b.n	80029c6 <quorem+0xea>
 80029ee:	2000      	movs	r0, #0
 80029f0:	e7ee      	b.n	80029d0 <quorem+0xf4>
 80029f2:	0000      	movs	r0, r0
 80029f4:	0000      	movs	r0, r0
	...

080029f8 <_dtoa_r>:
 80029f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029fc:	ed2d 8b04 	vpush	{d8-d9}
 8002a00:	ec57 6b10 	vmov	r6, r7, d0
 8002a04:	b093      	sub	sp, #76	; 0x4c
 8002a06:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8002a08:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8002a0c:	9106      	str	r1, [sp, #24]
 8002a0e:	ee10 aa10 	vmov	sl, s0
 8002a12:	4604      	mov	r4, r0
 8002a14:	9209      	str	r2, [sp, #36]	; 0x24
 8002a16:	930c      	str	r3, [sp, #48]	; 0x30
 8002a18:	46bb      	mov	fp, r7
 8002a1a:	b975      	cbnz	r5, 8002a3a <_dtoa_r+0x42>
 8002a1c:	2010      	movs	r0, #16
 8002a1e:	f000 fffd 	bl	8003a1c <malloc>
 8002a22:	4602      	mov	r2, r0
 8002a24:	6260      	str	r0, [r4, #36]	; 0x24
 8002a26:	b920      	cbnz	r0, 8002a32 <_dtoa_r+0x3a>
 8002a28:	4ba7      	ldr	r3, [pc, #668]	; (8002cc8 <_dtoa_r+0x2d0>)
 8002a2a:	21ea      	movs	r1, #234	; 0xea
 8002a2c:	48a7      	ldr	r0, [pc, #668]	; (8002ccc <_dtoa_r+0x2d4>)
 8002a2e:	f001 fccb 	bl	80043c8 <__assert_func>
 8002a32:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8002a36:	6005      	str	r5, [r0, #0]
 8002a38:	60c5      	str	r5, [r0, #12]
 8002a3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002a3c:	6819      	ldr	r1, [r3, #0]
 8002a3e:	b151      	cbz	r1, 8002a56 <_dtoa_r+0x5e>
 8002a40:	685a      	ldr	r2, [r3, #4]
 8002a42:	604a      	str	r2, [r1, #4]
 8002a44:	2301      	movs	r3, #1
 8002a46:	4093      	lsls	r3, r2
 8002a48:	608b      	str	r3, [r1, #8]
 8002a4a:	4620      	mov	r0, r4
 8002a4c:	f001 f82e 	bl	8003aac <_Bfree>
 8002a50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002a52:	2200      	movs	r2, #0
 8002a54:	601a      	str	r2, [r3, #0]
 8002a56:	1e3b      	subs	r3, r7, #0
 8002a58:	bfaa      	itet	ge
 8002a5a:	2300      	movge	r3, #0
 8002a5c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8002a60:	f8c8 3000 	strge.w	r3, [r8]
 8002a64:	4b9a      	ldr	r3, [pc, #616]	; (8002cd0 <_dtoa_r+0x2d8>)
 8002a66:	bfbc      	itt	lt
 8002a68:	2201      	movlt	r2, #1
 8002a6a:	f8c8 2000 	strlt.w	r2, [r8]
 8002a6e:	ea33 030b 	bics.w	r3, r3, fp
 8002a72:	d11b      	bne.n	8002aac <_dtoa_r+0xb4>
 8002a74:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002a76:	f242 730f 	movw	r3, #9999	; 0x270f
 8002a7a:	6013      	str	r3, [r2, #0]
 8002a7c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8002a80:	4333      	orrs	r3, r6
 8002a82:	f000 8592 	beq.w	80035aa <_dtoa_r+0xbb2>
 8002a86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002a88:	b963      	cbnz	r3, 8002aa4 <_dtoa_r+0xac>
 8002a8a:	4b92      	ldr	r3, [pc, #584]	; (8002cd4 <_dtoa_r+0x2dc>)
 8002a8c:	e022      	b.n	8002ad4 <_dtoa_r+0xdc>
 8002a8e:	4b92      	ldr	r3, [pc, #584]	; (8002cd8 <_dtoa_r+0x2e0>)
 8002a90:	9301      	str	r3, [sp, #4]
 8002a92:	3308      	adds	r3, #8
 8002a94:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002a96:	6013      	str	r3, [r2, #0]
 8002a98:	9801      	ldr	r0, [sp, #4]
 8002a9a:	b013      	add	sp, #76	; 0x4c
 8002a9c:	ecbd 8b04 	vpop	{d8-d9}
 8002aa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002aa4:	4b8b      	ldr	r3, [pc, #556]	; (8002cd4 <_dtoa_r+0x2dc>)
 8002aa6:	9301      	str	r3, [sp, #4]
 8002aa8:	3303      	adds	r3, #3
 8002aaa:	e7f3      	b.n	8002a94 <_dtoa_r+0x9c>
 8002aac:	2200      	movs	r2, #0
 8002aae:	2300      	movs	r3, #0
 8002ab0:	4650      	mov	r0, sl
 8002ab2:	4659      	mov	r1, fp
 8002ab4:	f7fe f808 	bl	8000ac8 <__aeabi_dcmpeq>
 8002ab8:	ec4b ab19 	vmov	d9, sl, fp
 8002abc:	4680      	mov	r8, r0
 8002abe:	b158      	cbz	r0, 8002ad8 <_dtoa_r+0xe0>
 8002ac0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	6013      	str	r3, [r2, #0]
 8002ac6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	f000 856b 	beq.w	80035a4 <_dtoa_r+0xbac>
 8002ace:	4883      	ldr	r0, [pc, #524]	; (8002cdc <_dtoa_r+0x2e4>)
 8002ad0:	6018      	str	r0, [r3, #0]
 8002ad2:	1e43      	subs	r3, r0, #1
 8002ad4:	9301      	str	r3, [sp, #4]
 8002ad6:	e7df      	b.n	8002a98 <_dtoa_r+0xa0>
 8002ad8:	ec4b ab10 	vmov	d0, sl, fp
 8002adc:	aa10      	add	r2, sp, #64	; 0x40
 8002ade:	a911      	add	r1, sp, #68	; 0x44
 8002ae0:	4620      	mov	r0, r4
 8002ae2:	f001 facb 	bl	800407c <__d2b>
 8002ae6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8002aea:	ee08 0a10 	vmov	s16, r0
 8002aee:	2d00      	cmp	r5, #0
 8002af0:	f000 8084 	beq.w	8002bfc <_dtoa_r+0x204>
 8002af4:	ee19 3a90 	vmov	r3, s19
 8002af8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002afc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8002b00:	4656      	mov	r6, sl
 8002b02:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8002b06:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8002b0a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8002b0e:	4b74      	ldr	r3, [pc, #464]	; (8002ce0 <_dtoa_r+0x2e8>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	4630      	mov	r0, r6
 8002b14:	4639      	mov	r1, r7
 8002b16:	f7fd fbb7 	bl	8000288 <__aeabi_dsub>
 8002b1a:	a365      	add	r3, pc, #404	; (adr r3, 8002cb0 <_dtoa_r+0x2b8>)
 8002b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b20:	f7fd fd6a 	bl	80005f8 <__aeabi_dmul>
 8002b24:	a364      	add	r3, pc, #400	; (adr r3, 8002cb8 <_dtoa_r+0x2c0>)
 8002b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b2a:	f7fd fbaf 	bl	800028c <__adddf3>
 8002b2e:	4606      	mov	r6, r0
 8002b30:	4628      	mov	r0, r5
 8002b32:	460f      	mov	r7, r1
 8002b34:	f7fd fcf6 	bl	8000524 <__aeabi_i2d>
 8002b38:	a361      	add	r3, pc, #388	; (adr r3, 8002cc0 <_dtoa_r+0x2c8>)
 8002b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b3e:	f7fd fd5b 	bl	80005f8 <__aeabi_dmul>
 8002b42:	4602      	mov	r2, r0
 8002b44:	460b      	mov	r3, r1
 8002b46:	4630      	mov	r0, r6
 8002b48:	4639      	mov	r1, r7
 8002b4a:	f7fd fb9f 	bl	800028c <__adddf3>
 8002b4e:	4606      	mov	r6, r0
 8002b50:	460f      	mov	r7, r1
 8002b52:	f7fe f801 	bl	8000b58 <__aeabi_d2iz>
 8002b56:	2200      	movs	r2, #0
 8002b58:	9000      	str	r0, [sp, #0]
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	4630      	mov	r0, r6
 8002b5e:	4639      	mov	r1, r7
 8002b60:	f7fd ffbc 	bl	8000adc <__aeabi_dcmplt>
 8002b64:	b150      	cbz	r0, 8002b7c <_dtoa_r+0x184>
 8002b66:	9800      	ldr	r0, [sp, #0]
 8002b68:	f7fd fcdc 	bl	8000524 <__aeabi_i2d>
 8002b6c:	4632      	mov	r2, r6
 8002b6e:	463b      	mov	r3, r7
 8002b70:	f7fd ffaa 	bl	8000ac8 <__aeabi_dcmpeq>
 8002b74:	b910      	cbnz	r0, 8002b7c <_dtoa_r+0x184>
 8002b76:	9b00      	ldr	r3, [sp, #0]
 8002b78:	3b01      	subs	r3, #1
 8002b7a:	9300      	str	r3, [sp, #0]
 8002b7c:	9b00      	ldr	r3, [sp, #0]
 8002b7e:	2b16      	cmp	r3, #22
 8002b80:	d85a      	bhi.n	8002c38 <_dtoa_r+0x240>
 8002b82:	9a00      	ldr	r2, [sp, #0]
 8002b84:	4b57      	ldr	r3, [pc, #348]	; (8002ce4 <_dtoa_r+0x2ec>)
 8002b86:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b8e:	ec51 0b19 	vmov	r0, r1, d9
 8002b92:	f7fd ffa3 	bl	8000adc <__aeabi_dcmplt>
 8002b96:	2800      	cmp	r0, #0
 8002b98:	d050      	beq.n	8002c3c <_dtoa_r+0x244>
 8002b9a:	9b00      	ldr	r3, [sp, #0]
 8002b9c:	3b01      	subs	r3, #1
 8002b9e:	9300      	str	r3, [sp, #0]
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	930b      	str	r3, [sp, #44]	; 0x2c
 8002ba4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002ba6:	1b5d      	subs	r5, r3, r5
 8002ba8:	1e6b      	subs	r3, r5, #1
 8002baa:	9305      	str	r3, [sp, #20]
 8002bac:	bf45      	ittet	mi
 8002bae:	f1c5 0301 	rsbmi	r3, r5, #1
 8002bb2:	9304      	strmi	r3, [sp, #16]
 8002bb4:	2300      	movpl	r3, #0
 8002bb6:	2300      	movmi	r3, #0
 8002bb8:	bf4c      	ite	mi
 8002bba:	9305      	strmi	r3, [sp, #20]
 8002bbc:	9304      	strpl	r3, [sp, #16]
 8002bbe:	9b00      	ldr	r3, [sp, #0]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	db3d      	blt.n	8002c40 <_dtoa_r+0x248>
 8002bc4:	9b05      	ldr	r3, [sp, #20]
 8002bc6:	9a00      	ldr	r2, [sp, #0]
 8002bc8:	920a      	str	r2, [sp, #40]	; 0x28
 8002bca:	4413      	add	r3, r2
 8002bcc:	9305      	str	r3, [sp, #20]
 8002bce:	2300      	movs	r3, #0
 8002bd0:	9307      	str	r3, [sp, #28]
 8002bd2:	9b06      	ldr	r3, [sp, #24]
 8002bd4:	2b09      	cmp	r3, #9
 8002bd6:	f200 8089 	bhi.w	8002cec <_dtoa_r+0x2f4>
 8002bda:	2b05      	cmp	r3, #5
 8002bdc:	bfc4      	itt	gt
 8002bde:	3b04      	subgt	r3, #4
 8002be0:	9306      	strgt	r3, [sp, #24]
 8002be2:	9b06      	ldr	r3, [sp, #24]
 8002be4:	f1a3 0302 	sub.w	r3, r3, #2
 8002be8:	bfcc      	ite	gt
 8002bea:	2500      	movgt	r5, #0
 8002bec:	2501      	movle	r5, #1
 8002bee:	2b03      	cmp	r3, #3
 8002bf0:	f200 8087 	bhi.w	8002d02 <_dtoa_r+0x30a>
 8002bf4:	e8df f003 	tbb	[pc, r3]
 8002bf8:	59383a2d 	.word	0x59383a2d
 8002bfc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8002c00:	441d      	add	r5, r3
 8002c02:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8002c06:	2b20      	cmp	r3, #32
 8002c08:	bfc1      	itttt	gt
 8002c0a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8002c0e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8002c12:	fa0b f303 	lslgt.w	r3, fp, r3
 8002c16:	fa26 f000 	lsrgt.w	r0, r6, r0
 8002c1a:	bfda      	itte	le
 8002c1c:	f1c3 0320 	rsble	r3, r3, #32
 8002c20:	fa06 f003 	lslle.w	r0, r6, r3
 8002c24:	4318      	orrgt	r0, r3
 8002c26:	f7fd fc6d 	bl	8000504 <__aeabi_ui2d>
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	4606      	mov	r6, r0
 8002c2e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8002c32:	3d01      	subs	r5, #1
 8002c34:	930e      	str	r3, [sp, #56]	; 0x38
 8002c36:	e76a      	b.n	8002b0e <_dtoa_r+0x116>
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e7b2      	b.n	8002ba2 <_dtoa_r+0x1aa>
 8002c3c:	900b      	str	r0, [sp, #44]	; 0x2c
 8002c3e:	e7b1      	b.n	8002ba4 <_dtoa_r+0x1ac>
 8002c40:	9b04      	ldr	r3, [sp, #16]
 8002c42:	9a00      	ldr	r2, [sp, #0]
 8002c44:	1a9b      	subs	r3, r3, r2
 8002c46:	9304      	str	r3, [sp, #16]
 8002c48:	4253      	negs	r3, r2
 8002c4a:	9307      	str	r3, [sp, #28]
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	930a      	str	r3, [sp, #40]	; 0x28
 8002c50:	e7bf      	b.n	8002bd2 <_dtoa_r+0x1da>
 8002c52:	2300      	movs	r3, #0
 8002c54:	9308      	str	r3, [sp, #32]
 8002c56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	dc55      	bgt.n	8002d08 <_dtoa_r+0x310>
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002c62:	461a      	mov	r2, r3
 8002c64:	9209      	str	r2, [sp, #36]	; 0x24
 8002c66:	e00c      	b.n	8002c82 <_dtoa_r+0x28a>
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e7f3      	b.n	8002c54 <_dtoa_r+0x25c>
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002c70:	9308      	str	r3, [sp, #32]
 8002c72:	9b00      	ldr	r3, [sp, #0]
 8002c74:	4413      	add	r3, r2
 8002c76:	9302      	str	r3, [sp, #8]
 8002c78:	3301      	adds	r3, #1
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	9303      	str	r3, [sp, #12]
 8002c7e:	bfb8      	it	lt
 8002c80:	2301      	movlt	r3, #1
 8002c82:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002c84:	2200      	movs	r2, #0
 8002c86:	6042      	str	r2, [r0, #4]
 8002c88:	2204      	movs	r2, #4
 8002c8a:	f102 0614 	add.w	r6, r2, #20
 8002c8e:	429e      	cmp	r6, r3
 8002c90:	6841      	ldr	r1, [r0, #4]
 8002c92:	d93d      	bls.n	8002d10 <_dtoa_r+0x318>
 8002c94:	4620      	mov	r0, r4
 8002c96:	f000 fec9 	bl	8003a2c <_Balloc>
 8002c9a:	9001      	str	r0, [sp, #4]
 8002c9c:	2800      	cmp	r0, #0
 8002c9e:	d13b      	bne.n	8002d18 <_dtoa_r+0x320>
 8002ca0:	4b11      	ldr	r3, [pc, #68]	; (8002ce8 <_dtoa_r+0x2f0>)
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8002ca8:	e6c0      	b.n	8002a2c <_dtoa_r+0x34>
 8002caa:	2301      	movs	r3, #1
 8002cac:	e7df      	b.n	8002c6e <_dtoa_r+0x276>
 8002cae:	bf00      	nop
 8002cb0:	636f4361 	.word	0x636f4361
 8002cb4:	3fd287a7 	.word	0x3fd287a7
 8002cb8:	8b60c8b3 	.word	0x8b60c8b3
 8002cbc:	3fc68a28 	.word	0x3fc68a28
 8002cc0:	509f79fb 	.word	0x509f79fb
 8002cc4:	3fd34413 	.word	0x3fd34413
 8002cc8:	08004a55 	.word	0x08004a55
 8002ccc:	08004a6c 	.word	0x08004a6c
 8002cd0:	7ff00000 	.word	0x7ff00000
 8002cd4:	08004a51 	.word	0x08004a51
 8002cd8:	08004a48 	.word	0x08004a48
 8002cdc:	08004a25 	.word	0x08004a25
 8002ce0:	3ff80000 	.word	0x3ff80000
 8002ce4:	08004bc0 	.word	0x08004bc0
 8002ce8:	08004ac7 	.word	0x08004ac7
 8002cec:	2501      	movs	r5, #1
 8002cee:	2300      	movs	r3, #0
 8002cf0:	9306      	str	r3, [sp, #24]
 8002cf2:	9508      	str	r5, [sp, #32]
 8002cf4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002cf8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	2312      	movs	r3, #18
 8002d00:	e7b0      	b.n	8002c64 <_dtoa_r+0x26c>
 8002d02:	2301      	movs	r3, #1
 8002d04:	9308      	str	r3, [sp, #32]
 8002d06:	e7f5      	b.n	8002cf4 <_dtoa_r+0x2fc>
 8002d08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d0a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002d0e:	e7b8      	b.n	8002c82 <_dtoa_r+0x28a>
 8002d10:	3101      	adds	r1, #1
 8002d12:	6041      	str	r1, [r0, #4]
 8002d14:	0052      	lsls	r2, r2, #1
 8002d16:	e7b8      	b.n	8002c8a <_dtoa_r+0x292>
 8002d18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002d1a:	9a01      	ldr	r2, [sp, #4]
 8002d1c:	601a      	str	r2, [r3, #0]
 8002d1e:	9b03      	ldr	r3, [sp, #12]
 8002d20:	2b0e      	cmp	r3, #14
 8002d22:	f200 809d 	bhi.w	8002e60 <_dtoa_r+0x468>
 8002d26:	2d00      	cmp	r5, #0
 8002d28:	f000 809a 	beq.w	8002e60 <_dtoa_r+0x468>
 8002d2c:	9b00      	ldr	r3, [sp, #0]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	dd32      	ble.n	8002d98 <_dtoa_r+0x3a0>
 8002d32:	4ab7      	ldr	r2, [pc, #732]	; (8003010 <_dtoa_r+0x618>)
 8002d34:	f003 030f 	and.w	r3, r3, #15
 8002d38:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8002d3c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002d40:	9b00      	ldr	r3, [sp, #0]
 8002d42:	05d8      	lsls	r0, r3, #23
 8002d44:	ea4f 1723 	mov.w	r7, r3, asr #4
 8002d48:	d516      	bpl.n	8002d78 <_dtoa_r+0x380>
 8002d4a:	4bb2      	ldr	r3, [pc, #712]	; (8003014 <_dtoa_r+0x61c>)
 8002d4c:	ec51 0b19 	vmov	r0, r1, d9
 8002d50:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002d54:	f7fd fd7a 	bl	800084c <__aeabi_ddiv>
 8002d58:	f007 070f 	and.w	r7, r7, #15
 8002d5c:	4682      	mov	sl, r0
 8002d5e:	468b      	mov	fp, r1
 8002d60:	2503      	movs	r5, #3
 8002d62:	4eac      	ldr	r6, [pc, #688]	; (8003014 <_dtoa_r+0x61c>)
 8002d64:	b957      	cbnz	r7, 8002d7c <_dtoa_r+0x384>
 8002d66:	4642      	mov	r2, r8
 8002d68:	464b      	mov	r3, r9
 8002d6a:	4650      	mov	r0, sl
 8002d6c:	4659      	mov	r1, fp
 8002d6e:	f7fd fd6d 	bl	800084c <__aeabi_ddiv>
 8002d72:	4682      	mov	sl, r0
 8002d74:	468b      	mov	fp, r1
 8002d76:	e028      	b.n	8002dca <_dtoa_r+0x3d2>
 8002d78:	2502      	movs	r5, #2
 8002d7a:	e7f2      	b.n	8002d62 <_dtoa_r+0x36a>
 8002d7c:	07f9      	lsls	r1, r7, #31
 8002d7e:	d508      	bpl.n	8002d92 <_dtoa_r+0x39a>
 8002d80:	4640      	mov	r0, r8
 8002d82:	4649      	mov	r1, r9
 8002d84:	e9d6 2300 	ldrd	r2, r3, [r6]
 8002d88:	f7fd fc36 	bl	80005f8 <__aeabi_dmul>
 8002d8c:	3501      	adds	r5, #1
 8002d8e:	4680      	mov	r8, r0
 8002d90:	4689      	mov	r9, r1
 8002d92:	107f      	asrs	r7, r7, #1
 8002d94:	3608      	adds	r6, #8
 8002d96:	e7e5      	b.n	8002d64 <_dtoa_r+0x36c>
 8002d98:	f000 809b 	beq.w	8002ed2 <_dtoa_r+0x4da>
 8002d9c:	9b00      	ldr	r3, [sp, #0]
 8002d9e:	4f9d      	ldr	r7, [pc, #628]	; (8003014 <_dtoa_r+0x61c>)
 8002da0:	425e      	negs	r6, r3
 8002da2:	4b9b      	ldr	r3, [pc, #620]	; (8003010 <_dtoa_r+0x618>)
 8002da4:	f006 020f 	and.w	r2, r6, #15
 8002da8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002db0:	ec51 0b19 	vmov	r0, r1, d9
 8002db4:	f7fd fc20 	bl	80005f8 <__aeabi_dmul>
 8002db8:	1136      	asrs	r6, r6, #4
 8002dba:	4682      	mov	sl, r0
 8002dbc:	468b      	mov	fp, r1
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	2502      	movs	r5, #2
 8002dc2:	2e00      	cmp	r6, #0
 8002dc4:	d17a      	bne.n	8002ebc <_dtoa_r+0x4c4>
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d1d3      	bne.n	8002d72 <_dtoa_r+0x37a>
 8002dca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	f000 8082 	beq.w	8002ed6 <_dtoa_r+0x4de>
 8002dd2:	4b91      	ldr	r3, [pc, #580]	; (8003018 <_dtoa_r+0x620>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	4650      	mov	r0, sl
 8002dd8:	4659      	mov	r1, fp
 8002dda:	f7fd fe7f 	bl	8000adc <__aeabi_dcmplt>
 8002dde:	2800      	cmp	r0, #0
 8002de0:	d079      	beq.n	8002ed6 <_dtoa_r+0x4de>
 8002de2:	9b03      	ldr	r3, [sp, #12]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d076      	beq.n	8002ed6 <_dtoa_r+0x4de>
 8002de8:	9b02      	ldr	r3, [sp, #8]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	dd36      	ble.n	8002e5c <_dtoa_r+0x464>
 8002dee:	9b00      	ldr	r3, [sp, #0]
 8002df0:	4650      	mov	r0, sl
 8002df2:	4659      	mov	r1, fp
 8002df4:	1e5f      	subs	r7, r3, #1
 8002df6:	2200      	movs	r2, #0
 8002df8:	4b88      	ldr	r3, [pc, #544]	; (800301c <_dtoa_r+0x624>)
 8002dfa:	f7fd fbfd 	bl	80005f8 <__aeabi_dmul>
 8002dfe:	9e02      	ldr	r6, [sp, #8]
 8002e00:	4682      	mov	sl, r0
 8002e02:	468b      	mov	fp, r1
 8002e04:	3501      	adds	r5, #1
 8002e06:	4628      	mov	r0, r5
 8002e08:	f7fd fb8c 	bl	8000524 <__aeabi_i2d>
 8002e0c:	4652      	mov	r2, sl
 8002e0e:	465b      	mov	r3, fp
 8002e10:	f7fd fbf2 	bl	80005f8 <__aeabi_dmul>
 8002e14:	4b82      	ldr	r3, [pc, #520]	; (8003020 <_dtoa_r+0x628>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	f7fd fa38 	bl	800028c <__adddf3>
 8002e1c:	46d0      	mov	r8, sl
 8002e1e:	46d9      	mov	r9, fp
 8002e20:	4682      	mov	sl, r0
 8002e22:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8002e26:	2e00      	cmp	r6, #0
 8002e28:	d158      	bne.n	8002edc <_dtoa_r+0x4e4>
 8002e2a:	4b7e      	ldr	r3, [pc, #504]	; (8003024 <_dtoa_r+0x62c>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	4640      	mov	r0, r8
 8002e30:	4649      	mov	r1, r9
 8002e32:	f7fd fa29 	bl	8000288 <__aeabi_dsub>
 8002e36:	4652      	mov	r2, sl
 8002e38:	465b      	mov	r3, fp
 8002e3a:	4680      	mov	r8, r0
 8002e3c:	4689      	mov	r9, r1
 8002e3e:	f7fd fe6b 	bl	8000b18 <__aeabi_dcmpgt>
 8002e42:	2800      	cmp	r0, #0
 8002e44:	f040 8295 	bne.w	8003372 <_dtoa_r+0x97a>
 8002e48:	4652      	mov	r2, sl
 8002e4a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8002e4e:	4640      	mov	r0, r8
 8002e50:	4649      	mov	r1, r9
 8002e52:	f7fd fe43 	bl	8000adc <__aeabi_dcmplt>
 8002e56:	2800      	cmp	r0, #0
 8002e58:	f040 8289 	bne.w	800336e <_dtoa_r+0x976>
 8002e5c:	ec5b ab19 	vmov	sl, fp, d9
 8002e60:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	f2c0 8148 	blt.w	80030f8 <_dtoa_r+0x700>
 8002e68:	9a00      	ldr	r2, [sp, #0]
 8002e6a:	2a0e      	cmp	r2, #14
 8002e6c:	f300 8144 	bgt.w	80030f8 <_dtoa_r+0x700>
 8002e70:	4b67      	ldr	r3, [pc, #412]	; (8003010 <_dtoa_r+0x618>)
 8002e72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002e76:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002e7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	f280 80d5 	bge.w	800302c <_dtoa_r+0x634>
 8002e82:	9b03      	ldr	r3, [sp, #12]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	f300 80d1 	bgt.w	800302c <_dtoa_r+0x634>
 8002e8a:	f040 826f 	bne.w	800336c <_dtoa_r+0x974>
 8002e8e:	4b65      	ldr	r3, [pc, #404]	; (8003024 <_dtoa_r+0x62c>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	4640      	mov	r0, r8
 8002e94:	4649      	mov	r1, r9
 8002e96:	f7fd fbaf 	bl	80005f8 <__aeabi_dmul>
 8002e9a:	4652      	mov	r2, sl
 8002e9c:	465b      	mov	r3, fp
 8002e9e:	f7fd fe31 	bl	8000b04 <__aeabi_dcmpge>
 8002ea2:	9e03      	ldr	r6, [sp, #12]
 8002ea4:	4637      	mov	r7, r6
 8002ea6:	2800      	cmp	r0, #0
 8002ea8:	f040 8245 	bne.w	8003336 <_dtoa_r+0x93e>
 8002eac:	9d01      	ldr	r5, [sp, #4]
 8002eae:	2331      	movs	r3, #49	; 0x31
 8002eb0:	f805 3b01 	strb.w	r3, [r5], #1
 8002eb4:	9b00      	ldr	r3, [sp, #0]
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	9300      	str	r3, [sp, #0]
 8002eba:	e240      	b.n	800333e <_dtoa_r+0x946>
 8002ebc:	07f2      	lsls	r2, r6, #31
 8002ebe:	d505      	bpl.n	8002ecc <_dtoa_r+0x4d4>
 8002ec0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002ec4:	f7fd fb98 	bl	80005f8 <__aeabi_dmul>
 8002ec8:	3501      	adds	r5, #1
 8002eca:	2301      	movs	r3, #1
 8002ecc:	1076      	asrs	r6, r6, #1
 8002ece:	3708      	adds	r7, #8
 8002ed0:	e777      	b.n	8002dc2 <_dtoa_r+0x3ca>
 8002ed2:	2502      	movs	r5, #2
 8002ed4:	e779      	b.n	8002dca <_dtoa_r+0x3d2>
 8002ed6:	9f00      	ldr	r7, [sp, #0]
 8002ed8:	9e03      	ldr	r6, [sp, #12]
 8002eda:	e794      	b.n	8002e06 <_dtoa_r+0x40e>
 8002edc:	9901      	ldr	r1, [sp, #4]
 8002ede:	4b4c      	ldr	r3, [pc, #304]	; (8003010 <_dtoa_r+0x618>)
 8002ee0:	4431      	add	r1, r6
 8002ee2:	910d      	str	r1, [sp, #52]	; 0x34
 8002ee4:	9908      	ldr	r1, [sp, #32]
 8002ee6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8002eea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002eee:	2900      	cmp	r1, #0
 8002ef0:	d043      	beq.n	8002f7a <_dtoa_r+0x582>
 8002ef2:	494d      	ldr	r1, [pc, #308]	; (8003028 <_dtoa_r+0x630>)
 8002ef4:	2000      	movs	r0, #0
 8002ef6:	f7fd fca9 	bl	800084c <__aeabi_ddiv>
 8002efa:	4652      	mov	r2, sl
 8002efc:	465b      	mov	r3, fp
 8002efe:	f7fd f9c3 	bl	8000288 <__aeabi_dsub>
 8002f02:	9d01      	ldr	r5, [sp, #4]
 8002f04:	4682      	mov	sl, r0
 8002f06:	468b      	mov	fp, r1
 8002f08:	4649      	mov	r1, r9
 8002f0a:	4640      	mov	r0, r8
 8002f0c:	f7fd fe24 	bl	8000b58 <__aeabi_d2iz>
 8002f10:	4606      	mov	r6, r0
 8002f12:	f7fd fb07 	bl	8000524 <__aeabi_i2d>
 8002f16:	4602      	mov	r2, r0
 8002f18:	460b      	mov	r3, r1
 8002f1a:	4640      	mov	r0, r8
 8002f1c:	4649      	mov	r1, r9
 8002f1e:	f7fd f9b3 	bl	8000288 <__aeabi_dsub>
 8002f22:	3630      	adds	r6, #48	; 0x30
 8002f24:	f805 6b01 	strb.w	r6, [r5], #1
 8002f28:	4652      	mov	r2, sl
 8002f2a:	465b      	mov	r3, fp
 8002f2c:	4680      	mov	r8, r0
 8002f2e:	4689      	mov	r9, r1
 8002f30:	f7fd fdd4 	bl	8000adc <__aeabi_dcmplt>
 8002f34:	2800      	cmp	r0, #0
 8002f36:	d163      	bne.n	8003000 <_dtoa_r+0x608>
 8002f38:	4642      	mov	r2, r8
 8002f3a:	464b      	mov	r3, r9
 8002f3c:	4936      	ldr	r1, [pc, #216]	; (8003018 <_dtoa_r+0x620>)
 8002f3e:	2000      	movs	r0, #0
 8002f40:	f7fd f9a2 	bl	8000288 <__aeabi_dsub>
 8002f44:	4652      	mov	r2, sl
 8002f46:	465b      	mov	r3, fp
 8002f48:	f7fd fdc8 	bl	8000adc <__aeabi_dcmplt>
 8002f4c:	2800      	cmp	r0, #0
 8002f4e:	f040 80b5 	bne.w	80030bc <_dtoa_r+0x6c4>
 8002f52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002f54:	429d      	cmp	r5, r3
 8002f56:	d081      	beq.n	8002e5c <_dtoa_r+0x464>
 8002f58:	4b30      	ldr	r3, [pc, #192]	; (800301c <_dtoa_r+0x624>)
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	4650      	mov	r0, sl
 8002f5e:	4659      	mov	r1, fp
 8002f60:	f7fd fb4a 	bl	80005f8 <__aeabi_dmul>
 8002f64:	4b2d      	ldr	r3, [pc, #180]	; (800301c <_dtoa_r+0x624>)
 8002f66:	4682      	mov	sl, r0
 8002f68:	468b      	mov	fp, r1
 8002f6a:	4640      	mov	r0, r8
 8002f6c:	4649      	mov	r1, r9
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f7fd fb42 	bl	80005f8 <__aeabi_dmul>
 8002f74:	4680      	mov	r8, r0
 8002f76:	4689      	mov	r9, r1
 8002f78:	e7c6      	b.n	8002f08 <_dtoa_r+0x510>
 8002f7a:	4650      	mov	r0, sl
 8002f7c:	4659      	mov	r1, fp
 8002f7e:	f7fd fb3b 	bl	80005f8 <__aeabi_dmul>
 8002f82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002f84:	9d01      	ldr	r5, [sp, #4]
 8002f86:	930f      	str	r3, [sp, #60]	; 0x3c
 8002f88:	4682      	mov	sl, r0
 8002f8a:	468b      	mov	fp, r1
 8002f8c:	4649      	mov	r1, r9
 8002f8e:	4640      	mov	r0, r8
 8002f90:	f7fd fde2 	bl	8000b58 <__aeabi_d2iz>
 8002f94:	4606      	mov	r6, r0
 8002f96:	f7fd fac5 	bl	8000524 <__aeabi_i2d>
 8002f9a:	3630      	adds	r6, #48	; 0x30
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	460b      	mov	r3, r1
 8002fa0:	4640      	mov	r0, r8
 8002fa2:	4649      	mov	r1, r9
 8002fa4:	f7fd f970 	bl	8000288 <__aeabi_dsub>
 8002fa8:	f805 6b01 	strb.w	r6, [r5], #1
 8002fac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002fae:	429d      	cmp	r5, r3
 8002fb0:	4680      	mov	r8, r0
 8002fb2:	4689      	mov	r9, r1
 8002fb4:	f04f 0200 	mov.w	r2, #0
 8002fb8:	d124      	bne.n	8003004 <_dtoa_r+0x60c>
 8002fba:	4b1b      	ldr	r3, [pc, #108]	; (8003028 <_dtoa_r+0x630>)
 8002fbc:	4650      	mov	r0, sl
 8002fbe:	4659      	mov	r1, fp
 8002fc0:	f7fd f964 	bl	800028c <__adddf3>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	460b      	mov	r3, r1
 8002fc8:	4640      	mov	r0, r8
 8002fca:	4649      	mov	r1, r9
 8002fcc:	f7fd fda4 	bl	8000b18 <__aeabi_dcmpgt>
 8002fd0:	2800      	cmp	r0, #0
 8002fd2:	d173      	bne.n	80030bc <_dtoa_r+0x6c4>
 8002fd4:	4652      	mov	r2, sl
 8002fd6:	465b      	mov	r3, fp
 8002fd8:	4913      	ldr	r1, [pc, #76]	; (8003028 <_dtoa_r+0x630>)
 8002fda:	2000      	movs	r0, #0
 8002fdc:	f7fd f954 	bl	8000288 <__aeabi_dsub>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	460b      	mov	r3, r1
 8002fe4:	4640      	mov	r0, r8
 8002fe6:	4649      	mov	r1, r9
 8002fe8:	f7fd fd78 	bl	8000adc <__aeabi_dcmplt>
 8002fec:	2800      	cmp	r0, #0
 8002fee:	f43f af35 	beq.w	8002e5c <_dtoa_r+0x464>
 8002ff2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8002ff4:	1e6b      	subs	r3, r5, #1
 8002ff6:	930f      	str	r3, [sp, #60]	; 0x3c
 8002ff8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8002ffc:	2b30      	cmp	r3, #48	; 0x30
 8002ffe:	d0f8      	beq.n	8002ff2 <_dtoa_r+0x5fa>
 8003000:	9700      	str	r7, [sp, #0]
 8003002:	e049      	b.n	8003098 <_dtoa_r+0x6a0>
 8003004:	4b05      	ldr	r3, [pc, #20]	; (800301c <_dtoa_r+0x624>)
 8003006:	f7fd faf7 	bl	80005f8 <__aeabi_dmul>
 800300a:	4680      	mov	r8, r0
 800300c:	4689      	mov	r9, r1
 800300e:	e7bd      	b.n	8002f8c <_dtoa_r+0x594>
 8003010:	08004bc0 	.word	0x08004bc0
 8003014:	08004b98 	.word	0x08004b98
 8003018:	3ff00000 	.word	0x3ff00000
 800301c:	40240000 	.word	0x40240000
 8003020:	401c0000 	.word	0x401c0000
 8003024:	40140000 	.word	0x40140000
 8003028:	3fe00000 	.word	0x3fe00000
 800302c:	9d01      	ldr	r5, [sp, #4]
 800302e:	4656      	mov	r6, sl
 8003030:	465f      	mov	r7, fp
 8003032:	4642      	mov	r2, r8
 8003034:	464b      	mov	r3, r9
 8003036:	4630      	mov	r0, r6
 8003038:	4639      	mov	r1, r7
 800303a:	f7fd fc07 	bl	800084c <__aeabi_ddiv>
 800303e:	f7fd fd8b 	bl	8000b58 <__aeabi_d2iz>
 8003042:	4682      	mov	sl, r0
 8003044:	f7fd fa6e 	bl	8000524 <__aeabi_i2d>
 8003048:	4642      	mov	r2, r8
 800304a:	464b      	mov	r3, r9
 800304c:	f7fd fad4 	bl	80005f8 <__aeabi_dmul>
 8003050:	4602      	mov	r2, r0
 8003052:	460b      	mov	r3, r1
 8003054:	4630      	mov	r0, r6
 8003056:	4639      	mov	r1, r7
 8003058:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800305c:	f7fd f914 	bl	8000288 <__aeabi_dsub>
 8003060:	f805 6b01 	strb.w	r6, [r5], #1
 8003064:	9e01      	ldr	r6, [sp, #4]
 8003066:	9f03      	ldr	r7, [sp, #12]
 8003068:	1bae      	subs	r6, r5, r6
 800306a:	42b7      	cmp	r7, r6
 800306c:	4602      	mov	r2, r0
 800306e:	460b      	mov	r3, r1
 8003070:	d135      	bne.n	80030de <_dtoa_r+0x6e6>
 8003072:	f7fd f90b 	bl	800028c <__adddf3>
 8003076:	4642      	mov	r2, r8
 8003078:	464b      	mov	r3, r9
 800307a:	4606      	mov	r6, r0
 800307c:	460f      	mov	r7, r1
 800307e:	f7fd fd4b 	bl	8000b18 <__aeabi_dcmpgt>
 8003082:	b9d0      	cbnz	r0, 80030ba <_dtoa_r+0x6c2>
 8003084:	4642      	mov	r2, r8
 8003086:	464b      	mov	r3, r9
 8003088:	4630      	mov	r0, r6
 800308a:	4639      	mov	r1, r7
 800308c:	f7fd fd1c 	bl	8000ac8 <__aeabi_dcmpeq>
 8003090:	b110      	cbz	r0, 8003098 <_dtoa_r+0x6a0>
 8003092:	f01a 0f01 	tst.w	sl, #1
 8003096:	d110      	bne.n	80030ba <_dtoa_r+0x6c2>
 8003098:	4620      	mov	r0, r4
 800309a:	ee18 1a10 	vmov	r1, s16
 800309e:	f000 fd05 	bl	8003aac <_Bfree>
 80030a2:	2300      	movs	r3, #0
 80030a4:	9800      	ldr	r0, [sp, #0]
 80030a6:	702b      	strb	r3, [r5, #0]
 80030a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80030aa:	3001      	adds	r0, #1
 80030ac:	6018      	str	r0, [r3, #0]
 80030ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	f43f acf1 	beq.w	8002a98 <_dtoa_r+0xa0>
 80030b6:	601d      	str	r5, [r3, #0]
 80030b8:	e4ee      	b.n	8002a98 <_dtoa_r+0xa0>
 80030ba:	9f00      	ldr	r7, [sp, #0]
 80030bc:	462b      	mov	r3, r5
 80030be:	461d      	mov	r5, r3
 80030c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80030c4:	2a39      	cmp	r2, #57	; 0x39
 80030c6:	d106      	bne.n	80030d6 <_dtoa_r+0x6de>
 80030c8:	9a01      	ldr	r2, [sp, #4]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d1f7      	bne.n	80030be <_dtoa_r+0x6c6>
 80030ce:	9901      	ldr	r1, [sp, #4]
 80030d0:	2230      	movs	r2, #48	; 0x30
 80030d2:	3701      	adds	r7, #1
 80030d4:	700a      	strb	r2, [r1, #0]
 80030d6:	781a      	ldrb	r2, [r3, #0]
 80030d8:	3201      	adds	r2, #1
 80030da:	701a      	strb	r2, [r3, #0]
 80030dc:	e790      	b.n	8003000 <_dtoa_r+0x608>
 80030de:	4ba6      	ldr	r3, [pc, #664]	; (8003378 <_dtoa_r+0x980>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	f7fd fa89 	bl	80005f8 <__aeabi_dmul>
 80030e6:	2200      	movs	r2, #0
 80030e8:	2300      	movs	r3, #0
 80030ea:	4606      	mov	r6, r0
 80030ec:	460f      	mov	r7, r1
 80030ee:	f7fd fceb 	bl	8000ac8 <__aeabi_dcmpeq>
 80030f2:	2800      	cmp	r0, #0
 80030f4:	d09d      	beq.n	8003032 <_dtoa_r+0x63a>
 80030f6:	e7cf      	b.n	8003098 <_dtoa_r+0x6a0>
 80030f8:	9a08      	ldr	r2, [sp, #32]
 80030fa:	2a00      	cmp	r2, #0
 80030fc:	f000 80d7 	beq.w	80032ae <_dtoa_r+0x8b6>
 8003100:	9a06      	ldr	r2, [sp, #24]
 8003102:	2a01      	cmp	r2, #1
 8003104:	f300 80ba 	bgt.w	800327c <_dtoa_r+0x884>
 8003108:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800310a:	2a00      	cmp	r2, #0
 800310c:	f000 80b2 	beq.w	8003274 <_dtoa_r+0x87c>
 8003110:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003114:	9e07      	ldr	r6, [sp, #28]
 8003116:	9d04      	ldr	r5, [sp, #16]
 8003118:	9a04      	ldr	r2, [sp, #16]
 800311a:	441a      	add	r2, r3
 800311c:	9204      	str	r2, [sp, #16]
 800311e:	9a05      	ldr	r2, [sp, #20]
 8003120:	2101      	movs	r1, #1
 8003122:	441a      	add	r2, r3
 8003124:	4620      	mov	r0, r4
 8003126:	9205      	str	r2, [sp, #20]
 8003128:	f000 fd78 	bl	8003c1c <__i2b>
 800312c:	4607      	mov	r7, r0
 800312e:	2d00      	cmp	r5, #0
 8003130:	dd0c      	ble.n	800314c <_dtoa_r+0x754>
 8003132:	9b05      	ldr	r3, [sp, #20]
 8003134:	2b00      	cmp	r3, #0
 8003136:	dd09      	ble.n	800314c <_dtoa_r+0x754>
 8003138:	42ab      	cmp	r3, r5
 800313a:	9a04      	ldr	r2, [sp, #16]
 800313c:	bfa8      	it	ge
 800313e:	462b      	movge	r3, r5
 8003140:	1ad2      	subs	r2, r2, r3
 8003142:	9204      	str	r2, [sp, #16]
 8003144:	9a05      	ldr	r2, [sp, #20]
 8003146:	1aed      	subs	r5, r5, r3
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	9305      	str	r3, [sp, #20]
 800314c:	9b07      	ldr	r3, [sp, #28]
 800314e:	b31b      	cbz	r3, 8003198 <_dtoa_r+0x7a0>
 8003150:	9b08      	ldr	r3, [sp, #32]
 8003152:	2b00      	cmp	r3, #0
 8003154:	f000 80af 	beq.w	80032b6 <_dtoa_r+0x8be>
 8003158:	2e00      	cmp	r6, #0
 800315a:	dd13      	ble.n	8003184 <_dtoa_r+0x78c>
 800315c:	4639      	mov	r1, r7
 800315e:	4632      	mov	r2, r6
 8003160:	4620      	mov	r0, r4
 8003162:	f000 fe1b 	bl	8003d9c <__pow5mult>
 8003166:	ee18 2a10 	vmov	r2, s16
 800316a:	4601      	mov	r1, r0
 800316c:	4607      	mov	r7, r0
 800316e:	4620      	mov	r0, r4
 8003170:	f000 fd6a 	bl	8003c48 <__multiply>
 8003174:	ee18 1a10 	vmov	r1, s16
 8003178:	4680      	mov	r8, r0
 800317a:	4620      	mov	r0, r4
 800317c:	f000 fc96 	bl	8003aac <_Bfree>
 8003180:	ee08 8a10 	vmov	s16, r8
 8003184:	9b07      	ldr	r3, [sp, #28]
 8003186:	1b9a      	subs	r2, r3, r6
 8003188:	d006      	beq.n	8003198 <_dtoa_r+0x7a0>
 800318a:	ee18 1a10 	vmov	r1, s16
 800318e:	4620      	mov	r0, r4
 8003190:	f000 fe04 	bl	8003d9c <__pow5mult>
 8003194:	ee08 0a10 	vmov	s16, r0
 8003198:	2101      	movs	r1, #1
 800319a:	4620      	mov	r0, r4
 800319c:	f000 fd3e 	bl	8003c1c <__i2b>
 80031a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	4606      	mov	r6, r0
 80031a6:	f340 8088 	ble.w	80032ba <_dtoa_r+0x8c2>
 80031aa:	461a      	mov	r2, r3
 80031ac:	4601      	mov	r1, r0
 80031ae:	4620      	mov	r0, r4
 80031b0:	f000 fdf4 	bl	8003d9c <__pow5mult>
 80031b4:	9b06      	ldr	r3, [sp, #24]
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	4606      	mov	r6, r0
 80031ba:	f340 8081 	ble.w	80032c0 <_dtoa_r+0x8c8>
 80031be:	f04f 0800 	mov.w	r8, #0
 80031c2:	6933      	ldr	r3, [r6, #16]
 80031c4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80031c8:	6918      	ldr	r0, [r3, #16]
 80031ca:	f000 fcd7 	bl	8003b7c <__hi0bits>
 80031ce:	f1c0 0020 	rsb	r0, r0, #32
 80031d2:	9b05      	ldr	r3, [sp, #20]
 80031d4:	4418      	add	r0, r3
 80031d6:	f010 001f 	ands.w	r0, r0, #31
 80031da:	f000 8092 	beq.w	8003302 <_dtoa_r+0x90a>
 80031de:	f1c0 0320 	rsb	r3, r0, #32
 80031e2:	2b04      	cmp	r3, #4
 80031e4:	f340 808a 	ble.w	80032fc <_dtoa_r+0x904>
 80031e8:	f1c0 001c 	rsb	r0, r0, #28
 80031ec:	9b04      	ldr	r3, [sp, #16]
 80031ee:	4403      	add	r3, r0
 80031f0:	9304      	str	r3, [sp, #16]
 80031f2:	9b05      	ldr	r3, [sp, #20]
 80031f4:	4403      	add	r3, r0
 80031f6:	4405      	add	r5, r0
 80031f8:	9305      	str	r3, [sp, #20]
 80031fa:	9b04      	ldr	r3, [sp, #16]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	dd07      	ble.n	8003210 <_dtoa_r+0x818>
 8003200:	ee18 1a10 	vmov	r1, s16
 8003204:	461a      	mov	r2, r3
 8003206:	4620      	mov	r0, r4
 8003208:	f000 fe22 	bl	8003e50 <__lshift>
 800320c:	ee08 0a10 	vmov	s16, r0
 8003210:	9b05      	ldr	r3, [sp, #20]
 8003212:	2b00      	cmp	r3, #0
 8003214:	dd05      	ble.n	8003222 <_dtoa_r+0x82a>
 8003216:	4631      	mov	r1, r6
 8003218:	461a      	mov	r2, r3
 800321a:	4620      	mov	r0, r4
 800321c:	f000 fe18 	bl	8003e50 <__lshift>
 8003220:	4606      	mov	r6, r0
 8003222:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003224:	2b00      	cmp	r3, #0
 8003226:	d06e      	beq.n	8003306 <_dtoa_r+0x90e>
 8003228:	ee18 0a10 	vmov	r0, s16
 800322c:	4631      	mov	r1, r6
 800322e:	f000 fe7f 	bl	8003f30 <__mcmp>
 8003232:	2800      	cmp	r0, #0
 8003234:	da67      	bge.n	8003306 <_dtoa_r+0x90e>
 8003236:	9b00      	ldr	r3, [sp, #0]
 8003238:	3b01      	subs	r3, #1
 800323a:	ee18 1a10 	vmov	r1, s16
 800323e:	9300      	str	r3, [sp, #0]
 8003240:	220a      	movs	r2, #10
 8003242:	2300      	movs	r3, #0
 8003244:	4620      	mov	r0, r4
 8003246:	f000 fc53 	bl	8003af0 <__multadd>
 800324a:	9b08      	ldr	r3, [sp, #32]
 800324c:	ee08 0a10 	vmov	s16, r0
 8003250:	2b00      	cmp	r3, #0
 8003252:	f000 81b1 	beq.w	80035b8 <_dtoa_r+0xbc0>
 8003256:	2300      	movs	r3, #0
 8003258:	4639      	mov	r1, r7
 800325a:	220a      	movs	r2, #10
 800325c:	4620      	mov	r0, r4
 800325e:	f000 fc47 	bl	8003af0 <__multadd>
 8003262:	9b02      	ldr	r3, [sp, #8]
 8003264:	2b00      	cmp	r3, #0
 8003266:	4607      	mov	r7, r0
 8003268:	f300 808e 	bgt.w	8003388 <_dtoa_r+0x990>
 800326c:	9b06      	ldr	r3, [sp, #24]
 800326e:	2b02      	cmp	r3, #2
 8003270:	dc51      	bgt.n	8003316 <_dtoa_r+0x91e>
 8003272:	e089      	b.n	8003388 <_dtoa_r+0x990>
 8003274:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003276:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800327a:	e74b      	b.n	8003114 <_dtoa_r+0x71c>
 800327c:	9b03      	ldr	r3, [sp, #12]
 800327e:	1e5e      	subs	r6, r3, #1
 8003280:	9b07      	ldr	r3, [sp, #28]
 8003282:	42b3      	cmp	r3, r6
 8003284:	bfbf      	itttt	lt
 8003286:	9b07      	ldrlt	r3, [sp, #28]
 8003288:	9607      	strlt	r6, [sp, #28]
 800328a:	1af2      	sublt	r2, r6, r3
 800328c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800328e:	bfb6      	itet	lt
 8003290:	189b      	addlt	r3, r3, r2
 8003292:	1b9e      	subge	r6, r3, r6
 8003294:	930a      	strlt	r3, [sp, #40]	; 0x28
 8003296:	9b03      	ldr	r3, [sp, #12]
 8003298:	bfb8      	it	lt
 800329a:	2600      	movlt	r6, #0
 800329c:	2b00      	cmp	r3, #0
 800329e:	bfb7      	itett	lt
 80032a0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80032a4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80032a8:	1a9d      	sublt	r5, r3, r2
 80032aa:	2300      	movlt	r3, #0
 80032ac:	e734      	b.n	8003118 <_dtoa_r+0x720>
 80032ae:	9e07      	ldr	r6, [sp, #28]
 80032b0:	9d04      	ldr	r5, [sp, #16]
 80032b2:	9f08      	ldr	r7, [sp, #32]
 80032b4:	e73b      	b.n	800312e <_dtoa_r+0x736>
 80032b6:	9a07      	ldr	r2, [sp, #28]
 80032b8:	e767      	b.n	800318a <_dtoa_r+0x792>
 80032ba:	9b06      	ldr	r3, [sp, #24]
 80032bc:	2b01      	cmp	r3, #1
 80032be:	dc18      	bgt.n	80032f2 <_dtoa_r+0x8fa>
 80032c0:	f1ba 0f00 	cmp.w	sl, #0
 80032c4:	d115      	bne.n	80032f2 <_dtoa_r+0x8fa>
 80032c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80032ca:	b993      	cbnz	r3, 80032f2 <_dtoa_r+0x8fa>
 80032cc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80032d0:	0d1b      	lsrs	r3, r3, #20
 80032d2:	051b      	lsls	r3, r3, #20
 80032d4:	b183      	cbz	r3, 80032f8 <_dtoa_r+0x900>
 80032d6:	9b04      	ldr	r3, [sp, #16]
 80032d8:	3301      	adds	r3, #1
 80032da:	9304      	str	r3, [sp, #16]
 80032dc:	9b05      	ldr	r3, [sp, #20]
 80032de:	3301      	adds	r3, #1
 80032e0:	9305      	str	r3, [sp, #20]
 80032e2:	f04f 0801 	mov.w	r8, #1
 80032e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	f47f af6a 	bne.w	80031c2 <_dtoa_r+0x7ca>
 80032ee:	2001      	movs	r0, #1
 80032f0:	e76f      	b.n	80031d2 <_dtoa_r+0x7da>
 80032f2:	f04f 0800 	mov.w	r8, #0
 80032f6:	e7f6      	b.n	80032e6 <_dtoa_r+0x8ee>
 80032f8:	4698      	mov	r8, r3
 80032fa:	e7f4      	b.n	80032e6 <_dtoa_r+0x8ee>
 80032fc:	f43f af7d 	beq.w	80031fa <_dtoa_r+0x802>
 8003300:	4618      	mov	r0, r3
 8003302:	301c      	adds	r0, #28
 8003304:	e772      	b.n	80031ec <_dtoa_r+0x7f4>
 8003306:	9b03      	ldr	r3, [sp, #12]
 8003308:	2b00      	cmp	r3, #0
 800330a:	dc37      	bgt.n	800337c <_dtoa_r+0x984>
 800330c:	9b06      	ldr	r3, [sp, #24]
 800330e:	2b02      	cmp	r3, #2
 8003310:	dd34      	ble.n	800337c <_dtoa_r+0x984>
 8003312:	9b03      	ldr	r3, [sp, #12]
 8003314:	9302      	str	r3, [sp, #8]
 8003316:	9b02      	ldr	r3, [sp, #8]
 8003318:	b96b      	cbnz	r3, 8003336 <_dtoa_r+0x93e>
 800331a:	4631      	mov	r1, r6
 800331c:	2205      	movs	r2, #5
 800331e:	4620      	mov	r0, r4
 8003320:	f000 fbe6 	bl	8003af0 <__multadd>
 8003324:	4601      	mov	r1, r0
 8003326:	4606      	mov	r6, r0
 8003328:	ee18 0a10 	vmov	r0, s16
 800332c:	f000 fe00 	bl	8003f30 <__mcmp>
 8003330:	2800      	cmp	r0, #0
 8003332:	f73f adbb 	bgt.w	8002eac <_dtoa_r+0x4b4>
 8003336:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003338:	9d01      	ldr	r5, [sp, #4]
 800333a:	43db      	mvns	r3, r3
 800333c:	9300      	str	r3, [sp, #0]
 800333e:	f04f 0800 	mov.w	r8, #0
 8003342:	4631      	mov	r1, r6
 8003344:	4620      	mov	r0, r4
 8003346:	f000 fbb1 	bl	8003aac <_Bfree>
 800334a:	2f00      	cmp	r7, #0
 800334c:	f43f aea4 	beq.w	8003098 <_dtoa_r+0x6a0>
 8003350:	f1b8 0f00 	cmp.w	r8, #0
 8003354:	d005      	beq.n	8003362 <_dtoa_r+0x96a>
 8003356:	45b8      	cmp	r8, r7
 8003358:	d003      	beq.n	8003362 <_dtoa_r+0x96a>
 800335a:	4641      	mov	r1, r8
 800335c:	4620      	mov	r0, r4
 800335e:	f000 fba5 	bl	8003aac <_Bfree>
 8003362:	4639      	mov	r1, r7
 8003364:	4620      	mov	r0, r4
 8003366:	f000 fba1 	bl	8003aac <_Bfree>
 800336a:	e695      	b.n	8003098 <_dtoa_r+0x6a0>
 800336c:	2600      	movs	r6, #0
 800336e:	4637      	mov	r7, r6
 8003370:	e7e1      	b.n	8003336 <_dtoa_r+0x93e>
 8003372:	9700      	str	r7, [sp, #0]
 8003374:	4637      	mov	r7, r6
 8003376:	e599      	b.n	8002eac <_dtoa_r+0x4b4>
 8003378:	40240000 	.word	0x40240000
 800337c:	9b08      	ldr	r3, [sp, #32]
 800337e:	2b00      	cmp	r3, #0
 8003380:	f000 80ca 	beq.w	8003518 <_dtoa_r+0xb20>
 8003384:	9b03      	ldr	r3, [sp, #12]
 8003386:	9302      	str	r3, [sp, #8]
 8003388:	2d00      	cmp	r5, #0
 800338a:	dd05      	ble.n	8003398 <_dtoa_r+0x9a0>
 800338c:	4639      	mov	r1, r7
 800338e:	462a      	mov	r2, r5
 8003390:	4620      	mov	r0, r4
 8003392:	f000 fd5d 	bl	8003e50 <__lshift>
 8003396:	4607      	mov	r7, r0
 8003398:	f1b8 0f00 	cmp.w	r8, #0
 800339c:	d05b      	beq.n	8003456 <_dtoa_r+0xa5e>
 800339e:	6879      	ldr	r1, [r7, #4]
 80033a0:	4620      	mov	r0, r4
 80033a2:	f000 fb43 	bl	8003a2c <_Balloc>
 80033a6:	4605      	mov	r5, r0
 80033a8:	b928      	cbnz	r0, 80033b6 <_dtoa_r+0x9be>
 80033aa:	4b87      	ldr	r3, [pc, #540]	; (80035c8 <_dtoa_r+0xbd0>)
 80033ac:	4602      	mov	r2, r0
 80033ae:	f240 21ea 	movw	r1, #746	; 0x2ea
 80033b2:	f7ff bb3b 	b.w	8002a2c <_dtoa_r+0x34>
 80033b6:	693a      	ldr	r2, [r7, #16]
 80033b8:	3202      	adds	r2, #2
 80033ba:	0092      	lsls	r2, r2, #2
 80033bc:	f107 010c 	add.w	r1, r7, #12
 80033c0:	300c      	adds	r0, #12
 80033c2:	f7fe fd3d 	bl	8001e40 <memcpy>
 80033c6:	2201      	movs	r2, #1
 80033c8:	4629      	mov	r1, r5
 80033ca:	4620      	mov	r0, r4
 80033cc:	f000 fd40 	bl	8003e50 <__lshift>
 80033d0:	9b01      	ldr	r3, [sp, #4]
 80033d2:	f103 0901 	add.w	r9, r3, #1
 80033d6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80033da:	4413      	add	r3, r2
 80033dc:	9305      	str	r3, [sp, #20]
 80033de:	f00a 0301 	and.w	r3, sl, #1
 80033e2:	46b8      	mov	r8, r7
 80033e4:	9304      	str	r3, [sp, #16]
 80033e6:	4607      	mov	r7, r0
 80033e8:	4631      	mov	r1, r6
 80033ea:	ee18 0a10 	vmov	r0, s16
 80033ee:	f7ff fa75 	bl	80028dc <quorem>
 80033f2:	4641      	mov	r1, r8
 80033f4:	9002      	str	r0, [sp, #8]
 80033f6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80033fa:	ee18 0a10 	vmov	r0, s16
 80033fe:	f000 fd97 	bl	8003f30 <__mcmp>
 8003402:	463a      	mov	r2, r7
 8003404:	9003      	str	r0, [sp, #12]
 8003406:	4631      	mov	r1, r6
 8003408:	4620      	mov	r0, r4
 800340a:	f000 fdad 	bl	8003f68 <__mdiff>
 800340e:	68c2      	ldr	r2, [r0, #12]
 8003410:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8003414:	4605      	mov	r5, r0
 8003416:	bb02      	cbnz	r2, 800345a <_dtoa_r+0xa62>
 8003418:	4601      	mov	r1, r0
 800341a:	ee18 0a10 	vmov	r0, s16
 800341e:	f000 fd87 	bl	8003f30 <__mcmp>
 8003422:	4602      	mov	r2, r0
 8003424:	4629      	mov	r1, r5
 8003426:	4620      	mov	r0, r4
 8003428:	9207      	str	r2, [sp, #28]
 800342a:	f000 fb3f 	bl	8003aac <_Bfree>
 800342e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8003432:	ea43 0102 	orr.w	r1, r3, r2
 8003436:	9b04      	ldr	r3, [sp, #16]
 8003438:	430b      	orrs	r3, r1
 800343a:	464d      	mov	r5, r9
 800343c:	d10f      	bne.n	800345e <_dtoa_r+0xa66>
 800343e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8003442:	d02a      	beq.n	800349a <_dtoa_r+0xaa2>
 8003444:	9b03      	ldr	r3, [sp, #12]
 8003446:	2b00      	cmp	r3, #0
 8003448:	dd02      	ble.n	8003450 <_dtoa_r+0xa58>
 800344a:	9b02      	ldr	r3, [sp, #8]
 800344c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8003450:	f88b a000 	strb.w	sl, [fp]
 8003454:	e775      	b.n	8003342 <_dtoa_r+0x94a>
 8003456:	4638      	mov	r0, r7
 8003458:	e7ba      	b.n	80033d0 <_dtoa_r+0x9d8>
 800345a:	2201      	movs	r2, #1
 800345c:	e7e2      	b.n	8003424 <_dtoa_r+0xa2c>
 800345e:	9b03      	ldr	r3, [sp, #12]
 8003460:	2b00      	cmp	r3, #0
 8003462:	db04      	blt.n	800346e <_dtoa_r+0xa76>
 8003464:	9906      	ldr	r1, [sp, #24]
 8003466:	430b      	orrs	r3, r1
 8003468:	9904      	ldr	r1, [sp, #16]
 800346a:	430b      	orrs	r3, r1
 800346c:	d122      	bne.n	80034b4 <_dtoa_r+0xabc>
 800346e:	2a00      	cmp	r2, #0
 8003470:	ddee      	ble.n	8003450 <_dtoa_r+0xa58>
 8003472:	ee18 1a10 	vmov	r1, s16
 8003476:	2201      	movs	r2, #1
 8003478:	4620      	mov	r0, r4
 800347a:	f000 fce9 	bl	8003e50 <__lshift>
 800347e:	4631      	mov	r1, r6
 8003480:	ee08 0a10 	vmov	s16, r0
 8003484:	f000 fd54 	bl	8003f30 <__mcmp>
 8003488:	2800      	cmp	r0, #0
 800348a:	dc03      	bgt.n	8003494 <_dtoa_r+0xa9c>
 800348c:	d1e0      	bne.n	8003450 <_dtoa_r+0xa58>
 800348e:	f01a 0f01 	tst.w	sl, #1
 8003492:	d0dd      	beq.n	8003450 <_dtoa_r+0xa58>
 8003494:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8003498:	d1d7      	bne.n	800344a <_dtoa_r+0xa52>
 800349a:	2339      	movs	r3, #57	; 0x39
 800349c:	f88b 3000 	strb.w	r3, [fp]
 80034a0:	462b      	mov	r3, r5
 80034a2:	461d      	mov	r5, r3
 80034a4:	3b01      	subs	r3, #1
 80034a6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80034aa:	2a39      	cmp	r2, #57	; 0x39
 80034ac:	d071      	beq.n	8003592 <_dtoa_r+0xb9a>
 80034ae:	3201      	adds	r2, #1
 80034b0:	701a      	strb	r2, [r3, #0]
 80034b2:	e746      	b.n	8003342 <_dtoa_r+0x94a>
 80034b4:	2a00      	cmp	r2, #0
 80034b6:	dd07      	ble.n	80034c8 <_dtoa_r+0xad0>
 80034b8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80034bc:	d0ed      	beq.n	800349a <_dtoa_r+0xaa2>
 80034be:	f10a 0301 	add.w	r3, sl, #1
 80034c2:	f88b 3000 	strb.w	r3, [fp]
 80034c6:	e73c      	b.n	8003342 <_dtoa_r+0x94a>
 80034c8:	9b05      	ldr	r3, [sp, #20]
 80034ca:	f809 ac01 	strb.w	sl, [r9, #-1]
 80034ce:	4599      	cmp	r9, r3
 80034d0:	d047      	beq.n	8003562 <_dtoa_r+0xb6a>
 80034d2:	ee18 1a10 	vmov	r1, s16
 80034d6:	2300      	movs	r3, #0
 80034d8:	220a      	movs	r2, #10
 80034da:	4620      	mov	r0, r4
 80034dc:	f000 fb08 	bl	8003af0 <__multadd>
 80034e0:	45b8      	cmp	r8, r7
 80034e2:	ee08 0a10 	vmov	s16, r0
 80034e6:	f04f 0300 	mov.w	r3, #0
 80034ea:	f04f 020a 	mov.w	r2, #10
 80034ee:	4641      	mov	r1, r8
 80034f0:	4620      	mov	r0, r4
 80034f2:	d106      	bne.n	8003502 <_dtoa_r+0xb0a>
 80034f4:	f000 fafc 	bl	8003af0 <__multadd>
 80034f8:	4680      	mov	r8, r0
 80034fa:	4607      	mov	r7, r0
 80034fc:	f109 0901 	add.w	r9, r9, #1
 8003500:	e772      	b.n	80033e8 <_dtoa_r+0x9f0>
 8003502:	f000 faf5 	bl	8003af0 <__multadd>
 8003506:	4639      	mov	r1, r7
 8003508:	4680      	mov	r8, r0
 800350a:	2300      	movs	r3, #0
 800350c:	220a      	movs	r2, #10
 800350e:	4620      	mov	r0, r4
 8003510:	f000 faee 	bl	8003af0 <__multadd>
 8003514:	4607      	mov	r7, r0
 8003516:	e7f1      	b.n	80034fc <_dtoa_r+0xb04>
 8003518:	9b03      	ldr	r3, [sp, #12]
 800351a:	9302      	str	r3, [sp, #8]
 800351c:	9d01      	ldr	r5, [sp, #4]
 800351e:	ee18 0a10 	vmov	r0, s16
 8003522:	4631      	mov	r1, r6
 8003524:	f7ff f9da 	bl	80028dc <quorem>
 8003528:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800352c:	9b01      	ldr	r3, [sp, #4]
 800352e:	f805 ab01 	strb.w	sl, [r5], #1
 8003532:	1aea      	subs	r2, r5, r3
 8003534:	9b02      	ldr	r3, [sp, #8]
 8003536:	4293      	cmp	r3, r2
 8003538:	dd09      	ble.n	800354e <_dtoa_r+0xb56>
 800353a:	ee18 1a10 	vmov	r1, s16
 800353e:	2300      	movs	r3, #0
 8003540:	220a      	movs	r2, #10
 8003542:	4620      	mov	r0, r4
 8003544:	f000 fad4 	bl	8003af0 <__multadd>
 8003548:	ee08 0a10 	vmov	s16, r0
 800354c:	e7e7      	b.n	800351e <_dtoa_r+0xb26>
 800354e:	9b02      	ldr	r3, [sp, #8]
 8003550:	2b00      	cmp	r3, #0
 8003552:	bfc8      	it	gt
 8003554:	461d      	movgt	r5, r3
 8003556:	9b01      	ldr	r3, [sp, #4]
 8003558:	bfd8      	it	le
 800355a:	2501      	movle	r5, #1
 800355c:	441d      	add	r5, r3
 800355e:	f04f 0800 	mov.w	r8, #0
 8003562:	ee18 1a10 	vmov	r1, s16
 8003566:	2201      	movs	r2, #1
 8003568:	4620      	mov	r0, r4
 800356a:	f000 fc71 	bl	8003e50 <__lshift>
 800356e:	4631      	mov	r1, r6
 8003570:	ee08 0a10 	vmov	s16, r0
 8003574:	f000 fcdc 	bl	8003f30 <__mcmp>
 8003578:	2800      	cmp	r0, #0
 800357a:	dc91      	bgt.n	80034a0 <_dtoa_r+0xaa8>
 800357c:	d102      	bne.n	8003584 <_dtoa_r+0xb8c>
 800357e:	f01a 0f01 	tst.w	sl, #1
 8003582:	d18d      	bne.n	80034a0 <_dtoa_r+0xaa8>
 8003584:	462b      	mov	r3, r5
 8003586:	461d      	mov	r5, r3
 8003588:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800358c:	2a30      	cmp	r2, #48	; 0x30
 800358e:	d0fa      	beq.n	8003586 <_dtoa_r+0xb8e>
 8003590:	e6d7      	b.n	8003342 <_dtoa_r+0x94a>
 8003592:	9a01      	ldr	r2, [sp, #4]
 8003594:	429a      	cmp	r2, r3
 8003596:	d184      	bne.n	80034a2 <_dtoa_r+0xaaa>
 8003598:	9b00      	ldr	r3, [sp, #0]
 800359a:	3301      	adds	r3, #1
 800359c:	9300      	str	r3, [sp, #0]
 800359e:	2331      	movs	r3, #49	; 0x31
 80035a0:	7013      	strb	r3, [r2, #0]
 80035a2:	e6ce      	b.n	8003342 <_dtoa_r+0x94a>
 80035a4:	4b09      	ldr	r3, [pc, #36]	; (80035cc <_dtoa_r+0xbd4>)
 80035a6:	f7ff ba95 	b.w	8002ad4 <_dtoa_r+0xdc>
 80035aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	f47f aa6e 	bne.w	8002a8e <_dtoa_r+0x96>
 80035b2:	4b07      	ldr	r3, [pc, #28]	; (80035d0 <_dtoa_r+0xbd8>)
 80035b4:	f7ff ba8e 	b.w	8002ad4 <_dtoa_r+0xdc>
 80035b8:	9b02      	ldr	r3, [sp, #8]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	dcae      	bgt.n	800351c <_dtoa_r+0xb24>
 80035be:	9b06      	ldr	r3, [sp, #24]
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	f73f aea8 	bgt.w	8003316 <_dtoa_r+0x91e>
 80035c6:	e7a9      	b.n	800351c <_dtoa_r+0xb24>
 80035c8:	08004ac7 	.word	0x08004ac7
 80035cc:	08004a24 	.word	0x08004a24
 80035d0:	08004a48 	.word	0x08004a48

080035d4 <__sflush_r>:
 80035d4:	898a      	ldrh	r2, [r1, #12]
 80035d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035da:	4605      	mov	r5, r0
 80035dc:	0710      	lsls	r0, r2, #28
 80035de:	460c      	mov	r4, r1
 80035e0:	d458      	bmi.n	8003694 <__sflush_r+0xc0>
 80035e2:	684b      	ldr	r3, [r1, #4]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	dc05      	bgt.n	80035f4 <__sflush_r+0x20>
 80035e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	dc02      	bgt.n	80035f4 <__sflush_r+0x20>
 80035ee:	2000      	movs	r0, #0
 80035f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80035f6:	2e00      	cmp	r6, #0
 80035f8:	d0f9      	beq.n	80035ee <__sflush_r+0x1a>
 80035fa:	2300      	movs	r3, #0
 80035fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003600:	682f      	ldr	r7, [r5, #0]
 8003602:	602b      	str	r3, [r5, #0]
 8003604:	d032      	beq.n	800366c <__sflush_r+0x98>
 8003606:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003608:	89a3      	ldrh	r3, [r4, #12]
 800360a:	075a      	lsls	r2, r3, #29
 800360c:	d505      	bpl.n	800361a <__sflush_r+0x46>
 800360e:	6863      	ldr	r3, [r4, #4]
 8003610:	1ac0      	subs	r0, r0, r3
 8003612:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003614:	b10b      	cbz	r3, 800361a <__sflush_r+0x46>
 8003616:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003618:	1ac0      	subs	r0, r0, r3
 800361a:	2300      	movs	r3, #0
 800361c:	4602      	mov	r2, r0
 800361e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003620:	6a21      	ldr	r1, [r4, #32]
 8003622:	4628      	mov	r0, r5
 8003624:	47b0      	blx	r6
 8003626:	1c43      	adds	r3, r0, #1
 8003628:	89a3      	ldrh	r3, [r4, #12]
 800362a:	d106      	bne.n	800363a <__sflush_r+0x66>
 800362c:	6829      	ldr	r1, [r5, #0]
 800362e:	291d      	cmp	r1, #29
 8003630:	d82c      	bhi.n	800368c <__sflush_r+0xb8>
 8003632:	4a2a      	ldr	r2, [pc, #168]	; (80036dc <__sflush_r+0x108>)
 8003634:	40ca      	lsrs	r2, r1
 8003636:	07d6      	lsls	r6, r2, #31
 8003638:	d528      	bpl.n	800368c <__sflush_r+0xb8>
 800363a:	2200      	movs	r2, #0
 800363c:	6062      	str	r2, [r4, #4]
 800363e:	04d9      	lsls	r1, r3, #19
 8003640:	6922      	ldr	r2, [r4, #16]
 8003642:	6022      	str	r2, [r4, #0]
 8003644:	d504      	bpl.n	8003650 <__sflush_r+0x7c>
 8003646:	1c42      	adds	r2, r0, #1
 8003648:	d101      	bne.n	800364e <__sflush_r+0x7a>
 800364a:	682b      	ldr	r3, [r5, #0]
 800364c:	b903      	cbnz	r3, 8003650 <__sflush_r+0x7c>
 800364e:	6560      	str	r0, [r4, #84]	; 0x54
 8003650:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003652:	602f      	str	r7, [r5, #0]
 8003654:	2900      	cmp	r1, #0
 8003656:	d0ca      	beq.n	80035ee <__sflush_r+0x1a>
 8003658:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800365c:	4299      	cmp	r1, r3
 800365e:	d002      	beq.n	8003666 <__sflush_r+0x92>
 8003660:	4628      	mov	r0, r5
 8003662:	f000 fd7d 	bl	8004160 <_free_r>
 8003666:	2000      	movs	r0, #0
 8003668:	6360      	str	r0, [r4, #52]	; 0x34
 800366a:	e7c1      	b.n	80035f0 <__sflush_r+0x1c>
 800366c:	6a21      	ldr	r1, [r4, #32]
 800366e:	2301      	movs	r3, #1
 8003670:	4628      	mov	r0, r5
 8003672:	47b0      	blx	r6
 8003674:	1c41      	adds	r1, r0, #1
 8003676:	d1c7      	bne.n	8003608 <__sflush_r+0x34>
 8003678:	682b      	ldr	r3, [r5, #0]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d0c4      	beq.n	8003608 <__sflush_r+0x34>
 800367e:	2b1d      	cmp	r3, #29
 8003680:	d001      	beq.n	8003686 <__sflush_r+0xb2>
 8003682:	2b16      	cmp	r3, #22
 8003684:	d101      	bne.n	800368a <__sflush_r+0xb6>
 8003686:	602f      	str	r7, [r5, #0]
 8003688:	e7b1      	b.n	80035ee <__sflush_r+0x1a>
 800368a:	89a3      	ldrh	r3, [r4, #12]
 800368c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003690:	81a3      	strh	r3, [r4, #12]
 8003692:	e7ad      	b.n	80035f0 <__sflush_r+0x1c>
 8003694:	690f      	ldr	r7, [r1, #16]
 8003696:	2f00      	cmp	r7, #0
 8003698:	d0a9      	beq.n	80035ee <__sflush_r+0x1a>
 800369a:	0793      	lsls	r3, r2, #30
 800369c:	680e      	ldr	r6, [r1, #0]
 800369e:	bf08      	it	eq
 80036a0:	694b      	ldreq	r3, [r1, #20]
 80036a2:	600f      	str	r7, [r1, #0]
 80036a4:	bf18      	it	ne
 80036a6:	2300      	movne	r3, #0
 80036a8:	eba6 0807 	sub.w	r8, r6, r7
 80036ac:	608b      	str	r3, [r1, #8]
 80036ae:	f1b8 0f00 	cmp.w	r8, #0
 80036b2:	dd9c      	ble.n	80035ee <__sflush_r+0x1a>
 80036b4:	6a21      	ldr	r1, [r4, #32]
 80036b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80036b8:	4643      	mov	r3, r8
 80036ba:	463a      	mov	r2, r7
 80036bc:	4628      	mov	r0, r5
 80036be:	47b0      	blx	r6
 80036c0:	2800      	cmp	r0, #0
 80036c2:	dc06      	bgt.n	80036d2 <__sflush_r+0xfe>
 80036c4:	89a3      	ldrh	r3, [r4, #12]
 80036c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036ca:	81a3      	strh	r3, [r4, #12]
 80036cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80036d0:	e78e      	b.n	80035f0 <__sflush_r+0x1c>
 80036d2:	4407      	add	r7, r0
 80036d4:	eba8 0800 	sub.w	r8, r8, r0
 80036d8:	e7e9      	b.n	80036ae <__sflush_r+0xda>
 80036da:	bf00      	nop
 80036dc:	20400001 	.word	0x20400001

080036e0 <_fflush_r>:
 80036e0:	b538      	push	{r3, r4, r5, lr}
 80036e2:	690b      	ldr	r3, [r1, #16]
 80036e4:	4605      	mov	r5, r0
 80036e6:	460c      	mov	r4, r1
 80036e8:	b913      	cbnz	r3, 80036f0 <_fflush_r+0x10>
 80036ea:	2500      	movs	r5, #0
 80036ec:	4628      	mov	r0, r5
 80036ee:	bd38      	pop	{r3, r4, r5, pc}
 80036f0:	b118      	cbz	r0, 80036fa <_fflush_r+0x1a>
 80036f2:	6983      	ldr	r3, [r0, #24]
 80036f4:	b90b      	cbnz	r3, 80036fa <_fflush_r+0x1a>
 80036f6:	f000 f887 	bl	8003808 <__sinit>
 80036fa:	4b14      	ldr	r3, [pc, #80]	; (800374c <_fflush_r+0x6c>)
 80036fc:	429c      	cmp	r4, r3
 80036fe:	d11b      	bne.n	8003738 <_fflush_r+0x58>
 8003700:	686c      	ldr	r4, [r5, #4]
 8003702:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d0ef      	beq.n	80036ea <_fflush_r+0xa>
 800370a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800370c:	07d0      	lsls	r0, r2, #31
 800370e:	d404      	bmi.n	800371a <_fflush_r+0x3a>
 8003710:	0599      	lsls	r1, r3, #22
 8003712:	d402      	bmi.n	800371a <_fflush_r+0x3a>
 8003714:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003716:	f000 f91a 	bl	800394e <__retarget_lock_acquire_recursive>
 800371a:	4628      	mov	r0, r5
 800371c:	4621      	mov	r1, r4
 800371e:	f7ff ff59 	bl	80035d4 <__sflush_r>
 8003722:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003724:	07da      	lsls	r2, r3, #31
 8003726:	4605      	mov	r5, r0
 8003728:	d4e0      	bmi.n	80036ec <_fflush_r+0xc>
 800372a:	89a3      	ldrh	r3, [r4, #12]
 800372c:	059b      	lsls	r3, r3, #22
 800372e:	d4dd      	bmi.n	80036ec <_fflush_r+0xc>
 8003730:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003732:	f000 f90d 	bl	8003950 <__retarget_lock_release_recursive>
 8003736:	e7d9      	b.n	80036ec <_fflush_r+0xc>
 8003738:	4b05      	ldr	r3, [pc, #20]	; (8003750 <_fflush_r+0x70>)
 800373a:	429c      	cmp	r4, r3
 800373c:	d101      	bne.n	8003742 <_fflush_r+0x62>
 800373e:	68ac      	ldr	r4, [r5, #8]
 8003740:	e7df      	b.n	8003702 <_fflush_r+0x22>
 8003742:	4b04      	ldr	r3, [pc, #16]	; (8003754 <_fflush_r+0x74>)
 8003744:	429c      	cmp	r4, r3
 8003746:	bf08      	it	eq
 8003748:	68ec      	ldreq	r4, [r5, #12]
 800374a:	e7da      	b.n	8003702 <_fflush_r+0x22>
 800374c:	08004af8 	.word	0x08004af8
 8003750:	08004b18 	.word	0x08004b18
 8003754:	08004ad8 	.word	0x08004ad8

08003758 <std>:
 8003758:	2300      	movs	r3, #0
 800375a:	b510      	push	{r4, lr}
 800375c:	4604      	mov	r4, r0
 800375e:	e9c0 3300 	strd	r3, r3, [r0]
 8003762:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003766:	6083      	str	r3, [r0, #8]
 8003768:	8181      	strh	r1, [r0, #12]
 800376a:	6643      	str	r3, [r0, #100]	; 0x64
 800376c:	81c2      	strh	r2, [r0, #14]
 800376e:	6183      	str	r3, [r0, #24]
 8003770:	4619      	mov	r1, r3
 8003772:	2208      	movs	r2, #8
 8003774:	305c      	adds	r0, #92	; 0x5c
 8003776:	f7fe fb71 	bl	8001e5c <memset>
 800377a:	4b05      	ldr	r3, [pc, #20]	; (8003790 <std+0x38>)
 800377c:	6263      	str	r3, [r4, #36]	; 0x24
 800377e:	4b05      	ldr	r3, [pc, #20]	; (8003794 <std+0x3c>)
 8003780:	62a3      	str	r3, [r4, #40]	; 0x28
 8003782:	4b05      	ldr	r3, [pc, #20]	; (8003798 <std+0x40>)
 8003784:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003786:	4b05      	ldr	r3, [pc, #20]	; (800379c <std+0x44>)
 8003788:	6224      	str	r4, [r4, #32]
 800378a:	6323      	str	r3, [r4, #48]	; 0x30
 800378c:	bd10      	pop	{r4, pc}
 800378e:	bf00      	nop
 8003790:	08004341 	.word	0x08004341
 8003794:	08004363 	.word	0x08004363
 8003798:	0800439b 	.word	0x0800439b
 800379c:	080043bf 	.word	0x080043bf

080037a0 <_cleanup_r>:
 80037a0:	4901      	ldr	r1, [pc, #4]	; (80037a8 <_cleanup_r+0x8>)
 80037a2:	f000 b8af 	b.w	8003904 <_fwalk_reent>
 80037a6:	bf00      	nop
 80037a8:	080036e1 	.word	0x080036e1

080037ac <__sfmoreglue>:
 80037ac:	b570      	push	{r4, r5, r6, lr}
 80037ae:	2268      	movs	r2, #104	; 0x68
 80037b0:	1e4d      	subs	r5, r1, #1
 80037b2:	4355      	muls	r5, r2
 80037b4:	460e      	mov	r6, r1
 80037b6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80037ba:	f000 fd3d 	bl	8004238 <_malloc_r>
 80037be:	4604      	mov	r4, r0
 80037c0:	b140      	cbz	r0, 80037d4 <__sfmoreglue+0x28>
 80037c2:	2100      	movs	r1, #0
 80037c4:	e9c0 1600 	strd	r1, r6, [r0]
 80037c8:	300c      	adds	r0, #12
 80037ca:	60a0      	str	r0, [r4, #8]
 80037cc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80037d0:	f7fe fb44 	bl	8001e5c <memset>
 80037d4:	4620      	mov	r0, r4
 80037d6:	bd70      	pop	{r4, r5, r6, pc}

080037d8 <__sfp_lock_acquire>:
 80037d8:	4801      	ldr	r0, [pc, #4]	; (80037e0 <__sfp_lock_acquire+0x8>)
 80037da:	f000 b8b8 	b.w	800394e <__retarget_lock_acquire_recursive>
 80037de:	bf00      	nop
 80037e0:	20000321 	.word	0x20000321

080037e4 <__sfp_lock_release>:
 80037e4:	4801      	ldr	r0, [pc, #4]	; (80037ec <__sfp_lock_release+0x8>)
 80037e6:	f000 b8b3 	b.w	8003950 <__retarget_lock_release_recursive>
 80037ea:	bf00      	nop
 80037ec:	20000321 	.word	0x20000321

080037f0 <__sinit_lock_acquire>:
 80037f0:	4801      	ldr	r0, [pc, #4]	; (80037f8 <__sinit_lock_acquire+0x8>)
 80037f2:	f000 b8ac 	b.w	800394e <__retarget_lock_acquire_recursive>
 80037f6:	bf00      	nop
 80037f8:	20000322 	.word	0x20000322

080037fc <__sinit_lock_release>:
 80037fc:	4801      	ldr	r0, [pc, #4]	; (8003804 <__sinit_lock_release+0x8>)
 80037fe:	f000 b8a7 	b.w	8003950 <__retarget_lock_release_recursive>
 8003802:	bf00      	nop
 8003804:	20000322 	.word	0x20000322

08003808 <__sinit>:
 8003808:	b510      	push	{r4, lr}
 800380a:	4604      	mov	r4, r0
 800380c:	f7ff fff0 	bl	80037f0 <__sinit_lock_acquire>
 8003810:	69a3      	ldr	r3, [r4, #24]
 8003812:	b11b      	cbz	r3, 800381c <__sinit+0x14>
 8003814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003818:	f7ff bff0 	b.w	80037fc <__sinit_lock_release>
 800381c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003820:	6523      	str	r3, [r4, #80]	; 0x50
 8003822:	4b13      	ldr	r3, [pc, #76]	; (8003870 <__sinit+0x68>)
 8003824:	4a13      	ldr	r2, [pc, #76]	; (8003874 <__sinit+0x6c>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	62a2      	str	r2, [r4, #40]	; 0x28
 800382a:	42a3      	cmp	r3, r4
 800382c:	bf04      	itt	eq
 800382e:	2301      	moveq	r3, #1
 8003830:	61a3      	streq	r3, [r4, #24]
 8003832:	4620      	mov	r0, r4
 8003834:	f000 f820 	bl	8003878 <__sfp>
 8003838:	6060      	str	r0, [r4, #4]
 800383a:	4620      	mov	r0, r4
 800383c:	f000 f81c 	bl	8003878 <__sfp>
 8003840:	60a0      	str	r0, [r4, #8]
 8003842:	4620      	mov	r0, r4
 8003844:	f000 f818 	bl	8003878 <__sfp>
 8003848:	2200      	movs	r2, #0
 800384a:	60e0      	str	r0, [r4, #12]
 800384c:	2104      	movs	r1, #4
 800384e:	6860      	ldr	r0, [r4, #4]
 8003850:	f7ff ff82 	bl	8003758 <std>
 8003854:	68a0      	ldr	r0, [r4, #8]
 8003856:	2201      	movs	r2, #1
 8003858:	2109      	movs	r1, #9
 800385a:	f7ff ff7d 	bl	8003758 <std>
 800385e:	68e0      	ldr	r0, [r4, #12]
 8003860:	2202      	movs	r2, #2
 8003862:	2112      	movs	r1, #18
 8003864:	f7ff ff78 	bl	8003758 <std>
 8003868:	2301      	movs	r3, #1
 800386a:	61a3      	str	r3, [r4, #24]
 800386c:	e7d2      	b.n	8003814 <__sinit+0xc>
 800386e:	bf00      	nop
 8003870:	08004a10 	.word	0x08004a10
 8003874:	080037a1 	.word	0x080037a1

08003878 <__sfp>:
 8003878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800387a:	4607      	mov	r7, r0
 800387c:	f7ff ffac 	bl	80037d8 <__sfp_lock_acquire>
 8003880:	4b1e      	ldr	r3, [pc, #120]	; (80038fc <__sfp+0x84>)
 8003882:	681e      	ldr	r6, [r3, #0]
 8003884:	69b3      	ldr	r3, [r6, #24]
 8003886:	b913      	cbnz	r3, 800388e <__sfp+0x16>
 8003888:	4630      	mov	r0, r6
 800388a:	f7ff ffbd 	bl	8003808 <__sinit>
 800388e:	3648      	adds	r6, #72	; 0x48
 8003890:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003894:	3b01      	subs	r3, #1
 8003896:	d503      	bpl.n	80038a0 <__sfp+0x28>
 8003898:	6833      	ldr	r3, [r6, #0]
 800389a:	b30b      	cbz	r3, 80038e0 <__sfp+0x68>
 800389c:	6836      	ldr	r6, [r6, #0]
 800389e:	e7f7      	b.n	8003890 <__sfp+0x18>
 80038a0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80038a4:	b9d5      	cbnz	r5, 80038dc <__sfp+0x64>
 80038a6:	4b16      	ldr	r3, [pc, #88]	; (8003900 <__sfp+0x88>)
 80038a8:	60e3      	str	r3, [r4, #12]
 80038aa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80038ae:	6665      	str	r5, [r4, #100]	; 0x64
 80038b0:	f000 f84c 	bl	800394c <__retarget_lock_init_recursive>
 80038b4:	f7ff ff96 	bl	80037e4 <__sfp_lock_release>
 80038b8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80038bc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80038c0:	6025      	str	r5, [r4, #0]
 80038c2:	61a5      	str	r5, [r4, #24]
 80038c4:	2208      	movs	r2, #8
 80038c6:	4629      	mov	r1, r5
 80038c8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80038cc:	f7fe fac6 	bl	8001e5c <memset>
 80038d0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80038d4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80038d8:	4620      	mov	r0, r4
 80038da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038dc:	3468      	adds	r4, #104	; 0x68
 80038de:	e7d9      	b.n	8003894 <__sfp+0x1c>
 80038e0:	2104      	movs	r1, #4
 80038e2:	4638      	mov	r0, r7
 80038e4:	f7ff ff62 	bl	80037ac <__sfmoreglue>
 80038e8:	4604      	mov	r4, r0
 80038ea:	6030      	str	r0, [r6, #0]
 80038ec:	2800      	cmp	r0, #0
 80038ee:	d1d5      	bne.n	800389c <__sfp+0x24>
 80038f0:	f7ff ff78 	bl	80037e4 <__sfp_lock_release>
 80038f4:	230c      	movs	r3, #12
 80038f6:	603b      	str	r3, [r7, #0]
 80038f8:	e7ee      	b.n	80038d8 <__sfp+0x60>
 80038fa:	bf00      	nop
 80038fc:	08004a10 	.word	0x08004a10
 8003900:	ffff0001 	.word	0xffff0001

08003904 <_fwalk_reent>:
 8003904:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003908:	4606      	mov	r6, r0
 800390a:	4688      	mov	r8, r1
 800390c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003910:	2700      	movs	r7, #0
 8003912:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003916:	f1b9 0901 	subs.w	r9, r9, #1
 800391a:	d505      	bpl.n	8003928 <_fwalk_reent+0x24>
 800391c:	6824      	ldr	r4, [r4, #0]
 800391e:	2c00      	cmp	r4, #0
 8003920:	d1f7      	bne.n	8003912 <_fwalk_reent+0xe>
 8003922:	4638      	mov	r0, r7
 8003924:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003928:	89ab      	ldrh	r3, [r5, #12]
 800392a:	2b01      	cmp	r3, #1
 800392c:	d907      	bls.n	800393e <_fwalk_reent+0x3a>
 800392e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003932:	3301      	adds	r3, #1
 8003934:	d003      	beq.n	800393e <_fwalk_reent+0x3a>
 8003936:	4629      	mov	r1, r5
 8003938:	4630      	mov	r0, r6
 800393a:	47c0      	blx	r8
 800393c:	4307      	orrs	r7, r0
 800393e:	3568      	adds	r5, #104	; 0x68
 8003940:	e7e9      	b.n	8003916 <_fwalk_reent+0x12>
	...

08003944 <_localeconv_r>:
 8003944:	4800      	ldr	r0, [pc, #0]	; (8003948 <_localeconv_r+0x4>)
 8003946:	4770      	bx	lr
 8003948:	20000180 	.word	0x20000180

0800394c <__retarget_lock_init_recursive>:
 800394c:	4770      	bx	lr

0800394e <__retarget_lock_acquire_recursive>:
 800394e:	4770      	bx	lr

08003950 <__retarget_lock_release_recursive>:
 8003950:	4770      	bx	lr

08003952 <__swhatbuf_r>:
 8003952:	b570      	push	{r4, r5, r6, lr}
 8003954:	460e      	mov	r6, r1
 8003956:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800395a:	2900      	cmp	r1, #0
 800395c:	b096      	sub	sp, #88	; 0x58
 800395e:	4614      	mov	r4, r2
 8003960:	461d      	mov	r5, r3
 8003962:	da08      	bge.n	8003976 <__swhatbuf_r+0x24>
 8003964:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003968:	2200      	movs	r2, #0
 800396a:	602a      	str	r2, [r5, #0]
 800396c:	061a      	lsls	r2, r3, #24
 800396e:	d410      	bmi.n	8003992 <__swhatbuf_r+0x40>
 8003970:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003974:	e00e      	b.n	8003994 <__swhatbuf_r+0x42>
 8003976:	466a      	mov	r2, sp
 8003978:	f000 fd66 	bl	8004448 <_fstat_r>
 800397c:	2800      	cmp	r0, #0
 800397e:	dbf1      	blt.n	8003964 <__swhatbuf_r+0x12>
 8003980:	9a01      	ldr	r2, [sp, #4]
 8003982:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003986:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800398a:	425a      	negs	r2, r3
 800398c:	415a      	adcs	r2, r3
 800398e:	602a      	str	r2, [r5, #0]
 8003990:	e7ee      	b.n	8003970 <__swhatbuf_r+0x1e>
 8003992:	2340      	movs	r3, #64	; 0x40
 8003994:	2000      	movs	r0, #0
 8003996:	6023      	str	r3, [r4, #0]
 8003998:	b016      	add	sp, #88	; 0x58
 800399a:	bd70      	pop	{r4, r5, r6, pc}

0800399c <__smakebuf_r>:
 800399c:	898b      	ldrh	r3, [r1, #12]
 800399e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80039a0:	079d      	lsls	r5, r3, #30
 80039a2:	4606      	mov	r6, r0
 80039a4:	460c      	mov	r4, r1
 80039a6:	d507      	bpl.n	80039b8 <__smakebuf_r+0x1c>
 80039a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80039ac:	6023      	str	r3, [r4, #0]
 80039ae:	6123      	str	r3, [r4, #16]
 80039b0:	2301      	movs	r3, #1
 80039b2:	6163      	str	r3, [r4, #20]
 80039b4:	b002      	add	sp, #8
 80039b6:	bd70      	pop	{r4, r5, r6, pc}
 80039b8:	ab01      	add	r3, sp, #4
 80039ba:	466a      	mov	r2, sp
 80039bc:	f7ff ffc9 	bl	8003952 <__swhatbuf_r>
 80039c0:	9900      	ldr	r1, [sp, #0]
 80039c2:	4605      	mov	r5, r0
 80039c4:	4630      	mov	r0, r6
 80039c6:	f000 fc37 	bl	8004238 <_malloc_r>
 80039ca:	b948      	cbnz	r0, 80039e0 <__smakebuf_r+0x44>
 80039cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80039d0:	059a      	lsls	r2, r3, #22
 80039d2:	d4ef      	bmi.n	80039b4 <__smakebuf_r+0x18>
 80039d4:	f023 0303 	bic.w	r3, r3, #3
 80039d8:	f043 0302 	orr.w	r3, r3, #2
 80039dc:	81a3      	strh	r3, [r4, #12]
 80039de:	e7e3      	b.n	80039a8 <__smakebuf_r+0xc>
 80039e0:	4b0d      	ldr	r3, [pc, #52]	; (8003a18 <__smakebuf_r+0x7c>)
 80039e2:	62b3      	str	r3, [r6, #40]	; 0x28
 80039e4:	89a3      	ldrh	r3, [r4, #12]
 80039e6:	6020      	str	r0, [r4, #0]
 80039e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039ec:	81a3      	strh	r3, [r4, #12]
 80039ee:	9b00      	ldr	r3, [sp, #0]
 80039f0:	6163      	str	r3, [r4, #20]
 80039f2:	9b01      	ldr	r3, [sp, #4]
 80039f4:	6120      	str	r0, [r4, #16]
 80039f6:	b15b      	cbz	r3, 8003a10 <__smakebuf_r+0x74>
 80039f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80039fc:	4630      	mov	r0, r6
 80039fe:	f000 fd35 	bl	800446c <_isatty_r>
 8003a02:	b128      	cbz	r0, 8003a10 <__smakebuf_r+0x74>
 8003a04:	89a3      	ldrh	r3, [r4, #12]
 8003a06:	f023 0303 	bic.w	r3, r3, #3
 8003a0a:	f043 0301 	orr.w	r3, r3, #1
 8003a0e:	81a3      	strh	r3, [r4, #12]
 8003a10:	89a0      	ldrh	r0, [r4, #12]
 8003a12:	4305      	orrs	r5, r0
 8003a14:	81a5      	strh	r5, [r4, #12]
 8003a16:	e7cd      	b.n	80039b4 <__smakebuf_r+0x18>
 8003a18:	080037a1 	.word	0x080037a1

08003a1c <malloc>:
 8003a1c:	4b02      	ldr	r3, [pc, #8]	; (8003a28 <malloc+0xc>)
 8003a1e:	4601      	mov	r1, r0
 8003a20:	6818      	ldr	r0, [r3, #0]
 8003a22:	f000 bc09 	b.w	8004238 <_malloc_r>
 8003a26:	bf00      	nop
 8003a28:	2000002c 	.word	0x2000002c

08003a2c <_Balloc>:
 8003a2c:	b570      	push	{r4, r5, r6, lr}
 8003a2e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003a30:	4604      	mov	r4, r0
 8003a32:	460d      	mov	r5, r1
 8003a34:	b976      	cbnz	r6, 8003a54 <_Balloc+0x28>
 8003a36:	2010      	movs	r0, #16
 8003a38:	f7ff fff0 	bl	8003a1c <malloc>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	6260      	str	r0, [r4, #36]	; 0x24
 8003a40:	b920      	cbnz	r0, 8003a4c <_Balloc+0x20>
 8003a42:	4b18      	ldr	r3, [pc, #96]	; (8003aa4 <_Balloc+0x78>)
 8003a44:	4818      	ldr	r0, [pc, #96]	; (8003aa8 <_Balloc+0x7c>)
 8003a46:	2166      	movs	r1, #102	; 0x66
 8003a48:	f000 fcbe 	bl	80043c8 <__assert_func>
 8003a4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003a50:	6006      	str	r6, [r0, #0]
 8003a52:	60c6      	str	r6, [r0, #12]
 8003a54:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8003a56:	68f3      	ldr	r3, [r6, #12]
 8003a58:	b183      	cbz	r3, 8003a7c <_Balloc+0x50>
 8003a5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8003a62:	b9b8      	cbnz	r0, 8003a94 <_Balloc+0x68>
 8003a64:	2101      	movs	r1, #1
 8003a66:	fa01 f605 	lsl.w	r6, r1, r5
 8003a6a:	1d72      	adds	r2, r6, #5
 8003a6c:	0092      	lsls	r2, r2, #2
 8003a6e:	4620      	mov	r0, r4
 8003a70:	f000 fb60 	bl	8004134 <_calloc_r>
 8003a74:	b160      	cbz	r0, 8003a90 <_Balloc+0x64>
 8003a76:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8003a7a:	e00e      	b.n	8003a9a <_Balloc+0x6e>
 8003a7c:	2221      	movs	r2, #33	; 0x21
 8003a7e:	2104      	movs	r1, #4
 8003a80:	4620      	mov	r0, r4
 8003a82:	f000 fb57 	bl	8004134 <_calloc_r>
 8003a86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003a88:	60f0      	str	r0, [r6, #12]
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d1e4      	bne.n	8003a5a <_Balloc+0x2e>
 8003a90:	2000      	movs	r0, #0
 8003a92:	bd70      	pop	{r4, r5, r6, pc}
 8003a94:	6802      	ldr	r2, [r0, #0]
 8003a96:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003aa0:	e7f7      	b.n	8003a92 <_Balloc+0x66>
 8003aa2:	bf00      	nop
 8003aa4:	08004a55 	.word	0x08004a55
 8003aa8:	08004b38 	.word	0x08004b38

08003aac <_Bfree>:
 8003aac:	b570      	push	{r4, r5, r6, lr}
 8003aae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003ab0:	4605      	mov	r5, r0
 8003ab2:	460c      	mov	r4, r1
 8003ab4:	b976      	cbnz	r6, 8003ad4 <_Bfree+0x28>
 8003ab6:	2010      	movs	r0, #16
 8003ab8:	f7ff ffb0 	bl	8003a1c <malloc>
 8003abc:	4602      	mov	r2, r0
 8003abe:	6268      	str	r0, [r5, #36]	; 0x24
 8003ac0:	b920      	cbnz	r0, 8003acc <_Bfree+0x20>
 8003ac2:	4b09      	ldr	r3, [pc, #36]	; (8003ae8 <_Bfree+0x3c>)
 8003ac4:	4809      	ldr	r0, [pc, #36]	; (8003aec <_Bfree+0x40>)
 8003ac6:	218a      	movs	r1, #138	; 0x8a
 8003ac8:	f000 fc7e 	bl	80043c8 <__assert_func>
 8003acc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003ad0:	6006      	str	r6, [r0, #0]
 8003ad2:	60c6      	str	r6, [r0, #12]
 8003ad4:	b13c      	cbz	r4, 8003ae6 <_Bfree+0x3a>
 8003ad6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003ad8:	6862      	ldr	r2, [r4, #4]
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003ae0:	6021      	str	r1, [r4, #0]
 8003ae2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8003ae6:	bd70      	pop	{r4, r5, r6, pc}
 8003ae8:	08004a55 	.word	0x08004a55
 8003aec:	08004b38 	.word	0x08004b38

08003af0 <__multadd>:
 8003af0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003af4:	690d      	ldr	r5, [r1, #16]
 8003af6:	4607      	mov	r7, r0
 8003af8:	460c      	mov	r4, r1
 8003afa:	461e      	mov	r6, r3
 8003afc:	f101 0c14 	add.w	ip, r1, #20
 8003b00:	2000      	movs	r0, #0
 8003b02:	f8dc 3000 	ldr.w	r3, [ip]
 8003b06:	b299      	uxth	r1, r3
 8003b08:	fb02 6101 	mla	r1, r2, r1, r6
 8003b0c:	0c1e      	lsrs	r6, r3, #16
 8003b0e:	0c0b      	lsrs	r3, r1, #16
 8003b10:	fb02 3306 	mla	r3, r2, r6, r3
 8003b14:	b289      	uxth	r1, r1
 8003b16:	3001      	adds	r0, #1
 8003b18:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8003b1c:	4285      	cmp	r5, r0
 8003b1e:	f84c 1b04 	str.w	r1, [ip], #4
 8003b22:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8003b26:	dcec      	bgt.n	8003b02 <__multadd+0x12>
 8003b28:	b30e      	cbz	r6, 8003b6e <__multadd+0x7e>
 8003b2a:	68a3      	ldr	r3, [r4, #8]
 8003b2c:	42ab      	cmp	r3, r5
 8003b2e:	dc19      	bgt.n	8003b64 <__multadd+0x74>
 8003b30:	6861      	ldr	r1, [r4, #4]
 8003b32:	4638      	mov	r0, r7
 8003b34:	3101      	adds	r1, #1
 8003b36:	f7ff ff79 	bl	8003a2c <_Balloc>
 8003b3a:	4680      	mov	r8, r0
 8003b3c:	b928      	cbnz	r0, 8003b4a <__multadd+0x5a>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	4b0c      	ldr	r3, [pc, #48]	; (8003b74 <__multadd+0x84>)
 8003b42:	480d      	ldr	r0, [pc, #52]	; (8003b78 <__multadd+0x88>)
 8003b44:	21b5      	movs	r1, #181	; 0xb5
 8003b46:	f000 fc3f 	bl	80043c8 <__assert_func>
 8003b4a:	6922      	ldr	r2, [r4, #16]
 8003b4c:	3202      	adds	r2, #2
 8003b4e:	f104 010c 	add.w	r1, r4, #12
 8003b52:	0092      	lsls	r2, r2, #2
 8003b54:	300c      	adds	r0, #12
 8003b56:	f7fe f973 	bl	8001e40 <memcpy>
 8003b5a:	4621      	mov	r1, r4
 8003b5c:	4638      	mov	r0, r7
 8003b5e:	f7ff ffa5 	bl	8003aac <_Bfree>
 8003b62:	4644      	mov	r4, r8
 8003b64:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8003b68:	3501      	adds	r5, #1
 8003b6a:	615e      	str	r6, [r3, #20]
 8003b6c:	6125      	str	r5, [r4, #16]
 8003b6e:	4620      	mov	r0, r4
 8003b70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b74:	08004ac7 	.word	0x08004ac7
 8003b78:	08004b38 	.word	0x08004b38

08003b7c <__hi0bits>:
 8003b7c:	0c03      	lsrs	r3, r0, #16
 8003b7e:	041b      	lsls	r3, r3, #16
 8003b80:	b9d3      	cbnz	r3, 8003bb8 <__hi0bits+0x3c>
 8003b82:	0400      	lsls	r0, r0, #16
 8003b84:	2310      	movs	r3, #16
 8003b86:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8003b8a:	bf04      	itt	eq
 8003b8c:	0200      	lsleq	r0, r0, #8
 8003b8e:	3308      	addeq	r3, #8
 8003b90:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8003b94:	bf04      	itt	eq
 8003b96:	0100      	lsleq	r0, r0, #4
 8003b98:	3304      	addeq	r3, #4
 8003b9a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8003b9e:	bf04      	itt	eq
 8003ba0:	0080      	lsleq	r0, r0, #2
 8003ba2:	3302      	addeq	r3, #2
 8003ba4:	2800      	cmp	r0, #0
 8003ba6:	db05      	blt.n	8003bb4 <__hi0bits+0x38>
 8003ba8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8003bac:	f103 0301 	add.w	r3, r3, #1
 8003bb0:	bf08      	it	eq
 8003bb2:	2320      	moveq	r3, #32
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	4770      	bx	lr
 8003bb8:	2300      	movs	r3, #0
 8003bba:	e7e4      	b.n	8003b86 <__hi0bits+0xa>

08003bbc <__lo0bits>:
 8003bbc:	6803      	ldr	r3, [r0, #0]
 8003bbe:	f013 0207 	ands.w	r2, r3, #7
 8003bc2:	4601      	mov	r1, r0
 8003bc4:	d00b      	beq.n	8003bde <__lo0bits+0x22>
 8003bc6:	07da      	lsls	r2, r3, #31
 8003bc8:	d423      	bmi.n	8003c12 <__lo0bits+0x56>
 8003bca:	0798      	lsls	r0, r3, #30
 8003bcc:	bf49      	itett	mi
 8003bce:	085b      	lsrmi	r3, r3, #1
 8003bd0:	089b      	lsrpl	r3, r3, #2
 8003bd2:	2001      	movmi	r0, #1
 8003bd4:	600b      	strmi	r3, [r1, #0]
 8003bd6:	bf5c      	itt	pl
 8003bd8:	600b      	strpl	r3, [r1, #0]
 8003bda:	2002      	movpl	r0, #2
 8003bdc:	4770      	bx	lr
 8003bde:	b298      	uxth	r0, r3
 8003be0:	b9a8      	cbnz	r0, 8003c0e <__lo0bits+0x52>
 8003be2:	0c1b      	lsrs	r3, r3, #16
 8003be4:	2010      	movs	r0, #16
 8003be6:	b2da      	uxtb	r2, r3
 8003be8:	b90a      	cbnz	r2, 8003bee <__lo0bits+0x32>
 8003bea:	3008      	adds	r0, #8
 8003bec:	0a1b      	lsrs	r3, r3, #8
 8003bee:	071a      	lsls	r2, r3, #28
 8003bf0:	bf04      	itt	eq
 8003bf2:	091b      	lsreq	r3, r3, #4
 8003bf4:	3004      	addeq	r0, #4
 8003bf6:	079a      	lsls	r2, r3, #30
 8003bf8:	bf04      	itt	eq
 8003bfa:	089b      	lsreq	r3, r3, #2
 8003bfc:	3002      	addeq	r0, #2
 8003bfe:	07da      	lsls	r2, r3, #31
 8003c00:	d403      	bmi.n	8003c0a <__lo0bits+0x4e>
 8003c02:	085b      	lsrs	r3, r3, #1
 8003c04:	f100 0001 	add.w	r0, r0, #1
 8003c08:	d005      	beq.n	8003c16 <__lo0bits+0x5a>
 8003c0a:	600b      	str	r3, [r1, #0]
 8003c0c:	4770      	bx	lr
 8003c0e:	4610      	mov	r0, r2
 8003c10:	e7e9      	b.n	8003be6 <__lo0bits+0x2a>
 8003c12:	2000      	movs	r0, #0
 8003c14:	4770      	bx	lr
 8003c16:	2020      	movs	r0, #32
 8003c18:	4770      	bx	lr
	...

08003c1c <__i2b>:
 8003c1c:	b510      	push	{r4, lr}
 8003c1e:	460c      	mov	r4, r1
 8003c20:	2101      	movs	r1, #1
 8003c22:	f7ff ff03 	bl	8003a2c <_Balloc>
 8003c26:	4602      	mov	r2, r0
 8003c28:	b928      	cbnz	r0, 8003c36 <__i2b+0x1a>
 8003c2a:	4b05      	ldr	r3, [pc, #20]	; (8003c40 <__i2b+0x24>)
 8003c2c:	4805      	ldr	r0, [pc, #20]	; (8003c44 <__i2b+0x28>)
 8003c2e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8003c32:	f000 fbc9 	bl	80043c8 <__assert_func>
 8003c36:	2301      	movs	r3, #1
 8003c38:	6144      	str	r4, [r0, #20]
 8003c3a:	6103      	str	r3, [r0, #16]
 8003c3c:	bd10      	pop	{r4, pc}
 8003c3e:	bf00      	nop
 8003c40:	08004ac7 	.word	0x08004ac7
 8003c44:	08004b38 	.word	0x08004b38

08003c48 <__multiply>:
 8003c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c4c:	4691      	mov	r9, r2
 8003c4e:	690a      	ldr	r2, [r1, #16]
 8003c50:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	bfb8      	it	lt
 8003c58:	460b      	movlt	r3, r1
 8003c5a:	460c      	mov	r4, r1
 8003c5c:	bfbc      	itt	lt
 8003c5e:	464c      	movlt	r4, r9
 8003c60:	4699      	movlt	r9, r3
 8003c62:	6927      	ldr	r7, [r4, #16]
 8003c64:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8003c68:	68a3      	ldr	r3, [r4, #8]
 8003c6a:	6861      	ldr	r1, [r4, #4]
 8003c6c:	eb07 060a 	add.w	r6, r7, sl
 8003c70:	42b3      	cmp	r3, r6
 8003c72:	b085      	sub	sp, #20
 8003c74:	bfb8      	it	lt
 8003c76:	3101      	addlt	r1, #1
 8003c78:	f7ff fed8 	bl	8003a2c <_Balloc>
 8003c7c:	b930      	cbnz	r0, 8003c8c <__multiply+0x44>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	4b44      	ldr	r3, [pc, #272]	; (8003d94 <__multiply+0x14c>)
 8003c82:	4845      	ldr	r0, [pc, #276]	; (8003d98 <__multiply+0x150>)
 8003c84:	f240 115d 	movw	r1, #349	; 0x15d
 8003c88:	f000 fb9e 	bl	80043c8 <__assert_func>
 8003c8c:	f100 0514 	add.w	r5, r0, #20
 8003c90:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8003c94:	462b      	mov	r3, r5
 8003c96:	2200      	movs	r2, #0
 8003c98:	4543      	cmp	r3, r8
 8003c9a:	d321      	bcc.n	8003ce0 <__multiply+0x98>
 8003c9c:	f104 0314 	add.w	r3, r4, #20
 8003ca0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8003ca4:	f109 0314 	add.w	r3, r9, #20
 8003ca8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8003cac:	9202      	str	r2, [sp, #8]
 8003cae:	1b3a      	subs	r2, r7, r4
 8003cb0:	3a15      	subs	r2, #21
 8003cb2:	f022 0203 	bic.w	r2, r2, #3
 8003cb6:	3204      	adds	r2, #4
 8003cb8:	f104 0115 	add.w	r1, r4, #21
 8003cbc:	428f      	cmp	r7, r1
 8003cbe:	bf38      	it	cc
 8003cc0:	2204      	movcc	r2, #4
 8003cc2:	9201      	str	r2, [sp, #4]
 8003cc4:	9a02      	ldr	r2, [sp, #8]
 8003cc6:	9303      	str	r3, [sp, #12]
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	d80c      	bhi.n	8003ce6 <__multiply+0x9e>
 8003ccc:	2e00      	cmp	r6, #0
 8003cce:	dd03      	ble.n	8003cd8 <__multiply+0x90>
 8003cd0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d05a      	beq.n	8003d8e <__multiply+0x146>
 8003cd8:	6106      	str	r6, [r0, #16]
 8003cda:	b005      	add	sp, #20
 8003cdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ce0:	f843 2b04 	str.w	r2, [r3], #4
 8003ce4:	e7d8      	b.n	8003c98 <__multiply+0x50>
 8003ce6:	f8b3 a000 	ldrh.w	sl, [r3]
 8003cea:	f1ba 0f00 	cmp.w	sl, #0
 8003cee:	d024      	beq.n	8003d3a <__multiply+0xf2>
 8003cf0:	f104 0e14 	add.w	lr, r4, #20
 8003cf4:	46a9      	mov	r9, r5
 8003cf6:	f04f 0c00 	mov.w	ip, #0
 8003cfa:	f85e 2b04 	ldr.w	r2, [lr], #4
 8003cfe:	f8d9 1000 	ldr.w	r1, [r9]
 8003d02:	fa1f fb82 	uxth.w	fp, r2
 8003d06:	b289      	uxth	r1, r1
 8003d08:	fb0a 110b 	mla	r1, sl, fp, r1
 8003d0c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8003d10:	f8d9 2000 	ldr.w	r2, [r9]
 8003d14:	4461      	add	r1, ip
 8003d16:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8003d1a:	fb0a c20b 	mla	r2, sl, fp, ip
 8003d1e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8003d22:	b289      	uxth	r1, r1
 8003d24:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8003d28:	4577      	cmp	r7, lr
 8003d2a:	f849 1b04 	str.w	r1, [r9], #4
 8003d2e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8003d32:	d8e2      	bhi.n	8003cfa <__multiply+0xb2>
 8003d34:	9a01      	ldr	r2, [sp, #4]
 8003d36:	f845 c002 	str.w	ip, [r5, r2]
 8003d3a:	9a03      	ldr	r2, [sp, #12]
 8003d3c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8003d40:	3304      	adds	r3, #4
 8003d42:	f1b9 0f00 	cmp.w	r9, #0
 8003d46:	d020      	beq.n	8003d8a <__multiply+0x142>
 8003d48:	6829      	ldr	r1, [r5, #0]
 8003d4a:	f104 0c14 	add.w	ip, r4, #20
 8003d4e:	46ae      	mov	lr, r5
 8003d50:	f04f 0a00 	mov.w	sl, #0
 8003d54:	f8bc b000 	ldrh.w	fp, [ip]
 8003d58:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8003d5c:	fb09 220b 	mla	r2, r9, fp, r2
 8003d60:	4492      	add	sl, r2
 8003d62:	b289      	uxth	r1, r1
 8003d64:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8003d68:	f84e 1b04 	str.w	r1, [lr], #4
 8003d6c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8003d70:	f8be 1000 	ldrh.w	r1, [lr]
 8003d74:	0c12      	lsrs	r2, r2, #16
 8003d76:	fb09 1102 	mla	r1, r9, r2, r1
 8003d7a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8003d7e:	4567      	cmp	r7, ip
 8003d80:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8003d84:	d8e6      	bhi.n	8003d54 <__multiply+0x10c>
 8003d86:	9a01      	ldr	r2, [sp, #4]
 8003d88:	50a9      	str	r1, [r5, r2]
 8003d8a:	3504      	adds	r5, #4
 8003d8c:	e79a      	b.n	8003cc4 <__multiply+0x7c>
 8003d8e:	3e01      	subs	r6, #1
 8003d90:	e79c      	b.n	8003ccc <__multiply+0x84>
 8003d92:	bf00      	nop
 8003d94:	08004ac7 	.word	0x08004ac7
 8003d98:	08004b38 	.word	0x08004b38

08003d9c <__pow5mult>:
 8003d9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003da0:	4615      	mov	r5, r2
 8003da2:	f012 0203 	ands.w	r2, r2, #3
 8003da6:	4606      	mov	r6, r0
 8003da8:	460f      	mov	r7, r1
 8003daa:	d007      	beq.n	8003dbc <__pow5mult+0x20>
 8003dac:	4c25      	ldr	r4, [pc, #148]	; (8003e44 <__pow5mult+0xa8>)
 8003dae:	3a01      	subs	r2, #1
 8003db0:	2300      	movs	r3, #0
 8003db2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8003db6:	f7ff fe9b 	bl	8003af0 <__multadd>
 8003dba:	4607      	mov	r7, r0
 8003dbc:	10ad      	asrs	r5, r5, #2
 8003dbe:	d03d      	beq.n	8003e3c <__pow5mult+0xa0>
 8003dc0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8003dc2:	b97c      	cbnz	r4, 8003de4 <__pow5mult+0x48>
 8003dc4:	2010      	movs	r0, #16
 8003dc6:	f7ff fe29 	bl	8003a1c <malloc>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	6270      	str	r0, [r6, #36]	; 0x24
 8003dce:	b928      	cbnz	r0, 8003ddc <__pow5mult+0x40>
 8003dd0:	4b1d      	ldr	r3, [pc, #116]	; (8003e48 <__pow5mult+0xac>)
 8003dd2:	481e      	ldr	r0, [pc, #120]	; (8003e4c <__pow5mult+0xb0>)
 8003dd4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8003dd8:	f000 faf6 	bl	80043c8 <__assert_func>
 8003ddc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8003de0:	6004      	str	r4, [r0, #0]
 8003de2:	60c4      	str	r4, [r0, #12]
 8003de4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8003de8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8003dec:	b94c      	cbnz	r4, 8003e02 <__pow5mult+0x66>
 8003dee:	f240 2171 	movw	r1, #625	; 0x271
 8003df2:	4630      	mov	r0, r6
 8003df4:	f7ff ff12 	bl	8003c1c <__i2b>
 8003df8:	2300      	movs	r3, #0
 8003dfa:	f8c8 0008 	str.w	r0, [r8, #8]
 8003dfe:	4604      	mov	r4, r0
 8003e00:	6003      	str	r3, [r0, #0]
 8003e02:	f04f 0900 	mov.w	r9, #0
 8003e06:	07eb      	lsls	r3, r5, #31
 8003e08:	d50a      	bpl.n	8003e20 <__pow5mult+0x84>
 8003e0a:	4639      	mov	r1, r7
 8003e0c:	4622      	mov	r2, r4
 8003e0e:	4630      	mov	r0, r6
 8003e10:	f7ff ff1a 	bl	8003c48 <__multiply>
 8003e14:	4639      	mov	r1, r7
 8003e16:	4680      	mov	r8, r0
 8003e18:	4630      	mov	r0, r6
 8003e1a:	f7ff fe47 	bl	8003aac <_Bfree>
 8003e1e:	4647      	mov	r7, r8
 8003e20:	106d      	asrs	r5, r5, #1
 8003e22:	d00b      	beq.n	8003e3c <__pow5mult+0xa0>
 8003e24:	6820      	ldr	r0, [r4, #0]
 8003e26:	b938      	cbnz	r0, 8003e38 <__pow5mult+0x9c>
 8003e28:	4622      	mov	r2, r4
 8003e2a:	4621      	mov	r1, r4
 8003e2c:	4630      	mov	r0, r6
 8003e2e:	f7ff ff0b 	bl	8003c48 <__multiply>
 8003e32:	6020      	str	r0, [r4, #0]
 8003e34:	f8c0 9000 	str.w	r9, [r0]
 8003e38:	4604      	mov	r4, r0
 8003e3a:	e7e4      	b.n	8003e06 <__pow5mult+0x6a>
 8003e3c:	4638      	mov	r0, r7
 8003e3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e42:	bf00      	nop
 8003e44:	08004c88 	.word	0x08004c88
 8003e48:	08004a55 	.word	0x08004a55
 8003e4c:	08004b38 	.word	0x08004b38

08003e50 <__lshift>:
 8003e50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e54:	460c      	mov	r4, r1
 8003e56:	6849      	ldr	r1, [r1, #4]
 8003e58:	6923      	ldr	r3, [r4, #16]
 8003e5a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8003e5e:	68a3      	ldr	r3, [r4, #8]
 8003e60:	4607      	mov	r7, r0
 8003e62:	4691      	mov	r9, r2
 8003e64:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8003e68:	f108 0601 	add.w	r6, r8, #1
 8003e6c:	42b3      	cmp	r3, r6
 8003e6e:	db0b      	blt.n	8003e88 <__lshift+0x38>
 8003e70:	4638      	mov	r0, r7
 8003e72:	f7ff fddb 	bl	8003a2c <_Balloc>
 8003e76:	4605      	mov	r5, r0
 8003e78:	b948      	cbnz	r0, 8003e8e <__lshift+0x3e>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	4b2a      	ldr	r3, [pc, #168]	; (8003f28 <__lshift+0xd8>)
 8003e7e:	482b      	ldr	r0, [pc, #172]	; (8003f2c <__lshift+0xdc>)
 8003e80:	f240 11d9 	movw	r1, #473	; 0x1d9
 8003e84:	f000 faa0 	bl	80043c8 <__assert_func>
 8003e88:	3101      	adds	r1, #1
 8003e8a:	005b      	lsls	r3, r3, #1
 8003e8c:	e7ee      	b.n	8003e6c <__lshift+0x1c>
 8003e8e:	2300      	movs	r3, #0
 8003e90:	f100 0114 	add.w	r1, r0, #20
 8003e94:	f100 0210 	add.w	r2, r0, #16
 8003e98:	4618      	mov	r0, r3
 8003e9a:	4553      	cmp	r3, sl
 8003e9c:	db37      	blt.n	8003f0e <__lshift+0xbe>
 8003e9e:	6920      	ldr	r0, [r4, #16]
 8003ea0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8003ea4:	f104 0314 	add.w	r3, r4, #20
 8003ea8:	f019 091f 	ands.w	r9, r9, #31
 8003eac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8003eb0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8003eb4:	d02f      	beq.n	8003f16 <__lshift+0xc6>
 8003eb6:	f1c9 0e20 	rsb	lr, r9, #32
 8003eba:	468a      	mov	sl, r1
 8003ebc:	f04f 0c00 	mov.w	ip, #0
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	fa02 f209 	lsl.w	r2, r2, r9
 8003ec6:	ea42 020c 	orr.w	r2, r2, ip
 8003eca:	f84a 2b04 	str.w	r2, [sl], #4
 8003ece:	f853 2b04 	ldr.w	r2, [r3], #4
 8003ed2:	4298      	cmp	r0, r3
 8003ed4:	fa22 fc0e 	lsr.w	ip, r2, lr
 8003ed8:	d8f2      	bhi.n	8003ec0 <__lshift+0x70>
 8003eda:	1b03      	subs	r3, r0, r4
 8003edc:	3b15      	subs	r3, #21
 8003ede:	f023 0303 	bic.w	r3, r3, #3
 8003ee2:	3304      	adds	r3, #4
 8003ee4:	f104 0215 	add.w	r2, r4, #21
 8003ee8:	4290      	cmp	r0, r2
 8003eea:	bf38      	it	cc
 8003eec:	2304      	movcc	r3, #4
 8003eee:	f841 c003 	str.w	ip, [r1, r3]
 8003ef2:	f1bc 0f00 	cmp.w	ip, #0
 8003ef6:	d001      	beq.n	8003efc <__lshift+0xac>
 8003ef8:	f108 0602 	add.w	r6, r8, #2
 8003efc:	3e01      	subs	r6, #1
 8003efe:	4638      	mov	r0, r7
 8003f00:	612e      	str	r6, [r5, #16]
 8003f02:	4621      	mov	r1, r4
 8003f04:	f7ff fdd2 	bl	8003aac <_Bfree>
 8003f08:	4628      	mov	r0, r5
 8003f0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f0e:	f842 0f04 	str.w	r0, [r2, #4]!
 8003f12:	3301      	adds	r3, #1
 8003f14:	e7c1      	b.n	8003e9a <__lshift+0x4a>
 8003f16:	3904      	subs	r1, #4
 8003f18:	f853 2b04 	ldr.w	r2, [r3], #4
 8003f1c:	f841 2f04 	str.w	r2, [r1, #4]!
 8003f20:	4298      	cmp	r0, r3
 8003f22:	d8f9      	bhi.n	8003f18 <__lshift+0xc8>
 8003f24:	e7ea      	b.n	8003efc <__lshift+0xac>
 8003f26:	bf00      	nop
 8003f28:	08004ac7 	.word	0x08004ac7
 8003f2c:	08004b38 	.word	0x08004b38

08003f30 <__mcmp>:
 8003f30:	b530      	push	{r4, r5, lr}
 8003f32:	6902      	ldr	r2, [r0, #16]
 8003f34:	690c      	ldr	r4, [r1, #16]
 8003f36:	1b12      	subs	r2, r2, r4
 8003f38:	d10e      	bne.n	8003f58 <__mcmp+0x28>
 8003f3a:	f100 0314 	add.w	r3, r0, #20
 8003f3e:	3114      	adds	r1, #20
 8003f40:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8003f44:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8003f48:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8003f4c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8003f50:	42a5      	cmp	r5, r4
 8003f52:	d003      	beq.n	8003f5c <__mcmp+0x2c>
 8003f54:	d305      	bcc.n	8003f62 <__mcmp+0x32>
 8003f56:	2201      	movs	r2, #1
 8003f58:	4610      	mov	r0, r2
 8003f5a:	bd30      	pop	{r4, r5, pc}
 8003f5c:	4283      	cmp	r3, r0
 8003f5e:	d3f3      	bcc.n	8003f48 <__mcmp+0x18>
 8003f60:	e7fa      	b.n	8003f58 <__mcmp+0x28>
 8003f62:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003f66:	e7f7      	b.n	8003f58 <__mcmp+0x28>

08003f68 <__mdiff>:
 8003f68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f6c:	460c      	mov	r4, r1
 8003f6e:	4606      	mov	r6, r0
 8003f70:	4611      	mov	r1, r2
 8003f72:	4620      	mov	r0, r4
 8003f74:	4690      	mov	r8, r2
 8003f76:	f7ff ffdb 	bl	8003f30 <__mcmp>
 8003f7a:	1e05      	subs	r5, r0, #0
 8003f7c:	d110      	bne.n	8003fa0 <__mdiff+0x38>
 8003f7e:	4629      	mov	r1, r5
 8003f80:	4630      	mov	r0, r6
 8003f82:	f7ff fd53 	bl	8003a2c <_Balloc>
 8003f86:	b930      	cbnz	r0, 8003f96 <__mdiff+0x2e>
 8003f88:	4b3a      	ldr	r3, [pc, #232]	; (8004074 <__mdiff+0x10c>)
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	f240 2132 	movw	r1, #562	; 0x232
 8003f90:	4839      	ldr	r0, [pc, #228]	; (8004078 <__mdiff+0x110>)
 8003f92:	f000 fa19 	bl	80043c8 <__assert_func>
 8003f96:	2301      	movs	r3, #1
 8003f98:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8003f9c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fa0:	bfa4      	itt	ge
 8003fa2:	4643      	movge	r3, r8
 8003fa4:	46a0      	movge	r8, r4
 8003fa6:	4630      	mov	r0, r6
 8003fa8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8003fac:	bfa6      	itte	ge
 8003fae:	461c      	movge	r4, r3
 8003fb0:	2500      	movge	r5, #0
 8003fb2:	2501      	movlt	r5, #1
 8003fb4:	f7ff fd3a 	bl	8003a2c <_Balloc>
 8003fb8:	b920      	cbnz	r0, 8003fc4 <__mdiff+0x5c>
 8003fba:	4b2e      	ldr	r3, [pc, #184]	; (8004074 <__mdiff+0x10c>)
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	f44f 7110 	mov.w	r1, #576	; 0x240
 8003fc2:	e7e5      	b.n	8003f90 <__mdiff+0x28>
 8003fc4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8003fc8:	6926      	ldr	r6, [r4, #16]
 8003fca:	60c5      	str	r5, [r0, #12]
 8003fcc:	f104 0914 	add.w	r9, r4, #20
 8003fd0:	f108 0514 	add.w	r5, r8, #20
 8003fd4:	f100 0e14 	add.w	lr, r0, #20
 8003fd8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8003fdc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8003fe0:	f108 0210 	add.w	r2, r8, #16
 8003fe4:	46f2      	mov	sl, lr
 8003fe6:	2100      	movs	r1, #0
 8003fe8:	f859 3b04 	ldr.w	r3, [r9], #4
 8003fec:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8003ff0:	fa1f f883 	uxth.w	r8, r3
 8003ff4:	fa11 f18b 	uxtah	r1, r1, fp
 8003ff8:	0c1b      	lsrs	r3, r3, #16
 8003ffa:	eba1 0808 	sub.w	r8, r1, r8
 8003ffe:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8004002:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8004006:	fa1f f888 	uxth.w	r8, r8
 800400a:	1419      	asrs	r1, r3, #16
 800400c:	454e      	cmp	r6, r9
 800400e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8004012:	f84a 3b04 	str.w	r3, [sl], #4
 8004016:	d8e7      	bhi.n	8003fe8 <__mdiff+0x80>
 8004018:	1b33      	subs	r3, r6, r4
 800401a:	3b15      	subs	r3, #21
 800401c:	f023 0303 	bic.w	r3, r3, #3
 8004020:	3304      	adds	r3, #4
 8004022:	3415      	adds	r4, #21
 8004024:	42a6      	cmp	r6, r4
 8004026:	bf38      	it	cc
 8004028:	2304      	movcc	r3, #4
 800402a:	441d      	add	r5, r3
 800402c:	4473      	add	r3, lr
 800402e:	469e      	mov	lr, r3
 8004030:	462e      	mov	r6, r5
 8004032:	4566      	cmp	r6, ip
 8004034:	d30e      	bcc.n	8004054 <__mdiff+0xec>
 8004036:	f10c 0203 	add.w	r2, ip, #3
 800403a:	1b52      	subs	r2, r2, r5
 800403c:	f022 0203 	bic.w	r2, r2, #3
 8004040:	3d03      	subs	r5, #3
 8004042:	45ac      	cmp	ip, r5
 8004044:	bf38      	it	cc
 8004046:	2200      	movcc	r2, #0
 8004048:	441a      	add	r2, r3
 800404a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800404e:	b17b      	cbz	r3, 8004070 <__mdiff+0x108>
 8004050:	6107      	str	r7, [r0, #16]
 8004052:	e7a3      	b.n	8003f9c <__mdiff+0x34>
 8004054:	f856 8b04 	ldr.w	r8, [r6], #4
 8004058:	fa11 f288 	uxtah	r2, r1, r8
 800405c:	1414      	asrs	r4, r2, #16
 800405e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8004062:	b292      	uxth	r2, r2
 8004064:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8004068:	f84e 2b04 	str.w	r2, [lr], #4
 800406c:	1421      	asrs	r1, r4, #16
 800406e:	e7e0      	b.n	8004032 <__mdiff+0xca>
 8004070:	3f01      	subs	r7, #1
 8004072:	e7ea      	b.n	800404a <__mdiff+0xe2>
 8004074:	08004ac7 	.word	0x08004ac7
 8004078:	08004b38 	.word	0x08004b38

0800407c <__d2b>:
 800407c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004080:	4689      	mov	r9, r1
 8004082:	2101      	movs	r1, #1
 8004084:	ec57 6b10 	vmov	r6, r7, d0
 8004088:	4690      	mov	r8, r2
 800408a:	f7ff fccf 	bl	8003a2c <_Balloc>
 800408e:	4604      	mov	r4, r0
 8004090:	b930      	cbnz	r0, 80040a0 <__d2b+0x24>
 8004092:	4602      	mov	r2, r0
 8004094:	4b25      	ldr	r3, [pc, #148]	; (800412c <__d2b+0xb0>)
 8004096:	4826      	ldr	r0, [pc, #152]	; (8004130 <__d2b+0xb4>)
 8004098:	f240 310a 	movw	r1, #778	; 0x30a
 800409c:	f000 f994 	bl	80043c8 <__assert_func>
 80040a0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80040a4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80040a8:	bb35      	cbnz	r5, 80040f8 <__d2b+0x7c>
 80040aa:	2e00      	cmp	r6, #0
 80040ac:	9301      	str	r3, [sp, #4]
 80040ae:	d028      	beq.n	8004102 <__d2b+0x86>
 80040b0:	4668      	mov	r0, sp
 80040b2:	9600      	str	r6, [sp, #0]
 80040b4:	f7ff fd82 	bl	8003bbc <__lo0bits>
 80040b8:	9900      	ldr	r1, [sp, #0]
 80040ba:	b300      	cbz	r0, 80040fe <__d2b+0x82>
 80040bc:	9a01      	ldr	r2, [sp, #4]
 80040be:	f1c0 0320 	rsb	r3, r0, #32
 80040c2:	fa02 f303 	lsl.w	r3, r2, r3
 80040c6:	430b      	orrs	r3, r1
 80040c8:	40c2      	lsrs	r2, r0
 80040ca:	6163      	str	r3, [r4, #20]
 80040cc:	9201      	str	r2, [sp, #4]
 80040ce:	9b01      	ldr	r3, [sp, #4]
 80040d0:	61a3      	str	r3, [r4, #24]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	bf14      	ite	ne
 80040d6:	2202      	movne	r2, #2
 80040d8:	2201      	moveq	r2, #1
 80040da:	6122      	str	r2, [r4, #16]
 80040dc:	b1d5      	cbz	r5, 8004114 <__d2b+0x98>
 80040de:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80040e2:	4405      	add	r5, r0
 80040e4:	f8c9 5000 	str.w	r5, [r9]
 80040e8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80040ec:	f8c8 0000 	str.w	r0, [r8]
 80040f0:	4620      	mov	r0, r4
 80040f2:	b003      	add	sp, #12
 80040f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80040f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040fc:	e7d5      	b.n	80040aa <__d2b+0x2e>
 80040fe:	6161      	str	r1, [r4, #20]
 8004100:	e7e5      	b.n	80040ce <__d2b+0x52>
 8004102:	a801      	add	r0, sp, #4
 8004104:	f7ff fd5a 	bl	8003bbc <__lo0bits>
 8004108:	9b01      	ldr	r3, [sp, #4]
 800410a:	6163      	str	r3, [r4, #20]
 800410c:	2201      	movs	r2, #1
 800410e:	6122      	str	r2, [r4, #16]
 8004110:	3020      	adds	r0, #32
 8004112:	e7e3      	b.n	80040dc <__d2b+0x60>
 8004114:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004118:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800411c:	f8c9 0000 	str.w	r0, [r9]
 8004120:	6918      	ldr	r0, [r3, #16]
 8004122:	f7ff fd2b 	bl	8003b7c <__hi0bits>
 8004126:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800412a:	e7df      	b.n	80040ec <__d2b+0x70>
 800412c:	08004ac7 	.word	0x08004ac7
 8004130:	08004b38 	.word	0x08004b38

08004134 <_calloc_r>:
 8004134:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004136:	fba1 2402 	umull	r2, r4, r1, r2
 800413a:	b94c      	cbnz	r4, 8004150 <_calloc_r+0x1c>
 800413c:	4611      	mov	r1, r2
 800413e:	9201      	str	r2, [sp, #4]
 8004140:	f000 f87a 	bl	8004238 <_malloc_r>
 8004144:	9a01      	ldr	r2, [sp, #4]
 8004146:	4605      	mov	r5, r0
 8004148:	b930      	cbnz	r0, 8004158 <_calloc_r+0x24>
 800414a:	4628      	mov	r0, r5
 800414c:	b003      	add	sp, #12
 800414e:	bd30      	pop	{r4, r5, pc}
 8004150:	220c      	movs	r2, #12
 8004152:	6002      	str	r2, [r0, #0]
 8004154:	2500      	movs	r5, #0
 8004156:	e7f8      	b.n	800414a <_calloc_r+0x16>
 8004158:	4621      	mov	r1, r4
 800415a:	f7fd fe7f 	bl	8001e5c <memset>
 800415e:	e7f4      	b.n	800414a <_calloc_r+0x16>

08004160 <_free_r>:
 8004160:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004162:	2900      	cmp	r1, #0
 8004164:	d044      	beq.n	80041f0 <_free_r+0x90>
 8004166:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800416a:	9001      	str	r0, [sp, #4]
 800416c:	2b00      	cmp	r3, #0
 800416e:	f1a1 0404 	sub.w	r4, r1, #4
 8004172:	bfb8      	it	lt
 8004174:	18e4      	addlt	r4, r4, r3
 8004176:	f000 f9ad 	bl	80044d4 <__malloc_lock>
 800417a:	4a1e      	ldr	r2, [pc, #120]	; (80041f4 <_free_r+0x94>)
 800417c:	9801      	ldr	r0, [sp, #4]
 800417e:	6813      	ldr	r3, [r2, #0]
 8004180:	b933      	cbnz	r3, 8004190 <_free_r+0x30>
 8004182:	6063      	str	r3, [r4, #4]
 8004184:	6014      	str	r4, [r2, #0]
 8004186:	b003      	add	sp, #12
 8004188:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800418c:	f000 b9a8 	b.w	80044e0 <__malloc_unlock>
 8004190:	42a3      	cmp	r3, r4
 8004192:	d908      	bls.n	80041a6 <_free_r+0x46>
 8004194:	6825      	ldr	r5, [r4, #0]
 8004196:	1961      	adds	r1, r4, r5
 8004198:	428b      	cmp	r3, r1
 800419a:	bf01      	itttt	eq
 800419c:	6819      	ldreq	r1, [r3, #0]
 800419e:	685b      	ldreq	r3, [r3, #4]
 80041a0:	1949      	addeq	r1, r1, r5
 80041a2:	6021      	streq	r1, [r4, #0]
 80041a4:	e7ed      	b.n	8004182 <_free_r+0x22>
 80041a6:	461a      	mov	r2, r3
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	b10b      	cbz	r3, 80041b0 <_free_r+0x50>
 80041ac:	42a3      	cmp	r3, r4
 80041ae:	d9fa      	bls.n	80041a6 <_free_r+0x46>
 80041b0:	6811      	ldr	r1, [r2, #0]
 80041b2:	1855      	adds	r5, r2, r1
 80041b4:	42a5      	cmp	r5, r4
 80041b6:	d10b      	bne.n	80041d0 <_free_r+0x70>
 80041b8:	6824      	ldr	r4, [r4, #0]
 80041ba:	4421      	add	r1, r4
 80041bc:	1854      	adds	r4, r2, r1
 80041be:	42a3      	cmp	r3, r4
 80041c0:	6011      	str	r1, [r2, #0]
 80041c2:	d1e0      	bne.n	8004186 <_free_r+0x26>
 80041c4:	681c      	ldr	r4, [r3, #0]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	6053      	str	r3, [r2, #4]
 80041ca:	4421      	add	r1, r4
 80041cc:	6011      	str	r1, [r2, #0]
 80041ce:	e7da      	b.n	8004186 <_free_r+0x26>
 80041d0:	d902      	bls.n	80041d8 <_free_r+0x78>
 80041d2:	230c      	movs	r3, #12
 80041d4:	6003      	str	r3, [r0, #0]
 80041d6:	e7d6      	b.n	8004186 <_free_r+0x26>
 80041d8:	6825      	ldr	r5, [r4, #0]
 80041da:	1961      	adds	r1, r4, r5
 80041dc:	428b      	cmp	r3, r1
 80041de:	bf04      	itt	eq
 80041e0:	6819      	ldreq	r1, [r3, #0]
 80041e2:	685b      	ldreq	r3, [r3, #4]
 80041e4:	6063      	str	r3, [r4, #4]
 80041e6:	bf04      	itt	eq
 80041e8:	1949      	addeq	r1, r1, r5
 80041ea:	6021      	streq	r1, [r4, #0]
 80041ec:	6054      	str	r4, [r2, #4]
 80041ee:	e7ca      	b.n	8004186 <_free_r+0x26>
 80041f0:	b003      	add	sp, #12
 80041f2:	bd30      	pop	{r4, r5, pc}
 80041f4:	20000324 	.word	0x20000324

080041f8 <sbrk_aligned>:
 80041f8:	b570      	push	{r4, r5, r6, lr}
 80041fa:	4e0e      	ldr	r6, [pc, #56]	; (8004234 <sbrk_aligned+0x3c>)
 80041fc:	460c      	mov	r4, r1
 80041fe:	6831      	ldr	r1, [r6, #0]
 8004200:	4605      	mov	r5, r0
 8004202:	b911      	cbnz	r1, 800420a <sbrk_aligned+0x12>
 8004204:	f000 f88c 	bl	8004320 <_sbrk_r>
 8004208:	6030      	str	r0, [r6, #0]
 800420a:	4621      	mov	r1, r4
 800420c:	4628      	mov	r0, r5
 800420e:	f000 f887 	bl	8004320 <_sbrk_r>
 8004212:	1c43      	adds	r3, r0, #1
 8004214:	d00a      	beq.n	800422c <sbrk_aligned+0x34>
 8004216:	1cc4      	adds	r4, r0, #3
 8004218:	f024 0403 	bic.w	r4, r4, #3
 800421c:	42a0      	cmp	r0, r4
 800421e:	d007      	beq.n	8004230 <sbrk_aligned+0x38>
 8004220:	1a21      	subs	r1, r4, r0
 8004222:	4628      	mov	r0, r5
 8004224:	f000 f87c 	bl	8004320 <_sbrk_r>
 8004228:	3001      	adds	r0, #1
 800422a:	d101      	bne.n	8004230 <sbrk_aligned+0x38>
 800422c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004230:	4620      	mov	r0, r4
 8004232:	bd70      	pop	{r4, r5, r6, pc}
 8004234:	20000328 	.word	0x20000328

08004238 <_malloc_r>:
 8004238:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800423c:	1ccd      	adds	r5, r1, #3
 800423e:	f025 0503 	bic.w	r5, r5, #3
 8004242:	3508      	adds	r5, #8
 8004244:	2d0c      	cmp	r5, #12
 8004246:	bf38      	it	cc
 8004248:	250c      	movcc	r5, #12
 800424a:	2d00      	cmp	r5, #0
 800424c:	4607      	mov	r7, r0
 800424e:	db01      	blt.n	8004254 <_malloc_r+0x1c>
 8004250:	42a9      	cmp	r1, r5
 8004252:	d905      	bls.n	8004260 <_malloc_r+0x28>
 8004254:	230c      	movs	r3, #12
 8004256:	603b      	str	r3, [r7, #0]
 8004258:	2600      	movs	r6, #0
 800425a:	4630      	mov	r0, r6
 800425c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004260:	4e2e      	ldr	r6, [pc, #184]	; (800431c <_malloc_r+0xe4>)
 8004262:	f000 f937 	bl	80044d4 <__malloc_lock>
 8004266:	6833      	ldr	r3, [r6, #0]
 8004268:	461c      	mov	r4, r3
 800426a:	bb34      	cbnz	r4, 80042ba <_malloc_r+0x82>
 800426c:	4629      	mov	r1, r5
 800426e:	4638      	mov	r0, r7
 8004270:	f7ff ffc2 	bl	80041f8 <sbrk_aligned>
 8004274:	1c43      	adds	r3, r0, #1
 8004276:	4604      	mov	r4, r0
 8004278:	d14d      	bne.n	8004316 <_malloc_r+0xde>
 800427a:	6834      	ldr	r4, [r6, #0]
 800427c:	4626      	mov	r6, r4
 800427e:	2e00      	cmp	r6, #0
 8004280:	d140      	bne.n	8004304 <_malloc_r+0xcc>
 8004282:	6823      	ldr	r3, [r4, #0]
 8004284:	4631      	mov	r1, r6
 8004286:	4638      	mov	r0, r7
 8004288:	eb04 0803 	add.w	r8, r4, r3
 800428c:	f000 f848 	bl	8004320 <_sbrk_r>
 8004290:	4580      	cmp	r8, r0
 8004292:	d13a      	bne.n	800430a <_malloc_r+0xd2>
 8004294:	6821      	ldr	r1, [r4, #0]
 8004296:	3503      	adds	r5, #3
 8004298:	1a6d      	subs	r5, r5, r1
 800429a:	f025 0503 	bic.w	r5, r5, #3
 800429e:	3508      	adds	r5, #8
 80042a0:	2d0c      	cmp	r5, #12
 80042a2:	bf38      	it	cc
 80042a4:	250c      	movcc	r5, #12
 80042a6:	4629      	mov	r1, r5
 80042a8:	4638      	mov	r0, r7
 80042aa:	f7ff ffa5 	bl	80041f8 <sbrk_aligned>
 80042ae:	3001      	adds	r0, #1
 80042b0:	d02b      	beq.n	800430a <_malloc_r+0xd2>
 80042b2:	6823      	ldr	r3, [r4, #0]
 80042b4:	442b      	add	r3, r5
 80042b6:	6023      	str	r3, [r4, #0]
 80042b8:	e00e      	b.n	80042d8 <_malloc_r+0xa0>
 80042ba:	6822      	ldr	r2, [r4, #0]
 80042bc:	1b52      	subs	r2, r2, r5
 80042be:	d41e      	bmi.n	80042fe <_malloc_r+0xc6>
 80042c0:	2a0b      	cmp	r2, #11
 80042c2:	d916      	bls.n	80042f2 <_malloc_r+0xba>
 80042c4:	1961      	adds	r1, r4, r5
 80042c6:	42a3      	cmp	r3, r4
 80042c8:	6025      	str	r5, [r4, #0]
 80042ca:	bf18      	it	ne
 80042cc:	6059      	strne	r1, [r3, #4]
 80042ce:	6863      	ldr	r3, [r4, #4]
 80042d0:	bf08      	it	eq
 80042d2:	6031      	streq	r1, [r6, #0]
 80042d4:	5162      	str	r2, [r4, r5]
 80042d6:	604b      	str	r3, [r1, #4]
 80042d8:	4638      	mov	r0, r7
 80042da:	f104 060b 	add.w	r6, r4, #11
 80042de:	f000 f8ff 	bl	80044e0 <__malloc_unlock>
 80042e2:	f026 0607 	bic.w	r6, r6, #7
 80042e6:	1d23      	adds	r3, r4, #4
 80042e8:	1af2      	subs	r2, r6, r3
 80042ea:	d0b6      	beq.n	800425a <_malloc_r+0x22>
 80042ec:	1b9b      	subs	r3, r3, r6
 80042ee:	50a3      	str	r3, [r4, r2]
 80042f0:	e7b3      	b.n	800425a <_malloc_r+0x22>
 80042f2:	6862      	ldr	r2, [r4, #4]
 80042f4:	42a3      	cmp	r3, r4
 80042f6:	bf0c      	ite	eq
 80042f8:	6032      	streq	r2, [r6, #0]
 80042fa:	605a      	strne	r2, [r3, #4]
 80042fc:	e7ec      	b.n	80042d8 <_malloc_r+0xa0>
 80042fe:	4623      	mov	r3, r4
 8004300:	6864      	ldr	r4, [r4, #4]
 8004302:	e7b2      	b.n	800426a <_malloc_r+0x32>
 8004304:	4634      	mov	r4, r6
 8004306:	6876      	ldr	r6, [r6, #4]
 8004308:	e7b9      	b.n	800427e <_malloc_r+0x46>
 800430a:	230c      	movs	r3, #12
 800430c:	603b      	str	r3, [r7, #0]
 800430e:	4638      	mov	r0, r7
 8004310:	f000 f8e6 	bl	80044e0 <__malloc_unlock>
 8004314:	e7a1      	b.n	800425a <_malloc_r+0x22>
 8004316:	6025      	str	r5, [r4, #0]
 8004318:	e7de      	b.n	80042d8 <_malloc_r+0xa0>
 800431a:	bf00      	nop
 800431c:	20000324 	.word	0x20000324

08004320 <_sbrk_r>:
 8004320:	b538      	push	{r3, r4, r5, lr}
 8004322:	4d06      	ldr	r5, [pc, #24]	; (800433c <_sbrk_r+0x1c>)
 8004324:	2300      	movs	r3, #0
 8004326:	4604      	mov	r4, r0
 8004328:	4608      	mov	r0, r1
 800432a:	602b      	str	r3, [r5, #0]
 800432c:	f7fd fc74 	bl	8001c18 <_sbrk>
 8004330:	1c43      	adds	r3, r0, #1
 8004332:	d102      	bne.n	800433a <_sbrk_r+0x1a>
 8004334:	682b      	ldr	r3, [r5, #0]
 8004336:	b103      	cbz	r3, 800433a <_sbrk_r+0x1a>
 8004338:	6023      	str	r3, [r4, #0]
 800433a:	bd38      	pop	{r3, r4, r5, pc}
 800433c:	2000032c 	.word	0x2000032c

08004340 <__sread>:
 8004340:	b510      	push	{r4, lr}
 8004342:	460c      	mov	r4, r1
 8004344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004348:	f000 fa2a 	bl	80047a0 <_read_r>
 800434c:	2800      	cmp	r0, #0
 800434e:	bfab      	itete	ge
 8004350:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004352:	89a3      	ldrhlt	r3, [r4, #12]
 8004354:	181b      	addge	r3, r3, r0
 8004356:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800435a:	bfac      	ite	ge
 800435c:	6563      	strge	r3, [r4, #84]	; 0x54
 800435e:	81a3      	strhlt	r3, [r4, #12]
 8004360:	bd10      	pop	{r4, pc}

08004362 <__swrite>:
 8004362:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004366:	461f      	mov	r7, r3
 8004368:	898b      	ldrh	r3, [r1, #12]
 800436a:	05db      	lsls	r3, r3, #23
 800436c:	4605      	mov	r5, r0
 800436e:	460c      	mov	r4, r1
 8004370:	4616      	mov	r6, r2
 8004372:	d505      	bpl.n	8004380 <__swrite+0x1e>
 8004374:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004378:	2302      	movs	r3, #2
 800437a:	2200      	movs	r2, #0
 800437c:	f000 f886 	bl	800448c <_lseek_r>
 8004380:	89a3      	ldrh	r3, [r4, #12]
 8004382:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004386:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800438a:	81a3      	strh	r3, [r4, #12]
 800438c:	4632      	mov	r2, r6
 800438e:	463b      	mov	r3, r7
 8004390:	4628      	mov	r0, r5
 8004392:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004396:	f7fd b9e5 	b.w	8001764 <_write_r>

0800439a <__sseek>:
 800439a:	b510      	push	{r4, lr}
 800439c:	460c      	mov	r4, r1
 800439e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043a2:	f000 f873 	bl	800448c <_lseek_r>
 80043a6:	1c43      	adds	r3, r0, #1
 80043a8:	89a3      	ldrh	r3, [r4, #12]
 80043aa:	bf15      	itete	ne
 80043ac:	6560      	strne	r0, [r4, #84]	; 0x54
 80043ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80043b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80043b6:	81a3      	strheq	r3, [r4, #12]
 80043b8:	bf18      	it	ne
 80043ba:	81a3      	strhne	r3, [r4, #12]
 80043bc:	bd10      	pop	{r4, pc}

080043be <__sclose>:
 80043be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043c2:	f000 b81f 	b.w	8004404 <_close_r>
	...

080043c8 <__assert_func>:
 80043c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80043ca:	4614      	mov	r4, r2
 80043cc:	461a      	mov	r2, r3
 80043ce:	4b09      	ldr	r3, [pc, #36]	; (80043f4 <__assert_func+0x2c>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4605      	mov	r5, r0
 80043d4:	68d8      	ldr	r0, [r3, #12]
 80043d6:	b14c      	cbz	r4, 80043ec <__assert_func+0x24>
 80043d8:	4b07      	ldr	r3, [pc, #28]	; (80043f8 <__assert_func+0x30>)
 80043da:	9100      	str	r1, [sp, #0]
 80043dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80043e0:	4906      	ldr	r1, [pc, #24]	; (80043fc <__assert_func+0x34>)
 80043e2:	462b      	mov	r3, r5
 80043e4:	f000 f81e 	bl	8004424 <fiprintf>
 80043e8:	f000 faba 	bl	8004960 <abort>
 80043ec:	4b04      	ldr	r3, [pc, #16]	; (8004400 <__assert_func+0x38>)
 80043ee:	461c      	mov	r4, r3
 80043f0:	e7f3      	b.n	80043da <__assert_func+0x12>
 80043f2:	bf00      	nop
 80043f4:	2000002c 	.word	0x2000002c
 80043f8:	08004c94 	.word	0x08004c94
 80043fc:	08004ca1 	.word	0x08004ca1
 8004400:	08004ccf 	.word	0x08004ccf

08004404 <_close_r>:
 8004404:	b538      	push	{r3, r4, r5, lr}
 8004406:	4d06      	ldr	r5, [pc, #24]	; (8004420 <_close_r+0x1c>)
 8004408:	2300      	movs	r3, #0
 800440a:	4604      	mov	r4, r0
 800440c:	4608      	mov	r0, r1
 800440e:	602b      	str	r3, [r5, #0]
 8004410:	f7fd fbce 	bl	8001bb0 <_close>
 8004414:	1c43      	adds	r3, r0, #1
 8004416:	d102      	bne.n	800441e <_close_r+0x1a>
 8004418:	682b      	ldr	r3, [r5, #0]
 800441a:	b103      	cbz	r3, 800441e <_close_r+0x1a>
 800441c:	6023      	str	r3, [r4, #0]
 800441e:	bd38      	pop	{r3, r4, r5, pc}
 8004420:	2000032c 	.word	0x2000032c

08004424 <fiprintf>:
 8004424:	b40e      	push	{r1, r2, r3}
 8004426:	b503      	push	{r0, r1, lr}
 8004428:	4601      	mov	r1, r0
 800442a:	ab03      	add	r3, sp, #12
 800442c:	4805      	ldr	r0, [pc, #20]	; (8004444 <fiprintf+0x20>)
 800442e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004432:	6800      	ldr	r0, [r0, #0]
 8004434:	9301      	str	r3, [sp, #4]
 8004436:	f000 f883 	bl	8004540 <_vfiprintf_r>
 800443a:	b002      	add	sp, #8
 800443c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004440:	b003      	add	sp, #12
 8004442:	4770      	bx	lr
 8004444:	2000002c 	.word	0x2000002c

08004448 <_fstat_r>:
 8004448:	b538      	push	{r3, r4, r5, lr}
 800444a:	4d07      	ldr	r5, [pc, #28]	; (8004468 <_fstat_r+0x20>)
 800444c:	2300      	movs	r3, #0
 800444e:	4604      	mov	r4, r0
 8004450:	4608      	mov	r0, r1
 8004452:	4611      	mov	r1, r2
 8004454:	602b      	str	r3, [r5, #0]
 8004456:	f7fd fbb7 	bl	8001bc8 <_fstat>
 800445a:	1c43      	adds	r3, r0, #1
 800445c:	d102      	bne.n	8004464 <_fstat_r+0x1c>
 800445e:	682b      	ldr	r3, [r5, #0]
 8004460:	b103      	cbz	r3, 8004464 <_fstat_r+0x1c>
 8004462:	6023      	str	r3, [r4, #0]
 8004464:	bd38      	pop	{r3, r4, r5, pc}
 8004466:	bf00      	nop
 8004468:	2000032c 	.word	0x2000032c

0800446c <_isatty_r>:
 800446c:	b538      	push	{r3, r4, r5, lr}
 800446e:	4d06      	ldr	r5, [pc, #24]	; (8004488 <_isatty_r+0x1c>)
 8004470:	2300      	movs	r3, #0
 8004472:	4604      	mov	r4, r0
 8004474:	4608      	mov	r0, r1
 8004476:	602b      	str	r3, [r5, #0]
 8004478:	f7fd fbb6 	bl	8001be8 <_isatty>
 800447c:	1c43      	adds	r3, r0, #1
 800447e:	d102      	bne.n	8004486 <_isatty_r+0x1a>
 8004480:	682b      	ldr	r3, [r5, #0]
 8004482:	b103      	cbz	r3, 8004486 <_isatty_r+0x1a>
 8004484:	6023      	str	r3, [r4, #0]
 8004486:	bd38      	pop	{r3, r4, r5, pc}
 8004488:	2000032c 	.word	0x2000032c

0800448c <_lseek_r>:
 800448c:	b538      	push	{r3, r4, r5, lr}
 800448e:	4d07      	ldr	r5, [pc, #28]	; (80044ac <_lseek_r+0x20>)
 8004490:	4604      	mov	r4, r0
 8004492:	4608      	mov	r0, r1
 8004494:	4611      	mov	r1, r2
 8004496:	2200      	movs	r2, #0
 8004498:	602a      	str	r2, [r5, #0]
 800449a:	461a      	mov	r2, r3
 800449c:	f7fd fbaf 	bl	8001bfe <_lseek>
 80044a0:	1c43      	adds	r3, r0, #1
 80044a2:	d102      	bne.n	80044aa <_lseek_r+0x1e>
 80044a4:	682b      	ldr	r3, [r5, #0]
 80044a6:	b103      	cbz	r3, 80044aa <_lseek_r+0x1e>
 80044a8:	6023      	str	r3, [r4, #0]
 80044aa:	bd38      	pop	{r3, r4, r5, pc}
 80044ac:	2000032c 	.word	0x2000032c

080044b0 <__ascii_mbtowc>:
 80044b0:	b082      	sub	sp, #8
 80044b2:	b901      	cbnz	r1, 80044b6 <__ascii_mbtowc+0x6>
 80044b4:	a901      	add	r1, sp, #4
 80044b6:	b142      	cbz	r2, 80044ca <__ascii_mbtowc+0x1a>
 80044b8:	b14b      	cbz	r3, 80044ce <__ascii_mbtowc+0x1e>
 80044ba:	7813      	ldrb	r3, [r2, #0]
 80044bc:	600b      	str	r3, [r1, #0]
 80044be:	7812      	ldrb	r2, [r2, #0]
 80044c0:	1e10      	subs	r0, r2, #0
 80044c2:	bf18      	it	ne
 80044c4:	2001      	movne	r0, #1
 80044c6:	b002      	add	sp, #8
 80044c8:	4770      	bx	lr
 80044ca:	4610      	mov	r0, r2
 80044cc:	e7fb      	b.n	80044c6 <__ascii_mbtowc+0x16>
 80044ce:	f06f 0001 	mvn.w	r0, #1
 80044d2:	e7f8      	b.n	80044c6 <__ascii_mbtowc+0x16>

080044d4 <__malloc_lock>:
 80044d4:	4801      	ldr	r0, [pc, #4]	; (80044dc <__malloc_lock+0x8>)
 80044d6:	f7ff ba3a 	b.w	800394e <__retarget_lock_acquire_recursive>
 80044da:	bf00      	nop
 80044dc:	20000320 	.word	0x20000320

080044e0 <__malloc_unlock>:
 80044e0:	4801      	ldr	r0, [pc, #4]	; (80044e8 <__malloc_unlock+0x8>)
 80044e2:	f7ff ba35 	b.w	8003950 <__retarget_lock_release_recursive>
 80044e6:	bf00      	nop
 80044e8:	20000320 	.word	0x20000320

080044ec <__sfputc_r>:
 80044ec:	6893      	ldr	r3, [r2, #8]
 80044ee:	3b01      	subs	r3, #1
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	b410      	push	{r4}
 80044f4:	6093      	str	r3, [r2, #8]
 80044f6:	da08      	bge.n	800450a <__sfputc_r+0x1e>
 80044f8:	6994      	ldr	r4, [r2, #24]
 80044fa:	42a3      	cmp	r3, r4
 80044fc:	db01      	blt.n	8004502 <__sfputc_r+0x16>
 80044fe:	290a      	cmp	r1, #10
 8004500:	d103      	bne.n	800450a <__sfputc_r+0x1e>
 8004502:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004506:	f000 b95d 	b.w	80047c4 <__swbuf_r>
 800450a:	6813      	ldr	r3, [r2, #0]
 800450c:	1c58      	adds	r0, r3, #1
 800450e:	6010      	str	r0, [r2, #0]
 8004510:	7019      	strb	r1, [r3, #0]
 8004512:	4608      	mov	r0, r1
 8004514:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004518:	4770      	bx	lr

0800451a <__sfputs_r>:
 800451a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800451c:	4606      	mov	r6, r0
 800451e:	460f      	mov	r7, r1
 8004520:	4614      	mov	r4, r2
 8004522:	18d5      	adds	r5, r2, r3
 8004524:	42ac      	cmp	r4, r5
 8004526:	d101      	bne.n	800452c <__sfputs_r+0x12>
 8004528:	2000      	movs	r0, #0
 800452a:	e007      	b.n	800453c <__sfputs_r+0x22>
 800452c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004530:	463a      	mov	r2, r7
 8004532:	4630      	mov	r0, r6
 8004534:	f7ff ffda 	bl	80044ec <__sfputc_r>
 8004538:	1c43      	adds	r3, r0, #1
 800453a:	d1f3      	bne.n	8004524 <__sfputs_r+0xa>
 800453c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004540 <_vfiprintf_r>:
 8004540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004544:	460d      	mov	r5, r1
 8004546:	b09d      	sub	sp, #116	; 0x74
 8004548:	4614      	mov	r4, r2
 800454a:	4698      	mov	r8, r3
 800454c:	4606      	mov	r6, r0
 800454e:	b118      	cbz	r0, 8004558 <_vfiprintf_r+0x18>
 8004550:	6983      	ldr	r3, [r0, #24]
 8004552:	b90b      	cbnz	r3, 8004558 <_vfiprintf_r+0x18>
 8004554:	f7ff f958 	bl	8003808 <__sinit>
 8004558:	4b89      	ldr	r3, [pc, #548]	; (8004780 <_vfiprintf_r+0x240>)
 800455a:	429d      	cmp	r5, r3
 800455c:	d11b      	bne.n	8004596 <_vfiprintf_r+0x56>
 800455e:	6875      	ldr	r5, [r6, #4]
 8004560:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004562:	07d9      	lsls	r1, r3, #31
 8004564:	d405      	bmi.n	8004572 <_vfiprintf_r+0x32>
 8004566:	89ab      	ldrh	r3, [r5, #12]
 8004568:	059a      	lsls	r2, r3, #22
 800456a:	d402      	bmi.n	8004572 <_vfiprintf_r+0x32>
 800456c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800456e:	f7ff f9ee 	bl	800394e <__retarget_lock_acquire_recursive>
 8004572:	89ab      	ldrh	r3, [r5, #12]
 8004574:	071b      	lsls	r3, r3, #28
 8004576:	d501      	bpl.n	800457c <_vfiprintf_r+0x3c>
 8004578:	692b      	ldr	r3, [r5, #16]
 800457a:	b9eb      	cbnz	r3, 80045b8 <_vfiprintf_r+0x78>
 800457c:	4629      	mov	r1, r5
 800457e:	4630      	mov	r0, r6
 8004580:	f000 f980 	bl	8004884 <__swsetup_r>
 8004584:	b1c0      	cbz	r0, 80045b8 <_vfiprintf_r+0x78>
 8004586:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004588:	07dc      	lsls	r4, r3, #31
 800458a:	d50e      	bpl.n	80045aa <_vfiprintf_r+0x6a>
 800458c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004590:	b01d      	add	sp, #116	; 0x74
 8004592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004596:	4b7b      	ldr	r3, [pc, #492]	; (8004784 <_vfiprintf_r+0x244>)
 8004598:	429d      	cmp	r5, r3
 800459a:	d101      	bne.n	80045a0 <_vfiprintf_r+0x60>
 800459c:	68b5      	ldr	r5, [r6, #8]
 800459e:	e7df      	b.n	8004560 <_vfiprintf_r+0x20>
 80045a0:	4b79      	ldr	r3, [pc, #484]	; (8004788 <_vfiprintf_r+0x248>)
 80045a2:	429d      	cmp	r5, r3
 80045a4:	bf08      	it	eq
 80045a6:	68f5      	ldreq	r5, [r6, #12]
 80045a8:	e7da      	b.n	8004560 <_vfiprintf_r+0x20>
 80045aa:	89ab      	ldrh	r3, [r5, #12]
 80045ac:	0598      	lsls	r0, r3, #22
 80045ae:	d4ed      	bmi.n	800458c <_vfiprintf_r+0x4c>
 80045b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80045b2:	f7ff f9cd 	bl	8003950 <__retarget_lock_release_recursive>
 80045b6:	e7e9      	b.n	800458c <_vfiprintf_r+0x4c>
 80045b8:	2300      	movs	r3, #0
 80045ba:	9309      	str	r3, [sp, #36]	; 0x24
 80045bc:	2320      	movs	r3, #32
 80045be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80045c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80045c6:	2330      	movs	r3, #48	; 0x30
 80045c8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800478c <_vfiprintf_r+0x24c>
 80045cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80045d0:	f04f 0901 	mov.w	r9, #1
 80045d4:	4623      	mov	r3, r4
 80045d6:	469a      	mov	sl, r3
 80045d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80045dc:	b10a      	cbz	r2, 80045e2 <_vfiprintf_r+0xa2>
 80045de:	2a25      	cmp	r2, #37	; 0x25
 80045e0:	d1f9      	bne.n	80045d6 <_vfiprintf_r+0x96>
 80045e2:	ebba 0b04 	subs.w	fp, sl, r4
 80045e6:	d00b      	beq.n	8004600 <_vfiprintf_r+0xc0>
 80045e8:	465b      	mov	r3, fp
 80045ea:	4622      	mov	r2, r4
 80045ec:	4629      	mov	r1, r5
 80045ee:	4630      	mov	r0, r6
 80045f0:	f7ff ff93 	bl	800451a <__sfputs_r>
 80045f4:	3001      	adds	r0, #1
 80045f6:	f000 80aa 	beq.w	800474e <_vfiprintf_r+0x20e>
 80045fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80045fc:	445a      	add	r2, fp
 80045fe:	9209      	str	r2, [sp, #36]	; 0x24
 8004600:	f89a 3000 	ldrb.w	r3, [sl]
 8004604:	2b00      	cmp	r3, #0
 8004606:	f000 80a2 	beq.w	800474e <_vfiprintf_r+0x20e>
 800460a:	2300      	movs	r3, #0
 800460c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004610:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004614:	f10a 0a01 	add.w	sl, sl, #1
 8004618:	9304      	str	r3, [sp, #16]
 800461a:	9307      	str	r3, [sp, #28]
 800461c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004620:	931a      	str	r3, [sp, #104]	; 0x68
 8004622:	4654      	mov	r4, sl
 8004624:	2205      	movs	r2, #5
 8004626:	f814 1b01 	ldrb.w	r1, [r4], #1
 800462a:	4858      	ldr	r0, [pc, #352]	; (800478c <_vfiprintf_r+0x24c>)
 800462c:	f7fb fdd8 	bl	80001e0 <memchr>
 8004630:	9a04      	ldr	r2, [sp, #16]
 8004632:	b9d8      	cbnz	r0, 800466c <_vfiprintf_r+0x12c>
 8004634:	06d1      	lsls	r1, r2, #27
 8004636:	bf44      	itt	mi
 8004638:	2320      	movmi	r3, #32
 800463a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800463e:	0713      	lsls	r3, r2, #28
 8004640:	bf44      	itt	mi
 8004642:	232b      	movmi	r3, #43	; 0x2b
 8004644:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004648:	f89a 3000 	ldrb.w	r3, [sl]
 800464c:	2b2a      	cmp	r3, #42	; 0x2a
 800464e:	d015      	beq.n	800467c <_vfiprintf_r+0x13c>
 8004650:	9a07      	ldr	r2, [sp, #28]
 8004652:	4654      	mov	r4, sl
 8004654:	2000      	movs	r0, #0
 8004656:	f04f 0c0a 	mov.w	ip, #10
 800465a:	4621      	mov	r1, r4
 800465c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004660:	3b30      	subs	r3, #48	; 0x30
 8004662:	2b09      	cmp	r3, #9
 8004664:	d94e      	bls.n	8004704 <_vfiprintf_r+0x1c4>
 8004666:	b1b0      	cbz	r0, 8004696 <_vfiprintf_r+0x156>
 8004668:	9207      	str	r2, [sp, #28]
 800466a:	e014      	b.n	8004696 <_vfiprintf_r+0x156>
 800466c:	eba0 0308 	sub.w	r3, r0, r8
 8004670:	fa09 f303 	lsl.w	r3, r9, r3
 8004674:	4313      	orrs	r3, r2
 8004676:	9304      	str	r3, [sp, #16]
 8004678:	46a2      	mov	sl, r4
 800467a:	e7d2      	b.n	8004622 <_vfiprintf_r+0xe2>
 800467c:	9b03      	ldr	r3, [sp, #12]
 800467e:	1d19      	adds	r1, r3, #4
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	9103      	str	r1, [sp, #12]
 8004684:	2b00      	cmp	r3, #0
 8004686:	bfbb      	ittet	lt
 8004688:	425b      	neglt	r3, r3
 800468a:	f042 0202 	orrlt.w	r2, r2, #2
 800468e:	9307      	strge	r3, [sp, #28]
 8004690:	9307      	strlt	r3, [sp, #28]
 8004692:	bfb8      	it	lt
 8004694:	9204      	strlt	r2, [sp, #16]
 8004696:	7823      	ldrb	r3, [r4, #0]
 8004698:	2b2e      	cmp	r3, #46	; 0x2e
 800469a:	d10c      	bne.n	80046b6 <_vfiprintf_r+0x176>
 800469c:	7863      	ldrb	r3, [r4, #1]
 800469e:	2b2a      	cmp	r3, #42	; 0x2a
 80046a0:	d135      	bne.n	800470e <_vfiprintf_r+0x1ce>
 80046a2:	9b03      	ldr	r3, [sp, #12]
 80046a4:	1d1a      	adds	r2, r3, #4
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	9203      	str	r2, [sp, #12]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	bfb8      	it	lt
 80046ae:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80046b2:	3402      	adds	r4, #2
 80046b4:	9305      	str	r3, [sp, #20]
 80046b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800479c <_vfiprintf_r+0x25c>
 80046ba:	7821      	ldrb	r1, [r4, #0]
 80046bc:	2203      	movs	r2, #3
 80046be:	4650      	mov	r0, sl
 80046c0:	f7fb fd8e 	bl	80001e0 <memchr>
 80046c4:	b140      	cbz	r0, 80046d8 <_vfiprintf_r+0x198>
 80046c6:	2340      	movs	r3, #64	; 0x40
 80046c8:	eba0 000a 	sub.w	r0, r0, sl
 80046cc:	fa03 f000 	lsl.w	r0, r3, r0
 80046d0:	9b04      	ldr	r3, [sp, #16]
 80046d2:	4303      	orrs	r3, r0
 80046d4:	3401      	adds	r4, #1
 80046d6:	9304      	str	r3, [sp, #16]
 80046d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046dc:	482c      	ldr	r0, [pc, #176]	; (8004790 <_vfiprintf_r+0x250>)
 80046de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80046e2:	2206      	movs	r2, #6
 80046e4:	f7fb fd7c 	bl	80001e0 <memchr>
 80046e8:	2800      	cmp	r0, #0
 80046ea:	d03f      	beq.n	800476c <_vfiprintf_r+0x22c>
 80046ec:	4b29      	ldr	r3, [pc, #164]	; (8004794 <_vfiprintf_r+0x254>)
 80046ee:	bb1b      	cbnz	r3, 8004738 <_vfiprintf_r+0x1f8>
 80046f0:	9b03      	ldr	r3, [sp, #12]
 80046f2:	3307      	adds	r3, #7
 80046f4:	f023 0307 	bic.w	r3, r3, #7
 80046f8:	3308      	adds	r3, #8
 80046fa:	9303      	str	r3, [sp, #12]
 80046fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046fe:	443b      	add	r3, r7
 8004700:	9309      	str	r3, [sp, #36]	; 0x24
 8004702:	e767      	b.n	80045d4 <_vfiprintf_r+0x94>
 8004704:	fb0c 3202 	mla	r2, ip, r2, r3
 8004708:	460c      	mov	r4, r1
 800470a:	2001      	movs	r0, #1
 800470c:	e7a5      	b.n	800465a <_vfiprintf_r+0x11a>
 800470e:	2300      	movs	r3, #0
 8004710:	3401      	adds	r4, #1
 8004712:	9305      	str	r3, [sp, #20]
 8004714:	4619      	mov	r1, r3
 8004716:	f04f 0c0a 	mov.w	ip, #10
 800471a:	4620      	mov	r0, r4
 800471c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004720:	3a30      	subs	r2, #48	; 0x30
 8004722:	2a09      	cmp	r2, #9
 8004724:	d903      	bls.n	800472e <_vfiprintf_r+0x1ee>
 8004726:	2b00      	cmp	r3, #0
 8004728:	d0c5      	beq.n	80046b6 <_vfiprintf_r+0x176>
 800472a:	9105      	str	r1, [sp, #20]
 800472c:	e7c3      	b.n	80046b6 <_vfiprintf_r+0x176>
 800472e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004732:	4604      	mov	r4, r0
 8004734:	2301      	movs	r3, #1
 8004736:	e7f0      	b.n	800471a <_vfiprintf_r+0x1da>
 8004738:	ab03      	add	r3, sp, #12
 800473a:	9300      	str	r3, [sp, #0]
 800473c:	462a      	mov	r2, r5
 800473e:	4b16      	ldr	r3, [pc, #88]	; (8004798 <_vfiprintf_r+0x258>)
 8004740:	a904      	add	r1, sp, #16
 8004742:	4630      	mov	r0, r6
 8004744:	f7fd fc32 	bl	8001fac <_printf_float>
 8004748:	4607      	mov	r7, r0
 800474a:	1c78      	adds	r0, r7, #1
 800474c:	d1d6      	bne.n	80046fc <_vfiprintf_r+0x1bc>
 800474e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004750:	07d9      	lsls	r1, r3, #31
 8004752:	d405      	bmi.n	8004760 <_vfiprintf_r+0x220>
 8004754:	89ab      	ldrh	r3, [r5, #12]
 8004756:	059a      	lsls	r2, r3, #22
 8004758:	d402      	bmi.n	8004760 <_vfiprintf_r+0x220>
 800475a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800475c:	f7ff f8f8 	bl	8003950 <__retarget_lock_release_recursive>
 8004760:	89ab      	ldrh	r3, [r5, #12]
 8004762:	065b      	lsls	r3, r3, #25
 8004764:	f53f af12 	bmi.w	800458c <_vfiprintf_r+0x4c>
 8004768:	9809      	ldr	r0, [sp, #36]	; 0x24
 800476a:	e711      	b.n	8004590 <_vfiprintf_r+0x50>
 800476c:	ab03      	add	r3, sp, #12
 800476e:	9300      	str	r3, [sp, #0]
 8004770:	462a      	mov	r2, r5
 8004772:	4b09      	ldr	r3, [pc, #36]	; (8004798 <_vfiprintf_r+0x258>)
 8004774:	a904      	add	r1, sp, #16
 8004776:	4630      	mov	r0, r6
 8004778:	f7fd febc 	bl	80024f4 <_printf_i>
 800477c:	e7e4      	b.n	8004748 <_vfiprintf_r+0x208>
 800477e:	bf00      	nop
 8004780:	08004af8 	.word	0x08004af8
 8004784:	08004b18 	.word	0x08004b18
 8004788:	08004ad8 	.word	0x08004ad8
 800478c:	08004cda 	.word	0x08004cda
 8004790:	08004ce4 	.word	0x08004ce4
 8004794:	08001fad 	.word	0x08001fad
 8004798:	0800451b 	.word	0x0800451b
 800479c:	08004ce0 	.word	0x08004ce0

080047a0 <_read_r>:
 80047a0:	b538      	push	{r3, r4, r5, lr}
 80047a2:	4d07      	ldr	r5, [pc, #28]	; (80047c0 <_read_r+0x20>)
 80047a4:	4604      	mov	r4, r0
 80047a6:	4608      	mov	r0, r1
 80047a8:	4611      	mov	r1, r2
 80047aa:	2200      	movs	r2, #0
 80047ac:	602a      	str	r2, [r5, #0]
 80047ae:	461a      	mov	r2, r3
 80047b0:	f7fd f9e1 	bl	8001b76 <_read>
 80047b4:	1c43      	adds	r3, r0, #1
 80047b6:	d102      	bne.n	80047be <_read_r+0x1e>
 80047b8:	682b      	ldr	r3, [r5, #0]
 80047ba:	b103      	cbz	r3, 80047be <_read_r+0x1e>
 80047bc:	6023      	str	r3, [r4, #0]
 80047be:	bd38      	pop	{r3, r4, r5, pc}
 80047c0:	2000032c 	.word	0x2000032c

080047c4 <__swbuf_r>:
 80047c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047c6:	460e      	mov	r6, r1
 80047c8:	4614      	mov	r4, r2
 80047ca:	4605      	mov	r5, r0
 80047cc:	b118      	cbz	r0, 80047d6 <__swbuf_r+0x12>
 80047ce:	6983      	ldr	r3, [r0, #24]
 80047d0:	b90b      	cbnz	r3, 80047d6 <__swbuf_r+0x12>
 80047d2:	f7ff f819 	bl	8003808 <__sinit>
 80047d6:	4b21      	ldr	r3, [pc, #132]	; (800485c <__swbuf_r+0x98>)
 80047d8:	429c      	cmp	r4, r3
 80047da:	d12b      	bne.n	8004834 <__swbuf_r+0x70>
 80047dc:	686c      	ldr	r4, [r5, #4]
 80047de:	69a3      	ldr	r3, [r4, #24]
 80047e0:	60a3      	str	r3, [r4, #8]
 80047e2:	89a3      	ldrh	r3, [r4, #12]
 80047e4:	071a      	lsls	r2, r3, #28
 80047e6:	d52f      	bpl.n	8004848 <__swbuf_r+0x84>
 80047e8:	6923      	ldr	r3, [r4, #16]
 80047ea:	b36b      	cbz	r3, 8004848 <__swbuf_r+0x84>
 80047ec:	6923      	ldr	r3, [r4, #16]
 80047ee:	6820      	ldr	r0, [r4, #0]
 80047f0:	1ac0      	subs	r0, r0, r3
 80047f2:	6963      	ldr	r3, [r4, #20]
 80047f4:	b2f6      	uxtb	r6, r6
 80047f6:	4283      	cmp	r3, r0
 80047f8:	4637      	mov	r7, r6
 80047fa:	dc04      	bgt.n	8004806 <__swbuf_r+0x42>
 80047fc:	4621      	mov	r1, r4
 80047fe:	4628      	mov	r0, r5
 8004800:	f7fe ff6e 	bl	80036e0 <_fflush_r>
 8004804:	bb30      	cbnz	r0, 8004854 <__swbuf_r+0x90>
 8004806:	68a3      	ldr	r3, [r4, #8]
 8004808:	3b01      	subs	r3, #1
 800480a:	60a3      	str	r3, [r4, #8]
 800480c:	6823      	ldr	r3, [r4, #0]
 800480e:	1c5a      	adds	r2, r3, #1
 8004810:	6022      	str	r2, [r4, #0]
 8004812:	701e      	strb	r6, [r3, #0]
 8004814:	6963      	ldr	r3, [r4, #20]
 8004816:	3001      	adds	r0, #1
 8004818:	4283      	cmp	r3, r0
 800481a:	d004      	beq.n	8004826 <__swbuf_r+0x62>
 800481c:	89a3      	ldrh	r3, [r4, #12]
 800481e:	07db      	lsls	r3, r3, #31
 8004820:	d506      	bpl.n	8004830 <__swbuf_r+0x6c>
 8004822:	2e0a      	cmp	r6, #10
 8004824:	d104      	bne.n	8004830 <__swbuf_r+0x6c>
 8004826:	4621      	mov	r1, r4
 8004828:	4628      	mov	r0, r5
 800482a:	f7fe ff59 	bl	80036e0 <_fflush_r>
 800482e:	b988      	cbnz	r0, 8004854 <__swbuf_r+0x90>
 8004830:	4638      	mov	r0, r7
 8004832:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004834:	4b0a      	ldr	r3, [pc, #40]	; (8004860 <__swbuf_r+0x9c>)
 8004836:	429c      	cmp	r4, r3
 8004838:	d101      	bne.n	800483e <__swbuf_r+0x7a>
 800483a:	68ac      	ldr	r4, [r5, #8]
 800483c:	e7cf      	b.n	80047de <__swbuf_r+0x1a>
 800483e:	4b09      	ldr	r3, [pc, #36]	; (8004864 <__swbuf_r+0xa0>)
 8004840:	429c      	cmp	r4, r3
 8004842:	bf08      	it	eq
 8004844:	68ec      	ldreq	r4, [r5, #12]
 8004846:	e7ca      	b.n	80047de <__swbuf_r+0x1a>
 8004848:	4621      	mov	r1, r4
 800484a:	4628      	mov	r0, r5
 800484c:	f000 f81a 	bl	8004884 <__swsetup_r>
 8004850:	2800      	cmp	r0, #0
 8004852:	d0cb      	beq.n	80047ec <__swbuf_r+0x28>
 8004854:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004858:	e7ea      	b.n	8004830 <__swbuf_r+0x6c>
 800485a:	bf00      	nop
 800485c:	08004af8 	.word	0x08004af8
 8004860:	08004b18 	.word	0x08004b18
 8004864:	08004ad8 	.word	0x08004ad8

08004868 <__ascii_wctomb>:
 8004868:	b149      	cbz	r1, 800487e <__ascii_wctomb+0x16>
 800486a:	2aff      	cmp	r2, #255	; 0xff
 800486c:	bf85      	ittet	hi
 800486e:	238a      	movhi	r3, #138	; 0x8a
 8004870:	6003      	strhi	r3, [r0, #0]
 8004872:	700a      	strbls	r2, [r1, #0]
 8004874:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8004878:	bf98      	it	ls
 800487a:	2001      	movls	r0, #1
 800487c:	4770      	bx	lr
 800487e:	4608      	mov	r0, r1
 8004880:	4770      	bx	lr
	...

08004884 <__swsetup_r>:
 8004884:	4b32      	ldr	r3, [pc, #200]	; (8004950 <__swsetup_r+0xcc>)
 8004886:	b570      	push	{r4, r5, r6, lr}
 8004888:	681d      	ldr	r5, [r3, #0]
 800488a:	4606      	mov	r6, r0
 800488c:	460c      	mov	r4, r1
 800488e:	b125      	cbz	r5, 800489a <__swsetup_r+0x16>
 8004890:	69ab      	ldr	r3, [r5, #24]
 8004892:	b913      	cbnz	r3, 800489a <__swsetup_r+0x16>
 8004894:	4628      	mov	r0, r5
 8004896:	f7fe ffb7 	bl	8003808 <__sinit>
 800489a:	4b2e      	ldr	r3, [pc, #184]	; (8004954 <__swsetup_r+0xd0>)
 800489c:	429c      	cmp	r4, r3
 800489e:	d10f      	bne.n	80048c0 <__swsetup_r+0x3c>
 80048a0:	686c      	ldr	r4, [r5, #4]
 80048a2:	89a3      	ldrh	r3, [r4, #12]
 80048a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80048a8:	0719      	lsls	r1, r3, #28
 80048aa:	d42c      	bmi.n	8004906 <__swsetup_r+0x82>
 80048ac:	06dd      	lsls	r5, r3, #27
 80048ae:	d411      	bmi.n	80048d4 <__swsetup_r+0x50>
 80048b0:	2309      	movs	r3, #9
 80048b2:	6033      	str	r3, [r6, #0]
 80048b4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80048b8:	81a3      	strh	r3, [r4, #12]
 80048ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80048be:	e03e      	b.n	800493e <__swsetup_r+0xba>
 80048c0:	4b25      	ldr	r3, [pc, #148]	; (8004958 <__swsetup_r+0xd4>)
 80048c2:	429c      	cmp	r4, r3
 80048c4:	d101      	bne.n	80048ca <__swsetup_r+0x46>
 80048c6:	68ac      	ldr	r4, [r5, #8]
 80048c8:	e7eb      	b.n	80048a2 <__swsetup_r+0x1e>
 80048ca:	4b24      	ldr	r3, [pc, #144]	; (800495c <__swsetup_r+0xd8>)
 80048cc:	429c      	cmp	r4, r3
 80048ce:	bf08      	it	eq
 80048d0:	68ec      	ldreq	r4, [r5, #12]
 80048d2:	e7e6      	b.n	80048a2 <__swsetup_r+0x1e>
 80048d4:	0758      	lsls	r0, r3, #29
 80048d6:	d512      	bpl.n	80048fe <__swsetup_r+0x7a>
 80048d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80048da:	b141      	cbz	r1, 80048ee <__swsetup_r+0x6a>
 80048dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80048e0:	4299      	cmp	r1, r3
 80048e2:	d002      	beq.n	80048ea <__swsetup_r+0x66>
 80048e4:	4630      	mov	r0, r6
 80048e6:	f7ff fc3b 	bl	8004160 <_free_r>
 80048ea:	2300      	movs	r3, #0
 80048ec:	6363      	str	r3, [r4, #52]	; 0x34
 80048ee:	89a3      	ldrh	r3, [r4, #12]
 80048f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80048f4:	81a3      	strh	r3, [r4, #12]
 80048f6:	2300      	movs	r3, #0
 80048f8:	6063      	str	r3, [r4, #4]
 80048fa:	6923      	ldr	r3, [r4, #16]
 80048fc:	6023      	str	r3, [r4, #0]
 80048fe:	89a3      	ldrh	r3, [r4, #12]
 8004900:	f043 0308 	orr.w	r3, r3, #8
 8004904:	81a3      	strh	r3, [r4, #12]
 8004906:	6923      	ldr	r3, [r4, #16]
 8004908:	b94b      	cbnz	r3, 800491e <__swsetup_r+0x9a>
 800490a:	89a3      	ldrh	r3, [r4, #12]
 800490c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004910:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004914:	d003      	beq.n	800491e <__swsetup_r+0x9a>
 8004916:	4621      	mov	r1, r4
 8004918:	4630      	mov	r0, r6
 800491a:	f7ff f83f 	bl	800399c <__smakebuf_r>
 800491e:	89a0      	ldrh	r0, [r4, #12]
 8004920:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004924:	f010 0301 	ands.w	r3, r0, #1
 8004928:	d00a      	beq.n	8004940 <__swsetup_r+0xbc>
 800492a:	2300      	movs	r3, #0
 800492c:	60a3      	str	r3, [r4, #8]
 800492e:	6963      	ldr	r3, [r4, #20]
 8004930:	425b      	negs	r3, r3
 8004932:	61a3      	str	r3, [r4, #24]
 8004934:	6923      	ldr	r3, [r4, #16]
 8004936:	b943      	cbnz	r3, 800494a <__swsetup_r+0xc6>
 8004938:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800493c:	d1ba      	bne.n	80048b4 <__swsetup_r+0x30>
 800493e:	bd70      	pop	{r4, r5, r6, pc}
 8004940:	0781      	lsls	r1, r0, #30
 8004942:	bf58      	it	pl
 8004944:	6963      	ldrpl	r3, [r4, #20]
 8004946:	60a3      	str	r3, [r4, #8]
 8004948:	e7f4      	b.n	8004934 <__swsetup_r+0xb0>
 800494a:	2000      	movs	r0, #0
 800494c:	e7f7      	b.n	800493e <__swsetup_r+0xba>
 800494e:	bf00      	nop
 8004950:	2000002c 	.word	0x2000002c
 8004954:	08004af8 	.word	0x08004af8
 8004958:	08004b18 	.word	0x08004b18
 800495c:	08004ad8 	.word	0x08004ad8

08004960 <abort>:
 8004960:	b508      	push	{r3, lr}
 8004962:	2006      	movs	r0, #6
 8004964:	f000 f82c 	bl	80049c0 <raise>
 8004968:	2001      	movs	r0, #1
 800496a:	f7fd f8fa 	bl	8001b62 <_exit>

0800496e <_raise_r>:
 800496e:	291f      	cmp	r1, #31
 8004970:	b538      	push	{r3, r4, r5, lr}
 8004972:	4604      	mov	r4, r0
 8004974:	460d      	mov	r5, r1
 8004976:	d904      	bls.n	8004982 <_raise_r+0x14>
 8004978:	2316      	movs	r3, #22
 800497a:	6003      	str	r3, [r0, #0]
 800497c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004980:	bd38      	pop	{r3, r4, r5, pc}
 8004982:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004984:	b112      	cbz	r2, 800498c <_raise_r+0x1e>
 8004986:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800498a:	b94b      	cbnz	r3, 80049a0 <_raise_r+0x32>
 800498c:	4620      	mov	r0, r4
 800498e:	f000 f831 	bl	80049f4 <_getpid_r>
 8004992:	462a      	mov	r2, r5
 8004994:	4601      	mov	r1, r0
 8004996:	4620      	mov	r0, r4
 8004998:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800499c:	f000 b818 	b.w	80049d0 <_kill_r>
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d00a      	beq.n	80049ba <_raise_r+0x4c>
 80049a4:	1c59      	adds	r1, r3, #1
 80049a6:	d103      	bne.n	80049b0 <_raise_r+0x42>
 80049a8:	2316      	movs	r3, #22
 80049aa:	6003      	str	r3, [r0, #0]
 80049ac:	2001      	movs	r0, #1
 80049ae:	e7e7      	b.n	8004980 <_raise_r+0x12>
 80049b0:	2400      	movs	r4, #0
 80049b2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80049b6:	4628      	mov	r0, r5
 80049b8:	4798      	blx	r3
 80049ba:	2000      	movs	r0, #0
 80049bc:	e7e0      	b.n	8004980 <_raise_r+0x12>
	...

080049c0 <raise>:
 80049c0:	4b02      	ldr	r3, [pc, #8]	; (80049cc <raise+0xc>)
 80049c2:	4601      	mov	r1, r0
 80049c4:	6818      	ldr	r0, [r3, #0]
 80049c6:	f7ff bfd2 	b.w	800496e <_raise_r>
 80049ca:	bf00      	nop
 80049cc:	2000002c 	.word	0x2000002c

080049d0 <_kill_r>:
 80049d0:	b538      	push	{r3, r4, r5, lr}
 80049d2:	4d07      	ldr	r5, [pc, #28]	; (80049f0 <_kill_r+0x20>)
 80049d4:	2300      	movs	r3, #0
 80049d6:	4604      	mov	r4, r0
 80049d8:	4608      	mov	r0, r1
 80049da:	4611      	mov	r1, r2
 80049dc:	602b      	str	r3, [r5, #0]
 80049de:	f7fd f8b0 	bl	8001b42 <_kill>
 80049e2:	1c43      	adds	r3, r0, #1
 80049e4:	d102      	bne.n	80049ec <_kill_r+0x1c>
 80049e6:	682b      	ldr	r3, [r5, #0]
 80049e8:	b103      	cbz	r3, 80049ec <_kill_r+0x1c>
 80049ea:	6023      	str	r3, [r4, #0]
 80049ec:	bd38      	pop	{r3, r4, r5, pc}
 80049ee:	bf00      	nop
 80049f0:	2000032c 	.word	0x2000032c

080049f4 <_getpid_r>:
 80049f4:	f7fd b89d 	b.w	8001b32 <_getpid>

080049f8 <_init>:
 80049f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049fa:	bf00      	nop
 80049fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049fe:	bc08      	pop	{r3}
 8004a00:	469e      	mov	lr, r3
 8004a02:	4770      	bx	lr

08004a04 <_fini>:
 8004a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a06:	bf00      	nop
 8004a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a0a:	bc08      	pop	{r3}
 8004a0c:	469e      	mov	lr, r3
 8004a0e:	4770      	bx	lr
