// Seed: 3576617772
module module_0;
  wire id_1;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3,
    input wand id_4
);
  id_6 :
  assert property (@(posedge id_0) 1)
  else;
  module_0();
endmodule
module module_2 (
    output logic id_0
);
  always
    if (id_2 & 1'h0)
      @(*) begin
        id_2 <= !id_2;
        begin
          if (1'd0) id_2 <= id_2(1, 1) & 1;
        end
        id_0 <= id_2;
        id_0 = 1;
      end
    else id_0 <= id_2;
  module_0();
endmodule
