#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun May 11 11:42:52 2025
# Process ID: 391560
# Current directory: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1
# Command line: vivado -log bd_bram_tmr_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bd_bram_tmr_wrapper.tcl -notrace
# Log file: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1/bd_bram_tmr_wrapper.vdi
# Journal file: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1/vivado.jou
# Running On: ulisses-thinkpad, OS: Linux, CPU Frequency: 400.000 MHz, CPU Physical cores: 12, Host memory: 15491 MB
#-----------------------------------------------------------
source bd_bram_tmr_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/ip/v1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top bd_bram_tmr_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_axi_bram_ctrl_0_0_1/bd_bram_tmr_axi_bram_ctrl_0_0.dcp' for cell 'bd_bram_tmr_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_axi_bram_ctrl_1_0/bd_bram_tmr_axi_bram_ctrl_1_0.dcp' for cell 'bd_bram_tmr_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_axi_bram_ctrl_2_0/bd_bram_tmr_axi_bram_ctrl_2_0.dcp' for cell 'bd_bram_tmr_i/axi_bram_ctrl_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_blk_mem_gen_0_0_1/bd_bram_tmr_blk_mem_gen_0_0.dcp' for cell 'bd_bram_tmr_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_blk_mem_gen_1_0/bd_bram_tmr_blk_mem_gen_1_0.dcp' for cell 'bd_bram_tmr_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_blk_mem_gen_2_0/bd_bram_tmr_blk_mem_gen_2_0.dcp' for cell 'bd_bram_tmr_i/blk_mem_gen_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_processing_system7_0_0_1/bd_bram_tmr_processing_system7_0_0.dcp' for cell 'bd_bram_tmr_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_rst_ps7_0_50M_0_1/bd_bram_tmr_rst_ps7_0_50M_0.dcp' for cell 'bd_bram_tmr_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_shell_top_0_0_1/bd_bram_tmr_shell_top_0_0.dcp' for cell 'bd_bram_tmr_i/shell_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_shell_top_0_1/bd_bram_tmr_shell_top_0_1.dcp' for cell 'bd_bram_tmr_i/shell_top_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_shell_top_1_0/bd_bram_tmr_shell_top_1_0.dcp' for cell 'bd_bram_tmr_i/shell_top_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_tmr_voter_0_0/bd_bram_tmr_tmr_voter_0_0.dcp' for cell 'bd_bram_tmr_i/tmr_voter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_tmr_voter_0_2/bd_bram_tmr_tmr_voter_0_2.dcp' for cell 'bd_bram_tmr_i/tmr_voter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_tmr_voter_2_0/bd_bram_tmr_tmr_voter_2_0.dcp' for cell 'bd_bram_tmr_i/tmr_voter_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_tmr_voter_2_1/bd_bram_tmr_tmr_voter_2_1.dcp' for cell 'bd_bram_tmr_i/tmr_voter_3'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_tmr_voter_3_0/bd_bram_tmr_tmr_voter_3_0.dcp' for cell 'bd_bram_tmr_i/tmr_voter_4'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_xbar_1/bd_bram_tmr_xbar_1.dcp' for cell 'bd_bram_tmr_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_xbar_2_1/bd_bram_tmr_xbar_2.dcp' for cell 'bd_bram_tmr_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_xbar_3/bd_bram_tmr_xbar_3.dcp' for cell 'bd_bram_tmr_i/axi_interconnect_2/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_xbar_0_1/bd_bram_tmr_xbar_0.dcp' for cell 'bd_bram_tmr_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_auto_pc_0_1/bd_bram_tmr_auto_pc_0.dcp' for cell 'bd_bram_tmr_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_auto_pc_1_1/bd_bram_tmr_auto_pc_1.dcp' for cell 'bd_bram_tmr_i/ps7_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_auto_pc_2_1/bd_bram_tmr_auto_pc_2.dcp' for cell 'bd_bram_tmr_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1771.238 ; gain = 5.000 ; free physical = 7559 ; free virtual = 11950
INFO: [Netlist 29-17] Analyzing 1945 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_processing_system7_0_0_1/bd_bram_tmr_processing_system7_0_0.xdc] for cell 'bd_bram_tmr_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_processing_system7_0_0_1/bd_bram_tmr_processing_system7_0_0.xdc] for cell 'bd_bram_tmr_i/processing_system7_0/inst'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_rst_ps7_0_50M_0_1/bd_bram_tmr_rst_ps7_0_50M_0_board.xdc] for cell 'bd_bram_tmr_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_rst_ps7_0_50M_0_1/bd_bram_tmr_rst_ps7_0_50M_0_board.xdc] for cell 'bd_bram_tmr_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_rst_ps7_0_50M_0_1/bd_bram_tmr_rst_ps7_0_50M_0.xdc] for cell 'bd_bram_tmr_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_rst_ps7_0_50M_0_1/bd_bram_tmr_rst_ps7_0_50M_0.xdc] for cell 'bd_bram_tmr_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_tmr_voter_0_0/bd_bram_tmr_tmr_voter_0_0_board.xdc] for cell 'bd_bram_tmr_i/tmr_voter_0/U0'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_tmr_voter_0_0/bd_bram_tmr_tmr_voter_0_0_board.xdc] for cell 'bd_bram_tmr_i/tmr_voter_0/U0'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_tmr_voter_0_2/bd_bram_tmr_tmr_voter_0_2_board.xdc] for cell 'bd_bram_tmr_i/tmr_voter_1/U0'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_tmr_voter_0_2/bd_bram_tmr_tmr_voter_0_2_board.xdc] for cell 'bd_bram_tmr_i/tmr_voter_1/U0'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_tmr_voter_2_0/bd_bram_tmr_tmr_voter_2_0_board.xdc] for cell 'bd_bram_tmr_i/tmr_voter_2/U0'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_tmr_voter_2_0/bd_bram_tmr_tmr_voter_2_0_board.xdc] for cell 'bd_bram_tmr_i/tmr_voter_2/U0'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_tmr_voter_2_1/bd_bram_tmr_tmr_voter_2_1_board.xdc] for cell 'bd_bram_tmr_i/tmr_voter_3/U0'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_tmr_voter_2_1/bd_bram_tmr_tmr_voter_2_1_board.xdc] for cell 'bd_bram_tmr_i/tmr_voter_3/U0'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_tmr_voter_3_0/bd_bram_tmr_tmr_voter_3_0_board.xdc] for cell 'bd_bram_tmr_i/tmr_voter_4/U0'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_bram_tmr/ip/bd_bram_tmr_tmr_voter_3_0/bd_bram_tmr_tmr_voter_3_0_board.xdc] for cell 'bd_bram_tmr_i/tmr_voter_4/U0'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.srcs/constrs_1/new/constrs.xdc]
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.srcs/constrs_1/new/constrs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'bd_bram_tmr_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2343.938 ; gain = 0.000 ; free physical = 7356 ; free virtual = 11749
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2343.938 ; gain = 1023.527 ; free physical = 7356 ; free virtual = 11749
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2343.938 ; gain = 0.000 ; free physical = 7270 ; free virtual = 11665

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 181d02944

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2681.242 ; gain = 337.305 ; free physical = 6826 ; free virtual = 11238

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 181d02944

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2993.016 ; gain = 0.000 ; free physical = 6519 ; free virtual = 10931

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 181d02944

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2993.016 ; gain = 0.000 ; free physical = 6519 ; free virtual = 10931
Phase 1 Initialization | Checksum: 181d02944

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2993.016 ; gain = 0.000 ; free physical = 6519 ; free virtual = 10931

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 181d02944

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2993.016 ; gain = 0.000 ; free physical = 6519 ; free virtual = 10931

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 181d02944

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2993.016 ; gain = 0.000 ; free physical = 6519 ; free virtual = 10931
Phase 2 Timer Update And Timing Data Collection | Checksum: 181d02944

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2993.016 ; gain = 0.000 ; free physical = 6519 ; free virtual = 10931

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 66 inverters resulting in an inversion of 511 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 15 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: f8c42148

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2993.016 ; gain = 0.000 ; free physical = 6520 ; free virtual = 10932
Retarget | Checksum: f8c42148
INFO: [Opt 31-389] Phase Retarget created 93 cells and removed 211 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
Phase 4 Constant propagation | Checksum: 996acc15

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2993.016 ; gain = 0.000 ; free physical = 6520 ; free virtual = 10932
Constant propagation | Checksum: 996acc15
INFO: [Opt 31-389] Phase Constant propagation created 209 cells and removed 873 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: f734ff9b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2993.016 ; gain = 0.000 ; free physical = 6520 ; free virtual = 10932
Sweep | Checksum: f734ff9b
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 986 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: f734ff9b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3025.031 ; gain = 32.016 ; free physical = 6520 ; free virtual = 10932
BUFG optimization | Checksum: f734ff9b
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_1/inst/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_1/inst/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_2/inst/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_2/inst/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[12].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[4].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[5].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[6].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[8].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[9].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[12].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[4].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[5].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[6].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[8].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[9].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[12].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[4].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[5].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[6].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[8].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[9].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][0]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][1]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][2]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][3]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][0]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][1]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][2]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][3]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_bram_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: f734ff9b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3025.031 ; gain = 32.016 ; free physical = 6520 ; free virtual = 10932
Shift Register Optimization | Checksum: f734ff9b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 14446ddb6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3025.031 ; gain = 32.016 ; free physical = 6520 ; free virtual = 10932
Post Processing Netlist | Checksum: 14446ddb6
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 146f48ce7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3025.031 ; gain = 32.016 ; free physical = 6519 ; free virtual = 10931

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3025.031 ; gain = 0.000 ; free physical = 6519 ; free virtual = 10931
Phase 9.2 Verifying Netlist Connectivity | Checksum: 146f48ce7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3025.031 ; gain = 32.016 ; free physical = 6519 ; free virtual = 10931
Phase 9 Finalization | Checksum: 146f48ce7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3025.031 ; gain = 32.016 ; free physical = 6519 ; free virtual = 10931
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              93  |             211  |                                              0  |
|  Constant propagation         |             209  |             873  |                                              0  |
|  Sweep                        |               0  |             986  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 146f48ce7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3025.031 ; gain = 32.016 ; free physical = 6519 ; free virtual = 10931
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3025.031 ; gain = 0.000 ; free physical = 6519 ; free virtual = 10931

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 6 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 1d717a0f0

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6208 ; free virtual = 10629
Ending Power Optimization Task | Checksum: 1d717a0f0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3415.742 ; gain = 390.711 ; free physical = 6208 ; free virtual = 10629

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d717a0f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6208 ; free virtual = 10629

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6208 ; free virtual = 10629
Ending Netlist Obfuscation Task | Checksum: 1bc640535

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6208 ; free virtual = 10629
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3415.742 ; gain = 1071.805 ; free physical = 6208 ; free virtual = 10629
INFO: [runtcl-4] Executing : report_drc -file bd_bram_tmr_wrapper_drc_opted.rpt -pb bd_bram_tmr_wrapper_drc_opted.pb -rpx bd_bram_tmr_wrapper_drc_opted.rpx
Command: report_drc -file bd_bram_tmr_wrapper_drc_opted.rpt -pb bd_bram_tmr_wrapper_drc_opted.pb -rpx bd_bram_tmr_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1/bd_bram_tmr_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6177 ; free virtual = 10600
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6177 ; free virtual = 10600
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6177 ; free virtual = 10603
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6252 ; free virtual = 10678
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6252 ; free virtual = 10678
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6250 ; free virtual = 10678
Write Physdb Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6242 ; free virtual = 10670
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1/bd_bram_tmr_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6300 ; free virtual = 10735
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fbde7c5c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6300 ; free virtual = 10735
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6300 ; free virtual = 10736

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 0573b1c4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6316 ; free virtual = 10758

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f072300a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6315 ; free virtual = 10759

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f072300a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6315 ; free virtual = 10759
Phase 1 Placer Initialization | Checksum: f072300a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6315 ; free virtual = 10759

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 22533e07

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6298 ; free virtual = 10743

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f7a5bee7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6274 ; free virtual = 10719

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f7a5bee7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6274 ; free virtual = 10719

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: ff5400c3

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6350 ; free virtual = 10796

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5 LUTNM shape to break, 3671 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 5, two critical 0, total 5, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1627 nets or LUTs. Breaked 5 LUTs, combined 1622 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6347 ; free virtual = 10795

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |           1622  |                  1627  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            5  |           1622  |                  1627  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 164286afc

Time (s): cpu = 00:01:03 ; elapsed = 00:00:25 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6347 ; free virtual = 10795
Phase 2.4 Global Placement Core | Checksum: 11d615f94

Time (s): cpu = 00:01:05 ; elapsed = 00:00:26 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6344 ; free virtual = 10793
Phase 2 Global Placement | Checksum: 11d615f94

Time (s): cpu = 00:01:05 ; elapsed = 00:00:26 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6344 ; free virtual = 10793

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 188482847

Time (s): cpu = 00:01:09 ; elapsed = 00:00:27 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6344 ; free virtual = 10792

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11822513f

Time (s): cpu = 00:01:16 ; elapsed = 00:00:29 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6343 ; free virtual = 10792

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b0dfff3d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:30 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6343 ; free virtual = 10791

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bb01cc4f

Time (s): cpu = 00:01:17 ; elapsed = 00:00:30 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6343 ; free virtual = 10791

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 113843552

Time (s): cpu = 00:01:26 ; elapsed = 00:00:32 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6342 ; free virtual = 10790

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14e611c4c

Time (s): cpu = 00:01:33 ; elapsed = 00:00:39 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6345 ; free virtual = 10794

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 166620844

Time (s): cpu = 00:01:34 ; elapsed = 00:00:41 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6347 ; free virtual = 10797

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d080869d

Time (s): cpu = 00:01:34 ; elapsed = 00:00:41 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6347 ; free virtual = 10797
Phase 3 Detail Placement | Checksum: 1d080869d

Time (s): cpu = 00:01:34 ; elapsed = 00:00:41 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6347 ; free virtual = 10797

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ce3fbe58

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.419 | TNS=-35.411 |
Phase 1 Physical Synthesis Initialization | Checksum: 1edbd806a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6344 ; free virtual = 10794
INFO: [Place 46-33] Processed net bd_bram_tmr_i/shell_top_0/inst/ca_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net bd_bram_tmr_i/shell_top_1/inst/ca_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net bd_bram_tmr_i/shell_top_2/inst/ca_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net bd_bram_tmr_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state136, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net bd_bram_tmr_i/shell_top_1/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state136, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net bd_bram_tmr_i/shell_top_2/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state136, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 6 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 6, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1edbd806a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6344 ; free virtual = 10794
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ce3fbe58

Time (s): cpu = 00:01:51 ; elapsed = 00:00:47 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6343 ; free virtual = 10794

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.504. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 19e14b4e9

Time (s): cpu = 00:01:57 ; elapsed = 00:00:54 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6350 ; free virtual = 10801

Time (s): cpu = 00:01:57 ; elapsed = 00:00:54 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6350 ; free virtual = 10801
Phase 4.1 Post Commit Optimization | Checksum: 19e14b4e9

Time (s): cpu = 00:01:58 ; elapsed = 00:00:54 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6349 ; free virtual = 10800

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19e14b4e9

Time (s): cpu = 00:01:58 ; elapsed = 00:00:54 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6349 ; free virtual = 10800

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19e14b4e9

Time (s): cpu = 00:01:58 ; elapsed = 00:00:54 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6349 ; free virtual = 10799
Phase 4.3 Placer Reporting | Checksum: 19e14b4e9

Time (s): cpu = 00:01:58 ; elapsed = 00:00:54 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6348 ; free virtual = 10798

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6348 ; free virtual = 10798

Time (s): cpu = 00:01:58 ; elapsed = 00:00:54 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6348 ; free virtual = 10798
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 182d898eb

Time (s): cpu = 00:01:59 ; elapsed = 00:00:55 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6347 ; free virtual = 10798
Ending Placer Task | Checksum: 834700fa

Time (s): cpu = 00:01:59 ; elapsed = 00:00:55 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6347 ; free virtual = 10798
107 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:01 ; elapsed = 00:00:56 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6347 ; free virtual = 10798
INFO: [runtcl-4] Executing : report_io -file bd_bram_tmr_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6258 ; free virtual = 10708
INFO: [runtcl-4] Executing : report_utilization -file bd_bram_tmr_wrapper_utilization_placed.rpt -pb bd_bram_tmr_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_bram_tmr_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6285 ; free virtual = 10736
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6291 ; free virtual = 10750
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6251 ; free virtual = 10754
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6251 ; free virtual = 10754
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6251 ; free virtual = 10754
Wrote Netlist Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6243 ; free virtual = 10750
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6243 ; free virtual = 10751
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6243 ; free virtual = 10751
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1/bd_bram_tmr_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6233 ; free virtual = 10703
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6233 ; free virtual = 10710
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6215 ; free virtual = 10736
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6215 ; free virtual = 10736
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6216 ; free virtual = 10738
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6216 ; free virtual = 10741
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6214 ; free virtual = 10740
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6214 ; free virtual = 10740
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1/bd_bram_tmr_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 38ffdc2b ConstDB: 0 ShapeSum: 4a4724cf RouteDB: 0
Post Restoration Checksum: NetGraph: 97a57f65 | NumContArr: 2b8cbbf3 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 248843092

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6040 ; free virtual = 10531

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 248843092

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6039 ; free virtual = 10530

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 248843092

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 6039 ; free virtual = 10530
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2b655584c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5989 ; free virtual = 10483
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.281  | TNS=0.000  | WHS=-0.339 | THS=-440.888|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 44896
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 44896
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2e58168c3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5894 ; free virtual = 10393

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2e58168c3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5894 ; free virtual = 10393

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 284e50ecc

Time (s): cpu = 00:00:56 ; elapsed = 00:00:24 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5896 ; free virtual = 10396
Phase 3 Initial Routing | Checksum: 284e50ecc

Time (s): cpu = 00:00:57 ; elapsed = 00:00:24 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5896 ; free virtual = 10396

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7110
 Number of Nodes with overlaps = 1863
 Number of Nodes with overlaps = 683
 Number of Nodes with overlaps = 267
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.393 | TNS=-25.067| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 321b80ba9

Time (s): cpu = 00:01:49 ; elapsed = 00:01:00 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5974 ; free virtual = 10474

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 151
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.088 | TNS=-6.587 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2de25fc63

Time (s): cpu = 00:02:02 ; elapsed = 00:01:08 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5969 ; free virtual = 10472

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 261
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.161 | TNS=-8.075 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 19e4227bb

Time (s): cpu = 00:02:15 ; elapsed = 00:01:17 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5877 ; free virtual = 10419
Phase 4 Rip-up And Reroute | Checksum: 19e4227bb

Time (s): cpu = 00:02:15 ; elapsed = 00:01:17 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5877 ; free virtual = 10419

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 23f989dab

Time (s): cpu = 00:02:18 ; elapsed = 00:01:18 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5880 ; free virtual = 10422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.027  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 23f989dab

Time (s): cpu = 00:02:19 ; elapsed = 00:01:18 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5880 ; free virtual = 10422

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23f989dab

Time (s): cpu = 00:02:19 ; elapsed = 00:01:18 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5880 ; free virtual = 10422
Phase 5 Delay and Skew Optimization | Checksum: 23f989dab

Time (s): cpu = 00:02:19 ; elapsed = 00:01:18 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5880 ; free virtual = 10422

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e825dce2

Time (s): cpu = 00:02:23 ; elapsed = 00:01:19 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5891 ; free virtual = 10433
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.027  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16d8c1a79

Time (s): cpu = 00:02:23 ; elapsed = 00:01:19 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5891 ; free virtual = 10433
Phase 6 Post Hold Fix | Checksum: 16d8c1a79

Time (s): cpu = 00:02:23 ; elapsed = 00:01:19 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5891 ; free virtual = 10433

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.1099 %
  Global Horizontal Routing Utilization  = 15.3325 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16d8c1a79

Time (s): cpu = 00:02:23 ; elapsed = 00:01:19 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5891 ; free virtual = 10433

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16d8c1a79

Time (s): cpu = 00:02:24 ; elapsed = 00:01:19 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5891 ; free virtual = 10433

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d43f8cdd

Time (s): cpu = 00:02:26 ; elapsed = 00:01:21 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5892 ; free virtual = 10436

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.027  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d43f8cdd

Time (s): cpu = 00:02:30 ; elapsed = 00:01:22 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5885 ; free virtual = 10429
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1b43c57cf

Time (s): cpu = 00:02:31 ; elapsed = 00:01:23 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5880 ; free virtual = 10424
Ending Routing Task | Checksum: 1b43c57cf

Time (s): cpu = 00:02:32 ; elapsed = 00:01:24 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5884 ; free virtual = 10429

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:35 ; elapsed = 00:01:25 . Memory (MB): peak = 3415.742 ; gain = 0.000 ; free physical = 5889 ; free virtual = 10433
INFO: [runtcl-4] Executing : report_drc -file bd_bram_tmr_wrapper_drc_routed.rpt -pb bd_bram_tmr_wrapper_drc_routed.pb -rpx bd_bram_tmr_wrapper_drc_routed.rpx
Command: report_drc -file bd_bram_tmr_wrapper_drc_routed.rpt -pb bd_bram_tmr_wrapper_drc_routed.pb -rpx bd_bram_tmr_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1/bd_bram_tmr_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_bram_tmr_wrapper_methodology_drc_routed.rpt -pb bd_bram_tmr_wrapper_methodology_drc_routed.pb -rpx bd_bram_tmr_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_bram_tmr_wrapper_methodology_drc_routed.rpt -pb bd_bram_tmr_wrapper_methodology_drc_routed.pb -rpx bd_bram_tmr_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1/bd_bram_tmr_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3452.363 ; gain = 6.871 ; free physical = 5854 ; free virtual = 10400
INFO: [runtcl-4] Executing : report_power -file bd_bram_tmr_wrapper_power_routed.rpt -pb bd_bram_tmr_wrapper_power_summary_routed.pb -rpx bd_bram_tmr_wrapper_power_routed.rpx
Command: report_power -file bd_bram_tmr_wrapper_power_routed.rpt -pb bd_bram_tmr_wrapper_power_summary_routed.pb -rpx bd_bram_tmr_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
143 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3532.430 ; gain = 80.066 ; free physical = 5931 ; free virtual = 10492
INFO: [runtcl-4] Executing : report_route_status -file bd_bram_tmr_wrapper_route_status.rpt -pb bd_bram_tmr_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_bram_tmr_wrapper_timing_summary_routed.rpt -pb bd_bram_tmr_wrapper_timing_summary_routed.pb -rpx bd_bram_tmr_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_bram_tmr_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_bram_tmr_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_bram_tmr_wrapper_bus_skew_routed.rpt -pb bd_bram_tmr_wrapper_bus_skew_routed.pb -rpx bd_bram_tmr_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3532.430 ; gain = 0.000 ; free physical = 5975 ; free virtual = 10546
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3532.430 ; gain = 0.000 ; free physical = 5963 ; free virtual = 10577
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3532.430 ; gain = 0.000 ; free physical = 5963 ; free virtual = 10577
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3532.430 ; gain = 0.000 ; free physical = 5953 ; free virtual = 10576
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3532.430 ; gain = 0.000 ; free physical = 5945 ; free virtual = 10571
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3532.430 ; gain = 0.000 ; free physical = 5945 ; free virtual = 10572
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3532.430 ; gain = 0.000 ; free physical = 5945 ; free virtual = 10572
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1/bd_bram_tmr_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun May 11 11:46:25 2025...
#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun May 11 11:47:19 2025
# Process ID: 442132
# Current directory: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1
# Command line: vivado -log bd_bram_tmr_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bd_bram_tmr_wrapper.tcl -notrace
# Log file: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1/bd_bram_tmr_wrapper.vdi
# Journal file: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1/vivado.jou
# Running On: ulisses-thinkpad, OS: Linux, CPU Frequency: 3502.124 MHz, CPU Physical cores: 12, Host memory: 15491 MB
#-----------------------------------------------------------
source bd_bram_tmr_wrapper.tcl -notrace
Command: open_checkpoint bd_bram_tmr_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1261.156 ; gain = 5.938 ; free physical = 7689 ; free virtual = 12371
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1686.711 ; gain = 0.000 ; free physical = 6471 ; free virtual = 11364
INFO: [Netlist 29-17] Analyzing 1898 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1812.672 ; gain = 9.367 ; free physical = 6281 ; free virtual = 11180
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2465.773 ; gain = 0.000 ; free physical = 5705 ; free virtual = 10611
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2465.773 ; gain = 0.000 ; free physical = 5705 ; free virtual = 10611
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2489.844 ; gain = 24.070 ; free physical = 5675 ; free virtual = 10581
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.844 ; gain = 0.000 ; free physical = 5675 ; free virtual = 10581
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2503.844 ; gain = 14.000 ; free physical = 5686 ; free virtual = 10592
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2503.844 ; gain = 38.070 ; free physical = 5686 ; free virtual = 10592
Restored from archive | CPU: 1.630000 secs | Memory: 54.854393 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2503.844 ; gain = 38.070 ; free physical = 5686 ; free virtual = 10592
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2503.844 ; gain = 0.000 ; free physical = 5678 ; free virtual = 10584
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  SRLC32E => SRL16E: 9 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2507.844 ; gain = 1252.625 ; free physical = 5678 ; free virtual = 10584
Command: write_bitstream -force bd_bram_tmr_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP bd_bram_tmr_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg input bd_bram_tmr_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bd_bram_tmr_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg input bd_bram_tmr_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bd_bram_tmr_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/buff0_reg input bd_bram_tmr_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/buff0_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bd_bram_tmr_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product input bd_bram_tmr_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bd_bram_tmr_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product input bd_bram_tmr_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bd_bram_tmr_i/shell_top_1/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg input bd_bram_tmr_i/shell_top_1/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bd_bram_tmr_i/shell_top_1/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg input bd_bram_tmr_i/shell_top_1/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bd_bram_tmr_i/shell_top_1/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/buff0_reg input bd_bram_tmr_i/shell_top_1/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/buff0_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bd_bram_tmr_i/shell_top_1/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product input bd_bram_tmr_i/shell_top_1/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bd_bram_tmr_i/shell_top_1/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product input bd_bram_tmr_i/shell_top_1/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bd_bram_tmr_i/shell_top_2/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg input bd_bram_tmr_i/shell_top_2/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bd_bram_tmr_i/shell_top_2/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg input bd_bram_tmr_i/shell_top_2/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bd_bram_tmr_i/shell_top_2/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/buff0_reg input bd_bram_tmr_i/shell_top_2/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/buff0_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bd_bram_tmr_i/shell_top_2/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product input bd_bram_tmr_i/shell_top_2/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bd_bram_tmr_i/shell_top_2/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product input bd_bram_tmr_i/shell_top_2/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bd_bram_tmr_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product output bd_bram_tmr_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bd_bram_tmr_i/shell_top_1/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product output bd_bram_tmr_i/shell_top_1/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bd_bram_tmr_i/shell_top_2/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product output bd_bram_tmr_i/shell_top_2/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_bram_tmr_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg multiplier stage bd_bram_tmr_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_bram_tmr_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/buff0_reg multiplier stage bd_bram_tmr_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_bram_tmr_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product multiplier stage bd_bram_tmr_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_bram_tmr_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/mul_ln144_1_reg_1465_reg multiplier stage bd_bram_tmr_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/mul_ln144_1_reg_1465_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_bram_tmr_i/shell_top_1/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg multiplier stage bd_bram_tmr_i/shell_top_1/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_bram_tmr_i/shell_top_1/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/buff0_reg multiplier stage bd_bram_tmr_i/shell_top_1/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_bram_tmr_i/shell_top_1/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product multiplier stage bd_bram_tmr_i/shell_top_1/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_bram_tmr_i/shell_top_1/inst/Loop_VITIS_LOOP_144_1_proc_U0/mul_ln144_1_reg_1465_reg multiplier stage bd_bram_tmr_i/shell_top_1/inst/Loop_VITIS_LOOP_144_1_proc_U0/mul_ln144_1_reg_1465_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_bram_tmr_i/shell_top_2/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg multiplier stage bd_bram_tmr_i/shell_top_2/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_bram_tmr_i/shell_top_2/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/buff0_reg multiplier stage bd_bram_tmr_i/shell_top_2/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_bram_tmr_i/shell_top_2/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product multiplier stage bd_bram_tmr_i/shell_top_2/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_bram_tmr_i/shell_top_2/inst/Loop_VITIS_LOOP_144_1_proc_U0/mul_ln144_1_reg_1465_reg multiplier stage bd_bram_tmr_i/shell_top_2/inst/Loop_VITIS_LOOP_144_1_proc_U0/mul_ln144_1_reg_1465_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 30 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bd_bram_tmr_wrapper.bit...
Creating bitstream...
Writing bitstream ./bd_bram_tmr_wrapper.ebc...
Creating essential bits data...
This design has 5398936 essential bits out of 25697632 total (21.01%).
Creating bitstream...
Writing bitstream ./bd_bram_tmr_wrapper.ebd...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 3610.512 ; gain = 1102.668 ; free physical = 4577 ; free virtual = 9548
INFO: [Common 17-206] Exiting Vivado at Sun May 11 11:48:17 2025...
