
@InProceedings{	  Chi2018,
  author	= {Chi, Chia Chih and Jiang, Jie Hong R.},
  booktitle	= {IEEE/ACM Int. Conf. Comput. Des. Dig. Tech. Pap. ICCAD},
  doi		= {10.1145/3240765.3240822},
  isbn		= {9781450359504},
  issn		= {10923152},
  keywords	= {binarized neural network,logic synthesis,matrix covering},
  month		= nov,
  publisher	= {Institute of Electrical and Electronics Engineers Inc.},
  title		= {{Logic synthesis of binarized neural networks for
		  efficient circuit implementation}},
  year		= {2018}
}

@InProceedings{	  He2018,
  author	= {He, Zhezhi and Angizi, Shaahin and Rakin, Adnan Siraj and
		  Fan, Deliang},
  booktitle	= {Proc. IEEE Comput. Soc. Annu. Symp. VLSI, ISVLSI},
  doi		= {10.1109/ISVLSI.2018.00033},
  isbn		= {9781538670996},
  issn		= {21593477},
  keywords	= {Binarized neural network,Multiplication less},
  month		= aug,
  pages		= {130--135},
  publisher	= {IEEE Computer Society},
  title		= {{BD-NET: A multiplication-less DNN with binarized
		  depthwise separable convolution}},
  volume	= {2018-July},
  year		= {2018}
}

@InProceedings{	  Krestinskaya2019,
  author	= {Krestinskaya, Olga and Otaniyozov, Otaniyoz and James,
		  Alex Pappachen},
  booktitle	= {Proc. 2019 IEEE Int. Conf. Artif. Intell. Circuits Syst.
		  AICAS 2019},
  doi		= {10.1109/AICAS.2019.8771565},
  isbn		= {9781538678848},
  keywords	= {Analog Circuits,BNN,Memristor Variability,Memristors},
  month		= mar,
  pages		= {274--275},
  publisher	= {Institute of Electrical and Electronics Engineers Inc.},
  title		= {{Binarized Neural Network with Stochastic Memristors}},
  year		= {2019}
}

@InProceedings{	  Lin2017,
  archiveprefix	= {arXiv},
  arxivid	= {1707.04693},
  author	= {Lin, Jeng Hau and Xing, Tianwei and Zhao, Ritchie and
		  Zhang, Zhiru and Srivastava, Mani and Tu, Zhuowen and
		  Gupta, Rajesh K.},
  booktitle	= {IEEE Comput. Soc. Conf. Comput. Vis. Pattern Recognit.
		  Work.},
  doi		= {10.1109/CVPRW.2017.48},
  eprint	= {1707.04693},
  isbn		= {9781538607336},
  issn		= {21607516},
  month		= aug,
  pages		= {344--352},
  publisher	= {IEEE Computer Society},
  title		= {{Binarized Convolutional Neural Networks with Separable
		  Filters for Efficient Hardware Acceleration}},
  volume	= {2017-July},
  year		= {2017}
}

@InProceedings{	  Nurvitadhi2017,
  author	= {Nurvitadhi, Eriko and Sheffield, David and Sim, Jaewoong
		  and Mishra, Asit and Venkatesh, Ganesh and Marr, Debbie},
  booktitle	= {Proc. 2016 Int. Conf. Field-Programmable Technol. FPT
		  2016},
  doi		= {10.1109/FPT.2016.7929192},
  isbn		= {9781509056026},
  keywords	= {ASIC,Binarized neural networks,CPU,Data analytics,Deep
		  learning,FPGA,GPU,Hardware accelerator},
  month		= may,
  pages		= {77--84},
  publisher	= {Institute of Electrical and Electronics Engineers Inc.},
  title		= {{Accelerating binarized neural networks: Comparison of
		  FPGA, CPU, GPU, and ASIC}},
  year		= {2017}
}

@InProceedings{	  Rasoulinezhad2020,
  archiveprefix	= {arXiv},
  arxivid	= {2002.12900},
  author	= {Rasoulinezhad, Seyedramin and Fox, Sean and Zhou, Hao and
		  Wang, Lingli and Boland, David and Leong, Philip H.W.},
  doi		= {10.1109/icfpt47387.2019.00062},
  eprint	= {2002.12900},
  month		= feb,
  pages		= {339--342},
  publisher	= {Institute of Electrical and Electronics Engineers (IEEE)},
  title		= {{MajorityNets: BNNs Utilising Approximate Popcount for
		  Improved Efficiency}},
  year		= {2020}
}

@InProceedings{	  Shin2019,
  author	= {Shin, Duckgyu and Onizawa, Naoya and Hanyu, Takahiro},
  booktitle	= {2019 26th IEEE Int. Conf. Electron. Circuits Syst. ICECS
		  2019},
  doi		= {10.1109/ICECS46596.2019.8965097},
  isbn		= {9781728109961},
  keywords	= {Hamiltonian,Spin gate,Stochastic computing},
  month		= nov,
  pages		= {115--116},
  publisher	= {Institute of Electrical and Electronics Engineers Inc.},
  title		= {{FPGA implementation of binarized perceptron learning
		  hardware using CMOS invertible logic}},
  year		= {2019}
}

@InProceedings{	  Takamaeda-Yamazaki2018,
  author	= {Takamaeda-Yamazaki, Shinya and Ueyoshi, Kodai and Ando,
		  Kota and Uematsu, Ryota and Hirose, Kazutoshi and Ikebe,
		  Masayuki and Asai, Tetsuya and Motomura, Masato},
  booktitle	= {Proc. - 9th Asia-Pacific Signal Inf. Process. Assoc. Annu.
		  Summit Conf. APSIPA ASC 2017},
  doi		= {10.1109/APSIPA.2017.8282183},
  isbn		= {9781538615423},
  month		= feb,
  pages		= {1045--1051},
  publisher	= {Institute of Electrical and Electronics Engineers Inc.},
  title		= {{Accelerating deep learning by binarized hardware}},
  volume	= {2018-Febru},
  year		= {2018}
}
