--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     6.231ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.231ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y113.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X31Y112.F1     net (fanout=1)        0.390   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X31Y112.X      Tilo                  0.562   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X36Y97.G2      net (fanout=2)        0.958   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X36Y97.X       Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X38Y95.G4      net (fanout=1)        0.573   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X38Y95.X       Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X38Y86.F2      net (fanout=1)        0.790   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X38Y86.CLK     Tfck                  0.656   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.231ns (3.520ns logic, 2.711ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.189ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.189ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y113.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X31Y112.F1     net (fanout=1)        0.390   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X31Y112.X      Tilo                  0.562   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X30Y112.BY     net (fanout=2)        0.361   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X30Y112.CLK    Tdick                 0.280   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.189ns (1.438ns logic, 0.751ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.588ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.588ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y113.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X31Y112.F1     net (fanout=1)        0.390   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X31Y112.CLK    Tfck                  0.602   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.588ns (1.198ns logic, 0.390ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      1.195ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.195ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y113.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X31Y112.F1     net (fanout=1)        0.312   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X31Y112.CLK    Tckf        (-Th)    -0.406   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.195ns (0.883ns logic, 0.312ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.665ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.665ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y113.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X31Y112.F1     net (fanout=1)        0.312   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X31Y112.X      Tilo                  0.450   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X30Y112.BY     net (fanout=2)        0.289   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X30Y112.CLK    Tckdi       (-Th)    -0.137   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.665ns (1.064ns logic, 0.601ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      4.898ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.898ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y113.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X31Y112.F1     net (fanout=1)        0.312   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X31Y112.X      Tilo                  0.450   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X36Y97.G2      net (fanout=2)        0.767   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X36Y97.X       Tif5x                 0.682   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X38Y95.G4      net (fanout=1)        0.458   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X38Y95.X       Tif5x                 0.682   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X38Y86.F2      net (fanout=1)        0.632   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X38Y86.CLK     Tckf        (-Th)    -0.438   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.898ns (2.729ns logic, 2.169ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     7.004ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      7.004ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y102.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X46Y108.G4     net (fanout=3)        1.251   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X46Y108.Y      Tilo                  0.616   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X36Y119.G2     net (fanout=9)        3.273   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X36Y119.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X31Y113.CLK    net (fanout=4)        0.724   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      7.004ns (1.756ns logic, 5.248ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.913ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.913ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y102.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X46Y108.G2     net (fanout=4)        1.189   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X46Y108.Y      Tilo                  0.616   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X36Y119.G2     net (fanout=9)        3.273   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X36Y119.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X31Y113.CLK    net (fanout=4)        0.724   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.913ns (1.727ns logic, 5.186ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.577ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.577ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y118.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X59Y123.F3     net (fanout=2)        0.884   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X59Y123.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X36Y119.G3     net (fanout=10)       2.195   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X36Y119.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X31Y113.CLK    net (fanout=4)        0.724   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.577ns (1.774ns logic, 3.803ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.442ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.442ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y102.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X48Y114.F4     net (fanout=5)        1.036   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X48Y114.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X36Y119.G4     net (fanout=10)       1.869   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X36Y119.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X31Y113.CLK    net (fanout=4)        0.724   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.442ns (1.813ns logic, 3.629ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.337ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.337ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y102.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X48Y114.F1     net (fanout=5)        1.006   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X48Y114.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X36Y119.G4     net (fanout=10)       1.869   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X36Y119.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X31Y113.CLK    net (fanout=4)        0.724   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.337ns (1.738ns logic, 3.599ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.233ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.233ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y103.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X45Y108.F3     net (fanout=10)       1.687   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X45Y108.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X36Y119.G1     net (fanout=1)        1.048   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X36Y119.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X31Y113.CLK    net (fanout=4)        0.724   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.233ns (1.774ns logic, 3.459ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.989ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.989ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y111.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X48Y114.F2     net (fanout=4)        0.658   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X48Y114.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X36Y119.G4     net (fanout=10)       1.869   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X36Y119.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X31Y113.CLK    net (fanout=4)        0.724   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.989ns (1.738ns logic, 3.251ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.965ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.965ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y111.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X48Y114.F3     net (fanout=5)        0.559   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X48Y114.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X36Y119.G4     net (fanout=10)       1.869   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X36Y119.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X31Y113.CLK    net (fanout=4)        0.724   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.965ns (1.813ns logic, 3.152ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.863ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.863ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y103.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X45Y108.F1     net (fanout=10)       1.392   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X45Y108.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X36Y119.G1     net (fanout=1)        1.048   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X36Y119.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X31Y113.CLK    net (fanout=4)        0.724   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.863ns (1.699ns logic, 3.164ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.589ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.589ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y110.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X45Y108.F2     net (fanout=10)       1.118   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X45Y108.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X36Y119.G1     net (fanout=1)        1.048   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X36Y119.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X31Y113.CLK    net (fanout=4)        0.724   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.589ns (1.699ns logic, 2.890ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.172ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.172ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y110.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X45Y108.F4     net (fanout=10)       0.626   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X45Y108.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X36Y119.G1     net (fanout=1)        1.048   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X36Y119.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X31Y113.CLK    net (fanout=4)        0.724   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.172ns (1.774ns logic, 2.398ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.198ns.
--------------------------------------------------------------------------------
Slack (setup paths):    13.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.198ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y152.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X83Y152.BY     net (fanout=7)        0.427   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X83Y152.CLK    Tdick                 0.247   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.198ns (0.771ns logic, 0.427ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------
Slack (hold path):      0.882ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y152.YQ     Tcko                  0.419   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X83Y152.BY     net (fanout=7)        0.341   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X83Y152.CLK    Tckdi       (-Th)    -0.122   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.541ns logic, 0.341ns route)
                                                       (61.3% logic, 38.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.569ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.049 - 0.062)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y8.YQ       Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y8.G2       net (fanout=1)        0.372   ftop/clkN210/locked_d
    SLICE_X55Y8.CLK      Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.569ns (1.197ns logic, 0.372ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y8.YQ       Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y8.BX       net (fanout=2)        0.745   ftop/clkN210/unlock2
    SLICE_X55Y8.CLK      Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.440ns (0.695ns logic, 0.745ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y8.YQ       Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y8.BX       net (fanout=2)        0.596   ftop/clkN210/unlock2
    SLICE_X55Y8.CLK      Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.481ns logic, 0.596ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.181ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.062 - 0.049)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y8.YQ       Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y8.G2       net (fanout=1)        0.298   ftop/clkN210/locked_d
    SLICE_X55Y8.CLK      Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.181ns (0.883ns logic, 0.298ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X76Y59.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X76Y59.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X76Y59.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X54Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X54Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X54Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13716 paths analyzed, 1965 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.606ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.567ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.306 - 0.345)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_38 to ftop/gbe0/gmac/txfun_inF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y199.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    SLICE_X101Y202.F2    net (fanout=5)        0.690   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
    SLICE_X101Y202.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X101Y202.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X101Y202.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X98Y198.F3     net (fanout=3)        0.496   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X98Y198.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y199.G3     net (fanout=7)        0.405   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X101Y200.F1    net (fanout=40)       1.318   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X101Y200.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N78
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<0>_SW0
    SLICE_X100Y201.SR    net (fanout=1)        0.923   ftop/gbe0/gmac/txfun_inF/N78
    SLICE_X100Y201.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<0>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.567ns (3.735ns logic, 3.832ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_1 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.515ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.306 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_1 to ftop/gbe0/gmac/txfun_inF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y198.XQ    Tcko                  0.495   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_1
    SLICE_X101Y202.BY    net (fanout=14)       1.017   ftop/gbe0/gmac/txfun_ptr<1>
    SLICE_X101Y202.Y     Tbyy                  0.649   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X98Y198.F3     net (fanout=3)        0.496   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X98Y198.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y199.G3     net (fanout=7)        0.405   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X101Y200.F1    net (fanout=40)       1.318   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X101Y200.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N78
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<0>_SW0
    SLICE_X100Y201.SR    net (fanout=1)        0.923   ftop/gbe0/gmac/txfun_inF/N78
    SLICE_X100Y201.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<0>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.515ns (3.356ns logic, 4.159ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.474ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.306 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y198.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X101Y203.BX    net (fanout=27)       0.833   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X101Y203.F5    Tbxf5                 0.524   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X101Y202.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X101Y202.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X98Y198.F3     net (fanout=3)        0.496   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X98Y198.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y199.G3     net (fanout=7)        0.405   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X101Y200.F1    net (fanout=40)       1.318   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X101Y200.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N78
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<0>_SW0
    SLICE_X100Y201.SR    net (fanout=1)        0.923   ftop/gbe0/gmac/txfun_inF/N78
    SLICE_X100Y201.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<0>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.474ns (3.499ns logic, 3.975ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.474ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.306 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y198.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X101Y202.BX    net (fanout=27)       0.833   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X101Y202.F5    Tbxf5                 0.524   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X101Y202.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X101Y202.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X98Y198.F3     net (fanout=3)        0.496   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X98Y198.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y199.G3     net (fanout=7)        0.405   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X101Y200.F1    net (fanout=40)       1.318   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X101Y200.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N78
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<0>_SW0
    SLICE_X100Y201.SR    net (fanout=1)        0.923   ftop/gbe0/gmac/txfun_inF/N78
    SLICE_X100Y201.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<0>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.474ns (3.499ns logic, 3.975ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.487ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.306 - 0.345)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y199.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X101Y203.G2    net (fanout=5)        0.682   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X101Y203.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X101Y202.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X101Y202.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X98Y198.F3     net (fanout=3)        0.496   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X98Y198.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y199.G3     net (fanout=7)        0.405   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X101Y200.F1    net (fanout=40)       1.318   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X101Y200.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N78
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<0>_SW0
    SLICE_X100Y201.SR    net (fanout=1)        0.923   ftop/gbe0/gmac/txfun_inF/N78
    SLICE_X100Y201.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<0>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.487ns (3.663ns logic, 3.824ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.477ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.309 - 0.345)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_38 to ftop/gbe0/gmac/txfun_inF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y199.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    SLICE_X101Y202.F2    net (fanout=5)        0.690   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
    SLICE_X101Y202.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X101Y202.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X101Y202.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X98Y198.F3     net (fanout=3)        0.496   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X98Y198.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y198.G4     net (fanout=7)        0.417   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y198.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X100Y202.F4    net (fanout=40)       1.118   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X100Y202.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<28>_SW0
    SLICE_X100Y203.SR    net (fanout=1)        0.982   ftop/gbe0/gmac/txfun_inF/N38
    SLICE_X100Y203.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                      7.477ns (3.774ns logic, 3.703ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_1 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.425ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.309 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_1 to ftop/gbe0/gmac/txfun_inF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y198.XQ    Tcko                  0.495   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_1
    SLICE_X101Y202.BY    net (fanout=14)       1.017   ftop/gbe0/gmac/txfun_ptr<1>
    SLICE_X101Y202.Y     Tbyy                  0.649   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X98Y198.F3     net (fanout=3)        0.496   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X98Y198.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y198.G4     net (fanout=7)        0.417   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y198.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X100Y202.F4    net (fanout=40)       1.118   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X100Y202.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<28>_SW0
    SLICE_X100Y203.SR    net (fanout=1)        0.982   ftop/gbe0/gmac/txfun_inF/N38
    SLICE_X100Y203.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                      7.425ns (3.395ns logic, 4.030ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.467ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.306 - 0.307)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_18 to ftop/gbe0/gmac/txfun_inF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y203.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    SLICE_X101Y203.F2    net (fanout=5)        0.662   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
    SLICE_X101Y203.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X101Y202.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X101Y202.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X98Y198.F3     net (fanout=3)        0.496   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X98Y198.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y199.G3     net (fanout=7)        0.405   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X101Y200.F1    net (fanout=40)       1.318   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X101Y200.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N78
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<0>_SW0
    SLICE_X100Y201.SR    net (fanout=1)        0.923   ftop/gbe0/gmac/txfun_inF/N78
    SLICE_X100Y201.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<0>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.467ns (3.663ns logic, 3.804ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.428ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.309 - 0.345)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_38 to ftop/gbe0/gmac/txfun_inF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y199.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    SLICE_X101Y202.F2    net (fanout=5)        0.690   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
    SLICE_X101Y202.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X101Y202.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X101Y202.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X98Y198.F3     net (fanout=3)        0.496   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X98Y198.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y199.G3     net (fanout=7)        0.405   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X100Y202.F1    net (fanout=40)       1.081   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X100Y202.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<28>_SW0
    SLICE_X100Y203.SR    net (fanout=1)        0.982   ftop/gbe0/gmac/txfun_inF/N38
    SLICE_X100Y203.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                      7.428ns (3.774ns logic, 3.654ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.386ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.605 - 0.673)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y150.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<9>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8
    SLICE_X103Y146.G1    net (fanout=3)        0.917   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<8>
    SLICE_X103Y146.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X103Y147.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X103Y147.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>114
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X102Y173.G2    net (fanout=4)        1.169   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X102Y173.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X102Y173.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X102Y173.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X103Y174.G1    net (fanout=3)        0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X103Y174.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and00001
    SLICE_X100Y172.CE    net (fanout=7)        0.996   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and0000
    SLICE_X100Y172.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      7.386ns (3.682ns logic, 3.704ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.386ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.605 - 0.673)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y150.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<9>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8
    SLICE_X103Y146.G1    net (fanout=3)        0.917   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<8>
    SLICE_X103Y146.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X103Y147.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X103Y147.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>114
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X102Y173.G2    net (fanout=4)        1.169   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X102Y173.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X102Y173.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X102Y173.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X103Y174.G1    net (fanout=3)        0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X103Y174.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and00001
    SLICE_X100Y172.CE    net (fanout=7)        0.996   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and0000
    SLICE_X100Y172.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      7.386ns (3.682ns logic, 3.704ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.279ns (Levels of Logic = 6)
  Clock Path Skew:      -0.174ns (0.310 - 0.484)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y169.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3
    SLICE_X101Y174.G3    net (fanout=7)        0.847   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
    SLICE_X101Y174.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X100Y178.G1    net (fanout=5)        0.648   ftop/gbe0/gmac/gmac/N17
    SLICE_X100Y178.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y183.F3    net (fanout=11)       0.386   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X99Y182.G2     net (fanout=3)        0.420   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X99Y182.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X99Y187.F3     net (fanout=9)        0.337   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X99Y187.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X101Y184.G1    net (fanout=4)        0.657   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X101Y184.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.279ns (3.984ns logic, 3.295ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_6 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.433ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.695 - 0.711)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_6 to ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y185.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_txData<6>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_6
    C26.O2               net (fanout=2)        2.230   ftop/gbe0/gmac/gmac/txRS_txData<6>
    C26.OTCLK2           Tioock                0.708   gmii_txd<6>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.433ns (1.203ns logic, 2.230ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.448ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.306 - 0.305)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_19 to ftop/gbe0/gmac/txfun_inF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y200.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_19
    SLICE_X101Y203.F3    net (fanout=5)        0.571   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
    SLICE_X101Y203.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X101Y202.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X101Y202.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X98Y198.F3     net (fanout=3)        0.496   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X98Y198.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y199.G3     net (fanout=7)        0.405   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X101Y200.F1    net (fanout=40)       1.318   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X101Y200.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N78
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<0>_SW0
    SLICE_X100Y201.SR    net (fanout=1)        0.923   ftop/gbe0/gmac/txfun_inF/N78
    SLICE_X100Y201.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<0>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.448ns (3.735ns logic, 3.713ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.384ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (0.309 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y198.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X101Y203.BX    net (fanout=27)       0.833   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X101Y203.F5    Tbxf5                 0.524   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X101Y202.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X101Y202.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X98Y198.F3     net (fanout=3)        0.496   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X98Y198.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y198.G4     net (fanout=7)        0.417   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y198.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X100Y202.F4    net (fanout=40)       1.118   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X100Y202.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<28>_SW0
    SLICE_X100Y203.SR    net (fanout=1)        0.982   ftop/gbe0/gmac/txfun_inF/N38
    SLICE_X100Y203.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                      7.384ns (3.538ns logic, 3.846ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.384ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (0.309 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y198.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X101Y202.BX    net (fanout=27)       0.833   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X101Y202.F5    Tbxf5                 0.524   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X101Y202.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X101Y202.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X98Y198.F3     net (fanout=3)        0.496   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X98Y198.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y198.G4     net (fanout=7)        0.417   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y198.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X100Y202.F4    net (fanout=40)       1.118   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X100Y202.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<28>_SW0
    SLICE_X100Y203.SR    net (fanout=1)        0.982   ftop/gbe0/gmac/txfun_inF/N38
    SLICE_X100Y203.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                      7.384ns (3.538ns logic, 3.846ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.397ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.309 - 0.345)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y199.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X101Y203.G2    net (fanout=5)        0.682   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X101Y203.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X101Y202.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X101Y202.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X98Y198.F3     net (fanout=3)        0.496   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X98Y198.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y198.G4     net (fanout=7)        0.417   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y198.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X100Y202.F4    net (fanout=40)       1.118   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X100Y202.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<28>_SW0
    SLICE_X100Y203.SR    net (fanout=1)        0.982   ftop/gbe0/gmac/txfun_inF/N38
    SLICE_X100Y203.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                      7.397ns (3.702ns logic, 3.695ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_1 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.376ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.309 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_1 to ftop/gbe0/gmac/txfun_inF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y198.XQ    Tcko                  0.495   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_1
    SLICE_X101Y202.BY    net (fanout=14)       1.017   ftop/gbe0/gmac/txfun_ptr<1>
    SLICE_X101Y202.Y     Tbyy                  0.649   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X98Y198.F3     net (fanout=3)        0.496   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X98Y198.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y199.G3     net (fanout=7)        0.405   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X100Y202.F1    net (fanout=40)       1.081   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X100Y202.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<28>_SW0
    SLICE_X100Y203.SR    net (fanout=1)        0.982   ftop/gbe0/gmac/txfun_inF/N38
    SLICE_X100Y203.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                      7.376ns (3.395ns logic, 3.981ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.288ns (Levels of Logic = 6)
  Clock Path Skew:      -0.125ns (0.310 - 0.435)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y177.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8
    SLICE_X100Y180.F3    net (fanout=11)       1.122   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
    SLICE_X100Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X100Y178.G3    net (fanout=10)       0.342   ftop/gbe0/gmac/gmac/N34
    SLICE_X100Y178.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y183.F3    net (fanout=11)       0.386   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X99Y182.G2     net (fanout=3)        0.420   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X99Y182.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X99Y187.F3     net (fanout=9)        0.337   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X99Y187.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X101Y184.G1    net (fanout=4)        0.657   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X101Y184.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.288ns (4.024ns logic, 3.264ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.399ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.662 - 0.673)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y150.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<9>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8
    SLICE_X103Y146.G1    net (fanout=3)        0.917   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<8>
    SLICE_X103Y146.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X103Y147.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X103Y147.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>114
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X102Y173.G2    net (fanout=4)        1.169   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X102Y173.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X102Y173.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X102Y173.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X103Y174.G1    net (fanout=3)        0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X103Y174.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and00001
    SLICE_X103Y175.CE    net (fanout=7)        1.009   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and0000
    SLICE_X103Y175.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      7.399ns (3.682ns logic, 3.717ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.700ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data1_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (0.491 - 0.396)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_9 to ftop/gbe0/gmac/rxfun_inF/data1_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y146.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac_rx_get<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_9
    SLICE_X111Y146.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/gmac_rx_get<9>
    SLICE_X111Y146.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_inF/data1_reg<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data1_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.810ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.558 - 0.450)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_9 to ftop/gbe0/gmac/rxfun_outF/data1_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y133.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<9>
                                                       ftop/gbe0/gmac/rxfun_sr_9
    SLICE_X111Y132.BX    net (fanout=3)        0.331   ftop/gbe0/gmac/rxfun_sr<9>
    SLICE_X111Y132.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<29>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_29
    -------------------------------------------------  ---------------------------
    Total                                      0.810ns (0.479ns logic, 0.331ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.709ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.469 - 0.376)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y115.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X110Y114.G2    net (fanout=43)       0.407   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X110Y114.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.395ns logic, 0.407ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.709ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.469 - 0.376)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y115.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X110Y114.G2    net (fanout=43)       0.407   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X110Y114.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.395ns logic, 0.407ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.725ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_13 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 0)
  Clock Path Skew:      0.115ns (0.776 - 0.661)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_13 to ftop/gbe0/gmac/rxfun_outF/data1_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y137.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<13>
                                                       ftop/gbe0/gmac/rxfun_sr_13
    SLICE_X112Y134.BX    net (fanout=3)        0.342   ftop/gbe0/gmac/rxfun_sr<13>
    SLICE_X112Y134.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_outF/data1_reg<13>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.498ns logic, 0.342ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.730ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.813ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.585 - 0.502)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y190.XQ     Tcko                  0.396   ftop/gbe0/gmac/txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr1_3
    SLICE_X86Y193.BX     net (fanout=2)        0.315   ftop/gbe0/gmac/txF/dGDeqPtr1<3>
    SLICE_X86Y193.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.813ns (0.498ns logic, 0.315ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.742ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.010 - 0.007)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_1 to ftop/gbe0/gmac/txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y188.XQ     Tcko                  0.396   ftop/gbe0/gmac/txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_1
    SLICE_X89Y190.BX     net (fanout=1)        0.284   ftop/gbe0/gmac/txF/dSyncReg1<1>
    SLICE_X89Y190.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.742ns (0.458ns logic, 0.284ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.850ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.558 - 0.450)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_9 to ftop/gbe0/gmac/rxfun_sr_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y133.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<9>
                                                       ftop/gbe0/gmac/rxfun_sr_9
    SLICE_X110Y132.BX    net (fanout=3)        0.331   ftop/gbe0/gmac/rxfun_sr<9>
    SLICE_X110Y132.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_sr<19>
                                                       ftop/gbe0/gmac/rxfun_sr_19
    -------------------------------------------------  ---------------------------
    Total                                      0.850ns (0.519ns logic, 0.331ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.018 - 0.015)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y188.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    SLICE_X93Y189.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X93Y189.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.433 - 0.376)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y115.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X106Y114.G2    net (fanout=43)       0.407   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X106Y114.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.395ns logic, 0.407ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.433 - 0.376)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y115.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X106Y114.G2    net (fanout=43)       0.407   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X106Y114.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.395ns logic, 0.407ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.750ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.469 - 0.376)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y115.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_0
    SLICE_X110Y114.G1    net (fanout=40)       0.425   ftop/gbe0/gmac/rxF/sGEnqPtr<0>
    SLICE_X110Y114.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.418ns logic, 0.425ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.750ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.469 - 0.376)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y115.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_0
    SLICE_X110Y114.G1    net (fanout=40)       0.425   ftop/gbe0/gmac/rxF/sGEnqPtr<0>
    SLICE_X110Y114.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.418ns logic, 0.425ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.753ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_12 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.752ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.049 - 0.050)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_12 to ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y134.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<12>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_12
    SLICE_X112Y131.BY    net (fanout=2)        0.463   ftop/gbe0/gmac/rxfun_outF_D_OUT<12>
    SLICE_X112Y131.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<12>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (0.289ns logic, 0.463ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.754ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_12 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.753ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.049 - 0.050)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_12 to ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y134.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<12>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_12
    SLICE_X112Y131.BY    net (fanout=2)        0.463   ftop/gbe0/gmac/rxfun_outF_D_OUT<12>
    SLICE_X112Y131.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<12>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.753ns (0.290ns logic, 0.463ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.757ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.008 - 0.010)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y188.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    SLICE_X95Y186.BX     net (fanout=1)        0.297   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X95Y186.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.458ns logic, 0.297ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.760ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_25 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.326 - 0.251)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_25 to ftop/gbe0/gmac/txfun_inF/data1_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y194.XQ     Tcko                  0.417   ftop/gbe0/gmac/txF_dD_OUT<25>
                                                       ftop/gbe0/gmac/txF/dDoutReg_25
    SLICE_X92Y194.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/txF_dD_OUT<25>
    SLICE_X92Y194.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txfun_inF/data1_reg<25>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.519ns logic, 0.316ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_5 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.812 - 0.748)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_5 to ftop/gbe0/gmac/rxfun_outF/data1_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y136.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_inF_D_OUT<5>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_5
    SLICE_X111Y134.BX    net (fanout=4)        0.356   ftop/gbe0/gmac/rxfun_inF_D_OUT<5>
    SLICE_X111Y134.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<35>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_35
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.481ns logic, 0.356ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_0 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.759ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.006 - 0.021)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_0 to ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y125.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_0
    SLICE_X112Y120.BY    net (fanout=2)        0.472   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
    SLICE_X112Y120.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.759ns (0.287ns logic, 0.472ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_0 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.760ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.006 - 0.021)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_0 to ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y125.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_0
    SLICE_X112Y120.BY    net (fanout=2)        0.472   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
    SLICE_X112Y120.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.288ns logic, 0.472ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_4/SR
  Location pin: SLICE_X86Y196.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_4/SR
  Location pin: SLICE_X86Y196.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst/reset_hold<0>/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_0/SR
  Location pin: SLICE_X102Y151.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst/reset_hold<0>/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_0/SR
  Location pin: SLICE_X102Y151.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst_OUT_RST_N/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_1/SR
  Location pin: SLICE_X108Y151.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst_OUT_RST_N/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_1/SR
  Location pin: SLICE_X108Y151.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X86Y191.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X86Y191.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X102Y175.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X102Y175.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X102Y175.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X102Y175.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxOper_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxOper/dSyncReg2/SR
  Location pin: SLICE_X112Y173.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxOper_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxOper/dSyncReg2/SR
  Location pin: SLICE_X112Y173.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1/SR
  Location pin: SLICE_X104Y152.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1/SR
  Location pin: SLICE_X104Y152.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_0/SR
  Location pin: SLICE_X104Y152.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_0/SR
  Location pin: SLICE_X104Y152.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3/SR
  Location pin: SLICE_X100Y156.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3/SR
  Location pin: SLICE_X100Y156.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2541 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.643ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.584ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.614 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y157.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X109Y171.G2    net (fanout=4)        1.591   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X109Y171.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y167.G4    net (fanout=25)       0.804   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y167.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y167.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y167.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X110Y177.F4    net (fanout=2)        0.529   ftop/gbe0/gmac/gmac/N30
    SLICE_X110Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y186.CE    net (fanout=2)        1.509   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y186.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      7.584ns (3.130ns logic, 4.454ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.584ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.614 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y157.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X109Y171.G2    net (fanout=4)        1.591   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X109Y171.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y167.G4    net (fanout=25)       0.804   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y167.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y167.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y167.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X110Y177.F4    net (fanout=2)        0.529   ftop/gbe0/gmac/gmac/N30
    SLICE_X110Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y186.CE    net (fanout=2)        1.509   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y186.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      7.584ns (3.130ns logic, 4.454ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.189ns (Levels of Logic = 4)
  Clock Path Skew:      -0.108ns (0.614 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y151.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X109Y171.G3    net (fanout=5)        1.196   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X109Y171.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y167.G4    net (fanout=25)       0.804   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y167.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y167.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y167.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X110Y177.F4    net (fanout=2)        0.529   ftop/gbe0/gmac/gmac/N30
    SLICE_X110Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y186.CE    net (fanout=2)        1.509   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y186.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      7.189ns (3.130ns logic, 4.059ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.189ns (Levels of Logic = 4)
  Clock Path Skew:      -0.108ns (0.614 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y151.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X109Y171.G3    net (fanout=5)        1.196   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X109Y171.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y167.G4    net (fanout=25)       0.804   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y167.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y167.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y167.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X110Y177.F4    net (fanout=2)        0.529   ftop/gbe0/gmac/gmac/N30
    SLICE_X110Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y186.CE    net (fanout=2)        1.509   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y186.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      7.189ns (3.130ns logic, 4.059ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.132ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.603 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y157.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X109Y171.G2    net (fanout=4)        1.591   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X109Y171.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y167.G4    net (fanout=25)       0.804   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y167.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y167.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y167.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X110Y177.F4    net (fanout=2)        0.529   ftop/gbe0/gmac/gmac/N30
    SLICE_X110Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X105Y186.CE    net (fanout=2)        1.057   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X105Y186.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      7.132ns (3.130ns logic, 4.002ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.132ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.603 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y157.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X109Y171.G2    net (fanout=4)        1.591   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X109Y171.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y167.G4    net (fanout=25)       0.804   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y167.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y167.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y167.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X110Y177.F4    net (fanout=2)        0.529   ftop/gbe0/gmac/gmac/N30
    SLICE_X110Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X105Y186.CE    net (fanout=2)        1.057   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X105Y186.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      7.132ns (3.130ns logic, 4.002ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.064ns (Levels of Logic = 5)
  Clock Path Skew:      -0.131ns (0.617 - 0.748)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y177.G3    net (fanout=4)        0.648   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y177.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y177.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.G4    net (fanout=2)        0.357   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y157.G2    net (fanout=11)       2.317   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y157.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X110Y148.BY    net (fanout=1)        0.919   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X110Y148.CLK   Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.064ns (2.801ns logic, 4.263ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.063ns (Levels of Logic = 5)
  Clock Path Skew:      -0.131ns (0.617 - 0.748)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y177.G3    net (fanout=4)        0.648   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y177.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y177.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.G4    net (fanout=2)        0.357   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y157.G2    net (fanout=11)       2.317   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y157.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X110Y148.BY    net (fanout=1)        0.919   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X110Y148.CLK   Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.063ns (2.800ns logic, 4.263ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.008ns (Levels of Logic = 5)
  Clock Path Skew:      -0.127ns (0.621 - 0.748)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y177.G3    net (fanout=4)        0.648   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y177.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y177.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.G4    net (fanout=2)        0.357   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y157.F2    net (fanout=11)       2.281   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y157.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X110Y153.BY    net (fanout=1)        0.914   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X110Y153.CLK   Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.008ns (2.786ns logic, 4.222ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.007ns (Levels of Logic = 5)
  Clock Path Skew:      -0.127ns (0.621 - 0.748)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y177.G3    net (fanout=4)        0.648   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y177.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y177.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.G4    net (fanout=2)        0.357   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y157.F2    net (fanout=11)       2.281   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y157.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X110Y153.BY    net (fanout=1)        0.914   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X110Y153.CLK   Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.007ns (2.785ns logic, 4.222ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.007ns (Levels of Logic = 5)
  Clock Path Skew:      -0.103ns (0.645 - 0.748)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y177.G3    net (fanout=4)        0.648   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y177.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y177.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.G4    net (fanout=2)        0.357   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y156.F3    net (fanout=11)       2.251   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y156.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>1
    SLICE_X110Y156.BY    net (fanout=1)        0.982   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
    SLICE_X110Y156.CLK   Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.007ns (2.747ns logic, 4.260ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.006ns (Levels of Logic = 5)
  Clock Path Skew:      -0.103ns (0.645 - 0.748)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y177.G3    net (fanout=4)        0.648   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y177.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y177.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.G4    net (fanout=2)        0.357   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y156.F3    net (fanout=11)       2.251   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y156.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>1
    SLICE_X110Y156.BY    net (fanout=1)        0.982   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
    SLICE_X110Y156.CLK   Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.006ns (2.746ns logic, 4.260ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.817ns (Levels of Logic = 5)
  Clock Path Skew:      -0.131ns (0.617 - 0.748)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y177.G3    net (fanout=4)        0.648   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y177.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y177.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.G4    net (fanout=2)        0.357   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y152.G2    net (fanout=11)       2.075   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y152.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X110Y149.BY    net (fanout=1)        0.914   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X110Y149.CLK   Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.817ns (2.801ns logic, 4.016ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.816ns (Levels of Logic = 5)
  Clock Path Skew:      -0.131ns (0.617 - 0.748)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y177.G3    net (fanout=4)        0.648   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y177.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y177.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.G4    net (fanout=2)        0.357   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y152.G2    net (fanout=11)       2.075   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y152.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X110Y149.BY    net (fanout=1)        0.914   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X110Y149.CLK   Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.816ns (2.800ns logic, 4.016ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.798ns (Levels of Logic = 5)
  Clock Path Skew:      -0.131ns (0.617 - 0.748)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y177.G2    net (fanout=2)        0.379   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y177.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y177.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.G4    net (fanout=2)        0.357   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y157.G2    net (fanout=11)       2.317   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y157.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X110Y148.BY    net (fanout=1)        0.919   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X110Y148.CLK   Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.798ns (2.804ns logic, 3.994ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.797ns (Levels of Logic = 5)
  Clock Path Skew:      -0.131ns (0.617 - 0.748)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y177.G2    net (fanout=2)        0.379   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y177.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y177.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.G4    net (fanout=2)        0.357   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y157.G2    net (fanout=11)       2.317   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y157.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X110Y148.BY    net (fanout=1)        0.919   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X110Y148.CLK   Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.797ns (2.803ns logic, 3.994ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.778ns (Levels of Logic = 5)
  Clock Path Skew:      -0.134ns (0.614 - 0.748)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y177.G3    net (fanout=4)        0.648   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y177.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y177.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.G4    net (fanout=2)        0.357   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y152.F2    net (fanout=11)       2.039   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y152.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X110Y150.BY    net (fanout=1)        0.926   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X110Y150.CLK   Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.778ns (2.786ns logic, 3.992ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.777ns (Levels of Logic = 5)
  Clock Path Skew:      -0.134ns (0.614 - 0.748)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y177.G3    net (fanout=4)        0.648   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y177.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y177.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.G4    net (fanout=2)        0.357   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y152.F2    net (fanout=11)       2.039   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y152.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X110Y150.BY    net (fanout=1)        0.926   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X110Y150.CLK   Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.777ns (2.785ns logic, 3.992ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.742ns (Levels of Logic = 5)
  Clock Path Skew:      -0.127ns (0.621 - 0.748)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y177.G2    net (fanout=2)        0.379   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y177.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y177.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.G4    net (fanout=2)        0.357   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y157.F2    net (fanout=11)       2.281   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y157.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X110Y153.BY    net (fanout=1)        0.914   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X110Y153.CLK   Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.742ns (2.789ns logic, 3.953ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.741ns (Levels of Logic = 5)
  Clock Path Skew:      -0.127ns (0.621 - 0.748)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y177.G2    net (fanout=2)        0.379   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y177.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y177.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.G4    net (fanout=2)        0.357   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y157.F2    net (fanout=11)       2.281   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y157.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X110Y153.BY    net (fanout=1)        0.914   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X110Y153.CLK   Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.741ns (2.788ns logic, 3.953ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.722ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.783ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.436 - 0.375)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y154.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    SLICE_X111Y153.BX    net (fanout=2)        0.325   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
    SLICE_X111Y153.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.458ns logic, 0.325ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.728ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.464 - 0.392)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y157.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    SLICE_X110Y157.BX    net (fanout=2)        0.302   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
    SLICE_X110Y157.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.498ns logic, 0.302ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.761ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.033 - 0.028)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y170.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X107Y171.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X107Y171.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_1 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y156.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxData<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_1
    SLICE_X111Y157.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxData<1>
    SLICE_X111Y157.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.458ns logic, 0.318ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.850ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.451 - 0.375)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y155.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    SLICE_X111Y154.BX    net (fanout=5)        0.371   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
    SLICE_X111Y154.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    -------------------------------------------------  ---------------------------
    Total                                      0.850ns (0.479ns logic, 0.371ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.794ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.018 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y154.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_37
    SLICE_X113Y155.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
    SLICE_X113Y155.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.479ns logic, 0.318ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.868ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.436 - 0.375)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y154.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_10
    SLICE_X111Y153.BY    net (fanout=2)        0.327   ftop/gbe0/gmac/gmac/rxRS_rxPipe<10>
    SLICE_X111Y153.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (0.541ns logic, 0.327ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.810ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.464 - 0.392)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y157.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    SLICE_X110Y157.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxPipe<22>
    SLICE_X110Y157.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.556ns logic, 0.326ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.018 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_3 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y154.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_3
    SLICE_X112Y155.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxData<3>
    SLICE_X112Y155.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_3
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.498ns logic, 0.316ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.813ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.026 - 0.023)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y157.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_39
    SLICE_X112Y156.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
    SLICE_X112Y156.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.498ns logic, 0.318ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.840ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.832ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.014 - 0.022)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y157.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    SLICE_X104Y154.BX    net (fanout=2)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
    SLICE_X104Y154.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.832ns (0.519ns logic, 0.313ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.849ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.026 - 0.021)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y175.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X107Y174.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X107Y174.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.872ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.026 - 0.029)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y159.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_12
    SLICE_X104Y156.BY    net (fanout=2)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxPipe<12>
    SLICE_X104Y156.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.874ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.877ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.023 - 0.020)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y154.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    SLICE_X111Y155.BX    net (fanout=2)        0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
    SLICE_X111Y155.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.877ns (0.458ns logic, 0.419ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.877ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_0 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y156.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxData<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_0
    SLICE_X111Y157.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/gmac/rxRS_rxData<0>
    SLICE_X111Y157.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_0
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.541ns logic, 0.341ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.879ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_32 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.023 - 0.020)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_32 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y154.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_32
    SLICE_X111Y155.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/gmac/rxRS_rxPipe<32>
    SLICE_X111Y155.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_40
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.541ns logic, 0.341ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.887ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_24 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.963ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.451 - 0.375)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_24 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y155.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_24
    SLICE_X111Y154.BY    net (fanout=7)        0.364   ftop/gbe0/gmac/gmac/rxRS_rxPipe<24>
    SLICE_X111Y154.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_32
    -------------------------------------------------  ---------------------------
    Total                                      0.963ns (0.599ns logic, 0.364ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.460 - 0.360)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y159.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_15
    SLICE_X109Y157.BX    net (fanout=2)        0.518   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
    SLICE_X109Y157.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.479ns logic, 0.518ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.898ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.008 - 0.007)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y153.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    SLICE_X110Y152.BY    net (fanout=2)        0.342   ftop/gbe0/gmac/gmac/rxRS_rxPipe<18>
    SLICE_X110Y152.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.898ns (0.556ns logic, 0.342ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.898ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y153.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    SLICE_X113Y152.BX    net (fanout=2)        0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
    SLICE_X113Y152.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.898ns (0.479ns logic, 0.419ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X108Y166.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X108Y166.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X108Y166.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X108Y166.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X110Y168.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X110Y168.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X110Y168.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X110Y168.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X108Y167.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X108Y167.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X108Y167.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X108Y167.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X106Y170.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X106Y170.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X106Y170.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X106Y170.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X106Y161.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X106Y161.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X106Y161.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X106Y161.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.816ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.586ns (Levels of Logic = 0)
  Clock Path Skew:      -5.230ns (-1.411 - 3.819)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y59.YQ      Tcko                  0.596   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X77Y60.SR      net (fanout=3)        0.557   ftop/clkN210/rstInD
    SLICE_X77Y60.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.586ns (1.029ns logic, 0.557ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      4.917ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.213ns (Levels of Logic = 0)
  Clock Path Skew:      -3.704ns (-0.649 - 3.055)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y59.YQ      Tcko                  0.477   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X77Y60.SR      net (fanout=3)        0.446   ftop/clkN210/rstInD
    SLICE_X77Y60.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (0.767ns logic, 0.446ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X77Y60.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X77Y60.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X77Y60.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2888075 paths analyzed, 50016 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.105ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.907ns (Levels of Logic = 14)
  Clock Path Skew:      -0.198ns (0.449 - 0.647)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y61.XQ      Tcko                  0.521   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X68Y66.G4      net (fanout=47)       2.375   ftop/cp/cpReq<36>
    SLICE_X68Y66.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X68Y66.F1      net (fanout=12)       0.426   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X68Y66.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X58Y62.G3      net (fanout=11)       1.218   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X58Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y67.G3      net (fanout=9)        0.576   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y67.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X45Y68.G1      net (fanout=34)       1.386   ftop/cp/N204
    SLICE_X45Y68.Y       Tilo                  0.561   ftop/cp/wci_respF_4_D_OUT<28>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X61Y68.F2      net (fanout=9)        1.085   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X61Y68.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.XB      Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y75.G2      net (fanout=12)       1.371   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y75.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X77Y77.G2      net (fanout=7)        0.359   ftop/cp/cpRespF_ENQ
    SLICE_X77Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X79Y84.F2      net (fanout=40)       1.705   ftop/cp/cpRespF/d0h
    SLICE_X79Y84.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<7>
                                                       ftop/cp/cpRespF/data0_reg_or0000<7>_SW0
    SLICE_X78Y85.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N4
    SLICE_X78Y85.CLK     Tsrck                 0.433   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     18.907ns (7.465ns logic, 11.442ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.826ns (Levels of Logic = 14)
  Clock Path Skew:      -0.198ns (0.449 - 0.647)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y61.XQ      Tcko                  0.521   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X68Y66.G4      net (fanout=47)       2.375   ftop/cp/cpReq<36>
    SLICE_X68Y66.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X67Y66.G4      net (fanout=12)       0.540   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X67Y66.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X58Y62.G2      net (fanout=11)       1.063   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X58Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y67.G3      net (fanout=9)        0.576   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y67.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X45Y68.G1      net (fanout=34)       1.386   ftop/cp/N204
    SLICE_X45Y68.Y       Tilo                  0.561   ftop/cp/wci_respF_4_D_OUT<28>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X61Y68.F2      net (fanout=9)        1.085   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X61Y68.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.XB      Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y75.G2      net (fanout=12)       1.371   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y75.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X77Y77.G2      net (fanout=7)        0.359   ftop/cp/cpRespF_ENQ
    SLICE_X77Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X79Y84.F2      net (fanout=40)       1.705   ftop/cp/cpRespF/d0h
    SLICE_X79Y84.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<7>
                                                       ftop/cp/cpRespF/data0_reg_or0000<7>_SW0
    SLICE_X78Y85.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N4
    SLICE_X78Y85.CLK     Tsrck                 0.433   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     18.826ns (7.425ns logic, 11.401ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.832ns (Levels of Logic = 14)
  Clock Path Skew:      -0.143ns (0.504 - 0.647)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y61.XQ      Tcko                  0.521   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X68Y66.G4      net (fanout=47)       2.375   ftop/cp/cpReq<36>
    SLICE_X68Y66.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X68Y66.F1      net (fanout=12)       0.426   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X68Y66.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X58Y62.G3      net (fanout=11)       1.218   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X58Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y67.G3      net (fanout=9)        0.576   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y67.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X45Y68.G1      net (fanout=34)       1.386   ftop/cp/N204
    SLICE_X45Y68.Y       Tilo                  0.561   ftop/cp/wci_respF_4_D_OUT<28>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X61Y68.F2      net (fanout=9)        1.085   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X61Y68.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.XB      Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y75.G2      net (fanout=12)       1.371   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y75.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X77Y77.G2      net (fanout=7)        0.359   ftop/cp/cpRespF_ENQ
    SLICE_X77Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y69.F4      net (fanout=40)       1.540   ftop/cp/cpRespF/d0h
    SLICE_X84Y69.X       Tilo                  0.601   ftop/cp/cpRespF/N36
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X84Y68.SR      net (fanout=1)        0.992   ftop/cp/cpRespF/N36
    SLICE_X84Y68.CLK     Tsrck                 0.433   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     18.832ns (7.504ns logic, 11.328ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.702ns (Levels of Logic = 16)
  Clock Path Skew:      -0.198ns (0.449 - 0.647)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y61.XQ      Tcko                  0.521   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X68Y66.G4      net (fanout=47)       2.375   ftop/cp/cpReq<36>
    SLICE_X68Y66.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X67Y66.G4      net (fanout=12)       0.540   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X67Y66.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X59Y58.G1      net (fanout=11)       1.559   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X59Y58.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X59Y63.G2      net (fanout=10)       0.372   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X59Y63.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y57.G1      net (fanout=35)       0.747   ftop/cp/N203
    SLICE_X56Y57.Y       Tilo                  0.616   ftop/cp/N274
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X61Y66.G1      net (fanout=7)        1.120   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T
    SLICE_X61Y66.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y68.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y68.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.XB      Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y75.G2      net (fanout=12)       1.371   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y75.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X77Y77.G2      net (fanout=7)        0.359   ftop/cp/cpRespF_ENQ
    SLICE_X77Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X79Y84.F2      net (fanout=40)       1.705   ftop/cp/cpRespF/d0h
    SLICE_X79Y84.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<7>
                                                       ftop/cp/cpRespF/data0_reg_or0000<7>_SW0
    SLICE_X78Y85.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N4
    SLICE_X78Y85.CLK     Tsrck                 0.433   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     18.702ns (7.613ns logic, 11.089ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.751ns (Levels of Logic = 14)
  Clock Path Skew:      -0.143ns (0.504 - 0.647)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y61.XQ      Tcko                  0.521   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X68Y66.G4      net (fanout=47)       2.375   ftop/cp/cpReq<36>
    SLICE_X68Y66.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X67Y66.G4      net (fanout=12)       0.540   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X67Y66.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X58Y62.G2      net (fanout=11)       1.063   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X58Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y67.G3      net (fanout=9)        0.576   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y67.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X45Y68.G1      net (fanout=34)       1.386   ftop/cp/N204
    SLICE_X45Y68.Y       Tilo                  0.561   ftop/cp/wci_respF_4_D_OUT<28>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X61Y68.F2      net (fanout=9)        1.085   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X61Y68.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.XB      Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y75.G2      net (fanout=12)       1.371   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y75.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X77Y77.G2      net (fanout=7)        0.359   ftop/cp/cpRespF_ENQ
    SLICE_X77Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y69.F4      net (fanout=40)       1.540   ftop/cp/cpRespF/d0h
    SLICE_X84Y69.X       Tilo                  0.601   ftop/cp/cpRespF/N36
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X84Y68.SR      net (fanout=1)        0.992   ftop/cp/cpRespF/N36
    SLICE_X84Y68.CLK     Tsrck                 0.433   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     18.751ns (7.464ns logic, 11.287ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.600ns (Levels of Logic = 14)
  Clock Path Skew:      -0.177ns (0.470 - 0.647)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y61.XQ      Tcko                  0.521   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X68Y66.G4      net (fanout=47)       2.375   ftop/cp/cpReq<36>
    SLICE_X68Y66.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X68Y66.F1      net (fanout=12)       0.426   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X68Y66.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X58Y62.G3      net (fanout=11)       1.218   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X58Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y67.G3      net (fanout=9)        0.576   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y67.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X45Y68.G1      net (fanout=34)       1.386   ftop/cp/N204
    SLICE_X45Y68.Y       Tilo                  0.561   ftop/cp/wci_respF_4_D_OUT<28>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X61Y68.F2      net (fanout=9)        1.085   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X61Y68.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.XB      Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y75.G2      net (fanout=12)       1.371   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y75.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X77Y77.G2      net (fanout=7)        0.359   ftop/cp/cpRespF_ENQ
    SLICE_X77Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y83.F3      net (fanout=40)       1.147   ftop/cp/cpRespF/d0h
    SLICE_X84Y83.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<4>
                                                       ftop/cp/cpRespF/data0_reg_or0000<4>_SW0
    SLICE_X84Y82.SR      net (fanout=1)        1.153   ftop/cp/cpRespF/N10
    SLICE_X84Y82.CLK     Tsrck                 0.433   ftop/cp_server_response_get<4>
                                                       ftop/cp/cpRespF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     18.600ns (7.504ns logic, 11.096ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.627ns (Levels of Logic = 16)
  Clock Path Skew:      -0.143ns (0.504 - 0.647)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y61.XQ      Tcko                  0.521   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X68Y66.G4      net (fanout=47)       2.375   ftop/cp/cpReq<36>
    SLICE_X68Y66.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X67Y66.G4      net (fanout=12)       0.540   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X67Y66.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X59Y58.G1      net (fanout=11)       1.559   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X59Y58.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X59Y63.G2      net (fanout=10)       0.372   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X59Y63.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y57.G1      net (fanout=35)       0.747   ftop/cp/N203
    SLICE_X56Y57.Y       Tilo                  0.616   ftop/cp/N274
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X61Y66.G1      net (fanout=7)        1.120   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T
    SLICE_X61Y66.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y68.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y68.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.XB      Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y75.G2      net (fanout=12)       1.371   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y75.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X77Y77.G2      net (fanout=7)        0.359   ftop/cp/cpRespF_ENQ
    SLICE_X77Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y69.F4      net (fanout=40)       1.540   ftop/cp/cpRespF/d0h
    SLICE_X84Y69.X       Tilo                  0.601   ftop/cp/cpRespF/N36
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X84Y68.SR      net (fanout=1)        0.992   ftop/cp/cpRespF/N36
    SLICE_X84Y68.CLK     Tsrck                 0.433   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     18.627ns (7.652ns logic, 10.975ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.606ns (Levels of Logic = 14)
  Clock Path Skew:      -0.157ns (0.490 - 0.647)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y61.XQ      Tcko                  0.521   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X68Y66.G4      net (fanout=47)       2.375   ftop/cp/cpReq<36>
    SLICE_X68Y66.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X68Y66.F1      net (fanout=12)       0.426   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X68Y66.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X58Y62.G3      net (fanout=11)       1.218   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X58Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y67.G3      net (fanout=9)        0.576   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y67.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X45Y68.G1      net (fanout=34)       1.386   ftop/cp/N204
    SLICE_X45Y68.Y       Tilo                  0.561   ftop/cp/wci_respF_4_D_OUT<28>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X61Y68.F2      net (fanout=9)        1.085   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X61Y68.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.XB      Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y75.G2      net (fanout=12)       1.371   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y75.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X77Y77.G2      net (fanout=7)        0.359   ftop/cp/cpRespF_ENQ
    SLICE_X77Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X82Y74.F4      net (fanout=40)       1.771   ftop/cp/cpRespF/d0h
    SLICE_X82Y74.X       Tilo                  0.601   ftop/cp/cpRespF/N42
                                                       ftop/cp/cpRespF/data0_reg_or0000<26>_SW0
    SLICE_X83Y74.SR      net (fanout=1)        0.535   ftop/cp/cpRespF/N42
    SLICE_X83Y74.CLK     Tsrck                 0.433   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     18.606ns (7.504ns logic, 11.102ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.619ns (Levels of Logic = 14)
  Clock Path Skew:      -0.143ns (0.504 - 0.647)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y61.XQ      Tcko                  0.521   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X68Y66.G4      net (fanout=47)       2.375   ftop/cp/cpReq<36>
    SLICE_X68Y66.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X68Y66.F1      net (fanout=12)       0.426   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X68Y66.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X58Y62.G3      net (fanout=11)       1.218   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X58Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y67.G3      net (fanout=9)        0.576   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y67.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X45Y68.G1      net (fanout=34)       1.386   ftop/cp/N204
    SLICE_X45Y68.Y       Tilo                  0.561   ftop/cp/wci_respF_4_D_OUT<28>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X61Y68.F2      net (fanout=9)        1.085   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X61Y68.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.XB      Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y75.G2      net (fanout=12)       1.371   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y75.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X77Y77.G2      net (fanout=7)        0.359   ftop/cp/cpRespF_ENQ
    SLICE_X77Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y69.G3      net (fanout=40)       1.769   ftop/cp/cpRespF/d0h
    SLICE_X84Y69.Y       Tilo                  0.616   ftop/cp/cpRespF/N36
                                                       ftop/cp/cpRespF/data0_reg_or0000<36>_SW0
    SLICE_X85Y68.SR      net (fanout=1)        0.535   ftop/cp/cpRespF/N20
    SLICE_X85Y68.CLK     Tsrck                 0.433   ftop/cp_server_response_get<36>
                                                       ftop/cp/cpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     18.619ns (7.519ns logic, 11.100ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.519ns (Levels of Logic = 14)
  Clock Path Skew:      -0.177ns (0.470 - 0.647)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y61.XQ      Tcko                  0.521   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X68Y66.G4      net (fanout=47)       2.375   ftop/cp/cpReq<36>
    SLICE_X68Y66.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X67Y66.G4      net (fanout=12)       0.540   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X67Y66.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X58Y62.G2      net (fanout=11)       1.063   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X58Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y67.G3      net (fanout=9)        0.576   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y67.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X45Y68.G1      net (fanout=34)       1.386   ftop/cp/N204
    SLICE_X45Y68.Y       Tilo                  0.561   ftop/cp/wci_respF_4_D_OUT<28>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X61Y68.F2      net (fanout=9)        1.085   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X61Y68.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.XB      Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y75.G2      net (fanout=12)       1.371   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y75.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X77Y77.G2      net (fanout=7)        0.359   ftop/cp/cpRespF_ENQ
    SLICE_X77Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y83.F3      net (fanout=40)       1.147   ftop/cp/cpRespF/d0h
    SLICE_X84Y83.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<4>
                                                       ftop/cp/cpRespF/data0_reg_or0000<4>_SW0
    SLICE_X84Y82.SR      net (fanout=1)        1.153   ftop/cp/cpRespF/N10
    SLICE_X84Y82.CLK     Tsrck                 0.433   ftop/cp_server_response_get<4>
                                                       ftop/cp/cpRespF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     18.519ns (7.464ns logic, 11.055ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.525ns (Levels of Logic = 14)
  Clock Path Skew:      -0.157ns (0.490 - 0.647)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y61.XQ      Tcko                  0.521   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X68Y66.G4      net (fanout=47)       2.375   ftop/cp/cpReq<36>
    SLICE_X68Y66.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X67Y66.G4      net (fanout=12)       0.540   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X67Y66.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X58Y62.G2      net (fanout=11)       1.063   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X58Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y67.G3      net (fanout=9)        0.576   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y67.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X45Y68.G1      net (fanout=34)       1.386   ftop/cp/N204
    SLICE_X45Y68.Y       Tilo                  0.561   ftop/cp/wci_respF_4_D_OUT<28>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X61Y68.F2      net (fanout=9)        1.085   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X61Y68.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.XB      Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y75.G2      net (fanout=12)       1.371   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y75.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X77Y77.G2      net (fanout=7)        0.359   ftop/cp/cpRespF_ENQ
    SLICE_X77Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X82Y74.F4      net (fanout=40)       1.771   ftop/cp/cpRespF/d0h
    SLICE_X82Y74.X       Tilo                  0.601   ftop/cp/cpRespF/N42
                                                       ftop/cp/cpRespF/data0_reg_or0000<26>_SW0
    SLICE_X83Y74.SR      net (fanout=1)        0.535   ftop/cp/cpRespF/N42
    SLICE_X83Y74.CLK     Tsrck                 0.433   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     18.525ns (7.464ns logic, 11.061ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.538ns (Levels of Logic = 14)
  Clock Path Skew:      -0.143ns (0.504 - 0.647)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y61.XQ      Tcko                  0.521   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X68Y66.G4      net (fanout=47)       2.375   ftop/cp/cpReq<36>
    SLICE_X68Y66.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X67Y66.G4      net (fanout=12)       0.540   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X67Y66.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X58Y62.G2      net (fanout=11)       1.063   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X58Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y67.G3      net (fanout=9)        0.576   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y67.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X45Y68.G1      net (fanout=34)       1.386   ftop/cp/N204
    SLICE_X45Y68.Y       Tilo                  0.561   ftop/cp/wci_respF_4_D_OUT<28>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X61Y68.F2      net (fanout=9)        1.085   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X61Y68.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.XB      Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y75.G2      net (fanout=12)       1.371   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y75.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X77Y77.G2      net (fanout=7)        0.359   ftop/cp/cpRespF_ENQ
    SLICE_X77Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y69.G3      net (fanout=40)       1.769   ftop/cp/cpRespF/d0h
    SLICE_X84Y69.Y       Tilo                  0.616   ftop/cp/cpRespF/N36
                                                       ftop/cp/cpRespF/data0_reg_or0000<36>_SW0
    SLICE_X85Y68.SR      net (fanout=1)        0.535   ftop/cp/cpRespF/N20
    SLICE_X85Y68.CLK     Tsrck                 0.433   ftop/cp_server_response_get<36>
                                                       ftop/cp/cpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     18.538ns (7.479ns logic, 11.059ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.528ns (Levels of Logic = 14)
  Clock Path Skew:      -0.134ns (0.513 - 0.647)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y61.XQ      Tcko                  0.521   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X68Y66.G4      net (fanout=47)       2.375   ftop/cp/cpReq<36>
    SLICE_X68Y66.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X68Y66.F1      net (fanout=12)       0.426   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X68Y66.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X58Y62.G3      net (fanout=11)       1.218   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X58Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y67.G3      net (fanout=9)        0.576   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y67.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X45Y68.G1      net (fanout=34)       1.386   ftop/cp/N204
    SLICE_X45Y68.Y       Tilo                  0.561   ftop/cp/wci_respF_4_D_OUT<28>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X61Y68.F2      net (fanout=9)        1.085   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X61Y68.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.XB      Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y75.G2      net (fanout=12)       1.371   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y75.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X77Y77.G2      net (fanout=7)        0.359   ftop/cp/cpRespF_ENQ
    SLICE_X77Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y78.F1      net (fanout=40)       1.236   ftop/cp/cpRespF/d0h
    SLICE_X84Y78.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<1>
                                                       ftop/cp/cpRespF/data0_reg_or0000<1>_SW0
    SLICE_X85Y78.SR      net (fanout=1)        0.992   ftop/cp/cpRespF/N56
    SLICE_X85Y78.CLK     Tsrck                 0.433   ftop/cp_server_response_get<1>
                                                       ftop/cp/cpRespF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     18.528ns (7.504ns logic, 11.024ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.436ns (Levels of Logic = 17)
  Clock Path Skew:      -0.198ns (0.449 - 0.647)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y61.XQ      Tcko                  0.521   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X68Y66.G4      net (fanout=47)       2.375   ftop/cp/cpReq<36>
    SLICE_X68Y66.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X68Y66.F1      net (fanout=12)       0.426   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X68Y66.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X67Y66.F4      net (fanout=11)       0.366   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X67Y66.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y78.G1      net (fanout=10)       1.621   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y78.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X58Y66.F1      net (fanout=34)       1.108   ftop/cp/N207
    SLICE_X58Y66.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X61Y65.G2      net (fanout=7)        0.340   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X61Y65.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X61Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X61Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y68.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y68.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.XB      Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y75.G2      net (fanout=12)       1.371   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y75.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X77Y77.G2      net (fanout=7)        0.359   ftop/cp/cpRespF_ENQ
    SLICE_X77Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X79Y84.F2      net (fanout=40)       1.705   ftop/cp/cpRespF/d0h
    SLICE_X79Y84.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<7>
                                                       ftop/cp/cpRespF/data0_reg_or0000<7>_SW0
    SLICE_X78Y85.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N4
    SLICE_X78Y85.CLK     Tsrck                 0.433   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     18.436ns (7.824ns logic, 10.612ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_34 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.448ns (Levels of Logic = 14)
  Clock Path Skew:      -0.152ns (0.495 - 0.647)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y61.XQ      Tcko                  0.521   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X68Y66.G4      net (fanout=47)       2.375   ftop/cp/cpReq<36>
    SLICE_X68Y66.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X68Y66.F1      net (fanout=12)       0.426   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X68Y66.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X58Y62.G3      net (fanout=11)       1.218   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X58Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y67.G3      net (fanout=9)        0.576   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y67.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X45Y68.G1      net (fanout=34)       1.386   ftop/cp/N204
    SLICE_X45Y68.Y       Tilo                  0.561   ftop/cp/wci_respF_4_D_OUT<28>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X61Y68.F2      net (fanout=9)        1.085   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X61Y68.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.XB      Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y75.G2      net (fanout=12)       1.371   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y75.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X77Y77.G2      net (fanout=7)        0.359   ftop/cp/cpRespF_ENQ
    SLICE_X77Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X81Y73.G3      net (fanout=40)       1.242   ftop/cp/cpRespF/d0h
    SLICE_X81Y73.Y       Tilo                  0.561   ftop/cp/cpRespF/N40
                                                       ftop/cp/cpRespF/data0_reg_or0000<34>_SW0
    SLICE_X83Y73.SR      net (fanout=1)        0.946   ftop/cp/cpRespF/N24
    SLICE_X83Y73.CLK     Tsrck                 0.433   ftop/cp_server_response_get<34>
                                                       ftop/cp/cpRespF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                     18.448ns (7.464ns logic, 10.984ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.459ns (Levels of Logic = 14)
  Clock Path Skew:      -0.139ns (0.508 - 0.647)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y61.XQ      Tcko                  0.521   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X68Y66.G4      net (fanout=47)       2.375   ftop/cp/cpReq<36>
    SLICE_X68Y66.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X68Y66.F1      net (fanout=12)       0.426   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X68Y66.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X58Y62.G3      net (fanout=11)       1.218   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X58Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y67.G3      net (fanout=9)        0.576   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y67.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X45Y68.G1      net (fanout=34)       1.386   ftop/cp/N204
    SLICE_X45Y68.Y       Tilo                  0.561   ftop/cp/wci_respF_4_D_OUT<28>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X61Y68.F2      net (fanout=9)        1.085   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X61Y68.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.XB      Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y75.G2      net (fanout=12)       1.371   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y75.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X77Y77.G2      net (fanout=7)        0.359   ftop/cp/cpRespF_ENQ
    SLICE_X77Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y71.G3      net (fanout=40)       1.152   ftop/cp/cpRespF/d0h
    SLICE_X84Y71.Y       Tilo                  0.616   ftop/cp/cpRespF/N38
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X85Y71.SR      net (fanout=1)        0.992   ftop/cp/cpRespF/N22
    SLICE_X85Y71.CLK     Tsrck                 0.433   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     18.459ns (7.519ns logic, 10.940ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clkdv_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.372ns (Levels of Logic = 0)
  Clock Path Skew:      -5.226ns (-1.407 - 3.819)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clkdv_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y59.YQ      Tcko                  0.596   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X76Y9.SR       net (fanout=3)        2.343   ftop/clkN210/rstInD
    SLICE_X76Y9.CLK      Tsrck                 0.433   ftop/sys1Rst
                                                       ftop/clkN210/clkdv_rst
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (1.029ns logic, 2.343ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.447ns (Levels of Logic = 14)
  Clock Path Skew:      -0.134ns (0.513 - 0.647)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y61.XQ      Tcko                  0.521   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X68Y66.G4      net (fanout=47)       2.375   ftop/cp/cpReq<36>
    SLICE_X68Y66.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X67Y66.G4      net (fanout=12)       0.540   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X67Y66.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X58Y62.G2      net (fanout=11)       1.063   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X58Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y67.G3      net (fanout=9)        0.576   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y67.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X45Y68.G1      net (fanout=34)       1.386   ftop/cp/N204
    SLICE_X45Y68.Y       Tilo                  0.561   ftop/cp/wci_respF_4_D_OUT<28>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X61Y68.F2      net (fanout=9)        1.085   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X61Y68.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.XB      Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y75.G2      net (fanout=12)       1.371   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y75.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X77Y77.G2      net (fanout=7)        0.359   ftop/cp/cpRespF_ENQ
    SLICE_X77Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y78.F1      net (fanout=40)       1.236   ftop/cp/cpRespF/d0h
    SLICE_X84Y78.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<1>
                                                       ftop/cp/cpRespF/data0_reg_or0000<1>_SW0
    SLICE_X85Y78.SR      net (fanout=1)        0.992   ftop/cp/cpRespF/N56
    SLICE_X85Y78.CLK     Tsrck                 0.433   ftop/cp_server_response_get<1>
                                                       ftop/cp/cpRespF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     18.447ns (7.464ns logic, 10.983ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.395ns (Levels of Logic = 16)
  Clock Path Skew:      -0.177ns (0.470 - 0.647)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y61.XQ      Tcko                  0.521   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X68Y66.G4      net (fanout=47)       2.375   ftop/cp/cpReq<36>
    SLICE_X68Y66.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X67Y66.G4      net (fanout=12)       0.540   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X67Y66.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X59Y58.G1      net (fanout=11)       1.559   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X59Y58.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X59Y63.G2      net (fanout=10)       0.372   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X59Y63.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y57.G1      net (fanout=35)       0.747   ftop/cp/N203
    SLICE_X56Y57.Y       Tilo                  0.616   ftop/cp/N274
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X61Y66.G1      net (fanout=7)        1.120   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T
    SLICE_X61Y66.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y68.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y68.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.XB      Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y75.G2      net (fanout=12)       1.371   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y75.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X77Y77.G2      net (fanout=7)        0.359   ftop/cp/cpRespF_ENQ
    SLICE_X77Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y83.F3      net (fanout=40)       1.147   ftop/cp/cpRespF/d0h
    SLICE_X84Y83.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<4>
                                                       ftop/cp/cpRespF/data0_reg_or0000<4>_SW0
    SLICE_X84Y82.SR      net (fanout=1)        1.153   ftop/cp/cpRespF/N10
    SLICE_X84Y82.CLK     Tsrck                 0.433   ftop/cp_server_response_get<4>
                                                       ftop/cp/cpRespF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     18.395ns (7.652ns logic, 10.743ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.401ns (Levels of Logic = 16)
  Clock Path Skew:      -0.157ns (0.490 - 0.647)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y61.XQ      Tcko                  0.521   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X68Y66.G4      net (fanout=47)       2.375   ftop/cp/cpReq<36>
    SLICE_X68Y66.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X67Y66.G4      net (fanout=12)       0.540   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X67Y66.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X59Y58.G1      net (fanout=11)       1.559   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X59Y58.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X59Y63.G2      net (fanout=10)       0.372   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X59Y63.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y57.G1      net (fanout=35)       0.747   ftop/cp/N203
    SLICE_X56Y57.Y       Tilo                  0.616   ftop/cp/N274
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X61Y66.G1      net (fanout=7)        1.120   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T
    SLICE_X61Y66.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y68.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y68.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y69.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y70.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y73.XB      Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y75.G2      net (fanout=12)       1.371   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y75.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X77Y77.G2      net (fanout=7)        0.359   ftop/cp/cpRespF_ENQ
    SLICE_X77Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X82Y74.F4      net (fanout=40)       1.771   ftop/cp/cpRespF/d0h
    SLICE_X82Y74.X       Tilo                  0.601   ftop/cp/cpRespF/N42
                                                       ftop/cp/cpRespF/data0_reg_or0000<26>_SW0
    SLICE_X83Y74.SR      net (fanout=1)        0.535   ftop/cp/cpRespF/N42
    SLICE_X83Y74.CLK     Tsrck                 0.433   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     18.401ns (7.652ns logic, 10.749ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_27 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.111ns (0.973 - 0.862)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_27 to ftop/sma0/wci_wslv_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y102.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<27>
                                                       ftop/cp/wci_reqF_1_q_0_27
    SLICE_X54Y105.BY     net (fanout=2)        0.352   ftop/cp_wci_Vm_6_MData<27>
    SLICE_X54Y105.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.266ns logic, 0.352ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.508ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_27 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.111ns (0.973 - 0.862)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_27 to ftop/sma0/wci_wslv_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y102.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<27>
                                                       ftop/cp/wci_reqF_1_q_0_27
    SLICE_X54Y105.BY     net (fanout=2)        0.352   ftop/cp_wci_Vm_6_MData<27>
    SLICE_X54Y105.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.267ns logic, 0.352ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_29 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.542 - 0.453)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_29 to ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y30.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<29>
                                                       ftop/cp/wci_reqF_q_0_29
    SLICE_X46Y31.BY      net (fanout=2)        0.342   ftop/cp_wci_Vm_5_MData<29>
    SLICE_X46Y31.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.266ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_29 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.542 - 0.453)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_29 to ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y30.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<29>
                                                       ftop/cp/wci_reqF_q_0_29
    SLICE_X46Y31.BY      net (fanout=2)        0.342   ftop/cp_wci_Vm_5_MData<29>
    SLICE_X46Y31.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.267ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_3 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.517 - 0.412)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_3 to ftop/sma0/wci_wslv_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y114.XQ     Tcko                  0.417   ftop/cp_wci_Vm_6_MData<3>
                                                       ftop/cp/wci_reqF_1_q_0_3
    SLICE_X42Y114.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_6_MData<3>
    SLICE_X42Y114.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (0.287ns logic, 0.341ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_25 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.494 - 0.426)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_25 to ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y95.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<25>
                                                       ftop/cp/wci_reqF_1_q_0_25
    SLICE_X58Y95.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<25>
    SLICE_X58Y95.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_3 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.517 - 0.412)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_3 to ftop/sma0/wci_wslv_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y114.XQ     Tcko                  0.417   ftop/cp_wci_Vm_6_MData<3>
                                                       ftop/cp/wci_reqF_1_q_0_3
    SLICE_X42Y114.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_6_MData<3>
    SLICE_X42Y114.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.288ns logic, 0.341ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_25 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.494 - 0.426)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_25 to ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y95.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<25>
                                                       ftop/cp/wci_reqF_1_q_0_25
    SLICE_X58Y95.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<25>
    SLICE_X58Y95.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_29 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.426 - 0.354)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_29 to ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y34.XQ      Tcko                  0.396   ftop/cp/td<29>
                                                       ftop/cp/td_29
    SLICE_X94Y36.BY      net (fanout=2)        0.333   ftop/cp/td<29>
    SLICE_X94Y36.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<61>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.266ns logic, 0.333ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_29 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.426 - 0.354)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_29 to ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y34.XQ      Tcko                  0.396   ftop/cp/td<29>
                                                       ftop/cp/td_29
    SLICE_X94Y36.BY      net (fanout=2)        0.333   ftop/cp/td<29>
    SLICE_X94Y36.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<61>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.267ns logic, 0.333ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_23 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.412 - 0.331)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_23 to ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y30.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<23>
                                                       ftop/cp/wci_reqF_2_q_0_23
    SLICE_X72Y31.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_7_MData<23>
    SLICE_X72Y31.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_23 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.412 - 0.331)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_23 to ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y30.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<23>
                                                       ftop/cp/wci_reqF_2_q_0_23
    SLICE_X72Y31.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_7_MData<23>
    SLICE_X72Y31.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_23 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.315 - 0.258)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_23 to ftop/edp0/wci_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y150.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<23>
                                                       ftop/cp/wci_reqF_5_q_0_23
    SLICE_X72Y151.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_13_MData<23>
    SLICE_X72Y151.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<23>
                                                       ftop/edp0/wci_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_23 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.315 - 0.258)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_23 to ftop/edp0/wci_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y150.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<23>
                                                       ftop/cp/wci_reqF_5_q_0_23
    SLICE_X72Y151.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_13_MData<23>
    SLICE_X72Y151.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<23>
                                                       ftop/edp0/wci_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[11].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.084 - 0.071)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[11].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y172.XQ     Tcko                  0.417   U_ila_pro_0/U0/iDATA<11>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[11].U_DQ
    SLICE_X36Y173.BX     net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<11>
    SLICE_X36Y173.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.265ns logic, 0.287ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_23 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.416 - 0.357)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_23 to ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y35.XQ      Tcko                  0.417   ftop/cp/td<23>
                                                       ftop/cp/td_23
    SLICE_X92Y35.BY      net (fanout=2)        0.312   ftop/cp/td<23>
    SLICE_X92Y35.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<55>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.287ns logic, 0.312ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_23 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.416 - 0.357)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_23 to ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y35.XQ      Tcko                  0.417   ftop/cp/td<23>
                                                       ftop/cp/td_23
    SLICE_X92Y35.BY      net (fanout=2)        0.312   ftop/cp/td<23>
    SLICE_X92Y35.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<55>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.288ns logic, 0.312ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_2 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.341 - 0.284)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_2 to ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y18.YQ      Tcko                  0.419   ftop/cp/td<3>
                                                       ftop/cp/td_2
    SLICE_X94Y19.BY      net (fanout=2)        0.311   ftop/cp/td<2>
    SLICE_X94Y19.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<34>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_2 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.341 - 0.284)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_2 to ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y18.YQ      Tcko                  0.419   ftop/cp/td<3>
                                                       ftop/cp/td_2
    SLICE_X94Y19.BY      net (fanout=2)        0.311   ftop/cp/td<2>
    SLICE_X94Y19.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<34>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.290ns logic, 0.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_15 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.414 - 0.339)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_15 to ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y27.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<15>
                                                       ftop/cp/wci_reqF_q_0_15
    SLICE_X34Y28.BY      net (fanout=2)        0.360   ftop/cp_wci_Vm_5_MData<15>
    SLICE_X34Y28.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.266ns logic, 0.360ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dSyncReg1_3/SR
  Location pin: SLICE_X112Y116.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dSyncReg1_3/SR
  Location pin: SLICE_X112Y116.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dSyncReg1_2/SR
  Location pin: SLICE_X112Y116.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dSyncReg1_2/SR
  Location pin: SLICE_X112Y116.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr_1/SR
  Location pin: SLICE_X108Y111.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr_1/SR
  Location pin: SLICE_X108Y111.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr_0/SR
  Location pin: SLICE_X108Y111.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr_0/SR
  Location pin: SLICE_X108Y111.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr_3/SR
  Location pin: SLICE_X108Y112.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr_3/SR
  Location pin: SLICE_X108Y112.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr_2/SR
  Location pin: SLICE_X108Y112.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr_2/SR
  Location pin: SLICE_X108Y112.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<7>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_7/SR
  Location pin: SLICE_X6Y10.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<7>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_7/SR
  Location pin: SLICE_X6Y10.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<7>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_6/SR
  Location pin: SLICE_X6Y10.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<7>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_6/SR
  Location pin: SLICE_X6Y10.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>/SR
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE/SR
  Location pin: SLICE_X38Y120.SR
  Clock network: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>/SR
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE/SR
  Location pin: SLICE_X38Y120.SR
  Clock network: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>/SR
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE/SR
  Location pin: SLICE_X34Y116.SR
  Clock network: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>/SR
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE/SR
  Location pin: SLICE_X34Y116.SR
  Clock network: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.553ns|            0|            0|            2|      2888076|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      6.816ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.105ns|          N/A|            0|            0|      2888075|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.643|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.606|         |    3.449|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.105|         |         |         |
sys0_clkp      |   19.105|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.105|         |         |         |
sys0_clkp      |   19.105|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2904350 paths, 0 nets, and 92834 connections

Design statistics:
   Minimum period:  19.105ns{1}   (Maximum frequency:  52.342MHz)
   Maximum path delay from/to any node:   1.198ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 13 13:55:37 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 828 MB



