--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Nexys3v6.twx Nexys3v6.ncd -o Nexys3v6.twr Nexys3v6.pcf -ucf
Nexys3.ucf

Design file:              Nexys3v6.ncd
Physical constraint file: Nexys3v6.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin 
HIGH 50%;

 1916 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.415ns.
--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay1_2 (ILOGIC_X1Y62.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          Inst_debounce4/delay1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.304ns (2.104 - 1.800)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: reset_Homade to Inst_debounce4/delay1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.DQ      Tcko                  0.447   reset_Homade
                                                       reset_Homade
    ILOGIC_X1Y62.SR      net (fanout=246)      5.380   reset_Homade
    ILOGIC_X1Y62.CLK0    Tirsrck               0.567   Inst_debounce4/delay1<2>
                                                       Inst_debounce4/delay1_2
    -------------------------------------------------  ---------------------------
    Total                                      6.394ns (1.014ns logic, 5.380ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay1_3 (ILOGIC_X7Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          Inst_debounce4/delay1_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.713ns (Levels of Logic = 0)
  Clock Path Skew:      0.263ns (2.063 - 1.800)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: reset_Homade to Inst_debounce4/delay1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.DQ      Tcko                  0.447   reset_Homade
                                                       reset_Homade
    ILOGIC_X7Y60.SR      net (fanout=246)      4.699   reset_Homade
    ILOGIC_X7Y60.CLK0    Tirsrck               0.567   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.713ns (1.014ns logic, 4.699ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay1_4 (ILOGIC_X7Y61.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          Inst_debounce4/delay1_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.713ns (Levels of Logic = 0)
  Clock Path Skew:      0.263ns (2.063 - 1.800)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: reset_Homade to Inst_debounce4/delay1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.DQ      Tcko                  0.447   reset_Homade
                                                       reset_Homade
    ILOGIC_X7Y61.SR      net (fanout=246)      4.699   reset_Homade
    ILOGIC_X7Y61.CLK0    Tirsrck               0.567   Inst_debounce4/delay1<4>
                                                       Inst_debounce4/delay1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.713ns (1.014ns logic, 4.699ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_2 (SLICE_X12Y43.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_2 (FF)
  Destination:          Inst_debounce4/delay3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_2 to Inst_debounce4/delay3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.CQ      Tcko                  0.200   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_2
    SLICE_X12Y43.C5      net (fanout=2)        0.068   Inst_debounce4/delay2<2>
    SLICE_X12Y43.CLK     Tah         (-Th)    -0.121   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<2>_rt
                                                       Inst_debounce4/delay3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.321ns logic, 0.068ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Paths for end point My_E190/XLXI_29/COUNT_2 (SLICE_X12Y50.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               My_E190/XLXI_29/COUNT_1 (FF)
  Destination:          My_E190/XLXI_29/COUNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: My_E190/XLXI_29/COUNT_1 to My_E190/XLXI_29/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.BQ      Tcko                  0.200   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/COUNT_1
    SLICE_X12Y50.B5      net (fanout=1)        0.070   My_E190/XLXI_29/COUNT<1>
    SLICE_X12Y50.CLK     Tah         (-Th)    -0.121   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/Mcount_COUNT_xor<2>11
                                                       My_E190/XLXI_29/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_1 (SLICE_X12Y43.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_1 (FF)
  Destination:          Inst_debounce4/delay3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_1 to Inst_debounce4/delay3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.BQ      Tcko                  0.200   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_1
    SLICE_X12Y43.B5      net (fanout=2)        0.075   Inst_debounce4/delay2<1>
    SLICE_X12Y43.CLK     Tah         (-Th)    -0.121   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<1>_rt
                                                       Inst_debounce4/delay3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.321ns logic, 0.075ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout1_buf/I0
  Logical resource: clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clk0
--------------------------------------------------------------------------------
Slack: 8.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: Inst_debounce4/delay1<0>/SR
  Logical resource: Inst_debounce4/delay1_0/SR
  Location pin: ILOGIC_X8Y63.SR
  Clock network: reset_Homade
--------------------------------------------------------------------------------
Slack: 8.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: Inst_debounce4/delay1<1>/SR
  Logical resource: Inst_debounce4/delay1_1/SR
  Location pin: ILOGIC_X8Y62.SR
  Clock network: reset_Homade
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin 
* 2 HIGH 50%;

 12345477322 paths analyzed, 10734 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.860ns.
--------------------------------------------------------------------------------

Paths for end point my_Master/Inst_mem_Master/multi_bank[58].bank/Mram_RAM64bit (RAMB8_X1Y10.ADDRBRDADDR0), 4656 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Destination:          my_Master/Inst_mem_Master/multi_bank[58].bank/Mram_RAM64bit (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.761ns (Levels of Logic = 5)
  Clock Path Skew:      0.016ns (0.462 - 0.446)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 to my_Master/Inst_mem_Master/multi_bank[58].bank/Mram_RAM64bit
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X21Y36.DQ          Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                           my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    SLICE_X21Y37.A2          net (fanout=9)        0.788   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
    SLICE_X21Y37.AMUX        Tilo                  0.313   N39
                                                           my_Master/HCU_Master/Inst_returnstack/Mmux__n003441
    SLICE_X18Y37.B4          net (fanout=4)        1.481   my_Master/HCU_Master/Inst_returnstack/_n0034<3>
    SLICE_X18Y37.BMUX        Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                           my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X20Y35.A2          net (fanout=2)        0.809   my_Master/HCU_Master/retbus<2>
    SLICE_X20Y35.A           Tilo                  0.205   my_Master/HCU_Master/PC_adr[1]_Prog_instr[15]_wide_mux_9_OUT<10>
                                                           my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1463
    SLICE_X18Y35.A2          net (fanout=1)        0.615   my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1462
    SLICE_X18Y35.A           Tilo                  0.203   my_Master/HCU_Master/PC_adr<3>
                                                           my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1469
    SLICE_X19Y33.D3          net (fanout=1)        0.506   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X19Y33.DMUX        Tilo                  0.313   my_Master/HCU_Master/wr_data<7>
                                                           my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>_01
    RAMB8_X1Y10.ADDRBRDADDR0 net (fanout=31)       3.526   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>_0
    RAMB8_X1Y10.CLKBRDCLK    Trcck_ADDRB           0.350   my_Master/Inst_mem_Master/multi_bank[58].bank/Mram_RAM64bit
                                                           my_Master/Inst_mem_Master/multi_bank[58].bank/Mram_RAM64bit
    -----------------------------------------------------  ---------------------------
    Total                                          9.761ns (2.036ns logic, 7.725ns route)
                                                           (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Destination:          my_Master/Inst_mem_Master/multi_bank[58].bank/Mram_RAM64bit (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.522ns (Levels of Logic = 6)
  Clock Path Skew:      0.016ns (0.462 - 0.446)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 to my_Master/Inst_mem_Master/multi_bank[58].bank/Mram_RAM64bit
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X21Y36.DQ          Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                           my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    SLICE_X21Y37.A2          net (fanout=9)        0.788   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
    SLICE_X21Y37.AMUX        Tilo                  0.313   N39
                                                           my_Master/HCU_Master/Inst_returnstack/Mmux__n003441
    SLICE_X18Y37.B4          net (fanout=4)        1.481   my_Master/HCU_Master/Inst_returnstack/_n0034<3>
    SLICE_X18Y37.BMUX        Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                           my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X19Y35.D6          net (fanout=2)        0.341   my_Master/HCU_Master/retbus<2>
    SLICE_X19Y35.D           Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1465
                                                           my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X18Y35.B3          net (fanout=1)        0.365   my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1465
    SLICE_X18Y35.B           Tilo                  0.203   my_Master/HCU_Master/PC_adr<3>
                                                           my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X18Y35.A5          net (fanout=1)        0.222   my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X18Y35.A           Tilo                  0.203   my_Master/HCU_Master/PC_adr<3>
                                                           my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1469
    SLICE_X19Y33.D3          net (fanout=1)        0.506   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X19Y33.DMUX        Tilo                  0.313   my_Master/HCU_Master/wr_data<7>
                                                           my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>_01
    RAMB8_X1Y10.ADDRBRDADDR0 net (fanout=31)       3.526   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>_0
    RAMB8_X1Y10.CLKBRDCLK    Trcck_ADDRB           0.350   my_Master/Inst_mem_Master/multi_bank[58].bank/Mram_RAM64bit
                                                           my_Master/Inst_mem_Master/multi_bank[58].bank/Mram_RAM64bit
    -----------------------------------------------------  ---------------------------
    Total                                          9.522ns (2.293ns logic, 7.229ns route)
                                                           (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_0 (FF)
  Destination:          my_Master/Inst_mem_Master/multi_bank[58].bank/Mram_RAM64bit (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.464ns (Levels of Logic = 5)
  Clock Path Skew:      0.016ns (0.462 - 0.446)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_0 to my_Master/Inst_mem_Master/multi_bank[58].bank/Mram_RAM64bit
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X21Y36.AQ          Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                           my_Master/HCU_Master/Inst_returnstack/stack_ptr_0
    SLICE_X21Y37.A3          net (fanout=9)        0.491   my_Master/HCU_Master/Inst_returnstack/stack_ptr<0>
    SLICE_X21Y37.AMUX        Tilo                  0.313   N39
                                                           my_Master/HCU_Master/Inst_returnstack/Mmux__n003441
    SLICE_X18Y37.B4          net (fanout=4)        1.481   my_Master/HCU_Master/Inst_returnstack/_n0034<3>
    SLICE_X18Y37.BMUX        Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                           my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X20Y35.A2          net (fanout=2)        0.809   my_Master/HCU_Master/retbus<2>
    SLICE_X20Y35.A           Tilo                  0.205   my_Master/HCU_Master/PC_adr[1]_Prog_instr[15]_wide_mux_9_OUT<10>
                                                           my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1463
    SLICE_X18Y35.A2          net (fanout=1)        0.615   my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1462
    SLICE_X18Y35.A           Tilo                  0.203   my_Master/HCU_Master/PC_adr<3>
                                                           my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1469
    SLICE_X19Y33.D3          net (fanout=1)        0.506   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X19Y33.DMUX        Tilo                  0.313   my_Master/HCU_Master/wr_data<7>
                                                           my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>_01
    RAMB8_X1Y10.ADDRBRDADDR0 net (fanout=31)       3.526   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>_0
    RAMB8_X1Y10.CLKBRDCLK    Trcck_ADDRB           0.350   my_Master/Inst_mem_Master/multi_bank[58].bank/Mram_RAM64bit
                                                           my_Master/Inst_mem_Master/multi_bank[58].bank/Mram_RAM64bit
    -----------------------------------------------------  ---------------------------
    Total                                          9.464ns (2.036ns logic, 7.428ns route)
                                                           (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Inst_mem_Master/multi_bank[50].bank/Mram_RAM64bit (RAMB8_X0Y24.ADDRBRDADDR1), 5568 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Destination:          my_Master/Inst_mem_Master/multi_bank[50].bank/Mram_RAM64bit (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.391ns (Levels of Logic = 5)
  Clock Path Skew:      0.025ns (0.379 - 0.354)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 to my_Master/Inst_mem_Master/multi_bank[50].bank/Mram_RAM64bit
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X21Y36.DQ          Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                           my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    SLICE_X21Y37.A2          net (fanout=9)        0.788   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
    SLICE_X21Y37.AMUX        Tilo                  0.313   N39
                                                           my_Master/HCU_Master/Inst_returnstack/Mmux__n003441
    SLICE_X18Y37.B4          net (fanout=4)        1.481   my_Master/HCU_Master/Inst_returnstack/_n0034<3>
    SLICE_X18Y37.B           Tilo                  0.203   my_Master/HCU_Master/retbus<5>
                                                           my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB_D1
    SLICE_X19Y37.D4          net (fanout=2)        0.241   my_Master/HCU_Master/retbus<3>
    SLICE_X19Y37.D           Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1524
                                                           my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1526
    SLICE_X18Y35.C1          net (fanout=1)        1.448   my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1524
    SLICE_X18Y35.C           Tilo                  0.204   my_Master/HCU_Master/PC_adr<3>
                                                           my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT15213
    SLICE_X17Y33.B5          net (fanout=1)        0.768   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<3>
    SLICE_X17Y33.BMUX        Tilo                  0.313   my_Master/HCU_Master/wr_data<5>
                                                           my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<3>_01
    RAMB8_X0Y24.ADDRBRDADDR1 net (fanout=31)       2.632   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<3>_0
    RAMB8_X0Y24.CLKBRDCLK    Trcck_ADDRB           0.350   my_Master/Inst_mem_Master/multi_bank[50].bank/Mram_RAM64bit
                                                           my_Master/Inst_mem_Master/multi_bank[50].bank/Mram_RAM64bit
    -----------------------------------------------------  ---------------------------
    Total                                          9.391ns (2.033ns logic, 7.358ns route)
                                                           (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_0 (FF)
  Destination:          my_Master/Inst_mem_Master/multi_bank[50].bank/Mram_RAM64bit (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.094ns (Levels of Logic = 5)
  Clock Path Skew:      0.025ns (0.379 - 0.354)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_0 to my_Master/Inst_mem_Master/multi_bank[50].bank/Mram_RAM64bit
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X21Y36.AQ          Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                           my_Master/HCU_Master/Inst_returnstack/stack_ptr_0
    SLICE_X21Y37.A3          net (fanout=9)        0.491   my_Master/HCU_Master/Inst_returnstack/stack_ptr<0>
    SLICE_X21Y37.AMUX        Tilo                  0.313   N39
                                                           my_Master/HCU_Master/Inst_returnstack/Mmux__n003441
    SLICE_X18Y37.B4          net (fanout=4)        1.481   my_Master/HCU_Master/Inst_returnstack/_n0034<3>
    SLICE_X18Y37.B           Tilo                  0.203   my_Master/HCU_Master/retbus<5>
                                                           my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB_D1
    SLICE_X19Y37.D4          net (fanout=2)        0.241   my_Master/HCU_Master/retbus<3>
    SLICE_X19Y37.D           Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1524
                                                           my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1526
    SLICE_X18Y35.C1          net (fanout=1)        1.448   my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1524
    SLICE_X18Y35.C           Tilo                  0.204   my_Master/HCU_Master/PC_adr<3>
                                                           my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT15213
    SLICE_X17Y33.B5          net (fanout=1)        0.768   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<3>
    SLICE_X17Y33.BMUX        Tilo                  0.313   my_Master/HCU_Master/wr_data<5>
                                                           my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<3>_01
    RAMB8_X0Y24.ADDRBRDADDR1 net (fanout=31)       2.632   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<3>_0
    RAMB8_X0Y24.CLKBRDCLK    Trcck_ADDRB           0.350   my_Master/Inst_mem_Master/multi_bank[50].bank/Mram_RAM64bit
                                                           my_Master/Inst_mem_Master/multi_bank[50].bank/Mram_RAM64bit
    -----------------------------------------------------  ---------------------------
    Total                                          9.094ns (2.033ns logic, 7.061ns route)
                                                           (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 (FF)
  Destination:          my_Master/Inst_mem_Master/multi_bank[50].bank/Mram_RAM64bit (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.069ns (Levels of Logic = 5)
  Clock Path Skew:      0.025ns (0.379 - 0.354)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 to my_Master/Inst_mem_Master/multi_bank[50].bank/Mram_RAM64bit
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X21Y36.CQ          Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                           my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    SLICE_X21Y37.A4          net (fanout=9)        0.466   my_Master/HCU_Master/Inst_returnstack/stack_ptr<2>
    SLICE_X21Y37.AMUX        Tilo                  0.313   N39
                                                           my_Master/HCU_Master/Inst_returnstack/Mmux__n003441
    SLICE_X18Y37.B4          net (fanout=4)        1.481   my_Master/HCU_Master/Inst_returnstack/_n0034<3>
    SLICE_X18Y37.B           Tilo                  0.203   my_Master/HCU_Master/retbus<5>
                                                           my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB_D1
    SLICE_X19Y37.D4          net (fanout=2)        0.241   my_Master/HCU_Master/retbus<3>
    SLICE_X19Y37.D           Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1524
                                                           my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1526
    SLICE_X18Y35.C1          net (fanout=1)        1.448   my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1524
    SLICE_X18Y35.C           Tilo                  0.204   my_Master/HCU_Master/PC_adr<3>
                                                           my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT15213
    SLICE_X17Y33.B5          net (fanout=1)        0.768   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<3>
    SLICE_X17Y33.BMUX        Tilo                  0.313   my_Master/HCU_Master/wr_data<5>
                                                           my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<3>_01
    RAMB8_X0Y24.ADDRBRDADDR1 net (fanout=31)       2.632   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<3>_0
    RAMB8_X0Y24.CLKBRDCLK    Trcck_ADDRB           0.350   my_Master/Inst_mem_Master/multi_bank[50].bank/Mram_RAM64bit
                                                           my_Master/Inst_mem_Master/multi_bank[50].bank/Mram_RAM64bit
    -----------------------------------------------------  ---------------------------
    Total                                          9.069ns (2.033ns logic, 7.036ns route)
                                                           (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Inst_mem_Master/multi_bank[59].bank/Mram_RAM64bit (RAMB8_X1Y9.ADDRBRDADDR0), 4656 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Destination:          my_Master/Inst_mem_Master/multi_bank[59].bank/Mram_RAM64bit (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.367ns (Levels of Logic = 5)
  Clock Path Skew:      0.022ns (0.468 - 0.446)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 to my_Master/Inst_mem_Master/multi_bank[59].bank/Mram_RAM64bit
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X21Y36.DQ         Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                          my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    SLICE_X21Y37.A2         net (fanout=9)        0.788   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
    SLICE_X21Y37.AMUX       Tilo                  0.313   N39
                                                          my_Master/HCU_Master/Inst_returnstack/Mmux__n003441
    SLICE_X18Y37.B4         net (fanout=4)        1.481   my_Master/HCU_Master/Inst_returnstack/_n0034<3>
    SLICE_X18Y37.BMUX       Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                          my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X20Y35.A2         net (fanout=2)        0.809   my_Master/HCU_Master/retbus<2>
    SLICE_X20Y35.A          Tilo                  0.205   my_Master/HCU_Master/PC_adr[1]_Prog_instr[15]_wide_mux_9_OUT<10>
                                                          my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1463
    SLICE_X18Y35.A2         net (fanout=1)        0.615   my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1462
    SLICE_X18Y35.A          Tilo                  0.203   my_Master/HCU_Master/PC_adr<3>
                                                          my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1469
    SLICE_X19Y33.D3         net (fanout=1)        0.506   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X19Y33.DMUX       Tilo                  0.313   my_Master/HCU_Master/wr_data<7>
                                                          my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>_01
    RAMB8_X1Y9.ADDRBRDADDR0 net (fanout=31)       3.132   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>_0
    RAMB8_X1Y9.CLKBRDCLK    Trcck_ADDRB           0.350   my_Master/Inst_mem_Master/multi_bank[59].bank/Mram_RAM64bit
                                                          my_Master/Inst_mem_Master/multi_bank[59].bank/Mram_RAM64bit
    ----------------------------------------------------  ---------------------------
    Total                                         9.367ns (2.036ns logic, 7.331ns route)
                                                          (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Destination:          my_Master/Inst_mem_Master/multi_bank[59].bank/Mram_RAM64bit (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.128ns (Levels of Logic = 6)
  Clock Path Skew:      0.022ns (0.468 - 0.446)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 to my_Master/Inst_mem_Master/multi_bank[59].bank/Mram_RAM64bit
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X21Y36.DQ         Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                          my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    SLICE_X21Y37.A2         net (fanout=9)        0.788   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
    SLICE_X21Y37.AMUX       Tilo                  0.313   N39
                                                          my_Master/HCU_Master/Inst_returnstack/Mmux__n003441
    SLICE_X18Y37.B4         net (fanout=4)        1.481   my_Master/HCU_Master/Inst_returnstack/_n0034<3>
    SLICE_X18Y37.BMUX       Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                          my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X19Y35.D6         net (fanout=2)        0.341   my_Master/HCU_Master/retbus<2>
    SLICE_X19Y35.D          Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1465
                                                          my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X18Y35.B3         net (fanout=1)        0.365   my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1465
    SLICE_X18Y35.B          Tilo                  0.203   my_Master/HCU_Master/PC_adr<3>
                                                          my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X18Y35.A5         net (fanout=1)        0.222   my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X18Y35.A          Tilo                  0.203   my_Master/HCU_Master/PC_adr<3>
                                                          my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1469
    SLICE_X19Y33.D3         net (fanout=1)        0.506   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X19Y33.DMUX       Tilo                  0.313   my_Master/HCU_Master/wr_data<7>
                                                          my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>_01
    RAMB8_X1Y9.ADDRBRDADDR0 net (fanout=31)       3.132   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>_0
    RAMB8_X1Y9.CLKBRDCLK    Trcck_ADDRB           0.350   my_Master/Inst_mem_Master/multi_bank[59].bank/Mram_RAM64bit
                                                          my_Master/Inst_mem_Master/multi_bank[59].bank/Mram_RAM64bit
    ----------------------------------------------------  ---------------------------
    Total                                         9.128ns (2.293ns logic, 6.835ns route)
                                                          (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_0 (FF)
  Destination:          my_Master/Inst_mem_Master/multi_bank[59].bank/Mram_RAM64bit (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.070ns (Levels of Logic = 5)
  Clock Path Skew:      0.022ns (0.468 - 0.446)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_0 to my_Master/Inst_mem_Master/multi_bank[59].bank/Mram_RAM64bit
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X21Y36.AQ         Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                          my_Master/HCU_Master/Inst_returnstack/stack_ptr_0
    SLICE_X21Y37.A3         net (fanout=9)        0.491   my_Master/HCU_Master/Inst_returnstack/stack_ptr<0>
    SLICE_X21Y37.AMUX       Tilo                  0.313   N39
                                                          my_Master/HCU_Master/Inst_returnstack/Mmux__n003441
    SLICE_X18Y37.B4         net (fanout=4)        1.481   my_Master/HCU_Master/Inst_returnstack/_n0034<3>
    SLICE_X18Y37.BMUX       Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                          my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X20Y35.A2         net (fanout=2)        0.809   my_Master/HCU_Master/retbus<2>
    SLICE_X20Y35.A          Tilo                  0.205   my_Master/HCU_Master/PC_adr[1]_Prog_instr[15]_wide_mux_9_OUT<10>
                                                          my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1463
    SLICE_X18Y35.A2         net (fanout=1)        0.615   my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1462
    SLICE_X18Y35.A          Tilo                  0.203   my_Master/HCU_Master/PC_adr<3>
                                                          my_Master/HCU_Master/Mmux_PWR_27_o_PC_adr[1]_mux_82_OUT1469
    SLICE_X19Y33.D3         net (fanout=1)        0.506   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X19Y33.DMUX       Tilo                  0.313   my_Master/HCU_Master/wr_data<7>
                                                          my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>_01
    RAMB8_X1Y9.ADDRBRDADDR0 net (fanout=31)       3.132   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>_0
    RAMB8_X1Y9.CLKBRDCLK    Trcck_ADDRB           0.350   my_Master/Inst_mem_Master/multi_bank[59].bank/Mram_RAM64bit
                                                          my_Master/Inst_mem_Master/multi_bank[59].bank/Mram_RAM64bit
    ----------------------------------------------------  ---------------------------
    Total                                         9.070ns (2.036ns logic, 7.034ns route)
                                                          (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point My_arbitre/it_homade_0 (SLICE_X19Y40.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_4 (FF)
  Destination:          My_arbitre/it_homade_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.221ns (0.943 - 0.722)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_4 to My_arbitre/it_homade_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.BQ      Tcko                  0.200   Inst_debounce4/delay3<4>
                                                       Inst_debounce4/delay3_4
    SLICE_X19Y40.A4      net (fanout=2)        0.221   Inst_debounce4/delay3<4>
    SLICE_X19Y40.CLK     Tah         (-Th)    -0.155   My_arbitre/state_FSM_FFd1
                                                       My_arbitre/Mmux_it_homade_i11
                                                       My_arbitre/it_homade_0
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.355ns logic, 0.221ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1 (SLICE_X13Y42.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_1 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.625ns (Levels of Logic = 1)
  Clock Path Skew:      0.224ns (0.959 - 0.735)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_1 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.BMUX    Tshcko                0.238   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay3_1
    SLICE_X13Y42.A5      net (fanout=1)        0.172   Inst_debounce4/delay3<1>
    SLICE_X13Y42.CLK     Tah         (-Th)    -0.215   my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXN_6
                                                       Inst_debounce4/outp<1>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.625ns (0.453ns logic, 0.172ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------

Paths for end point My_arbitre/state_FSM_FFd1 (SLICE_X19Y40.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_4 (FF)
  Destination:          My_arbitre/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.636ns (Levels of Logic = 1)
  Clock Path Skew:      0.221ns (0.943 - 0.722)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_4 to My_arbitre/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.BQ      Tcko                  0.200   Inst_debounce4/delay3<4>
                                                       Inst_debounce4/delay3_4
    SLICE_X19Y40.A4      net (fanout=2)        0.221   Inst_debounce4/delay3<4>
    SLICE_X19Y40.CLK     Tah         (-Th)    -0.215   My_arbitre/state_FSM_FFd1
                                                       My_arbitre/state_FSM_FFd1-In11
                                                       My_arbitre/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.636ns (0.415ns logic, 0.221ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: my_Master/Inst_mem_Master/multi_bank[57].bank/Mram_RAM64bit/CLKAWRCLK
  Logical resource: my_Master/Inst_mem_Master/multi_bank[57].bank/Mram_RAM64bit/CLKAWRCLK
  Location pin: RAMB8_X1Y11.CLKAWRCLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: my_Master/Inst_mem_Master/multi_bank[57].bank/Mram_RAM64bit/CLKBRDCLK
  Logical resource: my_Master/Inst_mem_Master/multi_bank[57].bank/Mram_RAM64bit/CLKBRDCLK
  Location pin: RAMB8_X1Y11.CLKBRDCLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: my_Master/Inst_mem_Master/multi_bank[49].bank/Mram_RAM64bit/CLKAWRCLK
  Logical resource: my_Master/Inst_mem_Master/multi_bank[49].bank/Mram_RAM64bit/CLKAWRCLK
  Location pin: RAMB8_X0Y22.CLKAWRCLK
  Clock network: clk50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_pin                     |     10.000ns|      5.340ns|      9.930ns|            0|            0|            0|  12345479238|
| TS_clk_gen_clk0               |     10.000ns|      6.415ns|          N/A|            0|            0|         1916|            0|
| TS_clk_gen_clkdv              |     20.000ns|     19.860ns|          N/A|            0|            0|  12345477322|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   18.493|    9.930|    7.196|    2.596|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12345479238 paths, 0 nets, and 23173 connections

Design statistics:
   Minimum period:  19.860ns{1}   (Maximum frequency:  50.352MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec  6 17:43:44 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 366 MB



