C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\c_vhdl.exe  -identify  -oidb  C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\synthesis_3\identify.db   -identify  -top  work.m2s010_som  -prodtype  synplify_pro  -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -encrypt  -pro  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -vhdl2008  -srs_instrumentation  -ignore_undefined_lib  -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\COREFIFO\2.5.106\rtl\vhdl\core\fifo_pkg.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_fwft.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync_scntr.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_2Kx8\FIFO_2Kx8.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_fwft.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_sync.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_sync_scntr.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_8Kx9\FIFO_8Kx9.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\FIFOs.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\AFE_RX_SM.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\IdleLineDetector.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder_Adapter.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\CRC16_Generator.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ReadFIFO_Write_SM.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\TX_Collision_Detector.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\TX_SM.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesEncoder.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Interrupts.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\uP_if.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\CommsFPGA_top.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb\m2s010_som_sb.vhd -lib COREAPB3_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd -lib COREAPB3_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd -lib COREAPB3_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd -lib COREAPB3_LIB C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd -lib work C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som\m2s010_som.vhd  -log  C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\synthesis_3\synlog\m2s010_som_identify_db_generator.srr  
rc:0 success:1 runtime:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd|io:i|time:1509734242|size:3490|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd|io:i|time:1509734242|size:2980|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\COREFIFO\2.5.106\rtl\vhdl\core\fifo_pkg.vhd|io:i|time:1509734242|size:1815|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd|io:i|time:1509734242|size:55122|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_fwft.vhd|io:i|time:1509734242|size:14482|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync.vhd|io:i|time:1509734242|size:37418|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync_scntr.vhd|io:i|time:1509734242|size:28256|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd|io:i|time:1509734242|size:6619|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd|io:i|time:1509734242|size:2019|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd|io:i|time:1509734242|size:65886|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_2Kx8\FIFO_2Kx8.vhd|io:i|time:1509734242|size:8113|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd|io:i|time:1509734242|size:3490|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd|io:i|time:1509734242|size:2980|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd|io:i|time:1509734242|size:55122|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_fwft.vhd|io:i|time:1509734242|size:14482|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_sync.vhd|io:i|time:1509734242|size:37418|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_sync_scntr.vhd|io:i|time:1509734242|size:28256|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top.vhd|io:i|time:1509734242|size:6602|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd|io:i|time:1509734242|size:2019|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd|io:i|time:1509734242|size:65886|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\FIFO_8Kx9\FIFO_8Kx9.vhd|io:i|time:1509734242|size:8111|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\FIFOs.vhd|io:i|time:1509734242|size:14533|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\AFE_RX_SM.vhd|io:i|time:1509734242|size:10299|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\IdleLineDetector.vhd|io:i|time:1509734242|size:5404|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder_Adapter.vhd|io:i|time:1509734242|size:11379|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\CRC16_Generator.vhd|io:i|time:1509734242|size:3787|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ReadFIFO_Write_SM.vhd|io:i|time:1509734242|size:27794|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder.vhd|io:i|time:1509734242|size:9174|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\TX_Collision_Detector.vhd|io:i|time:1509734242|size:10887|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\TX_SM.vhd|io:i|time:1509734242|size:24592|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesEncoder.vhd|io:i|time:1509734242|size:10275|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Interrupts.vhd|io:i|time:1509734242|size:19523|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\uP_if.vhd|io:i|time:1509734242|size:39805|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\CommsFPGA_top.vhd|io:i|time:1510336250|size:21188|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd|io:i|time:1510336508|size:5689|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd|io:i|time:1497640216|size:32692|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd|io:i|time:1497640216|size:9297|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd|io:i|time:1497640216|size:75039|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd|io:i|time:1510335062|size:5549|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd|io:i|time:1498678485|size:2164|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd|io:i|time:1510335064|size:1909|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd|io:i|time:1510334942|size:112003|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd|io:i|time:1510334943|size:136238|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb\m2s010_som_sb.vhd|io:i|time:1510335064|size:55576|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd|io:i|time:1500639526|size:9523|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd|io:i|time:1500639526|size:5757|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd|io:i|time:1500639526|size:78851|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd|io:i|time:1500639526|size:6172|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som\m2s010_som.vhd|io:i|time:1510336509|size:35406|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\synthesis_3\synlog\m2s010_som_identify_db_generator.srr|io:o|time:1510671442|size:150551|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\synthesis_3\identify.db|io:o|time:1510671442|size:1212087|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\c_vhdl.exe|io:i|time:1479996440|size:2416640|exec:1
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\c_vhdl.exe|io:i|time:1479996692|size:3082752|exec:1
