#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fd5f7c3ae0 .scope module, "alarm_clock_tb" "alarm_clock_tb" 2 3;
 .timescale -9 -9;
v000001fd5f7b3360_0 .var "AL_ON", 0 0;
v000001fd5f7b3900_0 .net "Alarm", 0 0, v000001fd5f8d6d80_0;  1 drivers
v000001fd5f7b3e00_0 .var "H_in0", 3 0;
v000001fd5f7b3720_0 .var "H_in1", 1 0;
v000001fd5f7b3540_0 .net "H_out0", 3 0, v000001fd5f8d6500_0;  1 drivers
v000001fd5f7b35e0_0 .net "H_out1", 1 0, v000001fd5f8d65a0_0;  1 drivers
v000001fd5f7b3680_0 .var "LD_alarm", 0 0;
v000001fd5f7b37c0_0 .var "LD_time", 0 0;
v000001fd5f7b39a0_0 .var "M_in0", 3 0;
v000001fd5f7b3ea0_0 .var "M_in1", 2 0;
v000001fd5f7b3d60_0 .net "M_out0", 3 0, v000001fd5f7b2ff0_0;  1 drivers
v000001fd5f7b3180_0 .net "M_out1", 2 0, v000001fd5f7b3860_0;  1 drivers
v000001fd5f7b3ae0_0 .var "STOP_al", 0 0;
v000001fd5f7b3f40_0 .net "S_out0", 3 0, v000001fd5f7b34a0_0;  1 drivers
v000001fd5f7b3b80_0 .net "S_out1", 2 0, v000001fd5f7b3a40_0;  1 drivers
v000001fd5f7b3fe0_0 .var "clk", 0 0;
v000001fd5f7b30e0_0 .var "reset", 0 0;
S_000001fd5f7c3c70 .scope module, "uut" "alarm_clock" 2 24, 3 1 0, S_000001fd5f7c3ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "H_in1";
    .port_info 3 /INPUT 4 "H_in0";
    .port_info 4 /INPUT 3 "M_in1";
    .port_info 5 /INPUT 4 "M_in0";
    .port_info 6 /INPUT 1 "LD_time";
    .port_info 7 /INPUT 1 "LD_alarm";
    .port_info 8 /INPUT 1 "STOP_al";
    .port_info 9 /INPUT 1 "AL_ON";
    .port_info 10 /OUTPUT 1 "Alarm";
    .port_info 11 /OUTPUT 2 "H_out1";
    .port_info 12 /OUTPUT 4 "H_out0";
    .port_info 13 /OUTPUT 3 "M_out1";
    .port_info 14 /OUTPUT 4 "M_out0";
    .port_info 15 /OUTPUT 3 "S_out1";
    .port_info 16 /OUTPUT 4 "S_out0";
v000001fd5f8d6b60_0 .net "AL_ON", 0 0, v000001fd5f7b3360_0;  1 drivers
v000001fd5f8d6d80_0 .var "Alarm", 0 0;
v000001fd5f7a9f20_0 .var "H_alarm0", 3 0;
v000001fd5f7a9fc0_0 .var "H_alarm1", 1 0;
v000001fd5f7c3e00_0 .net "H_in0", 3 0, v000001fd5f7b3e00_0;  1 drivers
v000001fd5f7c3ea0_0 .net "H_in1", 1 0, v000001fd5f7b3720_0;  1 drivers
v000001fd5f8d6500_0 .var "H_out0", 3 0;
v000001fd5f8d65a0_0 .var "H_out1", 1 0;
v000001fd5f8d6640_0 .net "LD_alarm", 0 0, v000001fd5f7b3680_0;  1 drivers
v000001fd5f8d66e0_0 .net "LD_time", 0 0, v000001fd5f7b37c0_0;  1 drivers
v000001fd5f8d6780_0 .var "M_alarm0", 3 0;
v000001fd5f8d6820_0 .var "M_alarm1", 2 0;
v000001fd5f8d68c0_0 .net "M_in0", 3 0, v000001fd5f7b39a0_0;  1 drivers
v000001fd5f7b2f50_0 .net "M_in1", 2 0, v000001fd5f7b3ea0_0;  1 drivers
v000001fd5f7b2ff0_0 .var "M_out0", 3 0;
v000001fd5f7b3860_0 .var "M_out1", 2 0;
v000001fd5f7b3400_0 .net "STOP_al", 0 0, v000001fd5f7b3ae0_0;  1 drivers
v000001fd5f7b3cc0_0 .var "S_alarm0", 3 0;
v000001fd5f7b3c20_0 .var "S_alarm1", 2 0;
v000001fd5f7b34a0_0 .var "S_out0", 3 0;
v000001fd5f7b3a40_0 .var "S_out1", 2 0;
v000001fd5f7b3220_0 .net "clk", 0 0, v000001fd5f7b3fe0_0;  1 drivers
v000001fd5f7b32c0_0 .net "reset", 0 0, v000001fd5f7b30e0_0;  1 drivers
E_000001fd5f7aba10 .event posedge, v000001fd5f7b32c0_0, v000001fd5f7b3220_0;
    .scope S_000001fd5f7c3c70;
T_0 ;
    %wait E_000001fd5f7aba10;
    %load/vec4 v000001fd5f7b32c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd5f8d6d80_0, 0;
    %load/vec4 v000001fd5f7c3ea0_0;
    %assign/vec4 v000001fd5f8d65a0_0, 0;
    %load/vec4 v000001fd5f7c3e00_0;
    %assign/vec4 v000001fd5f8d6500_0, 0;
    %load/vec4 v000001fd5f7b2f50_0;
    %assign/vec4 v000001fd5f7b3860_0, 0;
    %load/vec4 v000001fd5f8d68c0_0;
    %assign/vec4 v000001fd5f7b2ff0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001fd5f7b3a40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fd5f7b34a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fd5f8d6640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001fd5f7c3ea0_0;
    %assign/vec4 v000001fd5f7a9fc0_0, 0;
    %load/vec4 v000001fd5f7c3e00_0;
    %assign/vec4 v000001fd5f7a9f20_0, 0;
    %load/vec4 v000001fd5f7b2f50_0;
    %assign/vec4 v000001fd5f8d6820_0, 0;
    %load/vec4 v000001fd5f8d68c0_0;
    %assign/vec4 v000001fd5f8d6780_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001fd5f7b3c20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fd5f7b3cc0_0, 0;
T_0.2 ;
    %load/vec4 v000001fd5f8d66e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001fd5f7c3ea0_0;
    %assign/vec4 v000001fd5f8d65a0_0, 0;
    %load/vec4 v000001fd5f7c3e00_0;
    %assign/vec4 v000001fd5f8d6500_0, 0;
    %load/vec4 v000001fd5f7b2f50_0;
    %assign/vec4 v000001fd5f7b3860_0, 0;
    %load/vec4 v000001fd5f8d68c0_0;
    %assign/vec4 v000001fd5f7b2ff0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001fd5f7b3a40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fd5f7b34a0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001fd5f7b3a40_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001fd5f7b34a0_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001fd5f7b3a40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fd5f7b34a0_0, 0;
    %load/vec4 v000001fd5f7b3860_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001fd5f7b2ff0_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001fd5f7b3860_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fd5f7b2ff0_0, 0;
    %load/vec4 v000001fd5f8d65a0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_0.14, 4;
    %load/vec4 v000001fd5f8d6500_0;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fd5f8d65a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fd5f8d6500_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v000001fd5f8d6500_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_0.15, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fd5f8d6500_0, 0;
    %load/vec4 v000001fd5f8d65a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001fd5f8d65a0_0, 0;
    %jmp T_0.16;
T_0.15 ;
    %load/vec4 v000001fd5f8d6500_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001fd5f8d6500_0, 0;
T_0.16 ;
T_0.13 ;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v000001fd5f7b2ff0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_0.17, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fd5f7b2ff0_0, 0;
    %load/vec4 v000001fd5f7b3860_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001fd5f7b3860_0, 0;
    %jmp T_0.18;
T_0.17 ;
    %load/vec4 v000001fd5f7b2ff0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001fd5f7b2ff0_0, 0;
T_0.18 ;
T_0.10 ;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v000001fd5f7b34a0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_0.19, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fd5f7b34a0_0, 0;
    %load/vec4 v000001fd5f7b3a40_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001fd5f7b3a40_0, 0;
    %jmp T_0.20;
T_0.19 ;
    %load/vec4 v000001fd5f7b34a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001fd5f7b34a0_0, 0;
T_0.20 ;
T_0.7 ;
T_0.5 ;
    %load/vec4 v000001fd5f8d65a0_0;
    %load/vec4 v000001fd5f7a9fc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.25, 4;
    %load/vec4 v000001fd5f8d6500_0;
    %load/vec4 v000001fd5f7a9f20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.25;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.24, 10;
    %load/vec4 v000001fd5f7b3860_0;
    %load/vec4 v000001fd5f8d6820_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.24;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.23, 9;
    %load/vec4 v000001fd5f7b2ff0_0;
    %load/vec4 v000001fd5f8d6780_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.21, 8;
    %load/vec4 v000001fd5f8d6b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd5f8d6d80_0, 0;
T_0.26 ;
T_0.21 ;
    %load/vec4 v000001fd5f7b3400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd5f8d6d80_0, 0;
T_0.28 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fd5f7c3ae0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000001fd5f7b3fe0_0;
    %inv;
    %store/vec4 v000001fd5f7b3fe0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fd5f7c3ae0;
T_2 ;
    %vpi_call 2 47 "$dumpfile", "alarm_clock_tb.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fd5f7c3ae0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd5f7b3fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd5f7b30e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd5f7b37c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd5f7b3680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd5f7b3ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd5f7b3360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fd5f7b3720_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001fd5f7b3e00_0, 0, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001fd5f7b3ea0_0, 0, 3;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001fd5f7b39a0_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd5f7b30e0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd5f7b37c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd5f7b37c0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fd5f7b3720_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001fd5f7b3e00_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fd5f7b3ea0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fd5f7b39a0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd5f7b3680_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd5f7b3680_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd5f7b3ae0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd5f7b3ae0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alarm_clock_tb.v";
    "alarm_clock.v";
