# FPGA
CPU, FPGA, HDL, Verilog, VHDL, Icarus, GTKWave, Digital; Design &amp; Verification, System Verilog, testbench, dynamic reconfiguration, Xilinx, Virtex, Spartan, ...



https://steveicarus.github.io/iverilog/

https://github.com/hneemann/Digital

biRISC-V - 32-bit dual issue RISC-V CPU: https://github.com/ultraembedded/biriscv
https://github.com/ultraembedded/biriscv/tree/master/src/core
https://github.com/ultraembedded/biriscv/blob/master/src/tcm/dport_axi.v


```Verilog
`define ALU_NONE                                4'b0000
always @*

```
