0.6
2019.1
May 24 2019
14:51:52
/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sim_1/new/tb_dataSel.v,1661063488,verilog,,,,tb_dataSel,,,,,,,,
/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/dataSel.v,1661062817,verilog,,/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sim_1/new/tb_dataSel.v,,dataSel,,,,,,,,
