Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Mon Dec 23 18:19:11 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 39 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.220        0.000                      0                  482        0.155        0.000                      0                  482        4.500        0.000                       0                   202  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.220        0.000                      0                  482        0.155        0.000                      0                  482        4.500        0.000                       0                   202  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 0.580ns (14.045%)  route 3.550ns (85.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y60         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=29, routed)          1.175     2.604    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[1]
    SLICE_X46Y59         LUT3 (Prop_lut3_I1_O)        0.124     2.728 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_8/O
                         net (fo=8, routed)           2.375     5.103    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/MemBank_B_address0[7]
    RAMB36_X2Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.610ns (16.475%)  route 3.093ns (83.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y60         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=29, routed)          1.042     2.471    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[1]
    SLICE_X45Y60         LUT2 (Prop_lut2_I1_O)        0.154     2.625 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_5/O
                         net (fo=8, routed)           2.050     4.676    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/MemBank_B_address0[10]
    RAMB36_X3Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.769    10.120    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         10.120    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_reg_177_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.580ns (14.936%)  route 3.303ns (85.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y58         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_177_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/i_reg_177_reg[3]/Q
                         net (fo=2, routed)           1.109     2.538    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/i_reg_177_reg[3]
    SLICE_X45Y58         LUT3 (Prop_lut3_I2_O)        0.124     2.662 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_12/O
                         net (fo=8, routed)           2.194     4.856    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/MemBank_B_address0[3]
    RAMB36_X3Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -4.856    
  -------------------------------------------------------------------
                         slack                                  5.467    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/input_data_data_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.642ns (15.457%)  route 3.511ns (84.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y61         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_data_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/input_data_data_V_0_sel_rd_reg/Q
                         net (fo=17, routed)          2.562     4.053    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/input_data_data_V_0_sel
    SLICE_X54Y69         LUT3 (Prop_lut3_I2_O)        0.124     4.177 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5_i_1/O
                         net (fo=1, routed)           0.950     5.126    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/input_data_data_V_0_data_out[11]
    RAMB36_X3Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -5.126    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 2.454ns (59.510%)  route 1.670ns (40.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/DOADO[1]
                         net (fo=1, routed)           1.670     5.097    bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/q0[7]
    RAMB18_X3Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ap_clk
    RAMB18_X3Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -5.097    
  -------------------------------------------------------------------
                         slack                                  5.551    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.580ns (15.297%)  route 3.212ns (84.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y60         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=29, routed)          1.175     2.604    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[1]
    SLICE_X46Y59         LUT3 (Prop_lut3_I1_O)        0.124     2.728 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_8/O
                         net (fo=8, routed)           2.037     4.765    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/MemBank_B_address0[7]
    RAMB36_X2Y13         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y13         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 2.454ns (59.723%)  route 1.655ns (40.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y13         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/DOADO[1]
                         net (fo=1, routed)           1.655     5.082    bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/q0[1]
    RAMB18_X3Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ap_clk
    RAMB18_X3Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 2.454ns (60.480%)  route 1.604ns (39.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/DOADO[0]
                         net (fo=1, routed)           1.604     5.031    bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/q0[6]
    RAMB18_X3Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ap_clk
    RAMB18_X3Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.580ns (15.790%)  route 3.093ns (84.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y60         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=29, routed)          1.175     2.604    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[1]
    SLICE_X46Y59         LUT3 (Prop_lut3_I1_O)        0.124     2.728 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_8/O
                         net (fo=8, routed)           1.918     4.646    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/MemBank_B_address0[7]
    RAMB36_X3Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.580ns (15.852%)  route 3.079ns (84.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y60         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=29, routed)          1.042     2.471    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[1]
    SLICE_X45Y60         LUT3 (Prop_lut3_I1_O)        0.124     2.595 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_7/O
                         net (fo=8, routed)           2.037     4.632    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/MemBank_B_address0[8]
    RAMB36_X3Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                  5.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/output_data_user_V_1_sel_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_data_user_V_1_payload_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.561%)  route 0.111ns (37.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y61         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_user_V_1_sel_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/output_data_user_V_1_sel_wr_reg/Q
                         net (fo=3, routed)           0.111     0.662    bd_0_i/hls_inst/inst/output_data_user_V_1_sel_wr
    SLICE_X50Y61         LUT5 (Prop_lut5_I3_O)        0.045     0.707 r  bd_0_i/hls_inst/inst/output_data_user_V_1_payload_B[0]_i_1/O
                         net (fo=1, routed)           0.000     0.707    bd_0_i/hls_inst/inst/output_data_user_V_1_payload_B[0]_i_1_n_6
    SLICE_X50Y61         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_user_V_1_payload_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y61         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_user_V_1_payload_B_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/output_data_user_V_1_payload_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_1_reg_188_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_2_reg_293_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.299%)  route 0.124ns (46.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y60         FDRE                                         r  bd_0_i/hls_inst/inst/i_1_reg_188_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/i_1_reg_188_reg[8]/Q
                         net (fo=5, routed)           0.124     0.675    bd_0_i/hls_inst/inst/i_1_reg_188[8]
    SLICE_X47Y59         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_293_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y59         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_293_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y59         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/inst/tmp_2_reg_293_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/output_data_dest_V_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_data_dest_V_1_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.334%)  route 0.108ns (36.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y62         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_dest_V_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  bd_0_i/hls_inst/inst/output_data_dest_V_1_state_reg[0]/Q
                         net (fo=3, routed)           0.108     0.659    bd_0_i/hls_inst/inst/output_data_TVALID
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.045     0.704 r  bd_0_i/hls_inst/inst/output_data_dest_V_1_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.704    bd_0_i/hls_inst/inst/output_data_dest_V_1_state[1]_i_1_n_6
    SLICE_X49Y62         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_dest_V_1_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y62         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_dest_V_1_state_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y62         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/output_data_dest_V_1_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/input_data_last_V_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/input_data_last_V_0_payload_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.906%)  route 0.094ns (31.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y61         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_last_V_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/input_data_last_V_0_state_reg[1]/Q
                         net (fo=5, routed)           0.094     0.668    bd_0_i/hls_inst/inst/input_data_last_V_0_ack_in
    SLICE_X43Y61         LUT5 (Prop_lut5_I2_O)        0.045     0.713 r  bd_0_i/hls_inst/inst/input_data_last_V_0_payload_B[0]_i_1/O
                         net (fo=1, routed)           0.000     0.713    bd_0_i/hls_inst/inst/input_data_last_V_0_payload_B[0]_i_1_n_6
    SLICE_X43Y61         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_last_V_0_payload_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y61         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_last_V_0_payload_B_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/input_data_last_V_0_payload_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/input_data_last_V_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/input_data_last_V_0_payload_A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.679%)  route 0.095ns (31.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y61         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_last_V_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/input_data_last_V_0_state_reg[1]/Q
                         net (fo=5, routed)           0.095     0.669    bd_0_i/hls_inst/inst/input_data_last_V_0_ack_in
    SLICE_X43Y61         LUT5 (Prop_lut5_I2_O)        0.045     0.714 r  bd_0_i/hls_inst/inst/input_data_last_V_0_payload_A[0]_i_1/O
                         net (fo=1, routed)           0.000     0.714    bd_0_i/hls_inst/inst/input_data_last_V_0_payload_A[0]_i_1_n_6
    SLICE_X43Y61         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_last_V_0_payload_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y61         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_last_V_0_payload_A_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/input_data_last_V_0_payload_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/input_data_last_V_0_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/input_data_last_V_0_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.522%)  route 0.149ns (44.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y61         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_last_V_0_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  bd_0_i/hls_inst/inst/input_data_last_V_0_state_reg[0]/Q
                         net (fo=5, routed)           0.149     0.700    bd_0_i/hls_inst/inst/input_data_last_V_0_state_reg_n_6_[0]
    SLICE_X42Y61         LUT5 (Prop_lut5_I1_O)        0.045     0.745 r  bd_0_i/hls_inst/inst/input_data_last_V_0_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/input_data_last_V_0_state[1]
    SLICE_X42Y61         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_last_V_0_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y61         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_last_V_0_state_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/input_data_last_V_0_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/output_data_data_V_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_data_data_V_1_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.212ns (64.320%)  route 0.118ns (35.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y61         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_data_V_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  bd_0_i/hls_inst/inst/output_data_data_V_1_state_reg[0]/Q
                         net (fo=6, routed)           0.118     0.692    bd_0_i/hls_inst/inst/output_data_data_V_1_state_reg_n_6_[0]
    SLICE_X51Y61         LUT4 (Prop_lut4_I0_O)        0.048     0.740 r  bd_0_i/hls_inst/inst/output_data_data_V_1_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.740    bd_0_i/hls_inst/inst/output_data_data_V_1_state[1]
    SLICE_X51Y61         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_data_V_1_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y61         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_data_V_1_state_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.107     0.539    bd_0_i/hls_inst/inst/output_data_data_V_1_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/output_data_id_V_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_data_id_V_1_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.069%)  route 0.129ns (40.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y62         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_id_V_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/output_data_id_V_1_state_reg[1]/Q
                         net (fo=3, routed)           0.129     0.680    bd_0_i/hls_inst/inst/output_data_id_V_1_state[1]
    SLICE_X52Y62         LUT5 (Prop_lut5_I2_O)        0.045     0.725 r  bd_0_i/hls_inst/inst/output_data_id_V_1_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.725    bd_0_i/hls_inst/inst/output_data_id_V_1_state[0]_i_1_n_6
    SLICE_X52Y62         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_id_V_1_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y62         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_id_V_1_state_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X52Y62         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/output_data_id_V_1_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/output_data_last_V_1_payload_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_data_last_V_1_payload_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.663%)  route 0.131ns (41.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_last_V_1_payload_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/output_data_last_V_1_payload_B_reg[0]/Q
                         net (fo=2, routed)           0.131     0.682    bd_0_i/hls_inst/inst/output_data_last_V_1_payload_B
    SLICE_X52Y60         LUT5 (Prop_lut5_I4_O)        0.045     0.727 r  bd_0_i/hls_inst/inst/output_data_last_V_1_payload_B[0]_i_1/O
                         net (fo=1, routed)           0.000     0.727    bd_0_i/hls_inst/inst/output_data_last_V_1_payload_B[0]_i_1_n_6
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_last_V_1_payload_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_last_V_1_payload_B_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X52Y60         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/output_data_last_V_1_payload_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/output_data_strb_V_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_data_strb_V_1_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.828%)  route 0.130ns (41.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y62         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_strb_V_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/output_data_strb_V_1_state_reg[1]/Q
                         net (fo=3, routed)           0.130     0.681    bd_0_i/hls_inst/inst/output_data_strb_V_1_state[1]
    SLICE_X49Y61         LUT5 (Prop_lut5_I2_O)        0.045     0.726 r  bd_0_i/hls_inst/inst/output_data_strb_V_1_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.726    bd_0_i/hls_inst/inst/output_data_strb_V_1_state[0]_i_1_n_6
    SLICE_X49Y61         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_strb_V_1_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=201, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y61         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_strb_V_1_state_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y61         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/output_data_strb_V_1_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y24  bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y11  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y71  bd_0_i/hls_inst/inst/input_data_data_V_0_payload_A_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y71  bd_0_i/hls_inst/inst/input_data_data_V_0_payload_A_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y71  bd_0_i/hls_inst/inst/input_data_data_V_0_payload_A_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y70  bd_0_i/hls_inst/inst/input_data_data_V_0_payload_A_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y70  bd_0_i/hls_inst/inst/input_data_data_V_0_payload_A_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y66  bd_0_i/hls_inst/inst/input_data_data_V_0_payload_B_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y71  bd_0_i/hls_inst/inst/input_data_data_V_0_payload_B_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y69  bd_0_i/hls_inst/inst/input_data_data_V_0_payload_B_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y58  bd_0_i/hls_inst/inst/input_data_data_V_0_payload_B_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y57  bd_0_i/hls_inst/inst/input_data_data_V_0_payload_B_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y66  bd_0_i/hls_inst/inst/input_data_data_V_0_payload_B_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y71  bd_0_i/hls_inst/inst/input_data_data_V_0_payload_A_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y71  bd_0_i/hls_inst/inst/input_data_data_V_0_payload_A_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y71  bd_0_i/hls_inst/inst/input_data_data_V_0_payload_A_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y71  bd_0_i/hls_inst/inst/input_data_data_V_0_payload_A_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y70  bd_0_i/hls_inst/inst/input_data_data_V_0_payload_A_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y70  bd_0_i/hls_inst/inst/input_data_data_V_0_payload_A_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y70  bd_0_i/hls_inst/inst/input_data_data_V_0_payload_A_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y70  bd_0_i/hls_inst/inst/input_data_data_V_0_payload_A_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y66  bd_0_i/hls_inst/inst/input_data_data_V_0_payload_B_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y66  bd_0_i/hls_inst/inst/input_data_data_V_0_payload_B_reg[0]/C



