<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Uart_ETH_xbar_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_0_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_1_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_2_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_2_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_3_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_8_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_8_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_7_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_7_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_6_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_6_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_5_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_5_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_4_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_4_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_12_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_12_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_11_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_11_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_10_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_10_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_9_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_9_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_14_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_14_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DataMove_13_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_DataMove_13_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_tier2_xbar_0_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/Uart_ETH_tier2_xbar_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Uart_ETH_xbar_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_0_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_1_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_2_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_3_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_8_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_7_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_6_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_5_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_4_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_12_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_11_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_10_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_9_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_14_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_13_1_synth_1"/>
		<Parent Id="Uart_ETH_tier2_xbar_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="Uart_ETH_xbar_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_0_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_1_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_2_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_3_0_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_8_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_7_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_6_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_5_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_4_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_12_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_11_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_10_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_9_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_14_1_synth_1"/>
		<Parent Id="Uart_ETH_DataMove_13_1_synth_1"/>
		<Parent Id="Uart_ETH_tier2_xbar_0_0_synth_1"/>
	</Run>
</Runs>

