
Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ce8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  08004e78  08004e78  00005e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005010  08005010  00007088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005010  08005010  00006010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005018  08005018  00007088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005018  08005018  00006018  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800501c  0800501c  0000601c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  08005020  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007088  2**0
                  CONTENTS
 10 .bss          000001b8  20000088  20000088  00007088  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000240  20000240  00007088  2**0
                  ALLOC
 12 .noinit       00000004  20000840  20000840  00007088  2**2
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00007088  2**0
                  CONTENTS, READONLY
 14 .debug_info   00009abb  00000000  00000000  000070b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001e3e  00000000  00000000  00010b73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000908  00000000  00000000  000129b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000006da  00000000  00000000  000132c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000212f0  00000000  00000000  0001399a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000ade9  00000000  00000000  00034c8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c4f5c  00000000  00000000  0003fa73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001049cf  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00002d58  00000000  00000000  00104a14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000068  00000000  00000000  0010776c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004e60 	.word	0x08004e60

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	08004e60 	.word	0x08004e60

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <__io_putchar>:
/* magic flag in RAM (.noinit) so it survives reset */
__attribute__((section(".noinit"))) volatile uint32_t boot_magic;

/* printf -> UART2 */
int __io_putchar(int ch)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 100);
 80005b4:	1d39      	adds	r1, r7, #4
 80005b6:	2364      	movs	r3, #100	@ 0x64
 80005b8:	2201      	movs	r2, #1
 80005ba:	4804      	ldr	r0, [pc, #16]	@ (80005cc <__io_putchar+0x20>)
 80005bc:	f002 fa44 	bl	8002a48 <HAL_UART_Transmit>
  return ch;
 80005c0:	687b      	ldr	r3, [r7, #4]
}
 80005c2:	4618      	mov	r0, r3
 80005c4:	3708      	adds	r7, #8
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	200000a4 	.word	0x200000a4

080005d0 <crc32_update>:

/* ===================== CRC32 (software) ===================== */
static uint32_t crc32_update(uint32_t crc, const uint8_t *data, size_t len)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b089      	sub	sp, #36	@ 0x24
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	60f8      	str	r0, [r7, #12]
 80005d8:	60b9      	str	r1, [r7, #8]
 80005da:	607a      	str	r2, [r7, #4]
  crc = ~crc;
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	43db      	mvns	r3, r3
 80005e0:	60fb      	str	r3, [r7, #12]
  for (size_t i = 0; i < len; i++) {
 80005e2:	2300      	movs	r3, #0
 80005e4:	61fb      	str	r3, [r7, #28]
 80005e6:	e01f      	b.n	8000628 <crc32_update+0x58>
    crc ^= data[i];
 80005e8:	68ba      	ldr	r2, [r7, #8]
 80005ea:	69fb      	ldr	r3, [r7, #28]
 80005ec:	4413      	add	r3, r2
 80005ee:	781b      	ldrb	r3, [r3, #0]
 80005f0:	461a      	mov	r2, r3
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	4053      	eors	r3, r2
 80005f6:	60fb      	str	r3, [r7, #12]
    for (int b = 0; b < 8; b++) {
 80005f8:	2300      	movs	r3, #0
 80005fa:	61bb      	str	r3, [r7, #24]
 80005fc:	e00e      	b.n	800061c <crc32_update+0x4c>
      uint32_t m = -(crc & 1u);
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	f003 0301 	and.w	r3, r3, #1
 8000604:	425b      	negs	r3, r3
 8000606:	617b      	str	r3, [r7, #20]
      crc = (crc >> 1) ^ (0xEDB88320u & m);
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	085a      	lsrs	r2, r3, #1
 800060c:	6979      	ldr	r1, [r7, #20]
 800060e:	4b0c      	ldr	r3, [pc, #48]	@ (8000640 <crc32_update+0x70>)
 8000610:	400b      	ands	r3, r1
 8000612:	4053      	eors	r3, r2
 8000614:	60fb      	str	r3, [r7, #12]
    for (int b = 0; b < 8; b++) {
 8000616:	69bb      	ldr	r3, [r7, #24]
 8000618:	3301      	adds	r3, #1
 800061a:	61bb      	str	r3, [r7, #24]
 800061c:	69bb      	ldr	r3, [r7, #24]
 800061e:	2b07      	cmp	r3, #7
 8000620:	dded      	ble.n	80005fe <crc32_update+0x2e>
  for (size_t i = 0; i < len; i++) {
 8000622:	69fb      	ldr	r3, [r7, #28]
 8000624:	3301      	adds	r3, #1
 8000626:	61fb      	str	r3, [r7, #28]
 8000628:	69fa      	ldr	r2, [r7, #28]
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	429a      	cmp	r2, r3
 800062e:	d3db      	bcc.n	80005e8 <crc32_update+0x18>
    }
  }
  return ~crc;
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	43db      	mvns	r3, r3
}
 8000634:	4618      	mov	r0, r3
 8000636:	3724      	adds	r7, #36	@ 0x24
 8000638:	46bd      	mov	sp, r7
 800063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063e:	4770      	bx	lr
 8000640:	edb88320 	.word	0xedb88320

08000644 <uart_readline>:

/* ===================== UART helpers ===================== */
/* IMPORTANT: delimiter hanya '\n', '\r' di-ignore (fix \r\n issue) */
static int uart_readline(char *out, int max, uint32_t timeout_ms)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b088      	sub	sp, #32
 8000648:	af00      	add	r7, sp, #0
 800064a:	60f8      	str	r0, [r7, #12]
 800064c:	60b9      	str	r1, [r7, #8]
 800064e:	607a      	str	r2, [r7, #4]
  int idx = 0;
 8000650:	2300      	movs	r3, #0
 8000652:	61fb      	str	r3, [r7, #28]
  uint8_t c;
  uint32_t t0 = HAL_GetTick();
 8000654:	f000 fe0a 	bl	800126c <HAL_GetTick>
 8000658:	61b8      	str	r0, [r7, #24]

  while ((HAL_GetTick() - t0) < timeout_ms) {
 800065a:	e02a      	b.n	80006b2 <uart_readline+0x6e>
    if (HAL_UART_Receive(&huart2, &c, 1, 10) == HAL_OK) {
 800065c:	f107 0117 	add.w	r1, r7, #23
 8000660:	230a      	movs	r3, #10
 8000662:	2201      	movs	r2, #1
 8000664:	4819      	ldr	r0, [pc, #100]	@ (80006cc <uart_readline+0x88>)
 8000666:	f002 fa7a 	bl	8002b5e <HAL_UART_Receive>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d120      	bne.n	80006b2 <uart_readline+0x6e>

      if (c == '\r') continue;     // ignore CR
 8000670:	7dfb      	ldrb	r3, [r7, #23]
 8000672:	2b0d      	cmp	r3, #13
 8000674:	d01a      	beq.n	80006ac <uart_readline+0x68>
      if (c == '\n') {             // LF ends line
 8000676:	7dfb      	ldrb	r3, [r7, #23]
 8000678:	2b0a      	cmp	r3, #10
 800067a:	d109      	bne.n	8000690 <uart_readline+0x4c>
        if (idx == 0) continue;    // skip empty line
 800067c:	69fb      	ldr	r3, [r7, #28]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d016      	beq.n	80006b0 <uart_readline+0x6c>
        out[idx] = 0;
 8000682:	69fb      	ldr	r3, [r7, #28]
 8000684:	68fa      	ldr	r2, [r7, #12]
 8000686:	4413      	add	r3, r2
 8000688:	2200      	movs	r2, #0
 800068a:	701a      	strb	r2, [r3, #0]
        return 1;
 800068c:	2301      	movs	r3, #1
 800068e:	e019      	b.n	80006c4 <uart_readline+0x80>
      }

      if (idx < max - 1) out[idx++] = (char)c;
 8000690:	68bb      	ldr	r3, [r7, #8]
 8000692:	3b01      	subs	r3, #1
 8000694:	69fa      	ldr	r2, [r7, #28]
 8000696:	429a      	cmp	r2, r3
 8000698:	da0b      	bge.n	80006b2 <uart_readline+0x6e>
 800069a:	69fb      	ldr	r3, [r7, #28]
 800069c:	1c5a      	adds	r2, r3, #1
 800069e:	61fa      	str	r2, [r7, #28]
 80006a0:	461a      	mov	r2, r3
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	4413      	add	r3, r2
 80006a6:	7dfa      	ldrb	r2, [r7, #23]
 80006a8:	701a      	strb	r2, [r3, #0]
 80006aa:	e002      	b.n	80006b2 <uart_readline+0x6e>
      if (c == '\r') continue;     // ignore CR
 80006ac:	bf00      	nop
 80006ae:	e000      	b.n	80006b2 <uart_readline+0x6e>
        if (idx == 0) continue;    // skip empty line
 80006b0:	bf00      	nop
  while ((HAL_GetTick() - t0) < timeout_ms) {
 80006b2:	f000 fddb 	bl	800126c <HAL_GetTick>
 80006b6:	4602      	mov	r2, r0
 80006b8:	69bb      	ldr	r3, [r7, #24]
 80006ba:	1ad3      	subs	r3, r2, r3
 80006bc:	687a      	ldr	r2, [r7, #4]
 80006be:	429a      	cmp	r2, r3
 80006c0:	d8cc      	bhi.n	800065c <uart_readline+0x18>
    }
  }
  return 0;
 80006c2:	2300      	movs	r3, #0
}
 80006c4:	4618      	mov	r0, r3
 80006c6:	3720      	adds	r7, #32
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	200000a4 	.word	0x200000a4

080006d0 <uart_readbytes>:

static int uart_readbytes(uint8_t *buf, uint32_t len, uint32_t timeout_ms)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b088      	sub	sp, #32
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	60f8      	str	r0, [r7, #12]
 80006d8:	60b9      	str	r1, [r7, #8]
 80006da:	607a      	str	r2, [r7, #4]
  uint32_t got = 0;
 80006dc:	2300      	movs	r3, #0
 80006de:	61fb      	str	r3, [r7, #28]
  uint32_t t0 = HAL_GetTick();
 80006e0:	f000 fdc4 	bl	800126c <HAL_GetTick>
 80006e4:	6178      	str	r0, [r7, #20]

  while (got < len && (HAL_GetTick() - t0) < timeout_ms) {
 80006e6:	e01a      	b.n	800071e <uart_readbytes+0x4e>
    uint32_t chunk = len - got;
 80006e8:	68ba      	ldr	r2, [r7, #8]
 80006ea:	69fb      	ldr	r3, [r7, #28]
 80006ec:	1ad3      	subs	r3, r2, r3
 80006ee:	61bb      	str	r3, [r7, #24]
    if (chunk > 256) chunk = 256;
 80006f0:	69bb      	ldr	r3, [r7, #24]
 80006f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80006f6:	d902      	bls.n	80006fe <uart_readbytes+0x2e>
 80006f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006fc:	61bb      	str	r3, [r7, #24]
    if (HAL_UART_Receive(&huart2, buf + got, chunk, 50) == HAL_OK) {
 80006fe:	68fa      	ldr	r2, [r7, #12]
 8000700:	69fb      	ldr	r3, [r7, #28]
 8000702:	18d1      	adds	r1, r2, r3
 8000704:	69bb      	ldr	r3, [r7, #24]
 8000706:	b29a      	uxth	r2, r3
 8000708:	2332      	movs	r3, #50	@ 0x32
 800070a:	4810      	ldr	r0, [pc, #64]	@ (800074c <uart_readbytes+0x7c>)
 800070c:	f002 fa27 	bl	8002b5e <HAL_UART_Receive>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d103      	bne.n	800071e <uart_readbytes+0x4e>
      got += chunk;
 8000716:	69fa      	ldr	r2, [r7, #28]
 8000718:	69bb      	ldr	r3, [r7, #24]
 800071a:	4413      	add	r3, r2
 800071c:	61fb      	str	r3, [r7, #28]
  while (got < len && (HAL_GetTick() - t0) < timeout_ms) {
 800071e:	69fa      	ldr	r2, [r7, #28]
 8000720:	68bb      	ldr	r3, [r7, #8]
 8000722:	429a      	cmp	r2, r3
 8000724:	d207      	bcs.n	8000736 <uart_readbytes+0x66>
 8000726:	f000 fda1 	bl	800126c <HAL_GetTick>
 800072a:	4602      	mov	r2, r0
 800072c:	697b      	ldr	r3, [r7, #20]
 800072e:	1ad3      	subs	r3, r2, r3
 8000730:	687a      	ldr	r2, [r7, #4]
 8000732:	429a      	cmp	r2, r3
 8000734:	d8d8      	bhi.n	80006e8 <uart_readbytes+0x18>
    }
  }
  return (got == len);
 8000736:	69fa      	ldr	r2, [r7, #28]
 8000738:	68bb      	ldr	r3, [r7, #8]
 800073a:	429a      	cmp	r2, r3
 800073c:	bf0c      	ite	eq
 800073e:	2301      	moveq	r3, #1
 8000740:	2300      	movne	r3, #0
 8000742:	b2db      	uxtb	r3, r3
}
 8000744:	4618      	mov	r0, r3
 8000746:	3720      	adds	r7, #32
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	200000a4 	.word	0x200000a4

08000750 <sector_from_address>:

/* ===================== FLASH (STM32F407 sector map) ===================== */
static uint32_t sector_from_address(uint32_t addr)
{
 8000750:	b480      	push	{r7}
 8000752:	b083      	sub	sp, #12
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  if (addr < 0x08004000) return FLASH_SECTOR_0;
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	4a24      	ldr	r2, [pc, #144]	@ (80007ec <sector_from_address+0x9c>)
 800075c:	4293      	cmp	r3, r2
 800075e:	d201      	bcs.n	8000764 <sector_from_address+0x14>
 8000760:	2300      	movs	r3, #0
 8000762:	e03c      	b.n	80007de <sector_from_address+0x8e>
  if (addr < 0x08008000) return FLASH_SECTOR_1;
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	4a22      	ldr	r2, [pc, #136]	@ (80007f0 <sector_from_address+0xa0>)
 8000768:	4293      	cmp	r3, r2
 800076a:	d201      	bcs.n	8000770 <sector_from_address+0x20>
 800076c:	2301      	movs	r3, #1
 800076e:	e036      	b.n	80007de <sector_from_address+0x8e>
  if (addr < 0x0800C000) return FLASH_SECTOR_2;
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	4a20      	ldr	r2, [pc, #128]	@ (80007f4 <sector_from_address+0xa4>)
 8000774:	4293      	cmp	r3, r2
 8000776:	d201      	bcs.n	800077c <sector_from_address+0x2c>
 8000778:	2302      	movs	r3, #2
 800077a:	e030      	b.n	80007de <sector_from_address+0x8e>
  if (addr < 0x08010000) return FLASH_SECTOR_3;
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	4a1e      	ldr	r2, [pc, #120]	@ (80007f8 <sector_from_address+0xa8>)
 8000780:	4293      	cmp	r3, r2
 8000782:	d801      	bhi.n	8000788 <sector_from_address+0x38>
 8000784:	2303      	movs	r3, #3
 8000786:	e02a      	b.n	80007de <sector_from_address+0x8e>
  if (addr < 0x08020000) return FLASH_SECTOR_4;
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	4a1c      	ldr	r2, [pc, #112]	@ (80007fc <sector_from_address+0xac>)
 800078c:	4293      	cmp	r3, r2
 800078e:	d801      	bhi.n	8000794 <sector_from_address+0x44>
 8000790:	2304      	movs	r3, #4
 8000792:	e024      	b.n	80007de <sector_from_address+0x8e>
  if (addr < 0x08040000) return FLASH_SECTOR_5;
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	4a1a      	ldr	r2, [pc, #104]	@ (8000800 <sector_from_address+0xb0>)
 8000798:	4293      	cmp	r3, r2
 800079a:	d801      	bhi.n	80007a0 <sector_from_address+0x50>
 800079c:	2305      	movs	r3, #5
 800079e:	e01e      	b.n	80007de <sector_from_address+0x8e>
  if (addr < 0x08060000) return FLASH_SECTOR_6;
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	4a18      	ldr	r2, [pc, #96]	@ (8000804 <sector_from_address+0xb4>)
 80007a4:	4293      	cmp	r3, r2
 80007a6:	d801      	bhi.n	80007ac <sector_from_address+0x5c>
 80007a8:	2306      	movs	r3, #6
 80007aa:	e018      	b.n	80007de <sector_from_address+0x8e>
  if (addr < 0x08080000) return FLASH_SECTOR_7;
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	4a16      	ldr	r2, [pc, #88]	@ (8000808 <sector_from_address+0xb8>)
 80007b0:	4293      	cmp	r3, r2
 80007b2:	d801      	bhi.n	80007b8 <sector_from_address+0x68>
 80007b4:	2307      	movs	r3, #7
 80007b6:	e012      	b.n	80007de <sector_from_address+0x8e>
  if (addr < 0x080A0000) return FLASH_SECTOR_8;
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	4a14      	ldr	r2, [pc, #80]	@ (800080c <sector_from_address+0xbc>)
 80007bc:	4293      	cmp	r3, r2
 80007be:	d801      	bhi.n	80007c4 <sector_from_address+0x74>
 80007c0:	2308      	movs	r3, #8
 80007c2:	e00c      	b.n	80007de <sector_from_address+0x8e>
  if (addr < 0x080C0000) return FLASH_SECTOR_9;
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	4a12      	ldr	r2, [pc, #72]	@ (8000810 <sector_from_address+0xc0>)
 80007c8:	4293      	cmp	r3, r2
 80007ca:	d801      	bhi.n	80007d0 <sector_from_address+0x80>
 80007cc:	2309      	movs	r3, #9
 80007ce:	e006      	b.n	80007de <sector_from_address+0x8e>
  if (addr < 0x080E0000) return FLASH_SECTOR_10;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	4a10      	ldr	r2, [pc, #64]	@ (8000814 <sector_from_address+0xc4>)
 80007d4:	4293      	cmp	r3, r2
 80007d6:	d801      	bhi.n	80007dc <sector_from_address+0x8c>
 80007d8:	230a      	movs	r3, #10
 80007da:	e000      	b.n	80007de <sector_from_address+0x8e>
  return FLASH_SECTOR_11;
 80007dc:	230b      	movs	r3, #11
}
 80007de:	4618      	mov	r0, r3
 80007e0:	370c      	adds	r7, #12
 80007e2:	46bd      	mov	sp, r7
 80007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	08004000 	.word	0x08004000
 80007f0:	08008000 	.word	0x08008000
 80007f4:	0800c000 	.word	0x0800c000
 80007f8:	0800ffff 	.word	0x0800ffff
 80007fc:	0801ffff 	.word	0x0801ffff
 8000800:	0803ffff 	.word	0x0803ffff
 8000804:	0805ffff 	.word	0x0805ffff
 8000808:	0807ffff 	.word	0x0807ffff
 800080c:	0809ffff 	.word	0x0809ffff
 8000810:	080bffff 	.word	0x080bffff
 8000814:	080dffff 	.word	0x080dffff

08000818 <flash_erase_app>:

static int flash_erase_app(uint32_t size)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b08c      	sub	sp, #48	@ 0x30
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  if (size == 0) return 0;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d101      	bne.n	800082a <flash_erase_app+0x12>
 8000826:	2300      	movs	r3, #0
 8000828:	e036      	b.n	8000898 <flash_erase_app+0x80>

  uint32_t start = APP_START;
 800082a:	4b1d      	ldr	r3, [pc, #116]	@ (80008a0 <flash_erase_app+0x88>)
 800082c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t end   = APP_START + size - 1;
 800082e:	687a      	ldr	r2, [r7, #4]
 8000830:	4b1c      	ldr	r3, [pc, #112]	@ (80008a4 <flash_erase_app+0x8c>)
 8000832:	4413      	add	r3, r2
 8000834:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t sec_start = sector_from_address(start);
 8000836:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8000838:	f7ff ff8a 	bl	8000750 <sector_from_address>
 800083c:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t sec_end   = sector_from_address(end);
 800083e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000840:	f7ff ff86 	bl	8000750 <sector_from_address>
 8000844:	6238      	str	r0, [r7, #32]

  FLASH_EraseInitTypeDef er = {0};
 8000846:	f107 030c 	add.w	r3, r7, #12
 800084a:	2200      	movs	r2, #0
 800084c:	601a      	str	r2, [r3, #0]
 800084e:	605a      	str	r2, [r3, #4]
 8000850:	609a      	str	r2, [r3, #8]
 8000852:	60da      	str	r2, [r3, #12]
 8000854:	611a      	str	r2, [r3, #16]
  uint32_t sectorError = 0;
 8000856:	2300      	movs	r3, #0
 8000858:	60bb      	str	r3, [r7, #8]

  er.TypeErase    = FLASH_TYPEERASE_SECTORS;
 800085a:	2300      	movs	r3, #0
 800085c:	60fb      	str	r3, [r7, #12]
  er.VoltageRange = VOLTAGE_RANGE_3;
 800085e:	2302      	movs	r3, #2
 8000860:	61fb      	str	r3, [r7, #28]
  er.Sector       = sec_start;
 8000862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000864:	617b      	str	r3, [r7, #20]
  er.NbSectors    = (sec_end - sec_start) + 1;
 8000866:	6a3a      	ldr	r2, [r7, #32]
 8000868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800086a:	1ad3      	subs	r3, r2, r3
 800086c:	3301      	adds	r3, #1
 800086e:	61bb      	str	r3, [r7, #24]

  HAL_FLASH_Unlock();
 8000870:	f000 fef6 	bl	8001660 <HAL_FLASH_Unlock>
  if (HAL_FLASHEx_Erase(&er, &sectorError) != HAL_OK) {
 8000874:	f107 0208 	add.w	r2, r7, #8
 8000878:	f107 030c 	add.w	r3, r7, #12
 800087c:	4611      	mov	r1, r2
 800087e:	4618      	mov	r0, r3
 8000880:	f001 f850 	bl	8001924 <HAL_FLASHEx_Erase>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d003      	beq.n	8000892 <flash_erase_app+0x7a>
    HAL_FLASH_Lock();
 800088a:	f000 ff0b 	bl	80016a4 <HAL_FLASH_Lock>
    return 0;
 800088e:	2300      	movs	r3, #0
 8000890:	e002      	b.n	8000898 <flash_erase_app+0x80>
  }
  HAL_FLASH_Lock();
 8000892:	f000 ff07 	bl	80016a4 <HAL_FLASH_Lock>
  return 1;
 8000896:	2301      	movs	r3, #1
}
 8000898:	4618      	mov	r0, r3
 800089a:	3730      	adds	r7, #48	@ 0x30
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	08010000 	.word	0x08010000
 80008a4:	0800ffff 	.word	0x0800ffff

080008a8 <flash_write>:

static int flash_write(uint32_t addr, const uint8_t *data, uint32_t len)
{
 80008a8:	b5b0      	push	{r4, r5, r7, lr}
 80008aa:	b088      	sub	sp, #32
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	60f8      	str	r0, [r7, #12]
 80008b0:	60b9      	str	r1, [r7, #8]
 80008b2:	607a      	str	r2, [r7, #4]
  HAL_FLASH_Unlock();
 80008b4:	f000 fed4 	bl	8001660 <HAL_FLASH_Unlock>

  for (uint32_t i = 0; i < len; i += 4) {
 80008b8:	2300      	movs	r3, #0
 80008ba:	61fb      	str	r3, [r7, #28]
 80008bc:	e033      	b.n	8000926 <flash_write+0x7e>
    uint32_t w = 0xFFFFFFFF;
 80008be:	f04f 33ff 	mov.w	r3, #4294967295
 80008c2:	617b      	str	r3, [r7, #20]
    uint32_t remain = len - i;
 80008c4:	687a      	ldr	r2, [r7, #4]
 80008c6:	69fb      	ldr	r3, [r7, #28]
 80008c8:	1ad3      	subs	r3, r2, r3
 80008ca:	61bb      	str	r3, [r7, #24]

    if (remain >= 4) memcpy(&w, data + i, 4);
 80008cc:	69bb      	ldr	r3, [r7, #24]
 80008ce:	2b03      	cmp	r3, #3
 80008d0:	d905      	bls.n	80008de <flash_write+0x36>
 80008d2:	68ba      	ldr	r2, [r7, #8]
 80008d4:	69fb      	ldr	r3, [r7, #28]
 80008d6:	4413      	add	r3, r2
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	617b      	str	r3, [r7, #20]
 80008dc:	e00d      	b.n	80008fa <flash_write+0x52>
    else {
      uint8_t tmp[4] = {0xFF,0xFF,0xFF,0xFF};
 80008de:	f04f 33ff 	mov.w	r3, #4294967295
 80008e2:	613b      	str	r3, [r7, #16]
      memcpy(tmp, data + i, remain);
 80008e4:	68ba      	ldr	r2, [r7, #8]
 80008e6:	69fb      	ldr	r3, [r7, #28]
 80008e8:	18d1      	adds	r1, r2, r3
 80008ea:	f107 0310 	add.w	r3, r7, #16
 80008ee:	69ba      	ldr	r2, [r7, #24]
 80008f0:	4618      	mov	r0, r3
 80008f2:	f003 fbba 	bl	800406a <memcpy>
      memcpy(&w, tmp, 4);
 80008f6:	693b      	ldr	r3, [r7, #16]
 80008f8:	617b      	str	r3, [r7, #20]
    }

    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, addr + i, (uint64_t)w) != HAL_OK) {
 80008fa:	68fa      	ldr	r2, [r7, #12]
 80008fc:	69fb      	ldr	r3, [r7, #28]
 80008fe:	18d1      	adds	r1, r2, r3
 8000900:	697b      	ldr	r3, [r7, #20]
 8000902:	2200      	movs	r2, #0
 8000904:	461c      	mov	r4, r3
 8000906:	4615      	mov	r5, r2
 8000908:	4622      	mov	r2, r4
 800090a:	462b      	mov	r3, r5
 800090c:	2002      	movs	r0, #2
 800090e:	f000 fe55 	bl	80015bc <HAL_FLASH_Program>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d003      	beq.n	8000920 <flash_write+0x78>
      HAL_FLASH_Lock();
 8000918:	f000 fec4 	bl	80016a4 <HAL_FLASH_Lock>
      return 0;
 800091c:	2300      	movs	r3, #0
 800091e:	e009      	b.n	8000934 <flash_write+0x8c>
  for (uint32_t i = 0; i < len; i += 4) {
 8000920:	69fb      	ldr	r3, [r7, #28]
 8000922:	3304      	adds	r3, #4
 8000924:	61fb      	str	r3, [r7, #28]
 8000926:	69fa      	ldr	r2, [r7, #28]
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	429a      	cmp	r2, r3
 800092c:	d3c7      	bcc.n	80008be <flash_write+0x16>
    }
  }

  HAL_FLASH_Lock();
 800092e:	f000 feb9 	bl	80016a4 <HAL_FLASH_Lock>
  return 1;
 8000932:	2301      	movs	r3, #1
}
 8000934:	4618      	mov	r0, r3
 8000936:	3720      	adds	r7, #32
 8000938:	46bd      	mov	sp, r7
 800093a:	bdb0      	pop	{r4, r5, r7, pc}

0800093c <app_is_valid>:

/* ===================== JUMP TO APP ===================== */
static int app_is_valid(void)
{
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
  uint32_t sp = *(uint32_t*)APP_START;
 8000942:	4b09      	ldr	r3, [pc, #36]	@ (8000968 <app_is_valid+0x2c>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	607b      	str	r3, [r7, #4]
  return ((sp & 0x2FFE0000) == 0x20000000); // SRAM range check
 8000948:	687a      	ldr	r2, [r7, #4]
 800094a:	4b08      	ldr	r3, [pc, #32]	@ (800096c <app_is_valid+0x30>)
 800094c:	4013      	ands	r3, r2
 800094e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000952:	bf0c      	ite	eq
 8000954:	2301      	moveq	r3, #1
 8000956:	2300      	movne	r3, #0
 8000958:	b2db      	uxtb	r3, r3
}
 800095a:	4618      	mov	r0, r3
 800095c:	370c      	adds	r7, #12
 800095e:	46bd      	mov	sp, r7
 8000960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000964:	4770      	bx	lr
 8000966:	bf00      	nop
 8000968:	08010000 	.word	0x08010000
 800096c:	2ffe0000 	.word	0x2ffe0000

08000970 <jump_to_app>:

static void jump_to_app(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b084      	sub	sp, #16
 8000974:	af00      	add	r7, sp, #0
  uint32_t sp = *(uint32_t*)APP_START;
 8000976:	4b17      	ldr	r3, [pc, #92]	@ (80009d4 <jump_to_app+0x64>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	60fb      	str	r3, [r7, #12]
  uint32_t rh = *(uint32_t*)(APP_START + 4);
 800097c:	4b16      	ldr	r3, [pc, #88]	@ (80009d8 <jump_to_app+0x68>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	60bb      	str	r3, [r7, #8]

  if (!app_is_valid()) {
 8000982:	f7ff ffdb 	bl	800093c <app_is_valid>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d103      	bne.n	8000994 <jump_to_app+0x24>
    printf("ERR: APP invalid\n");
 800098c:	4813      	ldr	r0, [pc, #76]	@ (80009dc <jump_to_app+0x6c>)
 800098e:	f003 f9d1 	bl	8003d34 <puts>
    return;
 8000992:	e01c      	b.n	80009ce <jump_to_app+0x5e>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000994:	b672      	cpsid	i
}
 8000996:	bf00      	nop
  }

  __disable_irq();

  /* stop systick */
  SysTick->CTRL = 0;
 8000998:	4b11      	ldr	r3, [pc, #68]	@ (80009e0 <jump_to_app+0x70>)
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
  SysTick->LOAD = 0;
 800099e:	4b10      	ldr	r3, [pc, #64]	@ (80009e0 <jump_to_app+0x70>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	605a      	str	r2, [r3, #4]
  SysTick->VAL  = 0;
 80009a4:	4b0e      	ldr	r3, [pc, #56]	@ (80009e0 <jump_to_app+0x70>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	609a      	str	r2, [r3, #8]

  HAL_UART_DeInit(&huart2);
 80009aa:	480e      	ldr	r0, [pc, #56]	@ (80009e4 <jump_to_app+0x74>)
 80009ac:	f002 f81a 	bl	80029e4 <HAL_UART_DeInit>
  HAL_DeInit();
 80009b0:	f000 fbe2 	bl	8001178 <HAL_DeInit>

  SCB->VTOR = APP_START;
 80009b4:	4b0c      	ldr	r3, [pc, #48]	@ (80009e8 <jump_to_app+0x78>)
 80009b6:	4a07      	ldr	r2, [pc, #28]	@ (80009d4 <jump_to_app+0x64>)
 80009b8:	609a      	str	r2, [r3, #8]
 80009ba:	68fb      	ldr	r3, [r7, #12]
 80009bc:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	f383 8808 	msr	MSP, r3
}
 80009c4:	bf00      	nop
  __set_MSP(sp);

  ((void (*)(void))rh)();
 80009c6:	68bb      	ldr	r3, [r7, #8]
 80009c8:	4798      	blx	r3
  while (1) {}
 80009ca:	bf00      	nop
 80009cc:	e7fd      	b.n	80009ca <jump_to_app+0x5a>
}
 80009ce:	3710      	adds	r7, #16
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	08010000 	.word	0x08010000
 80009d8:	08010004 	.word	0x08010004
 80009dc:	08004e78 	.word	0x08004e78
 80009e0:	e000e010 	.word	0xe000e010
 80009e4:	200000a4 	.word	0x200000a4
 80009e8:	e000ed00 	.word	0xe000ed00

080009ec <main>:
static void MX_USART2_UART_Init(void);
void Error_Handler(void);

/* ===================== MAIN ===================== */
int main(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	f5ad 6d94 	sub.w	sp, sp, #1184	@ 0x4a0
 80009f2:	af00      	add	r7, sp, #0
  HAL_Init();
 80009f4:	f000 fb9e 	bl	8001134 <HAL_Init>
  SystemClock_Config();
 80009f8:	f000 f920 	bl	8000c3c <SystemClock_Config>
  MX_GPIO_Init();
 80009fc:	f000 f9b8 	bl	8000d70 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000a00:	f000 f97a 	bl	8000cf8 <MX_USART2_UART_Init>

  /* kalau bukan request update: coba jump ke APP */
  if (boot_magic != BOOT_MAGIC) {
 8000a04:	4b84      	ldr	r3, [pc, #528]	@ (8000c18 <main+0x22c>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4a84      	ldr	r2, [pc, #528]	@ (8000c1c <main+0x230>)
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d001      	beq.n	8000a12 <main+0x26>
    jump_to_app(); // kalau APP valid, tidak balik
 8000a0e:	f7ff ffaf 	bl	8000970 <jump_to_app>
  }

  boot_magic = 0;
 8000a12:	4b81      	ldr	r3, [pc, #516]	@ (8000c18 <main+0x22c>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	601a      	str	r2, [r3, #0]
  printf("BL_READY\n");
 8000a18:	4881      	ldr	r0, [pc, #516]	@ (8000c20 <main+0x234>)
 8000a1a:	f003 f98b 	bl	8003d34 <puts>

  char line[128];
  uint32_t fw_size = 0;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	f8c7 3410 	str.w	r3, [r7, #1040]	@ 0x410
  uint32_t running_crc = 0;
 8000a24:	2300      	movs	r3, #0
 8000a26:	f8c7 349c 	str.w	r3, [r7, #1180]	@ 0x49c
  uint32_t expected_crc = 0;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	f8c7 3494 	str.w	r3, [r7, #1172]	@ 0x494
  uint32_t offset = 0;
 8000a30:	2300      	movs	r3, #0
 8000a32:	f8c7 3498 	str.w	r3, [r7, #1176]	@ 0x498

  /* BEGIN <size> */
  if (!uart_readline(line, sizeof(line), 15000)) {
 8000a36:	f207 4314 	addw	r3, r7, #1044	@ 0x414
 8000a3a:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8000a3e:	2180      	movs	r1, #128	@ 0x80
 8000a40:	4618      	mov	r0, r3
 8000a42:	f7ff fdff 	bl	8000644 <uart_readline>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d104      	bne.n	8000a56 <main+0x6a>
    printf("ERR\n"); while (1) {}
 8000a4c:	4875      	ldr	r0, [pc, #468]	@ (8000c24 <main+0x238>)
 8000a4e:	f003 f971 	bl	8003d34 <puts>
 8000a52:	bf00      	nop
 8000a54:	e7fd      	b.n	8000a52 <main+0x66>
  }
  if (sscanf(line, "BEGIN %lu", (unsigned long*)&fw_size) != 1 || fw_size == 0) {
 8000a56:	f507 6282 	add.w	r2, r7, #1040	@ 0x410
 8000a5a:	f207 4314 	addw	r3, r7, #1044	@ 0x414
 8000a5e:	4972      	ldr	r1, [pc, #456]	@ (8000c28 <main+0x23c>)
 8000a60:	4618      	mov	r0, r3
 8000a62:	f003 f96f 	bl	8003d44 <siscanf>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b01      	cmp	r3, #1
 8000a6a:	d103      	bne.n	8000a74 <main+0x88>
 8000a6c:	f8d7 3410 	ldr.w	r3, [r7, #1040]	@ 0x410
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d104      	bne.n	8000a7e <main+0x92>
    printf("ERR\n"); while (1) {}
 8000a74:	486b      	ldr	r0, [pc, #428]	@ (8000c24 <main+0x238>)
 8000a76:	f003 f95d 	bl	8003d34 <puts>
 8000a7a:	bf00      	nop
 8000a7c:	e7fd      	b.n	8000a7a <main+0x8e>
  }
  printf("OK\n");
 8000a7e:	486b      	ldr	r0, [pc, #428]	@ (8000c2c <main+0x240>)
 8000a80:	f003 f958 	bl	8003d34 <puts>

  if (!flash_erase_app(fw_size)) {
 8000a84:	f8d7 3410 	ldr.w	r3, [r7, #1040]	@ 0x410
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f7ff fec5 	bl	8000818 <flash_erase_app>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d104      	bne.n	8000a9e <main+0xb2>
    printf("ERR\n"); while (1) {}
 8000a94:	4863      	ldr	r0, [pc, #396]	@ (8000c24 <main+0x238>)
 8000a96:	f003 f94d 	bl	8003d34 <puts>
 8000a9a:	bf00      	nop
 8000a9c:	e7fd      	b.n	8000a9a <main+0xae>
  }
  printf("OK\n");
 8000a9e:	4863      	ldr	r0, [pc, #396]	@ (8000c2c <main+0x240>)
 8000aa0:	f003 f948 	bl	8003d34 <puts>

  while (1)
  {
    if (!uart_readline(line, sizeof(line), 20000)) {
 8000aa4:	f207 4314 	addw	r3, r7, #1044	@ 0x414
 8000aa8:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8000aac:	2180      	movs	r1, #128	@ 0x80
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f7ff fdc8 	bl	8000644 <uart_readline>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d104      	bne.n	8000ac4 <main+0xd8>
      printf("ERR\n"); while (1) {}
 8000aba:	485a      	ldr	r0, [pc, #360]	@ (8000c24 <main+0x238>)
 8000abc:	f003 f93a 	bl	8003d34 <puts>
 8000ac0:	bf00      	nop
 8000ac2:	e7fd      	b.n	8000ac0 <main+0xd4>
    }

    /* END <crc> */
    if (strncmp(line, "END ", 4) == 0) {
 8000ac4:	f207 4314 	addw	r3, r7, #1044	@ 0x414
 8000ac8:	2204      	movs	r2, #4
 8000aca:	4959      	ldr	r1, [pc, #356]	@ (8000c30 <main+0x244>)
 8000acc:	4618      	mov	r0, r3
 8000ace:	f003 fa47 	bl	8003f60 <strncmp>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d136      	bne.n	8000b46 <main+0x15a>
      unsigned long tmp = 0;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	f8c7 3404 	str.w	r3, [r7, #1028]	@ 0x404
      if (sscanf(line, "END %lu", &tmp) != 1) { printf("ERR\n"); while (1) {} }
 8000ade:	f207 4204 	addw	r2, r7, #1028	@ 0x404
 8000ae2:	f207 4314 	addw	r3, r7, #1044	@ 0x414
 8000ae6:	4953      	ldr	r1, [pc, #332]	@ (8000c34 <main+0x248>)
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f003 f92b 	bl	8003d44 <siscanf>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b01      	cmp	r3, #1
 8000af2:	d004      	beq.n	8000afe <main+0x112>
 8000af4:	484b      	ldr	r0, [pc, #300]	@ (8000c24 <main+0x238>)
 8000af6:	f003 f91d 	bl	8003d34 <puts>
 8000afa:	bf00      	nop
 8000afc:	e7fd      	b.n	8000afa <main+0x10e>
      expected_crc = (uint32_t)tmp;
 8000afe:	f8d7 3404 	ldr.w	r3, [r7, #1028]	@ 0x404
 8000b02:	f8c7 3494 	str.w	r3, [r7, #1172]	@ 0x494

      if (offset != fw_size) { printf("ERR\n"); while (1) {} }
 8000b06:	f8d7 3410 	ldr.w	r3, [r7, #1040]	@ 0x410
 8000b0a:	f8d7 2498 	ldr.w	r2, [r7, #1176]	@ 0x498
 8000b0e:	429a      	cmp	r2, r3
 8000b10:	d004      	beq.n	8000b1c <main+0x130>
 8000b12:	4844      	ldr	r0, [pc, #272]	@ (8000c24 <main+0x238>)
 8000b14:	f003 f90e 	bl	8003d34 <puts>
 8000b18:	bf00      	nop
 8000b1a:	e7fd      	b.n	8000b18 <main+0x12c>
      if (running_crc != expected_crc) { printf("ERR\n"); while (1) {} }
 8000b1c:	f8d7 249c 	ldr.w	r2, [r7, #1180]	@ 0x49c
 8000b20:	f8d7 3494 	ldr.w	r3, [r7, #1172]	@ 0x494
 8000b24:	429a      	cmp	r2, r3
 8000b26:	d004      	beq.n	8000b32 <main+0x146>
 8000b28:	483e      	ldr	r0, [pc, #248]	@ (8000c24 <main+0x238>)
 8000b2a:	f003 f903 	bl	8003d34 <puts>
 8000b2e:	bf00      	nop
 8000b30:	e7fd      	b.n	8000b2e <main+0x142>

      printf("OK\n");
 8000b32:	483e      	ldr	r0, [pc, #248]	@ (8000c2c <main+0x240>)
 8000b34:	f003 f8fe 	bl	8003d34 <puts>
      HAL_Delay(50);
 8000b38:	2032      	movs	r0, #50	@ 0x32
 8000b3a:	f000 fba3 	bl	8001284 <HAL_Delay>
      jump_to_app();
 8000b3e:	f7ff ff17 	bl	8000970 <jump_to_app>
      while (1) {}
 8000b42:	bf00      	nop
 8000b44:	e7fd      	b.n	8000b42 <main+0x156>
    }

    /* DATA <off> <len> + raw bytes */
    uint32_t off = 0, len = 0;
 8000b46:	2300      	movs	r3, #0
 8000b48:	f8c7 340c 	str.w	r3, [r7, #1036]	@ 0x40c
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	f8c7 3408 	str.w	r3, [r7, #1032]	@ 0x408
    if (sscanf(line, "DATA %lu %lu", (unsigned long*)&off, (unsigned long*)&len) != 2) {
 8000b52:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000b56:	f207 420c 	addw	r2, r7, #1036	@ 0x40c
 8000b5a:	f207 4014 	addw	r0, r7, #1044	@ 0x414
 8000b5e:	4936      	ldr	r1, [pc, #216]	@ (8000c38 <main+0x24c>)
 8000b60:	f003 f8f0 	bl	8003d44 <siscanf>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b02      	cmp	r3, #2
 8000b68:	d003      	beq.n	8000b72 <main+0x186>
      printf("ERR\n");
 8000b6a:	482e      	ldr	r0, [pc, #184]	@ (8000c24 <main+0x238>)
 8000b6c:	f003 f8e2 	bl	8003d34 <puts>
      continue;
 8000b70:	e051      	b.n	8000c16 <main+0x22a>
    }
    if (len == 0 || len > 1024 || off != offset || (off + len) > fw_size) {
 8000b72:	f8d7 3408 	ldr.w	r3, [r7, #1032]	@ 0x408
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d013      	beq.n	8000ba2 <main+0x1b6>
 8000b7a:	f8d7 3408 	ldr.w	r3, [r7, #1032]	@ 0x408
 8000b7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b82:	d80e      	bhi.n	8000ba2 <main+0x1b6>
 8000b84:	f8d7 340c 	ldr.w	r3, [r7, #1036]	@ 0x40c
 8000b88:	f8d7 2498 	ldr.w	r2, [r7, #1176]	@ 0x498
 8000b8c:	429a      	cmp	r2, r3
 8000b8e:	d108      	bne.n	8000ba2 <main+0x1b6>
 8000b90:	f8d7 240c 	ldr.w	r2, [r7, #1036]	@ 0x40c
 8000b94:	f8d7 3408 	ldr.w	r3, [r7, #1032]	@ 0x408
 8000b98:	441a      	add	r2, r3
 8000b9a:	f8d7 3410 	ldr.w	r3, [r7, #1040]	@ 0x410
 8000b9e:	429a      	cmp	r2, r3
 8000ba0:	d903      	bls.n	8000baa <main+0x1be>
      printf("ERR\n");
 8000ba2:	4820      	ldr	r0, [pc, #128]	@ (8000c24 <main+0x238>)
 8000ba4:	f003 f8c6 	bl	8003d34 <puts>
      continue;
 8000ba8:	e035      	b.n	8000c16 <main+0x22a>
    }

    uint8_t buf[1024];
    if (!uart_readbytes(buf, len, 12000)) {
 8000baa:	f8d7 1408 	ldr.w	r1, [r7, #1032]	@ 0x408
 8000bae:	1d3b      	adds	r3, r7, #4
 8000bb0:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f7ff fd8b 	bl	80006d0 <uart_readbytes>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d103      	bne.n	8000bc8 <main+0x1dc>
      printf("ERR\n");
 8000bc0:	4818      	ldr	r0, [pc, #96]	@ (8000c24 <main+0x238>)
 8000bc2:	f003 f8b7 	bl	8003d34 <puts>
      continue;
 8000bc6:	e026      	b.n	8000c16 <main+0x22a>
    }

    if (!flash_write(APP_START + off, buf, len)) {
 8000bc8:	f8d7 340c 	ldr.w	r3, [r7, #1036]	@ 0x40c
 8000bcc:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8000bd0:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8000bd4:	f8d7 2408 	ldr.w	r2, [r7, #1032]	@ 0x408
 8000bd8:	1d39      	adds	r1, r7, #4
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f7ff fe64 	bl	80008a8 <flash_write>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d103      	bne.n	8000bee <main+0x202>
      printf("ERR\n");
 8000be6:	480f      	ldr	r0, [pc, #60]	@ (8000c24 <main+0x238>)
 8000be8:	f003 f8a4 	bl	8003d34 <puts>
      continue;
 8000bec:	e013      	b.n	8000c16 <main+0x22a>
    }

    running_crc = crc32_update(running_crc, buf, len);
 8000bee:	f8d7 2408 	ldr.w	r2, [r7, #1032]	@ 0x408
 8000bf2:	1d3b      	adds	r3, r7, #4
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	f8d7 049c 	ldr.w	r0, [r7, #1180]	@ 0x49c
 8000bfa:	f7ff fce9 	bl	80005d0 <crc32_update>
 8000bfe:	f8c7 049c 	str.w	r0, [r7, #1180]	@ 0x49c
    offset += len;
 8000c02:	f8d7 3408 	ldr.w	r3, [r7, #1032]	@ 0x408
 8000c06:	f8d7 2498 	ldr.w	r2, [r7, #1176]	@ 0x498
 8000c0a:	4413      	add	r3, r2
 8000c0c:	f8c7 3498 	str.w	r3, [r7, #1176]	@ 0x498

    printf("OK\n");
 8000c10:	4806      	ldr	r0, [pc, #24]	@ (8000c2c <main+0x240>)
 8000c12:	f003 f88f 	bl	8003d34 <puts>
  {
 8000c16:	e745      	b.n	8000aa4 <main+0xb8>
 8000c18:	20000840 	.word	0x20000840
 8000c1c:	b00710ad 	.word	0xb00710ad
 8000c20:	08004e8c 	.word	0x08004e8c
 8000c24:	08004e98 	.word	0x08004e98
 8000c28:	08004e9c 	.word	0x08004e9c
 8000c2c:	08004ea8 	.word	0x08004ea8
 8000c30:	08004eac 	.word	0x08004eac
 8000c34:	08004eb4 	.word	0x08004eb4
 8000c38:	08004ebc 	.word	0x08004ebc

08000c3c <SystemClock_Config>:
  }
}

/* ===================== CLOCK: HSI 16MHz ===================== */
void SystemClock_Config(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b094      	sub	sp, #80	@ 0x50
 8000c40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c42:	f107 0320 	add.w	r3, r7, #32
 8000c46:	2230      	movs	r2, #48	@ 0x30
 8000c48:	2100      	movs	r1, #0
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f003 f980 	bl	8003f50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c50:	f107 030c 	add.w	r3, r7, #12
 8000c54:	2200      	movs	r2, #0
 8000c56:	601a      	str	r2, [r3, #0]
 8000c58:	605a      	str	r2, [r3, #4]
 8000c5a:	609a      	str	r2, [r3, #8]
 8000c5c:	60da      	str	r2, [r3, #12]
 8000c5e:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000c60:	2300      	movs	r3, #0
 8000c62:	60bb      	str	r3, [r7, #8]
 8000c64:	4b22      	ldr	r3, [pc, #136]	@ (8000cf0 <SystemClock_Config+0xb4>)
 8000c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c68:	4a21      	ldr	r2, [pc, #132]	@ (8000cf0 <SystemClock_Config+0xb4>)
 8000c6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c6e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c70:	4b1f      	ldr	r3, [pc, #124]	@ (8000cf0 <SystemClock_Config+0xb4>)
 8000c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c78:	60bb      	str	r3, [r7, #8]
 8000c7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	607b      	str	r3, [r7, #4]
 8000c80:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf4 <SystemClock_Config+0xb8>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a1b      	ldr	r2, [pc, #108]	@ (8000cf4 <SystemClock_Config+0xb8>)
 8000c86:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c8a:	6013      	str	r3, [r2, #0]
 8000c8c:	4b19      	ldr	r3, [pc, #100]	@ (8000cf4 <SystemClock_Config+0xb8>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c94:	607b      	str	r3, [r7, #4]
 8000c96:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c98:	2302      	movs	r3, #2
 8000c9a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ca0:	2310      	movs	r3, #16
 8000ca2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 8000ca8:	f107 0320 	add.w	r3, r7, #32
 8000cac:	4618      	mov	r0, r3
 8000cae:	f001 f9f1 	bl	8002094 <HAL_RCC_OscConfig>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <SystemClock_Config+0x80>
 8000cb8:	f000 f88a 	bl	8000dd0 <Error_Handler>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cbc:	230f      	movs	r3, #15
 8000cbe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) Error_Handler();
 8000cd0:	f107 030c 	add.w	r3, r7, #12
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f001 fc54 	bl	8002584 <HAL_RCC_ClockConfig>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d001      	beq.n	8000ce6 <SystemClock_Config+0xaa>
 8000ce2:	f000 f875 	bl	8000dd0 <Error_Handler>
}
 8000ce6:	bf00      	nop
 8000ce8:	3750      	adds	r7, #80	@ 0x50
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	40023800 	.word	0x40023800
 8000cf4:	40007000 	.word	0x40007000

08000cf8 <MX_USART2_UART_Init>:

/* ===================== USART2 115200 (PA2/PA3) ===================== */
static void MX_USART2_UART_Init(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
  __HAL_RCC_USART2_CLK_ENABLE();
 8000cfe:	2300      	movs	r3, #0
 8000d00:	607b      	str	r3, [r7, #4]
 8000d02:	4b18      	ldr	r3, [pc, #96]	@ (8000d64 <MX_USART2_UART_Init+0x6c>)
 8000d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d06:	4a17      	ldr	r2, [pc, #92]	@ (8000d64 <MX_USART2_UART_Init+0x6c>)
 8000d08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d0e:	4b15      	ldr	r3, [pc, #84]	@ (8000d64 <MX_USART2_UART_Init+0x6c>)
 8000d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d16:	607b      	str	r3, [r7, #4]
 8000d18:	687b      	ldr	r3, [r7, #4]

  huart2.Instance = USART2;
 8000d1a:	4b13      	ldr	r3, [pc, #76]	@ (8000d68 <MX_USART2_UART_Init+0x70>)
 8000d1c:	4a13      	ldr	r2, [pc, #76]	@ (8000d6c <MX_USART2_UART_Init+0x74>)
 8000d1e:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d20:	4b11      	ldr	r3, [pc, #68]	@ (8000d68 <MX_USART2_UART_Init+0x70>)
 8000d22:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d26:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d28:	4b0f      	ldr	r3, [pc, #60]	@ (8000d68 <MX_USART2_UART_Init+0x70>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d68 <MX_USART2_UART_Init+0x70>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d34:	4b0c      	ldr	r3, [pc, #48]	@ (8000d68 <MX_USART2_UART_Init+0x70>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d3a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d68 <MX_USART2_UART_Init+0x70>)
 8000d3c:	220c      	movs	r2, #12
 8000d3e:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d40:	4b09      	ldr	r3, [pc, #36]	@ (8000d68 <MX_USART2_UART_Init+0x70>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d46:	4b08      	ldr	r3, [pc, #32]	@ (8000d68 <MX_USART2_UART_Init+0x70>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	61da      	str	r2, [r3, #28]

  if (HAL_UART_Init(&huart2) != HAL_OK) Error_Handler();
 8000d4c:	4806      	ldr	r0, [pc, #24]	@ (8000d68 <MX_USART2_UART_Init+0x70>)
 8000d4e:	f001 fdf9 	bl	8002944 <HAL_UART_Init>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <MX_USART2_UART_Init+0x64>
 8000d58:	f000 f83a 	bl	8000dd0 <Error_Handler>
}
 8000d5c:	bf00      	nop
 8000d5e:	3708      	adds	r7, #8
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	40023800 	.word	0x40023800
 8000d68:	200000a4 	.word	0x200000a4
 8000d6c:	40004400 	.word	0x40004400

08000d70 <MX_GPIO_Init>:

/* ===================== GPIO: PA2/PA3 AF7 ===================== */
static void MX_GPIO_Init(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b086      	sub	sp, #24
 8000d74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d76:	1d3b      	adds	r3, r7, #4
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]
 8000d7c:	605a      	str	r2, [r3, #4]
 8000d7e:	609a      	str	r2, [r3, #8]
 8000d80:	60da      	str	r2, [r3, #12]
 8000d82:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d84:	2300      	movs	r3, #0
 8000d86:	603b      	str	r3, [r7, #0]
 8000d88:	4b0f      	ldr	r3, [pc, #60]	@ (8000dc8 <MX_GPIO_Init+0x58>)
 8000d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8c:	4a0e      	ldr	r2, [pc, #56]	@ (8000dc8 <MX_GPIO_Init+0x58>)
 8000d8e:	f043 0301 	orr.w	r3, r3, #1
 8000d92:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d94:	4b0c      	ldr	r3, [pc, #48]	@ (8000dc8 <MX_GPIO_Init+0x58>)
 8000d96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d98:	f003 0301 	and.w	r3, r3, #1
 8000d9c:	603b      	str	r3, [r7, #0]
 8000d9e:	683b      	ldr	r3, [r7, #0]

  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000da0:	230c      	movs	r3, #12
 8000da2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da4:	2302      	movs	r3, #2
 8000da6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000da8:	2301      	movs	r3, #1
 8000daa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dac:	2303      	movs	r3, #3
 8000dae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000db0:	2307      	movs	r3, #7
 8000db2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db4:	1d3b      	adds	r3, r7, #4
 8000db6:	4619      	mov	r1, r3
 8000db8:	4804      	ldr	r0, [pc, #16]	@ (8000dcc <MX_GPIO_Init+0x5c>)
 8000dba:	f000 fed3 	bl	8001b64 <HAL_GPIO_Init>
}
 8000dbe:	bf00      	nop
 8000dc0:	3718      	adds	r7, #24
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	40023800 	.word	0x40023800
 8000dcc:	40020000 	.word	0x40020000

08000dd0 <Error_Handler>:

void Error_Handler(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000dd4:	b672      	cpsid	i
}
 8000dd6:	bf00      	nop
  __disable_irq();
  while (1) {}
 8000dd8:	bf00      	nop
 8000dda:	e7fd      	b.n	8000dd8 <Error_Handler+0x8>

08000ddc <HAL_MspInit>:
#include "main.h"

void HAL_MspInit(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000de2:	2300      	movs	r3, #0
 8000de4:	607b      	str	r3, [r7, #4]
 8000de6:	4b10      	ldr	r3, [pc, #64]	@ (8000e28 <HAL_MspInit+0x4c>)
 8000de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dea:	4a0f      	ldr	r2, [pc, #60]	@ (8000e28 <HAL_MspInit+0x4c>)
 8000dec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000df0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000df2:	4b0d      	ldr	r3, [pc, #52]	@ (8000e28 <HAL_MspInit+0x4c>)
 8000df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000df6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dfa:	607b      	str	r3, [r7, #4]
 8000dfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dfe:	2300      	movs	r3, #0
 8000e00:	603b      	str	r3, [r7, #0]
 8000e02:	4b09      	ldr	r3, [pc, #36]	@ (8000e28 <HAL_MspInit+0x4c>)
 8000e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e06:	4a08      	ldr	r2, [pc, #32]	@ (8000e28 <HAL_MspInit+0x4c>)
 8000e08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e0e:	4b06      	ldr	r3, [pc, #24]	@ (8000e28 <HAL_MspInit+0x4c>)
 8000e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e16:	603b      	str	r3, [r7, #0]
 8000e18:	683b      	ldr	r3, [r7, #0]
}
 8000e1a:	bf00      	nop
 8000e1c:	370c      	adds	r7, #12
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop
 8000e28:	40023800 	.word	0x40023800

08000e2c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b08a      	sub	sp, #40	@ 0x28
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a1d      	ldr	r2, [pc, #116]	@ (8000eb0 <HAL_UART_MspInit+0x84>)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d133      	bne.n	8000ea6 <HAL_UART_MspInit+0x7a>
  {
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e3e:	f107 0314 	add.w	r3, r7, #20
 8000e42:	2200      	movs	r2, #0
 8000e44:	601a      	str	r2, [r3, #0]
 8000e46:	605a      	str	r2, [r3, #4]
 8000e48:	609a      	str	r2, [r3, #8]
 8000e4a:	60da      	str	r2, [r3, #12]
 8000e4c:	611a      	str	r2, [r3, #16]

    __HAL_RCC_USART2_CLK_ENABLE();
 8000e4e:	2300      	movs	r3, #0
 8000e50:	613b      	str	r3, [r7, #16]
 8000e52:	4b18      	ldr	r3, [pc, #96]	@ (8000eb4 <HAL_UART_MspInit+0x88>)
 8000e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e56:	4a17      	ldr	r2, [pc, #92]	@ (8000eb4 <HAL_UART_MspInit+0x88>)
 8000e58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e5e:	4b15      	ldr	r3, [pc, #84]	@ (8000eb4 <HAL_UART_MspInit+0x88>)
 8000e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e66:	613b      	str	r3, [r7, #16]
 8000e68:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	60fb      	str	r3, [r7, #12]
 8000e6e:	4b11      	ldr	r3, [pc, #68]	@ (8000eb4 <HAL_UART_MspInit+0x88>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e72:	4a10      	ldr	r2, [pc, #64]	@ (8000eb4 <HAL_UART_MspInit+0x88>)
 8000e74:	f043 0301 	orr.w	r3, r3, #1
 8000e78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e7a:	4b0e      	ldr	r3, [pc, #56]	@ (8000eb4 <HAL_UART_MspInit+0x88>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7e:	f003 0301 	and.w	r3, r3, #1
 8000e82:	60fb      	str	r3, [r7, #12]
 8000e84:	68fb      	ldr	r3, [r7, #12]

    // PA2 = USART2_TX, PA3 = USART2_RX
    GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 8000e86:	230c      	movs	r3, #12
 8000e88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e8a:	2302      	movs	r3, #2
 8000e8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e92:	2303      	movs	r3, #3
 8000e94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e96:	2307      	movs	r3, #7
 8000e98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e9a:	f107 0314 	add.w	r3, r7, #20
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	4805      	ldr	r0, [pc, #20]	@ (8000eb8 <HAL_UART_MspInit+0x8c>)
 8000ea2:	f000 fe5f 	bl	8001b64 <HAL_GPIO_Init>
  }
}
 8000ea6:	bf00      	nop
 8000ea8:	3728      	adds	r7, #40	@ 0x28
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	40004400 	.word	0x40004400
 8000eb4:	40023800 	.word	0x40023800
 8000eb8:	40020000 	.word	0x40020000

08000ebc <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a08      	ldr	r2, [pc, #32]	@ (8000eec <HAL_UART_MspDeInit+0x30>)
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d109      	bne.n	8000ee2 <HAL_UART_MspDeInit+0x26>
  {
    __HAL_RCC_USART2_CLK_DISABLE();
 8000ece:	4b08      	ldr	r3, [pc, #32]	@ (8000ef0 <HAL_UART_MspDeInit+0x34>)
 8000ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ed2:	4a07      	ldr	r2, [pc, #28]	@ (8000ef0 <HAL_UART_MspDeInit+0x34>)
 8000ed4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8000ed8:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2 | GPIO_PIN_3);
 8000eda:	210c      	movs	r1, #12
 8000edc:	4805      	ldr	r0, [pc, #20]	@ (8000ef4 <HAL_UART_MspDeInit+0x38>)
 8000ede:	f000 ffdd 	bl	8001e9c <HAL_GPIO_DeInit>
  }
}
 8000ee2:	bf00      	nop
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	40004400 	.word	0x40004400
 8000ef0:	40023800 	.word	0x40023800
 8000ef4:	40020000 	.word	0x40020000

08000ef8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000efc:	bf00      	nop
 8000efe:	e7fd      	b.n	8000efc <NMI_Handler+0x4>

08000f00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f04:	bf00      	nop
 8000f06:	e7fd      	b.n	8000f04 <HardFault_Handler+0x4>

08000f08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f0c:	bf00      	nop
 8000f0e:	e7fd      	b.n	8000f0c <MemManage_Handler+0x4>

08000f10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f14:	bf00      	nop
 8000f16:	e7fd      	b.n	8000f14 <BusFault_Handler+0x4>

08000f18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f1c:	bf00      	nop
 8000f1e:	e7fd      	b.n	8000f1c <UsageFault_Handler+0x4>

08000f20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f24:	bf00      	nop
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr

08000f2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f32:	bf00      	nop
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr

08000f3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f40:	bf00      	nop
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f4e:	f000 f979 	bl	8001244 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f52:	bf00      	nop
 8000f54:	bd80      	pop	{r7, pc}
	...

08000f58 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000f5c:	4802      	ldr	r0, [pc, #8]	@ (8000f68 <USART2_IRQHandler+0x10>)
 8000f5e:	f001 fe95 	bl	8002c8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000f62:	bf00      	nop
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	200000a4 	.word	0x200000a4

08000f6c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b086      	sub	sp, #24
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	60f8      	str	r0, [r7, #12]
 8000f74:	60b9      	str	r1, [r7, #8]
 8000f76:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f78:	2300      	movs	r3, #0
 8000f7a:	617b      	str	r3, [r7, #20]
 8000f7c:	e00a      	b.n	8000f94 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f7e:	f3af 8000 	nop.w
 8000f82:	4601      	mov	r1, r0
 8000f84:	68bb      	ldr	r3, [r7, #8]
 8000f86:	1c5a      	adds	r2, r3, #1
 8000f88:	60ba      	str	r2, [r7, #8]
 8000f8a:	b2ca      	uxtb	r2, r1
 8000f8c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	3301      	adds	r3, #1
 8000f92:	617b      	str	r3, [r7, #20]
 8000f94:	697a      	ldr	r2, [r7, #20]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	dbf0      	blt.n	8000f7e <_read+0x12>
  }

  return len;
 8000f9c:	687b      	ldr	r3, [r7, #4]
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3718      	adds	r7, #24
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	b086      	sub	sp, #24
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	60f8      	str	r0, [r7, #12]
 8000fae:	60b9      	str	r1, [r7, #8]
 8000fb0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	617b      	str	r3, [r7, #20]
 8000fb6:	e009      	b.n	8000fcc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	1c5a      	adds	r2, r3, #1
 8000fbc:	60ba      	str	r2, [r7, #8]
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f7ff faf3 	bl	80005ac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	3301      	adds	r3, #1
 8000fca:	617b      	str	r3, [r7, #20]
 8000fcc:	697a      	ldr	r2, [r7, #20]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	dbf1      	blt.n	8000fb8 <_write+0x12>
  }
  return len;
 8000fd4:	687b      	ldr	r3, [r7, #4]
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3718      	adds	r7, #24
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <_close>:

int _close(int file)
{
 8000fde:	b480      	push	{r7}
 8000fe0:	b083      	sub	sp, #12
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000fe6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	370c      	adds	r7, #12
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr

08000ff6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ff6:	b480      	push	{r7}
 8000ff8:	b083      	sub	sp, #12
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
 8000ffe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001006:	605a      	str	r2, [r3, #4]
  return 0;
 8001008:	2300      	movs	r3, #0
}
 800100a:	4618      	mov	r0, r3
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <_isatty>:

int _isatty(int file)
{
 8001016:	b480      	push	{r7}
 8001018:	b083      	sub	sp, #12
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800101e:	2301      	movs	r3, #1
}
 8001020:	4618      	mov	r0, r3
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr

0800102c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800102c:	b480      	push	{r7}
 800102e:	b085      	sub	sp, #20
 8001030:	af00      	add	r7, sp, #0
 8001032:	60f8      	str	r0, [r7, #12]
 8001034:	60b9      	str	r1, [r7, #8]
 8001036:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001038:	2300      	movs	r3, #0
}
 800103a:	4618      	mov	r0, r3
 800103c:	3714      	adds	r7, #20
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr
	...

08001048 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001050:	4a14      	ldr	r2, [pc, #80]	@ (80010a4 <_sbrk+0x5c>)
 8001052:	4b15      	ldr	r3, [pc, #84]	@ (80010a8 <_sbrk+0x60>)
 8001054:	1ad3      	subs	r3, r2, r3
 8001056:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800105c:	4b13      	ldr	r3, [pc, #76]	@ (80010ac <_sbrk+0x64>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d102      	bne.n	800106a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001064:	4b11      	ldr	r3, [pc, #68]	@ (80010ac <_sbrk+0x64>)
 8001066:	4a12      	ldr	r2, [pc, #72]	@ (80010b0 <_sbrk+0x68>)
 8001068:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800106a:	4b10      	ldr	r3, [pc, #64]	@ (80010ac <_sbrk+0x64>)
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4413      	add	r3, r2
 8001072:	693a      	ldr	r2, [r7, #16]
 8001074:	429a      	cmp	r2, r3
 8001076:	d207      	bcs.n	8001088 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001078:	f002 ffca 	bl	8004010 <__errno>
 800107c:	4603      	mov	r3, r0
 800107e:	220c      	movs	r2, #12
 8001080:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001082:	f04f 33ff 	mov.w	r3, #4294967295
 8001086:	e009      	b.n	800109c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001088:	4b08      	ldr	r3, [pc, #32]	@ (80010ac <_sbrk+0x64>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800108e:	4b07      	ldr	r3, [pc, #28]	@ (80010ac <_sbrk+0x64>)
 8001090:	681a      	ldr	r2, [r3, #0]
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	4413      	add	r3, r2
 8001096:	4a05      	ldr	r2, [pc, #20]	@ (80010ac <_sbrk+0x64>)
 8001098:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800109a:	68fb      	ldr	r3, [r7, #12]
}
 800109c:	4618      	mov	r0, r3
 800109e:	3718      	adds	r7, #24
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	20020000 	.word	0x20020000
 80010a8:	00000400 	.word	0x00000400
 80010ac:	200000ec 	.word	0x200000ec
 80010b0:	20000240 	.word	0x20000240

080010b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
  {
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));
 80010b8:	4b08      	ldr	r3, [pc, #32]	@ (80010dc <SystemInit+0x28>)
 80010ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010be:	4a07      	ldr	r2, [pc, #28]	@ (80010dc <SystemInit+0x28>)
 80010c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
    SystemInit_ExtMemCtl();
  #endif

    /* BOOTLOADER vector table */
    SCB->VTOR = FLASH_BASE;   // 0x08000000
 80010c8:	4b04      	ldr	r3, [pc, #16]	@ (80010dc <SystemInit+0x28>)
 80010ca:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80010ce:	609a      	str	r2, [r3, #8]
  }
 80010d0:	bf00      	nop
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	e000ed00 	.word	0xe000ed00

080010e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80010e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001118 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80010e4:	f7ff ffe6 	bl	80010b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80010e8:	480c      	ldr	r0, [pc, #48]	@ (800111c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010ea:	490d      	ldr	r1, [pc, #52]	@ (8001120 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001124 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010f0:	e002      	b.n	80010f8 <LoopCopyDataInit>

080010f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010f6:	3304      	adds	r3, #4

080010f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010fc:	d3f9      	bcc.n	80010f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001128 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001100:	4c0a      	ldr	r4, [pc, #40]	@ (800112c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001102:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001104:	e001      	b.n	800110a <LoopFillZerobss>

08001106 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001106:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001108:	3204      	adds	r2, #4

0800110a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800110a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800110c:	d3fb      	bcc.n	8001106 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800110e:	f002 ff85 	bl	800401c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001112:	f7ff fc6b 	bl	80009ec <main>
  bx  lr    
 8001116:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001118:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800111c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001120:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001124:	08005020 	.word	0x08005020
  ldr r2, =_sbss
 8001128:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 800112c:	20000240 	.word	0x20000240

08001130 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001130:	e7fe      	b.n	8001130 <ADC_IRQHandler>
	...

08001134 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001138:	4b0e      	ldr	r3, [pc, #56]	@ (8001174 <HAL_Init+0x40>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4a0d      	ldr	r2, [pc, #52]	@ (8001174 <HAL_Init+0x40>)
 800113e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001142:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001144:	4b0b      	ldr	r3, [pc, #44]	@ (8001174 <HAL_Init+0x40>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a0a      	ldr	r2, [pc, #40]	@ (8001174 <HAL_Init+0x40>)
 800114a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800114e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001150:	4b08      	ldr	r3, [pc, #32]	@ (8001174 <HAL_Init+0x40>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a07      	ldr	r2, [pc, #28]	@ (8001174 <HAL_Init+0x40>)
 8001156:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800115a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800115c:	2003      	movs	r0, #3
 800115e:	f000 f967 	bl	8001430 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001162:	200f      	movs	r0, #15
 8001164:	f000 f83e 	bl	80011e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001168:	f7ff fe38 	bl	8000ddc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800116c:	2300      	movs	r3, #0
}
 800116e:	4618      	mov	r0, r3
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	40023c00 	.word	0x40023c00

08001178 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 800117c:	4b11      	ldr	r3, [pc, #68]	@ (80011c4 <HAL_DeInit+0x4c>)
 800117e:	4a12      	ldr	r2, [pc, #72]	@ (80011c8 <HAL_DeInit+0x50>)
 8001180:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8001182:	4b10      	ldr	r3, [pc, #64]	@ (80011c4 <HAL_DeInit+0x4c>)
 8001184:	2200      	movs	r2, #0
 8001186:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8001188:	4b0e      	ldr	r3, [pc, #56]	@ (80011c4 <HAL_DeInit+0x4c>)
 800118a:	4a10      	ldr	r2, [pc, #64]	@ (80011cc <HAL_DeInit+0x54>)
 800118c:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 800118e:	4b0d      	ldr	r3, [pc, #52]	@ (80011c4 <HAL_DeInit+0x4c>)
 8001190:	2200      	movs	r2, #0
 8001192:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8001194:	4b0b      	ldr	r3, [pc, #44]	@ (80011c4 <HAL_DeInit+0x4c>)
 8001196:	4a0e      	ldr	r2, [pc, #56]	@ (80011d0 <HAL_DeInit+0x58>)
 8001198:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 800119a:	4b0a      	ldr	r3, [pc, #40]	@ (80011c4 <HAL_DeInit+0x4c>)
 800119c:	2200      	movs	r2, #0
 800119e:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 80011a0:	4b08      	ldr	r3, [pc, #32]	@ (80011c4 <HAL_DeInit+0x4c>)
 80011a2:	22c1      	movs	r2, #193	@ 0xc1
 80011a4:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 80011a6:	4b07      	ldr	r3, [pc, #28]	@ (80011c4 <HAL_DeInit+0x4c>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 80011ac:	4b05      	ldr	r3, [pc, #20]	@ (80011c4 <HAL_DeInit+0x4c>)
 80011ae:	2201      	movs	r2, #1
 80011b0:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 80011b2:	4b04      	ldr	r3, [pc, #16]	@ (80011c4 <HAL_DeInit+0x4c>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80011b8:	f000 f80c 	bl	80011d4 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 80011bc:	2300      	movs	r3, #0
}
 80011be:	4618      	mov	r0, r3
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	40023800 	.word	0x40023800
 80011c8:	f6fec9ff 	.word	0xf6fec9ff
 80011cc:	04777933 	.word	0x04777933
 80011d0:	226011ff 	.word	0x226011ff

080011d4 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 80011d8:	bf00      	nop
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
	...

080011e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011ec:	4b12      	ldr	r3, [pc, #72]	@ (8001238 <HAL_InitTick+0x54>)
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	4b12      	ldr	r3, [pc, #72]	@ (800123c <HAL_InitTick+0x58>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	4619      	mov	r1, r3
 80011f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80011fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001202:	4618      	mov	r0, r3
 8001204:	f000 f93b 	bl	800147e <HAL_SYSTICK_Config>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800120e:	2301      	movs	r3, #1
 8001210:	e00e      	b.n	8001230 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2b0f      	cmp	r3, #15
 8001216:	d80a      	bhi.n	800122e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001218:	2200      	movs	r2, #0
 800121a:	6879      	ldr	r1, [r7, #4]
 800121c:	f04f 30ff 	mov.w	r0, #4294967295
 8001220:	f000 f911 	bl	8001446 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001224:	4a06      	ldr	r2, [pc, #24]	@ (8001240 <HAL_InitTick+0x5c>)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800122a:	2300      	movs	r3, #0
 800122c:	e000      	b.n	8001230 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
}
 8001230:	4618      	mov	r0, r3
 8001232:	3708      	adds	r7, #8
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	20000000 	.word	0x20000000
 800123c:	20000008 	.word	0x20000008
 8001240:	20000004 	.word	0x20000004

08001244 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001248:	4b06      	ldr	r3, [pc, #24]	@ (8001264 <HAL_IncTick+0x20>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	461a      	mov	r2, r3
 800124e:	4b06      	ldr	r3, [pc, #24]	@ (8001268 <HAL_IncTick+0x24>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4413      	add	r3, r2
 8001254:	4a04      	ldr	r2, [pc, #16]	@ (8001268 <HAL_IncTick+0x24>)
 8001256:	6013      	str	r3, [r2, #0]
}
 8001258:	bf00      	nop
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	20000008 	.word	0x20000008
 8001268:	200000f0 	.word	0x200000f0

0800126c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  return uwTick;
 8001270:	4b03      	ldr	r3, [pc, #12]	@ (8001280 <HAL_GetTick+0x14>)
 8001272:	681b      	ldr	r3, [r3, #0]
}
 8001274:	4618      	mov	r0, r3
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	200000f0 	.word	0x200000f0

08001284 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800128c:	f7ff ffee 	bl	800126c <HAL_GetTick>
 8001290:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800129c:	d005      	beq.n	80012aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800129e:	4b0a      	ldr	r3, [pc, #40]	@ (80012c8 <HAL_Delay+0x44>)
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	461a      	mov	r2, r3
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	4413      	add	r3, r2
 80012a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80012aa:	bf00      	nop
 80012ac:	f7ff ffde 	bl	800126c <HAL_GetTick>
 80012b0:	4602      	mov	r2, r0
 80012b2:	68bb      	ldr	r3, [r7, #8]
 80012b4:	1ad3      	subs	r3, r2, r3
 80012b6:	68fa      	ldr	r2, [r7, #12]
 80012b8:	429a      	cmp	r2, r3
 80012ba:	d8f7      	bhi.n	80012ac <HAL_Delay+0x28>
  {
  }
}
 80012bc:	bf00      	nop
 80012be:	bf00      	nop
 80012c0:	3710      	adds	r7, #16
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	20000008 	.word	0x20000008

080012cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b085      	sub	sp, #20
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	f003 0307 	and.w	r3, r3, #7
 80012da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001310 <__NVIC_SetPriorityGrouping+0x44>)
 80012de:	68db      	ldr	r3, [r3, #12]
 80012e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012e2:	68ba      	ldr	r2, [r7, #8]
 80012e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012e8:	4013      	ands	r3, r2
 80012ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80012f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012fe:	4a04      	ldr	r2, [pc, #16]	@ (8001310 <__NVIC_SetPriorityGrouping+0x44>)
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	60d3      	str	r3, [r2, #12]
}
 8001304:	bf00      	nop
 8001306:	3714      	adds	r7, #20
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr
 8001310:	e000ed00 	.word	0xe000ed00

08001314 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001318:	4b04      	ldr	r3, [pc, #16]	@ (800132c <__NVIC_GetPriorityGrouping+0x18>)
 800131a:	68db      	ldr	r3, [r3, #12]
 800131c:	0a1b      	lsrs	r3, r3, #8
 800131e:	f003 0307 	and.w	r3, r3, #7
}
 8001322:	4618      	mov	r0, r3
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr
 800132c:	e000ed00 	.word	0xe000ed00

08001330 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	6039      	str	r1, [r7, #0]
 800133a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800133c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001340:	2b00      	cmp	r3, #0
 8001342:	db0a      	blt.n	800135a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	b2da      	uxtb	r2, r3
 8001348:	490c      	ldr	r1, [pc, #48]	@ (800137c <__NVIC_SetPriority+0x4c>)
 800134a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800134e:	0112      	lsls	r2, r2, #4
 8001350:	b2d2      	uxtb	r2, r2
 8001352:	440b      	add	r3, r1
 8001354:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001358:	e00a      	b.n	8001370 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	b2da      	uxtb	r2, r3
 800135e:	4908      	ldr	r1, [pc, #32]	@ (8001380 <__NVIC_SetPriority+0x50>)
 8001360:	79fb      	ldrb	r3, [r7, #7]
 8001362:	f003 030f 	and.w	r3, r3, #15
 8001366:	3b04      	subs	r3, #4
 8001368:	0112      	lsls	r2, r2, #4
 800136a:	b2d2      	uxtb	r2, r2
 800136c:	440b      	add	r3, r1
 800136e:	761a      	strb	r2, [r3, #24]
}
 8001370:	bf00      	nop
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137a:	4770      	bx	lr
 800137c:	e000e100 	.word	0xe000e100
 8001380:	e000ed00 	.word	0xe000ed00

08001384 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001384:	b480      	push	{r7}
 8001386:	b089      	sub	sp, #36	@ 0x24
 8001388:	af00      	add	r7, sp, #0
 800138a:	60f8      	str	r0, [r7, #12]
 800138c:	60b9      	str	r1, [r7, #8]
 800138e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	f003 0307 	and.w	r3, r3, #7
 8001396:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001398:	69fb      	ldr	r3, [r7, #28]
 800139a:	f1c3 0307 	rsb	r3, r3, #7
 800139e:	2b04      	cmp	r3, #4
 80013a0:	bf28      	it	cs
 80013a2:	2304      	movcs	r3, #4
 80013a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013a6:	69fb      	ldr	r3, [r7, #28]
 80013a8:	3304      	adds	r3, #4
 80013aa:	2b06      	cmp	r3, #6
 80013ac:	d902      	bls.n	80013b4 <NVIC_EncodePriority+0x30>
 80013ae:	69fb      	ldr	r3, [r7, #28]
 80013b0:	3b03      	subs	r3, #3
 80013b2:	e000      	b.n	80013b6 <NVIC_EncodePriority+0x32>
 80013b4:	2300      	movs	r3, #0
 80013b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013b8:	f04f 32ff 	mov.w	r2, #4294967295
 80013bc:	69bb      	ldr	r3, [r7, #24]
 80013be:	fa02 f303 	lsl.w	r3, r2, r3
 80013c2:	43da      	mvns	r2, r3
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	401a      	ands	r2, r3
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013cc:	f04f 31ff 	mov.w	r1, #4294967295
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	fa01 f303 	lsl.w	r3, r1, r3
 80013d6:	43d9      	mvns	r1, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013dc:	4313      	orrs	r3, r2
         );
}
 80013de:	4618      	mov	r0, r3
 80013e0:	3724      	adds	r7, #36	@ 0x24
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
	...

080013ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	3b01      	subs	r3, #1
 80013f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013fc:	d301      	bcc.n	8001402 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013fe:	2301      	movs	r3, #1
 8001400:	e00f      	b.n	8001422 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001402:	4a0a      	ldr	r2, [pc, #40]	@ (800142c <SysTick_Config+0x40>)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	3b01      	subs	r3, #1
 8001408:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800140a:	210f      	movs	r1, #15
 800140c:	f04f 30ff 	mov.w	r0, #4294967295
 8001410:	f7ff ff8e 	bl	8001330 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001414:	4b05      	ldr	r3, [pc, #20]	@ (800142c <SysTick_Config+0x40>)
 8001416:	2200      	movs	r2, #0
 8001418:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800141a:	4b04      	ldr	r3, [pc, #16]	@ (800142c <SysTick_Config+0x40>)
 800141c:	2207      	movs	r2, #7
 800141e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001420:	2300      	movs	r3, #0
}
 8001422:	4618      	mov	r0, r3
 8001424:	3708      	adds	r7, #8
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	e000e010 	.word	0xe000e010

08001430 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f7ff ff47 	bl	80012cc <__NVIC_SetPriorityGrouping>
}
 800143e:	bf00      	nop
 8001440:	3708      	adds	r7, #8
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001446:	b580      	push	{r7, lr}
 8001448:	b086      	sub	sp, #24
 800144a:	af00      	add	r7, sp, #0
 800144c:	4603      	mov	r3, r0
 800144e:	60b9      	str	r1, [r7, #8]
 8001450:	607a      	str	r2, [r7, #4]
 8001452:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001454:	2300      	movs	r3, #0
 8001456:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001458:	f7ff ff5c 	bl	8001314 <__NVIC_GetPriorityGrouping>
 800145c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800145e:	687a      	ldr	r2, [r7, #4]
 8001460:	68b9      	ldr	r1, [r7, #8]
 8001462:	6978      	ldr	r0, [r7, #20]
 8001464:	f7ff ff8e 	bl	8001384 <NVIC_EncodePriority>
 8001468:	4602      	mov	r2, r0
 800146a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800146e:	4611      	mov	r1, r2
 8001470:	4618      	mov	r0, r3
 8001472:	f7ff ff5d 	bl	8001330 <__NVIC_SetPriority>
}
 8001476:	bf00      	nop
 8001478:	3718      	adds	r7, #24
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}

0800147e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800147e:	b580      	push	{r7, lr}
 8001480:	b082      	sub	sp, #8
 8001482:	af00      	add	r7, sp, #0
 8001484:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f7ff ffb0 	bl	80013ec <SysTick_Config>
 800148c:	4603      	mov	r3, r0
}
 800148e:	4618      	mov	r0, r3
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}

08001496 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001496:	b580      	push	{r7, lr}
 8001498:	b084      	sub	sp, #16
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014a2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80014a4:	f7ff fee2 	bl	800126c <HAL_GetTick>
 80014a8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	2b02      	cmp	r3, #2
 80014b4:	d008      	beq.n	80014c8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2280      	movs	r2, #128	@ 0x80
 80014ba:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2200      	movs	r2, #0
 80014c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80014c4:	2301      	movs	r3, #1
 80014c6:	e052      	b.n	800156e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f022 0216 	bic.w	r2, r2, #22
 80014d6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	695a      	ldr	r2, [r3, #20]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80014e6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d103      	bne.n	80014f8 <HAL_DMA_Abort+0x62>
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d007      	beq.n	8001508 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f022 0208 	bic.w	r2, r2, #8
 8001506:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	681a      	ldr	r2, [r3, #0]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f022 0201 	bic.w	r2, r2, #1
 8001516:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001518:	e013      	b.n	8001542 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800151a:	f7ff fea7 	bl	800126c <HAL_GetTick>
 800151e:	4602      	mov	r2, r0
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	1ad3      	subs	r3, r2, r3
 8001524:	2b05      	cmp	r3, #5
 8001526:	d90c      	bls.n	8001542 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2220      	movs	r2, #32
 800152c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2203      	movs	r2, #3
 8001532:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2200      	movs	r2, #0
 800153a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800153e:	2303      	movs	r3, #3
 8001540:	e015      	b.n	800156e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f003 0301 	and.w	r3, r3, #1
 800154c:	2b00      	cmp	r3, #0
 800154e:	d1e4      	bne.n	800151a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001554:	223f      	movs	r2, #63	@ 0x3f
 8001556:	409a      	lsls	r2, r3
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2201      	movs	r2, #1
 8001560:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2200      	movs	r2, #0
 8001568:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800156c:	2300      	movs	r3, #0
}
 800156e:	4618      	mov	r0, r3
 8001570:	3710      	adds	r7, #16
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001576:	b480      	push	{r7}
 8001578:	b083      	sub	sp, #12
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001584:	b2db      	uxtb	r3, r3
 8001586:	2b02      	cmp	r3, #2
 8001588:	d004      	beq.n	8001594 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2280      	movs	r2, #128	@ 0x80
 800158e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001590:	2301      	movs	r3, #1
 8001592:	e00c      	b.n	80015ae <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2205      	movs	r2, #5
 8001598:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f022 0201 	bic.w	r2, r2, #1
 80015aa:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80015ac:	2300      	movs	r3, #0
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	370c      	adds	r7, #12
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
	...

080015bc <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b086      	sub	sp, #24
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	60f8      	str	r0, [r7, #12]
 80015c4:	60b9      	str	r1, [r7, #8]
 80015c6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80015ca:	4b23      	ldr	r3, [pc, #140]	@ (8001658 <HAL_FLASH_Program+0x9c>)
 80015cc:	7e1b      	ldrb	r3, [r3, #24]
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d101      	bne.n	80015d6 <HAL_FLASH_Program+0x1a>
 80015d2:	2302      	movs	r3, #2
 80015d4:	e03b      	b.n	800164e <HAL_FLASH_Program+0x92>
 80015d6:	4b20      	ldr	r3, [pc, #128]	@ (8001658 <HAL_FLASH_Program+0x9c>)
 80015d8:	2201      	movs	r2, #1
 80015da:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80015dc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80015e0:	f000 f870 	bl	80016c4 <FLASH_WaitForLastOperation>
 80015e4:	4603      	mov	r3, r0
 80015e6:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80015e8:	7dfb      	ldrb	r3, [r7, #23]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d12b      	bne.n	8001646 <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d105      	bne.n	8001600 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80015f4:	783b      	ldrb	r3, [r7, #0]
 80015f6:	4619      	mov	r1, r3
 80015f8:	68b8      	ldr	r0, [r7, #8]
 80015fa:	f000 f91b 	bl	8001834 <FLASH_Program_Byte>
 80015fe:	e016      	b.n	800162e <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	2b01      	cmp	r3, #1
 8001604:	d105      	bne.n	8001612 <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001606:	883b      	ldrh	r3, [r7, #0]
 8001608:	4619      	mov	r1, r3
 800160a:	68b8      	ldr	r0, [r7, #8]
 800160c:	f000 f8ee 	bl	80017ec <FLASH_Program_HalfWord>
 8001610:	e00d      	b.n	800162e <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	2b02      	cmp	r3, #2
 8001616:	d105      	bne.n	8001624 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	4619      	mov	r1, r3
 800161c:	68b8      	ldr	r0, [r7, #8]
 800161e:	f000 f8c3 	bl	80017a8 <FLASH_Program_Word>
 8001622:	e004      	b.n	800162e <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001624:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001628:	68b8      	ldr	r0, [r7, #8]
 800162a:	f000 f88b 	bl	8001744 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800162e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001632:	f000 f847 	bl	80016c4 <FLASH_WaitForLastOperation>
 8001636:	4603      	mov	r3, r0
 8001638:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 800163a:	4b08      	ldr	r3, [pc, #32]	@ (800165c <HAL_FLASH_Program+0xa0>)
 800163c:	691b      	ldr	r3, [r3, #16]
 800163e:	4a07      	ldr	r2, [pc, #28]	@ (800165c <HAL_FLASH_Program+0xa0>)
 8001640:	f023 0301 	bic.w	r3, r3, #1
 8001644:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001646:	4b04      	ldr	r3, [pc, #16]	@ (8001658 <HAL_FLASH_Program+0x9c>)
 8001648:	2200      	movs	r2, #0
 800164a:	761a      	strb	r2, [r3, #24]

  return status;
 800164c:	7dfb      	ldrb	r3, [r7, #23]
}
 800164e:	4618      	mov	r0, r3
 8001650:	3718      	adds	r7, #24
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	2000000c 	.word	0x2000000c
 800165c:	40023c00 	.word	0x40023c00

08001660 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001666:	2300      	movs	r3, #0
 8001668:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800166a:	4b0b      	ldr	r3, [pc, #44]	@ (8001698 <HAL_FLASH_Unlock+0x38>)
 800166c:	691b      	ldr	r3, [r3, #16]
 800166e:	2b00      	cmp	r3, #0
 8001670:	da0b      	bge.n	800168a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001672:	4b09      	ldr	r3, [pc, #36]	@ (8001698 <HAL_FLASH_Unlock+0x38>)
 8001674:	4a09      	ldr	r2, [pc, #36]	@ (800169c <HAL_FLASH_Unlock+0x3c>)
 8001676:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001678:	4b07      	ldr	r3, [pc, #28]	@ (8001698 <HAL_FLASH_Unlock+0x38>)
 800167a:	4a09      	ldr	r2, [pc, #36]	@ (80016a0 <HAL_FLASH_Unlock+0x40>)
 800167c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800167e:	4b06      	ldr	r3, [pc, #24]	@ (8001698 <HAL_FLASH_Unlock+0x38>)
 8001680:	691b      	ldr	r3, [r3, #16]
 8001682:	2b00      	cmp	r3, #0
 8001684:	da01      	bge.n	800168a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001686:	2301      	movs	r3, #1
 8001688:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800168a:	79fb      	ldrb	r3, [r7, #7]
}
 800168c:	4618      	mov	r0, r3
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr
 8001698:	40023c00 	.word	0x40023c00
 800169c:	45670123 	.word	0x45670123
 80016a0:	cdef89ab 	.word	0xcdef89ab

080016a4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80016a8:	4b05      	ldr	r3, [pc, #20]	@ (80016c0 <HAL_FLASH_Lock+0x1c>)
 80016aa:	691b      	ldr	r3, [r3, #16]
 80016ac:	4a04      	ldr	r2, [pc, #16]	@ (80016c0 <HAL_FLASH_Lock+0x1c>)
 80016ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80016b2:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80016b4:	2300      	movs	r3, #0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr
 80016c0:	40023c00 	.word	0x40023c00

080016c4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80016cc:	2300      	movs	r3, #0
 80016ce:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80016d0:	4b1a      	ldr	r3, [pc, #104]	@ (800173c <FLASH_WaitForLastOperation+0x78>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80016d6:	f7ff fdc9 	bl	800126c <HAL_GetTick>
 80016da:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 80016dc:	e010      	b.n	8001700 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016e4:	d00c      	beq.n	8001700 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d007      	beq.n	80016fc <FLASH_WaitForLastOperation+0x38>
 80016ec:	f7ff fdbe 	bl	800126c <HAL_GetTick>
 80016f0:	4602      	mov	r2, r0
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	687a      	ldr	r2, [r7, #4]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d201      	bcs.n	8001700 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80016fc:	2303      	movs	r3, #3
 80016fe:	e019      	b.n	8001734 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8001700:	4b0f      	ldr	r3, [pc, #60]	@ (8001740 <FLASH_WaitForLastOperation+0x7c>)
 8001702:	68db      	ldr	r3, [r3, #12]
 8001704:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001708:	2b00      	cmp	r3, #0
 800170a:	d1e8      	bne.n	80016de <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800170c:	4b0c      	ldr	r3, [pc, #48]	@ (8001740 <FLASH_WaitForLastOperation+0x7c>)
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	f003 0301 	and.w	r3, r3, #1
 8001714:	2b00      	cmp	r3, #0
 8001716:	d002      	beq.n	800171e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001718:	4b09      	ldr	r3, [pc, #36]	@ (8001740 <FLASH_WaitForLastOperation+0x7c>)
 800171a:	2201      	movs	r2, #1
 800171c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800171e:	4b08      	ldr	r3, [pc, #32]	@ (8001740 <FLASH_WaitForLastOperation+0x7c>)
 8001720:	68db      	ldr	r3, [r3, #12]
 8001722:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8001726:	2b00      	cmp	r3, #0
 8001728:	d003      	beq.n	8001732 <FLASH_WaitForLastOperation+0x6e>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800172a:	f000 f8a5 	bl	8001878 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e000      	b.n	8001734 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001732:	2300      	movs	r3, #0

}
 8001734:	4618      	mov	r0, r3
 8001736:	3710      	adds	r7, #16
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	2000000c 	.word	0x2000000c
 8001740:	40023c00 	.word	0x40023c00

08001744 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
 800174a:	60f8      	str	r0, [r7, #12]
 800174c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001750:	4b14      	ldr	r3, [pc, #80]	@ (80017a4 <FLASH_Program_DoubleWord+0x60>)
 8001752:	691b      	ldr	r3, [r3, #16]
 8001754:	4a13      	ldr	r2, [pc, #76]	@ (80017a4 <FLASH_Program_DoubleWord+0x60>)
 8001756:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800175a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800175c:	4b11      	ldr	r3, [pc, #68]	@ (80017a4 <FLASH_Program_DoubleWord+0x60>)
 800175e:	691b      	ldr	r3, [r3, #16]
 8001760:	4a10      	ldr	r2, [pc, #64]	@ (80017a4 <FLASH_Program_DoubleWord+0x60>)
 8001762:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001766:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001768:	4b0e      	ldr	r3, [pc, #56]	@ (80017a4 <FLASH_Program_DoubleWord+0x60>)
 800176a:	691b      	ldr	r3, [r3, #16]
 800176c:	4a0d      	ldr	r2, [pc, #52]	@ (80017a4 <FLASH_Program_DoubleWord+0x60>)
 800176e:	f043 0301 	orr.w	r3, r3, #1
 8001772:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	683a      	ldr	r2, [r7, #0]
 8001778:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800177a:	f3bf 8f6f 	isb	sy
}
 800177e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8001780:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001784:	f04f 0200 	mov.w	r2, #0
 8001788:	f04f 0300 	mov.w	r3, #0
 800178c:	000a      	movs	r2, r1
 800178e:	2300      	movs	r3, #0
 8001790:	68f9      	ldr	r1, [r7, #12]
 8001792:	3104      	adds	r1, #4
 8001794:	4613      	mov	r3, r2
 8001796:	600b      	str	r3, [r1, #0]
}
 8001798:	bf00      	nop
 800179a:	3714      	adds	r7, #20
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr
 80017a4:	40023c00 	.word	0x40023c00

080017a8 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80017b2:	4b0d      	ldr	r3, [pc, #52]	@ (80017e8 <FLASH_Program_Word+0x40>)
 80017b4:	691b      	ldr	r3, [r3, #16]
 80017b6:	4a0c      	ldr	r2, [pc, #48]	@ (80017e8 <FLASH_Program_Word+0x40>)
 80017b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80017bc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80017be:	4b0a      	ldr	r3, [pc, #40]	@ (80017e8 <FLASH_Program_Word+0x40>)
 80017c0:	691b      	ldr	r3, [r3, #16]
 80017c2:	4a09      	ldr	r2, [pc, #36]	@ (80017e8 <FLASH_Program_Word+0x40>)
 80017c4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017c8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80017ca:	4b07      	ldr	r3, [pc, #28]	@ (80017e8 <FLASH_Program_Word+0x40>)
 80017cc:	691b      	ldr	r3, [r3, #16]
 80017ce:	4a06      	ldr	r2, [pc, #24]	@ (80017e8 <FLASH_Program_Word+0x40>)
 80017d0:	f043 0301 	orr.w	r3, r3, #1
 80017d4:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	683a      	ldr	r2, [r7, #0]
 80017da:	601a      	str	r2, [r3, #0]
}
 80017dc:	bf00      	nop
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr
 80017e8:	40023c00 	.word	0x40023c00

080017ec <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	460b      	mov	r3, r1
 80017f6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80017f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001830 <FLASH_Program_HalfWord+0x44>)
 80017fa:	691b      	ldr	r3, [r3, #16]
 80017fc:	4a0c      	ldr	r2, [pc, #48]	@ (8001830 <FLASH_Program_HalfWord+0x44>)
 80017fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001802:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001804:	4b0a      	ldr	r3, [pc, #40]	@ (8001830 <FLASH_Program_HalfWord+0x44>)
 8001806:	691b      	ldr	r3, [r3, #16]
 8001808:	4a09      	ldr	r2, [pc, #36]	@ (8001830 <FLASH_Program_HalfWord+0x44>)
 800180a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800180e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001810:	4b07      	ldr	r3, [pc, #28]	@ (8001830 <FLASH_Program_HalfWord+0x44>)
 8001812:	691b      	ldr	r3, [r3, #16]
 8001814:	4a06      	ldr	r2, [pc, #24]	@ (8001830 <FLASH_Program_HalfWord+0x44>)
 8001816:	f043 0301 	orr.w	r3, r3, #1
 800181a:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	887a      	ldrh	r2, [r7, #2]
 8001820:	801a      	strh	r2, [r3, #0]
}
 8001822:	bf00      	nop
 8001824:	370c      	adds	r7, #12
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	40023c00 	.word	0x40023c00

08001834 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	460b      	mov	r3, r1
 800183e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001840:	4b0c      	ldr	r3, [pc, #48]	@ (8001874 <FLASH_Program_Byte+0x40>)
 8001842:	691b      	ldr	r3, [r3, #16]
 8001844:	4a0b      	ldr	r2, [pc, #44]	@ (8001874 <FLASH_Program_Byte+0x40>)
 8001846:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800184a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800184c:	4b09      	ldr	r3, [pc, #36]	@ (8001874 <FLASH_Program_Byte+0x40>)
 800184e:	4a09      	ldr	r2, [pc, #36]	@ (8001874 <FLASH_Program_Byte+0x40>)
 8001850:	691b      	ldr	r3, [r3, #16]
 8001852:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001854:	4b07      	ldr	r3, [pc, #28]	@ (8001874 <FLASH_Program_Byte+0x40>)
 8001856:	691b      	ldr	r3, [r3, #16]
 8001858:	4a06      	ldr	r2, [pc, #24]	@ (8001874 <FLASH_Program_Byte+0x40>)
 800185a:	f043 0301 	orr.w	r3, r3, #1
 800185e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	78fa      	ldrb	r2, [r7, #3]
 8001864:	701a      	strb	r2, [r3, #0]
}
 8001866:	bf00      	nop
 8001868:	370c      	adds	r7, #12
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	40023c00 	.word	0x40023c00

08001878 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800187c:	4b27      	ldr	r3, [pc, #156]	@ (800191c <FLASH_SetErrorCode+0xa4>)
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	f003 0310 	and.w	r3, r3, #16
 8001884:	2b00      	cmp	r3, #0
 8001886:	d008      	beq.n	800189a <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001888:	4b25      	ldr	r3, [pc, #148]	@ (8001920 <FLASH_SetErrorCode+0xa8>)
 800188a:	69db      	ldr	r3, [r3, #28]
 800188c:	f043 0310 	orr.w	r3, r3, #16
 8001890:	4a23      	ldr	r2, [pc, #140]	@ (8001920 <FLASH_SetErrorCode+0xa8>)
 8001892:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001894:	4b21      	ldr	r3, [pc, #132]	@ (800191c <FLASH_SetErrorCode+0xa4>)
 8001896:	2210      	movs	r2, #16
 8001898:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800189a:	4b20      	ldr	r3, [pc, #128]	@ (800191c <FLASH_SetErrorCode+0xa4>)
 800189c:	68db      	ldr	r3, [r3, #12]
 800189e:	f003 0320 	and.w	r3, r3, #32
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d008      	beq.n	80018b8 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80018a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001920 <FLASH_SetErrorCode+0xa8>)
 80018a8:	69db      	ldr	r3, [r3, #28]
 80018aa:	f043 0308 	orr.w	r3, r3, #8
 80018ae:	4a1c      	ldr	r2, [pc, #112]	@ (8001920 <FLASH_SetErrorCode+0xa8>)
 80018b0:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80018b2:	4b1a      	ldr	r3, [pc, #104]	@ (800191c <FLASH_SetErrorCode+0xa4>)
 80018b4:	2220      	movs	r2, #32
 80018b6:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80018b8:	4b18      	ldr	r3, [pc, #96]	@ (800191c <FLASH_SetErrorCode+0xa4>)
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d008      	beq.n	80018d6 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80018c4:	4b16      	ldr	r3, [pc, #88]	@ (8001920 <FLASH_SetErrorCode+0xa8>)
 80018c6:	69db      	ldr	r3, [r3, #28]
 80018c8:	f043 0304 	orr.w	r3, r3, #4
 80018cc:	4a14      	ldr	r2, [pc, #80]	@ (8001920 <FLASH_SetErrorCode+0xa8>)
 80018ce:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80018d0:	4b12      	ldr	r3, [pc, #72]	@ (800191c <FLASH_SetErrorCode+0xa4>)
 80018d2:	2240      	movs	r2, #64	@ 0x40
 80018d4:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80018d6:	4b11      	ldr	r3, [pc, #68]	@ (800191c <FLASH_SetErrorCode+0xa4>)
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d008      	beq.n	80018f4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80018e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001920 <FLASH_SetErrorCode+0xa8>)
 80018e4:	69db      	ldr	r3, [r3, #28]
 80018e6:	f043 0302 	orr.w	r3, r3, #2
 80018ea:	4a0d      	ldr	r2, [pc, #52]	@ (8001920 <FLASH_SetErrorCode+0xa8>)
 80018ec:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80018ee:	4b0b      	ldr	r3, [pc, #44]	@ (800191c <FLASH_SetErrorCode+0xa4>)
 80018f0:	2280      	movs	r2, #128	@ 0x80
 80018f2:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80018f4:	4b09      	ldr	r3, [pc, #36]	@ (800191c <FLASH_SetErrorCode+0xa4>)
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	f003 0302 	and.w	r3, r3, #2
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d008      	beq.n	8001912 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001900:	4b07      	ldr	r3, [pc, #28]	@ (8001920 <FLASH_SetErrorCode+0xa8>)
 8001902:	69db      	ldr	r3, [r3, #28]
 8001904:	f043 0320 	orr.w	r3, r3, #32
 8001908:	4a05      	ldr	r2, [pc, #20]	@ (8001920 <FLASH_SetErrorCode+0xa8>)
 800190a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800190c:	4b03      	ldr	r3, [pc, #12]	@ (800191c <FLASH_SetErrorCode+0xa4>)
 800190e:	2202      	movs	r2, #2
 8001910:	60da      	str	r2, [r3, #12]
  }
}
 8001912:	bf00      	nop
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	40023c00 	.word	0x40023c00
 8001920:	2000000c 	.word	0x2000000c

08001924 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 800192e:	2300      	movs	r3, #0
 8001930:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001932:	4b31      	ldr	r3, [pc, #196]	@ (80019f8 <HAL_FLASHEx_Erase+0xd4>)
 8001934:	7e1b      	ldrb	r3, [r3, #24]
 8001936:	2b01      	cmp	r3, #1
 8001938:	d101      	bne.n	800193e <HAL_FLASHEx_Erase+0x1a>
 800193a:	2302      	movs	r3, #2
 800193c:	e058      	b.n	80019f0 <HAL_FLASHEx_Erase+0xcc>
 800193e:	4b2e      	ldr	r3, [pc, #184]	@ (80019f8 <HAL_FLASHEx_Erase+0xd4>)
 8001940:	2201      	movs	r2, #1
 8001942:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001944:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001948:	f7ff febc 	bl	80016c4 <FLASH_WaitForLastOperation>
 800194c:	4603      	mov	r3, r0
 800194e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001950:	7bfb      	ldrb	r3, [r7, #15]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d148      	bne.n	80019e8 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	f04f 32ff 	mov.w	r2, #4294967295
 800195c:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	2b01      	cmp	r3, #1
 8001964:	d115      	bne.n	8001992 <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	691b      	ldr	r3, [r3, #16]
 800196a:	b2da      	uxtb	r2, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	4619      	mov	r1, r3
 8001972:	4610      	mov	r0, r2
 8001974:	f000 f844 	bl	8001a00 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001978:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800197c:	f7ff fea2 	bl	80016c4 <FLASH_WaitForLastOperation>
 8001980:	4603      	mov	r3, r0
 8001982:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001984:	4b1d      	ldr	r3, [pc, #116]	@ (80019fc <HAL_FLASHEx_Erase+0xd8>)
 8001986:	691b      	ldr	r3, [r3, #16]
 8001988:	4a1c      	ldr	r2, [pc, #112]	@ (80019fc <HAL_FLASHEx_Erase+0xd8>)
 800198a:	f023 0304 	bic.w	r3, r3, #4
 800198e:	6113      	str	r3, [r2, #16]
 8001990:	e028      	b.n	80019e4 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	60bb      	str	r3, [r7, #8]
 8001998:	e01c      	b.n	80019d4 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	691b      	ldr	r3, [r3, #16]
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	4619      	mov	r1, r3
 80019a2:	68b8      	ldr	r0, [r7, #8]
 80019a4:	f000 f850 	bl	8001a48 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80019a8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80019ac:	f7ff fe8a 	bl	80016c4 <FLASH_WaitForLastOperation>
 80019b0:	4603      	mov	r3, r0
 80019b2:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80019b4:	4b11      	ldr	r3, [pc, #68]	@ (80019fc <HAL_FLASHEx_Erase+0xd8>)
 80019b6:	691b      	ldr	r3, [r3, #16]
 80019b8:	4a10      	ldr	r2, [pc, #64]	@ (80019fc <HAL_FLASHEx_Erase+0xd8>)
 80019ba:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 80019be:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80019c0:	7bfb      	ldrb	r3, [r7, #15]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d003      	beq.n	80019ce <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	68ba      	ldr	r2, [r7, #8]
 80019ca:	601a      	str	r2, [r3, #0]
          break;
 80019cc:	e00a      	b.n	80019e4 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	3301      	adds	r3, #1
 80019d2:	60bb      	str	r3, [r7, #8]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	68da      	ldr	r2, [r3, #12]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	4413      	add	r3, r2
 80019de:	68ba      	ldr	r2, [r7, #8]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d3da      	bcc.n	800199a <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80019e4:	f000 f878 	bl	8001ad8 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80019e8:	4b03      	ldr	r3, [pc, #12]	@ (80019f8 <HAL_FLASHEx_Erase+0xd4>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	761a      	strb	r2, [r3, #24]

  return status;
 80019ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3710      	adds	r7, #16
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	2000000c 	.word	0x2000000c
 80019fc:	40023c00 	.word	0x40023c00

08001a00 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	4603      	mov	r3, r0
 8001a08:	6039      	str	r1, [r7, #0]
 8001a0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001a0c:	4b0d      	ldr	r3, [pc, #52]	@ (8001a44 <FLASH_MassErase+0x44>)
 8001a0e:	691b      	ldr	r3, [r3, #16]
 8001a10:	4a0c      	ldr	r2, [pc, #48]	@ (8001a44 <FLASH_MassErase+0x44>)
 8001a12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001a16:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8001a18:	4b0a      	ldr	r3, [pc, #40]	@ (8001a44 <FLASH_MassErase+0x44>)
 8001a1a:	691b      	ldr	r3, [r3, #16]
 8001a1c:	4a09      	ldr	r2, [pc, #36]	@ (8001a44 <FLASH_MassErase+0x44>)
 8001a1e:	f043 0304 	orr.w	r3, r3, #4
 8001a22:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8001a24:	4b07      	ldr	r3, [pc, #28]	@ (8001a44 <FLASH_MassErase+0x44>)
 8001a26:	691a      	ldr	r2, [r3, #16]
 8001a28:	79fb      	ldrb	r3, [r7, #7]
 8001a2a:	021b      	lsls	r3, r3, #8
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	4a05      	ldr	r2, [pc, #20]	@ (8001a44 <FLASH_MassErase+0x44>)
 8001a30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a34:	6113      	str	r3, [r2, #16]
}
 8001a36:	bf00      	nop
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	40023c00 	.word	0x40023c00

08001a48 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b085      	sub	sp, #20
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	460b      	mov	r3, r1
 8001a52:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8001a54:	2300      	movs	r3, #0
 8001a56:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001a58:	78fb      	ldrb	r3, [r7, #3]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d102      	bne.n	8001a64 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	60fb      	str	r3, [r7, #12]
 8001a62:	e010      	b.n	8001a86 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001a64:	78fb      	ldrb	r3, [r7, #3]
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d103      	bne.n	8001a72 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001a6a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	e009      	b.n	8001a86 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001a72:	78fb      	ldrb	r3, [r7, #3]
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	d103      	bne.n	8001a80 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001a78:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a7c:	60fb      	str	r3, [r7, #12]
 8001a7e:	e002      	b.n	8001a86 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001a80:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001a84:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001a86:	4b13      	ldr	r3, [pc, #76]	@ (8001ad4 <FLASH_Erase_Sector+0x8c>)
 8001a88:	691b      	ldr	r3, [r3, #16]
 8001a8a:	4a12      	ldr	r2, [pc, #72]	@ (8001ad4 <FLASH_Erase_Sector+0x8c>)
 8001a8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001a90:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8001a92:	4b10      	ldr	r3, [pc, #64]	@ (8001ad4 <FLASH_Erase_Sector+0x8c>)
 8001a94:	691a      	ldr	r2, [r3, #16]
 8001a96:	490f      	ldr	r1, [pc, #60]	@ (8001ad4 <FLASH_Erase_Sector+0x8c>)
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8001a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ad4 <FLASH_Erase_Sector+0x8c>)
 8001aa0:	691b      	ldr	r3, [r3, #16]
 8001aa2:	4a0c      	ldr	r2, [pc, #48]	@ (8001ad4 <FLASH_Erase_Sector+0x8c>)
 8001aa4:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 8001aa8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8001aaa:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad4 <FLASH_Erase_Sector+0x8c>)
 8001aac:	691a      	ldr	r2, [r3, #16]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	00db      	lsls	r3, r3, #3
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	4a07      	ldr	r2, [pc, #28]	@ (8001ad4 <FLASH_Erase_Sector+0x8c>)
 8001ab6:	f043 0302 	orr.w	r3, r3, #2
 8001aba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001abc:	4b05      	ldr	r3, [pc, #20]	@ (8001ad4 <FLASH_Erase_Sector+0x8c>)
 8001abe:	691b      	ldr	r3, [r3, #16]
 8001ac0:	4a04      	ldr	r2, [pc, #16]	@ (8001ad4 <FLASH_Erase_Sector+0x8c>)
 8001ac2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ac6:	6113      	str	r3, [r2, #16]
}
 8001ac8:	bf00      	nop
 8001aca:	3714      	adds	r7, #20
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr
 8001ad4:	40023c00 	.word	0x40023c00

08001ad8 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8001adc:	4b20      	ldr	r3, [pc, #128]	@ (8001b60 <FLASH_FlushCaches+0x88>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d017      	beq.n	8001b18 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001ae8:	4b1d      	ldr	r3, [pc, #116]	@ (8001b60 <FLASH_FlushCaches+0x88>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a1c      	ldr	r2, [pc, #112]	@ (8001b60 <FLASH_FlushCaches+0x88>)
 8001aee:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001af2:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001af4:	4b1a      	ldr	r3, [pc, #104]	@ (8001b60 <FLASH_FlushCaches+0x88>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a19      	ldr	r2, [pc, #100]	@ (8001b60 <FLASH_FlushCaches+0x88>)
 8001afa:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001afe:	6013      	str	r3, [r2, #0]
 8001b00:	4b17      	ldr	r3, [pc, #92]	@ (8001b60 <FLASH_FlushCaches+0x88>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a16      	ldr	r2, [pc, #88]	@ (8001b60 <FLASH_FlushCaches+0x88>)
 8001b06:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001b0a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b0c:	4b14      	ldr	r3, [pc, #80]	@ (8001b60 <FLASH_FlushCaches+0x88>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a13      	ldr	r2, [pc, #76]	@ (8001b60 <FLASH_FlushCaches+0x88>)
 8001b12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b16:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8001b18:	4b11      	ldr	r3, [pc, #68]	@ (8001b60 <FLASH_FlushCaches+0x88>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d017      	beq.n	8001b54 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8001b24:	4b0e      	ldr	r3, [pc, #56]	@ (8001b60 <FLASH_FlushCaches+0x88>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a0d      	ldr	r2, [pc, #52]	@ (8001b60 <FLASH_FlushCaches+0x88>)
 8001b2a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001b2e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8001b30:	4b0b      	ldr	r3, [pc, #44]	@ (8001b60 <FLASH_FlushCaches+0x88>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a0a      	ldr	r2, [pc, #40]	@ (8001b60 <FLASH_FlushCaches+0x88>)
 8001b36:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b3a:	6013      	str	r3, [r2, #0]
 8001b3c:	4b08      	ldr	r3, [pc, #32]	@ (8001b60 <FLASH_FlushCaches+0x88>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a07      	ldr	r2, [pc, #28]	@ (8001b60 <FLASH_FlushCaches+0x88>)
 8001b42:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001b46:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b48:	4b05      	ldr	r3, [pc, #20]	@ (8001b60 <FLASH_FlushCaches+0x88>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a04      	ldr	r2, [pc, #16]	@ (8001b60 <FLASH_FlushCaches+0x88>)
 8001b4e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b52:	6013      	str	r3, [r2, #0]
  }
}
 8001b54:	bf00      	nop
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	40023c00 	.word	0x40023c00

08001b64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b089      	sub	sp, #36	@ 0x24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b72:	2300      	movs	r3, #0
 8001b74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b76:	2300      	movs	r3, #0
 8001b78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	61fb      	str	r3, [r7, #28]
 8001b7e:	e16b      	b.n	8001e58 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b80:	2201      	movs	r2, #1
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	fa02 f303 	lsl.w	r3, r2, r3
 8001b88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	697a      	ldr	r2, [r7, #20]
 8001b90:	4013      	ands	r3, r2
 8001b92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b94:	693a      	ldr	r2, [r7, #16]
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	f040 815a 	bne.w	8001e52 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f003 0303 	and.w	r3, r3, #3
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d005      	beq.n	8001bb6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d130      	bne.n	8001c18 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	005b      	lsls	r3, r3, #1
 8001bc0:	2203      	movs	r2, #3
 8001bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc6:	43db      	mvns	r3, r3
 8001bc8:	69ba      	ldr	r2, [r7, #24]
 8001bca:	4013      	ands	r3, r2
 8001bcc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	68da      	ldr	r2, [r3, #12]
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bda:	69ba      	ldr	r2, [r7, #24]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	69ba      	ldr	r2, [r7, #24]
 8001be4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bec:	2201      	movs	r2, #1
 8001bee:	69fb      	ldr	r3, [r7, #28]
 8001bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf4:	43db      	mvns	r3, r3
 8001bf6:	69ba      	ldr	r2, [r7, #24]
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	091b      	lsrs	r3, r3, #4
 8001c02:	f003 0201 	and.w	r2, r3, #1
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	69ba      	ldr	r2, [r7, #24]
 8001c16:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f003 0303 	and.w	r3, r3, #3
 8001c20:	2b03      	cmp	r3, #3
 8001c22:	d017      	beq.n	8001c54 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	2203      	movs	r2, #3
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	43db      	mvns	r3, r3
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	689a      	ldr	r2, [r3, #8]
 8001c40:	69fb      	ldr	r3, [r7, #28]
 8001c42:	005b      	lsls	r3, r3, #1
 8001c44:	fa02 f303 	lsl.w	r3, r2, r3
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	69ba      	ldr	r2, [r7, #24]
 8001c52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	f003 0303 	and.w	r3, r3, #3
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d123      	bne.n	8001ca8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	08da      	lsrs	r2, r3, #3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	3208      	adds	r2, #8
 8001c68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	f003 0307 	and.w	r3, r3, #7
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	220f      	movs	r2, #15
 8001c78:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7c:	43db      	mvns	r3, r3
 8001c7e:	69ba      	ldr	r2, [r7, #24]
 8001c80:	4013      	ands	r3, r2
 8001c82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	691a      	ldr	r2, [r3, #16]
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	f003 0307 	and.w	r3, r3, #7
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	fa02 f303 	lsl.w	r3, r2, r3
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	4313      	orrs	r3, r2
 8001c98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	08da      	lsrs	r2, r3, #3
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	3208      	adds	r2, #8
 8001ca2:	69b9      	ldr	r1, [r7, #24]
 8001ca4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	2203      	movs	r2, #3
 8001cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb8:	43db      	mvns	r3, r3
 8001cba:	69ba      	ldr	r2, [r7, #24]
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f003 0203 	and.w	r2, r3, #3
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	005b      	lsls	r3, r3, #1
 8001ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd0:	69ba      	ldr	r2, [r7, #24]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	69ba      	ldr	r2, [r7, #24]
 8001cda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	f000 80b4 	beq.w	8001e52 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cea:	2300      	movs	r3, #0
 8001cec:	60fb      	str	r3, [r7, #12]
 8001cee:	4b60      	ldr	r3, [pc, #384]	@ (8001e70 <HAL_GPIO_Init+0x30c>)
 8001cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf2:	4a5f      	ldr	r2, [pc, #380]	@ (8001e70 <HAL_GPIO_Init+0x30c>)
 8001cf4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cf8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cfa:	4b5d      	ldr	r3, [pc, #372]	@ (8001e70 <HAL_GPIO_Init+0x30c>)
 8001cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d02:	60fb      	str	r3, [r7, #12]
 8001d04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d06:	4a5b      	ldr	r2, [pc, #364]	@ (8001e74 <HAL_GPIO_Init+0x310>)
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	089b      	lsrs	r3, r3, #2
 8001d0c:	3302      	adds	r3, #2
 8001d0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d14:	69fb      	ldr	r3, [r7, #28]
 8001d16:	f003 0303 	and.w	r3, r3, #3
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	220f      	movs	r2, #15
 8001d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d22:	43db      	mvns	r3, r3
 8001d24:	69ba      	ldr	r2, [r7, #24]
 8001d26:	4013      	ands	r3, r2
 8001d28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4a52      	ldr	r2, [pc, #328]	@ (8001e78 <HAL_GPIO_Init+0x314>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d02b      	beq.n	8001d8a <HAL_GPIO_Init+0x226>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4a51      	ldr	r2, [pc, #324]	@ (8001e7c <HAL_GPIO_Init+0x318>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d025      	beq.n	8001d86 <HAL_GPIO_Init+0x222>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4a50      	ldr	r2, [pc, #320]	@ (8001e80 <HAL_GPIO_Init+0x31c>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d01f      	beq.n	8001d82 <HAL_GPIO_Init+0x21e>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4a4f      	ldr	r2, [pc, #316]	@ (8001e84 <HAL_GPIO_Init+0x320>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d019      	beq.n	8001d7e <HAL_GPIO_Init+0x21a>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4a4e      	ldr	r2, [pc, #312]	@ (8001e88 <HAL_GPIO_Init+0x324>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d013      	beq.n	8001d7a <HAL_GPIO_Init+0x216>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a4d      	ldr	r2, [pc, #308]	@ (8001e8c <HAL_GPIO_Init+0x328>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d00d      	beq.n	8001d76 <HAL_GPIO_Init+0x212>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a4c      	ldr	r2, [pc, #304]	@ (8001e90 <HAL_GPIO_Init+0x32c>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d007      	beq.n	8001d72 <HAL_GPIO_Init+0x20e>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a4b      	ldr	r2, [pc, #300]	@ (8001e94 <HAL_GPIO_Init+0x330>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d101      	bne.n	8001d6e <HAL_GPIO_Init+0x20a>
 8001d6a:	2307      	movs	r3, #7
 8001d6c:	e00e      	b.n	8001d8c <HAL_GPIO_Init+0x228>
 8001d6e:	2308      	movs	r3, #8
 8001d70:	e00c      	b.n	8001d8c <HAL_GPIO_Init+0x228>
 8001d72:	2306      	movs	r3, #6
 8001d74:	e00a      	b.n	8001d8c <HAL_GPIO_Init+0x228>
 8001d76:	2305      	movs	r3, #5
 8001d78:	e008      	b.n	8001d8c <HAL_GPIO_Init+0x228>
 8001d7a:	2304      	movs	r3, #4
 8001d7c:	e006      	b.n	8001d8c <HAL_GPIO_Init+0x228>
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e004      	b.n	8001d8c <HAL_GPIO_Init+0x228>
 8001d82:	2302      	movs	r3, #2
 8001d84:	e002      	b.n	8001d8c <HAL_GPIO_Init+0x228>
 8001d86:	2301      	movs	r3, #1
 8001d88:	e000      	b.n	8001d8c <HAL_GPIO_Init+0x228>
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	69fa      	ldr	r2, [r7, #28]
 8001d8e:	f002 0203 	and.w	r2, r2, #3
 8001d92:	0092      	lsls	r2, r2, #2
 8001d94:	4093      	lsls	r3, r2
 8001d96:	69ba      	ldr	r2, [r7, #24]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d9c:	4935      	ldr	r1, [pc, #212]	@ (8001e74 <HAL_GPIO_Init+0x310>)
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	089b      	lsrs	r3, r3, #2
 8001da2:	3302      	adds	r3, #2
 8001da4:	69ba      	ldr	r2, [r7, #24]
 8001da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001daa:	4b3b      	ldr	r3, [pc, #236]	@ (8001e98 <HAL_GPIO_Init+0x334>)
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	43db      	mvns	r3, r3
 8001db4:	69ba      	ldr	r2, [r7, #24]
 8001db6:	4013      	ands	r3, r2
 8001db8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d003      	beq.n	8001dce <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001dc6:	69ba      	ldr	r2, [r7, #24]
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001dce:	4a32      	ldr	r2, [pc, #200]	@ (8001e98 <HAL_GPIO_Init+0x334>)
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001dd4:	4b30      	ldr	r3, [pc, #192]	@ (8001e98 <HAL_GPIO_Init+0x334>)
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	43db      	mvns	r3, r3
 8001dde:	69ba      	ldr	r2, [r7, #24]
 8001de0:	4013      	ands	r3, r2
 8001de2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d003      	beq.n	8001df8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001df0:	69ba      	ldr	r2, [r7, #24]
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001df8:	4a27      	ldr	r2, [pc, #156]	@ (8001e98 <HAL_GPIO_Init+0x334>)
 8001dfa:	69bb      	ldr	r3, [r7, #24]
 8001dfc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001dfe:	4b26      	ldr	r3, [pc, #152]	@ (8001e98 <HAL_GPIO_Init+0x334>)
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	43db      	mvns	r3, r3
 8001e08:	69ba      	ldr	r2, [r7, #24]
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d003      	beq.n	8001e22 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001e1a:	69ba      	ldr	r2, [r7, #24]
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e22:	4a1d      	ldr	r2, [pc, #116]	@ (8001e98 <HAL_GPIO_Init+0x334>)
 8001e24:	69bb      	ldr	r3, [r7, #24]
 8001e26:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e28:	4b1b      	ldr	r3, [pc, #108]	@ (8001e98 <HAL_GPIO_Init+0x334>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	43db      	mvns	r3, r3
 8001e32:	69ba      	ldr	r2, [r7, #24]
 8001e34:	4013      	ands	r3, r2
 8001e36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d003      	beq.n	8001e4c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001e44:	69ba      	ldr	r2, [r7, #24]
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e4c:	4a12      	ldr	r2, [pc, #72]	@ (8001e98 <HAL_GPIO_Init+0x334>)
 8001e4e:	69bb      	ldr	r3, [r7, #24]
 8001e50:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	3301      	adds	r3, #1
 8001e56:	61fb      	str	r3, [r7, #28]
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	2b0f      	cmp	r3, #15
 8001e5c:	f67f ae90 	bls.w	8001b80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e60:	bf00      	nop
 8001e62:	bf00      	nop
 8001e64:	3724      	adds	r7, #36	@ 0x24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	40023800 	.word	0x40023800
 8001e74:	40013800 	.word	0x40013800
 8001e78:	40020000 	.word	0x40020000
 8001e7c:	40020400 	.word	0x40020400
 8001e80:	40020800 	.word	0x40020800
 8001e84:	40020c00 	.word	0x40020c00
 8001e88:	40021000 	.word	0x40021000
 8001e8c:	40021400 	.word	0x40021400
 8001e90:	40021800 	.word	0x40021800
 8001e94:	40021c00 	.word	0x40021c00
 8001e98:	40013c00 	.word	0x40013c00

08001e9c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b087      	sub	sp, #28
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	617b      	str	r3, [r7, #20]
 8001eb6:	e0cd      	b.n	8002054 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001eb8:	2201      	movs	r2, #1
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8001ec2:	683a      	ldr	r2, [r7, #0]
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8001eca:	68fa      	ldr	r2, [r7, #12]
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	429a      	cmp	r2, r3
 8001ed0:	f040 80bd 	bne.w	800204e <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8001ed4:	4a65      	ldr	r2, [pc, #404]	@ (800206c <HAL_GPIO_DeInit+0x1d0>)
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	089b      	lsrs	r3, r3, #2
 8001eda:	3302      	adds	r3, #2
 8001edc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ee0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	f003 0303 	and.w	r3, r3, #3
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	220f      	movs	r2, #15
 8001eec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef0:	68ba      	ldr	r2, [r7, #8]
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a5d      	ldr	r2, [pc, #372]	@ (8002070 <HAL_GPIO_DeInit+0x1d4>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d02b      	beq.n	8001f56 <HAL_GPIO_DeInit+0xba>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a5c      	ldr	r2, [pc, #368]	@ (8002074 <HAL_GPIO_DeInit+0x1d8>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d025      	beq.n	8001f52 <HAL_GPIO_DeInit+0xb6>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a5b      	ldr	r2, [pc, #364]	@ (8002078 <HAL_GPIO_DeInit+0x1dc>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d01f      	beq.n	8001f4e <HAL_GPIO_DeInit+0xb2>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4a5a      	ldr	r2, [pc, #360]	@ (800207c <HAL_GPIO_DeInit+0x1e0>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d019      	beq.n	8001f4a <HAL_GPIO_DeInit+0xae>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	4a59      	ldr	r2, [pc, #356]	@ (8002080 <HAL_GPIO_DeInit+0x1e4>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d013      	beq.n	8001f46 <HAL_GPIO_DeInit+0xaa>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4a58      	ldr	r2, [pc, #352]	@ (8002084 <HAL_GPIO_DeInit+0x1e8>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d00d      	beq.n	8001f42 <HAL_GPIO_DeInit+0xa6>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4a57      	ldr	r2, [pc, #348]	@ (8002088 <HAL_GPIO_DeInit+0x1ec>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d007      	beq.n	8001f3e <HAL_GPIO_DeInit+0xa2>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4a56      	ldr	r2, [pc, #344]	@ (800208c <HAL_GPIO_DeInit+0x1f0>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d101      	bne.n	8001f3a <HAL_GPIO_DeInit+0x9e>
 8001f36:	2307      	movs	r3, #7
 8001f38:	e00e      	b.n	8001f58 <HAL_GPIO_DeInit+0xbc>
 8001f3a:	2308      	movs	r3, #8
 8001f3c:	e00c      	b.n	8001f58 <HAL_GPIO_DeInit+0xbc>
 8001f3e:	2306      	movs	r3, #6
 8001f40:	e00a      	b.n	8001f58 <HAL_GPIO_DeInit+0xbc>
 8001f42:	2305      	movs	r3, #5
 8001f44:	e008      	b.n	8001f58 <HAL_GPIO_DeInit+0xbc>
 8001f46:	2304      	movs	r3, #4
 8001f48:	e006      	b.n	8001f58 <HAL_GPIO_DeInit+0xbc>
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	e004      	b.n	8001f58 <HAL_GPIO_DeInit+0xbc>
 8001f4e:	2302      	movs	r3, #2
 8001f50:	e002      	b.n	8001f58 <HAL_GPIO_DeInit+0xbc>
 8001f52:	2301      	movs	r3, #1
 8001f54:	e000      	b.n	8001f58 <HAL_GPIO_DeInit+0xbc>
 8001f56:	2300      	movs	r3, #0
 8001f58:	697a      	ldr	r2, [r7, #20]
 8001f5a:	f002 0203 	and.w	r2, r2, #3
 8001f5e:	0092      	lsls	r2, r2, #2
 8001f60:	4093      	lsls	r3, r2
 8001f62:	68ba      	ldr	r2, [r7, #8]
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d132      	bne.n	8001fce <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8001f68:	4b49      	ldr	r3, [pc, #292]	@ (8002090 <HAL_GPIO_DeInit+0x1f4>)
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	43db      	mvns	r3, r3
 8001f70:	4947      	ldr	r1, [pc, #284]	@ (8002090 <HAL_GPIO_DeInit+0x1f4>)
 8001f72:	4013      	ands	r3, r2
 8001f74:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8001f76:	4b46      	ldr	r3, [pc, #280]	@ (8002090 <HAL_GPIO_DeInit+0x1f4>)
 8001f78:	685a      	ldr	r2, [r3, #4]
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	43db      	mvns	r3, r3
 8001f7e:	4944      	ldr	r1, [pc, #272]	@ (8002090 <HAL_GPIO_DeInit+0x1f4>)
 8001f80:	4013      	ands	r3, r2
 8001f82:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8001f84:	4b42      	ldr	r3, [pc, #264]	@ (8002090 <HAL_GPIO_DeInit+0x1f4>)
 8001f86:	68da      	ldr	r2, [r3, #12]
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	43db      	mvns	r3, r3
 8001f8c:	4940      	ldr	r1, [pc, #256]	@ (8002090 <HAL_GPIO_DeInit+0x1f4>)
 8001f8e:	4013      	ands	r3, r2
 8001f90:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8001f92:	4b3f      	ldr	r3, [pc, #252]	@ (8002090 <HAL_GPIO_DeInit+0x1f4>)
 8001f94:	689a      	ldr	r2, [r3, #8]
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	43db      	mvns	r3, r3
 8001f9a:	493d      	ldr	r1, [pc, #244]	@ (8002090 <HAL_GPIO_DeInit+0x1f4>)
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	f003 0303 	and.w	r3, r3, #3
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	220f      	movs	r2, #15
 8001faa:	fa02 f303 	lsl.w	r3, r2, r3
 8001fae:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8001fb0:	4a2e      	ldr	r2, [pc, #184]	@ (800206c <HAL_GPIO_DeInit+0x1d0>)
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	089b      	lsrs	r3, r3, #2
 8001fb6:	3302      	adds	r3, #2
 8001fb8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	43da      	mvns	r2, r3
 8001fc0:	482a      	ldr	r0, [pc, #168]	@ (800206c <HAL_GPIO_DeInit+0x1d0>)
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	089b      	lsrs	r3, r3, #2
 8001fc6:	400a      	ands	r2, r1
 8001fc8:	3302      	adds	r3, #2
 8001fca:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	005b      	lsls	r3, r3, #1
 8001fd6:	2103      	movs	r1, #3
 8001fd8:	fa01 f303 	lsl.w	r3, r1, r3
 8001fdc:	43db      	mvns	r3, r3
 8001fde:	401a      	ands	r2, r3
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	08da      	lsrs	r2, r3, #3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	3208      	adds	r2, #8
 8001fec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	f003 0307 	and.w	r3, r3, #7
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	220f      	movs	r2, #15
 8001ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffe:	43db      	mvns	r3, r3
 8002000:	697a      	ldr	r2, [r7, #20]
 8002002:	08d2      	lsrs	r2, r2, #3
 8002004:	4019      	ands	r1, r3
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	3208      	adds	r2, #8
 800200a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	68da      	ldr	r2, [r3, #12]
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	2103      	movs	r1, #3
 8002018:	fa01 f303 	lsl.w	r3, r1, r3
 800201c:	43db      	mvns	r3, r3
 800201e:	401a      	ands	r2, r3
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	685a      	ldr	r2, [r3, #4]
 8002028:	2101      	movs	r1, #1
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	fa01 f303 	lsl.w	r3, r1, r3
 8002030:	43db      	mvns	r3, r3
 8002032:	401a      	ands	r2, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	689a      	ldr	r2, [r3, #8]
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	2103      	movs	r1, #3
 8002042:	fa01 f303 	lsl.w	r3, r1, r3
 8002046:	43db      	mvns	r3, r3
 8002048:	401a      	ands	r2, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	3301      	adds	r3, #1
 8002052:	617b      	str	r3, [r7, #20]
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	2b0f      	cmp	r3, #15
 8002058:	f67f af2e 	bls.w	8001eb8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800205c:	bf00      	nop
 800205e:	bf00      	nop
 8002060:	371c      	adds	r7, #28
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	40013800 	.word	0x40013800
 8002070:	40020000 	.word	0x40020000
 8002074:	40020400 	.word	0x40020400
 8002078:	40020800 	.word	0x40020800
 800207c:	40020c00 	.word	0x40020c00
 8002080:	40021000 	.word	0x40021000
 8002084:	40021400 	.word	0x40021400
 8002088:	40021800 	.word	0x40021800
 800208c:	40021c00 	.word	0x40021c00
 8002090:	40013c00 	.word	0x40013c00

08002094 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d101      	bne.n	80020a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e267      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 0301 	and.w	r3, r3, #1
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d075      	beq.n	800219e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80020b2:	4b88      	ldr	r3, [pc, #544]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	f003 030c 	and.w	r3, r3, #12
 80020ba:	2b04      	cmp	r3, #4
 80020bc:	d00c      	beq.n	80020d8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020be:	4b85      	ldr	r3, [pc, #532]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80020c6:	2b08      	cmp	r3, #8
 80020c8:	d112      	bne.n	80020f0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020ca:	4b82      	ldr	r3, [pc, #520]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80020d6:	d10b      	bne.n	80020f0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020d8:	4b7e      	ldr	r3, [pc, #504]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d05b      	beq.n	800219c <HAL_RCC_OscConfig+0x108>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d157      	bne.n	800219c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	e242      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020f8:	d106      	bne.n	8002108 <HAL_RCC_OscConfig+0x74>
 80020fa:	4b76      	ldr	r3, [pc, #472]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a75      	ldr	r2, [pc, #468]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002100:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002104:	6013      	str	r3, [r2, #0]
 8002106:	e01d      	b.n	8002144 <HAL_RCC_OscConfig+0xb0>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002110:	d10c      	bne.n	800212c <HAL_RCC_OscConfig+0x98>
 8002112:	4b70      	ldr	r3, [pc, #448]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a6f      	ldr	r2, [pc, #444]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002118:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800211c:	6013      	str	r3, [r2, #0]
 800211e:	4b6d      	ldr	r3, [pc, #436]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a6c      	ldr	r2, [pc, #432]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002124:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002128:	6013      	str	r3, [r2, #0]
 800212a:	e00b      	b.n	8002144 <HAL_RCC_OscConfig+0xb0>
 800212c:	4b69      	ldr	r3, [pc, #420]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a68      	ldr	r2, [pc, #416]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002132:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002136:	6013      	str	r3, [r2, #0]
 8002138:	4b66      	ldr	r3, [pc, #408]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a65      	ldr	r2, [pc, #404]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 800213e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002142:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d013      	beq.n	8002174 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800214c:	f7ff f88e 	bl	800126c <HAL_GetTick>
 8002150:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002152:	e008      	b.n	8002166 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002154:	f7ff f88a 	bl	800126c <HAL_GetTick>
 8002158:	4602      	mov	r2, r0
 800215a:	693b      	ldr	r3, [r7, #16]
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	2b64      	cmp	r3, #100	@ 0x64
 8002160:	d901      	bls.n	8002166 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002162:	2303      	movs	r3, #3
 8002164:	e207      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002166:	4b5b      	ldr	r3, [pc, #364]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800216e:	2b00      	cmp	r3, #0
 8002170:	d0f0      	beq.n	8002154 <HAL_RCC_OscConfig+0xc0>
 8002172:	e014      	b.n	800219e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002174:	f7ff f87a 	bl	800126c <HAL_GetTick>
 8002178:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800217a:	e008      	b.n	800218e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800217c:	f7ff f876 	bl	800126c <HAL_GetTick>
 8002180:	4602      	mov	r2, r0
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	2b64      	cmp	r3, #100	@ 0x64
 8002188:	d901      	bls.n	800218e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800218a:	2303      	movs	r3, #3
 800218c:	e1f3      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800218e:	4b51      	ldr	r3, [pc, #324]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002196:	2b00      	cmp	r3, #0
 8002198:	d1f0      	bne.n	800217c <HAL_RCC_OscConfig+0xe8>
 800219a:	e000      	b.n	800219e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800219c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0302 	and.w	r3, r3, #2
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d063      	beq.n	8002272 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80021aa:	4b4a      	ldr	r3, [pc, #296]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f003 030c 	and.w	r3, r3, #12
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d00b      	beq.n	80021ce <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021b6:	4b47      	ldr	r3, [pc, #284]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80021be:	2b08      	cmp	r3, #8
 80021c0:	d11c      	bne.n	80021fc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021c2:	4b44      	ldr	r3, [pc, #272]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d116      	bne.n	80021fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021ce:	4b41      	ldr	r3, [pc, #260]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d005      	beq.n	80021e6 <HAL_RCC_OscConfig+0x152>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	68db      	ldr	r3, [r3, #12]
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d001      	beq.n	80021e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e1c7      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021e6:	4b3b      	ldr	r3, [pc, #236]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	00db      	lsls	r3, r3, #3
 80021f4:	4937      	ldr	r1, [pc, #220]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 80021f6:	4313      	orrs	r3, r2
 80021f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021fa:	e03a      	b.n	8002272 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d020      	beq.n	8002246 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002204:	4b34      	ldr	r3, [pc, #208]	@ (80022d8 <HAL_RCC_OscConfig+0x244>)
 8002206:	2201      	movs	r2, #1
 8002208:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800220a:	f7ff f82f 	bl	800126c <HAL_GetTick>
 800220e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002210:	e008      	b.n	8002224 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002212:	f7ff f82b 	bl	800126c <HAL_GetTick>
 8002216:	4602      	mov	r2, r0
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	1ad3      	subs	r3, r2, r3
 800221c:	2b02      	cmp	r3, #2
 800221e:	d901      	bls.n	8002224 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002220:	2303      	movs	r3, #3
 8002222:	e1a8      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002224:	4b2b      	ldr	r3, [pc, #172]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0302 	and.w	r3, r3, #2
 800222c:	2b00      	cmp	r3, #0
 800222e:	d0f0      	beq.n	8002212 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002230:	4b28      	ldr	r3, [pc, #160]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	691b      	ldr	r3, [r3, #16]
 800223c:	00db      	lsls	r3, r3, #3
 800223e:	4925      	ldr	r1, [pc, #148]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002240:	4313      	orrs	r3, r2
 8002242:	600b      	str	r3, [r1, #0]
 8002244:	e015      	b.n	8002272 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002246:	4b24      	ldr	r3, [pc, #144]	@ (80022d8 <HAL_RCC_OscConfig+0x244>)
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800224c:	f7ff f80e 	bl	800126c <HAL_GetTick>
 8002250:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002252:	e008      	b.n	8002266 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002254:	f7ff f80a 	bl	800126c <HAL_GetTick>
 8002258:	4602      	mov	r2, r0
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	2b02      	cmp	r3, #2
 8002260:	d901      	bls.n	8002266 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002262:	2303      	movs	r3, #3
 8002264:	e187      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002266:	4b1b      	ldr	r3, [pc, #108]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f003 0302 	and.w	r3, r3, #2
 800226e:	2b00      	cmp	r3, #0
 8002270:	d1f0      	bne.n	8002254 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 0308 	and.w	r3, r3, #8
 800227a:	2b00      	cmp	r3, #0
 800227c:	d036      	beq.n	80022ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	695b      	ldr	r3, [r3, #20]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d016      	beq.n	80022b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002286:	4b15      	ldr	r3, [pc, #84]	@ (80022dc <HAL_RCC_OscConfig+0x248>)
 8002288:	2201      	movs	r2, #1
 800228a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800228c:	f7fe ffee 	bl	800126c <HAL_GetTick>
 8002290:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002292:	e008      	b.n	80022a6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002294:	f7fe ffea 	bl	800126c <HAL_GetTick>
 8002298:	4602      	mov	r2, r0
 800229a:	693b      	ldr	r3, [r7, #16]
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	2b02      	cmp	r3, #2
 80022a0:	d901      	bls.n	80022a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80022a2:	2303      	movs	r3, #3
 80022a4:	e167      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022a6:	4b0b      	ldr	r3, [pc, #44]	@ (80022d4 <HAL_RCC_OscConfig+0x240>)
 80022a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022aa:	f003 0302 	and.w	r3, r3, #2
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d0f0      	beq.n	8002294 <HAL_RCC_OscConfig+0x200>
 80022b2:	e01b      	b.n	80022ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022b4:	4b09      	ldr	r3, [pc, #36]	@ (80022dc <HAL_RCC_OscConfig+0x248>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022ba:	f7fe ffd7 	bl	800126c <HAL_GetTick>
 80022be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022c0:	e00e      	b.n	80022e0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022c2:	f7fe ffd3 	bl	800126c <HAL_GetTick>
 80022c6:	4602      	mov	r2, r0
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	2b02      	cmp	r3, #2
 80022ce:	d907      	bls.n	80022e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	e150      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
 80022d4:	40023800 	.word	0x40023800
 80022d8:	42470000 	.word	0x42470000
 80022dc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022e0:	4b88      	ldr	r3, [pc, #544]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 80022e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022e4:	f003 0302 	and.w	r3, r3, #2
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d1ea      	bne.n	80022c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0304 	and.w	r3, r3, #4
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	f000 8097 	beq.w	8002428 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022fa:	2300      	movs	r3, #0
 80022fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022fe:	4b81      	ldr	r3, [pc, #516]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 8002300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002302:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d10f      	bne.n	800232a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800230a:	2300      	movs	r3, #0
 800230c:	60bb      	str	r3, [r7, #8]
 800230e:	4b7d      	ldr	r3, [pc, #500]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 8002310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002312:	4a7c      	ldr	r2, [pc, #496]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 8002314:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002318:	6413      	str	r3, [r2, #64]	@ 0x40
 800231a:	4b7a      	ldr	r3, [pc, #488]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 800231c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800231e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002322:	60bb      	str	r3, [r7, #8]
 8002324:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002326:	2301      	movs	r3, #1
 8002328:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800232a:	4b77      	ldr	r3, [pc, #476]	@ (8002508 <HAL_RCC_OscConfig+0x474>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002332:	2b00      	cmp	r3, #0
 8002334:	d118      	bne.n	8002368 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002336:	4b74      	ldr	r3, [pc, #464]	@ (8002508 <HAL_RCC_OscConfig+0x474>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a73      	ldr	r2, [pc, #460]	@ (8002508 <HAL_RCC_OscConfig+0x474>)
 800233c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002340:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002342:	f7fe ff93 	bl	800126c <HAL_GetTick>
 8002346:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002348:	e008      	b.n	800235c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800234a:	f7fe ff8f 	bl	800126c <HAL_GetTick>
 800234e:	4602      	mov	r2, r0
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	2b02      	cmp	r3, #2
 8002356:	d901      	bls.n	800235c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002358:	2303      	movs	r3, #3
 800235a:	e10c      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800235c:	4b6a      	ldr	r3, [pc, #424]	@ (8002508 <HAL_RCC_OscConfig+0x474>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002364:	2b00      	cmp	r3, #0
 8002366:	d0f0      	beq.n	800234a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	2b01      	cmp	r3, #1
 800236e:	d106      	bne.n	800237e <HAL_RCC_OscConfig+0x2ea>
 8002370:	4b64      	ldr	r3, [pc, #400]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 8002372:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002374:	4a63      	ldr	r2, [pc, #396]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 8002376:	f043 0301 	orr.w	r3, r3, #1
 800237a:	6713      	str	r3, [r2, #112]	@ 0x70
 800237c:	e01c      	b.n	80023b8 <HAL_RCC_OscConfig+0x324>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	2b05      	cmp	r3, #5
 8002384:	d10c      	bne.n	80023a0 <HAL_RCC_OscConfig+0x30c>
 8002386:	4b5f      	ldr	r3, [pc, #380]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 8002388:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800238a:	4a5e      	ldr	r2, [pc, #376]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 800238c:	f043 0304 	orr.w	r3, r3, #4
 8002390:	6713      	str	r3, [r2, #112]	@ 0x70
 8002392:	4b5c      	ldr	r3, [pc, #368]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 8002394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002396:	4a5b      	ldr	r2, [pc, #364]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 8002398:	f043 0301 	orr.w	r3, r3, #1
 800239c:	6713      	str	r3, [r2, #112]	@ 0x70
 800239e:	e00b      	b.n	80023b8 <HAL_RCC_OscConfig+0x324>
 80023a0:	4b58      	ldr	r3, [pc, #352]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 80023a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023a4:	4a57      	ldr	r2, [pc, #348]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 80023a6:	f023 0301 	bic.w	r3, r3, #1
 80023aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80023ac:	4b55      	ldr	r3, [pc, #340]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 80023ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023b0:	4a54      	ldr	r2, [pc, #336]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 80023b2:	f023 0304 	bic.w	r3, r3, #4
 80023b6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d015      	beq.n	80023ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023c0:	f7fe ff54 	bl	800126c <HAL_GetTick>
 80023c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023c6:	e00a      	b.n	80023de <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023c8:	f7fe ff50 	bl	800126c <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d901      	bls.n	80023de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e0cb      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023de:	4b49      	ldr	r3, [pc, #292]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 80023e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d0ee      	beq.n	80023c8 <HAL_RCC_OscConfig+0x334>
 80023ea:	e014      	b.n	8002416 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023ec:	f7fe ff3e 	bl	800126c <HAL_GetTick>
 80023f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023f2:	e00a      	b.n	800240a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023f4:	f7fe ff3a 	bl	800126c <HAL_GetTick>
 80023f8:	4602      	mov	r2, r0
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002402:	4293      	cmp	r3, r2
 8002404:	d901      	bls.n	800240a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e0b5      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800240a:	4b3e      	ldr	r3, [pc, #248]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 800240c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	2b00      	cmp	r3, #0
 8002414:	d1ee      	bne.n	80023f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002416:	7dfb      	ldrb	r3, [r7, #23]
 8002418:	2b01      	cmp	r3, #1
 800241a:	d105      	bne.n	8002428 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800241c:	4b39      	ldr	r3, [pc, #228]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 800241e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002420:	4a38      	ldr	r2, [pc, #224]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 8002422:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002426:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	699b      	ldr	r3, [r3, #24]
 800242c:	2b00      	cmp	r3, #0
 800242e:	f000 80a1 	beq.w	8002574 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002432:	4b34      	ldr	r3, [pc, #208]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	f003 030c 	and.w	r3, r3, #12
 800243a:	2b08      	cmp	r3, #8
 800243c:	d05c      	beq.n	80024f8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	699b      	ldr	r3, [r3, #24]
 8002442:	2b02      	cmp	r3, #2
 8002444:	d141      	bne.n	80024ca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002446:	4b31      	ldr	r3, [pc, #196]	@ (800250c <HAL_RCC_OscConfig+0x478>)
 8002448:	2200      	movs	r2, #0
 800244a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800244c:	f7fe ff0e 	bl	800126c <HAL_GetTick>
 8002450:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002452:	e008      	b.n	8002466 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002454:	f7fe ff0a 	bl	800126c <HAL_GetTick>
 8002458:	4602      	mov	r2, r0
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	2b02      	cmp	r3, #2
 8002460:	d901      	bls.n	8002466 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e087      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002466:	4b27      	ldr	r3, [pc, #156]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1f0      	bne.n	8002454 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	69da      	ldr	r2, [r3, #28]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6a1b      	ldr	r3, [r3, #32]
 800247a:	431a      	orrs	r2, r3
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002480:	019b      	lsls	r3, r3, #6
 8002482:	431a      	orrs	r2, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002488:	085b      	lsrs	r3, r3, #1
 800248a:	3b01      	subs	r3, #1
 800248c:	041b      	lsls	r3, r3, #16
 800248e:	431a      	orrs	r2, r3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002494:	061b      	lsls	r3, r3, #24
 8002496:	491b      	ldr	r1, [pc, #108]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 8002498:	4313      	orrs	r3, r2
 800249a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800249c:	4b1b      	ldr	r3, [pc, #108]	@ (800250c <HAL_RCC_OscConfig+0x478>)
 800249e:	2201      	movs	r2, #1
 80024a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024a2:	f7fe fee3 	bl	800126c <HAL_GetTick>
 80024a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024a8:	e008      	b.n	80024bc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024aa:	f7fe fedf 	bl	800126c <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	2b02      	cmp	r3, #2
 80024b6:	d901      	bls.n	80024bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80024b8:	2303      	movs	r3, #3
 80024ba:	e05c      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024bc:	4b11      	ldr	r3, [pc, #68]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d0f0      	beq.n	80024aa <HAL_RCC_OscConfig+0x416>
 80024c8:	e054      	b.n	8002574 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024ca:	4b10      	ldr	r3, [pc, #64]	@ (800250c <HAL_RCC_OscConfig+0x478>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024d0:	f7fe fecc 	bl	800126c <HAL_GetTick>
 80024d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024d6:	e008      	b.n	80024ea <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024d8:	f7fe fec8 	bl	800126c <HAL_GetTick>
 80024dc:	4602      	mov	r2, r0
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	2b02      	cmp	r3, #2
 80024e4:	d901      	bls.n	80024ea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80024e6:	2303      	movs	r3, #3
 80024e8:	e045      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024ea:	4b06      	ldr	r3, [pc, #24]	@ (8002504 <HAL_RCC_OscConfig+0x470>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d1f0      	bne.n	80024d8 <HAL_RCC_OscConfig+0x444>
 80024f6:	e03d      	b.n	8002574 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	699b      	ldr	r3, [r3, #24]
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d107      	bne.n	8002510 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e038      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
 8002504:	40023800 	.word	0x40023800
 8002508:	40007000 	.word	0x40007000
 800250c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002510:	4b1b      	ldr	r3, [pc, #108]	@ (8002580 <HAL_RCC_OscConfig+0x4ec>)
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	699b      	ldr	r3, [r3, #24]
 800251a:	2b01      	cmp	r3, #1
 800251c:	d028      	beq.n	8002570 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002528:	429a      	cmp	r2, r3
 800252a:	d121      	bne.n	8002570 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002536:	429a      	cmp	r2, r3
 8002538:	d11a      	bne.n	8002570 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800253a:	68fa      	ldr	r2, [r7, #12]
 800253c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002540:	4013      	ands	r3, r2
 8002542:	687a      	ldr	r2, [r7, #4]
 8002544:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002546:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002548:	4293      	cmp	r3, r2
 800254a:	d111      	bne.n	8002570 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002556:	085b      	lsrs	r3, r3, #1
 8002558:	3b01      	subs	r3, #1
 800255a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800255c:	429a      	cmp	r2, r3
 800255e:	d107      	bne.n	8002570 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800256a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800256c:	429a      	cmp	r2, r3
 800256e:	d001      	beq.n	8002574 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	e000      	b.n	8002576 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002574:	2300      	movs	r3, #0
}
 8002576:	4618      	mov	r0, r3
 8002578:	3718      	adds	r7, #24
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	40023800 	.word	0x40023800

08002584 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d101      	bne.n	8002598 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e0cc      	b.n	8002732 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002598:	4b68      	ldr	r3, [pc, #416]	@ (800273c <HAL_RCC_ClockConfig+0x1b8>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f003 0307 	and.w	r3, r3, #7
 80025a0:	683a      	ldr	r2, [r7, #0]
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d90c      	bls.n	80025c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025a6:	4b65      	ldr	r3, [pc, #404]	@ (800273c <HAL_RCC_ClockConfig+0x1b8>)
 80025a8:	683a      	ldr	r2, [r7, #0]
 80025aa:	b2d2      	uxtb	r2, r2
 80025ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ae:	4b63      	ldr	r3, [pc, #396]	@ (800273c <HAL_RCC_ClockConfig+0x1b8>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0307 	and.w	r3, r3, #7
 80025b6:	683a      	ldr	r2, [r7, #0]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d001      	beq.n	80025c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	e0b8      	b.n	8002732 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0302 	and.w	r3, r3, #2
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d020      	beq.n	800260e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0304 	and.w	r3, r3, #4
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d005      	beq.n	80025e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025d8:	4b59      	ldr	r3, [pc, #356]	@ (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	4a58      	ldr	r2, [pc, #352]	@ (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 80025de:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80025e2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0308 	and.w	r3, r3, #8
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d005      	beq.n	80025fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025f0:	4b53      	ldr	r3, [pc, #332]	@ (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	4a52      	ldr	r2, [pc, #328]	@ (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 80025f6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80025fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025fc:	4b50      	ldr	r3, [pc, #320]	@ (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	494d      	ldr	r1, [pc, #308]	@ (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 800260a:	4313      	orrs	r3, r2
 800260c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0301 	and.w	r3, r3, #1
 8002616:	2b00      	cmp	r3, #0
 8002618:	d044      	beq.n	80026a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	2b01      	cmp	r3, #1
 8002620:	d107      	bne.n	8002632 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002622:	4b47      	ldr	r3, [pc, #284]	@ (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d119      	bne.n	8002662 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e07f      	b.n	8002732 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	2b02      	cmp	r3, #2
 8002638:	d003      	beq.n	8002642 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800263e:	2b03      	cmp	r3, #3
 8002640:	d107      	bne.n	8002652 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002642:	4b3f      	ldr	r3, [pc, #252]	@ (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d109      	bne.n	8002662 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e06f      	b.n	8002732 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002652:	4b3b      	ldr	r3, [pc, #236]	@ (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 0302 	and.w	r3, r3, #2
 800265a:	2b00      	cmp	r3, #0
 800265c:	d101      	bne.n	8002662 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e067      	b.n	8002732 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002662:	4b37      	ldr	r3, [pc, #220]	@ (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f023 0203 	bic.w	r2, r3, #3
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	4934      	ldr	r1, [pc, #208]	@ (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 8002670:	4313      	orrs	r3, r2
 8002672:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002674:	f7fe fdfa 	bl	800126c <HAL_GetTick>
 8002678:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800267a:	e00a      	b.n	8002692 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800267c:	f7fe fdf6 	bl	800126c <HAL_GetTick>
 8002680:	4602      	mov	r2, r0
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	f241 3288 	movw	r2, #5000	@ 0x1388
 800268a:	4293      	cmp	r3, r2
 800268c:	d901      	bls.n	8002692 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e04f      	b.n	8002732 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002692:	4b2b      	ldr	r3, [pc, #172]	@ (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	f003 020c 	and.w	r2, r3, #12
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d1eb      	bne.n	800267c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026a4:	4b25      	ldr	r3, [pc, #148]	@ (800273c <HAL_RCC_ClockConfig+0x1b8>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0307 	and.w	r3, r3, #7
 80026ac:	683a      	ldr	r2, [r7, #0]
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d20c      	bcs.n	80026cc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026b2:	4b22      	ldr	r3, [pc, #136]	@ (800273c <HAL_RCC_ClockConfig+0x1b8>)
 80026b4:	683a      	ldr	r2, [r7, #0]
 80026b6:	b2d2      	uxtb	r2, r2
 80026b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ba:	4b20      	ldr	r3, [pc, #128]	@ (800273c <HAL_RCC_ClockConfig+0x1b8>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0307 	and.w	r3, r3, #7
 80026c2:	683a      	ldr	r2, [r7, #0]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d001      	beq.n	80026cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e032      	b.n	8002732 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 0304 	and.w	r3, r3, #4
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d008      	beq.n	80026ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026d8:	4b19      	ldr	r3, [pc, #100]	@ (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	4916      	ldr	r1, [pc, #88]	@ (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 80026e6:	4313      	orrs	r3, r2
 80026e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0308 	and.w	r3, r3, #8
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d009      	beq.n	800270a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026f6:	4b12      	ldr	r3, [pc, #72]	@ (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	691b      	ldr	r3, [r3, #16]
 8002702:	00db      	lsls	r3, r3, #3
 8002704:	490e      	ldr	r1, [pc, #56]	@ (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 8002706:	4313      	orrs	r3, r2
 8002708:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800270a:	f000 f821 	bl	8002750 <HAL_RCC_GetSysClockFreq>
 800270e:	4602      	mov	r2, r0
 8002710:	4b0b      	ldr	r3, [pc, #44]	@ (8002740 <HAL_RCC_ClockConfig+0x1bc>)
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	091b      	lsrs	r3, r3, #4
 8002716:	f003 030f 	and.w	r3, r3, #15
 800271a:	490a      	ldr	r1, [pc, #40]	@ (8002744 <HAL_RCC_ClockConfig+0x1c0>)
 800271c:	5ccb      	ldrb	r3, [r1, r3]
 800271e:	fa22 f303 	lsr.w	r3, r2, r3
 8002722:	4a09      	ldr	r2, [pc, #36]	@ (8002748 <HAL_RCC_ClockConfig+0x1c4>)
 8002724:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002726:	4b09      	ldr	r3, [pc, #36]	@ (800274c <HAL_RCC_ClockConfig+0x1c8>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4618      	mov	r0, r3
 800272c:	f7fe fd5a 	bl	80011e4 <HAL_InitTick>

  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	3710      	adds	r7, #16
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	40023c00 	.word	0x40023c00
 8002740:	40023800 	.word	0x40023800
 8002744:	08004ed8 	.word	0x08004ed8
 8002748:	20000000 	.word	0x20000000
 800274c:	20000004 	.word	0x20000004

08002750 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002750:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002754:	b090      	sub	sp, #64	@ 0x40
 8002756:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002758:	2300      	movs	r3, #0
 800275a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800275c:	2300      	movs	r3, #0
 800275e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002760:	2300      	movs	r3, #0
 8002762:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002764:	2300      	movs	r3, #0
 8002766:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002768:	4b59      	ldr	r3, [pc, #356]	@ (80028d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	f003 030c 	and.w	r3, r3, #12
 8002770:	2b08      	cmp	r3, #8
 8002772:	d00d      	beq.n	8002790 <HAL_RCC_GetSysClockFreq+0x40>
 8002774:	2b08      	cmp	r3, #8
 8002776:	f200 80a1 	bhi.w	80028bc <HAL_RCC_GetSysClockFreq+0x16c>
 800277a:	2b00      	cmp	r3, #0
 800277c:	d002      	beq.n	8002784 <HAL_RCC_GetSysClockFreq+0x34>
 800277e:	2b04      	cmp	r3, #4
 8002780:	d003      	beq.n	800278a <HAL_RCC_GetSysClockFreq+0x3a>
 8002782:	e09b      	b.n	80028bc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002784:	4b53      	ldr	r3, [pc, #332]	@ (80028d4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002786:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002788:	e09b      	b.n	80028c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800278a:	4b53      	ldr	r3, [pc, #332]	@ (80028d8 <HAL_RCC_GetSysClockFreq+0x188>)
 800278c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800278e:	e098      	b.n	80028c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002790:	4b4f      	ldr	r3, [pc, #316]	@ (80028d0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002798:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800279a:	4b4d      	ldr	r3, [pc, #308]	@ (80028d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d028      	beq.n	80027f8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027a6:	4b4a      	ldr	r3, [pc, #296]	@ (80028d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	099b      	lsrs	r3, r3, #6
 80027ac:	2200      	movs	r2, #0
 80027ae:	623b      	str	r3, [r7, #32]
 80027b0:	627a      	str	r2, [r7, #36]	@ 0x24
 80027b2:	6a3b      	ldr	r3, [r7, #32]
 80027b4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80027b8:	2100      	movs	r1, #0
 80027ba:	4b47      	ldr	r3, [pc, #284]	@ (80028d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80027bc:	fb03 f201 	mul.w	r2, r3, r1
 80027c0:	2300      	movs	r3, #0
 80027c2:	fb00 f303 	mul.w	r3, r0, r3
 80027c6:	4413      	add	r3, r2
 80027c8:	4a43      	ldr	r2, [pc, #268]	@ (80028d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80027ca:	fba0 1202 	umull	r1, r2, r0, r2
 80027ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80027d0:	460a      	mov	r2, r1
 80027d2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80027d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80027d6:	4413      	add	r3, r2
 80027d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027dc:	2200      	movs	r2, #0
 80027de:	61bb      	str	r3, [r7, #24]
 80027e0:	61fa      	str	r2, [r7, #28]
 80027e2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027e6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80027ea:	f7fd fd49 	bl	8000280 <__aeabi_uldivmod>
 80027ee:	4602      	mov	r2, r0
 80027f0:	460b      	mov	r3, r1
 80027f2:	4613      	mov	r3, r2
 80027f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80027f6:	e053      	b.n	80028a0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027f8:	4b35      	ldr	r3, [pc, #212]	@ (80028d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	099b      	lsrs	r3, r3, #6
 80027fe:	2200      	movs	r2, #0
 8002800:	613b      	str	r3, [r7, #16]
 8002802:	617a      	str	r2, [r7, #20]
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800280a:	f04f 0b00 	mov.w	fp, #0
 800280e:	4652      	mov	r2, sl
 8002810:	465b      	mov	r3, fp
 8002812:	f04f 0000 	mov.w	r0, #0
 8002816:	f04f 0100 	mov.w	r1, #0
 800281a:	0159      	lsls	r1, r3, #5
 800281c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002820:	0150      	lsls	r0, r2, #5
 8002822:	4602      	mov	r2, r0
 8002824:	460b      	mov	r3, r1
 8002826:	ebb2 080a 	subs.w	r8, r2, sl
 800282a:	eb63 090b 	sbc.w	r9, r3, fp
 800282e:	f04f 0200 	mov.w	r2, #0
 8002832:	f04f 0300 	mov.w	r3, #0
 8002836:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800283a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800283e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002842:	ebb2 0408 	subs.w	r4, r2, r8
 8002846:	eb63 0509 	sbc.w	r5, r3, r9
 800284a:	f04f 0200 	mov.w	r2, #0
 800284e:	f04f 0300 	mov.w	r3, #0
 8002852:	00eb      	lsls	r3, r5, #3
 8002854:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002858:	00e2      	lsls	r2, r4, #3
 800285a:	4614      	mov	r4, r2
 800285c:	461d      	mov	r5, r3
 800285e:	eb14 030a 	adds.w	r3, r4, sl
 8002862:	603b      	str	r3, [r7, #0]
 8002864:	eb45 030b 	adc.w	r3, r5, fp
 8002868:	607b      	str	r3, [r7, #4]
 800286a:	f04f 0200 	mov.w	r2, #0
 800286e:	f04f 0300 	mov.w	r3, #0
 8002872:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002876:	4629      	mov	r1, r5
 8002878:	028b      	lsls	r3, r1, #10
 800287a:	4621      	mov	r1, r4
 800287c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002880:	4621      	mov	r1, r4
 8002882:	028a      	lsls	r2, r1, #10
 8002884:	4610      	mov	r0, r2
 8002886:	4619      	mov	r1, r3
 8002888:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800288a:	2200      	movs	r2, #0
 800288c:	60bb      	str	r3, [r7, #8]
 800288e:	60fa      	str	r2, [r7, #12]
 8002890:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002894:	f7fd fcf4 	bl	8000280 <__aeabi_uldivmod>
 8002898:	4602      	mov	r2, r0
 800289a:	460b      	mov	r3, r1
 800289c:	4613      	mov	r3, r2
 800289e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80028a0:	4b0b      	ldr	r3, [pc, #44]	@ (80028d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	0c1b      	lsrs	r3, r3, #16
 80028a6:	f003 0303 	and.w	r3, r3, #3
 80028aa:	3301      	adds	r3, #1
 80028ac:	005b      	lsls	r3, r3, #1
 80028ae:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80028b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80028b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80028b8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80028ba:	e002      	b.n	80028c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80028bc:	4b05      	ldr	r3, [pc, #20]	@ (80028d4 <HAL_RCC_GetSysClockFreq+0x184>)
 80028be:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80028c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3740      	adds	r7, #64	@ 0x40
 80028c8:	46bd      	mov	sp, r7
 80028ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028ce:	bf00      	nop
 80028d0:	40023800 	.word	0x40023800
 80028d4:	00f42400 	.word	0x00f42400
 80028d8:	017d7840 	.word	0x017d7840

080028dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028e0:	4b03      	ldr	r3, [pc, #12]	@ (80028f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80028e2:	681b      	ldr	r3, [r3, #0]
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	20000000 	.word	0x20000000

080028f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80028f8:	f7ff fff0 	bl	80028dc <HAL_RCC_GetHCLKFreq>
 80028fc:	4602      	mov	r2, r0
 80028fe:	4b05      	ldr	r3, [pc, #20]	@ (8002914 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	0a9b      	lsrs	r3, r3, #10
 8002904:	f003 0307 	and.w	r3, r3, #7
 8002908:	4903      	ldr	r1, [pc, #12]	@ (8002918 <HAL_RCC_GetPCLK1Freq+0x24>)
 800290a:	5ccb      	ldrb	r3, [r1, r3]
 800290c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002910:	4618      	mov	r0, r3
 8002912:	bd80      	pop	{r7, pc}
 8002914:	40023800 	.word	0x40023800
 8002918:	08004ee8 	.word	0x08004ee8

0800291c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002920:	f7ff ffdc 	bl	80028dc <HAL_RCC_GetHCLKFreq>
 8002924:	4602      	mov	r2, r0
 8002926:	4b05      	ldr	r3, [pc, #20]	@ (800293c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	0b5b      	lsrs	r3, r3, #13
 800292c:	f003 0307 	and.w	r3, r3, #7
 8002930:	4903      	ldr	r1, [pc, #12]	@ (8002940 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002932:	5ccb      	ldrb	r3, [r1, r3]
 8002934:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002938:	4618      	mov	r0, r3
 800293a:	bd80      	pop	{r7, pc}
 800293c:	40023800 	.word	0x40023800
 8002940:	08004ee8 	.word	0x08004ee8

08002944 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e042      	b.n	80029dc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800295c:	b2db      	uxtb	r3, r3
 800295e:	2b00      	cmp	r3, #0
 8002960:	d106      	bne.n	8002970 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f7fe fa5e 	bl	8000e2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2224      	movs	r2, #36	@ 0x24
 8002974:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	68da      	ldr	r2, [r3, #12]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002986:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f000 fe47 	bl	800361c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	691a      	ldr	r2, [r3, #16]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800299c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	695a      	ldr	r2, [r3, #20]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80029ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	68da      	ldr	r2, [r3, #12]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80029bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2220      	movs	r2, #32
 80029c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2220      	movs	r2, #32
 80029d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80029da:	2300      	movs	r3, #0
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3708      	adds	r7, #8
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}

080029e4 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d101      	bne.n	80029f6 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e024      	b.n	8002a40 <HAL_UART_DeInit+0x5c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2224      	movs	r2, #36	@ 0x24
 80029fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	68da      	ldr	r2, [r3, #12]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002a0c:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f7fe fa54 	bl	8000ebc <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2200      	movs	r2, #0
 8002a34:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002a3e:	2300      	movs	r3, #0
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3708      	adds	r7, #8
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b08a      	sub	sp, #40	@ 0x28
 8002a4c:	af02      	add	r7, sp, #8
 8002a4e:	60f8      	str	r0, [r7, #12]
 8002a50:	60b9      	str	r1, [r7, #8]
 8002a52:	603b      	str	r3, [r7, #0]
 8002a54:	4613      	mov	r3, r2
 8002a56:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	2b20      	cmp	r3, #32
 8002a66:	d175      	bne.n	8002b54 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d002      	beq.n	8002a74 <HAL_UART_Transmit+0x2c>
 8002a6e:	88fb      	ldrh	r3, [r7, #6]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d101      	bne.n	8002a78 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e06e      	b.n	8002b56 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2221      	movs	r2, #33	@ 0x21
 8002a82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a86:	f7fe fbf1 	bl	800126c <HAL_GetTick>
 8002a8a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	88fa      	ldrh	r2, [r7, #6]
 8002a90:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	88fa      	ldrh	r2, [r7, #6]
 8002a96:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002aa0:	d108      	bne.n	8002ab4 <HAL_UART_Transmit+0x6c>
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	691b      	ldr	r3, [r3, #16]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d104      	bne.n	8002ab4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	61bb      	str	r3, [r7, #24]
 8002ab2:	e003      	b.n	8002abc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002abc:	e02e      	b.n	8002b1c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	9300      	str	r3, [sp, #0]
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	2180      	movs	r1, #128	@ 0x80
 8002ac8:	68f8      	ldr	r0, [r7, #12]
 8002aca:	f000 fbb3 	bl	8003234 <UART_WaitOnFlagUntilTimeout>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d005      	beq.n	8002ae0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	2220      	movs	r2, #32
 8002ad8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e03a      	b.n	8002b56 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d10b      	bne.n	8002afe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	881b      	ldrh	r3, [r3, #0]
 8002aea:	461a      	mov	r2, r3
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002af4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002af6:	69bb      	ldr	r3, [r7, #24]
 8002af8:	3302      	adds	r3, #2
 8002afa:	61bb      	str	r3, [r7, #24]
 8002afc:	e007      	b.n	8002b0e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	781a      	ldrb	r2, [r3, #0]
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	3b01      	subs	r3, #1
 8002b16:	b29a      	uxth	r2, r3
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d1cb      	bne.n	8002abe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	9300      	str	r3, [sp, #0]
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	2140      	movs	r1, #64	@ 0x40
 8002b30:	68f8      	ldr	r0, [r7, #12]
 8002b32:	f000 fb7f 	bl	8003234 <UART_WaitOnFlagUntilTimeout>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d005      	beq.n	8002b48 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2220      	movs	r2, #32
 8002b40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e006      	b.n	8002b56 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2220      	movs	r2, #32
 8002b4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002b50:	2300      	movs	r3, #0
 8002b52:	e000      	b.n	8002b56 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002b54:	2302      	movs	r3, #2
  }
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3720      	adds	r7, #32
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}

08002b5e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b5e:	b580      	push	{r7, lr}
 8002b60:	b08a      	sub	sp, #40	@ 0x28
 8002b62:	af02      	add	r7, sp, #8
 8002b64:	60f8      	str	r0, [r7, #12]
 8002b66:	60b9      	str	r1, [r7, #8]
 8002b68:	603b      	str	r3, [r7, #0]
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	2b20      	cmp	r3, #32
 8002b7c:	f040 8081 	bne.w	8002c82 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d002      	beq.n	8002b8c <HAL_UART_Receive+0x2e>
 8002b86:	88fb      	ldrh	r3, [r7, #6]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d101      	bne.n	8002b90 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e079      	b.n	8002c84 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2200      	movs	r2, #0
 8002b94:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2222      	movs	r2, #34	@ 0x22
 8002b9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ba4:	f7fe fb62 	bl	800126c <HAL_GetTick>
 8002ba8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	88fa      	ldrh	r2, [r7, #6]
 8002bae:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	88fa      	ldrh	r2, [r7, #6]
 8002bb4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bbe:	d108      	bne.n	8002bd2 <HAL_UART_Receive+0x74>
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	691b      	ldr	r3, [r3, #16]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d104      	bne.n	8002bd2 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	61bb      	str	r3, [r7, #24]
 8002bd0:	e003      	b.n	8002bda <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002bda:	e047      	b.n	8002c6c <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	9300      	str	r3, [sp, #0]
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	2200      	movs	r2, #0
 8002be4:	2120      	movs	r1, #32
 8002be6:	68f8      	ldr	r0, [r7, #12]
 8002be8:	f000 fb24 	bl	8003234 <UART_WaitOnFlagUntilTimeout>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d005      	beq.n	8002bfe <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2220      	movs	r2, #32
 8002bf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e042      	b.n	8002c84 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d10c      	bne.n	8002c1e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c10:	b29a      	uxth	r2, r3
 8002c12:	69bb      	ldr	r3, [r7, #24]
 8002c14:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002c16:	69bb      	ldr	r3, [r7, #24]
 8002c18:	3302      	adds	r3, #2
 8002c1a:	61bb      	str	r3, [r7, #24]
 8002c1c:	e01f      	b.n	8002c5e <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c26:	d007      	beq.n	8002c38 <HAL_UART_Receive+0xda>
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d10a      	bne.n	8002c46 <HAL_UART_Receive+0xe8>
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	691b      	ldr	r3, [r3, #16]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d106      	bne.n	8002c46 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	b2da      	uxtb	r2, r3
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	701a      	strb	r2, [r3, #0]
 8002c44:	e008      	b.n	8002c58 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c52:	b2da      	uxtb	r2, r3
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002c58:	69fb      	ldr	r3, [r7, #28]
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002c62:	b29b      	uxth	r3, r3
 8002c64:	3b01      	subs	r3, #1
 8002c66:	b29a      	uxth	r2, r3
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d1b2      	bne.n	8002bdc <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2220      	movs	r2, #32
 8002c7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	e000      	b.n	8002c84 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002c82:	2302      	movs	r3, #2
  }
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3720      	adds	r7, #32
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b0ba      	sub	sp, #232	@ 0xe8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	695b      	ldr	r3, [r3, #20]
 8002cae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002cbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cc2:	f003 030f 	and.w	r3, r3, #15
 8002cc6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002cca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d10f      	bne.n	8002cf2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002cd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cd6:	f003 0320 	and.w	r3, r3, #32
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d009      	beq.n	8002cf2 <HAL_UART_IRQHandler+0x66>
 8002cde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ce2:	f003 0320 	and.w	r3, r3, #32
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d003      	beq.n	8002cf2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f000 fbd7 	bl	800349e <UART_Receive_IT>
      return;
 8002cf0:	e273      	b.n	80031da <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002cf2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	f000 80de 	beq.w	8002eb8 <HAL_UART_IRQHandler+0x22c>
 8002cfc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d00:	f003 0301 	and.w	r3, r3, #1
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d106      	bne.n	8002d16 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002d08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d0c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	f000 80d1 	beq.w	8002eb8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002d16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d00b      	beq.n	8002d3a <HAL_UART_IRQHandler+0xae>
 8002d22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d005      	beq.n	8002d3a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d32:	f043 0201 	orr.w	r2, r3, #1
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d3e:	f003 0304 	and.w	r3, r3, #4
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d00b      	beq.n	8002d5e <HAL_UART_IRQHandler+0xd2>
 8002d46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d4a:	f003 0301 	and.w	r3, r3, #1
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d005      	beq.n	8002d5e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d56:	f043 0202 	orr.w	r2, r3, #2
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d62:	f003 0302 	and.w	r3, r3, #2
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d00b      	beq.n	8002d82 <HAL_UART_IRQHandler+0xf6>
 8002d6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d005      	beq.n	8002d82 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d7a:	f043 0204 	orr.w	r2, r3, #4
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002d82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d86:	f003 0308 	and.w	r3, r3, #8
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d011      	beq.n	8002db2 <HAL_UART_IRQHandler+0x126>
 8002d8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d92:	f003 0320 	and.w	r3, r3, #32
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d105      	bne.n	8002da6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002d9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d9e:	f003 0301 	and.w	r3, r3, #1
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d005      	beq.n	8002db2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002daa:	f043 0208 	orr.w	r2, r3, #8
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	f000 820a 	beq.w	80031d0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002dbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002dc0:	f003 0320 	and.w	r3, r3, #32
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d008      	beq.n	8002dda <HAL_UART_IRQHandler+0x14e>
 8002dc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002dcc:	f003 0320 	and.w	r3, r3, #32
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d002      	beq.n	8002dda <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	f000 fb62 	bl	800349e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	695b      	ldr	r3, [r3, #20]
 8002de0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002de4:	2b40      	cmp	r3, #64	@ 0x40
 8002de6:	bf0c      	ite	eq
 8002de8:	2301      	moveq	r3, #1
 8002dea:	2300      	movne	r3, #0
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002df6:	f003 0308 	and.w	r3, r3, #8
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d103      	bne.n	8002e06 <HAL_UART_IRQHandler+0x17a>
 8002dfe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d04f      	beq.n	8002ea6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f000 fa6d 	bl	80032e6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	695b      	ldr	r3, [r3, #20]
 8002e12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e16:	2b40      	cmp	r3, #64	@ 0x40
 8002e18:	d141      	bne.n	8002e9e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	3314      	adds	r3, #20
 8002e20:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e24:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002e28:	e853 3f00 	ldrex	r3, [r3]
 8002e2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002e30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002e34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002e38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	3314      	adds	r3, #20
 8002e42:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002e46:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002e4a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e4e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002e52:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002e56:	e841 2300 	strex	r3, r2, [r1]
 8002e5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002e5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d1d9      	bne.n	8002e1a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d013      	beq.n	8002e96 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e72:	4a8a      	ldr	r2, [pc, #552]	@ (800309c <HAL_UART_IRQHandler+0x410>)
 8002e74:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f7fe fb7b 	bl	8001576 <HAL_DMA_Abort_IT>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d016      	beq.n	8002eb4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002e90:	4610      	mov	r0, r2
 8002e92:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e94:	e00e      	b.n	8002eb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f000 f9b6 	bl	8003208 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e9c:	e00a      	b.n	8002eb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	f000 f9b2 	bl	8003208 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ea4:	e006      	b.n	8002eb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f000 f9ae 	bl	8003208 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002eb2:	e18d      	b.n	80031d0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002eb4:	bf00      	nop
    return;
 8002eb6:	e18b      	b.n	80031d0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	f040 8167 	bne.w	8003190 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002ec2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ec6:	f003 0310 	and.w	r3, r3, #16
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	f000 8160 	beq.w	8003190 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8002ed0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ed4:	f003 0310 	and.w	r3, r3, #16
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	f000 8159 	beq.w	8003190 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002ede:	2300      	movs	r3, #0
 8002ee0:	60bb      	str	r3, [r7, #8]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	60bb      	str	r3, [r7, #8]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	60bb      	str	r3, [r7, #8]
 8002ef2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	695b      	ldr	r3, [r3, #20]
 8002efa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002efe:	2b40      	cmp	r3, #64	@ 0x40
 8002f00:	f040 80ce 	bne.w	80030a0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002f10:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	f000 80a9 	beq.w	800306c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002f1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002f22:	429a      	cmp	r2, r3
 8002f24:	f080 80a2 	bcs.w	800306c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002f2e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f34:	69db      	ldr	r3, [r3, #28]
 8002f36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f3a:	f000 8088 	beq.w	800304e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	330c      	adds	r3, #12
 8002f44:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f48:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002f4c:	e853 3f00 	ldrex	r3, [r3]
 8002f50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002f54:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f5c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	330c      	adds	r3, #12
 8002f66:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002f6a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002f6e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f72:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002f76:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002f7a:	e841 2300 	strex	r3, r2, [r1]
 8002f7e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002f82:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d1d9      	bne.n	8002f3e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	3314      	adds	r3, #20
 8002f90:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f94:	e853 3f00 	ldrex	r3, [r3]
 8002f98:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002f9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002f9c:	f023 0301 	bic.w	r3, r3, #1
 8002fa0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	3314      	adds	r3, #20
 8002faa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002fae:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002fb2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fb4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002fb6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002fba:	e841 2300 	strex	r3, r2, [r1]
 8002fbe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002fc0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d1e1      	bne.n	8002f8a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	3314      	adds	r3, #20
 8002fcc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fd0:	e853 3f00 	ldrex	r3, [r3]
 8002fd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002fd6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002fd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002fdc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	3314      	adds	r3, #20
 8002fe6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002fea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002fec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fee:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002ff0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002ff2:	e841 2300 	strex	r3, r2, [r1]
 8002ff6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002ff8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d1e3      	bne.n	8002fc6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2220      	movs	r2, #32
 8003002:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	330c      	adds	r3, #12
 8003012:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003014:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003016:	e853 3f00 	ldrex	r3, [r3]
 800301a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800301c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800301e:	f023 0310 	bic.w	r3, r3, #16
 8003022:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	330c      	adds	r3, #12
 800302c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003030:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003032:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003034:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003036:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003038:	e841 2300 	strex	r3, r2, [r1]
 800303c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800303e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003040:	2b00      	cmp	r3, #0
 8003042:	d1e3      	bne.n	800300c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003048:	4618      	mov	r0, r3
 800304a:	f7fe fa24 	bl	8001496 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2202      	movs	r2, #2
 8003052:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800305c:	b29b      	uxth	r3, r3
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	b29b      	uxth	r3, r3
 8003062:	4619      	mov	r1, r3
 8003064:	6878      	ldr	r0, [r7, #4]
 8003066:	f000 f8d9 	bl	800321c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800306a:	e0b3      	b.n	80031d4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003070:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003074:	429a      	cmp	r2, r3
 8003076:	f040 80ad 	bne.w	80031d4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800307e:	69db      	ldr	r3, [r3, #28]
 8003080:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003084:	f040 80a6 	bne.w	80031d4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2202      	movs	r2, #2
 800308c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003092:	4619      	mov	r1, r3
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f000 f8c1 	bl	800321c <HAL_UARTEx_RxEventCallback>
      return;
 800309a:	e09b      	b.n	80031d4 <HAL_UART_IRQHandler+0x548>
 800309c:	080033ad 	.word	0x080033ad
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	1ad3      	subs	r3, r2, r3
 80030ac:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80030b4:	b29b      	uxth	r3, r3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	f000 808e 	beq.w	80031d8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80030bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	f000 8089 	beq.w	80031d8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	330c      	adds	r3, #12
 80030cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030d0:	e853 3f00 	ldrex	r3, [r3]
 80030d4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80030d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80030dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	330c      	adds	r3, #12
 80030e6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80030ea:	647a      	str	r2, [r7, #68]	@ 0x44
 80030ec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030ee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80030f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80030f2:	e841 2300 	strex	r3, r2, [r1]
 80030f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80030f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d1e3      	bne.n	80030c6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	3314      	adds	r3, #20
 8003104:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003108:	e853 3f00 	ldrex	r3, [r3]
 800310c:	623b      	str	r3, [r7, #32]
   return(result);
 800310e:	6a3b      	ldr	r3, [r7, #32]
 8003110:	f023 0301 	bic.w	r3, r3, #1
 8003114:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	3314      	adds	r3, #20
 800311e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003122:	633a      	str	r2, [r7, #48]	@ 0x30
 8003124:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003126:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003128:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800312a:	e841 2300 	strex	r3, r2, [r1]
 800312e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003132:	2b00      	cmp	r3, #0
 8003134:	d1e3      	bne.n	80030fe <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2220      	movs	r2, #32
 800313a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2200      	movs	r2, #0
 8003142:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	330c      	adds	r3, #12
 800314a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	e853 3f00 	ldrex	r3, [r3]
 8003152:	60fb      	str	r3, [r7, #12]
   return(result);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	f023 0310 	bic.w	r3, r3, #16
 800315a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	330c      	adds	r3, #12
 8003164:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003168:	61fa      	str	r2, [r7, #28]
 800316a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800316c:	69b9      	ldr	r1, [r7, #24]
 800316e:	69fa      	ldr	r2, [r7, #28]
 8003170:	e841 2300 	strex	r3, r2, [r1]
 8003174:	617b      	str	r3, [r7, #20]
   return(result);
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d1e3      	bne.n	8003144 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2202      	movs	r2, #2
 8003180:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003182:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003186:	4619      	mov	r1, r3
 8003188:	6878      	ldr	r0, [r7, #4]
 800318a:	f000 f847 	bl	800321c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800318e:	e023      	b.n	80031d8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003190:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003194:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003198:	2b00      	cmp	r3, #0
 800319a:	d009      	beq.n	80031b0 <HAL_UART_IRQHandler+0x524>
 800319c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d003      	beq.n	80031b0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f000 f910 	bl	80033ce <UART_Transmit_IT>
    return;
 80031ae:	e014      	b.n	80031da <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80031b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d00e      	beq.n	80031da <HAL_UART_IRQHandler+0x54e>
 80031bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d008      	beq.n	80031da <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f000 f950 	bl	800346e <UART_EndTransmit_IT>
    return;
 80031ce:	e004      	b.n	80031da <HAL_UART_IRQHandler+0x54e>
    return;
 80031d0:	bf00      	nop
 80031d2:	e002      	b.n	80031da <HAL_UART_IRQHandler+0x54e>
      return;
 80031d4:	bf00      	nop
 80031d6:	e000      	b.n	80031da <HAL_UART_IRQHandler+0x54e>
      return;
 80031d8:	bf00      	nop
  }
}
 80031da:	37e8      	adds	r7, #232	@ 0xe8
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}

080031e0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80031e8:	bf00      	nop
 80031ea:	370c      	adds	r7, #12
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr

080031f4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80031fc:	bf00      	nop
 80031fe:	370c      	adds	r7, #12
 8003200:	46bd      	mov	sp, r7
 8003202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003206:	4770      	bx	lr

08003208 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003210:	bf00      	nop
 8003212:	370c      	adds	r7, #12
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr

0800321c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	460b      	mov	r3, r1
 8003226:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003228:	bf00      	nop
 800322a:	370c      	adds	r7, #12
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr

08003234 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b086      	sub	sp, #24
 8003238:	af00      	add	r7, sp, #0
 800323a:	60f8      	str	r0, [r7, #12]
 800323c:	60b9      	str	r1, [r7, #8]
 800323e:	603b      	str	r3, [r7, #0]
 8003240:	4613      	mov	r3, r2
 8003242:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003244:	e03b      	b.n	80032be <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003246:	6a3b      	ldr	r3, [r7, #32]
 8003248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800324c:	d037      	beq.n	80032be <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800324e:	f7fe f80d 	bl	800126c <HAL_GetTick>
 8003252:	4602      	mov	r2, r0
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	1ad3      	subs	r3, r2, r3
 8003258:	6a3a      	ldr	r2, [r7, #32]
 800325a:	429a      	cmp	r2, r3
 800325c:	d302      	bcc.n	8003264 <UART_WaitOnFlagUntilTimeout+0x30>
 800325e:	6a3b      	ldr	r3, [r7, #32]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d101      	bne.n	8003268 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003264:	2303      	movs	r3, #3
 8003266:	e03a      	b.n	80032de <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	f003 0304 	and.w	r3, r3, #4
 8003272:	2b00      	cmp	r3, #0
 8003274:	d023      	beq.n	80032be <UART_WaitOnFlagUntilTimeout+0x8a>
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	2b80      	cmp	r3, #128	@ 0x80
 800327a:	d020      	beq.n	80032be <UART_WaitOnFlagUntilTimeout+0x8a>
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	2b40      	cmp	r3, #64	@ 0x40
 8003280:	d01d      	beq.n	80032be <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0308 	and.w	r3, r3, #8
 800328c:	2b08      	cmp	r3, #8
 800328e:	d116      	bne.n	80032be <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003290:	2300      	movs	r3, #0
 8003292:	617b      	str	r3, [r7, #20]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	617b      	str	r3, [r7, #20]
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	617b      	str	r3, [r7, #20]
 80032a4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80032a6:	68f8      	ldr	r0, [r7, #12]
 80032a8:	f000 f81d 	bl	80032e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2208      	movs	r2, #8
 80032b0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2200      	movs	r2, #0
 80032b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e00f      	b.n	80032de <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	4013      	ands	r3, r2
 80032c8:	68ba      	ldr	r2, [r7, #8]
 80032ca:	429a      	cmp	r2, r3
 80032cc:	bf0c      	ite	eq
 80032ce:	2301      	moveq	r3, #1
 80032d0:	2300      	movne	r3, #0
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	461a      	mov	r2, r3
 80032d6:	79fb      	ldrb	r3, [r7, #7]
 80032d8:	429a      	cmp	r2, r3
 80032da:	d0b4      	beq.n	8003246 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3718      	adds	r7, #24
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80032e6:	b480      	push	{r7}
 80032e8:	b095      	sub	sp, #84	@ 0x54
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	330c      	adds	r3, #12
 80032f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032f8:	e853 3f00 	ldrex	r3, [r3]
 80032fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80032fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003300:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003304:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	330c      	adds	r3, #12
 800330c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800330e:	643a      	str	r2, [r7, #64]	@ 0x40
 8003310:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003312:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003314:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003316:	e841 2300 	strex	r3, r2, [r1]
 800331a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800331c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800331e:	2b00      	cmp	r3, #0
 8003320:	d1e5      	bne.n	80032ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	3314      	adds	r3, #20
 8003328:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800332a:	6a3b      	ldr	r3, [r7, #32]
 800332c:	e853 3f00 	ldrex	r3, [r3]
 8003330:	61fb      	str	r3, [r7, #28]
   return(result);
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	f023 0301 	bic.w	r3, r3, #1
 8003338:	64bb      	str	r3, [r7, #72]	@ 0x48
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	3314      	adds	r3, #20
 8003340:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003342:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003344:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003346:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003348:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800334a:	e841 2300 	strex	r3, r2, [r1]
 800334e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003352:	2b00      	cmp	r3, #0
 8003354:	d1e5      	bne.n	8003322 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800335a:	2b01      	cmp	r3, #1
 800335c:	d119      	bne.n	8003392 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	330c      	adds	r3, #12
 8003364:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	e853 3f00 	ldrex	r3, [r3]
 800336c:	60bb      	str	r3, [r7, #8]
   return(result);
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	f023 0310 	bic.w	r3, r3, #16
 8003374:	647b      	str	r3, [r7, #68]	@ 0x44
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	330c      	adds	r3, #12
 800337c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800337e:	61ba      	str	r2, [r7, #24]
 8003380:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003382:	6979      	ldr	r1, [r7, #20]
 8003384:	69ba      	ldr	r2, [r7, #24]
 8003386:	e841 2300 	strex	r3, r2, [r1]
 800338a:	613b      	str	r3, [r7, #16]
   return(result);
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d1e5      	bne.n	800335e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2220      	movs	r2, #32
 8003396:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80033a0:	bf00      	nop
 80033a2:	3754      	adds	r7, #84	@ 0x54
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr

080033ac <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2200      	movs	r2, #0
 80033be:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80033c0:	68f8      	ldr	r0, [r7, #12]
 80033c2:	f7ff ff21 	bl	8003208 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80033c6:	bf00      	nop
 80033c8:	3710      	adds	r7, #16
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}

080033ce <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80033ce:	b480      	push	{r7}
 80033d0:	b085      	sub	sp, #20
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	2b21      	cmp	r3, #33	@ 0x21
 80033e0:	d13e      	bne.n	8003460 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033ea:	d114      	bne.n	8003416 <UART_Transmit_IT+0x48>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	691b      	ldr	r3, [r3, #16]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d110      	bne.n	8003416 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a1b      	ldr	r3, [r3, #32]
 80033f8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	881b      	ldrh	r3, [r3, #0]
 80033fe:	461a      	mov	r2, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003408:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6a1b      	ldr	r3, [r3, #32]
 800340e:	1c9a      	adds	r2, r3, #2
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	621a      	str	r2, [r3, #32]
 8003414:	e008      	b.n	8003428 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a1b      	ldr	r3, [r3, #32]
 800341a:	1c59      	adds	r1, r3, #1
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	6211      	str	r1, [r2, #32]
 8003420:	781a      	ldrb	r2, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800342c:	b29b      	uxth	r3, r3
 800342e:	3b01      	subs	r3, #1
 8003430:	b29b      	uxth	r3, r3
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	4619      	mov	r1, r3
 8003436:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003438:	2b00      	cmp	r3, #0
 800343a:	d10f      	bne.n	800345c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	68da      	ldr	r2, [r3, #12]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800344a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	68da      	ldr	r2, [r3, #12]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800345a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800345c:	2300      	movs	r3, #0
 800345e:	e000      	b.n	8003462 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003460:	2302      	movs	r3, #2
  }
}
 8003462:	4618      	mov	r0, r3
 8003464:	3714      	adds	r7, #20
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr

0800346e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800346e:	b580      	push	{r7, lr}
 8003470:	b082      	sub	sp, #8
 8003472:	af00      	add	r7, sp, #0
 8003474:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	68da      	ldr	r2, [r3, #12]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003484:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2220      	movs	r2, #32
 800348a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f7ff fea6 	bl	80031e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003494:	2300      	movs	r3, #0
}
 8003496:	4618      	mov	r0, r3
 8003498:	3708      	adds	r7, #8
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}

0800349e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800349e:	b580      	push	{r7, lr}
 80034a0:	b08c      	sub	sp, #48	@ 0x30
 80034a2:	af00      	add	r7, sp, #0
 80034a4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80034a6:	2300      	movs	r3, #0
 80034a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80034aa:	2300      	movs	r3, #0
 80034ac:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b22      	cmp	r3, #34	@ 0x22
 80034b8:	f040 80aa 	bne.w	8003610 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034c4:	d115      	bne.n	80034f2 <UART_Receive_IT+0x54>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	691b      	ldr	r3, [r3, #16]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d111      	bne.n	80034f2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034d2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	b29b      	uxth	r3, r3
 80034dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034e0:	b29a      	uxth	r2, r3
 80034e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ea:	1c9a      	adds	r2, r3, #2
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	629a      	str	r2, [r3, #40]	@ 0x28
 80034f0:	e024      	b.n	800353c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003500:	d007      	beq.n	8003512 <UART_Receive_IT+0x74>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d10a      	bne.n	8003520 <UART_Receive_IT+0x82>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	691b      	ldr	r3, [r3, #16]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d106      	bne.n	8003520 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	b2da      	uxtb	r2, r3
 800351a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800351c:	701a      	strb	r2, [r3, #0]
 800351e:	e008      	b.n	8003532 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	b2db      	uxtb	r3, r3
 8003528:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800352c:	b2da      	uxtb	r2, r3
 800352e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003530:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003536:	1c5a      	adds	r2, r3, #1
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003540:	b29b      	uxth	r3, r3
 8003542:	3b01      	subs	r3, #1
 8003544:	b29b      	uxth	r3, r3
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	4619      	mov	r1, r3
 800354a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800354c:	2b00      	cmp	r3, #0
 800354e:	d15d      	bne.n	800360c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	68da      	ldr	r2, [r3, #12]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f022 0220 	bic.w	r2, r2, #32
 800355e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	68da      	ldr	r2, [r3, #12]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800356e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	695a      	ldr	r2, [r3, #20]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f022 0201 	bic.w	r2, r2, #1
 800357e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2220      	movs	r2, #32
 8003584:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003592:	2b01      	cmp	r3, #1
 8003594:	d135      	bne.n	8003602 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2200      	movs	r2, #0
 800359a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	330c      	adds	r3, #12
 80035a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	e853 3f00 	ldrex	r3, [r3]
 80035aa:	613b      	str	r3, [r7, #16]
   return(result);
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	f023 0310 	bic.w	r3, r3, #16
 80035b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	330c      	adds	r3, #12
 80035ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035bc:	623a      	str	r2, [r7, #32]
 80035be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035c0:	69f9      	ldr	r1, [r7, #28]
 80035c2:	6a3a      	ldr	r2, [r7, #32]
 80035c4:	e841 2300 	strex	r3, r2, [r1]
 80035c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80035ca:	69bb      	ldr	r3, [r7, #24]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d1e5      	bne.n	800359c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0310 	and.w	r3, r3, #16
 80035da:	2b10      	cmp	r3, #16
 80035dc:	d10a      	bne.n	80035f4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80035de:	2300      	movs	r3, #0
 80035e0:	60fb      	str	r3, [r7, #12]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	60fb      	str	r3, [r7, #12]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	60fb      	str	r3, [r7, #12]
 80035f2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80035f8:	4619      	mov	r1, r3
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	f7ff fe0e 	bl	800321c <HAL_UARTEx_RxEventCallback>
 8003600:	e002      	b.n	8003608 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f7ff fdf6 	bl	80031f4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003608:	2300      	movs	r3, #0
 800360a:	e002      	b.n	8003612 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800360c:	2300      	movs	r3, #0
 800360e:	e000      	b.n	8003612 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003610:	2302      	movs	r3, #2
  }
}
 8003612:	4618      	mov	r0, r3
 8003614:	3730      	adds	r7, #48	@ 0x30
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
	...

0800361c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800361c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003620:	b0c0      	sub	sp, #256	@ 0x100
 8003622:	af00      	add	r7, sp, #0
 8003624:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	691b      	ldr	r3, [r3, #16]
 8003630:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003638:	68d9      	ldr	r1, [r3, #12]
 800363a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	ea40 0301 	orr.w	r3, r0, r1
 8003644:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003646:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800364a:	689a      	ldr	r2, [r3, #8]
 800364c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003650:	691b      	ldr	r3, [r3, #16]
 8003652:	431a      	orrs	r2, r3
 8003654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003658:	695b      	ldr	r3, [r3, #20]
 800365a:	431a      	orrs	r2, r3
 800365c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003660:	69db      	ldr	r3, [r3, #28]
 8003662:	4313      	orrs	r3, r2
 8003664:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	68db      	ldr	r3, [r3, #12]
 8003670:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003674:	f021 010c 	bic.w	r1, r1, #12
 8003678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003682:	430b      	orrs	r3, r1
 8003684:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003686:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	695b      	ldr	r3, [r3, #20]
 800368e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003692:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003696:	6999      	ldr	r1, [r3, #24]
 8003698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	ea40 0301 	orr.w	r3, r0, r1
 80036a2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80036a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	4b8f      	ldr	r3, [pc, #572]	@ (80038e8 <UART_SetConfig+0x2cc>)
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d005      	beq.n	80036bc <UART_SetConfig+0xa0>
 80036b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	4b8d      	ldr	r3, [pc, #564]	@ (80038ec <UART_SetConfig+0x2d0>)
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d104      	bne.n	80036c6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80036bc:	f7ff f92e 	bl	800291c <HAL_RCC_GetPCLK2Freq>
 80036c0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80036c4:	e003      	b.n	80036ce <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80036c6:	f7ff f915 	bl	80028f4 <HAL_RCC_GetPCLK1Freq>
 80036ca:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036d2:	69db      	ldr	r3, [r3, #28]
 80036d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036d8:	f040 810c 	bne.w	80038f4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80036dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036e0:	2200      	movs	r2, #0
 80036e2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80036e6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80036ea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80036ee:	4622      	mov	r2, r4
 80036f0:	462b      	mov	r3, r5
 80036f2:	1891      	adds	r1, r2, r2
 80036f4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80036f6:	415b      	adcs	r3, r3
 80036f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80036fa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80036fe:	4621      	mov	r1, r4
 8003700:	eb12 0801 	adds.w	r8, r2, r1
 8003704:	4629      	mov	r1, r5
 8003706:	eb43 0901 	adc.w	r9, r3, r1
 800370a:	f04f 0200 	mov.w	r2, #0
 800370e:	f04f 0300 	mov.w	r3, #0
 8003712:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003716:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800371a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800371e:	4690      	mov	r8, r2
 8003720:	4699      	mov	r9, r3
 8003722:	4623      	mov	r3, r4
 8003724:	eb18 0303 	adds.w	r3, r8, r3
 8003728:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800372c:	462b      	mov	r3, r5
 800372e:	eb49 0303 	adc.w	r3, r9, r3
 8003732:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003736:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	2200      	movs	r2, #0
 800373e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003742:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003746:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800374a:	460b      	mov	r3, r1
 800374c:	18db      	adds	r3, r3, r3
 800374e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003750:	4613      	mov	r3, r2
 8003752:	eb42 0303 	adc.w	r3, r2, r3
 8003756:	657b      	str	r3, [r7, #84]	@ 0x54
 8003758:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800375c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003760:	f7fc fd8e 	bl	8000280 <__aeabi_uldivmod>
 8003764:	4602      	mov	r2, r0
 8003766:	460b      	mov	r3, r1
 8003768:	4b61      	ldr	r3, [pc, #388]	@ (80038f0 <UART_SetConfig+0x2d4>)
 800376a:	fba3 2302 	umull	r2, r3, r3, r2
 800376e:	095b      	lsrs	r3, r3, #5
 8003770:	011c      	lsls	r4, r3, #4
 8003772:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003776:	2200      	movs	r2, #0
 8003778:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800377c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003780:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003784:	4642      	mov	r2, r8
 8003786:	464b      	mov	r3, r9
 8003788:	1891      	adds	r1, r2, r2
 800378a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800378c:	415b      	adcs	r3, r3
 800378e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003790:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003794:	4641      	mov	r1, r8
 8003796:	eb12 0a01 	adds.w	sl, r2, r1
 800379a:	4649      	mov	r1, r9
 800379c:	eb43 0b01 	adc.w	fp, r3, r1
 80037a0:	f04f 0200 	mov.w	r2, #0
 80037a4:	f04f 0300 	mov.w	r3, #0
 80037a8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80037ac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80037b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80037b4:	4692      	mov	sl, r2
 80037b6:	469b      	mov	fp, r3
 80037b8:	4643      	mov	r3, r8
 80037ba:	eb1a 0303 	adds.w	r3, sl, r3
 80037be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80037c2:	464b      	mov	r3, r9
 80037c4:	eb4b 0303 	adc.w	r3, fp, r3
 80037c8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80037cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80037d8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80037dc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80037e0:	460b      	mov	r3, r1
 80037e2:	18db      	adds	r3, r3, r3
 80037e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80037e6:	4613      	mov	r3, r2
 80037e8:	eb42 0303 	adc.w	r3, r2, r3
 80037ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80037ee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80037f2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80037f6:	f7fc fd43 	bl	8000280 <__aeabi_uldivmod>
 80037fa:	4602      	mov	r2, r0
 80037fc:	460b      	mov	r3, r1
 80037fe:	4611      	mov	r1, r2
 8003800:	4b3b      	ldr	r3, [pc, #236]	@ (80038f0 <UART_SetConfig+0x2d4>)
 8003802:	fba3 2301 	umull	r2, r3, r3, r1
 8003806:	095b      	lsrs	r3, r3, #5
 8003808:	2264      	movs	r2, #100	@ 0x64
 800380a:	fb02 f303 	mul.w	r3, r2, r3
 800380e:	1acb      	subs	r3, r1, r3
 8003810:	00db      	lsls	r3, r3, #3
 8003812:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003816:	4b36      	ldr	r3, [pc, #216]	@ (80038f0 <UART_SetConfig+0x2d4>)
 8003818:	fba3 2302 	umull	r2, r3, r3, r2
 800381c:	095b      	lsrs	r3, r3, #5
 800381e:	005b      	lsls	r3, r3, #1
 8003820:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003824:	441c      	add	r4, r3
 8003826:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800382a:	2200      	movs	r2, #0
 800382c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003830:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003834:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003838:	4642      	mov	r2, r8
 800383a:	464b      	mov	r3, r9
 800383c:	1891      	adds	r1, r2, r2
 800383e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003840:	415b      	adcs	r3, r3
 8003842:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003844:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003848:	4641      	mov	r1, r8
 800384a:	1851      	adds	r1, r2, r1
 800384c:	6339      	str	r1, [r7, #48]	@ 0x30
 800384e:	4649      	mov	r1, r9
 8003850:	414b      	adcs	r3, r1
 8003852:	637b      	str	r3, [r7, #52]	@ 0x34
 8003854:	f04f 0200 	mov.w	r2, #0
 8003858:	f04f 0300 	mov.w	r3, #0
 800385c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003860:	4659      	mov	r1, fp
 8003862:	00cb      	lsls	r3, r1, #3
 8003864:	4651      	mov	r1, sl
 8003866:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800386a:	4651      	mov	r1, sl
 800386c:	00ca      	lsls	r2, r1, #3
 800386e:	4610      	mov	r0, r2
 8003870:	4619      	mov	r1, r3
 8003872:	4603      	mov	r3, r0
 8003874:	4642      	mov	r2, r8
 8003876:	189b      	adds	r3, r3, r2
 8003878:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800387c:	464b      	mov	r3, r9
 800387e:	460a      	mov	r2, r1
 8003880:	eb42 0303 	adc.w	r3, r2, r3
 8003884:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003894:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003898:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800389c:	460b      	mov	r3, r1
 800389e:	18db      	adds	r3, r3, r3
 80038a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80038a2:	4613      	mov	r3, r2
 80038a4:	eb42 0303 	adc.w	r3, r2, r3
 80038a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80038ae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80038b2:	f7fc fce5 	bl	8000280 <__aeabi_uldivmod>
 80038b6:	4602      	mov	r2, r0
 80038b8:	460b      	mov	r3, r1
 80038ba:	4b0d      	ldr	r3, [pc, #52]	@ (80038f0 <UART_SetConfig+0x2d4>)
 80038bc:	fba3 1302 	umull	r1, r3, r3, r2
 80038c0:	095b      	lsrs	r3, r3, #5
 80038c2:	2164      	movs	r1, #100	@ 0x64
 80038c4:	fb01 f303 	mul.w	r3, r1, r3
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	00db      	lsls	r3, r3, #3
 80038cc:	3332      	adds	r3, #50	@ 0x32
 80038ce:	4a08      	ldr	r2, [pc, #32]	@ (80038f0 <UART_SetConfig+0x2d4>)
 80038d0:	fba2 2303 	umull	r2, r3, r2, r3
 80038d4:	095b      	lsrs	r3, r3, #5
 80038d6:	f003 0207 	and.w	r2, r3, #7
 80038da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4422      	add	r2, r4
 80038e2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80038e4:	e106      	b.n	8003af4 <UART_SetConfig+0x4d8>
 80038e6:	bf00      	nop
 80038e8:	40011000 	.word	0x40011000
 80038ec:	40011400 	.word	0x40011400
 80038f0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80038f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038f8:	2200      	movs	r2, #0
 80038fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80038fe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003902:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003906:	4642      	mov	r2, r8
 8003908:	464b      	mov	r3, r9
 800390a:	1891      	adds	r1, r2, r2
 800390c:	6239      	str	r1, [r7, #32]
 800390e:	415b      	adcs	r3, r3
 8003910:	627b      	str	r3, [r7, #36]	@ 0x24
 8003912:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003916:	4641      	mov	r1, r8
 8003918:	1854      	adds	r4, r2, r1
 800391a:	4649      	mov	r1, r9
 800391c:	eb43 0501 	adc.w	r5, r3, r1
 8003920:	f04f 0200 	mov.w	r2, #0
 8003924:	f04f 0300 	mov.w	r3, #0
 8003928:	00eb      	lsls	r3, r5, #3
 800392a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800392e:	00e2      	lsls	r2, r4, #3
 8003930:	4614      	mov	r4, r2
 8003932:	461d      	mov	r5, r3
 8003934:	4643      	mov	r3, r8
 8003936:	18e3      	adds	r3, r4, r3
 8003938:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800393c:	464b      	mov	r3, r9
 800393e:	eb45 0303 	adc.w	r3, r5, r3
 8003942:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	2200      	movs	r2, #0
 800394e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003952:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003956:	f04f 0200 	mov.w	r2, #0
 800395a:	f04f 0300 	mov.w	r3, #0
 800395e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003962:	4629      	mov	r1, r5
 8003964:	008b      	lsls	r3, r1, #2
 8003966:	4621      	mov	r1, r4
 8003968:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800396c:	4621      	mov	r1, r4
 800396e:	008a      	lsls	r2, r1, #2
 8003970:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003974:	f7fc fc84 	bl	8000280 <__aeabi_uldivmod>
 8003978:	4602      	mov	r2, r0
 800397a:	460b      	mov	r3, r1
 800397c:	4b60      	ldr	r3, [pc, #384]	@ (8003b00 <UART_SetConfig+0x4e4>)
 800397e:	fba3 2302 	umull	r2, r3, r3, r2
 8003982:	095b      	lsrs	r3, r3, #5
 8003984:	011c      	lsls	r4, r3, #4
 8003986:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800398a:	2200      	movs	r2, #0
 800398c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003990:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003994:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003998:	4642      	mov	r2, r8
 800399a:	464b      	mov	r3, r9
 800399c:	1891      	adds	r1, r2, r2
 800399e:	61b9      	str	r1, [r7, #24]
 80039a0:	415b      	adcs	r3, r3
 80039a2:	61fb      	str	r3, [r7, #28]
 80039a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039a8:	4641      	mov	r1, r8
 80039aa:	1851      	adds	r1, r2, r1
 80039ac:	6139      	str	r1, [r7, #16]
 80039ae:	4649      	mov	r1, r9
 80039b0:	414b      	adcs	r3, r1
 80039b2:	617b      	str	r3, [r7, #20]
 80039b4:	f04f 0200 	mov.w	r2, #0
 80039b8:	f04f 0300 	mov.w	r3, #0
 80039bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80039c0:	4659      	mov	r1, fp
 80039c2:	00cb      	lsls	r3, r1, #3
 80039c4:	4651      	mov	r1, sl
 80039c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039ca:	4651      	mov	r1, sl
 80039cc:	00ca      	lsls	r2, r1, #3
 80039ce:	4610      	mov	r0, r2
 80039d0:	4619      	mov	r1, r3
 80039d2:	4603      	mov	r3, r0
 80039d4:	4642      	mov	r2, r8
 80039d6:	189b      	adds	r3, r3, r2
 80039d8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80039dc:	464b      	mov	r3, r9
 80039de:	460a      	mov	r2, r1
 80039e0:	eb42 0303 	adc.w	r3, r2, r3
 80039e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80039e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80039f2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80039f4:	f04f 0200 	mov.w	r2, #0
 80039f8:	f04f 0300 	mov.w	r3, #0
 80039fc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003a00:	4649      	mov	r1, r9
 8003a02:	008b      	lsls	r3, r1, #2
 8003a04:	4641      	mov	r1, r8
 8003a06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a0a:	4641      	mov	r1, r8
 8003a0c:	008a      	lsls	r2, r1, #2
 8003a0e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003a12:	f7fc fc35 	bl	8000280 <__aeabi_uldivmod>
 8003a16:	4602      	mov	r2, r0
 8003a18:	460b      	mov	r3, r1
 8003a1a:	4611      	mov	r1, r2
 8003a1c:	4b38      	ldr	r3, [pc, #224]	@ (8003b00 <UART_SetConfig+0x4e4>)
 8003a1e:	fba3 2301 	umull	r2, r3, r3, r1
 8003a22:	095b      	lsrs	r3, r3, #5
 8003a24:	2264      	movs	r2, #100	@ 0x64
 8003a26:	fb02 f303 	mul.w	r3, r2, r3
 8003a2a:	1acb      	subs	r3, r1, r3
 8003a2c:	011b      	lsls	r3, r3, #4
 8003a2e:	3332      	adds	r3, #50	@ 0x32
 8003a30:	4a33      	ldr	r2, [pc, #204]	@ (8003b00 <UART_SetConfig+0x4e4>)
 8003a32:	fba2 2303 	umull	r2, r3, r2, r3
 8003a36:	095b      	lsrs	r3, r3, #5
 8003a38:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a3c:	441c      	add	r4, r3
 8003a3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a42:	2200      	movs	r2, #0
 8003a44:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a46:	677a      	str	r2, [r7, #116]	@ 0x74
 8003a48:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003a4c:	4642      	mov	r2, r8
 8003a4e:	464b      	mov	r3, r9
 8003a50:	1891      	adds	r1, r2, r2
 8003a52:	60b9      	str	r1, [r7, #8]
 8003a54:	415b      	adcs	r3, r3
 8003a56:	60fb      	str	r3, [r7, #12]
 8003a58:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a5c:	4641      	mov	r1, r8
 8003a5e:	1851      	adds	r1, r2, r1
 8003a60:	6039      	str	r1, [r7, #0]
 8003a62:	4649      	mov	r1, r9
 8003a64:	414b      	adcs	r3, r1
 8003a66:	607b      	str	r3, [r7, #4]
 8003a68:	f04f 0200 	mov.w	r2, #0
 8003a6c:	f04f 0300 	mov.w	r3, #0
 8003a70:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003a74:	4659      	mov	r1, fp
 8003a76:	00cb      	lsls	r3, r1, #3
 8003a78:	4651      	mov	r1, sl
 8003a7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a7e:	4651      	mov	r1, sl
 8003a80:	00ca      	lsls	r2, r1, #3
 8003a82:	4610      	mov	r0, r2
 8003a84:	4619      	mov	r1, r3
 8003a86:	4603      	mov	r3, r0
 8003a88:	4642      	mov	r2, r8
 8003a8a:	189b      	adds	r3, r3, r2
 8003a8c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003a8e:	464b      	mov	r3, r9
 8003a90:	460a      	mov	r2, r1
 8003a92:	eb42 0303 	adc.w	r3, r2, r3
 8003a96:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003a98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	663b      	str	r3, [r7, #96]	@ 0x60
 8003aa2:	667a      	str	r2, [r7, #100]	@ 0x64
 8003aa4:	f04f 0200 	mov.w	r2, #0
 8003aa8:	f04f 0300 	mov.w	r3, #0
 8003aac:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003ab0:	4649      	mov	r1, r9
 8003ab2:	008b      	lsls	r3, r1, #2
 8003ab4:	4641      	mov	r1, r8
 8003ab6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003aba:	4641      	mov	r1, r8
 8003abc:	008a      	lsls	r2, r1, #2
 8003abe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003ac2:	f7fc fbdd 	bl	8000280 <__aeabi_uldivmod>
 8003ac6:	4602      	mov	r2, r0
 8003ac8:	460b      	mov	r3, r1
 8003aca:	4b0d      	ldr	r3, [pc, #52]	@ (8003b00 <UART_SetConfig+0x4e4>)
 8003acc:	fba3 1302 	umull	r1, r3, r3, r2
 8003ad0:	095b      	lsrs	r3, r3, #5
 8003ad2:	2164      	movs	r1, #100	@ 0x64
 8003ad4:	fb01 f303 	mul.w	r3, r1, r3
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	011b      	lsls	r3, r3, #4
 8003adc:	3332      	adds	r3, #50	@ 0x32
 8003ade:	4a08      	ldr	r2, [pc, #32]	@ (8003b00 <UART_SetConfig+0x4e4>)
 8003ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ae4:	095b      	lsrs	r3, r3, #5
 8003ae6:	f003 020f 	and.w	r2, r3, #15
 8003aea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4422      	add	r2, r4
 8003af2:	609a      	str	r2, [r3, #8]
}
 8003af4:	bf00      	nop
 8003af6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003afa:	46bd      	mov	sp, r7
 8003afc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b00:	51eb851f 	.word	0x51eb851f

08003b04 <std>:
 8003b04:	2300      	movs	r3, #0
 8003b06:	b510      	push	{r4, lr}
 8003b08:	4604      	mov	r4, r0
 8003b0a:	e9c0 3300 	strd	r3, r3, [r0]
 8003b0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003b12:	6083      	str	r3, [r0, #8]
 8003b14:	8181      	strh	r1, [r0, #12]
 8003b16:	6643      	str	r3, [r0, #100]	@ 0x64
 8003b18:	81c2      	strh	r2, [r0, #14]
 8003b1a:	6183      	str	r3, [r0, #24]
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	2208      	movs	r2, #8
 8003b20:	305c      	adds	r0, #92	@ 0x5c
 8003b22:	f000 fa15 	bl	8003f50 <memset>
 8003b26:	4b0d      	ldr	r3, [pc, #52]	@ (8003b5c <std+0x58>)
 8003b28:	6263      	str	r3, [r4, #36]	@ 0x24
 8003b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8003b60 <std+0x5c>)
 8003b2c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8003b64 <std+0x60>)
 8003b30:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003b32:	4b0d      	ldr	r3, [pc, #52]	@ (8003b68 <std+0x64>)
 8003b34:	6323      	str	r3, [r4, #48]	@ 0x30
 8003b36:	4b0d      	ldr	r3, [pc, #52]	@ (8003b6c <std+0x68>)
 8003b38:	6224      	str	r4, [r4, #32]
 8003b3a:	429c      	cmp	r4, r3
 8003b3c:	d006      	beq.n	8003b4c <std+0x48>
 8003b3e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003b42:	4294      	cmp	r4, r2
 8003b44:	d002      	beq.n	8003b4c <std+0x48>
 8003b46:	33d0      	adds	r3, #208	@ 0xd0
 8003b48:	429c      	cmp	r4, r3
 8003b4a:	d105      	bne.n	8003b58 <std+0x54>
 8003b4c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003b50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b54:	f000 ba86 	b.w	8004064 <__retarget_lock_init_recursive>
 8003b58:	bd10      	pop	{r4, pc}
 8003b5a:	bf00      	nop
 8003b5c:	08003d9d 	.word	0x08003d9d
 8003b60:	08003dc3 	.word	0x08003dc3
 8003b64:	08003dfb 	.word	0x08003dfb
 8003b68:	08003e1f 	.word	0x08003e1f
 8003b6c:	200000f4 	.word	0x200000f4

08003b70 <stdio_exit_handler>:
 8003b70:	4a02      	ldr	r2, [pc, #8]	@ (8003b7c <stdio_exit_handler+0xc>)
 8003b72:	4903      	ldr	r1, [pc, #12]	@ (8003b80 <stdio_exit_handler+0x10>)
 8003b74:	4803      	ldr	r0, [pc, #12]	@ (8003b84 <stdio_exit_handler+0x14>)
 8003b76:	f000 b869 	b.w	8003c4c <_fwalk_sglue>
 8003b7a:	bf00      	nop
 8003b7c:	2000002c 	.word	0x2000002c
 8003b80:	080049bd 	.word	0x080049bd
 8003b84:	2000003c 	.word	0x2000003c

08003b88 <cleanup_stdio>:
 8003b88:	6841      	ldr	r1, [r0, #4]
 8003b8a:	4b0c      	ldr	r3, [pc, #48]	@ (8003bbc <cleanup_stdio+0x34>)
 8003b8c:	4299      	cmp	r1, r3
 8003b8e:	b510      	push	{r4, lr}
 8003b90:	4604      	mov	r4, r0
 8003b92:	d001      	beq.n	8003b98 <cleanup_stdio+0x10>
 8003b94:	f000 ff12 	bl	80049bc <_fflush_r>
 8003b98:	68a1      	ldr	r1, [r4, #8]
 8003b9a:	4b09      	ldr	r3, [pc, #36]	@ (8003bc0 <cleanup_stdio+0x38>)
 8003b9c:	4299      	cmp	r1, r3
 8003b9e:	d002      	beq.n	8003ba6 <cleanup_stdio+0x1e>
 8003ba0:	4620      	mov	r0, r4
 8003ba2:	f000 ff0b 	bl	80049bc <_fflush_r>
 8003ba6:	68e1      	ldr	r1, [r4, #12]
 8003ba8:	4b06      	ldr	r3, [pc, #24]	@ (8003bc4 <cleanup_stdio+0x3c>)
 8003baa:	4299      	cmp	r1, r3
 8003bac:	d004      	beq.n	8003bb8 <cleanup_stdio+0x30>
 8003bae:	4620      	mov	r0, r4
 8003bb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bb4:	f000 bf02 	b.w	80049bc <_fflush_r>
 8003bb8:	bd10      	pop	{r4, pc}
 8003bba:	bf00      	nop
 8003bbc:	200000f4 	.word	0x200000f4
 8003bc0:	2000015c 	.word	0x2000015c
 8003bc4:	200001c4 	.word	0x200001c4

08003bc8 <global_stdio_init.part.0>:
 8003bc8:	b510      	push	{r4, lr}
 8003bca:	4b0b      	ldr	r3, [pc, #44]	@ (8003bf8 <global_stdio_init.part.0+0x30>)
 8003bcc:	4c0b      	ldr	r4, [pc, #44]	@ (8003bfc <global_stdio_init.part.0+0x34>)
 8003bce:	4a0c      	ldr	r2, [pc, #48]	@ (8003c00 <global_stdio_init.part.0+0x38>)
 8003bd0:	601a      	str	r2, [r3, #0]
 8003bd2:	4620      	mov	r0, r4
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	2104      	movs	r1, #4
 8003bd8:	f7ff ff94 	bl	8003b04 <std>
 8003bdc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003be0:	2201      	movs	r2, #1
 8003be2:	2109      	movs	r1, #9
 8003be4:	f7ff ff8e 	bl	8003b04 <std>
 8003be8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003bec:	2202      	movs	r2, #2
 8003bee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bf2:	2112      	movs	r1, #18
 8003bf4:	f7ff bf86 	b.w	8003b04 <std>
 8003bf8:	2000022c 	.word	0x2000022c
 8003bfc:	200000f4 	.word	0x200000f4
 8003c00:	08003b71 	.word	0x08003b71

08003c04 <__sfp_lock_acquire>:
 8003c04:	4801      	ldr	r0, [pc, #4]	@ (8003c0c <__sfp_lock_acquire+0x8>)
 8003c06:	f000 ba2e 	b.w	8004066 <__retarget_lock_acquire_recursive>
 8003c0a:	bf00      	nop
 8003c0c:	20000235 	.word	0x20000235

08003c10 <__sfp_lock_release>:
 8003c10:	4801      	ldr	r0, [pc, #4]	@ (8003c18 <__sfp_lock_release+0x8>)
 8003c12:	f000 ba29 	b.w	8004068 <__retarget_lock_release_recursive>
 8003c16:	bf00      	nop
 8003c18:	20000235 	.word	0x20000235

08003c1c <__sinit>:
 8003c1c:	b510      	push	{r4, lr}
 8003c1e:	4604      	mov	r4, r0
 8003c20:	f7ff fff0 	bl	8003c04 <__sfp_lock_acquire>
 8003c24:	6a23      	ldr	r3, [r4, #32]
 8003c26:	b11b      	cbz	r3, 8003c30 <__sinit+0x14>
 8003c28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c2c:	f7ff bff0 	b.w	8003c10 <__sfp_lock_release>
 8003c30:	4b04      	ldr	r3, [pc, #16]	@ (8003c44 <__sinit+0x28>)
 8003c32:	6223      	str	r3, [r4, #32]
 8003c34:	4b04      	ldr	r3, [pc, #16]	@ (8003c48 <__sinit+0x2c>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d1f5      	bne.n	8003c28 <__sinit+0xc>
 8003c3c:	f7ff ffc4 	bl	8003bc8 <global_stdio_init.part.0>
 8003c40:	e7f2      	b.n	8003c28 <__sinit+0xc>
 8003c42:	bf00      	nop
 8003c44:	08003b89 	.word	0x08003b89
 8003c48:	2000022c 	.word	0x2000022c

08003c4c <_fwalk_sglue>:
 8003c4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c50:	4607      	mov	r7, r0
 8003c52:	4688      	mov	r8, r1
 8003c54:	4614      	mov	r4, r2
 8003c56:	2600      	movs	r6, #0
 8003c58:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003c5c:	f1b9 0901 	subs.w	r9, r9, #1
 8003c60:	d505      	bpl.n	8003c6e <_fwalk_sglue+0x22>
 8003c62:	6824      	ldr	r4, [r4, #0]
 8003c64:	2c00      	cmp	r4, #0
 8003c66:	d1f7      	bne.n	8003c58 <_fwalk_sglue+0xc>
 8003c68:	4630      	mov	r0, r6
 8003c6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c6e:	89ab      	ldrh	r3, [r5, #12]
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d907      	bls.n	8003c84 <_fwalk_sglue+0x38>
 8003c74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003c78:	3301      	adds	r3, #1
 8003c7a:	d003      	beq.n	8003c84 <_fwalk_sglue+0x38>
 8003c7c:	4629      	mov	r1, r5
 8003c7e:	4638      	mov	r0, r7
 8003c80:	47c0      	blx	r8
 8003c82:	4306      	orrs	r6, r0
 8003c84:	3568      	adds	r5, #104	@ 0x68
 8003c86:	e7e9      	b.n	8003c5c <_fwalk_sglue+0x10>

08003c88 <_puts_r>:
 8003c88:	6a03      	ldr	r3, [r0, #32]
 8003c8a:	b570      	push	{r4, r5, r6, lr}
 8003c8c:	6884      	ldr	r4, [r0, #8]
 8003c8e:	4605      	mov	r5, r0
 8003c90:	460e      	mov	r6, r1
 8003c92:	b90b      	cbnz	r3, 8003c98 <_puts_r+0x10>
 8003c94:	f7ff ffc2 	bl	8003c1c <__sinit>
 8003c98:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003c9a:	07db      	lsls	r3, r3, #31
 8003c9c:	d405      	bmi.n	8003caa <_puts_r+0x22>
 8003c9e:	89a3      	ldrh	r3, [r4, #12]
 8003ca0:	0598      	lsls	r0, r3, #22
 8003ca2:	d402      	bmi.n	8003caa <_puts_r+0x22>
 8003ca4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003ca6:	f000 f9de 	bl	8004066 <__retarget_lock_acquire_recursive>
 8003caa:	89a3      	ldrh	r3, [r4, #12]
 8003cac:	0719      	lsls	r1, r3, #28
 8003cae:	d502      	bpl.n	8003cb6 <_puts_r+0x2e>
 8003cb0:	6923      	ldr	r3, [r4, #16]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d135      	bne.n	8003d22 <_puts_r+0x9a>
 8003cb6:	4621      	mov	r1, r4
 8003cb8:	4628      	mov	r0, r5
 8003cba:	f000 f8f3 	bl	8003ea4 <__swsetup_r>
 8003cbe:	b380      	cbz	r0, 8003d22 <_puts_r+0x9a>
 8003cc0:	f04f 35ff 	mov.w	r5, #4294967295
 8003cc4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003cc6:	07da      	lsls	r2, r3, #31
 8003cc8:	d405      	bmi.n	8003cd6 <_puts_r+0x4e>
 8003cca:	89a3      	ldrh	r3, [r4, #12]
 8003ccc:	059b      	lsls	r3, r3, #22
 8003cce:	d402      	bmi.n	8003cd6 <_puts_r+0x4e>
 8003cd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003cd2:	f000 f9c9 	bl	8004068 <__retarget_lock_release_recursive>
 8003cd6:	4628      	mov	r0, r5
 8003cd8:	bd70      	pop	{r4, r5, r6, pc}
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	da04      	bge.n	8003ce8 <_puts_r+0x60>
 8003cde:	69a2      	ldr	r2, [r4, #24]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	dc17      	bgt.n	8003d14 <_puts_r+0x8c>
 8003ce4:	290a      	cmp	r1, #10
 8003ce6:	d015      	beq.n	8003d14 <_puts_r+0x8c>
 8003ce8:	6823      	ldr	r3, [r4, #0]
 8003cea:	1c5a      	adds	r2, r3, #1
 8003cec:	6022      	str	r2, [r4, #0]
 8003cee:	7019      	strb	r1, [r3, #0]
 8003cf0:	68a3      	ldr	r3, [r4, #8]
 8003cf2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	60a3      	str	r3, [r4, #8]
 8003cfa:	2900      	cmp	r1, #0
 8003cfc:	d1ed      	bne.n	8003cda <_puts_r+0x52>
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	da11      	bge.n	8003d26 <_puts_r+0x9e>
 8003d02:	4622      	mov	r2, r4
 8003d04:	210a      	movs	r1, #10
 8003d06:	4628      	mov	r0, r5
 8003d08:	f000 f88d 	bl	8003e26 <__swbuf_r>
 8003d0c:	3001      	adds	r0, #1
 8003d0e:	d0d7      	beq.n	8003cc0 <_puts_r+0x38>
 8003d10:	250a      	movs	r5, #10
 8003d12:	e7d7      	b.n	8003cc4 <_puts_r+0x3c>
 8003d14:	4622      	mov	r2, r4
 8003d16:	4628      	mov	r0, r5
 8003d18:	f000 f885 	bl	8003e26 <__swbuf_r>
 8003d1c:	3001      	adds	r0, #1
 8003d1e:	d1e7      	bne.n	8003cf0 <_puts_r+0x68>
 8003d20:	e7ce      	b.n	8003cc0 <_puts_r+0x38>
 8003d22:	3e01      	subs	r6, #1
 8003d24:	e7e4      	b.n	8003cf0 <_puts_r+0x68>
 8003d26:	6823      	ldr	r3, [r4, #0]
 8003d28:	1c5a      	adds	r2, r3, #1
 8003d2a:	6022      	str	r2, [r4, #0]
 8003d2c:	220a      	movs	r2, #10
 8003d2e:	701a      	strb	r2, [r3, #0]
 8003d30:	e7ee      	b.n	8003d10 <_puts_r+0x88>
	...

08003d34 <puts>:
 8003d34:	4b02      	ldr	r3, [pc, #8]	@ (8003d40 <puts+0xc>)
 8003d36:	4601      	mov	r1, r0
 8003d38:	6818      	ldr	r0, [r3, #0]
 8003d3a:	f7ff bfa5 	b.w	8003c88 <_puts_r>
 8003d3e:	bf00      	nop
 8003d40:	20000038 	.word	0x20000038

08003d44 <siscanf>:
 8003d44:	b40e      	push	{r1, r2, r3}
 8003d46:	b570      	push	{r4, r5, r6, lr}
 8003d48:	b09d      	sub	sp, #116	@ 0x74
 8003d4a:	ac21      	add	r4, sp, #132	@ 0x84
 8003d4c:	2500      	movs	r5, #0
 8003d4e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8003d52:	f854 6b04 	ldr.w	r6, [r4], #4
 8003d56:	f8ad 2014 	strh.w	r2, [sp, #20]
 8003d5a:	951b      	str	r5, [sp, #108]	@ 0x6c
 8003d5c:	9002      	str	r0, [sp, #8]
 8003d5e:	9006      	str	r0, [sp, #24]
 8003d60:	f7fc fa36 	bl	80001d0 <strlen>
 8003d64:	4b0b      	ldr	r3, [pc, #44]	@ (8003d94 <siscanf+0x50>)
 8003d66:	9003      	str	r0, [sp, #12]
 8003d68:	9007      	str	r0, [sp, #28]
 8003d6a:	480b      	ldr	r0, [pc, #44]	@ (8003d98 <siscanf+0x54>)
 8003d6c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003d6e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003d72:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003d76:	4632      	mov	r2, r6
 8003d78:	4623      	mov	r3, r4
 8003d7a:	a902      	add	r1, sp, #8
 8003d7c:	6800      	ldr	r0, [r0, #0]
 8003d7e:	950f      	str	r5, [sp, #60]	@ 0x3c
 8003d80:	9514      	str	r5, [sp, #80]	@ 0x50
 8003d82:	9401      	str	r4, [sp, #4]
 8003d84:	f000 fad2 	bl	800432c <__ssvfiscanf_r>
 8003d88:	b01d      	add	sp, #116	@ 0x74
 8003d8a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003d8e:	b003      	add	sp, #12
 8003d90:	4770      	bx	lr
 8003d92:	bf00      	nop
 8003d94:	08003dbf 	.word	0x08003dbf
 8003d98:	20000038 	.word	0x20000038

08003d9c <__sread>:
 8003d9c:	b510      	push	{r4, lr}
 8003d9e:	460c      	mov	r4, r1
 8003da0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003da4:	f000 f910 	bl	8003fc8 <_read_r>
 8003da8:	2800      	cmp	r0, #0
 8003daa:	bfab      	itete	ge
 8003dac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003dae:	89a3      	ldrhlt	r3, [r4, #12]
 8003db0:	181b      	addge	r3, r3, r0
 8003db2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003db6:	bfac      	ite	ge
 8003db8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003dba:	81a3      	strhlt	r3, [r4, #12]
 8003dbc:	bd10      	pop	{r4, pc}

08003dbe <__seofread>:
 8003dbe:	2000      	movs	r0, #0
 8003dc0:	4770      	bx	lr

08003dc2 <__swrite>:
 8003dc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003dc6:	461f      	mov	r7, r3
 8003dc8:	898b      	ldrh	r3, [r1, #12]
 8003dca:	05db      	lsls	r3, r3, #23
 8003dcc:	4605      	mov	r5, r0
 8003dce:	460c      	mov	r4, r1
 8003dd0:	4616      	mov	r6, r2
 8003dd2:	d505      	bpl.n	8003de0 <__swrite+0x1e>
 8003dd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003dd8:	2302      	movs	r3, #2
 8003dda:	2200      	movs	r2, #0
 8003ddc:	f000 f8e2 	bl	8003fa4 <_lseek_r>
 8003de0:	89a3      	ldrh	r3, [r4, #12]
 8003de2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003de6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003dea:	81a3      	strh	r3, [r4, #12]
 8003dec:	4632      	mov	r2, r6
 8003dee:	463b      	mov	r3, r7
 8003df0:	4628      	mov	r0, r5
 8003df2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003df6:	f000 b8f9 	b.w	8003fec <_write_r>

08003dfa <__sseek>:
 8003dfa:	b510      	push	{r4, lr}
 8003dfc:	460c      	mov	r4, r1
 8003dfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e02:	f000 f8cf 	bl	8003fa4 <_lseek_r>
 8003e06:	1c43      	adds	r3, r0, #1
 8003e08:	89a3      	ldrh	r3, [r4, #12]
 8003e0a:	bf15      	itete	ne
 8003e0c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003e0e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003e12:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003e16:	81a3      	strheq	r3, [r4, #12]
 8003e18:	bf18      	it	ne
 8003e1a:	81a3      	strhne	r3, [r4, #12]
 8003e1c:	bd10      	pop	{r4, pc}

08003e1e <__sclose>:
 8003e1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e22:	f000 b8af 	b.w	8003f84 <_close_r>

08003e26 <__swbuf_r>:
 8003e26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e28:	460e      	mov	r6, r1
 8003e2a:	4614      	mov	r4, r2
 8003e2c:	4605      	mov	r5, r0
 8003e2e:	b118      	cbz	r0, 8003e38 <__swbuf_r+0x12>
 8003e30:	6a03      	ldr	r3, [r0, #32]
 8003e32:	b90b      	cbnz	r3, 8003e38 <__swbuf_r+0x12>
 8003e34:	f7ff fef2 	bl	8003c1c <__sinit>
 8003e38:	69a3      	ldr	r3, [r4, #24]
 8003e3a:	60a3      	str	r3, [r4, #8]
 8003e3c:	89a3      	ldrh	r3, [r4, #12]
 8003e3e:	071a      	lsls	r2, r3, #28
 8003e40:	d501      	bpl.n	8003e46 <__swbuf_r+0x20>
 8003e42:	6923      	ldr	r3, [r4, #16]
 8003e44:	b943      	cbnz	r3, 8003e58 <__swbuf_r+0x32>
 8003e46:	4621      	mov	r1, r4
 8003e48:	4628      	mov	r0, r5
 8003e4a:	f000 f82b 	bl	8003ea4 <__swsetup_r>
 8003e4e:	b118      	cbz	r0, 8003e58 <__swbuf_r+0x32>
 8003e50:	f04f 37ff 	mov.w	r7, #4294967295
 8003e54:	4638      	mov	r0, r7
 8003e56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e58:	6823      	ldr	r3, [r4, #0]
 8003e5a:	6922      	ldr	r2, [r4, #16]
 8003e5c:	1a98      	subs	r0, r3, r2
 8003e5e:	6963      	ldr	r3, [r4, #20]
 8003e60:	b2f6      	uxtb	r6, r6
 8003e62:	4283      	cmp	r3, r0
 8003e64:	4637      	mov	r7, r6
 8003e66:	dc05      	bgt.n	8003e74 <__swbuf_r+0x4e>
 8003e68:	4621      	mov	r1, r4
 8003e6a:	4628      	mov	r0, r5
 8003e6c:	f000 fda6 	bl	80049bc <_fflush_r>
 8003e70:	2800      	cmp	r0, #0
 8003e72:	d1ed      	bne.n	8003e50 <__swbuf_r+0x2a>
 8003e74:	68a3      	ldr	r3, [r4, #8]
 8003e76:	3b01      	subs	r3, #1
 8003e78:	60a3      	str	r3, [r4, #8]
 8003e7a:	6823      	ldr	r3, [r4, #0]
 8003e7c:	1c5a      	adds	r2, r3, #1
 8003e7e:	6022      	str	r2, [r4, #0]
 8003e80:	701e      	strb	r6, [r3, #0]
 8003e82:	6962      	ldr	r2, [r4, #20]
 8003e84:	1c43      	adds	r3, r0, #1
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d004      	beq.n	8003e94 <__swbuf_r+0x6e>
 8003e8a:	89a3      	ldrh	r3, [r4, #12]
 8003e8c:	07db      	lsls	r3, r3, #31
 8003e8e:	d5e1      	bpl.n	8003e54 <__swbuf_r+0x2e>
 8003e90:	2e0a      	cmp	r6, #10
 8003e92:	d1df      	bne.n	8003e54 <__swbuf_r+0x2e>
 8003e94:	4621      	mov	r1, r4
 8003e96:	4628      	mov	r0, r5
 8003e98:	f000 fd90 	bl	80049bc <_fflush_r>
 8003e9c:	2800      	cmp	r0, #0
 8003e9e:	d0d9      	beq.n	8003e54 <__swbuf_r+0x2e>
 8003ea0:	e7d6      	b.n	8003e50 <__swbuf_r+0x2a>
	...

08003ea4 <__swsetup_r>:
 8003ea4:	b538      	push	{r3, r4, r5, lr}
 8003ea6:	4b29      	ldr	r3, [pc, #164]	@ (8003f4c <__swsetup_r+0xa8>)
 8003ea8:	4605      	mov	r5, r0
 8003eaa:	6818      	ldr	r0, [r3, #0]
 8003eac:	460c      	mov	r4, r1
 8003eae:	b118      	cbz	r0, 8003eb8 <__swsetup_r+0x14>
 8003eb0:	6a03      	ldr	r3, [r0, #32]
 8003eb2:	b90b      	cbnz	r3, 8003eb8 <__swsetup_r+0x14>
 8003eb4:	f7ff feb2 	bl	8003c1c <__sinit>
 8003eb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ebc:	0719      	lsls	r1, r3, #28
 8003ebe:	d422      	bmi.n	8003f06 <__swsetup_r+0x62>
 8003ec0:	06da      	lsls	r2, r3, #27
 8003ec2:	d407      	bmi.n	8003ed4 <__swsetup_r+0x30>
 8003ec4:	2209      	movs	r2, #9
 8003ec6:	602a      	str	r2, [r5, #0]
 8003ec8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ecc:	81a3      	strh	r3, [r4, #12]
 8003ece:	f04f 30ff 	mov.w	r0, #4294967295
 8003ed2:	e033      	b.n	8003f3c <__swsetup_r+0x98>
 8003ed4:	0758      	lsls	r0, r3, #29
 8003ed6:	d512      	bpl.n	8003efe <__swsetup_r+0x5a>
 8003ed8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003eda:	b141      	cbz	r1, 8003eee <__swsetup_r+0x4a>
 8003edc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003ee0:	4299      	cmp	r1, r3
 8003ee2:	d002      	beq.n	8003eea <__swsetup_r+0x46>
 8003ee4:	4628      	mov	r0, r5
 8003ee6:	f000 f8cf 	bl	8004088 <_free_r>
 8003eea:	2300      	movs	r3, #0
 8003eec:	6363      	str	r3, [r4, #52]	@ 0x34
 8003eee:	89a3      	ldrh	r3, [r4, #12]
 8003ef0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003ef4:	81a3      	strh	r3, [r4, #12]
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	6063      	str	r3, [r4, #4]
 8003efa:	6923      	ldr	r3, [r4, #16]
 8003efc:	6023      	str	r3, [r4, #0]
 8003efe:	89a3      	ldrh	r3, [r4, #12]
 8003f00:	f043 0308 	orr.w	r3, r3, #8
 8003f04:	81a3      	strh	r3, [r4, #12]
 8003f06:	6923      	ldr	r3, [r4, #16]
 8003f08:	b94b      	cbnz	r3, 8003f1e <__swsetup_r+0x7a>
 8003f0a:	89a3      	ldrh	r3, [r4, #12]
 8003f0c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003f10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f14:	d003      	beq.n	8003f1e <__swsetup_r+0x7a>
 8003f16:	4621      	mov	r1, r4
 8003f18:	4628      	mov	r0, r5
 8003f1a:	f000 fd9d 	bl	8004a58 <__smakebuf_r>
 8003f1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f22:	f013 0201 	ands.w	r2, r3, #1
 8003f26:	d00a      	beq.n	8003f3e <__swsetup_r+0x9a>
 8003f28:	2200      	movs	r2, #0
 8003f2a:	60a2      	str	r2, [r4, #8]
 8003f2c:	6962      	ldr	r2, [r4, #20]
 8003f2e:	4252      	negs	r2, r2
 8003f30:	61a2      	str	r2, [r4, #24]
 8003f32:	6922      	ldr	r2, [r4, #16]
 8003f34:	b942      	cbnz	r2, 8003f48 <__swsetup_r+0xa4>
 8003f36:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003f3a:	d1c5      	bne.n	8003ec8 <__swsetup_r+0x24>
 8003f3c:	bd38      	pop	{r3, r4, r5, pc}
 8003f3e:	0799      	lsls	r1, r3, #30
 8003f40:	bf58      	it	pl
 8003f42:	6962      	ldrpl	r2, [r4, #20]
 8003f44:	60a2      	str	r2, [r4, #8]
 8003f46:	e7f4      	b.n	8003f32 <__swsetup_r+0x8e>
 8003f48:	2000      	movs	r0, #0
 8003f4a:	e7f7      	b.n	8003f3c <__swsetup_r+0x98>
 8003f4c:	20000038 	.word	0x20000038

08003f50 <memset>:
 8003f50:	4402      	add	r2, r0
 8003f52:	4603      	mov	r3, r0
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d100      	bne.n	8003f5a <memset+0xa>
 8003f58:	4770      	bx	lr
 8003f5a:	f803 1b01 	strb.w	r1, [r3], #1
 8003f5e:	e7f9      	b.n	8003f54 <memset+0x4>

08003f60 <strncmp>:
 8003f60:	b510      	push	{r4, lr}
 8003f62:	b16a      	cbz	r2, 8003f80 <strncmp+0x20>
 8003f64:	3901      	subs	r1, #1
 8003f66:	1884      	adds	r4, r0, r2
 8003f68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003f6c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d103      	bne.n	8003f7c <strncmp+0x1c>
 8003f74:	42a0      	cmp	r0, r4
 8003f76:	d001      	beq.n	8003f7c <strncmp+0x1c>
 8003f78:	2a00      	cmp	r2, #0
 8003f7a:	d1f5      	bne.n	8003f68 <strncmp+0x8>
 8003f7c:	1ad0      	subs	r0, r2, r3
 8003f7e:	bd10      	pop	{r4, pc}
 8003f80:	4610      	mov	r0, r2
 8003f82:	e7fc      	b.n	8003f7e <strncmp+0x1e>

08003f84 <_close_r>:
 8003f84:	b538      	push	{r3, r4, r5, lr}
 8003f86:	4d06      	ldr	r5, [pc, #24]	@ (8003fa0 <_close_r+0x1c>)
 8003f88:	2300      	movs	r3, #0
 8003f8a:	4604      	mov	r4, r0
 8003f8c:	4608      	mov	r0, r1
 8003f8e:	602b      	str	r3, [r5, #0]
 8003f90:	f7fd f825 	bl	8000fde <_close>
 8003f94:	1c43      	adds	r3, r0, #1
 8003f96:	d102      	bne.n	8003f9e <_close_r+0x1a>
 8003f98:	682b      	ldr	r3, [r5, #0]
 8003f9a:	b103      	cbz	r3, 8003f9e <_close_r+0x1a>
 8003f9c:	6023      	str	r3, [r4, #0]
 8003f9e:	bd38      	pop	{r3, r4, r5, pc}
 8003fa0:	20000230 	.word	0x20000230

08003fa4 <_lseek_r>:
 8003fa4:	b538      	push	{r3, r4, r5, lr}
 8003fa6:	4d07      	ldr	r5, [pc, #28]	@ (8003fc4 <_lseek_r+0x20>)
 8003fa8:	4604      	mov	r4, r0
 8003faa:	4608      	mov	r0, r1
 8003fac:	4611      	mov	r1, r2
 8003fae:	2200      	movs	r2, #0
 8003fb0:	602a      	str	r2, [r5, #0]
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	f7fd f83a 	bl	800102c <_lseek>
 8003fb8:	1c43      	adds	r3, r0, #1
 8003fba:	d102      	bne.n	8003fc2 <_lseek_r+0x1e>
 8003fbc:	682b      	ldr	r3, [r5, #0]
 8003fbe:	b103      	cbz	r3, 8003fc2 <_lseek_r+0x1e>
 8003fc0:	6023      	str	r3, [r4, #0]
 8003fc2:	bd38      	pop	{r3, r4, r5, pc}
 8003fc4:	20000230 	.word	0x20000230

08003fc8 <_read_r>:
 8003fc8:	b538      	push	{r3, r4, r5, lr}
 8003fca:	4d07      	ldr	r5, [pc, #28]	@ (8003fe8 <_read_r+0x20>)
 8003fcc:	4604      	mov	r4, r0
 8003fce:	4608      	mov	r0, r1
 8003fd0:	4611      	mov	r1, r2
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	602a      	str	r2, [r5, #0]
 8003fd6:	461a      	mov	r2, r3
 8003fd8:	f7fc ffc8 	bl	8000f6c <_read>
 8003fdc:	1c43      	adds	r3, r0, #1
 8003fde:	d102      	bne.n	8003fe6 <_read_r+0x1e>
 8003fe0:	682b      	ldr	r3, [r5, #0]
 8003fe2:	b103      	cbz	r3, 8003fe6 <_read_r+0x1e>
 8003fe4:	6023      	str	r3, [r4, #0]
 8003fe6:	bd38      	pop	{r3, r4, r5, pc}
 8003fe8:	20000230 	.word	0x20000230

08003fec <_write_r>:
 8003fec:	b538      	push	{r3, r4, r5, lr}
 8003fee:	4d07      	ldr	r5, [pc, #28]	@ (800400c <_write_r+0x20>)
 8003ff0:	4604      	mov	r4, r0
 8003ff2:	4608      	mov	r0, r1
 8003ff4:	4611      	mov	r1, r2
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	602a      	str	r2, [r5, #0]
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	f7fc ffd3 	bl	8000fa6 <_write>
 8004000:	1c43      	adds	r3, r0, #1
 8004002:	d102      	bne.n	800400a <_write_r+0x1e>
 8004004:	682b      	ldr	r3, [r5, #0]
 8004006:	b103      	cbz	r3, 800400a <_write_r+0x1e>
 8004008:	6023      	str	r3, [r4, #0]
 800400a:	bd38      	pop	{r3, r4, r5, pc}
 800400c:	20000230 	.word	0x20000230

08004010 <__errno>:
 8004010:	4b01      	ldr	r3, [pc, #4]	@ (8004018 <__errno+0x8>)
 8004012:	6818      	ldr	r0, [r3, #0]
 8004014:	4770      	bx	lr
 8004016:	bf00      	nop
 8004018:	20000038 	.word	0x20000038

0800401c <__libc_init_array>:
 800401c:	b570      	push	{r4, r5, r6, lr}
 800401e:	4d0d      	ldr	r5, [pc, #52]	@ (8004054 <__libc_init_array+0x38>)
 8004020:	4c0d      	ldr	r4, [pc, #52]	@ (8004058 <__libc_init_array+0x3c>)
 8004022:	1b64      	subs	r4, r4, r5
 8004024:	10a4      	asrs	r4, r4, #2
 8004026:	2600      	movs	r6, #0
 8004028:	42a6      	cmp	r6, r4
 800402a:	d109      	bne.n	8004040 <__libc_init_array+0x24>
 800402c:	4d0b      	ldr	r5, [pc, #44]	@ (800405c <__libc_init_array+0x40>)
 800402e:	4c0c      	ldr	r4, [pc, #48]	@ (8004060 <__libc_init_array+0x44>)
 8004030:	f000 ff16 	bl	8004e60 <_init>
 8004034:	1b64      	subs	r4, r4, r5
 8004036:	10a4      	asrs	r4, r4, #2
 8004038:	2600      	movs	r6, #0
 800403a:	42a6      	cmp	r6, r4
 800403c:	d105      	bne.n	800404a <__libc_init_array+0x2e>
 800403e:	bd70      	pop	{r4, r5, r6, pc}
 8004040:	f855 3b04 	ldr.w	r3, [r5], #4
 8004044:	4798      	blx	r3
 8004046:	3601      	adds	r6, #1
 8004048:	e7ee      	b.n	8004028 <__libc_init_array+0xc>
 800404a:	f855 3b04 	ldr.w	r3, [r5], #4
 800404e:	4798      	blx	r3
 8004050:	3601      	adds	r6, #1
 8004052:	e7f2      	b.n	800403a <__libc_init_array+0x1e>
 8004054:	08005018 	.word	0x08005018
 8004058:	08005018 	.word	0x08005018
 800405c:	08005018 	.word	0x08005018
 8004060:	0800501c 	.word	0x0800501c

08004064 <__retarget_lock_init_recursive>:
 8004064:	4770      	bx	lr

08004066 <__retarget_lock_acquire_recursive>:
 8004066:	4770      	bx	lr

08004068 <__retarget_lock_release_recursive>:
 8004068:	4770      	bx	lr

0800406a <memcpy>:
 800406a:	440a      	add	r2, r1
 800406c:	4291      	cmp	r1, r2
 800406e:	f100 33ff 	add.w	r3, r0, #4294967295
 8004072:	d100      	bne.n	8004076 <memcpy+0xc>
 8004074:	4770      	bx	lr
 8004076:	b510      	push	{r4, lr}
 8004078:	f811 4b01 	ldrb.w	r4, [r1], #1
 800407c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004080:	4291      	cmp	r1, r2
 8004082:	d1f9      	bne.n	8004078 <memcpy+0xe>
 8004084:	bd10      	pop	{r4, pc}
	...

08004088 <_free_r>:
 8004088:	b538      	push	{r3, r4, r5, lr}
 800408a:	4605      	mov	r5, r0
 800408c:	2900      	cmp	r1, #0
 800408e:	d041      	beq.n	8004114 <_free_r+0x8c>
 8004090:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004094:	1f0c      	subs	r4, r1, #4
 8004096:	2b00      	cmp	r3, #0
 8004098:	bfb8      	it	lt
 800409a:	18e4      	addlt	r4, r4, r3
 800409c:	f000 f8e0 	bl	8004260 <__malloc_lock>
 80040a0:	4a1d      	ldr	r2, [pc, #116]	@ (8004118 <_free_r+0x90>)
 80040a2:	6813      	ldr	r3, [r2, #0]
 80040a4:	b933      	cbnz	r3, 80040b4 <_free_r+0x2c>
 80040a6:	6063      	str	r3, [r4, #4]
 80040a8:	6014      	str	r4, [r2, #0]
 80040aa:	4628      	mov	r0, r5
 80040ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80040b0:	f000 b8dc 	b.w	800426c <__malloc_unlock>
 80040b4:	42a3      	cmp	r3, r4
 80040b6:	d908      	bls.n	80040ca <_free_r+0x42>
 80040b8:	6820      	ldr	r0, [r4, #0]
 80040ba:	1821      	adds	r1, r4, r0
 80040bc:	428b      	cmp	r3, r1
 80040be:	bf01      	itttt	eq
 80040c0:	6819      	ldreq	r1, [r3, #0]
 80040c2:	685b      	ldreq	r3, [r3, #4]
 80040c4:	1809      	addeq	r1, r1, r0
 80040c6:	6021      	streq	r1, [r4, #0]
 80040c8:	e7ed      	b.n	80040a6 <_free_r+0x1e>
 80040ca:	461a      	mov	r2, r3
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	b10b      	cbz	r3, 80040d4 <_free_r+0x4c>
 80040d0:	42a3      	cmp	r3, r4
 80040d2:	d9fa      	bls.n	80040ca <_free_r+0x42>
 80040d4:	6811      	ldr	r1, [r2, #0]
 80040d6:	1850      	adds	r0, r2, r1
 80040d8:	42a0      	cmp	r0, r4
 80040da:	d10b      	bne.n	80040f4 <_free_r+0x6c>
 80040dc:	6820      	ldr	r0, [r4, #0]
 80040de:	4401      	add	r1, r0
 80040e0:	1850      	adds	r0, r2, r1
 80040e2:	4283      	cmp	r3, r0
 80040e4:	6011      	str	r1, [r2, #0]
 80040e6:	d1e0      	bne.n	80040aa <_free_r+0x22>
 80040e8:	6818      	ldr	r0, [r3, #0]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	6053      	str	r3, [r2, #4]
 80040ee:	4408      	add	r0, r1
 80040f0:	6010      	str	r0, [r2, #0]
 80040f2:	e7da      	b.n	80040aa <_free_r+0x22>
 80040f4:	d902      	bls.n	80040fc <_free_r+0x74>
 80040f6:	230c      	movs	r3, #12
 80040f8:	602b      	str	r3, [r5, #0]
 80040fa:	e7d6      	b.n	80040aa <_free_r+0x22>
 80040fc:	6820      	ldr	r0, [r4, #0]
 80040fe:	1821      	adds	r1, r4, r0
 8004100:	428b      	cmp	r3, r1
 8004102:	bf04      	itt	eq
 8004104:	6819      	ldreq	r1, [r3, #0]
 8004106:	685b      	ldreq	r3, [r3, #4]
 8004108:	6063      	str	r3, [r4, #4]
 800410a:	bf04      	itt	eq
 800410c:	1809      	addeq	r1, r1, r0
 800410e:	6021      	streq	r1, [r4, #0]
 8004110:	6054      	str	r4, [r2, #4]
 8004112:	e7ca      	b.n	80040aa <_free_r+0x22>
 8004114:	bd38      	pop	{r3, r4, r5, pc}
 8004116:	bf00      	nop
 8004118:	2000023c 	.word	0x2000023c

0800411c <sbrk_aligned>:
 800411c:	b570      	push	{r4, r5, r6, lr}
 800411e:	4e0f      	ldr	r6, [pc, #60]	@ (800415c <sbrk_aligned+0x40>)
 8004120:	460c      	mov	r4, r1
 8004122:	6831      	ldr	r1, [r6, #0]
 8004124:	4605      	mov	r5, r0
 8004126:	b911      	cbnz	r1, 800412e <sbrk_aligned+0x12>
 8004128:	f000 fd68 	bl	8004bfc <_sbrk_r>
 800412c:	6030      	str	r0, [r6, #0]
 800412e:	4621      	mov	r1, r4
 8004130:	4628      	mov	r0, r5
 8004132:	f000 fd63 	bl	8004bfc <_sbrk_r>
 8004136:	1c43      	adds	r3, r0, #1
 8004138:	d103      	bne.n	8004142 <sbrk_aligned+0x26>
 800413a:	f04f 34ff 	mov.w	r4, #4294967295
 800413e:	4620      	mov	r0, r4
 8004140:	bd70      	pop	{r4, r5, r6, pc}
 8004142:	1cc4      	adds	r4, r0, #3
 8004144:	f024 0403 	bic.w	r4, r4, #3
 8004148:	42a0      	cmp	r0, r4
 800414a:	d0f8      	beq.n	800413e <sbrk_aligned+0x22>
 800414c:	1a21      	subs	r1, r4, r0
 800414e:	4628      	mov	r0, r5
 8004150:	f000 fd54 	bl	8004bfc <_sbrk_r>
 8004154:	3001      	adds	r0, #1
 8004156:	d1f2      	bne.n	800413e <sbrk_aligned+0x22>
 8004158:	e7ef      	b.n	800413a <sbrk_aligned+0x1e>
 800415a:	bf00      	nop
 800415c:	20000238 	.word	0x20000238

08004160 <_malloc_r>:
 8004160:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004164:	1ccd      	adds	r5, r1, #3
 8004166:	f025 0503 	bic.w	r5, r5, #3
 800416a:	3508      	adds	r5, #8
 800416c:	2d0c      	cmp	r5, #12
 800416e:	bf38      	it	cc
 8004170:	250c      	movcc	r5, #12
 8004172:	2d00      	cmp	r5, #0
 8004174:	4606      	mov	r6, r0
 8004176:	db01      	blt.n	800417c <_malloc_r+0x1c>
 8004178:	42a9      	cmp	r1, r5
 800417a:	d904      	bls.n	8004186 <_malloc_r+0x26>
 800417c:	230c      	movs	r3, #12
 800417e:	6033      	str	r3, [r6, #0]
 8004180:	2000      	movs	r0, #0
 8004182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004186:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800425c <_malloc_r+0xfc>
 800418a:	f000 f869 	bl	8004260 <__malloc_lock>
 800418e:	f8d8 3000 	ldr.w	r3, [r8]
 8004192:	461c      	mov	r4, r3
 8004194:	bb44      	cbnz	r4, 80041e8 <_malloc_r+0x88>
 8004196:	4629      	mov	r1, r5
 8004198:	4630      	mov	r0, r6
 800419a:	f7ff ffbf 	bl	800411c <sbrk_aligned>
 800419e:	1c43      	adds	r3, r0, #1
 80041a0:	4604      	mov	r4, r0
 80041a2:	d158      	bne.n	8004256 <_malloc_r+0xf6>
 80041a4:	f8d8 4000 	ldr.w	r4, [r8]
 80041a8:	4627      	mov	r7, r4
 80041aa:	2f00      	cmp	r7, #0
 80041ac:	d143      	bne.n	8004236 <_malloc_r+0xd6>
 80041ae:	2c00      	cmp	r4, #0
 80041b0:	d04b      	beq.n	800424a <_malloc_r+0xea>
 80041b2:	6823      	ldr	r3, [r4, #0]
 80041b4:	4639      	mov	r1, r7
 80041b6:	4630      	mov	r0, r6
 80041b8:	eb04 0903 	add.w	r9, r4, r3
 80041bc:	f000 fd1e 	bl	8004bfc <_sbrk_r>
 80041c0:	4581      	cmp	r9, r0
 80041c2:	d142      	bne.n	800424a <_malloc_r+0xea>
 80041c4:	6821      	ldr	r1, [r4, #0]
 80041c6:	1a6d      	subs	r5, r5, r1
 80041c8:	4629      	mov	r1, r5
 80041ca:	4630      	mov	r0, r6
 80041cc:	f7ff ffa6 	bl	800411c <sbrk_aligned>
 80041d0:	3001      	adds	r0, #1
 80041d2:	d03a      	beq.n	800424a <_malloc_r+0xea>
 80041d4:	6823      	ldr	r3, [r4, #0]
 80041d6:	442b      	add	r3, r5
 80041d8:	6023      	str	r3, [r4, #0]
 80041da:	f8d8 3000 	ldr.w	r3, [r8]
 80041de:	685a      	ldr	r2, [r3, #4]
 80041e0:	bb62      	cbnz	r2, 800423c <_malloc_r+0xdc>
 80041e2:	f8c8 7000 	str.w	r7, [r8]
 80041e6:	e00f      	b.n	8004208 <_malloc_r+0xa8>
 80041e8:	6822      	ldr	r2, [r4, #0]
 80041ea:	1b52      	subs	r2, r2, r5
 80041ec:	d420      	bmi.n	8004230 <_malloc_r+0xd0>
 80041ee:	2a0b      	cmp	r2, #11
 80041f0:	d917      	bls.n	8004222 <_malloc_r+0xc2>
 80041f2:	1961      	adds	r1, r4, r5
 80041f4:	42a3      	cmp	r3, r4
 80041f6:	6025      	str	r5, [r4, #0]
 80041f8:	bf18      	it	ne
 80041fa:	6059      	strne	r1, [r3, #4]
 80041fc:	6863      	ldr	r3, [r4, #4]
 80041fe:	bf08      	it	eq
 8004200:	f8c8 1000 	streq.w	r1, [r8]
 8004204:	5162      	str	r2, [r4, r5]
 8004206:	604b      	str	r3, [r1, #4]
 8004208:	4630      	mov	r0, r6
 800420a:	f000 f82f 	bl	800426c <__malloc_unlock>
 800420e:	f104 000b 	add.w	r0, r4, #11
 8004212:	1d23      	adds	r3, r4, #4
 8004214:	f020 0007 	bic.w	r0, r0, #7
 8004218:	1ac2      	subs	r2, r0, r3
 800421a:	bf1c      	itt	ne
 800421c:	1a1b      	subne	r3, r3, r0
 800421e:	50a3      	strne	r3, [r4, r2]
 8004220:	e7af      	b.n	8004182 <_malloc_r+0x22>
 8004222:	6862      	ldr	r2, [r4, #4]
 8004224:	42a3      	cmp	r3, r4
 8004226:	bf0c      	ite	eq
 8004228:	f8c8 2000 	streq.w	r2, [r8]
 800422c:	605a      	strne	r2, [r3, #4]
 800422e:	e7eb      	b.n	8004208 <_malloc_r+0xa8>
 8004230:	4623      	mov	r3, r4
 8004232:	6864      	ldr	r4, [r4, #4]
 8004234:	e7ae      	b.n	8004194 <_malloc_r+0x34>
 8004236:	463c      	mov	r4, r7
 8004238:	687f      	ldr	r7, [r7, #4]
 800423a:	e7b6      	b.n	80041aa <_malloc_r+0x4a>
 800423c:	461a      	mov	r2, r3
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	42a3      	cmp	r3, r4
 8004242:	d1fb      	bne.n	800423c <_malloc_r+0xdc>
 8004244:	2300      	movs	r3, #0
 8004246:	6053      	str	r3, [r2, #4]
 8004248:	e7de      	b.n	8004208 <_malloc_r+0xa8>
 800424a:	230c      	movs	r3, #12
 800424c:	6033      	str	r3, [r6, #0]
 800424e:	4630      	mov	r0, r6
 8004250:	f000 f80c 	bl	800426c <__malloc_unlock>
 8004254:	e794      	b.n	8004180 <_malloc_r+0x20>
 8004256:	6005      	str	r5, [r0, #0]
 8004258:	e7d6      	b.n	8004208 <_malloc_r+0xa8>
 800425a:	bf00      	nop
 800425c:	2000023c 	.word	0x2000023c

08004260 <__malloc_lock>:
 8004260:	4801      	ldr	r0, [pc, #4]	@ (8004268 <__malloc_lock+0x8>)
 8004262:	f7ff bf00 	b.w	8004066 <__retarget_lock_acquire_recursive>
 8004266:	bf00      	nop
 8004268:	20000234 	.word	0x20000234

0800426c <__malloc_unlock>:
 800426c:	4801      	ldr	r0, [pc, #4]	@ (8004274 <__malloc_unlock+0x8>)
 800426e:	f7ff befb 	b.w	8004068 <__retarget_lock_release_recursive>
 8004272:	bf00      	nop
 8004274:	20000234 	.word	0x20000234

08004278 <_sungetc_r>:
 8004278:	b538      	push	{r3, r4, r5, lr}
 800427a:	1c4b      	adds	r3, r1, #1
 800427c:	4614      	mov	r4, r2
 800427e:	d103      	bne.n	8004288 <_sungetc_r+0x10>
 8004280:	f04f 35ff 	mov.w	r5, #4294967295
 8004284:	4628      	mov	r0, r5
 8004286:	bd38      	pop	{r3, r4, r5, pc}
 8004288:	8993      	ldrh	r3, [r2, #12]
 800428a:	f023 0320 	bic.w	r3, r3, #32
 800428e:	8193      	strh	r3, [r2, #12]
 8004290:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004292:	6852      	ldr	r2, [r2, #4]
 8004294:	b2cd      	uxtb	r5, r1
 8004296:	b18b      	cbz	r3, 80042bc <_sungetc_r+0x44>
 8004298:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800429a:	4293      	cmp	r3, r2
 800429c:	dd08      	ble.n	80042b0 <_sungetc_r+0x38>
 800429e:	6823      	ldr	r3, [r4, #0]
 80042a0:	1e5a      	subs	r2, r3, #1
 80042a2:	6022      	str	r2, [r4, #0]
 80042a4:	f803 5c01 	strb.w	r5, [r3, #-1]
 80042a8:	6863      	ldr	r3, [r4, #4]
 80042aa:	3301      	adds	r3, #1
 80042ac:	6063      	str	r3, [r4, #4]
 80042ae:	e7e9      	b.n	8004284 <_sungetc_r+0xc>
 80042b0:	4621      	mov	r1, r4
 80042b2:	f000 fc46 	bl	8004b42 <__submore>
 80042b6:	2800      	cmp	r0, #0
 80042b8:	d0f1      	beq.n	800429e <_sungetc_r+0x26>
 80042ba:	e7e1      	b.n	8004280 <_sungetc_r+0x8>
 80042bc:	6921      	ldr	r1, [r4, #16]
 80042be:	6823      	ldr	r3, [r4, #0]
 80042c0:	b151      	cbz	r1, 80042d8 <_sungetc_r+0x60>
 80042c2:	4299      	cmp	r1, r3
 80042c4:	d208      	bcs.n	80042d8 <_sungetc_r+0x60>
 80042c6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80042ca:	42a9      	cmp	r1, r5
 80042cc:	d104      	bne.n	80042d8 <_sungetc_r+0x60>
 80042ce:	3b01      	subs	r3, #1
 80042d0:	3201      	adds	r2, #1
 80042d2:	6023      	str	r3, [r4, #0]
 80042d4:	6062      	str	r2, [r4, #4]
 80042d6:	e7d5      	b.n	8004284 <_sungetc_r+0xc>
 80042d8:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 80042dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80042e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80042e2:	2303      	movs	r3, #3
 80042e4:	63a3      	str	r3, [r4, #56]	@ 0x38
 80042e6:	4623      	mov	r3, r4
 80042e8:	f803 5f46 	strb.w	r5, [r3, #70]!
 80042ec:	6023      	str	r3, [r4, #0]
 80042ee:	2301      	movs	r3, #1
 80042f0:	e7dc      	b.n	80042ac <_sungetc_r+0x34>

080042f2 <__ssrefill_r>:
 80042f2:	b510      	push	{r4, lr}
 80042f4:	460c      	mov	r4, r1
 80042f6:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80042f8:	b169      	cbz	r1, 8004316 <__ssrefill_r+0x24>
 80042fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80042fe:	4299      	cmp	r1, r3
 8004300:	d001      	beq.n	8004306 <__ssrefill_r+0x14>
 8004302:	f7ff fec1 	bl	8004088 <_free_r>
 8004306:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004308:	6063      	str	r3, [r4, #4]
 800430a:	2000      	movs	r0, #0
 800430c:	6360      	str	r0, [r4, #52]	@ 0x34
 800430e:	b113      	cbz	r3, 8004316 <__ssrefill_r+0x24>
 8004310:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004312:	6023      	str	r3, [r4, #0]
 8004314:	bd10      	pop	{r4, pc}
 8004316:	6923      	ldr	r3, [r4, #16]
 8004318:	6023      	str	r3, [r4, #0]
 800431a:	2300      	movs	r3, #0
 800431c:	6063      	str	r3, [r4, #4]
 800431e:	89a3      	ldrh	r3, [r4, #12]
 8004320:	f043 0320 	orr.w	r3, r3, #32
 8004324:	81a3      	strh	r3, [r4, #12]
 8004326:	f04f 30ff 	mov.w	r0, #4294967295
 800432a:	e7f3      	b.n	8004314 <__ssrefill_r+0x22>

0800432c <__ssvfiscanf_r>:
 800432c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004330:	460c      	mov	r4, r1
 8004332:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8004336:	2100      	movs	r1, #0
 8004338:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800433c:	49a6      	ldr	r1, [pc, #664]	@ (80045d8 <__ssvfiscanf_r+0x2ac>)
 800433e:	91a0      	str	r1, [sp, #640]	@ 0x280
 8004340:	f10d 0804 	add.w	r8, sp, #4
 8004344:	49a5      	ldr	r1, [pc, #660]	@ (80045dc <__ssvfiscanf_r+0x2b0>)
 8004346:	4fa6      	ldr	r7, [pc, #664]	@ (80045e0 <__ssvfiscanf_r+0x2b4>)
 8004348:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800434c:	4606      	mov	r6, r0
 800434e:	91a1      	str	r1, [sp, #644]	@ 0x284
 8004350:	9300      	str	r3, [sp, #0]
 8004352:	f892 9000 	ldrb.w	r9, [r2]
 8004356:	f1b9 0f00 	cmp.w	r9, #0
 800435a:	f000 8158 	beq.w	800460e <__ssvfiscanf_r+0x2e2>
 800435e:	f817 3009 	ldrb.w	r3, [r7, r9]
 8004362:	f013 0308 	ands.w	r3, r3, #8
 8004366:	f102 0501 	add.w	r5, r2, #1
 800436a:	d019      	beq.n	80043a0 <__ssvfiscanf_r+0x74>
 800436c:	6863      	ldr	r3, [r4, #4]
 800436e:	2b00      	cmp	r3, #0
 8004370:	dd0f      	ble.n	8004392 <__ssvfiscanf_r+0x66>
 8004372:	6823      	ldr	r3, [r4, #0]
 8004374:	781a      	ldrb	r2, [r3, #0]
 8004376:	5cba      	ldrb	r2, [r7, r2]
 8004378:	0712      	lsls	r2, r2, #28
 800437a:	d401      	bmi.n	8004380 <__ssvfiscanf_r+0x54>
 800437c:	462a      	mov	r2, r5
 800437e:	e7e8      	b.n	8004352 <__ssvfiscanf_r+0x26>
 8004380:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8004382:	3201      	adds	r2, #1
 8004384:	9245      	str	r2, [sp, #276]	@ 0x114
 8004386:	6862      	ldr	r2, [r4, #4]
 8004388:	3301      	adds	r3, #1
 800438a:	3a01      	subs	r2, #1
 800438c:	6062      	str	r2, [r4, #4]
 800438e:	6023      	str	r3, [r4, #0]
 8004390:	e7ec      	b.n	800436c <__ssvfiscanf_r+0x40>
 8004392:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8004394:	4621      	mov	r1, r4
 8004396:	4630      	mov	r0, r6
 8004398:	4798      	blx	r3
 800439a:	2800      	cmp	r0, #0
 800439c:	d0e9      	beq.n	8004372 <__ssvfiscanf_r+0x46>
 800439e:	e7ed      	b.n	800437c <__ssvfiscanf_r+0x50>
 80043a0:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 80043a4:	f040 8085 	bne.w	80044b2 <__ssvfiscanf_r+0x186>
 80043a8:	9341      	str	r3, [sp, #260]	@ 0x104
 80043aa:	9343      	str	r3, [sp, #268]	@ 0x10c
 80043ac:	7853      	ldrb	r3, [r2, #1]
 80043ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80043b0:	bf02      	ittt	eq
 80043b2:	2310      	moveq	r3, #16
 80043b4:	1c95      	addeq	r5, r2, #2
 80043b6:	9341      	streq	r3, [sp, #260]	@ 0x104
 80043b8:	220a      	movs	r2, #10
 80043ba:	46aa      	mov	sl, r5
 80043bc:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80043c0:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80043c4:	2b09      	cmp	r3, #9
 80043c6:	d91e      	bls.n	8004406 <__ssvfiscanf_r+0xda>
 80043c8:	f8df b218 	ldr.w	fp, [pc, #536]	@ 80045e4 <__ssvfiscanf_r+0x2b8>
 80043cc:	2203      	movs	r2, #3
 80043ce:	4658      	mov	r0, fp
 80043d0:	f7fb ff06 	bl	80001e0 <memchr>
 80043d4:	b138      	cbz	r0, 80043e6 <__ssvfiscanf_r+0xba>
 80043d6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80043d8:	eba0 000b 	sub.w	r0, r0, fp
 80043dc:	2301      	movs	r3, #1
 80043de:	4083      	lsls	r3, r0
 80043e0:	4313      	orrs	r3, r2
 80043e2:	9341      	str	r3, [sp, #260]	@ 0x104
 80043e4:	4655      	mov	r5, sl
 80043e6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80043ea:	2b78      	cmp	r3, #120	@ 0x78
 80043ec:	d806      	bhi.n	80043fc <__ssvfiscanf_r+0xd0>
 80043ee:	2b57      	cmp	r3, #87	@ 0x57
 80043f0:	d810      	bhi.n	8004414 <__ssvfiscanf_r+0xe8>
 80043f2:	2b25      	cmp	r3, #37	@ 0x25
 80043f4:	d05d      	beq.n	80044b2 <__ssvfiscanf_r+0x186>
 80043f6:	d857      	bhi.n	80044a8 <__ssvfiscanf_r+0x17c>
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d075      	beq.n	80044e8 <__ssvfiscanf_r+0x1bc>
 80043fc:	2303      	movs	r3, #3
 80043fe:	9347      	str	r3, [sp, #284]	@ 0x11c
 8004400:	230a      	movs	r3, #10
 8004402:	9342      	str	r3, [sp, #264]	@ 0x108
 8004404:	e088      	b.n	8004518 <__ssvfiscanf_r+0x1ec>
 8004406:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8004408:	fb02 1103 	mla	r1, r2, r3, r1
 800440c:	3930      	subs	r1, #48	@ 0x30
 800440e:	9143      	str	r1, [sp, #268]	@ 0x10c
 8004410:	4655      	mov	r5, sl
 8004412:	e7d2      	b.n	80043ba <__ssvfiscanf_r+0x8e>
 8004414:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8004418:	2a20      	cmp	r2, #32
 800441a:	d8ef      	bhi.n	80043fc <__ssvfiscanf_r+0xd0>
 800441c:	a101      	add	r1, pc, #4	@ (adr r1, 8004424 <__ssvfiscanf_r+0xf8>)
 800441e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004422:	bf00      	nop
 8004424:	080044f7 	.word	0x080044f7
 8004428:	080043fd 	.word	0x080043fd
 800442c:	080043fd 	.word	0x080043fd
 8004430:	08004551 	.word	0x08004551
 8004434:	080043fd 	.word	0x080043fd
 8004438:	080043fd 	.word	0x080043fd
 800443c:	080043fd 	.word	0x080043fd
 8004440:	080043fd 	.word	0x080043fd
 8004444:	080043fd 	.word	0x080043fd
 8004448:	080043fd 	.word	0x080043fd
 800444c:	080043fd 	.word	0x080043fd
 8004450:	08004567 	.word	0x08004567
 8004454:	0800454d 	.word	0x0800454d
 8004458:	080044af 	.word	0x080044af
 800445c:	080044af 	.word	0x080044af
 8004460:	080044af 	.word	0x080044af
 8004464:	080043fd 	.word	0x080043fd
 8004468:	08004509 	.word	0x08004509
 800446c:	080043fd 	.word	0x080043fd
 8004470:	080043fd 	.word	0x080043fd
 8004474:	080043fd 	.word	0x080043fd
 8004478:	080043fd 	.word	0x080043fd
 800447c:	08004577 	.word	0x08004577
 8004480:	08004511 	.word	0x08004511
 8004484:	080044ef 	.word	0x080044ef
 8004488:	080043fd 	.word	0x080043fd
 800448c:	080043fd 	.word	0x080043fd
 8004490:	08004573 	.word	0x08004573
 8004494:	080043fd 	.word	0x080043fd
 8004498:	0800454d 	.word	0x0800454d
 800449c:	080043fd 	.word	0x080043fd
 80044a0:	080043fd 	.word	0x080043fd
 80044a4:	080044f7 	.word	0x080044f7
 80044a8:	3b45      	subs	r3, #69	@ 0x45
 80044aa:	2b02      	cmp	r3, #2
 80044ac:	d8a6      	bhi.n	80043fc <__ssvfiscanf_r+0xd0>
 80044ae:	2305      	movs	r3, #5
 80044b0:	e031      	b.n	8004516 <__ssvfiscanf_r+0x1ea>
 80044b2:	6863      	ldr	r3, [r4, #4]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	dd0d      	ble.n	80044d4 <__ssvfiscanf_r+0x1a8>
 80044b8:	6823      	ldr	r3, [r4, #0]
 80044ba:	781a      	ldrb	r2, [r3, #0]
 80044bc:	454a      	cmp	r2, r9
 80044be:	f040 80a6 	bne.w	800460e <__ssvfiscanf_r+0x2e2>
 80044c2:	3301      	adds	r3, #1
 80044c4:	6862      	ldr	r2, [r4, #4]
 80044c6:	6023      	str	r3, [r4, #0]
 80044c8:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80044ca:	3a01      	subs	r2, #1
 80044cc:	3301      	adds	r3, #1
 80044ce:	6062      	str	r2, [r4, #4]
 80044d0:	9345      	str	r3, [sp, #276]	@ 0x114
 80044d2:	e753      	b.n	800437c <__ssvfiscanf_r+0x50>
 80044d4:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80044d6:	4621      	mov	r1, r4
 80044d8:	4630      	mov	r0, r6
 80044da:	4798      	blx	r3
 80044dc:	2800      	cmp	r0, #0
 80044de:	d0eb      	beq.n	80044b8 <__ssvfiscanf_r+0x18c>
 80044e0:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80044e2:	2800      	cmp	r0, #0
 80044e4:	f040 808b 	bne.w	80045fe <__ssvfiscanf_r+0x2d2>
 80044e8:	f04f 30ff 	mov.w	r0, #4294967295
 80044ec:	e08b      	b.n	8004606 <__ssvfiscanf_r+0x2da>
 80044ee:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80044f0:	f042 0220 	orr.w	r2, r2, #32
 80044f4:	9241      	str	r2, [sp, #260]	@ 0x104
 80044f6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80044f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044fc:	9241      	str	r2, [sp, #260]	@ 0x104
 80044fe:	2210      	movs	r2, #16
 8004500:	2b6e      	cmp	r3, #110	@ 0x6e
 8004502:	9242      	str	r2, [sp, #264]	@ 0x108
 8004504:	d902      	bls.n	800450c <__ssvfiscanf_r+0x1e0>
 8004506:	e005      	b.n	8004514 <__ssvfiscanf_r+0x1e8>
 8004508:	2300      	movs	r3, #0
 800450a:	9342      	str	r3, [sp, #264]	@ 0x108
 800450c:	2303      	movs	r3, #3
 800450e:	e002      	b.n	8004516 <__ssvfiscanf_r+0x1ea>
 8004510:	2308      	movs	r3, #8
 8004512:	9342      	str	r3, [sp, #264]	@ 0x108
 8004514:	2304      	movs	r3, #4
 8004516:	9347      	str	r3, [sp, #284]	@ 0x11c
 8004518:	6863      	ldr	r3, [r4, #4]
 800451a:	2b00      	cmp	r3, #0
 800451c:	dd39      	ble.n	8004592 <__ssvfiscanf_r+0x266>
 800451e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8004520:	0659      	lsls	r1, r3, #25
 8004522:	d404      	bmi.n	800452e <__ssvfiscanf_r+0x202>
 8004524:	6823      	ldr	r3, [r4, #0]
 8004526:	781a      	ldrb	r2, [r3, #0]
 8004528:	5cba      	ldrb	r2, [r7, r2]
 800452a:	0712      	lsls	r2, r2, #28
 800452c:	d438      	bmi.n	80045a0 <__ssvfiscanf_r+0x274>
 800452e:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8004530:	2b02      	cmp	r3, #2
 8004532:	dc47      	bgt.n	80045c4 <__ssvfiscanf_r+0x298>
 8004534:	466b      	mov	r3, sp
 8004536:	4622      	mov	r2, r4
 8004538:	a941      	add	r1, sp, #260	@ 0x104
 800453a:	4630      	mov	r0, r6
 800453c:	f000 f86c 	bl	8004618 <_scanf_chars>
 8004540:	2801      	cmp	r0, #1
 8004542:	d064      	beq.n	800460e <__ssvfiscanf_r+0x2e2>
 8004544:	2802      	cmp	r0, #2
 8004546:	f47f af19 	bne.w	800437c <__ssvfiscanf_r+0x50>
 800454a:	e7c9      	b.n	80044e0 <__ssvfiscanf_r+0x1b4>
 800454c:	220a      	movs	r2, #10
 800454e:	e7d7      	b.n	8004500 <__ssvfiscanf_r+0x1d4>
 8004550:	4629      	mov	r1, r5
 8004552:	4640      	mov	r0, r8
 8004554:	f000 fabc 	bl	8004ad0 <__sccl>
 8004558:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800455a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800455e:	9341      	str	r3, [sp, #260]	@ 0x104
 8004560:	4605      	mov	r5, r0
 8004562:	2301      	movs	r3, #1
 8004564:	e7d7      	b.n	8004516 <__ssvfiscanf_r+0x1ea>
 8004566:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8004568:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800456c:	9341      	str	r3, [sp, #260]	@ 0x104
 800456e:	2300      	movs	r3, #0
 8004570:	e7d1      	b.n	8004516 <__ssvfiscanf_r+0x1ea>
 8004572:	2302      	movs	r3, #2
 8004574:	e7cf      	b.n	8004516 <__ssvfiscanf_r+0x1ea>
 8004576:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8004578:	06c3      	lsls	r3, r0, #27
 800457a:	f53f aeff 	bmi.w	800437c <__ssvfiscanf_r+0x50>
 800457e:	9b00      	ldr	r3, [sp, #0]
 8004580:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8004582:	1d19      	adds	r1, r3, #4
 8004584:	9100      	str	r1, [sp, #0]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	07c0      	lsls	r0, r0, #31
 800458a:	bf4c      	ite	mi
 800458c:	801a      	strhmi	r2, [r3, #0]
 800458e:	601a      	strpl	r2, [r3, #0]
 8004590:	e6f4      	b.n	800437c <__ssvfiscanf_r+0x50>
 8004592:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8004594:	4621      	mov	r1, r4
 8004596:	4630      	mov	r0, r6
 8004598:	4798      	blx	r3
 800459a:	2800      	cmp	r0, #0
 800459c:	d0bf      	beq.n	800451e <__ssvfiscanf_r+0x1f2>
 800459e:	e79f      	b.n	80044e0 <__ssvfiscanf_r+0x1b4>
 80045a0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80045a2:	3201      	adds	r2, #1
 80045a4:	9245      	str	r2, [sp, #276]	@ 0x114
 80045a6:	6862      	ldr	r2, [r4, #4]
 80045a8:	3a01      	subs	r2, #1
 80045aa:	2a00      	cmp	r2, #0
 80045ac:	6062      	str	r2, [r4, #4]
 80045ae:	dd02      	ble.n	80045b6 <__ssvfiscanf_r+0x28a>
 80045b0:	3301      	adds	r3, #1
 80045b2:	6023      	str	r3, [r4, #0]
 80045b4:	e7b6      	b.n	8004524 <__ssvfiscanf_r+0x1f8>
 80045b6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80045b8:	4621      	mov	r1, r4
 80045ba:	4630      	mov	r0, r6
 80045bc:	4798      	blx	r3
 80045be:	2800      	cmp	r0, #0
 80045c0:	d0b0      	beq.n	8004524 <__ssvfiscanf_r+0x1f8>
 80045c2:	e78d      	b.n	80044e0 <__ssvfiscanf_r+0x1b4>
 80045c4:	2b04      	cmp	r3, #4
 80045c6:	dc0f      	bgt.n	80045e8 <__ssvfiscanf_r+0x2bc>
 80045c8:	466b      	mov	r3, sp
 80045ca:	4622      	mov	r2, r4
 80045cc:	a941      	add	r1, sp, #260	@ 0x104
 80045ce:	4630      	mov	r0, r6
 80045d0:	f000 f87c 	bl	80046cc <_scanf_i>
 80045d4:	e7b4      	b.n	8004540 <__ssvfiscanf_r+0x214>
 80045d6:	bf00      	nop
 80045d8:	08004279 	.word	0x08004279
 80045dc:	080042f3 	.word	0x080042f3
 80045e0:	08004f10 	.word	0x08004f10
 80045e4:	08004ef0 	.word	0x08004ef0
 80045e8:	4b0a      	ldr	r3, [pc, #40]	@ (8004614 <__ssvfiscanf_r+0x2e8>)
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	f43f aec6 	beq.w	800437c <__ssvfiscanf_r+0x50>
 80045f0:	466b      	mov	r3, sp
 80045f2:	4622      	mov	r2, r4
 80045f4:	a941      	add	r1, sp, #260	@ 0x104
 80045f6:	4630      	mov	r0, r6
 80045f8:	f3af 8000 	nop.w
 80045fc:	e7a0      	b.n	8004540 <__ssvfiscanf_r+0x214>
 80045fe:	89a3      	ldrh	r3, [r4, #12]
 8004600:	065b      	lsls	r3, r3, #25
 8004602:	f53f af71 	bmi.w	80044e8 <__ssvfiscanf_r+0x1bc>
 8004606:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800460a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800460e:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8004610:	e7f9      	b.n	8004606 <__ssvfiscanf_r+0x2da>
 8004612:	bf00      	nop
 8004614:	00000000 	.word	0x00000000

08004618 <_scanf_chars>:
 8004618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800461c:	4615      	mov	r5, r2
 800461e:	688a      	ldr	r2, [r1, #8]
 8004620:	4680      	mov	r8, r0
 8004622:	460c      	mov	r4, r1
 8004624:	b932      	cbnz	r2, 8004634 <_scanf_chars+0x1c>
 8004626:	698a      	ldr	r2, [r1, #24]
 8004628:	2a00      	cmp	r2, #0
 800462a:	bf14      	ite	ne
 800462c:	f04f 32ff 	movne.w	r2, #4294967295
 8004630:	2201      	moveq	r2, #1
 8004632:	608a      	str	r2, [r1, #8]
 8004634:	6822      	ldr	r2, [r4, #0]
 8004636:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80046c8 <_scanf_chars+0xb0>
 800463a:	06d1      	lsls	r1, r2, #27
 800463c:	bf5f      	itttt	pl
 800463e:	681a      	ldrpl	r2, [r3, #0]
 8004640:	1d11      	addpl	r1, r2, #4
 8004642:	6019      	strpl	r1, [r3, #0]
 8004644:	6816      	ldrpl	r6, [r2, #0]
 8004646:	2700      	movs	r7, #0
 8004648:	69a0      	ldr	r0, [r4, #24]
 800464a:	b188      	cbz	r0, 8004670 <_scanf_chars+0x58>
 800464c:	2801      	cmp	r0, #1
 800464e:	d107      	bne.n	8004660 <_scanf_chars+0x48>
 8004650:	682b      	ldr	r3, [r5, #0]
 8004652:	781a      	ldrb	r2, [r3, #0]
 8004654:	6963      	ldr	r3, [r4, #20]
 8004656:	5c9b      	ldrb	r3, [r3, r2]
 8004658:	b953      	cbnz	r3, 8004670 <_scanf_chars+0x58>
 800465a:	2f00      	cmp	r7, #0
 800465c:	d031      	beq.n	80046c2 <_scanf_chars+0xaa>
 800465e:	e022      	b.n	80046a6 <_scanf_chars+0x8e>
 8004660:	2802      	cmp	r0, #2
 8004662:	d120      	bne.n	80046a6 <_scanf_chars+0x8e>
 8004664:	682b      	ldr	r3, [r5, #0]
 8004666:	781b      	ldrb	r3, [r3, #0]
 8004668:	f819 3003 	ldrb.w	r3, [r9, r3]
 800466c:	071b      	lsls	r3, r3, #28
 800466e:	d41a      	bmi.n	80046a6 <_scanf_chars+0x8e>
 8004670:	6823      	ldr	r3, [r4, #0]
 8004672:	06da      	lsls	r2, r3, #27
 8004674:	bf5e      	ittt	pl
 8004676:	682b      	ldrpl	r3, [r5, #0]
 8004678:	781b      	ldrbpl	r3, [r3, #0]
 800467a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800467e:	682a      	ldr	r2, [r5, #0]
 8004680:	686b      	ldr	r3, [r5, #4]
 8004682:	3201      	adds	r2, #1
 8004684:	602a      	str	r2, [r5, #0]
 8004686:	68a2      	ldr	r2, [r4, #8]
 8004688:	3b01      	subs	r3, #1
 800468a:	3a01      	subs	r2, #1
 800468c:	606b      	str	r3, [r5, #4]
 800468e:	3701      	adds	r7, #1
 8004690:	60a2      	str	r2, [r4, #8]
 8004692:	b142      	cbz	r2, 80046a6 <_scanf_chars+0x8e>
 8004694:	2b00      	cmp	r3, #0
 8004696:	dcd7      	bgt.n	8004648 <_scanf_chars+0x30>
 8004698:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800469c:	4629      	mov	r1, r5
 800469e:	4640      	mov	r0, r8
 80046a0:	4798      	blx	r3
 80046a2:	2800      	cmp	r0, #0
 80046a4:	d0d0      	beq.n	8004648 <_scanf_chars+0x30>
 80046a6:	6823      	ldr	r3, [r4, #0]
 80046a8:	f013 0310 	ands.w	r3, r3, #16
 80046ac:	d105      	bne.n	80046ba <_scanf_chars+0xa2>
 80046ae:	68e2      	ldr	r2, [r4, #12]
 80046b0:	3201      	adds	r2, #1
 80046b2:	60e2      	str	r2, [r4, #12]
 80046b4:	69a2      	ldr	r2, [r4, #24]
 80046b6:	b102      	cbz	r2, 80046ba <_scanf_chars+0xa2>
 80046b8:	7033      	strb	r3, [r6, #0]
 80046ba:	6923      	ldr	r3, [r4, #16]
 80046bc:	443b      	add	r3, r7
 80046be:	6123      	str	r3, [r4, #16]
 80046c0:	2000      	movs	r0, #0
 80046c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80046c6:	bf00      	nop
 80046c8:	08004f10 	.word	0x08004f10

080046cc <_scanf_i>:
 80046cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046d0:	4698      	mov	r8, r3
 80046d2:	4b74      	ldr	r3, [pc, #464]	@ (80048a4 <_scanf_i+0x1d8>)
 80046d4:	460c      	mov	r4, r1
 80046d6:	4682      	mov	sl, r0
 80046d8:	4616      	mov	r6, r2
 80046da:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80046de:	b087      	sub	sp, #28
 80046e0:	ab03      	add	r3, sp, #12
 80046e2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80046e6:	4b70      	ldr	r3, [pc, #448]	@ (80048a8 <_scanf_i+0x1dc>)
 80046e8:	69a1      	ldr	r1, [r4, #24]
 80046ea:	4a70      	ldr	r2, [pc, #448]	@ (80048ac <_scanf_i+0x1e0>)
 80046ec:	2903      	cmp	r1, #3
 80046ee:	bf08      	it	eq
 80046f0:	461a      	moveq	r2, r3
 80046f2:	68a3      	ldr	r3, [r4, #8]
 80046f4:	9201      	str	r2, [sp, #4]
 80046f6:	1e5a      	subs	r2, r3, #1
 80046f8:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80046fc:	bf88      	it	hi
 80046fe:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004702:	4627      	mov	r7, r4
 8004704:	bf82      	ittt	hi
 8004706:	eb03 0905 	addhi.w	r9, r3, r5
 800470a:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800470e:	60a3      	strhi	r3, [r4, #8]
 8004710:	f857 3b1c 	ldr.w	r3, [r7], #28
 8004714:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8004718:	bf98      	it	ls
 800471a:	f04f 0900 	movls.w	r9, #0
 800471e:	6023      	str	r3, [r4, #0]
 8004720:	463d      	mov	r5, r7
 8004722:	f04f 0b00 	mov.w	fp, #0
 8004726:	6831      	ldr	r1, [r6, #0]
 8004728:	ab03      	add	r3, sp, #12
 800472a:	7809      	ldrb	r1, [r1, #0]
 800472c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8004730:	2202      	movs	r2, #2
 8004732:	f7fb fd55 	bl	80001e0 <memchr>
 8004736:	b328      	cbz	r0, 8004784 <_scanf_i+0xb8>
 8004738:	f1bb 0f01 	cmp.w	fp, #1
 800473c:	d159      	bne.n	80047f2 <_scanf_i+0x126>
 800473e:	6862      	ldr	r2, [r4, #4]
 8004740:	b92a      	cbnz	r2, 800474e <_scanf_i+0x82>
 8004742:	6822      	ldr	r2, [r4, #0]
 8004744:	2108      	movs	r1, #8
 8004746:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800474a:	6061      	str	r1, [r4, #4]
 800474c:	6022      	str	r2, [r4, #0]
 800474e:	6822      	ldr	r2, [r4, #0]
 8004750:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8004754:	6022      	str	r2, [r4, #0]
 8004756:	68a2      	ldr	r2, [r4, #8]
 8004758:	1e51      	subs	r1, r2, #1
 800475a:	60a1      	str	r1, [r4, #8]
 800475c:	b192      	cbz	r2, 8004784 <_scanf_i+0xb8>
 800475e:	6832      	ldr	r2, [r6, #0]
 8004760:	1c51      	adds	r1, r2, #1
 8004762:	6031      	str	r1, [r6, #0]
 8004764:	7812      	ldrb	r2, [r2, #0]
 8004766:	f805 2b01 	strb.w	r2, [r5], #1
 800476a:	6872      	ldr	r2, [r6, #4]
 800476c:	3a01      	subs	r2, #1
 800476e:	2a00      	cmp	r2, #0
 8004770:	6072      	str	r2, [r6, #4]
 8004772:	dc07      	bgt.n	8004784 <_scanf_i+0xb8>
 8004774:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8004778:	4631      	mov	r1, r6
 800477a:	4650      	mov	r0, sl
 800477c:	4790      	blx	r2
 800477e:	2800      	cmp	r0, #0
 8004780:	f040 8085 	bne.w	800488e <_scanf_i+0x1c2>
 8004784:	f10b 0b01 	add.w	fp, fp, #1
 8004788:	f1bb 0f03 	cmp.w	fp, #3
 800478c:	d1cb      	bne.n	8004726 <_scanf_i+0x5a>
 800478e:	6863      	ldr	r3, [r4, #4]
 8004790:	b90b      	cbnz	r3, 8004796 <_scanf_i+0xca>
 8004792:	230a      	movs	r3, #10
 8004794:	6063      	str	r3, [r4, #4]
 8004796:	6863      	ldr	r3, [r4, #4]
 8004798:	4945      	ldr	r1, [pc, #276]	@ (80048b0 <_scanf_i+0x1e4>)
 800479a:	6960      	ldr	r0, [r4, #20]
 800479c:	1ac9      	subs	r1, r1, r3
 800479e:	f000 f997 	bl	8004ad0 <__sccl>
 80047a2:	f04f 0b00 	mov.w	fp, #0
 80047a6:	68a3      	ldr	r3, [r4, #8]
 80047a8:	6822      	ldr	r2, [r4, #0]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d03d      	beq.n	800482a <_scanf_i+0x15e>
 80047ae:	6831      	ldr	r1, [r6, #0]
 80047b0:	6960      	ldr	r0, [r4, #20]
 80047b2:	f891 c000 	ldrb.w	ip, [r1]
 80047b6:	f810 000c 	ldrb.w	r0, [r0, ip]
 80047ba:	2800      	cmp	r0, #0
 80047bc:	d035      	beq.n	800482a <_scanf_i+0x15e>
 80047be:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80047c2:	d124      	bne.n	800480e <_scanf_i+0x142>
 80047c4:	0510      	lsls	r0, r2, #20
 80047c6:	d522      	bpl.n	800480e <_scanf_i+0x142>
 80047c8:	f10b 0b01 	add.w	fp, fp, #1
 80047cc:	f1b9 0f00 	cmp.w	r9, #0
 80047d0:	d003      	beq.n	80047da <_scanf_i+0x10e>
 80047d2:	3301      	adds	r3, #1
 80047d4:	f109 39ff 	add.w	r9, r9, #4294967295
 80047d8:	60a3      	str	r3, [r4, #8]
 80047da:	6873      	ldr	r3, [r6, #4]
 80047dc:	3b01      	subs	r3, #1
 80047de:	2b00      	cmp	r3, #0
 80047e0:	6073      	str	r3, [r6, #4]
 80047e2:	dd1b      	ble.n	800481c <_scanf_i+0x150>
 80047e4:	6833      	ldr	r3, [r6, #0]
 80047e6:	3301      	adds	r3, #1
 80047e8:	6033      	str	r3, [r6, #0]
 80047ea:	68a3      	ldr	r3, [r4, #8]
 80047ec:	3b01      	subs	r3, #1
 80047ee:	60a3      	str	r3, [r4, #8]
 80047f0:	e7d9      	b.n	80047a6 <_scanf_i+0xda>
 80047f2:	f1bb 0f02 	cmp.w	fp, #2
 80047f6:	d1ae      	bne.n	8004756 <_scanf_i+0x8a>
 80047f8:	6822      	ldr	r2, [r4, #0]
 80047fa:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80047fe:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8004802:	d1c4      	bne.n	800478e <_scanf_i+0xc2>
 8004804:	2110      	movs	r1, #16
 8004806:	6061      	str	r1, [r4, #4]
 8004808:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800480c:	e7a2      	b.n	8004754 <_scanf_i+0x88>
 800480e:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8004812:	6022      	str	r2, [r4, #0]
 8004814:	780b      	ldrb	r3, [r1, #0]
 8004816:	f805 3b01 	strb.w	r3, [r5], #1
 800481a:	e7de      	b.n	80047da <_scanf_i+0x10e>
 800481c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004820:	4631      	mov	r1, r6
 8004822:	4650      	mov	r0, sl
 8004824:	4798      	blx	r3
 8004826:	2800      	cmp	r0, #0
 8004828:	d0df      	beq.n	80047ea <_scanf_i+0x11e>
 800482a:	6823      	ldr	r3, [r4, #0]
 800482c:	05d9      	lsls	r1, r3, #23
 800482e:	d50d      	bpl.n	800484c <_scanf_i+0x180>
 8004830:	42bd      	cmp	r5, r7
 8004832:	d909      	bls.n	8004848 <_scanf_i+0x17c>
 8004834:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8004838:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800483c:	4632      	mov	r2, r6
 800483e:	4650      	mov	r0, sl
 8004840:	4798      	blx	r3
 8004842:	f105 39ff 	add.w	r9, r5, #4294967295
 8004846:	464d      	mov	r5, r9
 8004848:	42bd      	cmp	r5, r7
 800484a:	d028      	beq.n	800489e <_scanf_i+0x1d2>
 800484c:	6822      	ldr	r2, [r4, #0]
 800484e:	f012 0210 	ands.w	r2, r2, #16
 8004852:	d113      	bne.n	800487c <_scanf_i+0x1b0>
 8004854:	702a      	strb	r2, [r5, #0]
 8004856:	6863      	ldr	r3, [r4, #4]
 8004858:	9e01      	ldr	r6, [sp, #4]
 800485a:	4639      	mov	r1, r7
 800485c:	4650      	mov	r0, sl
 800485e:	47b0      	blx	r6
 8004860:	f8d8 3000 	ldr.w	r3, [r8]
 8004864:	6821      	ldr	r1, [r4, #0]
 8004866:	1d1a      	adds	r2, r3, #4
 8004868:	f8c8 2000 	str.w	r2, [r8]
 800486c:	f011 0f20 	tst.w	r1, #32
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	d00f      	beq.n	8004894 <_scanf_i+0x1c8>
 8004874:	6018      	str	r0, [r3, #0]
 8004876:	68e3      	ldr	r3, [r4, #12]
 8004878:	3301      	adds	r3, #1
 800487a:	60e3      	str	r3, [r4, #12]
 800487c:	6923      	ldr	r3, [r4, #16]
 800487e:	1bed      	subs	r5, r5, r7
 8004880:	445d      	add	r5, fp
 8004882:	442b      	add	r3, r5
 8004884:	6123      	str	r3, [r4, #16]
 8004886:	2000      	movs	r0, #0
 8004888:	b007      	add	sp, #28
 800488a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800488e:	f04f 0b00 	mov.w	fp, #0
 8004892:	e7ca      	b.n	800482a <_scanf_i+0x15e>
 8004894:	07ca      	lsls	r2, r1, #31
 8004896:	bf4c      	ite	mi
 8004898:	8018      	strhmi	r0, [r3, #0]
 800489a:	6018      	strpl	r0, [r3, #0]
 800489c:	e7eb      	b.n	8004876 <_scanf_i+0x1aa>
 800489e:	2001      	movs	r0, #1
 80048a0:	e7f2      	b.n	8004888 <_scanf_i+0x1bc>
 80048a2:	bf00      	nop
 80048a4:	08004ecc 	.word	0x08004ecc
 80048a8:	08004d6d 	.word	0x08004d6d
 80048ac:	08004e4d 	.word	0x08004e4d
 80048b0:	08004f04 	.word	0x08004f04

080048b4 <__sflush_r>:
 80048b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80048b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048bc:	0716      	lsls	r6, r2, #28
 80048be:	4605      	mov	r5, r0
 80048c0:	460c      	mov	r4, r1
 80048c2:	d454      	bmi.n	800496e <__sflush_r+0xba>
 80048c4:	684b      	ldr	r3, [r1, #4]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	dc02      	bgt.n	80048d0 <__sflush_r+0x1c>
 80048ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	dd48      	ble.n	8004962 <__sflush_r+0xae>
 80048d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80048d2:	2e00      	cmp	r6, #0
 80048d4:	d045      	beq.n	8004962 <__sflush_r+0xae>
 80048d6:	2300      	movs	r3, #0
 80048d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80048dc:	682f      	ldr	r7, [r5, #0]
 80048de:	6a21      	ldr	r1, [r4, #32]
 80048e0:	602b      	str	r3, [r5, #0]
 80048e2:	d030      	beq.n	8004946 <__sflush_r+0x92>
 80048e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80048e6:	89a3      	ldrh	r3, [r4, #12]
 80048e8:	0759      	lsls	r1, r3, #29
 80048ea:	d505      	bpl.n	80048f8 <__sflush_r+0x44>
 80048ec:	6863      	ldr	r3, [r4, #4]
 80048ee:	1ad2      	subs	r2, r2, r3
 80048f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80048f2:	b10b      	cbz	r3, 80048f8 <__sflush_r+0x44>
 80048f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80048f6:	1ad2      	subs	r2, r2, r3
 80048f8:	2300      	movs	r3, #0
 80048fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80048fc:	6a21      	ldr	r1, [r4, #32]
 80048fe:	4628      	mov	r0, r5
 8004900:	47b0      	blx	r6
 8004902:	1c43      	adds	r3, r0, #1
 8004904:	89a3      	ldrh	r3, [r4, #12]
 8004906:	d106      	bne.n	8004916 <__sflush_r+0x62>
 8004908:	6829      	ldr	r1, [r5, #0]
 800490a:	291d      	cmp	r1, #29
 800490c:	d82b      	bhi.n	8004966 <__sflush_r+0xb2>
 800490e:	4a2a      	ldr	r2, [pc, #168]	@ (80049b8 <__sflush_r+0x104>)
 8004910:	40ca      	lsrs	r2, r1
 8004912:	07d6      	lsls	r6, r2, #31
 8004914:	d527      	bpl.n	8004966 <__sflush_r+0xb2>
 8004916:	2200      	movs	r2, #0
 8004918:	6062      	str	r2, [r4, #4]
 800491a:	04d9      	lsls	r1, r3, #19
 800491c:	6922      	ldr	r2, [r4, #16]
 800491e:	6022      	str	r2, [r4, #0]
 8004920:	d504      	bpl.n	800492c <__sflush_r+0x78>
 8004922:	1c42      	adds	r2, r0, #1
 8004924:	d101      	bne.n	800492a <__sflush_r+0x76>
 8004926:	682b      	ldr	r3, [r5, #0]
 8004928:	b903      	cbnz	r3, 800492c <__sflush_r+0x78>
 800492a:	6560      	str	r0, [r4, #84]	@ 0x54
 800492c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800492e:	602f      	str	r7, [r5, #0]
 8004930:	b1b9      	cbz	r1, 8004962 <__sflush_r+0xae>
 8004932:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004936:	4299      	cmp	r1, r3
 8004938:	d002      	beq.n	8004940 <__sflush_r+0x8c>
 800493a:	4628      	mov	r0, r5
 800493c:	f7ff fba4 	bl	8004088 <_free_r>
 8004940:	2300      	movs	r3, #0
 8004942:	6363      	str	r3, [r4, #52]	@ 0x34
 8004944:	e00d      	b.n	8004962 <__sflush_r+0xae>
 8004946:	2301      	movs	r3, #1
 8004948:	4628      	mov	r0, r5
 800494a:	47b0      	blx	r6
 800494c:	4602      	mov	r2, r0
 800494e:	1c50      	adds	r0, r2, #1
 8004950:	d1c9      	bne.n	80048e6 <__sflush_r+0x32>
 8004952:	682b      	ldr	r3, [r5, #0]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d0c6      	beq.n	80048e6 <__sflush_r+0x32>
 8004958:	2b1d      	cmp	r3, #29
 800495a:	d001      	beq.n	8004960 <__sflush_r+0xac>
 800495c:	2b16      	cmp	r3, #22
 800495e:	d11e      	bne.n	800499e <__sflush_r+0xea>
 8004960:	602f      	str	r7, [r5, #0]
 8004962:	2000      	movs	r0, #0
 8004964:	e022      	b.n	80049ac <__sflush_r+0xf8>
 8004966:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800496a:	b21b      	sxth	r3, r3
 800496c:	e01b      	b.n	80049a6 <__sflush_r+0xf2>
 800496e:	690f      	ldr	r7, [r1, #16]
 8004970:	2f00      	cmp	r7, #0
 8004972:	d0f6      	beq.n	8004962 <__sflush_r+0xae>
 8004974:	0793      	lsls	r3, r2, #30
 8004976:	680e      	ldr	r6, [r1, #0]
 8004978:	bf08      	it	eq
 800497a:	694b      	ldreq	r3, [r1, #20]
 800497c:	600f      	str	r7, [r1, #0]
 800497e:	bf18      	it	ne
 8004980:	2300      	movne	r3, #0
 8004982:	eba6 0807 	sub.w	r8, r6, r7
 8004986:	608b      	str	r3, [r1, #8]
 8004988:	f1b8 0f00 	cmp.w	r8, #0
 800498c:	dde9      	ble.n	8004962 <__sflush_r+0xae>
 800498e:	6a21      	ldr	r1, [r4, #32]
 8004990:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004992:	4643      	mov	r3, r8
 8004994:	463a      	mov	r2, r7
 8004996:	4628      	mov	r0, r5
 8004998:	47b0      	blx	r6
 800499a:	2800      	cmp	r0, #0
 800499c:	dc08      	bgt.n	80049b0 <__sflush_r+0xfc>
 800499e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80049a6:	81a3      	strh	r3, [r4, #12]
 80049a8:	f04f 30ff 	mov.w	r0, #4294967295
 80049ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80049b0:	4407      	add	r7, r0
 80049b2:	eba8 0800 	sub.w	r8, r8, r0
 80049b6:	e7e7      	b.n	8004988 <__sflush_r+0xd4>
 80049b8:	20400001 	.word	0x20400001

080049bc <_fflush_r>:
 80049bc:	b538      	push	{r3, r4, r5, lr}
 80049be:	690b      	ldr	r3, [r1, #16]
 80049c0:	4605      	mov	r5, r0
 80049c2:	460c      	mov	r4, r1
 80049c4:	b913      	cbnz	r3, 80049cc <_fflush_r+0x10>
 80049c6:	2500      	movs	r5, #0
 80049c8:	4628      	mov	r0, r5
 80049ca:	bd38      	pop	{r3, r4, r5, pc}
 80049cc:	b118      	cbz	r0, 80049d6 <_fflush_r+0x1a>
 80049ce:	6a03      	ldr	r3, [r0, #32]
 80049d0:	b90b      	cbnz	r3, 80049d6 <_fflush_r+0x1a>
 80049d2:	f7ff f923 	bl	8003c1c <__sinit>
 80049d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d0f3      	beq.n	80049c6 <_fflush_r+0xa>
 80049de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80049e0:	07d0      	lsls	r0, r2, #31
 80049e2:	d404      	bmi.n	80049ee <_fflush_r+0x32>
 80049e4:	0599      	lsls	r1, r3, #22
 80049e6:	d402      	bmi.n	80049ee <_fflush_r+0x32>
 80049e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80049ea:	f7ff fb3c 	bl	8004066 <__retarget_lock_acquire_recursive>
 80049ee:	4628      	mov	r0, r5
 80049f0:	4621      	mov	r1, r4
 80049f2:	f7ff ff5f 	bl	80048b4 <__sflush_r>
 80049f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80049f8:	07da      	lsls	r2, r3, #31
 80049fa:	4605      	mov	r5, r0
 80049fc:	d4e4      	bmi.n	80049c8 <_fflush_r+0xc>
 80049fe:	89a3      	ldrh	r3, [r4, #12]
 8004a00:	059b      	lsls	r3, r3, #22
 8004a02:	d4e1      	bmi.n	80049c8 <_fflush_r+0xc>
 8004a04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a06:	f7ff fb2f 	bl	8004068 <__retarget_lock_release_recursive>
 8004a0a:	e7dd      	b.n	80049c8 <_fflush_r+0xc>

08004a0c <__swhatbuf_r>:
 8004a0c:	b570      	push	{r4, r5, r6, lr}
 8004a0e:	460c      	mov	r4, r1
 8004a10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a14:	2900      	cmp	r1, #0
 8004a16:	b096      	sub	sp, #88	@ 0x58
 8004a18:	4615      	mov	r5, r2
 8004a1a:	461e      	mov	r6, r3
 8004a1c:	da0d      	bge.n	8004a3a <__swhatbuf_r+0x2e>
 8004a1e:	89a3      	ldrh	r3, [r4, #12]
 8004a20:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004a24:	f04f 0100 	mov.w	r1, #0
 8004a28:	bf14      	ite	ne
 8004a2a:	2340      	movne	r3, #64	@ 0x40
 8004a2c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004a30:	2000      	movs	r0, #0
 8004a32:	6031      	str	r1, [r6, #0]
 8004a34:	602b      	str	r3, [r5, #0]
 8004a36:	b016      	add	sp, #88	@ 0x58
 8004a38:	bd70      	pop	{r4, r5, r6, pc}
 8004a3a:	466a      	mov	r2, sp
 8004a3c:	f000 f8bc 	bl	8004bb8 <_fstat_r>
 8004a40:	2800      	cmp	r0, #0
 8004a42:	dbec      	blt.n	8004a1e <__swhatbuf_r+0x12>
 8004a44:	9901      	ldr	r1, [sp, #4]
 8004a46:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004a4a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004a4e:	4259      	negs	r1, r3
 8004a50:	4159      	adcs	r1, r3
 8004a52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a56:	e7eb      	b.n	8004a30 <__swhatbuf_r+0x24>

08004a58 <__smakebuf_r>:
 8004a58:	898b      	ldrh	r3, [r1, #12]
 8004a5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a5c:	079d      	lsls	r5, r3, #30
 8004a5e:	4606      	mov	r6, r0
 8004a60:	460c      	mov	r4, r1
 8004a62:	d507      	bpl.n	8004a74 <__smakebuf_r+0x1c>
 8004a64:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004a68:	6023      	str	r3, [r4, #0]
 8004a6a:	6123      	str	r3, [r4, #16]
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	6163      	str	r3, [r4, #20]
 8004a70:	b003      	add	sp, #12
 8004a72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a74:	ab01      	add	r3, sp, #4
 8004a76:	466a      	mov	r2, sp
 8004a78:	f7ff ffc8 	bl	8004a0c <__swhatbuf_r>
 8004a7c:	9f00      	ldr	r7, [sp, #0]
 8004a7e:	4605      	mov	r5, r0
 8004a80:	4639      	mov	r1, r7
 8004a82:	4630      	mov	r0, r6
 8004a84:	f7ff fb6c 	bl	8004160 <_malloc_r>
 8004a88:	b948      	cbnz	r0, 8004a9e <__smakebuf_r+0x46>
 8004a8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a8e:	059a      	lsls	r2, r3, #22
 8004a90:	d4ee      	bmi.n	8004a70 <__smakebuf_r+0x18>
 8004a92:	f023 0303 	bic.w	r3, r3, #3
 8004a96:	f043 0302 	orr.w	r3, r3, #2
 8004a9a:	81a3      	strh	r3, [r4, #12]
 8004a9c:	e7e2      	b.n	8004a64 <__smakebuf_r+0xc>
 8004a9e:	89a3      	ldrh	r3, [r4, #12]
 8004aa0:	6020      	str	r0, [r4, #0]
 8004aa2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004aa6:	81a3      	strh	r3, [r4, #12]
 8004aa8:	9b01      	ldr	r3, [sp, #4]
 8004aaa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004aae:	b15b      	cbz	r3, 8004ac8 <__smakebuf_r+0x70>
 8004ab0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ab4:	4630      	mov	r0, r6
 8004ab6:	f000 f891 	bl	8004bdc <_isatty_r>
 8004aba:	b128      	cbz	r0, 8004ac8 <__smakebuf_r+0x70>
 8004abc:	89a3      	ldrh	r3, [r4, #12]
 8004abe:	f023 0303 	bic.w	r3, r3, #3
 8004ac2:	f043 0301 	orr.w	r3, r3, #1
 8004ac6:	81a3      	strh	r3, [r4, #12]
 8004ac8:	89a3      	ldrh	r3, [r4, #12]
 8004aca:	431d      	orrs	r5, r3
 8004acc:	81a5      	strh	r5, [r4, #12]
 8004ace:	e7cf      	b.n	8004a70 <__smakebuf_r+0x18>

08004ad0 <__sccl>:
 8004ad0:	b570      	push	{r4, r5, r6, lr}
 8004ad2:	780b      	ldrb	r3, [r1, #0]
 8004ad4:	4604      	mov	r4, r0
 8004ad6:	2b5e      	cmp	r3, #94	@ 0x5e
 8004ad8:	bf0b      	itete	eq
 8004ada:	784b      	ldrbeq	r3, [r1, #1]
 8004adc:	1c4a      	addne	r2, r1, #1
 8004ade:	1c8a      	addeq	r2, r1, #2
 8004ae0:	2100      	movne	r1, #0
 8004ae2:	bf08      	it	eq
 8004ae4:	2101      	moveq	r1, #1
 8004ae6:	3801      	subs	r0, #1
 8004ae8:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8004aec:	f800 1f01 	strb.w	r1, [r0, #1]!
 8004af0:	42a8      	cmp	r0, r5
 8004af2:	d1fb      	bne.n	8004aec <__sccl+0x1c>
 8004af4:	b90b      	cbnz	r3, 8004afa <__sccl+0x2a>
 8004af6:	1e50      	subs	r0, r2, #1
 8004af8:	bd70      	pop	{r4, r5, r6, pc}
 8004afa:	f081 0101 	eor.w	r1, r1, #1
 8004afe:	54e1      	strb	r1, [r4, r3]
 8004b00:	4610      	mov	r0, r2
 8004b02:	4602      	mov	r2, r0
 8004b04:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004b08:	2d2d      	cmp	r5, #45	@ 0x2d
 8004b0a:	d005      	beq.n	8004b18 <__sccl+0x48>
 8004b0c:	2d5d      	cmp	r5, #93	@ 0x5d
 8004b0e:	d016      	beq.n	8004b3e <__sccl+0x6e>
 8004b10:	2d00      	cmp	r5, #0
 8004b12:	d0f1      	beq.n	8004af8 <__sccl+0x28>
 8004b14:	462b      	mov	r3, r5
 8004b16:	e7f2      	b.n	8004afe <__sccl+0x2e>
 8004b18:	7846      	ldrb	r6, [r0, #1]
 8004b1a:	2e5d      	cmp	r6, #93	@ 0x5d
 8004b1c:	d0fa      	beq.n	8004b14 <__sccl+0x44>
 8004b1e:	42b3      	cmp	r3, r6
 8004b20:	dcf8      	bgt.n	8004b14 <__sccl+0x44>
 8004b22:	3002      	adds	r0, #2
 8004b24:	461a      	mov	r2, r3
 8004b26:	3201      	adds	r2, #1
 8004b28:	4296      	cmp	r6, r2
 8004b2a:	54a1      	strb	r1, [r4, r2]
 8004b2c:	dcfb      	bgt.n	8004b26 <__sccl+0x56>
 8004b2e:	1af2      	subs	r2, r6, r3
 8004b30:	3a01      	subs	r2, #1
 8004b32:	1c5d      	adds	r5, r3, #1
 8004b34:	42b3      	cmp	r3, r6
 8004b36:	bfa8      	it	ge
 8004b38:	2200      	movge	r2, #0
 8004b3a:	18ab      	adds	r3, r5, r2
 8004b3c:	e7e1      	b.n	8004b02 <__sccl+0x32>
 8004b3e:	4610      	mov	r0, r2
 8004b40:	e7da      	b.n	8004af8 <__sccl+0x28>

08004b42 <__submore>:
 8004b42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b46:	460c      	mov	r4, r1
 8004b48:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8004b4a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004b4e:	4299      	cmp	r1, r3
 8004b50:	d11d      	bne.n	8004b8e <__submore+0x4c>
 8004b52:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004b56:	f7ff fb03 	bl	8004160 <_malloc_r>
 8004b5a:	b918      	cbnz	r0, 8004b64 <__submore+0x22>
 8004b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004b68:	63a3      	str	r3, [r4, #56]	@ 0x38
 8004b6a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8004b6e:	6360      	str	r0, [r4, #52]	@ 0x34
 8004b70:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8004b74:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8004b78:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8004b7c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8004b80:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8004b84:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8004b88:	6020      	str	r0, [r4, #0]
 8004b8a:	2000      	movs	r0, #0
 8004b8c:	e7e8      	b.n	8004b60 <__submore+0x1e>
 8004b8e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8004b90:	0077      	lsls	r7, r6, #1
 8004b92:	463a      	mov	r2, r7
 8004b94:	f000 f842 	bl	8004c1c <_realloc_r>
 8004b98:	4605      	mov	r5, r0
 8004b9a:	2800      	cmp	r0, #0
 8004b9c:	d0de      	beq.n	8004b5c <__submore+0x1a>
 8004b9e:	eb00 0806 	add.w	r8, r0, r6
 8004ba2:	4601      	mov	r1, r0
 8004ba4:	4632      	mov	r2, r6
 8004ba6:	4640      	mov	r0, r8
 8004ba8:	f7ff fa5f 	bl	800406a <memcpy>
 8004bac:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8004bb0:	f8c4 8000 	str.w	r8, [r4]
 8004bb4:	e7e9      	b.n	8004b8a <__submore+0x48>
	...

08004bb8 <_fstat_r>:
 8004bb8:	b538      	push	{r3, r4, r5, lr}
 8004bba:	4d07      	ldr	r5, [pc, #28]	@ (8004bd8 <_fstat_r+0x20>)
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	4604      	mov	r4, r0
 8004bc0:	4608      	mov	r0, r1
 8004bc2:	4611      	mov	r1, r2
 8004bc4:	602b      	str	r3, [r5, #0]
 8004bc6:	f7fc fa16 	bl	8000ff6 <_fstat>
 8004bca:	1c43      	adds	r3, r0, #1
 8004bcc:	d102      	bne.n	8004bd4 <_fstat_r+0x1c>
 8004bce:	682b      	ldr	r3, [r5, #0]
 8004bd0:	b103      	cbz	r3, 8004bd4 <_fstat_r+0x1c>
 8004bd2:	6023      	str	r3, [r4, #0]
 8004bd4:	bd38      	pop	{r3, r4, r5, pc}
 8004bd6:	bf00      	nop
 8004bd8:	20000230 	.word	0x20000230

08004bdc <_isatty_r>:
 8004bdc:	b538      	push	{r3, r4, r5, lr}
 8004bde:	4d06      	ldr	r5, [pc, #24]	@ (8004bf8 <_isatty_r+0x1c>)
 8004be0:	2300      	movs	r3, #0
 8004be2:	4604      	mov	r4, r0
 8004be4:	4608      	mov	r0, r1
 8004be6:	602b      	str	r3, [r5, #0]
 8004be8:	f7fc fa15 	bl	8001016 <_isatty>
 8004bec:	1c43      	adds	r3, r0, #1
 8004bee:	d102      	bne.n	8004bf6 <_isatty_r+0x1a>
 8004bf0:	682b      	ldr	r3, [r5, #0]
 8004bf2:	b103      	cbz	r3, 8004bf6 <_isatty_r+0x1a>
 8004bf4:	6023      	str	r3, [r4, #0]
 8004bf6:	bd38      	pop	{r3, r4, r5, pc}
 8004bf8:	20000230 	.word	0x20000230

08004bfc <_sbrk_r>:
 8004bfc:	b538      	push	{r3, r4, r5, lr}
 8004bfe:	4d06      	ldr	r5, [pc, #24]	@ (8004c18 <_sbrk_r+0x1c>)
 8004c00:	2300      	movs	r3, #0
 8004c02:	4604      	mov	r4, r0
 8004c04:	4608      	mov	r0, r1
 8004c06:	602b      	str	r3, [r5, #0]
 8004c08:	f7fc fa1e 	bl	8001048 <_sbrk>
 8004c0c:	1c43      	adds	r3, r0, #1
 8004c0e:	d102      	bne.n	8004c16 <_sbrk_r+0x1a>
 8004c10:	682b      	ldr	r3, [r5, #0]
 8004c12:	b103      	cbz	r3, 8004c16 <_sbrk_r+0x1a>
 8004c14:	6023      	str	r3, [r4, #0]
 8004c16:	bd38      	pop	{r3, r4, r5, pc}
 8004c18:	20000230 	.word	0x20000230

08004c1c <_realloc_r>:
 8004c1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c20:	4607      	mov	r7, r0
 8004c22:	4614      	mov	r4, r2
 8004c24:	460d      	mov	r5, r1
 8004c26:	b921      	cbnz	r1, 8004c32 <_realloc_r+0x16>
 8004c28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c2c:	4611      	mov	r1, r2
 8004c2e:	f7ff ba97 	b.w	8004160 <_malloc_r>
 8004c32:	b92a      	cbnz	r2, 8004c40 <_realloc_r+0x24>
 8004c34:	f7ff fa28 	bl	8004088 <_free_r>
 8004c38:	4625      	mov	r5, r4
 8004c3a:	4628      	mov	r0, r5
 8004c3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c40:	f000 f906 	bl	8004e50 <_malloc_usable_size_r>
 8004c44:	4284      	cmp	r4, r0
 8004c46:	4606      	mov	r6, r0
 8004c48:	d802      	bhi.n	8004c50 <_realloc_r+0x34>
 8004c4a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004c4e:	d8f4      	bhi.n	8004c3a <_realloc_r+0x1e>
 8004c50:	4621      	mov	r1, r4
 8004c52:	4638      	mov	r0, r7
 8004c54:	f7ff fa84 	bl	8004160 <_malloc_r>
 8004c58:	4680      	mov	r8, r0
 8004c5a:	b908      	cbnz	r0, 8004c60 <_realloc_r+0x44>
 8004c5c:	4645      	mov	r5, r8
 8004c5e:	e7ec      	b.n	8004c3a <_realloc_r+0x1e>
 8004c60:	42b4      	cmp	r4, r6
 8004c62:	4622      	mov	r2, r4
 8004c64:	4629      	mov	r1, r5
 8004c66:	bf28      	it	cs
 8004c68:	4632      	movcs	r2, r6
 8004c6a:	f7ff f9fe 	bl	800406a <memcpy>
 8004c6e:	4629      	mov	r1, r5
 8004c70:	4638      	mov	r0, r7
 8004c72:	f7ff fa09 	bl	8004088 <_free_r>
 8004c76:	e7f1      	b.n	8004c5c <_realloc_r+0x40>

08004c78 <_strtol_l.isra.0>:
 8004c78:	2b24      	cmp	r3, #36	@ 0x24
 8004c7a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c7e:	4686      	mov	lr, r0
 8004c80:	4690      	mov	r8, r2
 8004c82:	d801      	bhi.n	8004c88 <_strtol_l.isra.0+0x10>
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d106      	bne.n	8004c96 <_strtol_l.isra.0+0x1e>
 8004c88:	f7ff f9c2 	bl	8004010 <__errno>
 8004c8c:	2316      	movs	r3, #22
 8004c8e:	6003      	str	r3, [r0, #0]
 8004c90:	2000      	movs	r0, #0
 8004c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c96:	4834      	ldr	r0, [pc, #208]	@ (8004d68 <_strtol_l.isra.0+0xf0>)
 8004c98:	460d      	mov	r5, r1
 8004c9a:	462a      	mov	r2, r5
 8004c9c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004ca0:	5d06      	ldrb	r6, [r0, r4]
 8004ca2:	f016 0608 	ands.w	r6, r6, #8
 8004ca6:	d1f8      	bne.n	8004c9a <_strtol_l.isra.0+0x22>
 8004ca8:	2c2d      	cmp	r4, #45	@ 0x2d
 8004caa:	d110      	bne.n	8004cce <_strtol_l.isra.0+0x56>
 8004cac:	782c      	ldrb	r4, [r5, #0]
 8004cae:	2601      	movs	r6, #1
 8004cb0:	1c95      	adds	r5, r2, #2
 8004cb2:	f033 0210 	bics.w	r2, r3, #16
 8004cb6:	d115      	bne.n	8004ce4 <_strtol_l.isra.0+0x6c>
 8004cb8:	2c30      	cmp	r4, #48	@ 0x30
 8004cba:	d10d      	bne.n	8004cd8 <_strtol_l.isra.0+0x60>
 8004cbc:	782a      	ldrb	r2, [r5, #0]
 8004cbe:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004cc2:	2a58      	cmp	r2, #88	@ 0x58
 8004cc4:	d108      	bne.n	8004cd8 <_strtol_l.isra.0+0x60>
 8004cc6:	786c      	ldrb	r4, [r5, #1]
 8004cc8:	3502      	adds	r5, #2
 8004cca:	2310      	movs	r3, #16
 8004ccc:	e00a      	b.n	8004ce4 <_strtol_l.isra.0+0x6c>
 8004cce:	2c2b      	cmp	r4, #43	@ 0x2b
 8004cd0:	bf04      	itt	eq
 8004cd2:	782c      	ldrbeq	r4, [r5, #0]
 8004cd4:	1c95      	addeq	r5, r2, #2
 8004cd6:	e7ec      	b.n	8004cb2 <_strtol_l.isra.0+0x3a>
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d1f6      	bne.n	8004cca <_strtol_l.isra.0+0x52>
 8004cdc:	2c30      	cmp	r4, #48	@ 0x30
 8004cde:	bf14      	ite	ne
 8004ce0:	230a      	movne	r3, #10
 8004ce2:	2308      	moveq	r3, #8
 8004ce4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8004ce8:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004cec:	2200      	movs	r2, #0
 8004cee:	fbbc f9f3 	udiv	r9, ip, r3
 8004cf2:	4610      	mov	r0, r2
 8004cf4:	fb03 ca19 	mls	sl, r3, r9, ip
 8004cf8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8004cfc:	2f09      	cmp	r7, #9
 8004cfe:	d80f      	bhi.n	8004d20 <_strtol_l.isra.0+0xa8>
 8004d00:	463c      	mov	r4, r7
 8004d02:	42a3      	cmp	r3, r4
 8004d04:	dd1b      	ble.n	8004d3e <_strtol_l.isra.0+0xc6>
 8004d06:	1c57      	adds	r7, r2, #1
 8004d08:	d007      	beq.n	8004d1a <_strtol_l.isra.0+0xa2>
 8004d0a:	4581      	cmp	r9, r0
 8004d0c:	d314      	bcc.n	8004d38 <_strtol_l.isra.0+0xc0>
 8004d0e:	d101      	bne.n	8004d14 <_strtol_l.isra.0+0x9c>
 8004d10:	45a2      	cmp	sl, r4
 8004d12:	db11      	blt.n	8004d38 <_strtol_l.isra.0+0xc0>
 8004d14:	fb00 4003 	mla	r0, r0, r3, r4
 8004d18:	2201      	movs	r2, #1
 8004d1a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004d1e:	e7eb      	b.n	8004cf8 <_strtol_l.isra.0+0x80>
 8004d20:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8004d24:	2f19      	cmp	r7, #25
 8004d26:	d801      	bhi.n	8004d2c <_strtol_l.isra.0+0xb4>
 8004d28:	3c37      	subs	r4, #55	@ 0x37
 8004d2a:	e7ea      	b.n	8004d02 <_strtol_l.isra.0+0x8a>
 8004d2c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8004d30:	2f19      	cmp	r7, #25
 8004d32:	d804      	bhi.n	8004d3e <_strtol_l.isra.0+0xc6>
 8004d34:	3c57      	subs	r4, #87	@ 0x57
 8004d36:	e7e4      	b.n	8004d02 <_strtol_l.isra.0+0x8a>
 8004d38:	f04f 32ff 	mov.w	r2, #4294967295
 8004d3c:	e7ed      	b.n	8004d1a <_strtol_l.isra.0+0xa2>
 8004d3e:	1c53      	adds	r3, r2, #1
 8004d40:	d108      	bne.n	8004d54 <_strtol_l.isra.0+0xdc>
 8004d42:	2322      	movs	r3, #34	@ 0x22
 8004d44:	f8ce 3000 	str.w	r3, [lr]
 8004d48:	4660      	mov	r0, ip
 8004d4a:	f1b8 0f00 	cmp.w	r8, #0
 8004d4e:	d0a0      	beq.n	8004c92 <_strtol_l.isra.0+0x1a>
 8004d50:	1e69      	subs	r1, r5, #1
 8004d52:	e006      	b.n	8004d62 <_strtol_l.isra.0+0xea>
 8004d54:	b106      	cbz	r6, 8004d58 <_strtol_l.isra.0+0xe0>
 8004d56:	4240      	negs	r0, r0
 8004d58:	f1b8 0f00 	cmp.w	r8, #0
 8004d5c:	d099      	beq.n	8004c92 <_strtol_l.isra.0+0x1a>
 8004d5e:	2a00      	cmp	r2, #0
 8004d60:	d1f6      	bne.n	8004d50 <_strtol_l.isra.0+0xd8>
 8004d62:	f8c8 1000 	str.w	r1, [r8]
 8004d66:	e794      	b.n	8004c92 <_strtol_l.isra.0+0x1a>
 8004d68:	08004f10 	.word	0x08004f10

08004d6c <_strtol_r>:
 8004d6c:	f7ff bf84 	b.w	8004c78 <_strtol_l.isra.0>

08004d70 <_strtoul_l.isra.0>:
 8004d70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004d74:	4e34      	ldr	r6, [pc, #208]	@ (8004e48 <_strtoul_l.isra.0+0xd8>)
 8004d76:	4686      	mov	lr, r0
 8004d78:	460d      	mov	r5, r1
 8004d7a:	4628      	mov	r0, r5
 8004d7c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004d80:	5d37      	ldrb	r7, [r6, r4]
 8004d82:	f017 0708 	ands.w	r7, r7, #8
 8004d86:	d1f8      	bne.n	8004d7a <_strtoul_l.isra.0+0xa>
 8004d88:	2c2d      	cmp	r4, #45	@ 0x2d
 8004d8a:	d110      	bne.n	8004dae <_strtoul_l.isra.0+0x3e>
 8004d8c:	782c      	ldrb	r4, [r5, #0]
 8004d8e:	2701      	movs	r7, #1
 8004d90:	1c85      	adds	r5, r0, #2
 8004d92:	f033 0010 	bics.w	r0, r3, #16
 8004d96:	d115      	bne.n	8004dc4 <_strtoul_l.isra.0+0x54>
 8004d98:	2c30      	cmp	r4, #48	@ 0x30
 8004d9a:	d10d      	bne.n	8004db8 <_strtoul_l.isra.0+0x48>
 8004d9c:	7828      	ldrb	r0, [r5, #0]
 8004d9e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8004da2:	2858      	cmp	r0, #88	@ 0x58
 8004da4:	d108      	bne.n	8004db8 <_strtoul_l.isra.0+0x48>
 8004da6:	786c      	ldrb	r4, [r5, #1]
 8004da8:	3502      	adds	r5, #2
 8004daa:	2310      	movs	r3, #16
 8004dac:	e00a      	b.n	8004dc4 <_strtoul_l.isra.0+0x54>
 8004dae:	2c2b      	cmp	r4, #43	@ 0x2b
 8004db0:	bf04      	itt	eq
 8004db2:	782c      	ldrbeq	r4, [r5, #0]
 8004db4:	1c85      	addeq	r5, r0, #2
 8004db6:	e7ec      	b.n	8004d92 <_strtoul_l.isra.0+0x22>
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d1f6      	bne.n	8004daa <_strtoul_l.isra.0+0x3a>
 8004dbc:	2c30      	cmp	r4, #48	@ 0x30
 8004dbe:	bf14      	ite	ne
 8004dc0:	230a      	movne	r3, #10
 8004dc2:	2308      	moveq	r3, #8
 8004dc4:	f04f 38ff 	mov.w	r8, #4294967295
 8004dc8:	2600      	movs	r6, #0
 8004dca:	fbb8 f8f3 	udiv	r8, r8, r3
 8004dce:	fb03 f908 	mul.w	r9, r3, r8
 8004dd2:	ea6f 0909 	mvn.w	r9, r9
 8004dd6:	4630      	mov	r0, r6
 8004dd8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8004ddc:	f1bc 0f09 	cmp.w	ip, #9
 8004de0:	d810      	bhi.n	8004e04 <_strtoul_l.isra.0+0x94>
 8004de2:	4664      	mov	r4, ip
 8004de4:	42a3      	cmp	r3, r4
 8004de6:	dd1e      	ble.n	8004e26 <_strtoul_l.isra.0+0xb6>
 8004de8:	f1b6 3fff 	cmp.w	r6, #4294967295
 8004dec:	d007      	beq.n	8004dfe <_strtoul_l.isra.0+0x8e>
 8004dee:	4580      	cmp	r8, r0
 8004df0:	d316      	bcc.n	8004e20 <_strtoul_l.isra.0+0xb0>
 8004df2:	d101      	bne.n	8004df8 <_strtoul_l.isra.0+0x88>
 8004df4:	45a1      	cmp	r9, r4
 8004df6:	db13      	blt.n	8004e20 <_strtoul_l.isra.0+0xb0>
 8004df8:	fb00 4003 	mla	r0, r0, r3, r4
 8004dfc:	2601      	movs	r6, #1
 8004dfe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004e02:	e7e9      	b.n	8004dd8 <_strtoul_l.isra.0+0x68>
 8004e04:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8004e08:	f1bc 0f19 	cmp.w	ip, #25
 8004e0c:	d801      	bhi.n	8004e12 <_strtoul_l.isra.0+0xa2>
 8004e0e:	3c37      	subs	r4, #55	@ 0x37
 8004e10:	e7e8      	b.n	8004de4 <_strtoul_l.isra.0+0x74>
 8004e12:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8004e16:	f1bc 0f19 	cmp.w	ip, #25
 8004e1a:	d804      	bhi.n	8004e26 <_strtoul_l.isra.0+0xb6>
 8004e1c:	3c57      	subs	r4, #87	@ 0x57
 8004e1e:	e7e1      	b.n	8004de4 <_strtoul_l.isra.0+0x74>
 8004e20:	f04f 36ff 	mov.w	r6, #4294967295
 8004e24:	e7eb      	b.n	8004dfe <_strtoul_l.isra.0+0x8e>
 8004e26:	1c73      	adds	r3, r6, #1
 8004e28:	d106      	bne.n	8004e38 <_strtoul_l.isra.0+0xc8>
 8004e2a:	2322      	movs	r3, #34	@ 0x22
 8004e2c:	f8ce 3000 	str.w	r3, [lr]
 8004e30:	4630      	mov	r0, r6
 8004e32:	b932      	cbnz	r2, 8004e42 <_strtoul_l.isra.0+0xd2>
 8004e34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004e38:	b107      	cbz	r7, 8004e3c <_strtoul_l.isra.0+0xcc>
 8004e3a:	4240      	negs	r0, r0
 8004e3c:	2a00      	cmp	r2, #0
 8004e3e:	d0f9      	beq.n	8004e34 <_strtoul_l.isra.0+0xc4>
 8004e40:	b106      	cbz	r6, 8004e44 <_strtoul_l.isra.0+0xd4>
 8004e42:	1e69      	subs	r1, r5, #1
 8004e44:	6011      	str	r1, [r2, #0]
 8004e46:	e7f5      	b.n	8004e34 <_strtoul_l.isra.0+0xc4>
 8004e48:	08004f10 	.word	0x08004f10

08004e4c <_strtoul_r>:
 8004e4c:	f7ff bf90 	b.w	8004d70 <_strtoul_l.isra.0>

08004e50 <_malloc_usable_size_r>:
 8004e50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e54:	1f18      	subs	r0, r3, #4
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	bfbc      	itt	lt
 8004e5a:	580b      	ldrlt	r3, [r1, r0]
 8004e5c:	18c0      	addlt	r0, r0, r3
 8004e5e:	4770      	bx	lr

08004e60 <_init>:
 8004e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e62:	bf00      	nop
 8004e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e66:	bc08      	pop	{r3}
 8004e68:	469e      	mov	lr, r3
 8004e6a:	4770      	bx	lr

08004e6c <_fini>:
 8004e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e6e:	bf00      	nop
 8004e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e72:	bc08      	pop	{r3}
 8004e74:	469e      	mov	lr, r3
 8004e76:	4770      	bx	lr
