// Seed: 3849886585
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output uwire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = (1) == 1;
  module_2 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_3,
      id_1,
      id_6,
      id_5,
      id_3,
      id_6,
      id_6,
      id_6,
      id_6,
      id_1,
      id_4
  );
endmodule
module module_1;
  uwire id_1 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge 1'h0) begin : LABEL_0
    $unsigned(38);
    ;
  end
endmodule
