
AnalogMUX.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001f50  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000010  00800060  00001f50  00001fc4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00001bf0  00000000  00000000  00001fd4  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000fbb  00000000  00000000  00003bc4  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  00004b7f  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  00004cbf  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  00004e2f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  00006a78  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  00007963  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  00008710  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  00008870  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  00008afd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  000092cb  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 e5       	ldi	r30, 0x50	; 80
      68:	ff e1       	ldi	r31, 0x1F	; 31
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 37       	cpi	r26, 0x70	; 112
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 f8 0c 	call	0x19f0	; 0x19f0 <main>
      7a:	0c 94 a6 0f 	jmp	0x1f4c	; 0x1f4c <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 2a 0f 	jmp	0x1e54	; 0x1e54 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a7 e6       	ldi	r26, 0x67	; 103
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 46 0f 	jmp	0x1e8c	; 0x1e8c <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 36 0f 	jmp	0x1e6c	; 0x1e6c <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 52 0f 	jmp	0x1ea4	; 0x1ea4 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 36 0f 	jmp	0x1e6c	; 0x1e6c <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 52 0f 	jmp	0x1ea4	; 0x1ea4 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 2a 0f 	jmp	0x1e54	; 0x1e54 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	87 e6       	ldi	r24, 0x67	; 103
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 46 0f 	jmp	0x1e8c	; 0x1e8c <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 36 0f 	jmp	0x1e6c	; 0x1e6c <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 52 0f 	jmp	0x1ea4	; 0x1ea4 <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 36 0f 	jmp	0x1e6c	; 0x1e6c <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 52 0f 	jmp	0x1ea4	; 0x1ea4 <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 36 0f 	jmp	0x1e6c	; 0x1e6c <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 52 0f 	jmp	0x1ea4	; 0x1ea4 <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 3a 0f 	jmp	0x1e74	; 0x1e74 <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 56 0f 	jmp	0x1eac	; 0x1eac <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__stack+0x103>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__stack+0xfd>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__stack+0x107>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__stack+0x9f>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__stack+0x1>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__stack+0x55>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__stack+0x11>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__stack+0x9>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__stack+0x1f>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__stack+0x49>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__stack+0x79>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__stack+0x81>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__stack+0x99>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__stack+0xed>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__stack+0xfd>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__stack+0xcf>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__stack+0xdf>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__stack+0xd7>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0xed>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__stack+0xef>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__stack+0x107>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <Globle_Intrrupt_Enable>:
#include"../../UTILS/BIT_MATH.h"
#include "GIE_INTERFACE.h"
#include"GIE_REG.h"


void Globle_Intrrupt_Enable(){
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	cd b7       	in	r28, 0x3d	; 61
     b3c:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(SREG_REG,7);
     b3e:	af e5       	ldi	r26, 0x5F	; 95
     b40:	b0 e0       	ldi	r27, 0x00	; 0
     b42:	ef e5       	ldi	r30, 0x5F	; 95
     b44:	f0 e0       	ldi	r31, 0x00	; 0
     b46:	80 81       	ld	r24, Z
     b48:	80 68       	ori	r24, 0x80	; 128
     b4a:	8c 93       	st	X, r24

}
     b4c:	cf 91       	pop	r28
     b4e:	df 91       	pop	r29
     b50:	08 95       	ret

00000b52 <Globle_Intrrupt_Disable>:

void Globle_Intrrupt_Disable(){
     b52:	df 93       	push	r29
     b54:	cf 93       	push	r28
     b56:	cd b7       	in	r28, 0x3d	; 61
     b58:	de b7       	in	r29, 0x3e	; 62
    CLR_BIT(SREG_REG,7);
     b5a:	af e5       	ldi	r26, 0x5F	; 95
     b5c:	b0 e0       	ldi	r27, 0x00	; 0
     b5e:	ef e5       	ldi	r30, 0x5F	; 95
     b60:	f0 e0       	ldi	r31, 0x00	; 0
     b62:	80 81       	ld	r24, Z
     b64:	8f 77       	andi	r24, 0x7F	; 127
     b66:	8c 93       	st	X, r24

}
     b68:	cf 91       	pop	r28
     b6a:	df 91       	pop	r29
     b6c:	08 95       	ret

00000b6e <DIO_SetPin_Value>:
 */
#include "DIO_INTERFACE.H"



void DIO_SetPin_Value(u8 u8_port, u8 u8_pin, u8 value) {
     b6e:	df 93       	push	r29
     b70:	cf 93       	push	r28
     b72:	cd b7       	in	r28, 0x3d	; 61
     b74:	de b7       	in	r29, 0x3e	; 62
     b76:	27 97       	sbiw	r28, 0x07	; 7
     b78:	0f b6       	in	r0, 0x3f	; 63
     b7a:	f8 94       	cli
     b7c:	de bf       	out	0x3e, r29	; 62
     b7e:	0f be       	out	0x3f, r0	; 63
     b80:	cd bf       	out	0x3d, r28	; 61
     b82:	89 83       	std	Y+1, r24	; 0x01
     b84:	6a 83       	std	Y+2, r22	; 0x02
     b86:	4b 83       	std	Y+3, r20	; 0x03
	if (value == HIGH) {
     b88:	8b 81       	ldd	r24, Y+3	; 0x03
     b8a:	81 30       	cpi	r24, 0x01	; 1
     b8c:	09 f0       	breq	.+2      	; 0xb90 <DIO_SetPin_Value+0x22>
     b8e:	6f c0       	rjmp	.+222    	; 0xc6e <DIO_SetPin_Value+0x100>
		switch (u8_port) {
     b90:	89 81       	ldd	r24, Y+1	; 0x01
     b92:	28 2f       	mov	r18, r24
     b94:	30 e0       	ldi	r19, 0x00	; 0
     b96:	3f 83       	std	Y+7, r19	; 0x07
     b98:	2e 83       	std	Y+6, r18	; 0x06
     b9a:	8e 81       	ldd	r24, Y+6	; 0x06
     b9c:	9f 81       	ldd	r25, Y+7	; 0x07
     b9e:	81 30       	cpi	r24, 0x01	; 1
     ba0:	91 05       	cpc	r25, r1
     ba2:	49 f1       	breq	.+82     	; 0xbf6 <DIO_SetPin_Value+0x88>
     ba4:	2e 81       	ldd	r18, Y+6	; 0x06
     ba6:	3f 81       	ldd	r19, Y+7	; 0x07
     ba8:	22 30       	cpi	r18, 0x02	; 2
     baa:	31 05       	cpc	r19, r1
     bac:	2c f4       	brge	.+10     	; 0xbb8 <DIO_SetPin_Value+0x4a>
     bae:	8e 81       	ldd	r24, Y+6	; 0x06
     bb0:	9f 81       	ldd	r25, Y+7	; 0x07
     bb2:	00 97       	sbiw	r24, 0x00	; 0
     bb4:	61 f0       	breq	.+24     	; 0xbce <DIO_SetPin_Value+0x60>
     bb6:	d2 c0       	rjmp	.+420    	; 0xd5c <DIO_SetPin_Value+0x1ee>
     bb8:	2e 81       	ldd	r18, Y+6	; 0x06
     bba:	3f 81       	ldd	r19, Y+7	; 0x07
     bbc:	22 30       	cpi	r18, 0x02	; 2
     bbe:	31 05       	cpc	r19, r1
     bc0:	71 f1       	breq	.+92     	; 0xc1e <DIO_SetPin_Value+0xb0>
     bc2:	8e 81       	ldd	r24, Y+6	; 0x06
     bc4:	9f 81       	ldd	r25, Y+7	; 0x07
     bc6:	83 30       	cpi	r24, 0x03	; 3
     bc8:	91 05       	cpc	r25, r1
     bca:	e9 f1       	breq	.+122    	; 0xc46 <DIO_SetPin_Value+0xd8>
     bcc:	c7 c0       	rjmp	.+398    	; 0xd5c <DIO_SetPin_Value+0x1ee>
		case GroupA:
			SET_BIT(PORTA_REG, u8_pin);
     bce:	ab e3       	ldi	r26, 0x3B	; 59
     bd0:	b0 e0       	ldi	r27, 0x00	; 0
     bd2:	eb e3       	ldi	r30, 0x3B	; 59
     bd4:	f0 e0       	ldi	r31, 0x00	; 0
     bd6:	80 81       	ld	r24, Z
     bd8:	48 2f       	mov	r20, r24
     bda:	8a 81       	ldd	r24, Y+2	; 0x02
     bdc:	28 2f       	mov	r18, r24
     bde:	30 e0       	ldi	r19, 0x00	; 0
     be0:	81 e0       	ldi	r24, 0x01	; 1
     be2:	90 e0       	ldi	r25, 0x00	; 0
     be4:	02 2e       	mov	r0, r18
     be6:	02 c0       	rjmp	.+4      	; 0xbec <DIO_SetPin_Value+0x7e>
     be8:	88 0f       	add	r24, r24
     bea:	99 1f       	adc	r25, r25
     bec:	0a 94       	dec	r0
     bee:	e2 f7       	brpl	.-8      	; 0xbe8 <DIO_SetPin_Value+0x7a>
     bf0:	84 2b       	or	r24, r20
     bf2:	8c 93       	st	X, r24
     bf4:	b3 c0       	rjmp	.+358    	; 0xd5c <DIO_SetPin_Value+0x1ee>
			break;
		case GroupB:
			SET_BIT(PORTB_REG, u8_pin);
     bf6:	a8 e3       	ldi	r26, 0x38	; 56
     bf8:	b0 e0       	ldi	r27, 0x00	; 0
     bfa:	e8 e3       	ldi	r30, 0x38	; 56
     bfc:	f0 e0       	ldi	r31, 0x00	; 0
     bfe:	80 81       	ld	r24, Z
     c00:	48 2f       	mov	r20, r24
     c02:	8a 81       	ldd	r24, Y+2	; 0x02
     c04:	28 2f       	mov	r18, r24
     c06:	30 e0       	ldi	r19, 0x00	; 0
     c08:	81 e0       	ldi	r24, 0x01	; 1
     c0a:	90 e0       	ldi	r25, 0x00	; 0
     c0c:	02 2e       	mov	r0, r18
     c0e:	02 c0       	rjmp	.+4      	; 0xc14 <DIO_SetPin_Value+0xa6>
     c10:	88 0f       	add	r24, r24
     c12:	99 1f       	adc	r25, r25
     c14:	0a 94       	dec	r0
     c16:	e2 f7       	brpl	.-8      	; 0xc10 <DIO_SetPin_Value+0xa2>
     c18:	84 2b       	or	r24, r20
     c1a:	8c 93       	st	X, r24
     c1c:	9f c0       	rjmp	.+318    	; 0xd5c <DIO_SetPin_Value+0x1ee>
			break;
		case GroupC:
			SET_BIT(PORTC_REG, u8_pin);
     c1e:	a5 e3       	ldi	r26, 0x35	; 53
     c20:	b0 e0       	ldi	r27, 0x00	; 0
     c22:	e5 e3       	ldi	r30, 0x35	; 53
     c24:	f0 e0       	ldi	r31, 0x00	; 0
     c26:	80 81       	ld	r24, Z
     c28:	48 2f       	mov	r20, r24
     c2a:	8a 81       	ldd	r24, Y+2	; 0x02
     c2c:	28 2f       	mov	r18, r24
     c2e:	30 e0       	ldi	r19, 0x00	; 0
     c30:	81 e0       	ldi	r24, 0x01	; 1
     c32:	90 e0       	ldi	r25, 0x00	; 0
     c34:	02 2e       	mov	r0, r18
     c36:	02 c0       	rjmp	.+4      	; 0xc3c <DIO_SetPin_Value+0xce>
     c38:	88 0f       	add	r24, r24
     c3a:	99 1f       	adc	r25, r25
     c3c:	0a 94       	dec	r0
     c3e:	e2 f7       	brpl	.-8      	; 0xc38 <DIO_SetPin_Value+0xca>
     c40:	84 2b       	or	r24, r20
     c42:	8c 93       	st	X, r24
     c44:	8b c0       	rjmp	.+278    	; 0xd5c <DIO_SetPin_Value+0x1ee>
			break;
		case GroupD:
			SET_BIT(PORTD_REG, u8_pin);
     c46:	a2 e3       	ldi	r26, 0x32	; 50
     c48:	b0 e0       	ldi	r27, 0x00	; 0
     c4a:	e2 e3       	ldi	r30, 0x32	; 50
     c4c:	f0 e0       	ldi	r31, 0x00	; 0
     c4e:	80 81       	ld	r24, Z
     c50:	48 2f       	mov	r20, r24
     c52:	8a 81       	ldd	r24, Y+2	; 0x02
     c54:	28 2f       	mov	r18, r24
     c56:	30 e0       	ldi	r19, 0x00	; 0
     c58:	81 e0       	ldi	r24, 0x01	; 1
     c5a:	90 e0       	ldi	r25, 0x00	; 0
     c5c:	02 2e       	mov	r0, r18
     c5e:	02 c0       	rjmp	.+4      	; 0xc64 <DIO_SetPin_Value+0xf6>
     c60:	88 0f       	add	r24, r24
     c62:	99 1f       	adc	r25, r25
     c64:	0a 94       	dec	r0
     c66:	e2 f7       	brpl	.-8      	; 0xc60 <DIO_SetPin_Value+0xf2>
     c68:	84 2b       	or	r24, r20
     c6a:	8c 93       	st	X, r24
     c6c:	77 c0       	rjmp	.+238    	; 0xd5c <DIO_SetPin_Value+0x1ee>
			break;

		}

	}
	else if (value == LOW) {
     c6e:	8b 81       	ldd	r24, Y+3	; 0x03
     c70:	88 23       	and	r24, r24
     c72:	09 f0       	breq	.+2      	; 0xc76 <DIO_SetPin_Value+0x108>
     c74:	73 c0       	rjmp	.+230    	; 0xd5c <DIO_SetPin_Value+0x1ee>
		switch (u8_port) {
     c76:	89 81       	ldd	r24, Y+1	; 0x01
     c78:	28 2f       	mov	r18, r24
     c7a:	30 e0       	ldi	r19, 0x00	; 0
     c7c:	3d 83       	std	Y+5, r19	; 0x05
     c7e:	2c 83       	std	Y+4, r18	; 0x04
     c80:	8c 81       	ldd	r24, Y+4	; 0x04
     c82:	9d 81       	ldd	r25, Y+5	; 0x05
     c84:	81 30       	cpi	r24, 0x01	; 1
     c86:	91 05       	cpc	r25, r1
     c88:	59 f1       	breq	.+86     	; 0xce0 <DIO_SetPin_Value+0x172>
     c8a:	2c 81       	ldd	r18, Y+4	; 0x04
     c8c:	3d 81       	ldd	r19, Y+5	; 0x05
     c8e:	22 30       	cpi	r18, 0x02	; 2
     c90:	31 05       	cpc	r19, r1
     c92:	2c f4       	brge	.+10     	; 0xc9e <DIO_SetPin_Value+0x130>
     c94:	8c 81       	ldd	r24, Y+4	; 0x04
     c96:	9d 81       	ldd	r25, Y+5	; 0x05
     c98:	00 97       	sbiw	r24, 0x00	; 0
     c9a:	69 f0       	breq	.+26     	; 0xcb6 <DIO_SetPin_Value+0x148>
     c9c:	5f c0       	rjmp	.+190    	; 0xd5c <DIO_SetPin_Value+0x1ee>
     c9e:	2c 81       	ldd	r18, Y+4	; 0x04
     ca0:	3d 81       	ldd	r19, Y+5	; 0x05
     ca2:	22 30       	cpi	r18, 0x02	; 2
     ca4:	31 05       	cpc	r19, r1
     ca6:	89 f1       	breq	.+98     	; 0xd0a <DIO_SetPin_Value+0x19c>
     ca8:	8c 81       	ldd	r24, Y+4	; 0x04
     caa:	9d 81       	ldd	r25, Y+5	; 0x05
     cac:	83 30       	cpi	r24, 0x03	; 3
     cae:	91 05       	cpc	r25, r1
     cb0:	09 f4       	brne	.+2      	; 0xcb4 <DIO_SetPin_Value+0x146>
     cb2:	40 c0       	rjmp	.+128    	; 0xd34 <DIO_SetPin_Value+0x1c6>
     cb4:	53 c0       	rjmp	.+166    	; 0xd5c <DIO_SetPin_Value+0x1ee>
		case GroupA:
			CLR_BIT(PORTA_REG, u8_pin);
     cb6:	ab e3       	ldi	r26, 0x3B	; 59
     cb8:	b0 e0       	ldi	r27, 0x00	; 0
     cba:	eb e3       	ldi	r30, 0x3B	; 59
     cbc:	f0 e0       	ldi	r31, 0x00	; 0
     cbe:	80 81       	ld	r24, Z
     cc0:	48 2f       	mov	r20, r24
     cc2:	8a 81       	ldd	r24, Y+2	; 0x02
     cc4:	28 2f       	mov	r18, r24
     cc6:	30 e0       	ldi	r19, 0x00	; 0
     cc8:	81 e0       	ldi	r24, 0x01	; 1
     cca:	90 e0       	ldi	r25, 0x00	; 0
     ccc:	02 2e       	mov	r0, r18
     cce:	02 c0       	rjmp	.+4      	; 0xcd4 <DIO_SetPin_Value+0x166>
     cd0:	88 0f       	add	r24, r24
     cd2:	99 1f       	adc	r25, r25
     cd4:	0a 94       	dec	r0
     cd6:	e2 f7       	brpl	.-8      	; 0xcd0 <DIO_SetPin_Value+0x162>
     cd8:	80 95       	com	r24
     cda:	84 23       	and	r24, r20
     cdc:	8c 93       	st	X, r24
     cde:	3e c0       	rjmp	.+124    	; 0xd5c <DIO_SetPin_Value+0x1ee>
			break;
		case GroupB:
			CLR_BIT(PORTB_REG, u8_pin);
     ce0:	a8 e3       	ldi	r26, 0x38	; 56
     ce2:	b0 e0       	ldi	r27, 0x00	; 0
     ce4:	e8 e3       	ldi	r30, 0x38	; 56
     ce6:	f0 e0       	ldi	r31, 0x00	; 0
     ce8:	80 81       	ld	r24, Z
     cea:	48 2f       	mov	r20, r24
     cec:	8a 81       	ldd	r24, Y+2	; 0x02
     cee:	28 2f       	mov	r18, r24
     cf0:	30 e0       	ldi	r19, 0x00	; 0
     cf2:	81 e0       	ldi	r24, 0x01	; 1
     cf4:	90 e0       	ldi	r25, 0x00	; 0
     cf6:	02 2e       	mov	r0, r18
     cf8:	02 c0       	rjmp	.+4      	; 0xcfe <DIO_SetPin_Value+0x190>
     cfa:	88 0f       	add	r24, r24
     cfc:	99 1f       	adc	r25, r25
     cfe:	0a 94       	dec	r0
     d00:	e2 f7       	brpl	.-8      	; 0xcfa <DIO_SetPin_Value+0x18c>
     d02:	80 95       	com	r24
     d04:	84 23       	and	r24, r20
     d06:	8c 93       	st	X, r24
     d08:	29 c0       	rjmp	.+82     	; 0xd5c <DIO_SetPin_Value+0x1ee>
			break;
		case GroupC:
			CLR_BIT(PORTC_REG, u8_pin);
     d0a:	a5 e3       	ldi	r26, 0x35	; 53
     d0c:	b0 e0       	ldi	r27, 0x00	; 0
     d0e:	e5 e3       	ldi	r30, 0x35	; 53
     d10:	f0 e0       	ldi	r31, 0x00	; 0
     d12:	80 81       	ld	r24, Z
     d14:	48 2f       	mov	r20, r24
     d16:	8a 81       	ldd	r24, Y+2	; 0x02
     d18:	28 2f       	mov	r18, r24
     d1a:	30 e0       	ldi	r19, 0x00	; 0
     d1c:	81 e0       	ldi	r24, 0x01	; 1
     d1e:	90 e0       	ldi	r25, 0x00	; 0
     d20:	02 2e       	mov	r0, r18
     d22:	02 c0       	rjmp	.+4      	; 0xd28 <DIO_SetPin_Value+0x1ba>
     d24:	88 0f       	add	r24, r24
     d26:	99 1f       	adc	r25, r25
     d28:	0a 94       	dec	r0
     d2a:	e2 f7       	brpl	.-8      	; 0xd24 <DIO_SetPin_Value+0x1b6>
     d2c:	80 95       	com	r24
     d2e:	84 23       	and	r24, r20
     d30:	8c 93       	st	X, r24
     d32:	14 c0       	rjmp	.+40     	; 0xd5c <DIO_SetPin_Value+0x1ee>
			break;
		case GroupD:
			CLR_BIT(PORTD_REG, u8_pin);
     d34:	a2 e3       	ldi	r26, 0x32	; 50
     d36:	b0 e0       	ldi	r27, 0x00	; 0
     d38:	e2 e3       	ldi	r30, 0x32	; 50
     d3a:	f0 e0       	ldi	r31, 0x00	; 0
     d3c:	80 81       	ld	r24, Z
     d3e:	48 2f       	mov	r20, r24
     d40:	8a 81       	ldd	r24, Y+2	; 0x02
     d42:	28 2f       	mov	r18, r24
     d44:	30 e0       	ldi	r19, 0x00	; 0
     d46:	81 e0       	ldi	r24, 0x01	; 1
     d48:	90 e0       	ldi	r25, 0x00	; 0
     d4a:	02 2e       	mov	r0, r18
     d4c:	02 c0       	rjmp	.+4      	; 0xd52 <DIO_SetPin_Value+0x1e4>
     d4e:	88 0f       	add	r24, r24
     d50:	99 1f       	adc	r25, r25
     d52:	0a 94       	dec	r0
     d54:	e2 f7       	brpl	.-8      	; 0xd4e <DIO_SetPin_Value+0x1e0>
     d56:	80 95       	com	r24
     d58:	84 23       	and	r24, r20
     d5a:	8c 93       	st	X, r24
			break;
		}
	}
}
     d5c:	27 96       	adiw	r28, 0x07	; 7
     d5e:	0f b6       	in	r0, 0x3f	; 63
     d60:	f8 94       	cli
     d62:	de bf       	out	0x3e, r29	; 62
     d64:	0f be       	out	0x3f, r0	; 63
     d66:	cd bf       	out	0x3d, r28	; 61
     d68:	cf 91       	pop	r28
     d6a:	df 91       	pop	r29
     d6c:	08 95       	ret

00000d6e <DIO_SetPin_Direction>:





void DIO_SetPin_Direction(u8 u8_port, u8 u8_pin, u8 direction) {
     d6e:	df 93       	push	r29
     d70:	cf 93       	push	r28
     d72:	cd b7       	in	r28, 0x3d	; 61
     d74:	de b7       	in	r29, 0x3e	; 62
     d76:	27 97       	sbiw	r28, 0x07	; 7
     d78:	0f b6       	in	r0, 0x3f	; 63
     d7a:	f8 94       	cli
     d7c:	de bf       	out	0x3e, r29	; 62
     d7e:	0f be       	out	0x3f, r0	; 63
     d80:	cd bf       	out	0x3d, r28	; 61
     d82:	89 83       	std	Y+1, r24	; 0x01
     d84:	6a 83       	std	Y+2, r22	; 0x02
     d86:	4b 83       	std	Y+3, r20	; 0x03
	if (direction == OUTPUT) {
     d88:	8b 81       	ldd	r24, Y+3	; 0x03
     d8a:	81 30       	cpi	r24, 0x01	; 1
     d8c:	09 f0       	breq	.+2      	; 0xd90 <DIO_SetPin_Direction+0x22>
     d8e:	6f c0       	rjmp	.+222    	; 0xe6e <DIO_SetPin_Direction+0x100>
		switch (u8_port) {
     d90:	89 81       	ldd	r24, Y+1	; 0x01
     d92:	28 2f       	mov	r18, r24
     d94:	30 e0       	ldi	r19, 0x00	; 0
     d96:	3f 83       	std	Y+7, r19	; 0x07
     d98:	2e 83       	std	Y+6, r18	; 0x06
     d9a:	8e 81       	ldd	r24, Y+6	; 0x06
     d9c:	9f 81       	ldd	r25, Y+7	; 0x07
     d9e:	81 30       	cpi	r24, 0x01	; 1
     da0:	91 05       	cpc	r25, r1
     da2:	49 f1       	breq	.+82     	; 0xdf6 <DIO_SetPin_Direction+0x88>
     da4:	2e 81       	ldd	r18, Y+6	; 0x06
     da6:	3f 81       	ldd	r19, Y+7	; 0x07
     da8:	22 30       	cpi	r18, 0x02	; 2
     daa:	31 05       	cpc	r19, r1
     dac:	2c f4       	brge	.+10     	; 0xdb8 <DIO_SetPin_Direction+0x4a>
     dae:	8e 81       	ldd	r24, Y+6	; 0x06
     db0:	9f 81       	ldd	r25, Y+7	; 0x07
     db2:	00 97       	sbiw	r24, 0x00	; 0
     db4:	61 f0       	breq	.+24     	; 0xdce <DIO_SetPin_Direction+0x60>
     db6:	d2 c0       	rjmp	.+420    	; 0xf5c <DIO_SetPin_Direction+0x1ee>
     db8:	2e 81       	ldd	r18, Y+6	; 0x06
     dba:	3f 81       	ldd	r19, Y+7	; 0x07
     dbc:	22 30       	cpi	r18, 0x02	; 2
     dbe:	31 05       	cpc	r19, r1
     dc0:	71 f1       	breq	.+92     	; 0xe1e <DIO_SetPin_Direction+0xb0>
     dc2:	8e 81       	ldd	r24, Y+6	; 0x06
     dc4:	9f 81       	ldd	r25, Y+7	; 0x07
     dc6:	83 30       	cpi	r24, 0x03	; 3
     dc8:	91 05       	cpc	r25, r1
     dca:	e9 f1       	breq	.+122    	; 0xe46 <DIO_SetPin_Direction+0xd8>
     dcc:	c7 c0       	rjmp	.+398    	; 0xf5c <DIO_SetPin_Direction+0x1ee>
		case GroupA:
			SET_BIT(DDRA_REG, u8_pin);
     dce:	aa e3       	ldi	r26, 0x3A	; 58
     dd0:	b0 e0       	ldi	r27, 0x00	; 0
     dd2:	ea e3       	ldi	r30, 0x3A	; 58
     dd4:	f0 e0       	ldi	r31, 0x00	; 0
     dd6:	80 81       	ld	r24, Z
     dd8:	48 2f       	mov	r20, r24
     dda:	8a 81       	ldd	r24, Y+2	; 0x02
     ddc:	28 2f       	mov	r18, r24
     dde:	30 e0       	ldi	r19, 0x00	; 0
     de0:	81 e0       	ldi	r24, 0x01	; 1
     de2:	90 e0       	ldi	r25, 0x00	; 0
     de4:	02 2e       	mov	r0, r18
     de6:	02 c0       	rjmp	.+4      	; 0xdec <DIO_SetPin_Direction+0x7e>
     de8:	88 0f       	add	r24, r24
     dea:	99 1f       	adc	r25, r25
     dec:	0a 94       	dec	r0
     dee:	e2 f7       	brpl	.-8      	; 0xde8 <DIO_SetPin_Direction+0x7a>
     df0:	84 2b       	or	r24, r20
     df2:	8c 93       	st	X, r24
     df4:	b3 c0       	rjmp	.+358    	; 0xf5c <DIO_SetPin_Direction+0x1ee>
			break;
		case GroupB:
			SET_BIT(DDRB_REG, u8_pin);
     df6:	a7 e3       	ldi	r26, 0x37	; 55
     df8:	b0 e0       	ldi	r27, 0x00	; 0
     dfa:	e7 e3       	ldi	r30, 0x37	; 55
     dfc:	f0 e0       	ldi	r31, 0x00	; 0
     dfe:	80 81       	ld	r24, Z
     e00:	48 2f       	mov	r20, r24
     e02:	8a 81       	ldd	r24, Y+2	; 0x02
     e04:	28 2f       	mov	r18, r24
     e06:	30 e0       	ldi	r19, 0x00	; 0
     e08:	81 e0       	ldi	r24, 0x01	; 1
     e0a:	90 e0       	ldi	r25, 0x00	; 0
     e0c:	02 2e       	mov	r0, r18
     e0e:	02 c0       	rjmp	.+4      	; 0xe14 <DIO_SetPin_Direction+0xa6>
     e10:	88 0f       	add	r24, r24
     e12:	99 1f       	adc	r25, r25
     e14:	0a 94       	dec	r0
     e16:	e2 f7       	brpl	.-8      	; 0xe10 <DIO_SetPin_Direction+0xa2>
     e18:	84 2b       	or	r24, r20
     e1a:	8c 93       	st	X, r24
     e1c:	9f c0       	rjmp	.+318    	; 0xf5c <DIO_SetPin_Direction+0x1ee>
			break;
		case GroupC:
			SET_BIT(DDRC_REG, u8_pin);
     e1e:	a4 e3       	ldi	r26, 0x34	; 52
     e20:	b0 e0       	ldi	r27, 0x00	; 0
     e22:	e4 e3       	ldi	r30, 0x34	; 52
     e24:	f0 e0       	ldi	r31, 0x00	; 0
     e26:	80 81       	ld	r24, Z
     e28:	48 2f       	mov	r20, r24
     e2a:	8a 81       	ldd	r24, Y+2	; 0x02
     e2c:	28 2f       	mov	r18, r24
     e2e:	30 e0       	ldi	r19, 0x00	; 0
     e30:	81 e0       	ldi	r24, 0x01	; 1
     e32:	90 e0       	ldi	r25, 0x00	; 0
     e34:	02 2e       	mov	r0, r18
     e36:	02 c0       	rjmp	.+4      	; 0xe3c <DIO_SetPin_Direction+0xce>
     e38:	88 0f       	add	r24, r24
     e3a:	99 1f       	adc	r25, r25
     e3c:	0a 94       	dec	r0
     e3e:	e2 f7       	brpl	.-8      	; 0xe38 <DIO_SetPin_Direction+0xca>
     e40:	84 2b       	or	r24, r20
     e42:	8c 93       	st	X, r24
     e44:	8b c0       	rjmp	.+278    	; 0xf5c <DIO_SetPin_Direction+0x1ee>
			break;
		case GroupD:
			SET_BIT(DDRD_REG, u8_pin);
     e46:	a1 e3       	ldi	r26, 0x31	; 49
     e48:	b0 e0       	ldi	r27, 0x00	; 0
     e4a:	e1 e3       	ldi	r30, 0x31	; 49
     e4c:	f0 e0       	ldi	r31, 0x00	; 0
     e4e:	80 81       	ld	r24, Z
     e50:	48 2f       	mov	r20, r24
     e52:	8a 81       	ldd	r24, Y+2	; 0x02
     e54:	28 2f       	mov	r18, r24
     e56:	30 e0       	ldi	r19, 0x00	; 0
     e58:	81 e0       	ldi	r24, 0x01	; 1
     e5a:	90 e0       	ldi	r25, 0x00	; 0
     e5c:	02 2e       	mov	r0, r18
     e5e:	02 c0       	rjmp	.+4      	; 0xe64 <DIO_SetPin_Direction+0xf6>
     e60:	88 0f       	add	r24, r24
     e62:	99 1f       	adc	r25, r25
     e64:	0a 94       	dec	r0
     e66:	e2 f7       	brpl	.-8      	; 0xe60 <DIO_SetPin_Direction+0xf2>
     e68:	84 2b       	or	r24, r20
     e6a:	8c 93       	st	X, r24
     e6c:	77 c0       	rjmp	.+238    	; 0xf5c <DIO_SetPin_Direction+0x1ee>
			break;

		}

	}
	else if (direction == INPUT) {
     e6e:	8b 81       	ldd	r24, Y+3	; 0x03
     e70:	88 23       	and	r24, r24
     e72:	09 f0       	breq	.+2      	; 0xe76 <DIO_SetPin_Direction+0x108>
     e74:	73 c0       	rjmp	.+230    	; 0xf5c <DIO_SetPin_Direction+0x1ee>
		switch (u8_port) {
     e76:	89 81       	ldd	r24, Y+1	; 0x01
     e78:	28 2f       	mov	r18, r24
     e7a:	30 e0       	ldi	r19, 0x00	; 0
     e7c:	3d 83       	std	Y+5, r19	; 0x05
     e7e:	2c 83       	std	Y+4, r18	; 0x04
     e80:	8c 81       	ldd	r24, Y+4	; 0x04
     e82:	9d 81       	ldd	r25, Y+5	; 0x05
     e84:	81 30       	cpi	r24, 0x01	; 1
     e86:	91 05       	cpc	r25, r1
     e88:	59 f1       	breq	.+86     	; 0xee0 <DIO_SetPin_Direction+0x172>
     e8a:	2c 81       	ldd	r18, Y+4	; 0x04
     e8c:	3d 81       	ldd	r19, Y+5	; 0x05
     e8e:	22 30       	cpi	r18, 0x02	; 2
     e90:	31 05       	cpc	r19, r1
     e92:	2c f4       	brge	.+10     	; 0xe9e <DIO_SetPin_Direction+0x130>
     e94:	8c 81       	ldd	r24, Y+4	; 0x04
     e96:	9d 81       	ldd	r25, Y+5	; 0x05
     e98:	00 97       	sbiw	r24, 0x00	; 0
     e9a:	69 f0       	breq	.+26     	; 0xeb6 <DIO_SetPin_Direction+0x148>
     e9c:	5f c0       	rjmp	.+190    	; 0xf5c <DIO_SetPin_Direction+0x1ee>
     e9e:	2c 81       	ldd	r18, Y+4	; 0x04
     ea0:	3d 81       	ldd	r19, Y+5	; 0x05
     ea2:	22 30       	cpi	r18, 0x02	; 2
     ea4:	31 05       	cpc	r19, r1
     ea6:	89 f1       	breq	.+98     	; 0xf0a <DIO_SetPin_Direction+0x19c>
     ea8:	8c 81       	ldd	r24, Y+4	; 0x04
     eaa:	9d 81       	ldd	r25, Y+5	; 0x05
     eac:	83 30       	cpi	r24, 0x03	; 3
     eae:	91 05       	cpc	r25, r1
     eb0:	09 f4       	brne	.+2      	; 0xeb4 <DIO_SetPin_Direction+0x146>
     eb2:	40 c0       	rjmp	.+128    	; 0xf34 <DIO_SetPin_Direction+0x1c6>
     eb4:	53 c0       	rjmp	.+166    	; 0xf5c <DIO_SetPin_Direction+0x1ee>
		case GroupA:
			CLR_BIT(DDRA_REG, u8_pin);
     eb6:	aa e3       	ldi	r26, 0x3A	; 58
     eb8:	b0 e0       	ldi	r27, 0x00	; 0
     eba:	ea e3       	ldi	r30, 0x3A	; 58
     ebc:	f0 e0       	ldi	r31, 0x00	; 0
     ebe:	80 81       	ld	r24, Z
     ec0:	48 2f       	mov	r20, r24
     ec2:	8a 81       	ldd	r24, Y+2	; 0x02
     ec4:	28 2f       	mov	r18, r24
     ec6:	30 e0       	ldi	r19, 0x00	; 0
     ec8:	81 e0       	ldi	r24, 0x01	; 1
     eca:	90 e0       	ldi	r25, 0x00	; 0
     ecc:	02 2e       	mov	r0, r18
     ece:	02 c0       	rjmp	.+4      	; 0xed4 <DIO_SetPin_Direction+0x166>
     ed0:	88 0f       	add	r24, r24
     ed2:	99 1f       	adc	r25, r25
     ed4:	0a 94       	dec	r0
     ed6:	e2 f7       	brpl	.-8      	; 0xed0 <DIO_SetPin_Direction+0x162>
     ed8:	80 95       	com	r24
     eda:	84 23       	and	r24, r20
     edc:	8c 93       	st	X, r24
     ede:	3e c0       	rjmp	.+124    	; 0xf5c <DIO_SetPin_Direction+0x1ee>
			break;
		case GroupB:
			CLR_BIT(DDRB_REG, u8_pin);
     ee0:	a7 e3       	ldi	r26, 0x37	; 55
     ee2:	b0 e0       	ldi	r27, 0x00	; 0
     ee4:	e7 e3       	ldi	r30, 0x37	; 55
     ee6:	f0 e0       	ldi	r31, 0x00	; 0
     ee8:	80 81       	ld	r24, Z
     eea:	48 2f       	mov	r20, r24
     eec:	8a 81       	ldd	r24, Y+2	; 0x02
     eee:	28 2f       	mov	r18, r24
     ef0:	30 e0       	ldi	r19, 0x00	; 0
     ef2:	81 e0       	ldi	r24, 0x01	; 1
     ef4:	90 e0       	ldi	r25, 0x00	; 0
     ef6:	02 2e       	mov	r0, r18
     ef8:	02 c0       	rjmp	.+4      	; 0xefe <DIO_SetPin_Direction+0x190>
     efa:	88 0f       	add	r24, r24
     efc:	99 1f       	adc	r25, r25
     efe:	0a 94       	dec	r0
     f00:	e2 f7       	brpl	.-8      	; 0xefa <DIO_SetPin_Direction+0x18c>
     f02:	80 95       	com	r24
     f04:	84 23       	and	r24, r20
     f06:	8c 93       	st	X, r24
     f08:	29 c0       	rjmp	.+82     	; 0xf5c <DIO_SetPin_Direction+0x1ee>
			break;
		case GroupC:
			CLR_BIT(DDRC_REG, u8_pin);
     f0a:	a4 e3       	ldi	r26, 0x34	; 52
     f0c:	b0 e0       	ldi	r27, 0x00	; 0
     f0e:	e4 e3       	ldi	r30, 0x34	; 52
     f10:	f0 e0       	ldi	r31, 0x00	; 0
     f12:	80 81       	ld	r24, Z
     f14:	48 2f       	mov	r20, r24
     f16:	8a 81       	ldd	r24, Y+2	; 0x02
     f18:	28 2f       	mov	r18, r24
     f1a:	30 e0       	ldi	r19, 0x00	; 0
     f1c:	81 e0       	ldi	r24, 0x01	; 1
     f1e:	90 e0       	ldi	r25, 0x00	; 0
     f20:	02 2e       	mov	r0, r18
     f22:	02 c0       	rjmp	.+4      	; 0xf28 <DIO_SetPin_Direction+0x1ba>
     f24:	88 0f       	add	r24, r24
     f26:	99 1f       	adc	r25, r25
     f28:	0a 94       	dec	r0
     f2a:	e2 f7       	brpl	.-8      	; 0xf24 <DIO_SetPin_Direction+0x1b6>
     f2c:	80 95       	com	r24
     f2e:	84 23       	and	r24, r20
     f30:	8c 93       	st	X, r24
     f32:	14 c0       	rjmp	.+40     	; 0xf5c <DIO_SetPin_Direction+0x1ee>
			break;
		case GroupD:
			CLR_BIT(DDRD_REG, u8_pin);
     f34:	a1 e3       	ldi	r26, 0x31	; 49
     f36:	b0 e0       	ldi	r27, 0x00	; 0
     f38:	e1 e3       	ldi	r30, 0x31	; 49
     f3a:	f0 e0       	ldi	r31, 0x00	; 0
     f3c:	80 81       	ld	r24, Z
     f3e:	48 2f       	mov	r20, r24
     f40:	8a 81       	ldd	r24, Y+2	; 0x02
     f42:	28 2f       	mov	r18, r24
     f44:	30 e0       	ldi	r19, 0x00	; 0
     f46:	81 e0       	ldi	r24, 0x01	; 1
     f48:	90 e0       	ldi	r25, 0x00	; 0
     f4a:	02 2e       	mov	r0, r18
     f4c:	02 c0       	rjmp	.+4      	; 0xf52 <DIO_SetPin_Direction+0x1e4>
     f4e:	88 0f       	add	r24, r24
     f50:	99 1f       	adc	r25, r25
     f52:	0a 94       	dec	r0
     f54:	e2 f7       	brpl	.-8      	; 0xf4e <DIO_SetPin_Direction+0x1e0>
     f56:	80 95       	com	r24
     f58:	84 23       	and	r24, r20
     f5a:	8c 93       	st	X, r24
			break;
		}
	}
}
     f5c:	27 96       	adiw	r28, 0x07	; 7
     f5e:	0f b6       	in	r0, 0x3f	; 63
     f60:	f8 94       	cli
     f62:	de bf       	out	0x3e, r29	; 62
     f64:	0f be       	out	0x3f, r0	; 63
     f66:	cd bf       	out	0x3d, r28	; 61
     f68:	cf 91       	pop	r28
     f6a:	df 91       	pop	r29
     f6c:	08 95       	ret

00000f6e <DIO_SetPort_Value>:





void DIO_SetPort_Value(u8 u8_port,u8 value){
     f6e:	df 93       	push	r29
     f70:	cf 93       	push	r28
     f72:	00 d0       	rcall	.+0      	; 0xf74 <DIO_SetPort_Value+0x6>
     f74:	00 d0       	rcall	.+0      	; 0xf76 <DIO_SetPort_Value+0x8>
     f76:	cd b7       	in	r28, 0x3d	; 61
     f78:	de b7       	in	r29, 0x3e	; 62
     f7a:	89 83       	std	Y+1, r24	; 0x01
     f7c:	6a 83       	std	Y+2, r22	; 0x02
	switch(u8_port){
     f7e:	89 81       	ldd	r24, Y+1	; 0x01
     f80:	28 2f       	mov	r18, r24
     f82:	30 e0       	ldi	r19, 0x00	; 0
     f84:	3c 83       	std	Y+4, r19	; 0x04
     f86:	2b 83       	std	Y+3, r18	; 0x03
     f88:	8b 81       	ldd	r24, Y+3	; 0x03
     f8a:	9c 81       	ldd	r25, Y+4	; 0x04
     f8c:	81 30       	cpi	r24, 0x01	; 1
     f8e:	91 05       	cpc	r25, r1
     f90:	d1 f0       	breq	.+52     	; 0xfc6 <DIO_SetPort_Value+0x58>
     f92:	2b 81       	ldd	r18, Y+3	; 0x03
     f94:	3c 81       	ldd	r19, Y+4	; 0x04
     f96:	22 30       	cpi	r18, 0x02	; 2
     f98:	31 05       	cpc	r19, r1
     f9a:	2c f4       	brge	.+10     	; 0xfa6 <DIO_SetPort_Value+0x38>
     f9c:	8b 81       	ldd	r24, Y+3	; 0x03
     f9e:	9c 81       	ldd	r25, Y+4	; 0x04
     fa0:	00 97       	sbiw	r24, 0x00	; 0
     fa2:	61 f0       	breq	.+24     	; 0xfbc <DIO_SetPort_Value+0x4e>
     fa4:	1e c0       	rjmp	.+60     	; 0xfe2 <DIO_SetPort_Value+0x74>
     fa6:	2b 81       	ldd	r18, Y+3	; 0x03
     fa8:	3c 81       	ldd	r19, Y+4	; 0x04
     faa:	22 30       	cpi	r18, 0x02	; 2
     fac:	31 05       	cpc	r19, r1
     fae:	81 f0       	breq	.+32     	; 0xfd0 <DIO_SetPort_Value+0x62>
     fb0:	8b 81       	ldd	r24, Y+3	; 0x03
     fb2:	9c 81       	ldd	r25, Y+4	; 0x04
     fb4:	83 30       	cpi	r24, 0x03	; 3
     fb6:	91 05       	cpc	r25, r1
     fb8:	81 f0       	breq	.+32     	; 0xfda <DIO_SetPort_Value+0x6c>
     fba:	13 c0       	rjmp	.+38     	; 0xfe2 <DIO_SetPort_Value+0x74>
	case GroupA: PORTA_REG = value;break;
     fbc:	eb e3       	ldi	r30, 0x3B	; 59
     fbe:	f0 e0       	ldi	r31, 0x00	; 0
     fc0:	8a 81       	ldd	r24, Y+2	; 0x02
     fc2:	80 83       	st	Z, r24
     fc4:	0e c0       	rjmp	.+28     	; 0xfe2 <DIO_SetPort_Value+0x74>
	case GroupB: PORTB_REG = value;break;
     fc6:	e8 e3       	ldi	r30, 0x38	; 56
     fc8:	f0 e0       	ldi	r31, 0x00	; 0
     fca:	8a 81       	ldd	r24, Y+2	; 0x02
     fcc:	80 83       	st	Z, r24
     fce:	09 c0       	rjmp	.+18     	; 0xfe2 <DIO_SetPort_Value+0x74>
	case GroupC: PORTC_REG = value;break;
     fd0:	e5 e3       	ldi	r30, 0x35	; 53
     fd2:	f0 e0       	ldi	r31, 0x00	; 0
     fd4:	8a 81       	ldd	r24, Y+2	; 0x02
     fd6:	80 83       	st	Z, r24
     fd8:	04 c0       	rjmp	.+8      	; 0xfe2 <DIO_SetPort_Value+0x74>
	case GroupD: PORTD_REG = value;break;
     fda:	e2 e3       	ldi	r30, 0x32	; 50
     fdc:	f0 e0       	ldi	r31, 0x00	; 0
     fde:	8a 81       	ldd	r24, Y+2	; 0x02
     fe0:	80 83       	st	Z, r24

	}

}
     fe2:	0f 90       	pop	r0
     fe4:	0f 90       	pop	r0
     fe6:	0f 90       	pop	r0
     fe8:	0f 90       	pop	r0
     fea:	cf 91       	pop	r28
     fec:	df 91       	pop	r29
     fee:	08 95       	ret

00000ff0 <DIO_SetPort_Direction>:





void DIO_SetPort_Direction(u8 u8_port,u8 direction){
     ff0:	df 93       	push	r29
     ff2:	cf 93       	push	r28
     ff4:	00 d0       	rcall	.+0      	; 0xff6 <DIO_SetPort_Direction+0x6>
     ff6:	00 d0       	rcall	.+0      	; 0xff8 <DIO_SetPort_Direction+0x8>
     ff8:	cd b7       	in	r28, 0x3d	; 61
     ffa:	de b7       	in	r29, 0x3e	; 62
     ffc:	89 83       	std	Y+1, r24	; 0x01
     ffe:	6a 83       	std	Y+2, r22	; 0x02
	switch(u8_port){
    1000:	89 81       	ldd	r24, Y+1	; 0x01
    1002:	28 2f       	mov	r18, r24
    1004:	30 e0       	ldi	r19, 0x00	; 0
    1006:	3c 83       	std	Y+4, r19	; 0x04
    1008:	2b 83       	std	Y+3, r18	; 0x03
    100a:	8b 81       	ldd	r24, Y+3	; 0x03
    100c:	9c 81       	ldd	r25, Y+4	; 0x04
    100e:	81 30       	cpi	r24, 0x01	; 1
    1010:	91 05       	cpc	r25, r1
    1012:	d1 f0       	breq	.+52     	; 0x1048 <DIO_SetPort_Direction+0x58>
    1014:	2b 81       	ldd	r18, Y+3	; 0x03
    1016:	3c 81       	ldd	r19, Y+4	; 0x04
    1018:	22 30       	cpi	r18, 0x02	; 2
    101a:	31 05       	cpc	r19, r1
    101c:	2c f4       	brge	.+10     	; 0x1028 <DIO_SetPort_Direction+0x38>
    101e:	8b 81       	ldd	r24, Y+3	; 0x03
    1020:	9c 81       	ldd	r25, Y+4	; 0x04
    1022:	00 97       	sbiw	r24, 0x00	; 0
    1024:	61 f0       	breq	.+24     	; 0x103e <DIO_SetPort_Direction+0x4e>
    1026:	1e c0       	rjmp	.+60     	; 0x1064 <DIO_SetPort_Direction+0x74>
    1028:	2b 81       	ldd	r18, Y+3	; 0x03
    102a:	3c 81       	ldd	r19, Y+4	; 0x04
    102c:	22 30       	cpi	r18, 0x02	; 2
    102e:	31 05       	cpc	r19, r1
    1030:	81 f0       	breq	.+32     	; 0x1052 <DIO_SetPort_Direction+0x62>
    1032:	8b 81       	ldd	r24, Y+3	; 0x03
    1034:	9c 81       	ldd	r25, Y+4	; 0x04
    1036:	83 30       	cpi	r24, 0x03	; 3
    1038:	91 05       	cpc	r25, r1
    103a:	81 f0       	breq	.+32     	; 0x105c <DIO_SetPort_Direction+0x6c>
    103c:	13 c0       	rjmp	.+38     	; 0x1064 <DIO_SetPort_Direction+0x74>
	case GroupA: DDRA_REG = direction;break;
    103e:	ea e3       	ldi	r30, 0x3A	; 58
    1040:	f0 e0       	ldi	r31, 0x00	; 0
    1042:	8a 81       	ldd	r24, Y+2	; 0x02
    1044:	80 83       	st	Z, r24
    1046:	0e c0       	rjmp	.+28     	; 0x1064 <DIO_SetPort_Direction+0x74>
	case GroupB: DDRB_REG = direction;break;
    1048:	e7 e3       	ldi	r30, 0x37	; 55
    104a:	f0 e0       	ldi	r31, 0x00	; 0
    104c:	8a 81       	ldd	r24, Y+2	; 0x02
    104e:	80 83       	st	Z, r24
    1050:	09 c0       	rjmp	.+18     	; 0x1064 <DIO_SetPort_Direction+0x74>
	case GroupC: DDRC_REG = direction;break;
    1052:	e4 e3       	ldi	r30, 0x34	; 52
    1054:	f0 e0       	ldi	r31, 0x00	; 0
    1056:	8a 81       	ldd	r24, Y+2	; 0x02
    1058:	80 83       	st	Z, r24
    105a:	04 c0       	rjmp	.+8      	; 0x1064 <DIO_SetPort_Direction+0x74>
	case GroupD: DDRD_REG = direction;break;
    105c:	e1 e3       	ldi	r30, 0x31	; 49
    105e:	f0 e0       	ldi	r31, 0x00	; 0
    1060:	8a 81       	ldd	r24, Y+2	; 0x02
    1062:	80 83       	st	Z, r24

	}

}
    1064:	0f 90       	pop	r0
    1066:	0f 90       	pop	r0
    1068:	0f 90       	pop	r0
    106a:	0f 90       	pop	r0
    106c:	cf 91       	pop	r28
    106e:	df 91       	pop	r29
    1070:	08 95       	ret

00001072 <DIO_GetPinValue>:





u8 DIO_GetPinValue(u8 u8_port, u8 u8_pin){
    1072:	df 93       	push	r29
    1074:	cf 93       	push	r28
    1076:	00 d0       	rcall	.+0      	; 0x1078 <DIO_GetPinValue+0x6>
    1078:	00 d0       	rcall	.+0      	; 0x107a <DIO_GetPinValue+0x8>
    107a:	0f 92       	push	r0
    107c:	cd b7       	in	r28, 0x3d	; 61
    107e:	de b7       	in	r29, 0x3e	; 62
    1080:	8a 83       	std	Y+2, r24	; 0x02
    1082:	6b 83       	std	Y+3, r22	; 0x03
	u8 value = 0;
    1084:	19 82       	std	Y+1, r1	; 0x01
	switch(u8_port){
    1086:	8a 81       	ldd	r24, Y+2	; 0x02
    1088:	28 2f       	mov	r18, r24
    108a:	30 e0       	ldi	r19, 0x00	; 0
    108c:	3d 83       	std	Y+5, r19	; 0x05
    108e:	2c 83       	std	Y+4, r18	; 0x04
    1090:	4c 81       	ldd	r20, Y+4	; 0x04
    1092:	5d 81       	ldd	r21, Y+5	; 0x05
    1094:	41 30       	cpi	r20, 0x01	; 1
    1096:	51 05       	cpc	r21, r1
    1098:	41 f1       	breq	.+80     	; 0x10ea <DIO_GetPinValue+0x78>
    109a:	8c 81       	ldd	r24, Y+4	; 0x04
    109c:	9d 81       	ldd	r25, Y+5	; 0x05
    109e:	82 30       	cpi	r24, 0x02	; 2
    10a0:	91 05       	cpc	r25, r1
    10a2:	34 f4       	brge	.+12     	; 0x10b0 <DIO_GetPinValue+0x3e>
    10a4:	2c 81       	ldd	r18, Y+4	; 0x04
    10a6:	3d 81       	ldd	r19, Y+5	; 0x05
    10a8:	21 15       	cp	r18, r1
    10aa:	31 05       	cpc	r19, r1
    10ac:	61 f0       	breq	.+24     	; 0x10c6 <DIO_GetPinValue+0x54>
    10ae:	52 c0       	rjmp	.+164    	; 0x1154 <DIO_GetPinValue+0xe2>
    10b0:	4c 81       	ldd	r20, Y+4	; 0x04
    10b2:	5d 81       	ldd	r21, Y+5	; 0x05
    10b4:	42 30       	cpi	r20, 0x02	; 2
    10b6:	51 05       	cpc	r21, r1
    10b8:	51 f1       	breq	.+84     	; 0x110e <DIO_GetPinValue+0x9c>
    10ba:	8c 81       	ldd	r24, Y+4	; 0x04
    10bc:	9d 81       	ldd	r25, Y+5	; 0x05
    10be:	83 30       	cpi	r24, 0x03	; 3
    10c0:	91 05       	cpc	r25, r1
    10c2:	b9 f1       	breq	.+110    	; 0x1132 <DIO_GetPinValue+0xc0>
    10c4:	47 c0       	rjmp	.+142    	; 0x1154 <DIO_GetPinValue+0xe2>
	case GroupA:value = GET_BIT(PINA_REG,u8_pin);break;
    10c6:	e9 e3       	ldi	r30, 0x39	; 57
    10c8:	f0 e0       	ldi	r31, 0x00	; 0
    10ca:	80 81       	ld	r24, Z
    10cc:	28 2f       	mov	r18, r24
    10ce:	30 e0       	ldi	r19, 0x00	; 0
    10d0:	8b 81       	ldd	r24, Y+3	; 0x03
    10d2:	88 2f       	mov	r24, r24
    10d4:	90 e0       	ldi	r25, 0x00	; 0
    10d6:	a9 01       	movw	r20, r18
    10d8:	02 c0       	rjmp	.+4      	; 0x10de <DIO_GetPinValue+0x6c>
    10da:	55 95       	asr	r21
    10dc:	47 95       	ror	r20
    10de:	8a 95       	dec	r24
    10e0:	e2 f7       	brpl	.-8      	; 0x10da <DIO_GetPinValue+0x68>
    10e2:	ca 01       	movw	r24, r20
    10e4:	81 70       	andi	r24, 0x01	; 1
    10e6:	89 83       	std	Y+1, r24	; 0x01
    10e8:	35 c0       	rjmp	.+106    	; 0x1154 <DIO_GetPinValue+0xe2>
	case GroupB:value = GET_BIT(PINB_REG,u8_pin);break;
    10ea:	e6 e3       	ldi	r30, 0x36	; 54
    10ec:	f0 e0       	ldi	r31, 0x00	; 0
    10ee:	80 81       	ld	r24, Z
    10f0:	28 2f       	mov	r18, r24
    10f2:	30 e0       	ldi	r19, 0x00	; 0
    10f4:	8b 81       	ldd	r24, Y+3	; 0x03
    10f6:	88 2f       	mov	r24, r24
    10f8:	90 e0       	ldi	r25, 0x00	; 0
    10fa:	a9 01       	movw	r20, r18
    10fc:	02 c0       	rjmp	.+4      	; 0x1102 <DIO_GetPinValue+0x90>
    10fe:	55 95       	asr	r21
    1100:	47 95       	ror	r20
    1102:	8a 95       	dec	r24
    1104:	e2 f7       	brpl	.-8      	; 0x10fe <DIO_GetPinValue+0x8c>
    1106:	ca 01       	movw	r24, r20
    1108:	81 70       	andi	r24, 0x01	; 1
    110a:	89 83       	std	Y+1, r24	; 0x01
    110c:	23 c0       	rjmp	.+70     	; 0x1154 <DIO_GetPinValue+0xe2>
	case GroupC:value = GET_BIT(PINC_REG,u8_pin);break;
    110e:	e3 e3       	ldi	r30, 0x33	; 51
    1110:	f0 e0       	ldi	r31, 0x00	; 0
    1112:	80 81       	ld	r24, Z
    1114:	28 2f       	mov	r18, r24
    1116:	30 e0       	ldi	r19, 0x00	; 0
    1118:	8b 81       	ldd	r24, Y+3	; 0x03
    111a:	88 2f       	mov	r24, r24
    111c:	90 e0       	ldi	r25, 0x00	; 0
    111e:	a9 01       	movw	r20, r18
    1120:	02 c0       	rjmp	.+4      	; 0x1126 <DIO_GetPinValue+0xb4>
    1122:	55 95       	asr	r21
    1124:	47 95       	ror	r20
    1126:	8a 95       	dec	r24
    1128:	e2 f7       	brpl	.-8      	; 0x1122 <DIO_GetPinValue+0xb0>
    112a:	ca 01       	movw	r24, r20
    112c:	81 70       	andi	r24, 0x01	; 1
    112e:	89 83       	std	Y+1, r24	; 0x01
    1130:	11 c0       	rjmp	.+34     	; 0x1154 <DIO_GetPinValue+0xe2>
	case GroupD:value = GET_BIT(PIND_REG,u8_pin);break;
    1132:	e0 e3       	ldi	r30, 0x30	; 48
    1134:	f0 e0       	ldi	r31, 0x00	; 0
    1136:	80 81       	ld	r24, Z
    1138:	28 2f       	mov	r18, r24
    113a:	30 e0       	ldi	r19, 0x00	; 0
    113c:	8b 81       	ldd	r24, Y+3	; 0x03
    113e:	88 2f       	mov	r24, r24
    1140:	90 e0       	ldi	r25, 0x00	; 0
    1142:	a9 01       	movw	r20, r18
    1144:	02 c0       	rjmp	.+4      	; 0x114a <DIO_GetPinValue+0xd8>
    1146:	55 95       	asr	r21
    1148:	47 95       	ror	r20
    114a:	8a 95       	dec	r24
    114c:	e2 f7       	brpl	.-8      	; 0x1146 <DIO_GetPinValue+0xd4>
    114e:	ca 01       	movw	r24, r20
    1150:	81 70       	andi	r24, 0x01	; 1
    1152:	89 83       	std	Y+1, r24	; 0x01

	}
	return value;
    1154:	89 81       	ldd	r24, Y+1	; 0x01
}
    1156:	0f 90       	pop	r0
    1158:	0f 90       	pop	r0
    115a:	0f 90       	pop	r0
    115c:	0f 90       	pop	r0
    115e:	0f 90       	pop	r0
    1160:	cf 91       	pop	r28
    1162:	df 91       	pop	r29
    1164:	08 95       	ret

00001166 <ADC_init>:
#include"../../UTILS/STD_TYPES.h"
#include"../../UTILS/BIT_MATh.h"
#include "../ADC/ADC_INTERFACE.h"
#include "../ADC/ADC_REG.h"

void ADC_init(){
    1166:	df 93       	push	r29
    1168:	cf 93       	push	r28
    116a:	cd b7       	in	r28, 0x3d	; 61
    116c:	de b7       	in	r29, 0x3e	; 62
	//ADC Voltage Reference Selection to AVCC
	SET_BIT(ADMUX_REG,ADMUX_REFS0);
    116e:	a7 e2       	ldi	r26, 0x27	; 39
    1170:	b0 e0       	ldi	r27, 0x00	; 0
    1172:	e7 e2       	ldi	r30, 0x27	; 39
    1174:	f0 e0       	ldi	r31, 0x00	; 0
    1176:	80 81       	ld	r24, Z
    1178:	80 64       	ori	r24, 0x40	; 64
    117a:	8c 93       	st	X, r24
	CLR_BIT(ADMUX_REG,ADMUX_REFS1);
    117c:	a7 e2       	ldi	r26, 0x27	; 39
    117e:	b0 e0       	ldi	r27, 0x00	; 0
    1180:	e7 e2       	ldi	r30, 0x27	; 39
    1182:	f0 e0       	ldi	r31, 0x00	; 0
    1184:	80 81       	ld	r24, Z
    1186:	8f 77       	andi	r24, 0x7F	; 127
    1188:	8c 93       	st	X, r24

    //ADC left Adjust
	SET_BIT(ADMUX_REG,ADMUX_ADLAR);
    118a:	a7 e2       	ldi	r26, 0x27	; 39
    118c:	b0 e0       	ldi	r27, 0x00	; 0
    118e:	e7 e2       	ldi	r30, 0x27	; 39
    1190:	f0 e0       	ldi	r31, 0x00	; 0
    1192:	80 81       	ld	r24, Z
    1194:	80 62       	ori	r24, 0x20	; 32
    1196:	8c 93       	st	X, r24

	//ADC Prescaler Clock Selection to 128 (the slowest speed)
	SET_BIT(ADCSRA_REG,ADCSRA_ADPS0);
    1198:	a6 e2       	ldi	r26, 0x26	; 38
    119a:	b0 e0       	ldi	r27, 0x00	; 0
    119c:	e6 e2       	ldi	r30, 0x26	; 38
    119e:	f0 e0       	ldi	r31, 0x00	; 0
    11a0:	80 81       	ld	r24, Z
    11a2:	81 60       	ori	r24, 0x01	; 1
    11a4:	8c 93       	st	X, r24
	SET_BIT(ADCSRA_REG,ADCSRA_ADPS1);
    11a6:	a6 e2       	ldi	r26, 0x26	; 38
    11a8:	b0 e0       	ldi	r27, 0x00	; 0
    11aa:	e6 e2       	ldi	r30, 0x26	; 38
    11ac:	f0 e0       	ldi	r31, 0x00	; 0
    11ae:	80 81       	ld	r24, Z
    11b0:	82 60       	ori	r24, 0x02	; 2
    11b2:	8c 93       	st	X, r24
	SET_BIT(ADCSRA_REG,ADCSRA_ADPS2);
    11b4:	a6 e2       	ldi	r26, 0x26	; 38
    11b6:	b0 e0       	ldi	r27, 0x00	; 0
    11b8:	e6 e2       	ldi	r30, 0x26	; 38
    11ba:	f0 e0       	ldi	r31, 0x00	; 0
    11bc:	80 81       	ld	r24, Z
    11be:	84 60       	ori	r24, 0x04	; 4
    11c0:	8c 93       	st	X, r24

    //ADC Enable
	SET_BIT(ADCSRA_REG, ADCSRA_ADEN);
    11c2:	a6 e2       	ldi	r26, 0x26	; 38
    11c4:	b0 e0       	ldi	r27, 0x00	; 0
    11c6:	e6 e2       	ldi	r30, 0x26	; 38
    11c8:	f0 e0       	ldi	r31, 0x00	; 0
    11ca:	80 81       	ld	r24, Z
    11cc:	80 68       	ori	r24, 0x80	; 128
    11ce:	8c 93       	st	X, r24
}
    11d0:	cf 91       	pop	r28
    11d2:	df 91       	pop	r29
    11d4:	08 95       	ret

000011d6 <ADC_Read_Sych>:

u16 ADC_Read_Sych(u8 channel){
    11d6:	df 93       	push	r29
    11d8:	cf 93       	push	r28
    11da:	00 d0       	rcall	.+0      	; 0x11dc <ADC_Read_Sych+0x6>
    11dc:	00 d0       	rcall	.+0      	; 0x11de <ADC_Read_Sych+0x8>
    11de:	00 d0       	rcall	.+0      	; 0x11e0 <ADC_Read_Sych+0xa>
    11e0:	cd b7       	in	r28, 0x3d	; 61
    11e2:	de b7       	in	r29, 0x3e	; 62
    11e4:	8d 83       	std	Y+5, r24	; 0x05
	u32 time = 100000;
    11e6:	80 ea       	ldi	r24, 0xA0	; 160
    11e8:	96 e8       	ldi	r25, 0x86	; 134
    11ea:	9c 83       	std	Y+4, r25	; 0x04
    11ec:	8b 83       	std	Y+3, r24	; 0x03
	u32 cnt = 0;
    11ee:	1a 82       	std	Y+2, r1	; 0x02
    11f0:	19 82       	std	Y+1, r1	; 0x01
	//Channel Select
	ADMUX_REG &= 0b11100000;
    11f2:	a7 e2       	ldi	r26, 0x27	; 39
    11f4:	b0 e0       	ldi	r27, 0x00	; 0
    11f6:	e7 e2       	ldi	r30, 0x27	; 39
    11f8:	f0 e0       	ldi	r31, 0x00	; 0
    11fa:	80 81       	ld	r24, Z
    11fc:	80 7e       	andi	r24, 0xE0	; 224
    11fe:	8c 93       	st	X, r24
	ADMUX_REG |= channel;
    1200:	a7 e2       	ldi	r26, 0x27	; 39
    1202:	b0 e0       	ldi	r27, 0x00	; 0
    1204:	e7 e2       	ldi	r30, 0x27	; 39
    1206:	f0 e0       	ldi	r31, 0x00	; 0
    1208:	90 81       	ld	r25, Z
    120a:	8d 81       	ldd	r24, Y+5	; 0x05
    120c:	89 2b       	or	r24, r25
    120e:	8c 93       	st	X, r24

	//Start Conversion
	SET_BIT(ADCSRA_REG,ADCSRA_ADSC);
    1210:	a6 e2       	ldi	r26, 0x26	; 38
    1212:	b0 e0       	ldi	r27, 0x00	; 0
    1214:	e6 e2       	ldi	r30, 0x26	; 38
    1216:	f0 e0       	ldi	r31, 0x00	; 0
    1218:	80 81       	ld	r24, Z
    121a:	80 64       	ori	r24, 0x40	; 64
    121c:	8c 93       	st	X, r24
    121e:	05 c0       	rjmp	.+10     	; 0x122a <ADC_Read_Sych+0x54>

	while(GET_BIT(ADCSRA_REG,ADCSRA_ADIF)==0 || cnt != time){
		cnt++;
    1220:	89 81       	ldd	r24, Y+1	; 0x01
    1222:	9a 81       	ldd	r25, Y+2	; 0x02
    1224:	01 96       	adiw	r24, 0x01	; 1
    1226:	9a 83       	std	Y+2, r25	; 0x02
    1228:	89 83       	std	Y+1, r24	; 0x01
	ADMUX_REG |= channel;

	//Start Conversion
	SET_BIT(ADCSRA_REG,ADCSRA_ADSC);

	while(GET_BIT(ADCSRA_REG,ADCSRA_ADIF)==0 || cnt != time){
    122a:	e6 e2       	ldi	r30, 0x26	; 38
    122c:	f0 e0       	ldi	r31, 0x00	; 0
    122e:	80 81       	ld	r24, Z
    1230:	29 81       	ldd	r18, Y+1	; 0x01
    1232:	3a 81       	ldd	r19, Y+2	; 0x02
    1234:	8b 81       	ldd	r24, Y+3	; 0x03
    1236:	9c 81       	ldd	r25, Y+4	; 0x04
    1238:	28 17       	cp	r18, r24
    123a:	39 07       	cpc	r19, r25
    123c:	89 f7       	brne	.-30     	; 0x1220 <ADC_Read_Sych+0x4a>
		cnt++;
	}

	//Clear ADC Flag for the next conversion because No INTERRUPT is used
	SET_BIT(ADCSRA_REG,ADCSRA_ADIF);
    123e:	a6 e2       	ldi	r26, 0x26	; 38
    1240:	b0 e0       	ldi	r27, 0x00	; 0
    1242:	e6 e2       	ldi	r30, 0x26	; 38
    1244:	f0 e0       	ldi	r31, 0x00	; 0
    1246:	80 81       	ld	r24, Z
    1248:	80 61       	ori	r24, 0x10	; 16
    124a:	8c 93       	st	X, r24

	//Return the reading
    return ADCL_REG;
    124c:	e4 e2       	ldi	r30, 0x24	; 36
    124e:	f0 e0       	ldi	r31, 0x00	; 0
    1250:	80 81       	ld	r24, Z
    1252:	91 81       	ldd	r25, Z+1	; 0x01


}
    1254:	26 96       	adiw	r28, 0x06	; 6
    1256:	0f b6       	in	r0, 0x3f	; 63
    1258:	f8 94       	cli
    125a:	de bf       	out	0x3e, r29	; 62
    125c:	0f be       	out	0x3f, r0	; 63
    125e:	cd bf       	out	0x3d, r28	; 61
    1260:	cf 91       	pop	r28
    1262:	df 91       	pop	r29
    1264:	08 95       	ret

00001266 <Shift>:
#include"../../UTILS/STD_TYPES.h"
#include"../../UTILS/BIT_MATh.h"
#include "SHIFT_REGISTER_INTERFACE.h"
#include "../../MCAL/DIO/DIO_INTERFACE.h"

void Shift(u8 port,u8 latch_pin,u8 data_pin,u8 clk_pin,u16 binary){
    1266:	0f 93       	push	r16
    1268:	1f 93       	push	r17
    126a:	df 93       	push	r29
    126c:	cf 93       	push	r28
    126e:	cd b7       	in	r28, 0x3d	; 61
    1270:	de b7       	in	r29, 0x3e	; 62
    1272:	27 97       	sbiw	r28, 0x07	; 7
    1274:	0f b6       	in	r0, 0x3f	; 63
    1276:	f8 94       	cli
    1278:	de bf       	out	0x3e, r29	; 62
    127a:	0f be       	out	0x3f, r0	; 63
    127c:	cd bf       	out	0x3d, r28	; 61
    127e:	8a 83       	std	Y+2, r24	; 0x02
    1280:	6b 83       	std	Y+3, r22	; 0x03
    1282:	4c 83       	std	Y+4, r20	; 0x04
    1284:	2d 83       	std	Y+5, r18	; 0x05
    1286:	1f 83       	std	Y+7, r17	; 0x07
    1288:	0e 83       	std	Y+6, r16	; 0x06

	//latch low
	DIO_SetPin_Value(port,latch_pin,0);
    128a:	8a 81       	ldd	r24, Y+2	; 0x02
    128c:	6b 81       	ldd	r22, Y+3	; 0x03
    128e:	40 e0       	ldi	r20, 0x00	; 0
    1290:	0e 94 b7 05 	call	0xb6e	; 0xb6e <DIO_SetPin_Value>
	//clock trigger
	DIO_SetPin_Value(port,clk_pin,0);
    1294:	8a 81       	ldd	r24, Y+2	; 0x02
    1296:	6d 81       	ldd	r22, Y+5	; 0x05
    1298:	40 e0       	ldi	r20, 0x00	; 0
    129a:	0e 94 b7 05 	call	0xb6e	; 0xb6e <DIO_SetPin_Value>
	DIO_SetPin_Value(port,clk_pin,1);
    129e:	8a 81       	ldd	r24, Y+2	; 0x02
    12a0:	6d 81       	ldd	r22, Y+5	; 0x05
    12a2:	41 e0       	ldi	r20, 0x01	; 1
    12a4:	0e 94 b7 05 	call	0xb6e	; 0xb6e <DIO_SetPin_Value>
	for(u8 i =0;i<16;i++){
    12a8:	19 82       	std	Y+1, r1	; 0x01
    12aa:	27 c0       	rjmp	.+78     	; 0x12fa <Shift+0x94>
		if(GET_BIT(binary,i)==1)
    12ac:	89 81       	ldd	r24, Y+1	; 0x01
    12ae:	28 2f       	mov	r18, r24
    12b0:	30 e0       	ldi	r19, 0x00	; 0
    12b2:	8e 81       	ldd	r24, Y+6	; 0x06
    12b4:	9f 81       	ldd	r25, Y+7	; 0x07
    12b6:	02 2e       	mov	r0, r18
    12b8:	02 c0       	rjmp	.+4      	; 0x12be <Shift+0x58>
    12ba:	96 95       	lsr	r25
    12bc:	87 95       	ror	r24
    12be:	0a 94       	dec	r0
    12c0:	e2 f7       	brpl	.-8      	; 0x12ba <Shift+0x54>
    12c2:	81 70       	andi	r24, 0x01	; 1
    12c4:	90 70       	andi	r25, 0x00	; 0
    12c6:	88 23       	and	r24, r24
    12c8:	31 f0       	breq	.+12     	; 0x12d6 <Shift+0x70>
		  DIO_SetPin_Value(port,data_pin,1);
    12ca:	8a 81       	ldd	r24, Y+2	; 0x02
    12cc:	6c 81       	ldd	r22, Y+4	; 0x04
    12ce:	41 e0       	ldi	r20, 0x01	; 1
    12d0:	0e 94 b7 05 	call	0xb6e	; 0xb6e <DIO_SetPin_Value>
    12d4:	05 c0       	rjmp	.+10     	; 0x12e0 <Shift+0x7a>
		else
			DIO_SetPin_Value(port,data_pin,0);
    12d6:	8a 81       	ldd	r24, Y+2	; 0x02
    12d8:	6c 81       	ldd	r22, Y+4	; 0x04
    12da:	40 e0       	ldi	r20, 0x00	; 0
    12dc:	0e 94 b7 05 	call	0xb6e	; 0xb6e <DIO_SetPin_Value>
		//clock trigger
		DIO_SetPin_Value(port,clk_pin,0);
    12e0:	8a 81       	ldd	r24, Y+2	; 0x02
    12e2:	6d 81       	ldd	r22, Y+5	; 0x05
    12e4:	40 e0       	ldi	r20, 0x00	; 0
    12e6:	0e 94 b7 05 	call	0xb6e	; 0xb6e <DIO_SetPin_Value>
		DIO_SetPin_Value(port,clk_pin,1);
    12ea:	8a 81       	ldd	r24, Y+2	; 0x02
    12ec:	6d 81       	ldd	r22, Y+5	; 0x05
    12ee:	41 e0       	ldi	r20, 0x01	; 1
    12f0:	0e 94 b7 05 	call	0xb6e	; 0xb6e <DIO_SetPin_Value>
	//latch low
	DIO_SetPin_Value(port,latch_pin,0);
	//clock trigger
	DIO_SetPin_Value(port,clk_pin,0);
	DIO_SetPin_Value(port,clk_pin,1);
	for(u8 i =0;i<16;i++){
    12f4:	89 81       	ldd	r24, Y+1	; 0x01
    12f6:	8f 5f       	subi	r24, 0xFF	; 255
    12f8:	89 83       	std	Y+1, r24	; 0x01
    12fa:	89 81       	ldd	r24, Y+1	; 0x01
    12fc:	80 31       	cpi	r24, 0x10	; 16
    12fe:	b0 f2       	brcs	.-84     	; 0x12ac <Shift+0x46>
		DIO_SetPin_Value(port,clk_pin,1);

	}

   //latch high
	DIO_SetPin_Value(port,latch_pin,1);
    1300:	8a 81       	ldd	r24, Y+2	; 0x02
    1302:	6b 81       	ldd	r22, Y+3	; 0x03
    1304:	41 e0       	ldi	r20, 0x01	; 1
    1306:	0e 94 b7 05 	call	0xb6e	; 0xb6e <DIO_SetPin_Value>

}
    130a:	27 96       	adiw	r28, 0x07	; 7
    130c:	0f b6       	in	r0, 0x3f	; 63
    130e:	f8 94       	cli
    1310:	de bf       	out	0x3e, r29	; 62
    1312:	0f be       	out	0x3f, r0	; 63
    1314:	cd bf       	out	0x3d, r28	; 61
    1316:	cf 91       	pop	r28
    1318:	df 91       	pop	r29
    131a:	1f 91       	pop	r17
    131c:	0f 91       	pop	r16
    131e:	08 95       	ret

00001320 <LCD8Bit_Send_Command>:
#include "../CLCD1602/CLCD_INTERFACE.h"

/**************/
/* 8-BIT MODE */
/**************/
void LCD8Bit_Send_Command(u8 command){
    1320:	df 93       	push	r29
    1322:	cf 93       	push	r28
    1324:	cd b7       	in	r28, 0x3d	; 61
    1326:	de b7       	in	r29, 0x3e	; 62
    1328:	6d 97       	sbiw	r28, 0x1d	; 29
    132a:	0f b6       	in	r0, 0x3f	; 63
    132c:	f8 94       	cli
    132e:	de bf       	out	0x3e, r29	; 62
    1330:	0f be       	out	0x3f, r0	; 63
    1332:	cd bf       	out	0x3d, r28	; 61
    1334:	8d 8f       	std	Y+29, r24	; 0x1d
	//RW is 0 to Write
    // DIO_SetPin_Value(LCD_Command_Port,LCD_RW_Pin,LOW);
	//RS is 0 to Send COMMAND
     DIO_SetPin_Value(LCD_Command_Port,LCD_RS_Pin,LOW);
    1336:	83 e0       	ldi	r24, 0x03	; 3
    1338:	66 e0       	ldi	r22, 0x06	; 6
    133a:	40 e0       	ldi	r20, 0x00	; 0
    133c:	0e 94 b7 05 	call	0xb6e	; 0xb6e <DIO_SetPin_Value>
	//Send Command
    DIO_SetPort_Value(LCD_Data_Port,command);
    1340:	82 e0       	ldi	r24, 0x02	; 2
    1342:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1344:	0e 94 b7 07 	call	0xf6e	; 0xf6e <DIO_SetPort_Value>
	//Enable
    DIO_SetPin_Value(LCD_Command_Port,LCD_ENA_Pin,HIGH);
    1348:	83 e0       	ldi	r24, 0x03	; 3
    134a:	67 e0       	ldi	r22, 0x07	; 7
    134c:	41 e0       	ldi	r20, 0x01	; 1
    134e:	0e 94 b7 05 	call	0xb6e	; 0xb6e <DIO_SetPin_Value>
    1352:	80 e0       	ldi	r24, 0x00	; 0
    1354:	90 e0       	ldi	r25, 0x00	; 0
    1356:	a0 e0       	ldi	r26, 0x00	; 0
    1358:	b0 e4       	ldi	r27, 0x40	; 64
    135a:	89 8f       	std	Y+25, r24	; 0x19
    135c:	9a 8f       	std	Y+26, r25	; 0x1a
    135e:	ab 8f       	std	Y+27, r26	; 0x1b
    1360:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1362:	69 8d       	ldd	r22, Y+25	; 0x19
    1364:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1366:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1368:	9c 8d       	ldd	r25, Y+28	; 0x1c
    136a:	20 e0       	ldi	r18, 0x00	; 0
    136c:	30 e0       	ldi	r19, 0x00	; 0
    136e:	4a ef       	ldi	r20, 0xFA	; 250
    1370:	54 e4       	ldi	r21, 0x44	; 68
    1372:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1376:	dc 01       	movw	r26, r24
    1378:	cb 01       	movw	r24, r22
    137a:	8d 8b       	std	Y+21, r24	; 0x15
    137c:	9e 8b       	std	Y+22, r25	; 0x16
    137e:	af 8b       	std	Y+23, r26	; 0x17
    1380:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1382:	6d 89       	ldd	r22, Y+21	; 0x15
    1384:	7e 89       	ldd	r23, Y+22	; 0x16
    1386:	8f 89       	ldd	r24, Y+23	; 0x17
    1388:	98 8d       	ldd	r25, Y+24	; 0x18
    138a:	20 e0       	ldi	r18, 0x00	; 0
    138c:	30 e0       	ldi	r19, 0x00	; 0
    138e:	40 e8       	ldi	r20, 0x80	; 128
    1390:	5f e3       	ldi	r21, 0x3F	; 63
    1392:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1396:	88 23       	and	r24, r24
    1398:	2c f4       	brge	.+10     	; 0x13a4 <LCD8Bit_Send_Command+0x84>
		__ticks = 1;
    139a:	81 e0       	ldi	r24, 0x01	; 1
    139c:	90 e0       	ldi	r25, 0x00	; 0
    139e:	9c 8b       	std	Y+20, r25	; 0x14
    13a0:	8b 8b       	std	Y+19, r24	; 0x13
    13a2:	3f c0       	rjmp	.+126    	; 0x1422 <LCD8Bit_Send_Command+0x102>
	else if (__tmp > 65535)
    13a4:	6d 89       	ldd	r22, Y+21	; 0x15
    13a6:	7e 89       	ldd	r23, Y+22	; 0x16
    13a8:	8f 89       	ldd	r24, Y+23	; 0x17
    13aa:	98 8d       	ldd	r25, Y+24	; 0x18
    13ac:	20 e0       	ldi	r18, 0x00	; 0
    13ae:	3f ef       	ldi	r19, 0xFF	; 255
    13b0:	4f e7       	ldi	r20, 0x7F	; 127
    13b2:	57 e4       	ldi	r21, 0x47	; 71
    13b4:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    13b8:	18 16       	cp	r1, r24
    13ba:	4c f5       	brge	.+82     	; 0x140e <LCD8Bit_Send_Command+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    13bc:	69 8d       	ldd	r22, Y+25	; 0x19
    13be:	7a 8d       	ldd	r23, Y+26	; 0x1a
    13c0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    13c2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    13c4:	20 e0       	ldi	r18, 0x00	; 0
    13c6:	30 e0       	ldi	r19, 0x00	; 0
    13c8:	40 e2       	ldi	r20, 0x20	; 32
    13ca:	51 e4       	ldi	r21, 0x41	; 65
    13cc:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    13d0:	dc 01       	movw	r26, r24
    13d2:	cb 01       	movw	r24, r22
    13d4:	bc 01       	movw	r22, r24
    13d6:	cd 01       	movw	r24, r26
    13d8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    13dc:	dc 01       	movw	r26, r24
    13de:	cb 01       	movw	r24, r22
    13e0:	9c 8b       	std	Y+20, r25	; 0x14
    13e2:	8b 8b       	std	Y+19, r24	; 0x13
    13e4:	0f c0       	rjmp	.+30     	; 0x1404 <LCD8Bit_Send_Command+0xe4>
    13e6:	88 ec       	ldi	r24, 0xC8	; 200
    13e8:	90 e0       	ldi	r25, 0x00	; 0
    13ea:	9a 8b       	std	Y+18, r25	; 0x12
    13ec:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    13ee:	89 89       	ldd	r24, Y+17	; 0x11
    13f0:	9a 89       	ldd	r25, Y+18	; 0x12
    13f2:	01 97       	sbiw	r24, 0x01	; 1
    13f4:	f1 f7       	brne	.-4      	; 0x13f2 <LCD8Bit_Send_Command+0xd2>
    13f6:	9a 8b       	std	Y+18, r25	; 0x12
    13f8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    13fa:	8b 89       	ldd	r24, Y+19	; 0x13
    13fc:	9c 89       	ldd	r25, Y+20	; 0x14
    13fe:	01 97       	sbiw	r24, 0x01	; 1
    1400:	9c 8b       	std	Y+20, r25	; 0x14
    1402:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1404:	8b 89       	ldd	r24, Y+19	; 0x13
    1406:	9c 89       	ldd	r25, Y+20	; 0x14
    1408:	00 97       	sbiw	r24, 0x00	; 0
    140a:	69 f7       	brne	.-38     	; 0x13e6 <LCD8Bit_Send_Command+0xc6>
    140c:	14 c0       	rjmp	.+40     	; 0x1436 <LCD8Bit_Send_Command+0x116>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    140e:	6d 89       	ldd	r22, Y+21	; 0x15
    1410:	7e 89       	ldd	r23, Y+22	; 0x16
    1412:	8f 89       	ldd	r24, Y+23	; 0x17
    1414:	98 8d       	ldd	r25, Y+24	; 0x18
    1416:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    141a:	dc 01       	movw	r26, r24
    141c:	cb 01       	movw	r24, r22
    141e:	9c 8b       	std	Y+20, r25	; 0x14
    1420:	8b 8b       	std	Y+19, r24	; 0x13
    1422:	8b 89       	ldd	r24, Y+19	; 0x13
    1424:	9c 89       	ldd	r25, Y+20	; 0x14
    1426:	98 8b       	std	Y+16, r25	; 0x10
    1428:	8f 87       	std	Y+15, r24	; 0x0f
    142a:	8f 85       	ldd	r24, Y+15	; 0x0f
    142c:	98 89       	ldd	r25, Y+16	; 0x10
    142e:	01 97       	sbiw	r24, 0x01	; 1
    1430:	f1 f7       	brne	.-4      	; 0x142e <LCD8Bit_Send_Command+0x10e>
    1432:	98 8b       	std	Y+16, r25	; 0x10
    1434:	8f 87       	std	Y+15, r24	; 0x0f
    _delay_ms(2);
    DIO_SetPin_Value(LCD_Command_Port,LCD_ENA_Pin,LOW);
    1436:	83 e0       	ldi	r24, 0x03	; 3
    1438:	67 e0       	ldi	r22, 0x07	; 7
    143a:	40 e0       	ldi	r20, 0x00	; 0
    143c:	0e 94 b7 05 	call	0xb6e	; 0xb6e <DIO_SetPin_Value>
    1440:	80 e0       	ldi	r24, 0x00	; 0
    1442:	90 e0       	ldi	r25, 0x00	; 0
    1444:	a0 e0       	ldi	r26, 0x00	; 0
    1446:	b0 e4       	ldi	r27, 0x40	; 64
    1448:	8b 87       	std	Y+11, r24	; 0x0b
    144a:	9c 87       	std	Y+12, r25	; 0x0c
    144c:	ad 87       	std	Y+13, r26	; 0x0d
    144e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1450:	6b 85       	ldd	r22, Y+11	; 0x0b
    1452:	7c 85       	ldd	r23, Y+12	; 0x0c
    1454:	8d 85       	ldd	r24, Y+13	; 0x0d
    1456:	9e 85       	ldd	r25, Y+14	; 0x0e
    1458:	20 e0       	ldi	r18, 0x00	; 0
    145a:	30 e0       	ldi	r19, 0x00	; 0
    145c:	4a ef       	ldi	r20, 0xFA	; 250
    145e:	54 e4       	ldi	r21, 0x44	; 68
    1460:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1464:	dc 01       	movw	r26, r24
    1466:	cb 01       	movw	r24, r22
    1468:	8f 83       	std	Y+7, r24	; 0x07
    146a:	98 87       	std	Y+8, r25	; 0x08
    146c:	a9 87       	std	Y+9, r26	; 0x09
    146e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1470:	6f 81       	ldd	r22, Y+7	; 0x07
    1472:	78 85       	ldd	r23, Y+8	; 0x08
    1474:	89 85       	ldd	r24, Y+9	; 0x09
    1476:	9a 85       	ldd	r25, Y+10	; 0x0a
    1478:	20 e0       	ldi	r18, 0x00	; 0
    147a:	30 e0       	ldi	r19, 0x00	; 0
    147c:	40 e8       	ldi	r20, 0x80	; 128
    147e:	5f e3       	ldi	r21, 0x3F	; 63
    1480:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1484:	88 23       	and	r24, r24
    1486:	2c f4       	brge	.+10     	; 0x1492 <LCD8Bit_Send_Command+0x172>
		__ticks = 1;
    1488:	81 e0       	ldi	r24, 0x01	; 1
    148a:	90 e0       	ldi	r25, 0x00	; 0
    148c:	9e 83       	std	Y+6, r25	; 0x06
    148e:	8d 83       	std	Y+5, r24	; 0x05
    1490:	3f c0       	rjmp	.+126    	; 0x1510 <LCD8Bit_Send_Command+0x1f0>
	else if (__tmp > 65535)
    1492:	6f 81       	ldd	r22, Y+7	; 0x07
    1494:	78 85       	ldd	r23, Y+8	; 0x08
    1496:	89 85       	ldd	r24, Y+9	; 0x09
    1498:	9a 85       	ldd	r25, Y+10	; 0x0a
    149a:	20 e0       	ldi	r18, 0x00	; 0
    149c:	3f ef       	ldi	r19, 0xFF	; 255
    149e:	4f e7       	ldi	r20, 0x7F	; 127
    14a0:	57 e4       	ldi	r21, 0x47	; 71
    14a2:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    14a6:	18 16       	cp	r1, r24
    14a8:	4c f5       	brge	.+82     	; 0x14fc <LCD8Bit_Send_Command+0x1dc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    14aa:	6b 85       	ldd	r22, Y+11	; 0x0b
    14ac:	7c 85       	ldd	r23, Y+12	; 0x0c
    14ae:	8d 85       	ldd	r24, Y+13	; 0x0d
    14b0:	9e 85       	ldd	r25, Y+14	; 0x0e
    14b2:	20 e0       	ldi	r18, 0x00	; 0
    14b4:	30 e0       	ldi	r19, 0x00	; 0
    14b6:	40 e2       	ldi	r20, 0x20	; 32
    14b8:	51 e4       	ldi	r21, 0x41	; 65
    14ba:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    14be:	dc 01       	movw	r26, r24
    14c0:	cb 01       	movw	r24, r22
    14c2:	bc 01       	movw	r22, r24
    14c4:	cd 01       	movw	r24, r26
    14c6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    14ca:	dc 01       	movw	r26, r24
    14cc:	cb 01       	movw	r24, r22
    14ce:	9e 83       	std	Y+6, r25	; 0x06
    14d0:	8d 83       	std	Y+5, r24	; 0x05
    14d2:	0f c0       	rjmp	.+30     	; 0x14f2 <LCD8Bit_Send_Command+0x1d2>
    14d4:	88 ec       	ldi	r24, 0xC8	; 200
    14d6:	90 e0       	ldi	r25, 0x00	; 0
    14d8:	9c 83       	std	Y+4, r25	; 0x04
    14da:	8b 83       	std	Y+3, r24	; 0x03
    14dc:	8b 81       	ldd	r24, Y+3	; 0x03
    14de:	9c 81       	ldd	r25, Y+4	; 0x04
    14e0:	01 97       	sbiw	r24, 0x01	; 1
    14e2:	f1 f7       	brne	.-4      	; 0x14e0 <LCD8Bit_Send_Command+0x1c0>
    14e4:	9c 83       	std	Y+4, r25	; 0x04
    14e6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    14e8:	8d 81       	ldd	r24, Y+5	; 0x05
    14ea:	9e 81       	ldd	r25, Y+6	; 0x06
    14ec:	01 97       	sbiw	r24, 0x01	; 1
    14ee:	9e 83       	std	Y+6, r25	; 0x06
    14f0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    14f2:	8d 81       	ldd	r24, Y+5	; 0x05
    14f4:	9e 81       	ldd	r25, Y+6	; 0x06
    14f6:	00 97       	sbiw	r24, 0x00	; 0
    14f8:	69 f7       	brne	.-38     	; 0x14d4 <LCD8Bit_Send_Command+0x1b4>
    14fa:	14 c0       	rjmp	.+40     	; 0x1524 <LCD8Bit_Send_Command+0x204>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    14fc:	6f 81       	ldd	r22, Y+7	; 0x07
    14fe:	78 85       	ldd	r23, Y+8	; 0x08
    1500:	89 85       	ldd	r24, Y+9	; 0x09
    1502:	9a 85       	ldd	r25, Y+10	; 0x0a
    1504:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1508:	dc 01       	movw	r26, r24
    150a:	cb 01       	movw	r24, r22
    150c:	9e 83       	std	Y+6, r25	; 0x06
    150e:	8d 83       	std	Y+5, r24	; 0x05
    1510:	8d 81       	ldd	r24, Y+5	; 0x05
    1512:	9e 81       	ldd	r25, Y+6	; 0x06
    1514:	9a 83       	std	Y+2, r25	; 0x02
    1516:	89 83       	std	Y+1, r24	; 0x01
    1518:	89 81       	ldd	r24, Y+1	; 0x01
    151a:	9a 81       	ldd	r25, Y+2	; 0x02
    151c:	01 97       	sbiw	r24, 0x01	; 1
    151e:	f1 f7       	brne	.-4      	; 0x151c <LCD8Bit_Send_Command+0x1fc>
    1520:	9a 83       	std	Y+2, r25	; 0x02
    1522:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(2);

}
    1524:	6d 96       	adiw	r28, 0x1d	; 29
    1526:	0f b6       	in	r0, 0x3f	; 63
    1528:	f8 94       	cli
    152a:	de bf       	out	0x3e, r29	; 62
    152c:	0f be       	out	0x3f, r0	; 63
    152e:	cd bf       	out	0x3d, r28	; 61
    1530:	cf 91       	pop	r28
    1532:	df 91       	pop	r29
    1534:	08 95       	ret

00001536 <LCD8Bit_Send_Data>:

void LCD8Bit_Send_Data(u8 data){
    1536:	df 93       	push	r29
    1538:	cf 93       	push	r28
    153a:	cd b7       	in	r28, 0x3d	; 61
    153c:	de b7       	in	r29, 0x3e	; 62
    153e:	6d 97       	sbiw	r28, 0x1d	; 29
    1540:	0f b6       	in	r0, 0x3f	; 63
    1542:	f8 94       	cli
    1544:	de bf       	out	0x3e, r29	; 62
    1546:	0f be       	out	0x3f, r0	; 63
    1548:	cd bf       	out	0x3d, r28	; 61
    154a:	8d 8f       	std	Y+29, r24	; 0x1d
	//RW is 0 to Write
    // DIO_SetPin_Value(LCD_Command_Port,LCD_RW_Pin,LOW);
	//RS is 0 to Send DATA
     DIO_SetPin_Value(LCD_Command_Port,LCD_RS_Pin,HIGH);
    154c:	83 e0       	ldi	r24, 0x03	; 3
    154e:	66 e0       	ldi	r22, 0x06	; 6
    1550:	41 e0       	ldi	r20, 0x01	; 1
    1552:	0e 94 b7 05 	call	0xb6e	; 0xb6e <DIO_SetPin_Value>
	//Send Command
    DIO_SetPort_Value(LCD_Data_Port,data);
    1556:	82 e0       	ldi	r24, 0x02	; 2
    1558:	6d 8d       	ldd	r22, Y+29	; 0x1d
    155a:	0e 94 b7 07 	call	0xf6e	; 0xf6e <DIO_SetPort_Value>
	//Enable
    DIO_SetPin_Value(LCD_Command_Port,LCD_ENA_Pin,HIGH);
    155e:	83 e0       	ldi	r24, 0x03	; 3
    1560:	67 e0       	ldi	r22, 0x07	; 7
    1562:	41 e0       	ldi	r20, 0x01	; 1
    1564:	0e 94 b7 05 	call	0xb6e	; 0xb6e <DIO_SetPin_Value>
    1568:	80 e0       	ldi	r24, 0x00	; 0
    156a:	90 e0       	ldi	r25, 0x00	; 0
    156c:	a0 e0       	ldi	r26, 0x00	; 0
    156e:	b0 e4       	ldi	r27, 0x40	; 64
    1570:	89 8f       	std	Y+25, r24	; 0x19
    1572:	9a 8f       	std	Y+26, r25	; 0x1a
    1574:	ab 8f       	std	Y+27, r26	; 0x1b
    1576:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1578:	69 8d       	ldd	r22, Y+25	; 0x19
    157a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    157c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    157e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1580:	20 e0       	ldi	r18, 0x00	; 0
    1582:	30 e0       	ldi	r19, 0x00	; 0
    1584:	4a ef       	ldi	r20, 0xFA	; 250
    1586:	54 e4       	ldi	r21, 0x44	; 68
    1588:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    158c:	dc 01       	movw	r26, r24
    158e:	cb 01       	movw	r24, r22
    1590:	8d 8b       	std	Y+21, r24	; 0x15
    1592:	9e 8b       	std	Y+22, r25	; 0x16
    1594:	af 8b       	std	Y+23, r26	; 0x17
    1596:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1598:	6d 89       	ldd	r22, Y+21	; 0x15
    159a:	7e 89       	ldd	r23, Y+22	; 0x16
    159c:	8f 89       	ldd	r24, Y+23	; 0x17
    159e:	98 8d       	ldd	r25, Y+24	; 0x18
    15a0:	20 e0       	ldi	r18, 0x00	; 0
    15a2:	30 e0       	ldi	r19, 0x00	; 0
    15a4:	40 e8       	ldi	r20, 0x80	; 128
    15a6:	5f e3       	ldi	r21, 0x3F	; 63
    15a8:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    15ac:	88 23       	and	r24, r24
    15ae:	2c f4       	brge	.+10     	; 0x15ba <LCD8Bit_Send_Data+0x84>
		__ticks = 1;
    15b0:	81 e0       	ldi	r24, 0x01	; 1
    15b2:	90 e0       	ldi	r25, 0x00	; 0
    15b4:	9c 8b       	std	Y+20, r25	; 0x14
    15b6:	8b 8b       	std	Y+19, r24	; 0x13
    15b8:	3f c0       	rjmp	.+126    	; 0x1638 <LCD8Bit_Send_Data+0x102>
	else if (__tmp > 65535)
    15ba:	6d 89       	ldd	r22, Y+21	; 0x15
    15bc:	7e 89       	ldd	r23, Y+22	; 0x16
    15be:	8f 89       	ldd	r24, Y+23	; 0x17
    15c0:	98 8d       	ldd	r25, Y+24	; 0x18
    15c2:	20 e0       	ldi	r18, 0x00	; 0
    15c4:	3f ef       	ldi	r19, 0xFF	; 255
    15c6:	4f e7       	ldi	r20, 0x7F	; 127
    15c8:	57 e4       	ldi	r21, 0x47	; 71
    15ca:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    15ce:	18 16       	cp	r1, r24
    15d0:	4c f5       	brge	.+82     	; 0x1624 <LCD8Bit_Send_Data+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    15d2:	69 8d       	ldd	r22, Y+25	; 0x19
    15d4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    15d6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    15d8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    15da:	20 e0       	ldi	r18, 0x00	; 0
    15dc:	30 e0       	ldi	r19, 0x00	; 0
    15de:	40 e2       	ldi	r20, 0x20	; 32
    15e0:	51 e4       	ldi	r21, 0x41	; 65
    15e2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    15e6:	dc 01       	movw	r26, r24
    15e8:	cb 01       	movw	r24, r22
    15ea:	bc 01       	movw	r22, r24
    15ec:	cd 01       	movw	r24, r26
    15ee:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    15f2:	dc 01       	movw	r26, r24
    15f4:	cb 01       	movw	r24, r22
    15f6:	9c 8b       	std	Y+20, r25	; 0x14
    15f8:	8b 8b       	std	Y+19, r24	; 0x13
    15fa:	0f c0       	rjmp	.+30     	; 0x161a <LCD8Bit_Send_Data+0xe4>
    15fc:	88 ec       	ldi	r24, 0xC8	; 200
    15fe:	90 e0       	ldi	r25, 0x00	; 0
    1600:	9a 8b       	std	Y+18, r25	; 0x12
    1602:	89 8b       	std	Y+17, r24	; 0x11
    1604:	89 89       	ldd	r24, Y+17	; 0x11
    1606:	9a 89       	ldd	r25, Y+18	; 0x12
    1608:	01 97       	sbiw	r24, 0x01	; 1
    160a:	f1 f7       	brne	.-4      	; 0x1608 <LCD8Bit_Send_Data+0xd2>
    160c:	9a 8b       	std	Y+18, r25	; 0x12
    160e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1610:	8b 89       	ldd	r24, Y+19	; 0x13
    1612:	9c 89       	ldd	r25, Y+20	; 0x14
    1614:	01 97       	sbiw	r24, 0x01	; 1
    1616:	9c 8b       	std	Y+20, r25	; 0x14
    1618:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    161a:	8b 89       	ldd	r24, Y+19	; 0x13
    161c:	9c 89       	ldd	r25, Y+20	; 0x14
    161e:	00 97       	sbiw	r24, 0x00	; 0
    1620:	69 f7       	brne	.-38     	; 0x15fc <LCD8Bit_Send_Data+0xc6>
    1622:	14 c0       	rjmp	.+40     	; 0x164c <LCD8Bit_Send_Data+0x116>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1624:	6d 89       	ldd	r22, Y+21	; 0x15
    1626:	7e 89       	ldd	r23, Y+22	; 0x16
    1628:	8f 89       	ldd	r24, Y+23	; 0x17
    162a:	98 8d       	ldd	r25, Y+24	; 0x18
    162c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1630:	dc 01       	movw	r26, r24
    1632:	cb 01       	movw	r24, r22
    1634:	9c 8b       	std	Y+20, r25	; 0x14
    1636:	8b 8b       	std	Y+19, r24	; 0x13
    1638:	8b 89       	ldd	r24, Y+19	; 0x13
    163a:	9c 89       	ldd	r25, Y+20	; 0x14
    163c:	98 8b       	std	Y+16, r25	; 0x10
    163e:	8f 87       	std	Y+15, r24	; 0x0f
    1640:	8f 85       	ldd	r24, Y+15	; 0x0f
    1642:	98 89       	ldd	r25, Y+16	; 0x10
    1644:	01 97       	sbiw	r24, 0x01	; 1
    1646:	f1 f7       	brne	.-4      	; 0x1644 <LCD8Bit_Send_Data+0x10e>
    1648:	98 8b       	std	Y+16, r25	; 0x10
    164a:	8f 87       	std	Y+15, r24	; 0x0f
    _delay_ms(2);
    DIO_SetPin_Value(LCD_Command_Port,LCD_ENA_Pin,LOW);
    164c:	83 e0       	ldi	r24, 0x03	; 3
    164e:	67 e0       	ldi	r22, 0x07	; 7
    1650:	40 e0       	ldi	r20, 0x00	; 0
    1652:	0e 94 b7 05 	call	0xb6e	; 0xb6e <DIO_SetPin_Value>
    1656:	80 e0       	ldi	r24, 0x00	; 0
    1658:	90 e0       	ldi	r25, 0x00	; 0
    165a:	a0 e0       	ldi	r26, 0x00	; 0
    165c:	b0 e4       	ldi	r27, 0x40	; 64
    165e:	8b 87       	std	Y+11, r24	; 0x0b
    1660:	9c 87       	std	Y+12, r25	; 0x0c
    1662:	ad 87       	std	Y+13, r26	; 0x0d
    1664:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1666:	6b 85       	ldd	r22, Y+11	; 0x0b
    1668:	7c 85       	ldd	r23, Y+12	; 0x0c
    166a:	8d 85       	ldd	r24, Y+13	; 0x0d
    166c:	9e 85       	ldd	r25, Y+14	; 0x0e
    166e:	20 e0       	ldi	r18, 0x00	; 0
    1670:	30 e0       	ldi	r19, 0x00	; 0
    1672:	4a ef       	ldi	r20, 0xFA	; 250
    1674:	54 e4       	ldi	r21, 0x44	; 68
    1676:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    167a:	dc 01       	movw	r26, r24
    167c:	cb 01       	movw	r24, r22
    167e:	8f 83       	std	Y+7, r24	; 0x07
    1680:	98 87       	std	Y+8, r25	; 0x08
    1682:	a9 87       	std	Y+9, r26	; 0x09
    1684:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1686:	6f 81       	ldd	r22, Y+7	; 0x07
    1688:	78 85       	ldd	r23, Y+8	; 0x08
    168a:	89 85       	ldd	r24, Y+9	; 0x09
    168c:	9a 85       	ldd	r25, Y+10	; 0x0a
    168e:	20 e0       	ldi	r18, 0x00	; 0
    1690:	30 e0       	ldi	r19, 0x00	; 0
    1692:	40 e8       	ldi	r20, 0x80	; 128
    1694:	5f e3       	ldi	r21, 0x3F	; 63
    1696:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    169a:	88 23       	and	r24, r24
    169c:	2c f4       	brge	.+10     	; 0x16a8 <LCD8Bit_Send_Data+0x172>
		__ticks = 1;
    169e:	81 e0       	ldi	r24, 0x01	; 1
    16a0:	90 e0       	ldi	r25, 0x00	; 0
    16a2:	9e 83       	std	Y+6, r25	; 0x06
    16a4:	8d 83       	std	Y+5, r24	; 0x05
    16a6:	3f c0       	rjmp	.+126    	; 0x1726 <LCD8Bit_Send_Data+0x1f0>
	else if (__tmp > 65535)
    16a8:	6f 81       	ldd	r22, Y+7	; 0x07
    16aa:	78 85       	ldd	r23, Y+8	; 0x08
    16ac:	89 85       	ldd	r24, Y+9	; 0x09
    16ae:	9a 85       	ldd	r25, Y+10	; 0x0a
    16b0:	20 e0       	ldi	r18, 0x00	; 0
    16b2:	3f ef       	ldi	r19, 0xFF	; 255
    16b4:	4f e7       	ldi	r20, 0x7F	; 127
    16b6:	57 e4       	ldi	r21, 0x47	; 71
    16b8:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    16bc:	18 16       	cp	r1, r24
    16be:	4c f5       	brge	.+82     	; 0x1712 <LCD8Bit_Send_Data+0x1dc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    16c0:	6b 85       	ldd	r22, Y+11	; 0x0b
    16c2:	7c 85       	ldd	r23, Y+12	; 0x0c
    16c4:	8d 85       	ldd	r24, Y+13	; 0x0d
    16c6:	9e 85       	ldd	r25, Y+14	; 0x0e
    16c8:	20 e0       	ldi	r18, 0x00	; 0
    16ca:	30 e0       	ldi	r19, 0x00	; 0
    16cc:	40 e2       	ldi	r20, 0x20	; 32
    16ce:	51 e4       	ldi	r21, 0x41	; 65
    16d0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    16d4:	dc 01       	movw	r26, r24
    16d6:	cb 01       	movw	r24, r22
    16d8:	bc 01       	movw	r22, r24
    16da:	cd 01       	movw	r24, r26
    16dc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    16e0:	dc 01       	movw	r26, r24
    16e2:	cb 01       	movw	r24, r22
    16e4:	9e 83       	std	Y+6, r25	; 0x06
    16e6:	8d 83       	std	Y+5, r24	; 0x05
    16e8:	0f c0       	rjmp	.+30     	; 0x1708 <LCD8Bit_Send_Data+0x1d2>
    16ea:	88 ec       	ldi	r24, 0xC8	; 200
    16ec:	90 e0       	ldi	r25, 0x00	; 0
    16ee:	9c 83       	std	Y+4, r25	; 0x04
    16f0:	8b 83       	std	Y+3, r24	; 0x03
    16f2:	8b 81       	ldd	r24, Y+3	; 0x03
    16f4:	9c 81       	ldd	r25, Y+4	; 0x04
    16f6:	01 97       	sbiw	r24, 0x01	; 1
    16f8:	f1 f7       	brne	.-4      	; 0x16f6 <LCD8Bit_Send_Data+0x1c0>
    16fa:	9c 83       	std	Y+4, r25	; 0x04
    16fc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    16fe:	8d 81       	ldd	r24, Y+5	; 0x05
    1700:	9e 81       	ldd	r25, Y+6	; 0x06
    1702:	01 97       	sbiw	r24, 0x01	; 1
    1704:	9e 83       	std	Y+6, r25	; 0x06
    1706:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1708:	8d 81       	ldd	r24, Y+5	; 0x05
    170a:	9e 81       	ldd	r25, Y+6	; 0x06
    170c:	00 97       	sbiw	r24, 0x00	; 0
    170e:	69 f7       	brne	.-38     	; 0x16ea <LCD8Bit_Send_Data+0x1b4>
    1710:	14 c0       	rjmp	.+40     	; 0x173a <LCD8Bit_Send_Data+0x204>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1712:	6f 81       	ldd	r22, Y+7	; 0x07
    1714:	78 85       	ldd	r23, Y+8	; 0x08
    1716:	89 85       	ldd	r24, Y+9	; 0x09
    1718:	9a 85       	ldd	r25, Y+10	; 0x0a
    171a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    171e:	dc 01       	movw	r26, r24
    1720:	cb 01       	movw	r24, r22
    1722:	9e 83       	std	Y+6, r25	; 0x06
    1724:	8d 83       	std	Y+5, r24	; 0x05
    1726:	8d 81       	ldd	r24, Y+5	; 0x05
    1728:	9e 81       	ldd	r25, Y+6	; 0x06
    172a:	9a 83       	std	Y+2, r25	; 0x02
    172c:	89 83       	std	Y+1, r24	; 0x01
    172e:	89 81       	ldd	r24, Y+1	; 0x01
    1730:	9a 81       	ldd	r25, Y+2	; 0x02
    1732:	01 97       	sbiw	r24, 0x01	; 1
    1734:	f1 f7       	brne	.-4      	; 0x1732 <LCD8Bit_Send_Data+0x1fc>
    1736:	9a 83       	std	Y+2, r25	; 0x02
    1738:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(2);


}
    173a:	6d 96       	adiw	r28, 0x1d	; 29
    173c:	0f b6       	in	r0, 0x3f	; 63
    173e:	f8 94       	cli
    1740:	de bf       	out	0x3e, r29	; 62
    1742:	0f be       	out	0x3f, r0	; 63
    1744:	cd bf       	out	0x3d, r28	; 61
    1746:	cf 91       	pop	r28
    1748:	df 91       	pop	r29
    174a:	08 95       	ret

0000174c <LCD8Bit_init>:
void LCD8Bit_init(){
    174c:	df 93       	push	r29
    174e:	cf 93       	push	r28
    1750:	cd b7       	in	r28, 0x3d	; 61
    1752:	de b7       	in	r29, 0x3e	; 62
    1754:	2e 97       	sbiw	r28, 0x0e	; 14
    1756:	0f b6       	in	r0, 0x3f	; 63
    1758:	f8 94       	cli
    175a:	de bf       	out	0x3e, r29	; 62
    175c:	0f be       	out	0x3f, r0	; 63
    175e:	cd bf       	out	0x3d, r28	; 61
    1760:	80 e0       	ldi	r24, 0x00	; 0
    1762:	90 e0       	ldi	r25, 0x00	; 0
    1764:	a0 e2       	ldi	r26, 0x20	; 32
    1766:	b2 e4       	ldi	r27, 0x42	; 66
    1768:	8b 87       	std	Y+11, r24	; 0x0b
    176a:	9c 87       	std	Y+12, r25	; 0x0c
    176c:	ad 87       	std	Y+13, r26	; 0x0d
    176e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1770:	6b 85       	ldd	r22, Y+11	; 0x0b
    1772:	7c 85       	ldd	r23, Y+12	; 0x0c
    1774:	8d 85       	ldd	r24, Y+13	; 0x0d
    1776:	9e 85       	ldd	r25, Y+14	; 0x0e
    1778:	20 e0       	ldi	r18, 0x00	; 0
    177a:	30 e0       	ldi	r19, 0x00	; 0
    177c:	4a ef       	ldi	r20, 0xFA	; 250
    177e:	54 e4       	ldi	r21, 0x44	; 68
    1780:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1784:	dc 01       	movw	r26, r24
    1786:	cb 01       	movw	r24, r22
    1788:	8f 83       	std	Y+7, r24	; 0x07
    178a:	98 87       	std	Y+8, r25	; 0x08
    178c:	a9 87       	std	Y+9, r26	; 0x09
    178e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1790:	6f 81       	ldd	r22, Y+7	; 0x07
    1792:	78 85       	ldd	r23, Y+8	; 0x08
    1794:	89 85       	ldd	r24, Y+9	; 0x09
    1796:	9a 85       	ldd	r25, Y+10	; 0x0a
    1798:	20 e0       	ldi	r18, 0x00	; 0
    179a:	30 e0       	ldi	r19, 0x00	; 0
    179c:	40 e8       	ldi	r20, 0x80	; 128
    179e:	5f e3       	ldi	r21, 0x3F	; 63
    17a0:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    17a4:	88 23       	and	r24, r24
    17a6:	2c f4       	brge	.+10     	; 0x17b2 <LCD8Bit_init+0x66>
		__ticks = 1;
    17a8:	81 e0       	ldi	r24, 0x01	; 1
    17aa:	90 e0       	ldi	r25, 0x00	; 0
    17ac:	9e 83       	std	Y+6, r25	; 0x06
    17ae:	8d 83       	std	Y+5, r24	; 0x05
    17b0:	3f c0       	rjmp	.+126    	; 0x1830 <LCD8Bit_init+0xe4>
	else if (__tmp > 65535)
    17b2:	6f 81       	ldd	r22, Y+7	; 0x07
    17b4:	78 85       	ldd	r23, Y+8	; 0x08
    17b6:	89 85       	ldd	r24, Y+9	; 0x09
    17b8:	9a 85       	ldd	r25, Y+10	; 0x0a
    17ba:	20 e0       	ldi	r18, 0x00	; 0
    17bc:	3f ef       	ldi	r19, 0xFF	; 255
    17be:	4f e7       	ldi	r20, 0x7F	; 127
    17c0:	57 e4       	ldi	r21, 0x47	; 71
    17c2:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    17c6:	18 16       	cp	r1, r24
    17c8:	4c f5       	brge	.+82     	; 0x181c <LCD8Bit_init+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    17ca:	6b 85       	ldd	r22, Y+11	; 0x0b
    17cc:	7c 85       	ldd	r23, Y+12	; 0x0c
    17ce:	8d 85       	ldd	r24, Y+13	; 0x0d
    17d0:	9e 85       	ldd	r25, Y+14	; 0x0e
    17d2:	20 e0       	ldi	r18, 0x00	; 0
    17d4:	30 e0       	ldi	r19, 0x00	; 0
    17d6:	40 e2       	ldi	r20, 0x20	; 32
    17d8:	51 e4       	ldi	r21, 0x41	; 65
    17da:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    17de:	dc 01       	movw	r26, r24
    17e0:	cb 01       	movw	r24, r22
    17e2:	bc 01       	movw	r22, r24
    17e4:	cd 01       	movw	r24, r26
    17e6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    17ea:	dc 01       	movw	r26, r24
    17ec:	cb 01       	movw	r24, r22
    17ee:	9e 83       	std	Y+6, r25	; 0x06
    17f0:	8d 83       	std	Y+5, r24	; 0x05
    17f2:	0f c0       	rjmp	.+30     	; 0x1812 <LCD8Bit_init+0xc6>
    17f4:	88 ec       	ldi	r24, 0xC8	; 200
    17f6:	90 e0       	ldi	r25, 0x00	; 0
    17f8:	9c 83       	std	Y+4, r25	; 0x04
    17fa:	8b 83       	std	Y+3, r24	; 0x03
    17fc:	8b 81       	ldd	r24, Y+3	; 0x03
    17fe:	9c 81       	ldd	r25, Y+4	; 0x04
    1800:	01 97       	sbiw	r24, 0x01	; 1
    1802:	f1 f7       	brne	.-4      	; 0x1800 <LCD8Bit_init+0xb4>
    1804:	9c 83       	std	Y+4, r25	; 0x04
    1806:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1808:	8d 81       	ldd	r24, Y+5	; 0x05
    180a:	9e 81       	ldd	r25, Y+6	; 0x06
    180c:	01 97       	sbiw	r24, 0x01	; 1
    180e:	9e 83       	std	Y+6, r25	; 0x06
    1810:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1812:	8d 81       	ldd	r24, Y+5	; 0x05
    1814:	9e 81       	ldd	r25, Y+6	; 0x06
    1816:	00 97       	sbiw	r24, 0x00	; 0
    1818:	69 f7       	brne	.-38     	; 0x17f4 <LCD8Bit_init+0xa8>
    181a:	14 c0       	rjmp	.+40     	; 0x1844 <LCD8Bit_init+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    181c:	6f 81       	ldd	r22, Y+7	; 0x07
    181e:	78 85       	ldd	r23, Y+8	; 0x08
    1820:	89 85       	ldd	r24, Y+9	; 0x09
    1822:	9a 85       	ldd	r25, Y+10	; 0x0a
    1824:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1828:	dc 01       	movw	r26, r24
    182a:	cb 01       	movw	r24, r22
    182c:	9e 83       	std	Y+6, r25	; 0x06
    182e:	8d 83       	std	Y+5, r24	; 0x05
    1830:	8d 81       	ldd	r24, Y+5	; 0x05
    1832:	9e 81       	ldd	r25, Y+6	; 0x06
    1834:	9a 83       	std	Y+2, r25	; 0x02
    1836:	89 83       	std	Y+1, r24	; 0x01
    1838:	89 81       	ldd	r24, Y+1	; 0x01
    183a:	9a 81       	ldd	r25, Y+2	; 0x02
    183c:	01 97       	sbiw	r24, 0x01	; 1
    183e:	f1 f7       	brne	.-4      	; 0x183c <LCD8Bit_init+0xf0>
    1840:	9a 83       	std	Y+2, r25	; 0x02
    1842:	89 83       	std	Y+1, r24	; 0x01
    //Wait more than 30 ms
	_delay_ms(40);
	//Function Set
	LCD8Bit_Send_Command(FUNC_SET);
    1844:	88 e3       	ldi	r24, 0x38	; 56
    1846:	0e 94 90 09 	call	0x1320	; 0x1320 <LCD8Bit_Send_Command>
	//ON OFF Control
	LCD8Bit_Send_Command(ON_OFF);
    184a:	8c e0       	ldi	r24, 0x0C	; 12
    184c:	0e 94 90 09 	call	0x1320	; 0x1320 <LCD8Bit_Send_Command>
	//Clear
	LCD8Bit_Send_Command(LCD8Bit_CLEAR);
    1850:	81 e0       	ldi	r24, 0x01	; 1
    1852:	0e 94 90 09 	call	0x1320	; 0x1320 <LCD8Bit_Send_Command>
}
    1856:	2e 96       	adiw	r28, 0x0e	; 14
    1858:	0f b6       	in	r0, 0x3f	; 63
    185a:	f8 94       	cli
    185c:	de bf       	out	0x3e, r29	; 62
    185e:	0f be       	out	0x3f, r0	; 63
    1860:	cd bf       	out	0x3d, r28	; 61
    1862:	cf 91       	pop	r28
    1864:	df 91       	pop	r29
    1866:	08 95       	ret

00001868 <LCD_Send_String>:


/***************/
/*LCD FUNCTIONS*/
/***************/
void LCD_Send_String(const char* word){
    1868:	df 93       	push	r29
    186a:	cf 93       	push	r28
    186c:	00 d0       	rcall	.+0      	; 0x186e <LCD_Send_String+0x6>
    186e:	0f 92       	push	r0
    1870:	cd b7       	in	r28, 0x3d	; 61
    1872:	de b7       	in	r29, 0x3e	; 62
    1874:	9b 83       	std	Y+3, r25	; 0x03
    1876:	8a 83       	std	Y+2, r24	; 0x02
	u8 cnt = 0;
    1878:	19 82       	std	Y+1, r1	; 0x01
    187a:	0e c0       	rjmp	.+28     	; 0x1898 <LCD_Send_String+0x30>
	while(word[cnt] != '\0'){
		LCD8Bit_Send_Data(word[cnt]);
    187c:	89 81       	ldd	r24, Y+1	; 0x01
    187e:	28 2f       	mov	r18, r24
    1880:	30 e0       	ldi	r19, 0x00	; 0
    1882:	8a 81       	ldd	r24, Y+2	; 0x02
    1884:	9b 81       	ldd	r25, Y+3	; 0x03
    1886:	fc 01       	movw	r30, r24
    1888:	e2 0f       	add	r30, r18
    188a:	f3 1f       	adc	r31, r19
    188c:	80 81       	ld	r24, Z
    188e:	0e 94 9b 0a 	call	0x1536	; 0x1536 <LCD8Bit_Send_Data>
		cnt++;
    1892:	89 81       	ldd	r24, Y+1	; 0x01
    1894:	8f 5f       	subi	r24, 0xFF	; 255
    1896:	89 83       	std	Y+1, r24	; 0x01
/***************/
/*LCD FUNCTIONS*/
/***************/
void LCD_Send_String(const char* word){
	u8 cnt = 0;
	while(word[cnt] != '\0'){
    1898:	89 81       	ldd	r24, Y+1	; 0x01
    189a:	28 2f       	mov	r18, r24
    189c:	30 e0       	ldi	r19, 0x00	; 0
    189e:	8a 81       	ldd	r24, Y+2	; 0x02
    18a0:	9b 81       	ldd	r25, Y+3	; 0x03
    18a2:	fc 01       	movw	r30, r24
    18a4:	e2 0f       	add	r30, r18
    18a6:	f3 1f       	adc	r31, r19
    18a8:	80 81       	ld	r24, Z
    18aa:	88 23       	and	r24, r24
    18ac:	39 f7       	brne	.-50     	; 0x187c <LCD_Send_String+0x14>
		LCD8Bit_Send_Data(word[cnt]);
		cnt++;
	}
}
    18ae:	0f 90       	pop	r0
    18b0:	0f 90       	pop	r0
    18b2:	0f 90       	pop	r0
    18b4:	cf 91       	pop	r28
    18b6:	df 91       	pop	r29
    18b8:	08 95       	ret

000018ba <LCD_Send_Int>:

void LCD_Send_Int(u16 num){
    18ba:	df 93       	push	r29
    18bc:	cf 93       	push	r28
    18be:	cd b7       	in	r28, 0x3d	; 61
    18c0:	de b7       	in	r29, 0x3e	; 62
    18c2:	2c 97       	sbiw	r28, 0x0c	; 12
    18c4:	0f b6       	in	r0, 0x3f	; 63
    18c6:	f8 94       	cli
    18c8:	de bf       	out	0x3e, r29	; 62
    18ca:	0f be       	out	0x3f, r0	; 63
    18cc:	cd bf       	out	0x3d, r28	; 61
    18ce:	9c 87       	std	Y+12, r25	; 0x0c
    18d0:	8b 87       	std	Y+11, r24	; 0x0b
	char arr[10];
	itoa(num,arr,10);
    18d2:	8b 85       	ldd	r24, Y+11	; 0x0b
    18d4:	9c 85       	ldd	r25, Y+12	; 0x0c
    18d6:	9e 01       	movw	r18, r28
    18d8:	2f 5f       	subi	r18, 0xFF	; 255
    18da:	3f 4f       	sbci	r19, 0xFF	; 255
    18dc:	b9 01       	movw	r22, r18
    18de:	4a e0       	ldi	r20, 0x0A	; 10
    18e0:	50 e0       	ldi	r21, 0x00	; 0
    18e2:	0e 94 61 0f 	call	0x1ec2	; 0x1ec2 <itoa>
	LCD_Send_String(arr);
    18e6:	ce 01       	movw	r24, r28
    18e8:	01 96       	adiw	r24, 0x01	; 1
    18ea:	0e 94 34 0c 	call	0x1868	; 0x1868 <LCD_Send_String>

}
    18ee:	2c 96       	adiw	r28, 0x0c	; 12
    18f0:	0f b6       	in	r0, 0x3f	; 63
    18f2:	f8 94       	cli
    18f4:	de bf       	out	0x3e, r29	; 62
    18f6:	0f be       	out	0x3f, r0	; 63
    18f8:	cd bf       	out	0x3d, r28	; 61
    18fa:	cf 91       	pop	r28
    18fc:	df 91       	pop	r29
    18fe:	08 95       	ret

00001900 <LCD_GOTOXY>:


void LCD_GOTOXY(u8 x, u8 y){
    1900:	df 93       	push	r29
    1902:	cf 93       	push	r28
    1904:	00 d0       	rcall	.+0      	; 0x1906 <LCD_GOTOXY+0x6>
    1906:	0f 92       	push	r0
    1908:	cd b7       	in	r28, 0x3d	; 61
    190a:	de b7       	in	r29, 0x3e	; 62
    190c:	8a 83       	std	Y+2, r24	; 0x02
    190e:	6b 83       	std	Y+3, r22	; 0x03
	u8 DDRAM_ADDRESS = 0;
    1910:	19 82       	std	Y+1, r1	; 0x01
	if(y == 0){
    1912:	8b 81       	ldd	r24, Y+3	; 0x03
    1914:	88 23       	and	r24, r24
    1916:	11 f4       	brne	.+4      	; 0x191c <LCD_GOTOXY+0x1c>
		DDRAM_ADDRESS = x;
    1918:	8a 81       	ldd	r24, Y+2	; 0x02
    191a:	89 83       	std	Y+1, r24	; 0x01
	}
	if(y == 1){
    191c:	8b 81       	ldd	r24, Y+3	; 0x03
    191e:	81 30       	cpi	r24, 0x01	; 1
    1920:	19 f4       	brne	.+6      	; 0x1928 <LCD_GOTOXY+0x28>
	    DDRAM_ADDRESS = x + 0x40;
    1922:	8a 81       	ldd	r24, Y+2	; 0x02
    1924:	80 5c       	subi	r24, 0xC0	; 192
    1926:	89 83       	std	Y+1, r24	; 0x01
	}
	LCD8Bit_Send_Command(DDRAM_ADDRESS + 128);
    1928:	89 81       	ldd	r24, Y+1	; 0x01
    192a:	80 58       	subi	r24, 0x80	; 128
    192c:	0e 94 90 09 	call	0x1320	; 0x1320 <LCD8Bit_Send_Command>
}
    1930:	0f 90       	pop	r0
    1932:	0f 90       	pop	r0
    1934:	0f 90       	pop	r0
    1936:	cf 91       	pop	r28
    1938:	df 91       	pop	r29
    193a:	08 95       	ret

0000193c <LCD_Save_Character>:

void LCD_Save_Character(u8* arr,u8 BlockNumber){
    193c:	df 93       	push	r29
    193e:	cf 93       	push	r28
    1940:	00 d0       	rcall	.+0      	; 0x1942 <LCD_Save_Character+0x6>
    1942:	00 d0       	rcall	.+0      	; 0x1944 <LCD_Save_Character+0x8>
    1944:	0f 92       	push	r0
    1946:	cd b7       	in	r28, 0x3d	; 61
    1948:	de b7       	in	r29, 0x3e	; 62
    194a:	9c 83       	std	Y+4, r25	; 0x04
    194c:	8b 83       	std	Y+3, r24	; 0x03
    194e:	6d 83       	std	Y+5, r22	; 0x05
	//Calculate CGRAM ADDRESS
	u8 CGRAM = 0;
    1950:	1a 82       	std	Y+2, r1	; 0x02
	CGRAM = BlockNumber * 8;
    1952:	8d 81       	ldd	r24, Y+5	; 0x05
    1954:	88 2f       	mov	r24, r24
    1956:	90 e0       	ldi	r25, 0x00	; 0
    1958:	88 0f       	add	r24, r24
    195a:	99 1f       	adc	r25, r25
    195c:	88 0f       	add	r24, r24
    195e:	99 1f       	adc	r25, r25
    1960:	88 0f       	add	r24, r24
    1962:	99 1f       	adc	r25, r25
    1964:	8a 83       	std	Y+2, r24	; 0x02
	//Write the Character in CGRAM
	LCD8Bit_Send_Command(CGRAM + 64);
    1966:	8a 81       	ldd	r24, Y+2	; 0x02
    1968:	80 5c       	subi	r24, 0xC0	; 192
    196a:	0e 94 90 09 	call	0x1320	; 0x1320 <LCD8Bit_Send_Command>
	for(u8 i = 0 ;i<8;i++){
    196e:	19 82       	std	Y+1, r1	; 0x01
    1970:	0e c0       	rjmp	.+28     	; 0x198e <LCD_Save_Character+0x52>
		LCD8Bit_Send_Data(arr[i]);
    1972:	89 81       	ldd	r24, Y+1	; 0x01
    1974:	28 2f       	mov	r18, r24
    1976:	30 e0       	ldi	r19, 0x00	; 0
    1978:	8b 81       	ldd	r24, Y+3	; 0x03
    197a:	9c 81       	ldd	r25, Y+4	; 0x04
    197c:	fc 01       	movw	r30, r24
    197e:	e2 0f       	add	r30, r18
    1980:	f3 1f       	adc	r31, r19
    1982:	80 81       	ld	r24, Z
    1984:	0e 94 9b 0a 	call	0x1536	; 0x1536 <LCD8Bit_Send_Data>
	//Calculate CGRAM ADDRESS
	u8 CGRAM = 0;
	CGRAM = BlockNumber * 8;
	//Write the Character in CGRAM
	LCD8Bit_Send_Command(CGRAM + 64);
	for(u8 i = 0 ;i<8;i++){
    1988:	89 81       	ldd	r24, Y+1	; 0x01
    198a:	8f 5f       	subi	r24, 0xFF	; 255
    198c:	89 83       	std	Y+1, r24	; 0x01
    198e:	89 81       	ldd	r24, Y+1	; 0x01
    1990:	88 30       	cpi	r24, 0x08	; 8
    1992:	78 f3       	brcs	.-34     	; 0x1972 <LCD_Save_Character+0x36>
		LCD8Bit_Send_Data(arr[i]);
	}

}
    1994:	0f 90       	pop	r0
    1996:	0f 90       	pop	r0
    1998:	0f 90       	pop	r0
    199a:	0f 90       	pop	r0
    199c:	0f 90       	pop	r0
    199e:	cf 91       	pop	r28
    19a0:	df 91       	pop	r29
    19a2:	08 95       	ret

000019a4 <LCD_Display_Character>:


void LCD_Display_Character(u8 BlockNumber ,u8 x ,u8 y){
    19a4:	df 93       	push	r29
    19a6:	cf 93       	push	r28
    19a8:	00 d0       	rcall	.+0      	; 0x19aa <LCD_Display_Character+0x6>
    19aa:	00 d0       	rcall	.+0      	; 0x19ac <LCD_Display_Character+0x8>
    19ac:	cd b7       	in	r28, 0x3d	; 61
    19ae:	de b7       	in	r29, 0x3e	; 62
    19b0:	8a 83       	std	Y+2, r24	; 0x02
    19b2:	6b 83       	std	Y+3, r22	; 0x03
    19b4:	4c 83       	std	Y+4, r20	; 0x04
	//Calculate CGRAM ADDRESS
	u8 CGRAM = 0;
    19b6:	19 82       	std	Y+1, r1	; 0x01
	CGRAM = BlockNumber * 8;
    19b8:	8a 81       	ldd	r24, Y+2	; 0x02
    19ba:	88 2f       	mov	r24, r24
    19bc:	90 e0       	ldi	r25, 0x00	; 0
    19be:	88 0f       	add	r24, r24
    19c0:	99 1f       	adc	r25, r25
    19c2:	88 0f       	add	r24, r24
    19c4:	99 1f       	adc	r25, r25
    19c6:	88 0f       	add	r24, r24
    19c8:	99 1f       	adc	r25, r25
    19ca:	89 83       	std	Y+1, r24	; 0x01
	//Write the Character in CGRAM
	LCD8Bit_Send_Command(CGRAM + 64);
    19cc:	89 81       	ldd	r24, Y+1	; 0x01
    19ce:	80 5c       	subi	r24, 0xC0	; 192
    19d0:	0e 94 90 09 	call	0x1320	; 0x1320 <LCD8Bit_Send_Command>
	//Goto to print position
	LCD_GOTOXY(x,y);
    19d4:	8b 81       	ldd	r24, Y+3	; 0x03
    19d6:	6c 81       	ldd	r22, Y+4	; 0x04
    19d8:	0e 94 80 0c 	call	0x1900	; 0x1900 <LCD_GOTOXY>
	//Write the character on the DDRAM (LCD)
	LCD8Bit_Send_Data(BlockNumber);
    19dc:	8a 81       	ldd	r24, Y+2	; 0x02
    19de:	0e 94 9b 0a 	call	0x1536	; 0x1536 <LCD8Bit_Send_Data>
    }
    19e2:	0f 90       	pop	r0
    19e4:	0f 90       	pop	r0
    19e6:	0f 90       	pop	r0
    19e8:	0f 90       	pop	r0
    19ea:	cf 91       	pop	r28
    19ec:	df 91       	pop	r29
    19ee:	08 95       	ret

000019f0 <main>:
#define CS1 6
#define CS2 5
#define WR 7

void AnalogMux(u8 CS, u8 channel);
int main() {
    19f0:	df 93       	push	r29
    19f2:	cf 93       	push	r28
    19f4:	0f 92       	push	r0
    19f6:	cd b7       	in	r28, 0x3d	; 61
    19f8:	de b7       	in	r29, 0x3e	; 62

	/*Pin Directions*/
	DDRA = 0b00000000;
    19fa:	ea e3       	ldi	r30, 0x3A	; 58
    19fc:	f0 e0       	ldi	r31, 0x00	; 0
    19fe:	10 82       	st	Z, r1
	DDRB = 0b11111111;
    1a00:	e7 e3       	ldi	r30, 0x37	; 55
    1a02:	f0 e0       	ldi	r31, 0x00	; 0
    1a04:	8f ef       	ldi	r24, 0xFF	; 255
    1a06:	80 83       	st	Z, r24
	DDRC = 0b11111111;
    1a08:	e4 e3       	ldi	r30, 0x34	; 52
    1a0a:	f0 e0       	ldi	r31, 0x00	; 0
    1a0c:	8f ef       	ldi	r24, 0xFF	; 255
    1a0e:	80 83       	st	Z, r24
	DDRD = 0b11111111;
    1a10:	e1 e3       	ldi	r30, 0x31	; 49
    1a12:	f0 e0       	ldi	r31, 0x00	; 0
    1a14:	8f ef       	ldi	r24, 0xFF	; 255
    1a16:	80 83       	st	Z, r24

    DIO_SetPin_Value(GroupB,CS1,LOW);
    1a18:	81 e0       	ldi	r24, 0x01	; 1
    1a1a:	66 e0       	ldi	r22, 0x06	; 6
    1a1c:	40 e0       	ldi	r20, 0x00	; 0
    1a1e:	0e 94 b7 05 	call	0xb6e	; 0xb6e <DIO_SetPin_Value>

	LCD8Bit_init();
    1a22:	0e 94 a6 0b 	call	0x174c	; 0x174c <LCD8Bit_init>
	ADC_init();
    1a26:	0e 94 b3 08 	call	0x1166	; 0x1166 <ADC_init>
   u8 i =0;
    1a2a:	19 82       	std	Y+1, r1	; 0x01
   while(1){
	   if(i<32)
    1a2c:	89 81       	ldd	r24, Y+1	; 0x01
    1a2e:	80 32       	cpi	r24, 0x20	; 32
    1a30:	40 f4       	brcc	.+16     	; 0x1a42 <main+0x52>
	      AnalogMUX(CS1,i);
    1a32:	89 81       	ldd	r24, Y+1	; 0x01
    1a34:	28 2f       	mov	r18, r24
    1a36:	30 e0       	ldi	r19, 0x00	; 0
    1a38:	86 e0       	ldi	r24, 0x06	; 6
    1a3a:	90 e0       	ldi	r25, 0x00	; 0
    1a3c:	b9 01       	movw	r22, r18
    1a3e:	0e 94 37 0d 	call	0x1a6e	; 0x1a6e <AnalogMUX>
	   if(i>=32&&i<64)
    1a42:	89 81       	ldd	r24, Y+1	; 0x01
    1a44:	80 32       	cpi	r24, 0x20	; 32
    1a46:	58 f0       	brcs	.+22     	; 0x1a5e <main+0x6e>
    1a48:	89 81       	ldd	r24, Y+1	; 0x01
    1a4a:	80 34       	cpi	r24, 0x40	; 64
    1a4c:	40 f4       	brcc	.+16     	; 0x1a5e <main+0x6e>
		  AnalogMUX(CS2,i);
    1a4e:	89 81       	ldd	r24, Y+1	; 0x01
    1a50:	28 2f       	mov	r18, r24
    1a52:	30 e0       	ldi	r19, 0x00	; 0
    1a54:	85 e0       	ldi	r24, 0x05	; 5
    1a56:	90 e0       	ldi	r25, 0x00	; 0
    1a58:	b9 01       	movw	r22, r18
    1a5a:	0e 94 37 0d 	call	0x1a6e	; 0x1a6e <AnalogMUX>
	   i++;
    1a5e:	89 81       	ldd	r24, Y+1	; 0x01
    1a60:	8f 5f       	subi	r24, 0xFF	; 255
    1a62:	89 83       	std	Y+1, r24	; 0x01
       if(i==64)
    1a64:	89 81       	ldd	r24, Y+1	; 0x01
    1a66:	80 34       	cpi	r24, 0x40	; 64
    1a68:	09 f7       	brne	.-62     	; 0x1a2c <main+0x3c>
    	   i=0;
    1a6a:	19 82       	std	Y+1, r1	; 0x01
    1a6c:	df cf       	rjmp	.-66     	; 0x1a2c <main+0x3c>

00001a6e <AnalogMUX>:

	}

  }

void AnalogMUX(u8 CS, u8 channel){
    1a6e:	df 93       	push	r29
    1a70:	cf 93       	push	r28
    1a72:	cd b7       	in	r28, 0x3d	; 61
    1a74:	de b7       	in	r29, 0x3e	; 62
    1a76:	a0 97       	sbiw	r28, 0x20	; 32
    1a78:	0f b6       	in	r0, 0x3f	; 63
    1a7a:	f8 94       	cli
    1a7c:	de bf       	out	0x3e, r29	; 62
    1a7e:	0f be       	out	0x3f, r0	; 63
    1a80:	cd bf       	out	0x3d, r28	; 61
    1a82:	8f 8f       	std	Y+31, r24	; 0x1f
    1a84:	68 a3       	std	Y+32, r22	; 0x20
	u16 AnalogInput;
	if(CS == CS1){
    1a86:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1a88:	86 30       	cpi	r24, 0x06	; 6
    1a8a:	09 f0       	breq	.+2      	; 0x1a8e <AnalogMUX+0x20>
    1a8c:	cb c0       	rjmp	.+406    	; 0x1c24 <AnalogMUX+0x1b6>
		CLR_BIT(PORTB,CS1);
    1a8e:	a8 e3       	ldi	r26, 0x38	; 56
    1a90:	b0 e0       	ldi	r27, 0x00	; 0
    1a92:	e8 e3       	ldi	r30, 0x38	; 56
    1a94:	f0 e0       	ldi	r31, 0x00	; 0
    1a96:	80 81       	ld	r24, Z
    1a98:	8f 7b       	andi	r24, 0xBF	; 191
    1a9a:	8c 93       	st	X, r24
		SET_BIT(PORTB,CS2);
    1a9c:	a8 e3       	ldi	r26, 0x38	; 56
    1a9e:	b0 e0       	ldi	r27, 0x00	; 0
    1aa0:	e8 e3       	ldi	r30, 0x38	; 56
    1aa2:	f0 e0       	ldi	r31, 0x00	; 0
    1aa4:	80 81       	ld	r24, Z
    1aa6:	80 62       	ori	r24, 0x20	; 32
    1aa8:	8c 93       	st	X, r24
		PORTB &= 0b11100000;
    1aaa:	a8 e3       	ldi	r26, 0x38	; 56
    1aac:	b0 e0       	ldi	r27, 0x00	; 0
    1aae:	e8 e3       	ldi	r30, 0x38	; 56
    1ab0:	f0 e0       	ldi	r31, 0x00	; 0
    1ab2:	80 81       	ld	r24, Z
    1ab4:	80 7e       	andi	r24, 0xE0	; 224
    1ab6:	8c 93       	st	X, r24
		PORTB |= channel;
    1ab8:	a8 e3       	ldi	r26, 0x38	; 56
    1aba:	b0 e0       	ldi	r27, 0x00	; 0
    1abc:	e8 e3       	ldi	r30, 0x38	; 56
    1abe:	f0 e0       	ldi	r31, 0x00	; 0
    1ac0:	90 81       	ld	r25, Z
    1ac2:	88 a1       	ldd	r24, Y+32	; 0x20
    1ac4:	89 2b       	or	r24, r25
    1ac6:	8c 93       	st	X, r24

		DIO_SetPin_Value(GroupB,WR,LOW);
    1ac8:	81 e0       	ldi	r24, 0x01	; 1
    1aca:	67 e0       	ldi	r22, 0x07	; 7
    1acc:	40 e0       	ldi	r20, 0x00	; 0
    1ace:	0e 94 b7 05 	call	0xb6e	; 0xb6e <DIO_SetPin_Value>
	    AnalogInput = ADC_Read_Sych(0)*500UL/65535;
    1ad2:	80 e0       	ldi	r24, 0x00	; 0
    1ad4:	0e 94 eb 08 	call	0x11d6	; 0x11d6 <ADC_Read_Sych>
    1ad8:	cc 01       	movw	r24, r24
    1ada:	a0 e0       	ldi	r26, 0x00	; 0
    1adc:	b0 e0       	ldi	r27, 0x00	; 0
    1ade:	24 ef       	ldi	r18, 0xF4	; 244
    1ae0:	31 e0       	ldi	r19, 0x01	; 1
    1ae2:	40 e0       	ldi	r20, 0x00	; 0
    1ae4:	50 e0       	ldi	r21, 0x00	; 0
    1ae6:	bc 01       	movw	r22, r24
    1ae8:	cd 01       	movw	r24, r26
    1aea:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <__mulsi3>
    1aee:	dc 01       	movw	r26, r24
    1af0:	cb 01       	movw	r24, r22
    1af2:	2f ef       	ldi	r18, 0xFF	; 255
    1af4:	3f ef       	ldi	r19, 0xFF	; 255
    1af6:	40 e0       	ldi	r20, 0x00	; 0
    1af8:	50 e0       	ldi	r21, 0x00	; 0
    1afa:	bc 01       	movw	r22, r24
    1afc:	cd 01       	movw	r24, r26
    1afe:	0e 94 08 0f 	call	0x1e10	; 0x1e10 <__udivmodsi4>
    1b02:	da 01       	movw	r26, r20
    1b04:	c9 01       	movw	r24, r18
    1b06:	9e 8f       	std	Y+30, r25	; 0x1e
    1b08:	8d 8f       	std	Y+29, r24	; 0x1d
	    LCD_Send_String("A");
    1b0a:	80 e6       	ldi	r24, 0x60	; 96
    1b0c:	90 e0       	ldi	r25, 0x00	; 0
    1b0e:	0e 94 34 0c 	call	0x1868	; 0x1868 <LCD_Send_String>
	    LCD_Send_Int(channel+1);
    1b12:	88 a1       	ldd	r24, Y+32	; 0x20
    1b14:	88 2f       	mov	r24, r24
    1b16:	90 e0       	ldi	r25, 0x00	; 0
    1b18:	01 96       	adiw	r24, 0x01	; 1
    1b1a:	0e 94 5d 0c 	call	0x18ba	; 0x18ba <LCD_Send_Int>
	    LCD_Send_String(": ");
    1b1e:	82 e6       	ldi	r24, 0x62	; 98
    1b20:	90 e0       	ldi	r25, 0x00	; 0
    1b22:	0e 94 34 0c 	call	0x1868	; 0x1868 <LCD_Send_String>
	    LCD_Send_Int(AnalogInput);
    1b26:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1b28:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1b2a:	0e 94 5d 0c 	call	0x18ba	; 0x18ba <LCD_Send_Int>
    1b2e:	80 e0       	ldi	r24, 0x00	; 0
    1b30:	90 e0       	ldi	r25, 0x00	; 0
    1b32:	a8 e4       	ldi	r26, 0x48	; 72
    1b34:	b3 e4       	ldi	r27, 0x43	; 67
    1b36:	89 8f       	std	Y+25, r24	; 0x19
    1b38:	9a 8f       	std	Y+26, r25	; 0x1a
    1b3a:	ab 8f       	std	Y+27, r26	; 0x1b
    1b3c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b3e:	69 8d       	ldd	r22, Y+25	; 0x19
    1b40:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1b42:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1b44:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1b46:	20 e0       	ldi	r18, 0x00	; 0
    1b48:	30 e0       	ldi	r19, 0x00	; 0
    1b4a:	4a ef       	ldi	r20, 0xFA	; 250
    1b4c:	54 e4       	ldi	r21, 0x44	; 68
    1b4e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1b52:	dc 01       	movw	r26, r24
    1b54:	cb 01       	movw	r24, r22
    1b56:	8d 8b       	std	Y+21, r24	; 0x15
    1b58:	9e 8b       	std	Y+22, r25	; 0x16
    1b5a:	af 8b       	std	Y+23, r26	; 0x17
    1b5c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1b5e:	6d 89       	ldd	r22, Y+21	; 0x15
    1b60:	7e 89       	ldd	r23, Y+22	; 0x16
    1b62:	8f 89       	ldd	r24, Y+23	; 0x17
    1b64:	98 8d       	ldd	r25, Y+24	; 0x18
    1b66:	20 e0       	ldi	r18, 0x00	; 0
    1b68:	30 e0       	ldi	r19, 0x00	; 0
    1b6a:	40 e8       	ldi	r20, 0x80	; 128
    1b6c:	5f e3       	ldi	r21, 0x3F	; 63
    1b6e:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1b72:	88 23       	and	r24, r24
    1b74:	2c f4       	brge	.+10     	; 0x1b80 <AnalogMUX+0x112>
		__ticks = 1;
    1b76:	81 e0       	ldi	r24, 0x01	; 1
    1b78:	90 e0       	ldi	r25, 0x00	; 0
    1b7a:	9c 8b       	std	Y+20, r25	; 0x14
    1b7c:	8b 8b       	std	Y+19, r24	; 0x13
    1b7e:	3f c0       	rjmp	.+126    	; 0x1bfe <AnalogMUX+0x190>
	else if (__tmp > 65535)
    1b80:	6d 89       	ldd	r22, Y+21	; 0x15
    1b82:	7e 89       	ldd	r23, Y+22	; 0x16
    1b84:	8f 89       	ldd	r24, Y+23	; 0x17
    1b86:	98 8d       	ldd	r25, Y+24	; 0x18
    1b88:	20 e0       	ldi	r18, 0x00	; 0
    1b8a:	3f ef       	ldi	r19, 0xFF	; 255
    1b8c:	4f e7       	ldi	r20, 0x7F	; 127
    1b8e:	57 e4       	ldi	r21, 0x47	; 71
    1b90:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1b94:	18 16       	cp	r1, r24
    1b96:	4c f5       	brge	.+82     	; 0x1bea <AnalogMUX+0x17c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b98:	69 8d       	ldd	r22, Y+25	; 0x19
    1b9a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1b9c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1b9e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1ba0:	20 e0       	ldi	r18, 0x00	; 0
    1ba2:	30 e0       	ldi	r19, 0x00	; 0
    1ba4:	40 e2       	ldi	r20, 0x20	; 32
    1ba6:	51 e4       	ldi	r21, 0x41	; 65
    1ba8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1bac:	dc 01       	movw	r26, r24
    1bae:	cb 01       	movw	r24, r22
    1bb0:	bc 01       	movw	r22, r24
    1bb2:	cd 01       	movw	r24, r26
    1bb4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1bb8:	dc 01       	movw	r26, r24
    1bba:	cb 01       	movw	r24, r22
    1bbc:	9c 8b       	std	Y+20, r25	; 0x14
    1bbe:	8b 8b       	std	Y+19, r24	; 0x13
    1bc0:	0f c0       	rjmp	.+30     	; 0x1be0 <AnalogMUX+0x172>
    1bc2:	88 ec       	ldi	r24, 0xC8	; 200
    1bc4:	90 e0       	ldi	r25, 0x00	; 0
    1bc6:	9a 8b       	std	Y+18, r25	; 0x12
    1bc8:	89 8b       	std	Y+17, r24	; 0x11
    1bca:	89 89       	ldd	r24, Y+17	; 0x11
    1bcc:	9a 89       	ldd	r25, Y+18	; 0x12
    1bce:	01 97       	sbiw	r24, 0x01	; 1
    1bd0:	f1 f7       	brne	.-4      	; 0x1bce <AnalogMUX+0x160>
    1bd2:	9a 8b       	std	Y+18, r25	; 0x12
    1bd4:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1bd6:	8b 89       	ldd	r24, Y+19	; 0x13
    1bd8:	9c 89       	ldd	r25, Y+20	; 0x14
    1bda:	01 97       	sbiw	r24, 0x01	; 1
    1bdc:	9c 8b       	std	Y+20, r25	; 0x14
    1bde:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1be0:	8b 89       	ldd	r24, Y+19	; 0x13
    1be2:	9c 89       	ldd	r25, Y+20	; 0x14
    1be4:	00 97       	sbiw	r24, 0x00	; 0
    1be6:	69 f7       	brne	.-38     	; 0x1bc2 <AnalogMUX+0x154>
    1be8:	14 c0       	rjmp	.+40     	; 0x1c12 <AnalogMUX+0x1a4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1bea:	6d 89       	ldd	r22, Y+21	; 0x15
    1bec:	7e 89       	ldd	r23, Y+22	; 0x16
    1bee:	8f 89       	ldd	r24, Y+23	; 0x17
    1bf0:	98 8d       	ldd	r25, Y+24	; 0x18
    1bf2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1bf6:	dc 01       	movw	r26, r24
    1bf8:	cb 01       	movw	r24, r22
    1bfa:	9c 8b       	std	Y+20, r25	; 0x14
    1bfc:	8b 8b       	std	Y+19, r24	; 0x13
    1bfe:	8b 89       	ldd	r24, Y+19	; 0x13
    1c00:	9c 89       	ldd	r25, Y+20	; 0x14
    1c02:	98 8b       	std	Y+16, r25	; 0x10
    1c04:	8f 87       	std	Y+15, r24	; 0x0f
    1c06:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c08:	98 89       	ldd	r25, Y+16	; 0x10
    1c0a:	01 97       	sbiw	r24, 0x01	; 1
    1c0c:	f1 f7       	brne	.-4      	; 0x1c0a <AnalogMUX+0x19c>
    1c0e:	98 8b       	std	Y+16, r25	; 0x10
    1c10:	8f 87       	std	Y+15, r24	; 0x0f
	    _delay_ms(200);
		DIO_SetPin_Value(GroupB,WR,HIGH);
    1c12:	81 e0       	ldi	r24, 0x01	; 1
    1c14:	67 e0       	ldi	r22, 0x07	; 7
    1c16:	41 e0       	ldi	r20, 0x01	; 1
    1c18:	0e 94 b7 05 	call	0xb6e	; 0xb6e <DIO_SetPin_Value>
	    LCD8Bit_Send_Command(0x01);
    1c1c:	81 e0       	ldi	r24, 0x01	; 1
    1c1e:	0e 94 90 09 	call	0x1320	; 0x1320 <LCD8Bit_Send_Command>
    1c22:	ce c0       	rjmp	.+412    	; 0x1dc0 <AnalogMUX+0x352>
	}
	else if(CS == CS2){
    1c24:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1c26:	85 30       	cpi	r24, 0x05	; 5
    1c28:	09 f0       	breq	.+2      	; 0x1c2c <AnalogMUX+0x1be>
    1c2a:	ca c0       	rjmp	.+404    	; 0x1dc0 <AnalogMUX+0x352>
		CLR_BIT(PORTB,CS2);
    1c2c:	a8 e3       	ldi	r26, 0x38	; 56
    1c2e:	b0 e0       	ldi	r27, 0x00	; 0
    1c30:	e8 e3       	ldi	r30, 0x38	; 56
    1c32:	f0 e0       	ldi	r31, 0x00	; 0
    1c34:	80 81       	ld	r24, Z
    1c36:	8f 7d       	andi	r24, 0xDF	; 223
    1c38:	8c 93       	st	X, r24
		SET_BIT(PORTB,CS1);
    1c3a:	a8 e3       	ldi	r26, 0x38	; 56
    1c3c:	b0 e0       	ldi	r27, 0x00	; 0
    1c3e:	e8 e3       	ldi	r30, 0x38	; 56
    1c40:	f0 e0       	ldi	r31, 0x00	; 0
    1c42:	80 81       	ld	r24, Z
    1c44:	80 64       	ori	r24, 0x40	; 64
    1c46:	8c 93       	st	X, r24
		PORTD &= 0b11100000;
    1c48:	a2 e3       	ldi	r26, 0x32	; 50
    1c4a:	b0 e0       	ldi	r27, 0x00	; 0
    1c4c:	e2 e3       	ldi	r30, 0x32	; 50
    1c4e:	f0 e0       	ldi	r31, 0x00	; 0
    1c50:	80 81       	ld	r24, Z
    1c52:	80 7e       	andi	r24, 0xE0	; 224
    1c54:	8c 93       	st	X, r24
		PORTD |= channel;
    1c56:	a2 e3       	ldi	r26, 0x32	; 50
    1c58:	b0 e0       	ldi	r27, 0x00	; 0
    1c5a:	e2 e3       	ldi	r30, 0x32	; 50
    1c5c:	f0 e0       	ldi	r31, 0x00	; 0
    1c5e:	90 81       	ld	r25, Z
    1c60:	88 a1       	ldd	r24, Y+32	; 0x20
    1c62:	89 2b       	or	r24, r25
    1c64:	8c 93       	st	X, r24
	    LCD_Send_String("B");
    1c66:	85 e6       	ldi	r24, 0x65	; 101
    1c68:	90 e0       	ldi	r25, 0x00	; 0
    1c6a:	0e 94 34 0c 	call	0x1868	; 0x1868 <LCD_Send_String>
	    LCD_Send_Int((channel-32+1));
    1c6e:	88 a1       	ldd	r24, Y+32	; 0x20
    1c70:	88 2f       	mov	r24, r24
    1c72:	90 e0       	ldi	r25, 0x00	; 0
    1c74:	4f 97       	sbiw	r24, 0x1f	; 31
    1c76:	0e 94 5d 0c 	call	0x18ba	; 0x18ba <LCD_Send_Int>
	    LCD_Send_String(": ");
    1c7a:	82 e6       	ldi	r24, 0x62	; 98
    1c7c:	90 e0       	ldi	r25, 0x00	; 0
    1c7e:	0e 94 34 0c 	call	0x1868	; 0x1868 <LCD_Send_String>
		DIO_SetPin_Value(GroupB,WR,LOW);
    1c82:	81 e0       	ldi	r24, 0x01	; 1
    1c84:	67 e0       	ldi	r22, 0x07	; 7
    1c86:	40 e0       	ldi	r20, 0x00	; 0
    1c88:	0e 94 b7 05 	call	0xb6e	; 0xb6e <DIO_SetPin_Value>
	    AnalogInput = ADC_Read_Sych(1)*500UL/65535;
    1c8c:	81 e0       	ldi	r24, 0x01	; 1
    1c8e:	0e 94 eb 08 	call	0x11d6	; 0x11d6 <ADC_Read_Sych>
    1c92:	cc 01       	movw	r24, r24
    1c94:	a0 e0       	ldi	r26, 0x00	; 0
    1c96:	b0 e0       	ldi	r27, 0x00	; 0
    1c98:	24 ef       	ldi	r18, 0xF4	; 244
    1c9a:	31 e0       	ldi	r19, 0x01	; 1
    1c9c:	40 e0       	ldi	r20, 0x00	; 0
    1c9e:	50 e0       	ldi	r21, 0x00	; 0
    1ca0:	bc 01       	movw	r22, r24
    1ca2:	cd 01       	movw	r24, r26
    1ca4:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <__mulsi3>
    1ca8:	dc 01       	movw	r26, r24
    1caa:	cb 01       	movw	r24, r22
    1cac:	2f ef       	ldi	r18, 0xFF	; 255
    1cae:	3f ef       	ldi	r19, 0xFF	; 255
    1cb0:	40 e0       	ldi	r20, 0x00	; 0
    1cb2:	50 e0       	ldi	r21, 0x00	; 0
    1cb4:	bc 01       	movw	r22, r24
    1cb6:	cd 01       	movw	r24, r26
    1cb8:	0e 94 08 0f 	call	0x1e10	; 0x1e10 <__udivmodsi4>
    1cbc:	da 01       	movw	r26, r20
    1cbe:	c9 01       	movw	r24, r18
    1cc0:	9e 8f       	std	Y+30, r25	; 0x1e
    1cc2:	8d 8f       	std	Y+29, r24	; 0x1d
	    LCD_Send_Int(AnalogInput);
    1cc4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1cc6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1cc8:	0e 94 5d 0c 	call	0x18ba	; 0x18ba <LCD_Send_Int>
    1ccc:	80 e0       	ldi	r24, 0x00	; 0
    1cce:	90 e0       	ldi	r25, 0x00	; 0
    1cd0:	a8 e4       	ldi	r26, 0x48	; 72
    1cd2:	b3 e4       	ldi	r27, 0x43	; 67
    1cd4:	8b 87       	std	Y+11, r24	; 0x0b
    1cd6:	9c 87       	std	Y+12, r25	; 0x0c
    1cd8:	ad 87       	std	Y+13, r26	; 0x0d
    1cda:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1cdc:	6b 85       	ldd	r22, Y+11	; 0x0b
    1cde:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ce0:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ce2:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ce4:	20 e0       	ldi	r18, 0x00	; 0
    1ce6:	30 e0       	ldi	r19, 0x00	; 0
    1ce8:	4a ef       	ldi	r20, 0xFA	; 250
    1cea:	54 e4       	ldi	r21, 0x44	; 68
    1cec:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1cf0:	dc 01       	movw	r26, r24
    1cf2:	cb 01       	movw	r24, r22
    1cf4:	8f 83       	std	Y+7, r24	; 0x07
    1cf6:	98 87       	std	Y+8, r25	; 0x08
    1cf8:	a9 87       	std	Y+9, r26	; 0x09
    1cfa:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1cfc:	6f 81       	ldd	r22, Y+7	; 0x07
    1cfe:	78 85       	ldd	r23, Y+8	; 0x08
    1d00:	89 85       	ldd	r24, Y+9	; 0x09
    1d02:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d04:	20 e0       	ldi	r18, 0x00	; 0
    1d06:	30 e0       	ldi	r19, 0x00	; 0
    1d08:	40 e8       	ldi	r20, 0x80	; 128
    1d0a:	5f e3       	ldi	r21, 0x3F	; 63
    1d0c:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1d10:	88 23       	and	r24, r24
    1d12:	2c f4       	brge	.+10     	; 0x1d1e <AnalogMUX+0x2b0>
		__ticks = 1;
    1d14:	81 e0       	ldi	r24, 0x01	; 1
    1d16:	90 e0       	ldi	r25, 0x00	; 0
    1d18:	9e 83       	std	Y+6, r25	; 0x06
    1d1a:	8d 83       	std	Y+5, r24	; 0x05
    1d1c:	3f c0       	rjmp	.+126    	; 0x1d9c <AnalogMUX+0x32e>
	else if (__tmp > 65535)
    1d1e:	6f 81       	ldd	r22, Y+7	; 0x07
    1d20:	78 85       	ldd	r23, Y+8	; 0x08
    1d22:	89 85       	ldd	r24, Y+9	; 0x09
    1d24:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d26:	20 e0       	ldi	r18, 0x00	; 0
    1d28:	3f ef       	ldi	r19, 0xFF	; 255
    1d2a:	4f e7       	ldi	r20, 0x7F	; 127
    1d2c:	57 e4       	ldi	r21, 0x47	; 71
    1d2e:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1d32:	18 16       	cp	r1, r24
    1d34:	4c f5       	brge	.+82     	; 0x1d88 <AnalogMUX+0x31a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d36:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d38:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d3a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d3c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d3e:	20 e0       	ldi	r18, 0x00	; 0
    1d40:	30 e0       	ldi	r19, 0x00	; 0
    1d42:	40 e2       	ldi	r20, 0x20	; 32
    1d44:	51 e4       	ldi	r21, 0x41	; 65
    1d46:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1d4a:	dc 01       	movw	r26, r24
    1d4c:	cb 01       	movw	r24, r22
    1d4e:	bc 01       	movw	r22, r24
    1d50:	cd 01       	movw	r24, r26
    1d52:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1d56:	dc 01       	movw	r26, r24
    1d58:	cb 01       	movw	r24, r22
    1d5a:	9e 83       	std	Y+6, r25	; 0x06
    1d5c:	8d 83       	std	Y+5, r24	; 0x05
    1d5e:	0f c0       	rjmp	.+30     	; 0x1d7e <AnalogMUX+0x310>
    1d60:	88 ec       	ldi	r24, 0xC8	; 200
    1d62:	90 e0       	ldi	r25, 0x00	; 0
    1d64:	9c 83       	std	Y+4, r25	; 0x04
    1d66:	8b 83       	std	Y+3, r24	; 0x03
    1d68:	8b 81       	ldd	r24, Y+3	; 0x03
    1d6a:	9c 81       	ldd	r25, Y+4	; 0x04
    1d6c:	01 97       	sbiw	r24, 0x01	; 1
    1d6e:	f1 f7       	brne	.-4      	; 0x1d6c <AnalogMUX+0x2fe>
    1d70:	9c 83       	std	Y+4, r25	; 0x04
    1d72:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d74:	8d 81       	ldd	r24, Y+5	; 0x05
    1d76:	9e 81       	ldd	r25, Y+6	; 0x06
    1d78:	01 97       	sbiw	r24, 0x01	; 1
    1d7a:	9e 83       	std	Y+6, r25	; 0x06
    1d7c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d7e:	8d 81       	ldd	r24, Y+5	; 0x05
    1d80:	9e 81       	ldd	r25, Y+6	; 0x06
    1d82:	00 97       	sbiw	r24, 0x00	; 0
    1d84:	69 f7       	brne	.-38     	; 0x1d60 <AnalogMUX+0x2f2>
    1d86:	14 c0       	rjmp	.+40     	; 0x1db0 <AnalogMUX+0x342>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d88:	6f 81       	ldd	r22, Y+7	; 0x07
    1d8a:	78 85       	ldd	r23, Y+8	; 0x08
    1d8c:	89 85       	ldd	r24, Y+9	; 0x09
    1d8e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d90:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1d94:	dc 01       	movw	r26, r24
    1d96:	cb 01       	movw	r24, r22
    1d98:	9e 83       	std	Y+6, r25	; 0x06
    1d9a:	8d 83       	std	Y+5, r24	; 0x05
    1d9c:	8d 81       	ldd	r24, Y+5	; 0x05
    1d9e:	9e 81       	ldd	r25, Y+6	; 0x06
    1da0:	9a 83       	std	Y+2, r25	; 0x02
    1da2:	89 83       	std	Y+1, r24	; 0x01
    1da4:	89 81       	ldd	r24, Y+1	; 0x01
    1da6:	9a 81       	ldd	r25, Y+2	; 0x02
    1da8:	01 97       	sbiw	r24, 0x01	; 1
    1daa:	f1 f7       	brne	.-4      	; 0x1da8 <AnalogMUX+0x33a>
    1dac:	9a 83       	std	Y+2, r25	; 0x02
    1dae:	89 83       	std	Y+1, r24	; 0x01
	    _delay_ms(200);
		DIO_SetPin_Value(GroupB,WR,HIGH);
    1db0:	81 e0       	ldi	r24, 0x01	; 1
    1db2:	67 e0       	ldi	r22, 0x07	; 7
    1db4:	41 e0       	ldi	r20, 0x01	; 1
    1db6:	0e 94 b7 05 	call	0xb6e	; 0xb6e <DIO_SetPin_Value>
	    LCD8Bit_Send_Command(0x01);
    1dba:	81 e0       	ldi	r24, 0x01	; 1
    1dbc:	0e 94 90 09 	call	0x1320	; 0x1320 <LCD8Bit_Send_Command>
	}


}
    1dc0:	a0 96       	adiw	r28, 0x20	; 32
    1dc2:	0f b6       	in	r0, 0x3f	; 63
    1dc4:	f8 94       	cli
    1dc6:	de bf       	out	0x3e, r29	; 62
    1dc8:	0f be       	out	0x3f, r0	; 63
    1dca:	cd bf       	out	0x3d, r28	; 61
    1dcc:	cf 91       	pop	r28
    1dce:	df 91       	pop	r29
    1dd0:	08 95       	ret

00001dd2 <__mulsi3>:
    1dd2:	62 9f       	mul	r22, r18
    1dd4:	d0 01       	movw	r26, r0
    1dd6:	73 9f       	mul	r23, r19
    1dd8:	f0 01       	movw	r30, r0
    1dda:	82 9f       	mul	r24, r18
    1ddc:	e0 0d       	add	r30, r0
    1dde:	f1 1d       	adc	r31, r1
    1de0:	64 9f       	mul	r22, r20
    1de2:	e0 0d       	add	r30, r0
    1de4:	f1 1d       	adc	r31, r1
    1de6:	92 9f       	mul	r25, r18
    1de8:	f0 0d       	add	r31, r0
    1dea:	83 9f       	mul	r24, r19
    1dec:	f0 0d       	add	r31, r0
    1dee:	74 9f       	mul	r23, r20
    1df0:	f0 0d       	add	r31, r0
    1df2:	65 9f       	mul	r22, r21
    1df4:	f0 0d       	add	r31, r0
    1df6:	99 27       	eor	r25, r25
    1df8:	72 9f       	mul	r23, r18
    1dfa:	b0 0d       	add	r27, r0
    1dfc:	e1 1d       	adc	r30, r1
    1dfe:	f9 1f       	adc	r31, r25
    1e00:	63 9f       	mul	r22, r19
    1e02:	b0 0d       	add	r27, r0
    1e04:	e1 1d       	adc	r30, r1
    1e06:	f9 1f       	adc	r31, r25
    1e08:	bd 01       	movw	r22, r26
    1e0a:	cf 01       	movw	r24, r30
    1e0c:	11 24       	eor	r1, r1
    1e0e:	08 95       	ret

00001e10 <__udivmodsi4>:
    1e10:	a1 e2       	ldi	r26, 0x21	; 33
    1e12:	1a 2e       	mov	r1, r26
    1e14:	aa 1b       	sub	r26, r26
    1e16:	bb 1b       	sub	r27, r27
    1e18:	fd 01       	movw	r30, r26
    1e1a:	0d c0       	rjmp	.+26     	; 0x1e36 <__udivmodsi4_ep>

00001e1c <__udivmodsi4_loop>:
    1e1c:	aa 1f       	adc	r26, r26
    1e1e:	bb 1f       	adc	r27, r27
    1e20:	ee 1f       	adc	r30, r30
    1e22:	ff 1f       	adc	r31, r31
    1e24:	a2 17       	cp	r26, r18
    1e26:	b3 07       	cpc	r27, r19
    1e28:	e4 07       	cpc	r30, r20
    1e2a:	f5 07       	cpc	r31, r21
    1e2c:	20 f0       	brcs	.+8      	; 0x1e36 <__udivmodsi4_ep>
    1e2e:	a2 1b       	sub	r26, r18
    1e30:	b3 0b       	sbc	r27, r19
    1e32:	e4 0b       	sbc	r30, r20
    1e34:	f5 0b       	sbc	r31, r21

00001e36 <__udivmodsi4_ep>:
    1e36:	66 1f       	adc	r22, r22
    1e38:	77 1f       	adc	r23, r23
    1e3a:	88 1f       	adc	r24, r24
    1e3c:	99 1f       	adc	r25, r25
    1e3e:	1a 94       	dec	r1
    1e40:	69 f7       	brne	.-38     	; 0x1e1c <__udivmodsi4_loop>
    1e42:	60 95       	com	r22
    1e44:	70 95       	com	r23
    1e46:	80 95       	com	r24
    1e48:	90 95       	com	r25
    1e4a:	9b 01       	movw	r18, r22
    1e4c:	ac 01       	movw	r20, r24
    1e4e:	bd 01       	movw	r22, r26
    1e50:	cf 01       	movw	r24, r30
    1e52:	08 95       	ret

00001e54 <__prologue_saves__>:
    1e54:	2f 92       	push	r2
    1e56:	3f 92       	push	r3
    1e58:	4f 92       	push	r4
    1e5a:	5f 92       	push	r5
    1e5c:	6f 92       	push	r6
    1e5e:	7f 92       	push	r7
    1e60:	8f 92       	push	r8
    1e62:	9f 92       	push	r9
    1e64:	af 92       	push	r10
    1e66:	bf 92       	push	r11
    1e68:	cf 92       	push	r12
    1e6a:	df 92       	push	r13
    1e6c:	ef 92       	push	r14
    1e6e:	ff 92       	push	r15
    1e70:	0f 93       	push	r16
    1e72:	1f 93       	push	r17
    1e74:	cf 93       	push	r28
    1e76:	df 93       	push	r29
    1e78:	cd b7       	in	r28, 0x3d	; 61
    1e7a:	de b7       	in	r29, 0x3e	; 62
    1e7c:	ca 1b       	sub	r28, r26
    1e7e:	db 0b       	sbc	r29, r27
    1e80:	0f b6       	in	r0, 0x3f	; 63
    1e82:	f8 94       	cli
    1e84:	de bf       	out	0x3e, r29	; 62
    1e86:	0f be       	out	0x3f, r0	; 63
    1e88:	cd bf       	out	0x3d, r28	; 61
    1e8a:	09 94       	ijmp

00001e8c <__epilogue_restores__>:
    1e8c:	2a 88       	ldd	r2, Y+18	; 0x12
    1e8e:	39 88       	ldd	r3, Y+17	; 0x11
    1e90:	48 88       	ldd	r4, Y+16	; 0x10
    1e92:	5f 84       	ldd	r5, Y+15	; 0x0f
    1e94:	6e 84       	ldd	r6, Y+14	; 0x0e
    1e96:	7d 84       	ldd	r7, Y+13	; 0x0d
    1e98:	8c 84       	ldd	r8, Y+12	; 0x0c
    1e9a:	9b 84       	ldd	r9, Y+11	; 0x0b
    1e9c:	aa 84       	ldd	r10, Y+10	; 0x0a
    1e9e:	b9 84       	ldd	r11, Y+9	; 0x09
    1ea0:	c8 84       	ldd	r12, Y+8	; 0x08
    1ea2:	df 80       	ldd	r13, Y+7	; 0x07
    1ea4:	ee 80       	ldd	r14, Y+6	; 0x06
    1ea6:	fd 80       	ldd	r15, Y+5	; 0x05
    1ea8:	0c 81       	ldd	r16, Y+4	; 0x04
    1eaa:	1b 81       	ldd	r17, Y+3	; 0x03
    1eac:	aa 81       	ldd	r26, Y+2	; 0x02
    1eae:	b9 81       	ldd	r27, Y+1	; 0x01
    1eb0:	ce 0f       	add	r28, r30
    1eb2:	d1 1d       	adc	r29, r1
    1eb4:	0f b6       	in	r0, 0x3f	; 63
    1eb6:	f8 94       	cli
    1eb8:	de bf       	out	0x3e, r29	; 62
    1eba:	0f be       	out	0x3f, r0	; 63
    1ebc:	cd bf       	out	0x3d, r28	; 61
    1ebe:	ed 01       	movw	r28, r26
    1ec0:	08 95       	ret

00001ec2 <itoa>:
    1ec2:	fb 01       	movw	r30, r22
    1ec4:	9f 01       	movw	r18, r30
    1ec6:	e8 94       	clt
    1ec8:	42 30       	cpi	r20, 0x02	; 2
    1eca:	c4 f0       	brlt	.+48     	; 0x1efc <itoa+0x3a>
    1ecc:	45 32       	cpi	r20, 0x25	; 37
    1ece:	b4 f4       	brge	.+44     	; 0x1efc <itoa+0x3a>
    1ed0:	4a 30       	cpi	r20, 0x0A	; 10
    1ed2:	29 f4       	brne	.+10     	; 0x1ede <itoa+0x1c>
    1ed4:	97 fb       	bst	r25, 7
    1ed6:	1e f4       	brtc	.+6      	; 0x1ede <itoa+0x1c>
    1ed8:	90 95       	com	r25
    1eda:	81 95       	neg	r24
    1edc:	9f 4f       	sbci	r25, 0xFF	; 255
    1ede:	64 2f       	mov	r22, r20
    1ee0:	77 27       	eor	r23, r23
    1ee2:	0e 94 92 0f 	call	0x1f24	; 0x1f24 <__udivmodhi4>
    1ee6:	80 5d       	subi	r24, 0xD0	; 208
    1ee8:	8a 33       	cpi	r24, 0x3A	; 58
    1eea:	0c f0       	brlt	.+2      	; 0x1eee <itoa+0x2c>
    1eec:	89 5d       	subi	r24, 0xD9	; 217
    1eee:	81 93       	st	Z+, r24
    1ef0:	cb 01       	movw	r24, r22
    1ef2:	00 97       	sbiw	r24, 0x00	; 0
    1ef4:	a1 f7       	brne	.-24     	; 0x1ede <itoa+0x1c>
    1ef6:	16 f4       	brtc	.+4      	; 0x1efc <itoa+0x3a>
    1ef8:	5d e2       	ldi	r21, 0x2D	; 45
    1efa:	51 93       	st	Z+, r21
    1efc:	10 82       	st	Z, r1
    1efe:	c9 01       	movw	r24, r18
    1f00:	0c 94 82 0f 	jmp	0x1f04	; 0x1f04 <strrev>

00001f04 <strrev>:
    1f04:	dc 01       	movw	r26, r24
    1f06:	fc 01       	movw	r30, r24
    1f08:	67 2f       	mov	r22, r23
    1f0a:	71 91       	ld	r23, Z+
    1f0c:	77 23       	and	r23, r23
    1f0e:	e1 f7       	brne	.-8      	; 0x1f08 <strrev+0x4>
    1f10:	32 97       	sbiw	r30, 0x02	; 2
    1f12:	04 c0       	rjmp	.+8      	; 0x1f1c <strrev+0x18>
    1f14:	7c 91       	ld	r23, X
    1f16:	6d 93       	st	X+, r22
    1f18:	70 83       	st	Z, r23
    1f1a:	62 91       	ld	r22, -Z
    1f1c:	ae 17       	cp	r26, r30
    1f1e:	bf 07       	cpc	r27, r31
    1f20:	c8 f3       	brcs	.-14     	; 0x1f14 <strrev+0x10>
    1f22:	08 95       	ret

00001f24 <__udivmodhi4>:
    1f24:	aa 1b       	sub	r26, r26
    1f26:	bb 1b       	sub	r27, r27
    1f28:	51 e1       	ldi	r21, 0x11	; 17
    1f2a:	07 c0       	rjmp	.+14     	; 0x1f3a <__udivmodhi4_ep>

00001f2c <__udivmodhi4_loop>:
    1f2c:	aa 1f       	adc	r26, r26
    1f2e:	bb 1f       	adc	r27, r27
    1f30:	a6 17       	cp	r26, r22
    1f32:	b7 07       	cpc	r27, r23
    1f34:	10 f0       	brcs	.+4      	; 0x1f3a <__udivmodhi4_ep>
    1f36:	a6 1b       	sub	r26, r22
    1f38:	b7 0b       	sbc	r27, r23

00001f3a <__udivmodhi4_ep>:
    1f3a:	88 1f       	adc	r24, r24
    1f3c:	99 1f       	adc	r25, r25
    1f3e:	5a 95       	dec	r21
    1f40:	a9 f7       	brne	.-22     	; 0x1f2c <__udivmodhi4_loop>
    1f42:	80 95       	com	r24
    1f44:	90 95       	com	r25
    1f46:	bc 01       	movw	r22, r24
    1f48:	cd 01       	movw	r24, r26
    1f4a:	08 95       	ret

00001f4c <_exit>:
    1f4c:	f8 94       	cli

00001f4e <__stop_program>:
    1f4e:	ff cf       	rjmp	.-2      	; 0x1f4e <__stop_program>
