// Seed: 1306063815
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = 1'b0 ~^ id_3;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input supply0 id_2,
    output tri id_3,
    output uwire id_4,
    output uwire id_5,
    input wor id_6,
    output wor id_7,
    input wand id_8,
    input supply1 id_9,
    input wand id_10
);
  wire id_12;
  module_0(
      id_12, id_12, id_12, id_12, id_12, id_12
  );
  wire id_13;
endmodule
