
bno_sensor_print.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ffc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005dc  0800a1a0  0800a1a0  0000b1a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a77c  0800a77c  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a77c  0800a77c  0000b77c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a784  0800a784  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a784  0800a784  0000b784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a788  0800a788  0000b788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a78c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004b8  200001d4  0800a960  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000068c  0800a960  0000c68c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f61c  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a61  00000000  00000000  0001b820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f38  00000000  00000000  0001e288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bbf  00000000  00000000  0001f1c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001851d  00000000  00000000  0001fd7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000128b7  00000000  00000000  0003829c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d8e6  00000000  00000000  0004ab53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d8439  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055e8  00000000  00000000  000d847c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000dda64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a184 	.word	0x0800a184

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	0800a184 	.word	0x0800a184

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001036:	2300      	movs	r3, #0
 8001038:	607b      	str	r3, [r7, #4]
 800103a:	4b1b      	ldr	r3, [pc, #108]	@ (80010a8 <MX_DMA_Init+0x78>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	4a1a      	ldr	r2, [pc, #104]	@ (80010a8 <MX_DMA_Init+0x78>)
 8001040:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001044:	6313      	str	r3, [r2, #48]	@ 0x30
 8001046:	4b18      	ldr	r3, [pc, #96]	@ (80010a8 <MX_DMA_Init+0x78>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800104e:	607b      	str	r3, [r7, #4]
 8001050:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001052:	2300      	movs	r3, #0
 8001054:	603b      	str	r3, [r7, #0]
 8001056:	4b14      	ldr	r3, [pc, #80]	@ (80010a8 <MX_DMA_Init+0x78>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	4a13      	ldr	r2, [pc, #76]	@ (80010a8 <MX_DMA_Init+0x78>)
 800105c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001060:	6313      	str	r3, [r2, #48]	@ 0x30
 8001062:	4b11      	ldr	r3, [pc, #68]	@ (80010a8 <MX_DMA_Init+0x78>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001066:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800106a:	603b      	str	r3, [r7, #0]
 800106c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800106e:	2200      	movs	r2, #0
 8001070:	2100      	movs	r1, #0
 8001072:	200e      	movs	r0, #14
 8001074:	f000 ff03 	bl	8001e7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001078:	200e      	movs	r0, #14
 800107a:	f000 ff1c 	bl	8001eb6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800107e:	2200      	movs	r2, #0
 8001080:	2100      	movs	r1, #0
 8001082:	200f      	movs	r0, #15
 8001084:	f000 fefb 	bl	8001e7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001088:	200f      	movs	r0, #15
 800108a:	f000 ff14 	bl	8001eb6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800108e:	2200      	movs	r2, #0
 8001090:	2100      	movs	r1, #0
 8001092:	2046      	movs	r0, #70	@ 0x46
 8001094:	f000 fef3 	bl	8001e7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001098:	2046      	movs	r0, #70	@ 0x46
 800109a:	f000 ff0c 	bl	8001eb6 <HAL_NVIC_EnableIRQ>

}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	40023800 	.word	0x40023800

080010ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b088      	sub	sp, #32
 80010b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b2:	f107 030c 	add.w	r3, r7, #12
 80010b6:	2200      	movs	r2, #0
 80010b8:	601a      	str	r2, [r3, #0]
 80010ba:	605a      	str	r2, [r3, #4]
 80010bc:	609a      	str	r2, [r3, #8]
 80010be:	60da      	str	r2, [r3, #12]
 80010c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c2:	2300      	movs	r3, #0
 80010c4:	60bb      	str	r3, [r7, #8]
 80010c6:	4b37      	ldr	r3, [pc, #220]	@ (80011a4 <MX_GPIO_Init+0xf8>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ca:	4a36      	ldr	r2, [pc, #216]	@ (80011a4 <MX_GPIO_Init+0xf8>)
 80010cc:	f043 0301 	orr.w	r3, r3, #1
 80010d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010d2:	4b34      	ldr	r3, [pc, #208]	@ (80011a4 <MX_GPIO_Init+0xf8>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d6:	f003 0301 	and.w	r3, r3, #1
 80010da:	60bb      	str	r3, [r7, #8]
 80010dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	607b      	str	r3, [r7, #4]
 80010e2:	4b30      	ldr	r3, [pc, #192]	@ (80011a4 <MX_GPIO_Init+0xf8>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e6:	4a2f      	ldr	r2, [pc, #188]	@ (80011a4 <MX_GPIO_Init+0xf8>)
 80010e8:	f043 0302 	orr.w	r3, r3, #2
 80010ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ee:	4b2d      	ldr	r3, [pc, #180]	@ (80011a4 <MX_GPIO_Init+0xf8>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f2:	f003 0302 	and.w	r3, r3, #2
 80010f6:	607b      	str	r3, [r7, #4]
 80010f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BNO_CS_GPIO_Port, BNO_CS_Pin, GPIO_PIN_SET);
 80010fa:	2201      	movs	r2, #1
 80010fc:	2110      	movs	r1, #16
 80010fe:	482a      	ldr	r0, [pc, #168]	@ (80011a8 <MX_GPIO_Init+0xfc>)
 8001100:	f001 fb7a 	bl	80027f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BNO_RST_GPIO_Port, BNO_RST_Pin, GPIO_PIN_SET);
 8001104:	2201      	movs	r2, #1
 8001106:	2102      	movs	r1, #2
 8001108:	4828      	ldr	r0, [pc, #160]	@ (80011ac <MX_GPIO_Init+0x100>)
 800110a:	f001 fb75 	bl	80027f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(JETSON_DRDY_GPIO_Port, JETSON_DRDY_Pin, GPIO_PIN_RESET);
 800110e:	2200      	movs	r2, #0
 8001110:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001114:	4824      	ldr	r0, [pc, #144]	@ (80011a8 <MX_GPIO_Init+0xfc>)
 8001116:	f001 fb6f 	bl	80027f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BNO_CS_Pin */
  GPIO_InitStruct.Pin = BNO_CS_Pin;
 800111a:	2310      	movs	r3, #16
 800111c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800111e:	2301      	movs	r3, #1
 8001120:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001122:	2300      	movs	r3, #0
 8001124:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001126:	2302      	movs	r3, #2
 8001128:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BNO_CS_GPIO_Port, &GPIO_InitStruct);
 800112a:	f107 030c 	add.w	r3, r7, #12
 800112e:	4619      	mov	r1, r3
 8001130:	481d      	ldr	r0, [pc, #116]	@ (80011a8 <MX_GPIO_Init+0xfc>)
 8001132:	f001 f9c5 	bl	80024c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BNO_INT_Pin */
  GPIO_InitStruct.Pin = BNO_INT_Pin;
 8001136:	2301      	movs	r3, #1
 8001138:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800113a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800113e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001140:	2301      	movs	r3, #1
 8001142:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BNO_INT_GPIO_Port, &GPIO_InitStruct);
 8001144:	f107 030c 	add.w	r3, r7, #12
 8001148:	4619      	mov	r1, r3
 800114a:	4818      	ldr	r0, [pc, #96]	@ (80011ac <MX_GPIO_Init+0x100>)
 800114c:	f001 f9b8 	bl	80024c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BNO_RST_Pin */
  GPIO_InitStruct.Pin = BNO_RST_Pin;
 8001150:	2302      	movs	r3, #2
 8001152:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001154:	2301      	movs	r3, #1
 8001156:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001158:	2300      	movs	r3, #0
 800115a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115c:	2300      	movs	r3, #0
 800115e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BNO_RST_GPIO_Port, &GPIO_InitStruct);
 8001160:	f107 030c 	add.w	r3, r7, #12
 8001164:	4619      	mov	r1, r3
 8001166:	4811      	ldr	r0, [pc, #68]	@ (80011ac <MX_GPIO_Init+0x100>)
 8001168:	f001 f9aa 	bl	80024c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : JETSON_DRDY_Pin */
  GPIO_InitStruct.Pin = JETSON_DRDY_Pin;
 800116c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001170:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001172:	2301      	movs	r3, #1
 8001174:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117a:	2300      	movs	r3, #0
 800117c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(JETSON_DRDY_GPIO_Port, &GPIO_InitStruct);
 800117e:	f107 030c 	add.w	r3, r7, #12
 8001182:	4619      	mov	r1, r3
 8001184:	4808      	ldr	r0, [pc, #32]	@ (80011a8 <MX_GPIO_Init+0xfc>)
 8001186:	f001 f99b 	bl	80024c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800118a:	2200      	movs	r2, #0
 800118c:	2100      	movs	r1, #0
 800118e:	2006      	movs	r0, #6
 8001190:	f000 fe75 	bl	8001e7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001194:	2006      	movs	r0, #6
 8001196:	f000 fe8e 	bl	8001eb6 <HAL_NVIC_EnableIRQ>

}
 800119a:	bf00      	nop
 800119c:	3720      	adds	r7, #32
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	40023800 	.word	0x40023800
 80011a8:	40020000 	.word	0x40020000
 80011ac:	40020400 	.word	0x40020400

080011b0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011b4:	4b12      	ldr	r3, [pc, #72]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011b6:	4a13      	ldr	r2, [pc, #76]	@ (8001204 <MX_I2C1_Init+0x54>)
 80011b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011ba:	4b11      	ldr	r3, [pc, #68]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011bc:	4a12      	ldr	r2, [pc, #72]	@ (8001208 <MX_I2C1_Init+0x58>)
 80011be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011ce:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011d2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011da:	4b09      	ldr	r3, [pc, #36]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011dc:	2200      	movs	r2, #0
 80011de:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011e0:	4b07      	ldr	r3, [pc, #28]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011e6:	4b06      	ldr	r3, [pc, #24]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011ec:	4804      	ldr	r0, [pc, #16]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011ee:	f001 fb35 	bl	800285c <HAL_I2C_Init>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011f8:	f000 f94c 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011fc:	bf00      	nop
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	200001f0 	.word	0x200001f0
 8001204:	40005400 	.word	0x40005400
 8001208:	000186a0 	.word	0x000186a0

0800120c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b08a      	sub	sp, #40	@ 0x28
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001214:	f107 0314 	add.w	r3, r7, #20
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
 800121e:	609a      	str	r2, [r3, #8]
 8001220:	60da      	str	r2, [r3, #12]
 8001222:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a19      	ldr	r2, [pc, #100]	@ (8001290 <HAL_I2C_MspInit+0x84>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d12b      	bne.n	8001286 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800122e:	2300      	movs	r3, #0
 8001230:	613b      	str	r3, [r7, #16]
 8001232:	4b18      	ldr	r3, [pc, #96]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001236:	4a17      	ldr	r2, [pc, #92]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 8001238:	f043 0302 	orr.w	r3, r3, #2
 800123c:	6313      	str	r3, [r2, #48]	@ 0x30
 800123e:	4b15      	ldr	r3, [pc, #84]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001242:	f003 0302 	and.w	r3, r3, #2
 8001246:	613b      	str	r3, [r7, #16]
 8001248:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800124a:	23c0      	movs	r3, #192	@ 0xc0
 800124c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800124e:	2312      	movs	r3, #18
 8001250:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001252:	2300      	movs	r3, #0
 8001254:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001256:	2303      	movs	r3, #3
 8001258:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800125a:	2304      	movs	r3, #4
 800125c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800125e:	f107 0314 	add.w	r3, r7, #20
 8001262:	4619      	mov	r1, r3
 8001264:	480c      	ldr	r0, [pc, #48]	@ (8001298 <HAL_I2C_MspInit+0x8c>)
 8001266:	f001 f92b 	bl	80024c0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800126a:	2300      	movs	r3, #0
 800126c:	60fb      	str	r3, [r7, #12]
 800126e:	4b09      	ldr	r3, [pc, #36]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 8001270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001272:	4a08      	ldr	r2, [pc, #32]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 8001274:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001278:	6413      	str	r3, [r2, #64]	@ 0x40
 800127a:	4b06      	ldr	r3, [pc, #24]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 800127c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001282:	60fb      	str	r3, [r7, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001286:	bf00      	nop
 8001288:	3728      	adds	r7, #40	@ 0x28
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40005400 	.word	0x40005400
 8001294:	40023800 	.word	0x40023800
 8001298:	40020400 	.word	0x40020400

0800129c <HAL_GPIO_EXTI_Callback>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4603      	mov	r3, r0
 80012a4:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_0)   // PB0
 80012a6:	88fb      	ldrh	r3, [r7, #6]
 80012a8:	2b01      	cmp	r3, #1
 80012aa:	d102      	bne.n	80012b2 <HAL_GPIO_EXTI_Callback+0x16>
  {
    bno_int_flag = 1;
 80012ac:	4b04      	ldr	r3, [pc, #16]	@ (80012c0 <HAL_GPIO_EXTI_Callback+0x24>)
 80012ae:	2201      	movs	r2, #1
 80012b0:	701a      	strb	r2, [r3, #0]
  }
}
 80012b2:	bf00      	nop
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	20000244 	.word	0x20000244

080012c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012c4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80012c8:	b08a      	sub	sp, #40	@ 0x28
 80012ca:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012cc:	f000 fc66 	bl	8001b9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012d0:	f000 f882 	bl	80013d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012d4:	f7ff feea 	bl	80010ac <MX_GPIO_Init>
  MX_DMA_Init();
 80012d8:	f7ff feaa 	bl	8001030 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80012dc:	f000 fb90 	bl	8001a00 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80012e0:	f7ff ff66 	bl	80011b0 <MX_I2C1_Init>
  MX_SPI2_Init();
 80012e4:	f000 f912 	bl	800150c <MX_SPI2_Init>
  MX_SPI1_Init();
 80012e8:	f000 f8da 	bl	80014a0 <MX_SPI1_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("boot\r\n");
 80012ec:	4831      	ldr	r0, [pc, #196]	@ (80013b4 <main+0xf0>)
 80012ee:	f004 fcb1 	bl	8005c54 <puts>

	  int ret = BNO080_Initialization();
 80012f2:	f002 ff7b 	bl	80041ec <BNO080_Initialization>
 80012f6:	6178      	str	r0, [r7, #20]
	  printf("BNO080_Initialization ret=%d\r\n", ret);
 80012f8:	6979      	ldr	r1, [r7, #20]
 80012fa:	482f      	ldr	r0, [pc, #188]	@ (80013b8 <main+0xf4>)
 80012fc:	f004 fc42 	bl	8005b84 <iprintf>

	  // NOTE: in your driver, success returns 0 (it prints "...ok" then returns 0)
	  if (ret == 0) {
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d107      	bne.n	8001316 <main+0x52>
	      // 50,000 us = 50 ms = 20 Hz. Fits in uint16_t.
	      BNO080_enableGameRotationVector(50000);
 8001306:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800130a:	f003 fa54 	bl	80047b6 <BNO080_enableGameRotationVector>
	      printf("RotationVector enabled\r\n");
 800130e:	482b      	ldr	r0, [pc, #172]	@ (80013bc <main+0xf8>)
 8001310:	f004 fca0 	bl	8005c54 <puts>
 8001314:	e002      	b.n	800131c <main+0x58>
	  } else {
	      printf("BNO init FAILED\r\n");
 8001316:	482a      	ldr	r0, [pc, #168]	@ (80013c0 <main+0xfc>)
 8001318:	f004 fc9c 	bl	8005c54 <puts>
	  }

	  static uint32_t last_ms = 0;
	  while(1){
		  if (BNO080_dataAvailable())
 800131c:	f003 f80c 	bl	8004338 <BNO080_dataAvailable>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d0fa      	beq.n	800131c <main+0x58>
		  {
		    uint32_t now = HAL_GetTick();
 8001326:	f000 fc9f 	bl	8001c68 <HAL_GetTick>
 800132a:	6138      	str	r0, [r7, #16]
		    if (now - last_ms >= 50) {
 800132c:	4b25      	ldr	r3, [pc, #148]	@ (80013c4 <main+0x100>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	693a      	ldr	r2, [r7, #16]
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	2b31      	cmp	r3, #49	@ 0x31
 8001336:	d9f1      	bls.n	800131c <main+0x58>
		      last_ms = now;
 8001338:	4a22      	ldr	r2, [pc, #136]	@ (80013c4 <main+0x100>)
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	6013      	str	r3, [r2, #0]

		      float q[4] = {
		        BNO080_getQuatI(),
 800133e:	f003 f9bb 	bl	80046b8 <BNO080_getQuatI>
 8001342:	eef0 7a40 	vmov.f32	s15, s0
		      float q[4] = {
 8001346:	edc7 7a00 	vstr	s15, [r7]
		        BNO080_getQuatJ(),
 800134a:	f003 f9cb 	bl	80046e4 <BNO080_getQuatJ>
 800134e:	eef0 7a40 	vmov.f32	s15, s0
		      float q[4] = {
 8001352:	edc7 7a01 	vstr	s15, [r7, #4]
		        BNO080_getQuatK(),
 8001356:	f003 f9db 	bl	8004710 <BNO080_getQuatK>
 800135a:	eef0 7a40 	vmov.f32	s15, s0
		      float q[4] = {
 800135e:	edc7 7a02 	vstr	s15, [r7, #8]
		        BNO080_getQuatReal()
 8001362:	f003 f9eb 	bl	800473c <BNO080_getQuatReal>
 8001366:	eef0 7a40 	vmov.f32	s15, s0
		      float q[4] = {
 800136a:	edc7 7a03 	vstr	s15, [r7, #12]
		      };

		      Quaternion_Update(q);
 800136e:	463b      	mov	r3, r7
 8001370:	4618      	mov	r0, r3
 8001372:	f003 fb63 	bl	8004a3c <Quaternion_Update>


		      printf("rpy: %7.2f %7.2f %7.2f\r\n",
 8001376:	4b14      	ldr	r3, [pc, #80]	@ (80013c8 <main+0x104>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4618      	mov	r0, r3
 800137c:	f7ff f8ec 	bl	8000558 <__aeabi_f2d>
 8001380:	4680      	mov	r8, r0
 8001382:	4689      	mov	r9, r1
 8001384:	4b11      	ldr	r3, [pc, #68]	@ (80013cc <main+0x108>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff f8e5 	bl	8000558 <__aeabi_f2d>
 800138e:	4604      	mov	r4, r0
 8001390:	460d      	mov	r5, r1
 8001392:	4b0f      	ldr	r3, [pc, #60]	@ (80013d0 <main+0x10c>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff f8de 	bl	8000558 <__aeabi_f2d>
 800139c:	4602      	mov	r2, r0
 800139e:	460b      	mov	r3, r1
 80013a0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80013a4:	e9cd 4500 	strd	r4, r5, [sp]
 80013a8:	4642      	mov	r2, r8
 80013aa:	464b      	mov	r3, r9
 80013ac:	4809      	ldr	r0, [pc, #36]	@ (80013d4 <main+0x110>)
 80013ae:	f004 fbe9 	bl	8005b84 <iprintf>
		  if (BNO080_dataAvailable())
 80013b2:	e7b3      	b.n	800131c <main+0x58>
 80013b4:	0800a1a0 	.word	0x0800a1a0
 80013b8:	0800a1a8 	.word	0x0800a1a8
 80013bc:	0800a1c8 	.word	0x0800a1c8
 80013c0:	0800a1e0 	.word	0x0800a1e0
 80013c4:	20000248 	.word	0x20000248
 80013c8:	20000534 	.word	0x20000534
 80013cc:	20000538 	.word	0x20000538
 80013d0:	2000053c 	.word	0x2000053c
 80013d4:	0800a1f4 	.word	0x0800a1f4

080013d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b094      	sub	sp, #80	@ 0x50
 80013dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013de:	f107 0320 	add.w	r3, r7, #32
 80013e2:	2230      	movs	r2, #48	@ 0x30
 80013e4:	2100      	movs	r1, #0
 80013e6:	4618      	mov	r0, r3
 80013e8:	f004 fd36 	bl	8005e58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013ec:	f107 030c 	add.w	r3, r7, #12
 80013f0:	2200      	movs	r2, #0
 80013f2:	601a      	str	r2, [r3, #0]
 80013f4:	605a      	str	r2, [r3, #4]
 80013f6:	609a      	str	r2, [r3, #8]
 80013f8:	60da      	str	r2, [r3, #12]
 80013fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013fc:	2300      	movs	r3, #0
 80013fe:	60bb      	str	r3, [r7, #8]
 8001400:	4b22      	ldr	r3, [pc, #136]	@ (800148c <SystemClock_Config+0xb4>)
 8001402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001404:	4a21      	ldr	r2, [pc, #132]	@ (800148c <SystemClock_Config+0xb4>)
 8001406:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800140a:	6413      	str	r3, [r2, #64]	@ 0x40
 800140c:	4b1f      	ldr	r3, [pc, #124]	@ (800148c <SystemClock_Config+0xb4>)
 800140e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001410:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001414:	60bb      	str	r3, [r7, #8]
 8001416:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001418:	2300      	movs	r3, #0
 800141a:	607b      	str	r3, [r7, #4]
 800141c:	4b1c      	ldr	r3, [pc, #112]	@ (8001490 <SystemClock_Config+0xb8>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a1b      	ldr	r2, [pc, #108]	@ (8001490 <SystemClock_Config+0xb8>)
 8001422:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001426:	6013      	str	r3, [r2, #0]
 8001428:	4b19      	ldr	r3, [pc, #100]	@ (8001490 <SystemClock_Config+0xb8>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001430:	607b      	str	r3, [r7, #4]
 8001432:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001434:	2302      	movs	r3, #2
 8001436:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001438:	2301      	movs	r3, #1
 800143a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800143c:	2310      	movs	r3, #16
 800143e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001440:	2300      	movs	r3, #0
 8001442:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001444:	f107 0320 	add.w	r3, r7, #32
 8001448:	4618      	mov	r0, r3
 800144a:	f001 fb4b 	bl	8002ae4 <HAL_RCC_OscConfig>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001454:	f000 f81e 	bl	8001494 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001458:	230f      	movs	r3, #15
 800145a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800145c:	2300      	movs	r3, #0
 800145e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001460:	2300      	movs	r3, #0
 8001462:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001464:	2300      	movs	r3, #0
 8001466:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001468:	2300      	movs	r3, #0
 800146a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800146c:	f107 030c 	add.w	r3, r7, #12
 8001470:	2100      	movs	r1, #0
 8001472:	4618      	mov	r0, r3
 8001474:	f001 fdae 	bl	8002fd4 <HAL_RCC_ClockConfig>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800147e:	f000 f809 	bl	8001494 <Error_Handler>
  }
}
 8001482:	bf00      	nop
 8001484:	3750      	adds	r7, #80	@ 0x50
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	40023800 	.word	0x40023800
 8001490:	40007000 	.word	0x40007000

08001494 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001498:	b672      	cpsid	i
}
 800149a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800149c:	bf00      	nop
 800149e:	e7fd      	b.n	800149c <Error_Handler+0x8>

080014a0 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80014a4:	4b17      	ldr	r3, [pc, #92]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014a6:	4a18      	ldr	r2, [pc, #96]	@ (8001508 <MX_SPI1_Init+0x68>)
 80014a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80014aa:	4b16      	ldr	r3, [pc, #88]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80014b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80014b2:	4b14      	ldr	r3, [pc, #80]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80014b8:	4b12      	ldr	r3, [pc, #72]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80014be:	4b11      	ldr	r3, [pc, #68]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014c0:	2202      	movs	r2, #2
 80014c2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80014c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014c6:	2201      	movs	r2, #1
 80014c8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80014ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014d0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80014d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014d4:	2218      	movs	r2, #24
 80014d6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014da:	2200      	movs	r2, #0
 80014dc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80014de:	4b09      	ldr	r3, [pc, #36]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014e4:	4b07      	ldr	r3, [pc, #28]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80014ea:	4b06      	ldr	r3, [pc, #24]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014ec:	220a      	movs	r2, #10
 80014ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80014f0:	4804      	ldr	r0, [pc, #16]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014f2:	f001 ff4f 	bl	8003394 <HAL_SPI_Init>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80014fc:	f7ff ffca 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001500:	bf00      	nop
 8001502:	bd80      	pop	{r7, pc}
 8001504:	2000024c 	.word	0x2000024c
 8001508:	40013000 	.word	0x40013000

0800150c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001510:	4b15      	ldr	r3, [pc, #84]	@ (8001568 <MX_SPI2_Init+0x5c>)
 8001512:	4a16      	ldr	r2, [pc, #88]	@ (800156c <MX_SPI2_Init+0x60>)
 8001514:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8001516:	4b14      	ldr	r3, [pc, #80]	@ (8001568 <MX_SPI2_Init+0x5c>)
 8001518:	2200      	movs	r2, #0
 800151a:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800151c:	4b12      	ldr	r3, [pc, #72]	@ (8001568 <MX_SPI2_Init+0x5c>)
 800151e:	2200      	movs	r2, #0
 8001520:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001522:	4b11      	ldr	r3, [pc, #68]	@ (8001568 <MX_SPI2_Init+0x5c>)
 8001524:	2200      	movs	r2, #0
 8001526:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001528:	4b0f      	ldr	r3, [pc, #60]	@ (8001568 <MX_SPI2_Init+0x5c>)
 800152a:	2200      	movs	r2, #0
 800152c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800152e:	4b0e      	ldr	r3, [pc, #56]	@ (8001568 <MX_SPI2_Init+0x5c>)
 8001530:	2200      	movs	r2, #0
 8001532:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8001534:	4b0c      	ldr	r3, [pc, #48]	@ (8001568 <MX_SPI2_Init+0x5c>)
 8001536:	2200      	movs	r2, #0
 8001538:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800153a:	4b0b      	ldr	r3, [pc, #44]	@ (8001568 <MX_SPI2_Init+0x5c>)
 800153c:	2200      	movs	r2, #0
 800153e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001540:	4b09      	ldr	r3, [pc, #36]	@ (8001568 <MX_SPI2_Init+0x5c>)
 8001542:	2200      	movs	r2, #0
 8001544:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001546:	4b08      	ldr	r3, [pc, #32]	@ (8001568 <MX_SPI2_Init+0x5c>)
 8001548:	2200      	movs	r2, #0
 800154a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800154c:	4b06      	ldr	r3, [pc, #24]	@ (8001568 <MX_SPI2_Init+0x5c>)
 800154e:	220a      	movs	r2, #10
 8001550:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001552:	4805      	ldr	r0, [pc, #20]	@ (8001568 <MX_SPI2_Init+0x5c>)
 8001554:	f001 ff1e 	bl	8003394 <HAL_SPI_Init>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_SPI2_Init+0x56>
  {
    Error_Handler();
 800155e:	f7ff ff99 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	200002a4 	.word	0x200002a4
 800156c:	40003800 	.word	0x40003800

08001570 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b08c      	sub	sp, #48	@ 0x30
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001578:	f107 031c 	add.w	r3, r7, #28
 800157c:	2200      	movs	r2, #0
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	605a      	str	r2, [r3, #4]
 8001582:	609a      	str	r2, [r3, #8]
 8001584:	60da      	str	r2, [r3, #12]
 8001586:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4a60      	ldr	r2, [pc, #384]	@ (8001710 <HAL_SPI_MspInit+0x1a0>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d12c      	bne.n	80015ec <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	61bb      	str	r3, [r7, #24]
 8001596:	4b5f      	ldr	r3, [pc, #380]	@ (8001714 <HAL_SPI_MspInit+0x1a4>)
 8001598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800159a:	4a5e      	ldr	r2, [pc, #376]	@ (8001714 <HAL_SPI_MspInit+0x1a4>)
 800159c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80015a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80015a2:	4b5c      	ldr	r3, [pc, #368]	@ (8001714 <HAL_SPI_MspInit+0x1a4>)
 80015a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015aa:	61bb      	str	r3, [r7, #24]
 80015ac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	617b      	str	r3, [r7, #20]
 80015b2:	4b58      	ldr	r3, [pc, #352]	@ (8001714 <HAL_SPI_MspInit+0x1a4>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b6:	4a57      	ldr	r2, [pc, #348]	@ (8001714 <HAL_SPI_MspInit+0x1a4>)
 80015b8:	f043 0301 	orr.w	r3, r3, #1
 80015bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015be:	4b55      	ldr	r3, [pc, #340]	@ (8001714 <HAL_SPI_MspInit+0x1a4>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	617b      	str	r3, [r7, #20]
 80015c8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80015ca:	23e0      	movs	r3, #224	@ 0xe0
 80015cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ce:	2302      	movs	r3, #2
 80015d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015d6:	2303      	movs	r3, #3
 80015d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80015da:	2305      	movs	r3, #5
 80015dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015de:	f107 031c 	add.w	r3, r7, #28
 80015e2:	4619      	mov	r1, r3
 80015e4:	484c      	ldr	r0, [pc, #304]	@ (8001718 <HAL_SPI_MspInit+0x1a8>)
 80015e6:	f000 ff6b 	bl	80024c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80015ea:	e08c      	b.n	8001706 <HAL_SPI_MspInit+0x196>
  else if(spiHandle->Instance==SPI2)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a4a      	ldr	r2, [pc, #296]	@ (800171c <HAL_SPI_MspInit+0x1ac>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	f040 8087 	bne.w	8001706 <HAL_SPI_MspInit+0x196>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80015f8:	2300      	movs	r3, #0
 80015fa:	613b      	str	r3, [r7, #16]
 80015fc:	4b45      	ldr	r3, [pc, #276]	@ (8001714 <HAL_SPI_MspInit+0x1a4>)
 80015fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001600:	4a44      	ldr	r2, [pc, #272]	@ (8001714 <HAL_SPI_MspInit+0x1a4>)
 8001602:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001606:	6413      	str	r3, [r2, #64]	@ 0x40
 8001608:	4b42      	ldr	r3, [pc, #264]	@ (8001714 <HAL_SPI_MspInit+0x1a4>)
 800160a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001610:	613b      	str	r3, [r7, #16]
 8001612:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001614:	2300      	movs	r3, #0
 8001616:	60fb      	str	r3, [r7, #12]
 8001618:	4b3e      	ldr	r3, [pc, #248]	@ (8001714 <HAL_SPI_MspInit+0x1a4>)
 800161a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161c:	4a3d      	ldr	r2, [pc, #244]	@ (8001714 <HAL_SPI_MspInit+0x1a4>)
 800161e:	f043 0302 	orr.w	r3, r3, #2
 8001622:	6313      	str	r3, [r2, #48]	@ 0x30
 8001624:	4b3b      	ldr	r3, [pc, #236]	@ (8001714 <HAL_SPI_MspInit+0x1a4>)
 8001626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001628:	f003 0302 	and.w	r3, r3, #2
 800162c:	60fb      	str	r3, [r7, #12]
 800162e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001630:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001634:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001636:	2302      	movs	r3, #2
 8001638:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163a:	2300      	movs	r3, #0
 800163c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800163e:	2303      	movs	r3, #3
 8001640:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001642:	2305      	movs	r3, #5
 8001644:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001646:	f107 031c 	add.w	r3, r7, #28
 800164a:	4619      	mov	r1, r3
 800164c:	4834      	ldr	r0, [pc, #208]	@ (8001720 <HAL_SPI_MspInit+0x1b0>)
 800164e:	f000 ff37 	bl	80024c0 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8001652:	4b34      	ldr	r3, [pc, #208]	@ (8001724 <HAL_SPI_MspInit+0x1b4>)
 8001654:	4a34      	ldr	r2, [pc, #208]	@ (8001728 <HAL_SPI_MspInit+0x1b8>)
 8001656:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8001658:	4b32      	ldr	r3, [pc, #200]	@ (8001724 <HAL_SPI_MspInit+0x1b4>)
 800165a:	2200      	movs	r2, #0
 800165c:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800165e:	4b31      	ldr	r3, [pc, #196]	@ (8001724 <HAL_SPI_MspInit+0x1b4>)
 8001660:	2200      	movs	r2, #0
 8001662:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001664:	4b2f      	ldr	r3, [pc, #188]	@ (8001724 <HAL_SPI_MspInit+0x1b4>)
 8001666:	2200      	movs	r2, #0
 8001668:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800166a:	4b2e      	ldr	r3, [pc, #184]	@ (8001724 <HAL_SPI_MspInit+0x1b4>)
 800166c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001670:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001672:	4b2c      	ldr	r3, [pc, #176]	@ (8001724 <HAL_SPI_MspInit+0x1b4>)
 8001674:	2200      	movs	r2, #0
 8001676:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001678:	4b2a      	ldr	r3, [pc, #168]	@ (8001724 <HAL_SPI_MspInit+0x1b4>)
 800167a:	2200      	movs	r2, #0
 800167c:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800167e:	4b29      	ldr	r3, [pc, #164]	@ (8001724 <HAL_SPI_MspInit+0x1b4>)
 8001680:	2200      	movs	r2, #0
 8001682:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001684:	4b27      	ldr	r3, [pc, #156]	@ (8001724 <HAL_SPI_MspInit+0x1b4>)
 8001686:	2200      	movs	r2, #0
 8001688:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800168a:	4b26      	ldr	r3, [pc, #152]	@ (8001724 <HAL_SPI_MspInit+0x1b4>)
 800168c:	2200      	movs	r2, #0
 800168e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001690:	4824      	ldr	r0, [pc, #144]	@ (8001724 <HAL_SPI_MspInit+0x1b4>)
 8001692:	f000 fc2b 	bl	8001eec <HAL_DMA_Init>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <HAL_SPI_MspInit+0x130>
      Error_Handler();
 800169c:	f7ff fefa 	bl	8001494 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	4a20      	ldr	r2, [pc, #128]	@ (8001724 <HAL_SPI_MspInit+0x1b4>)
 80016a4:	64da      	str	r2, [r3, #76]	@ 0x4c
 80016a6:	4a1f      	ldr	r2, [pc, #124]	@ (8001724 <HAL_SPI_MspInit+0x1b4>)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi2_tx.Instance = DMA1_Stream4;
 80016ac:	4b1f      	ldr	r3, [pc, #124]	@ (800172c <HAL_SPI_MspInit+0x1bc>)
 80016ae:	4a20      	ldr	r2, [pc, #128]	@ (8001730 <HAL_SPI_MspInit+0x1c0>)
 80016b0:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 80016b2:	4b1e      	ldr	r3, [pc, #120]	@ (800172c <HAL_SPI_MspInit+0x1bc>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80016b8:	4b1c      	ldr	r3, [pc, #112]	@ (800172c <HAL_SPI_MspInit+0x1bc>)
 80016ba:	2240      	movs	r2, #64	@ 0x40
 80016bc:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016be:	4b1b      	ldr	r3, [pc, #108]	@ (800172c <HAL_SPI_MspInit+0x1bc>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80016c4:	4b19      	ldr	r3, [pc, #100]	@ (800172c <HAL_SPI_MspInit+0x1bc>)
 80016c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80016ca:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016cc:	4b17      	ldr	r3, [pc, #92]	@ (800172c <HAL_SPI_MspInit+0x1bc>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016d2:	4b16      	ldr	r3, [pc, #88]	@ (800172c <HAL_SPI_MspInit+0x1bc>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80016d8:	4b14      	ldr	r3, [pc, #80]	@ (800172c <HAL_SPI_MspInit+0x1bc>)
 80016da:	2200      	movs	r2, #0
 80016dc:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80016de:	4b13      	ldr	r3, [pc, #76]	@ (800172c <HAL_SPI_MspInit+0x1bc>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80016e4:	4b11      	ldr	r3, [pc, #68]	@ (800172c <HAL_SPI_MspInit+0x1bc>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80016ea:	4810      	ldr	r0, [pc, #64]	@ (800172c <HAL_SPI_MspInit+0x1bc>)
 80016ec:	f000 fbfe 	bl	8001eec <HAL_DMA_Init>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <HAL_SPI_MspInit+0x18a>
      Error_Handler();
 80016f6:	f7ff fecd 	bl	8001494 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4a0b      	ldr	r2, [pc, #44]	@ (800172c <HAL_SPI_MspInit+0x1bc>)
 80016fe:	649a      	str	r2, [r3, #72]	@ 0x48
 8001700:	4a0a      	ldr	r2, [pc, #40]	@ (800172c <HAL_SPI_MspInit+0x1bc>)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001706:	bf00      	nop
 8001708:	3730      	adds	r7, #48	@ 0x30
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	40013000 	.word	0x40013000
 8001714:	40023800 	.word	0x40023800
 8001718:	40020000 	.word	0x40020000
 800171c:	40003800 	.word	0x40003800
 8001720:	40020400 	.word	0x40020400
 8001724:	200002fc 	.word	0x200002fc
 8001728:	40026058 	.word	0x40026058
 800172c:	2000035c 	.word	0x2000035c
 8001730:	40026070 	.word	0x40026070

08001734 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800173a:	2300      	movs	r3, #0
 800173c:	607b      	str	r3, [r7, #4]
 800173e:	4b10      	ldr	r3, [pc, #64]	@ (8001780 <HAL_MspInit+0x4c>)
 8001740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001742:	4a0f      	ldr	r2, [pc, #60]	@ (8001780 <HAL_MspInit+0x4c>)
 8001744:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001748:	6453      	str	r3, [r2, #68]	@ 0x44
 800174a:	4b0d      	ldr	r3, [pc, #52]	@ (8001780 <HAL_MspInit+0x4c>)
 800174c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800174e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001752:	607b      	str	r3, [r7, #4]
 8001754:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	603b      	str	r3, [r7, #0]
 800175a:	4b09      	ldr	r3, [pc, #36]	@ (8001780 <HAL_MspInit+0x4c>)
 800175c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175e:	4a08      	ldr	r2, [pc, #32]	@ (8001780 <HAL_MspInit+0x4c>)
 8001760:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001764:	6413      	str	r3, [r2, #64]	@ 0x40
 8001766:	4b06      	ldr	r3, [pc, #24]	@ (8001780 <HAL_MspInit+0x4c>)
 8001768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800176a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800176e:	603b      	str	r3, [r7, #0]
 8001770:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001772:	bf00      	nop
 8001774:	370c      	adds	r7, #12
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	40023800 	.word	0x40023800

08001784 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001788:	bf00      	nop
 800178a:	e7fd      	b.n	8001788 <NMI_Handler+0x4>

0800178c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001790:	bf00      	nop
 8001792:	e7fd      	b.n	8001790 <HardFault_Handler+0x4>

08001794 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001798:	bf00      	nop
 800179a:	e7fd      	b.n	8001798 <MemManage_Handler+0x4>

0800179c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017a0:	bf00      	nop
 80017a2:	e7fd      	b.n	80017a0 <BusFault_Handler+0x4>

080017a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017a8:	bf00      	nop
 80017aa:	e7fd      	b.n	80017a8 <UsageFault_Handler+0x4>

080017ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017b0:	bf00      	nop
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr

080017ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017ba:	b480      	push	{r7}
 80017bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017be:	bf00      	nop
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr

080017c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017cc:	bf00      	nop
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr

080017d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017d6:	b580      	push	{r7, lr}
 80017d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017da:	f000 fa31 	bl	8001c40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80017e2:	b580      	push	{r7, lr}
 80017e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BNO_INT_Pin);
 80017e6:	2001      	movs	r0, #1
 80017e8:	f001 f820 	bl	800282c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80017ec:	bf00      	nop
 80017ee:	bd80      	pop	{r7, pc}

080017f0 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80017f4:	4802      	ldr	r0, [pc, #8]	@ (8001800 <DMA1_Stream3_IRQHandler+0x10>)
 80017f6:	f000 fc27 	bl	8002048 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	200002fc 	.word	0x200002fc

08001804 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001808:	4802      	ldr	r0, [pc, #8]	@ (8001814 <DMA1_Stream4_IRQHandler+0x10>)
 800180a:	f000 fc1d 	bl	8002048 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	2000035c 	.word	0x2000035c

08001818 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800181c:	4802      	ldr	r0, [pc, #8]	@ (8001828 <DMA2_Stream7_IRQHandler+0x10>)
 800181e:	f000 fc13 	bl	8002048 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001822:	bf00      	nop
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	20000408 	.word	0x20000408

0800182c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  return 1;
 8001830:	2301      	movs	r3, #1
}
 8001832:	4618      	mov	r0, r3
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr

0800183c <_kill>:

int _kill(int pid, int sig)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001846:	f004 fb59 	bl	8005efc <__errno>
 800184a:	4603      	mov	r3, r0
 800184c:	2216      	movs	r2, #22
 800184e:	601a      	str	r2, [r3, #0]
  return -1;
 8001850:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001854:	4618      	mov	r0, r3
 8001856:	3708      	adds	r7, #8
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}

0800185c <_exit>:

void _exit (int status)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001864:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001868:	6878      	ldr	r0, [r7, #4]
 800186a:	f7ff ffe7 	bl	800183c <_kill>
  while (1) {}    /* Make sure we hang here */
 800186e:	bf00      	nop
 8001870:	e7fd      	b.n	800186e <_exit+0x12>

08001872 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001872:	b580      	push	{r7, lr}
 8001874:	b086      	sub	sp, #24
 8001876:	af00      	add	r7, sp, #0
 8001878:	60f8      	str	r0, [r7, #12]
 800187a:	60b9      	str	r1, [r7, #8]
 800187c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800187e:	2300      	movs	r3, #0
 8001880:	617b      	str	r3, [r7, #20]
 8001882:	e00a      	b.n	800189a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001884:	f3af 8000 	nop.w
 8001888:	4601      	mov	r1, r0
 800188a:	68bb      	ldr	r3, [r7, #8]
 800188c:	1c5a      	adds	r2, r3, #1
 800188e:	60ba      	str	r2, [r7, #8]
 8001890:	b2ca      	uxtb	r2, r1
 8001892:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	3301      	adds	r3, #1
 8001898:	617b      	str	r3, [r7, #20]
 800189a:	697a      	ldr	r2, [r7, #20]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	429a      	cmp	r2, r3
 80018a0:	dbf0      	blt.n	8001884 <_read+0x12>
  }

  return len;
 80018a2:	687b      	ldr	r3, [r7, #4]
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	3718      	adds	r7, #24
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}

080018ac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b086      	sub	sp, #24
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	60f8      	str	r0, [r7, #12]
 80018b4:	60b9      	str	r1, [r7, #8]
 80018b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018b8:	2300      	movs	r3, #0
 80018ba:	617b      	str	r3, [r7, #20]
 80018bc:	e009      	b.n	80018d2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	1c5a      	adds	r2, r3, #1
 80018c2:	60ba      	str	r2, [r7, #8]
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f000 f840 	bl	800194c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	3301      	adds	r3, #1
 80018d0:	617b      	str	r3, [r7, #20]
 80018d2:	697a      	ldr	r2, [r7, #20]
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	429a      	cmp	r2, r3
 80018d8:	dbf1      	blt.n	80018be <_write+0x12>
  }
  return len;
 80018da:	687b      	ldr	r3, [r7, #4]
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3718      	adds	r7, #24
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <_close>:

int _close(int file)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018ec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr

080018fc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800190c:	605a      	str	r2, [r3, #4]
  return 0;
 800190e:	2300      	movs	r3, #0
}
 8001910:	4618      	mov	r0, r3
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr

0800191c <_isatty>:

int _isatty(int file)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001924:	2301      	movs	r3, #1
}
 8001926:	4618      	mov	r0, r3
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr

08001932 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001932:	b480      	push	{r7}
 8001934:	b085      	sub	sp, #20
 8001936:	af00      	add	r7, sp, #0
 8001938:	60f8      	str	r0, [r7, #12]
 800193a:	60b9      	str	r1, [r7, #8]
 800193c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800193e:	2300      	movs	r3, #0
}
 8001940:	4618      	mov	r0, r3
 8001942:	3714      	adds	r7, #20
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <__io_putchar>:
  errno = ENOMEM;
  return -1;
}

int __io_putchar(int ch)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001954:	1d39      	adds	r1, r7, #4
 8001956:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800195a:	2201      	movs	r2, #1
 800195c:	4803      	ldr	r0, [pc, #12]	@ (800196c <__io_putchar+0x20>)
 800195e:	f002 f877 	bl	8003a50 <HAL_UART_Transmit>
  return ch;
 8001962:	687b      	ldr	r3, [r7, #4]
}
 8001964:	4618      	mov	r0, r3
 8001966:	3708      	adds	r7, #8
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	200003c0 	.word	0x200003c0

08001970 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b086      	sub	sp, #24
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001978:	4a14      	ldr	r2, [pc, #80]	@ (80019cc <_sbrk+0x5c>)
 800197a:	4b15      	ldr	r3, [pc, #84]	@ (80019d0 <_sbrk+0x60>)
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001984:	4b13      	ldr	r3, [pc, #76]	@ (80019d4 <_sbrk+0x64>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d102      	bne.n	8001992 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800198c:	4b11      	ldr	r3, [pc, #68]	@ (80019d4 <_sbrk+0x64>)
 800198e:	4a12      	ldr	r2, [pc, #72]	@ (80019d8 <_sbrk+0x68>)
 8001990:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001992:	4b10      	ldr	r3, [pc, #64]	@ (80019d4 <_sbrk+0x64>)
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	4413      	add	r3, r2
 800199a:	693a      	ldr	r2, [r7, #16]
 800199c:	429a      	cmp	r2, r3
 800199e:	d207      	bcs.n	80019b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019a0:	f004 faac 	bl	8005efc <__errno>
 80019a4:	4603      	mov	r3, r0
 80019a6:	220c      	movs	r2, #12
 80019a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80019ae:	e009      	b.n	80019c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019b0:	4b08      	ldr	r3, [pc, #32]	@ (80019d4 <_sbrk+0x64>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019b6:	4b07      	ldr	r3, [pc, #28]	@ (80019d4 <_sbrk+0x64>)
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4413      	add	r3, r2
 80019be:	4a05      	ldr	r2, [pc, #20]	@ (80019d4 <_sbrk+0x64>)
 80019c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019c2:	68fb      	ldr	r3, [r7, #12]
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3718      	adds	r7, #24
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	20020000 	.word	0x20020000
 80019d0:	00000400 	.word	0x00000400
 80019d4:	200003bc 	.word	0x200003bc
 80019d8:	20000690 	.word	0x20000690

080019dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019e0:	4b06      	ldr	r3, [pc, #24]	@ (80019fc <SystemInit+0x20>)
 80019e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019e6:	4a05      	ldr	r2, [pc, #20]	@ (80019fc <SystemInit+0x20>)
 80019e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019f0:	bf00      	nop
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	e000ed00 	.word	0xe000ed00

08001a00 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a04:	4b11      	ldr	r3, [pc, #68]	@ (8001a4c <MX_USART1_UART_Init+0x4c>)
 8001a06:	4a12      	ldr	r2, [pc, #72]	@ (8001a50 <MX_USART1_UART_Init+0x50>)
 8001a08:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001a0a:	4b10      	ldr	r3, [pc, #64]	@ (8001a4c <MX_USART1_UART_Init+0x4c>)
 8001a0c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a10:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a12:	4b0e      	ldr	r3, [pc, #56]	@ (8001a4c <MX_USART1_UART_Init+0x4c>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a18:	4b0c      	ldr	r3, [pc, #48]	@ (8001a4c <MX_USART1_UART_Init+0x4c>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a4c <MX_USART1_UART_Init+0x4c>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a24:	4b09      	ldr	r3, [pc, #36]	@ (8001a4c <MX_USART1_UART_Init+0x4c>)
 8001a26:	220c      	movs	r2, #12
 8001a28:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a2a:	4b08      	ldr	r3, [pc, #32]	@ (8001a4c <MX_USART1_UART_Init+0x4c>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a30:	4b06      	ldr	r3, [pc, #24]	@ (8001a4c <MX_USART1_UART_Init+0x4c>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a36:	4805      	ldr	r0, [pc, #20]	@ (8001a4c <MX_USART1_UART_Init+0x4c>)
 8001a38:	f001 ffba 	bl	80039b0 <HAL_UART_Init>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001a42:	f7ff fd27 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a46:	bf00      	nop
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	200003c0 	.word	0x200003c0
 8001a50:	40011000 	.word	0x40011000

08001a54 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b08a      	sub	sp, #40	@ 0x28
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a5c:	f107 0314 	add.w	r3, r7, #20
 8001a60:	2200      	movs	r2, #0
 8001a62:	601a      	str	r2, [r3, #0]
 8001a64:	605a      	str	r2, [r3, #4]
 8001a66:	609a      	str	r2, [r3, #8]
 8001a68:	60da      	str	r2, [r3, #12]
 8001a6a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a30      	ldr	r2, [pc, #192]	@ (8001b34 <HAL_UART_MspInit+0xe0>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d15a      	bne.n	8001b2c <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	613b      	str	r3, [r7, #16]
 8001a7a:	4b2f      	ldr	r3, [pc, #188]	@ (8001b38 <HAL_UART_MspInit+0xe4>)
 8001a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a7e:	4a2e      	ldr	r2, [pc, #184]	@ (8001b38 <HAL_UART_MspInit+0xe4>)
 8001a80:	f043 0310 	orr.w	r3, r3, #16
 8001a84:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a86:	4b2c      	ldr	r3, [pc, #176]	@ (8001b38 <HAL_UART_MspInit+0xe4>)
 8001a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a8a:	f003 0310 	and.w	r3, r3, #16
 8001a8e:	613b      	str	r3, [r7, #16]
 8001a90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a92:	2300      	movs	r3, #0
 8001a94:	60fb      	str	r3, [r7, #12]
 8001a96:	4b28      	ldr	r3, [pc, #160]	@ (8001b38 <HAL_UART_MspInit+0xe4>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9a:	4a27      	ldr	r2, [pc, #156]	@ (8001b38 <HAL_UART_MspInit+0xe4>)
 8001a9c:	f043 0301 	orr.w	r3, r3, #1
 8001aa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aa2:	4b25      	ldr	r3, [pc, #148]	@ (8001b38 <HAL_UART_MspInit+0xe4>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa6:	f003 0301 	and.w	r3, r3, #1
 8001aaa:	60fb      	str	r3, [r7, #12]
 8001aac:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001aae:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001ab2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001abc:	2303      	movs	r3, #3
 8001abe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ac0:	2307      	movs	r3, #7
 8001ac2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac4:	f107 0314 	add.w	r3, r7, #20
 8001ac8:	4619      	mov	r1, r3
 8001aca:	481c      	ldr	r0, [pc, #112]	@ (8001b3c <HAL_UART_MspInit+0xe8>)
 8001acc:	f000 fcf8 	bl	80024c0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8001ad0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b40 <HAL_UART_MspInit+0xec>)
 8001ad2:	4a1c      	ldr	r2, [pc, #112]	@ (8001b44 <HAL_UART_MspInit+0xf0>)
 8001ad4:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8001ad6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b40 <HAL_UART_MspInit+0xec>)
 8001ad8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001adc:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ade:	4b18      	ldr	r3, [pc, #96]	@ (8001b40 <HAL_UART_MspInit+0xec>)
 8001ae0:	2240      	movs	r2, #64	@ 0x40
 8001ae2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ae4:	4b16      	ldr	r3, [pc, #88]	@ (8001b40 <HAL_UART_MspInit+0xec>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001aea:	4b15      	ldr	r3, [pc, #84]	@ (8001b40 <HAL_UART_MspInit+0xec>)
 8001aec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001af0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001af2:	4b13      	ldr	r3, [pc, #76]	@ (8001b40 <HAL_UART_MspInit+0xec>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001af8:	4b11      	ldr	r3, [pc, #68]	@ (8001b40 <HAL_UART_MspInit+0xec>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001afe:	4b10      	ldr	r3, [pc, #64]	@ (8001b40 <HAL_UART_MspInit+0xec>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001b04:	4b0e      	ldr	r3, [pc, #56]	@ (8001b40 <HAL_UART_MspInit+0xec>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b0a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b40 <HAL_UART_MspInit+0xec>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001b10:	480b      	ldr	r0, [pc, #44]	@ (8001b40 <HAL_UART_MspInit+0xec>)
 8001b12:	f000 f9eb 	bl	8001eec <HAL_DMA_Init>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d001      	beq.n	8001b20 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001b1c:	f7ff fcba 	bl	8001494 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	4a07      	ldr	r2, [pc, #28]	@ (8001b40 <HAL_UART_MspInit+0xec>)
 8001b24:	639a      	str	r2, [r3, #56]	@ 0x38
 8001b26:	4a06      	ldr	r2, [pc, #24]	@ (8001b40 <HAL_UART_MspInit+0xec>)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001b2c:	bf00      	nop
 8001b2e:	3728      	adds	r7, #40	@ 0x28
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	40011000 	.word	0x40011000
 8001b38:	40023800 	.word	0x40023800
 8001b3c:	40020000 	.word	0x40020000
 8001b40:	20000408 	.word	0x20000408
 8001b44:	400264b8 	.word	0x400264b8

08001b48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b48:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b80 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b4c:	f7ff ff46 	bl	80019dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b50:	480c      	ldr	r0, [pc, #48]	@ (8001b84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b52:	490d      	ldr	r1, [pc, #52]	@ (8001b88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b54:	4a0d      	ldr	r2, [pc, #52]	@ (8001b8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b58:	e002      	b.n	8001b60 <LoopCopyDataInit>

08001b5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b5e:	3304      	adds	r3, #4

08001b60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b64:	d3f9      	bcc.n	8001b5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b66:	4a0a      	ldr	r2, [pc, #40]	@ (8001b90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b68:	4c0a      	ldr	r4, [pc, #40]	@ (8001b94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b6c:	e001      	b.n	8001b72 <LoopFillZerobss>

08001b6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b70:	3204      	adds	r2, #4

08001b72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b74:	d3fb      	bcc.n	8001b6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b76:	f004 f9c7 	bl	8005f08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b7a:	f7ff fba3 	bl	80012c4 <main>
  bx  lr    
 8001b7e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b88:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001b8c:	0800a78c 	.word	0x0800a78c
  ldr r2, =_sbss
 8001b90:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001b94:	2000068c 	.word	0x2000068c

08001b98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b98:	e7fe      	b.n	8001b98 <ADC_IRQHandler>
	...

08001b9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ba0:	4b0e      	ldr	r3, [pc, #56]	@ (8001bdc <HAL_Init+0x40>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a0d      	ldr	r2, [pc, #52]	@ (8001bdc <HAL_Init+0x40>)
 8001ba6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001baa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bac:	4b0b      	ldr	r3, [pc, #44]	@ (8001bdc <HAL_Init+0x40>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a0a      	ldr	r2, [pc, #40]	@ (8001bdc <HAL_Init+0x40>)
 8001bb2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bb6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bb8:	4b08      	ldr	r3, [pc, #32]	@ (8001bdc <HAL_Init+0x40>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a07      	ldr	r2, [pc, #28]	@ (8001bdc <HAL_Init+0x40>)
 8001bbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bc2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bc4:	2003      	movs	r0, #3
 8001bc6:	f000 f94f 	bl	8001e68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bca:	200f      	movs	r0, #15
 8001bcc:	f000 f808 	bl	8001be0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bd0:	f7ff fdb0 	bl	8001734 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bd4:	2300      	movs	r3, #0
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	40023c00 	.word	0x40023c00

08001be0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001be8:	4b12      	ldr	r3, [pc, #72]	@ (8001c34 <HAL_InitTick+0x54>)
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	4b12      	ldr	r3, [pc, #72]	@ (8001c38 <HAL_InitTick+0x58>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bf6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f000 f967 	bl	8001ed2 <HAL_SYSTICK_Config>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e00e      	b.n	8001c2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2b0f      	cmp	r3, #15
 8001c12:	d80a      	bhi.n	8001c2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c14:	2200      	movs	r2, #0
 8001c16:	6879      	ldr	r1, [r7, #4]
 8001c18:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c1c:	f000 f92f 	bl	8001e7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c20:	4a06      	ldr	r2, [pc, #24]	@ (8001c3c <HAL_InitTick+0x5c>)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c26:	2300      	movs	r3, #0
 8001c28:	e000      	b.n	8001c2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3708      	adds	r7, #8
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	20000000 	.word	0x20000000
 8001c38:	20000008 	.word	0x20000008
 8001c3c:	20000004 	.word	0x20000004

08001c40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c44:	4b06      	ldr	r3, [pc, #24]	@ (8001c60 <HAL_IncTick+0x20>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	461a      	mov	r2, r3
 8001c4a:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <HAL_IncTick+0x24>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4413      	add	r3, r2
 8001c50:	4a04      	ldr	r2, [pc, #16]	@ (8001c64 <HAL_IncTick+0x24>)
 8001c52:	6013      	str	r3, [r2, #0]
}
 8001c54:	bf00      	nop
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop
 8001c60:	20000008 	.word	0x20000008
 8001c64:	20000468 	.word	0x20000468

08001c68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c6c:	4b03      	ldr	r3, [pc, #12]	@ (8001c7c <HAL_GetTick+0x14>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop
 8001c7c:	20000468 	.word	0x20000468

08001c80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c88:	f7ff ffee 	bl	8001c68 <HAL_GetTick>
 8001c8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001c98:	d005      	beq.n	8001ca6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc4 <HAL_Delay+0x44>)
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	461a      	mov	r2, r3
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	4413      	add	r3, r2
 8001ca4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ca6:	bf00      	nop
 8001ca8:	f7ff ffde 	bl	8001c68 <HAL_GetTick>
 8001cac:	4602      	mov	r2, r0
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	68fa      	ldr	r2, [r7, #12]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d8f7      	bhi.n	8001ca8 <HAL_Delay+0x28>
  {
  }
}
 8001cb8:	bf00      	nop
 8001cba:	bf00      	nop
 8001cbc:	3710      	adds	r7, #16
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	20000008 	.word	0x20000008

08001cc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b085      	sub	sp, #20
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	f003 0307 	and.w	r3, r3, #7
 8001cd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8001d0c <__NVIC_SetPriorityGrouping+0x44>)
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cde:	68ba      	ldr	r2, [r7, #8]
 8001ce0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cf0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cf4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cf8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cfa:	4a04      	ldr	r2, [pc, #16]	@ (8001d0c <__NVIC_SetPriorityGrouping+0x44>)
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	60d3      	str	r3, [r2, #12]
}
 8001d00:	bf00      	nop
 8001d02:	3714      	adds	r7, #20
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr
 8001d0c:	e000ed00 	.word	0xe000ed00

08001d10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d14:	4b04      	ldr	r3, [pc, #16]	@ (8001d28 <__NVIC_GetPriorityGrouping+0x18>)
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	0a1b      	lsrs	r3, r3, #8
 8001d1a:	f003 0307 	and.w	r3, r3, #7
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr
 8001d28:	e000ed00 	.word	0xe000ed00

08001d2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	4603      	mov	r3, r0
 8001d34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	db0b      	blt.n	8001d56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d3e:	79fb      	ldrb	r3, [r7, #7]
 8001d40:	f003 021f 	and.w	r2, r3, #31
 8001d44:	4907      	ldr	r1, [pc, #28]	@ (8001d64 <__NVIC_EnableIRQ+0x38>)
 8001d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d4a:	095b      	lsrs	r3, r3, #5
 8001d4c:	2001      	movs	r0, #1
 8001d4e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d56:	bf00      	nop
 8001d58:	370c      	adds	r7, #12
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	e000e100 	.word	0xe000e100

08001d68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	4603      	mov	r3, r0
 8001d70:	6039      	str	r1, [r7, #0]
 8001d72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	db0a      	blt.n	8001d92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	b2da      	uxtb	r2, r3
 8001d80:	490c      	ldr	r1, [pc, #48]	@ (8001db4 <__NVIC_SetPriority+0x4c>)
 8001d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d86:	0112      	lsls	r2, r2, #4
 8001d88:	b2d2      	uxtb	r2, r2
 8001d8a:	440b      	add	r3, r1
 8001d8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d90:	e00a      	b.n	8001da8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	b2da      	uxtb	r2, r3
 8001d96:	4908      	ldr	r1, [pc, #32]	@ (8001db8 <__NVIC_SetPriority+0x50>)
 8001d98:	79fb      	ldrb	r3, [r7, #7]
 8001d9a:	f003 030f 	and.w	r3, r3, #15
 8001d9e:	3b04      	subs	r3, #4
 8001da0:	0112      	lsls	r2, r2, #4
 8001da2:	b2d2      	uxtb	r2, r2
 8001da4:	440b      	add	r3, r1
 8001da6:	761a      	strb	r2, [r3, #24]
}
 8001da8:	bf00      	nop
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr
 8001db4:	e000e100 	.word	0xe000e100
 8001db8:	e000ed00 	.word	0xe000ed00

08001dbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b089      	sub	sp, #36	@ 0x24
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	60f8      	str	r0, [r7, #12]
 8001dc4:	60b9      	str	r1, [r7, #8]
 8001dc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	f003 0307 	and.w	r3, r3, #7
 8001dce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dd0:	69fb      	ldr	r3, [r7, #28]
 8001dd2:	f1c3 0307 	rsb	r3, r3, #7
 8001dd6:	2b04      	cmp	r3, #4
 8001dd8:	bf28      	it	cs
 8001dda:	2304      	movcs	r3, #4
 8001ddc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	3304      	adds	r3, #4
 8001de2:	2b06      	cmp	r3, #6
 8001de4:	d902      	bls.n	8001dec <NVIC_EncodePriority+0x30>
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	3b03      	subs	r3, #3
 8001dea:	e000      	b.n	8001dee <NVIC_EncodePriority+0x32>
 8001dec:	2300      	movs	r3, #0
 8001dee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001df0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001df4:	69bb      	ldr	r3, [r7, #24]
 8001df6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfa:	43da      	mvns	r2, r3
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	401a      	ands	r2, r3
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e04:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e0e:	43d9      	mvns	r1, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e14:	4313      	orrs	r3, r2
         );
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3724      	adds	r7, #36	@ 0x24
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
	...

08001e24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	3b01      	subs	r3, #1
 8001e30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e34:	d301      	bcc.n	8001e3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e36:	2301      	movs	r3, #1
 8001e38:	e00f      	b.n	8001e5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e64 <SysTick_Config+0x40>)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	3b01      	subs	r3, #1
 8001e40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e42:	210f      	movs	r1, #15
 8001e44:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e48:	f7ff ff8e 	bl	8001d68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e4c:	4b05      	ldr	r3, [pc, #20]	@ (8001e64 <SysTick_Config+0x40>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e52:	4b04      	ldr	r3, [pc, #16]	@ (8001e64 <SysTick_Config+0x40>)
 8001e54:	2207      	movs	r2, #7
 8001e56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3708      	adds	r7, #8
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	e000e010 	.word	0xe000e010

08001e68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e70:	6878      	ldr	r0, [r7, #4]
 8001e72:	f7ff ff29 	bl	8001cc8 <__NVIC_SetPriorityGrouping>
}
 8001e76:	bf00      	nop
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b086      	sub	sp, #24
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	4603      	mov	r3, r0
 8001e86:	60b9      	str	r1, [r7, #8]
 8001e88:	607a      	str	r2, [r7, #4]
 8001e8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e90:	f7ff ff3e 	bl	8001d10 <__NVIC_GetPriorityGrouping>
 8001e94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	68b9      	ldr	r1, [r7, #8]
 8001e9a:	6978      	ldr	r0, [r7, #20]
 8001e9c:	f7ff ff8e 	bl	8001dbc <NVIC_EncodePriority>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ea6:	4611      	mov	r1, r2
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7ff ff5d 	bl	8001d68 <__NVIC_SetPriority>
}
 8001eae:	bf00      	nop
 8001eb0:	3718      	adds	r7, #24
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b082      	sub	sp, #8
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f7ff ff31 	bl	8001d2c <__NVIC_EnableIRQ>
}
 8001eca:	bf00      	nop
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b082      	sub	sp, #8
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	f7ff ffa2 	bl	8001e24 <SysTick_Config>
 8001ee0:	4603      	mov	r3, r0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
	...

08001eec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b086      	sub	sp, #24
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001ef8:	f7ff feb6 	bl	8001c68 <HAL_GetTick>
 8001efc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d101      	bne.n	8001f08 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e099      	b.n	800203c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2202      	movs	r2, #2
 8001f0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2200      	movs	r2, #0
 8001f14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f022 0201 	bic.w	r2, r2, #1
 8001f26:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f28:	e00f      	b.n	8001f4a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f2a:	f7ff fe9d 	bl	8001c68 <HAL_GetTick>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	2b05      	cmp	r3, #5
 8001f36:	d908      	bls.n	8001f4a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2220      	movs	r2, #32
 8001f3c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2203      	movs	r2, #3
 8001f42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e078      	b.n	800203c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 0301 	and.w	r3, r3, #1
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d1e8      	bne.n	8001f2a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001f60:	697a      	ldr	r2, [r7, #20]
 8001f62:	4b38      	ldr	r3, [pc, #224]	@ (8002044 <HAL_DMA_Init+0x158>)
 8001f64:	4013      	ands	r3, r2
 8001f66:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	685a      	ldr	r2, [r3, #4]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f76:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	691b      	ldr	r3, [r3, #16]
 8001f7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f82:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	699b      	ldr	r3, [r3, #24]
 8001f88:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f8e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6a1b      	ldr	r3, [r3, #32]
 8001f94:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f96:	697a      	ldr	r2, [r7, #20]
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fa0:	2b04      	cmp	r3, #4
 8001fa2:	d107      	bne.n	8001fb4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fac:	4313      	orrs	r3, r2
 8001fae:	697a      	ldr	r2, [r7, #20]
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	697a      	ldr	r2, [r7, #20]
 8001fba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	695b      	ldr	r3, [r3, #20]
 8001fc2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	f023 0307 	bic.w	r3, r3, #7
 8001fca:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fd0:	697a      	ldr	r2, [r7, #20]
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fda:	2b04      	cmp	r3, #4
 8001fdc:	d117      	bne.n	800200e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fe2:	697a      	ldr	r2, [r7, #20]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d00e      	beq.n	800200e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	f000 f9e9 	bl	80023c8 <DMA_CheckFifoParam>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d008      	beq.n	800200e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2240      	movs	r2, #64	@ 0x40
 8002000:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2201      	movs	r2, #1
 8002006:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800200a:	2301      	movs	r3, #1
 800200c:	e016      	b.n	800203c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	697a      	ldr	r2, [r7, #20]
 8002014:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	f000 f9a0 	bl	800235c <DMA_CalcBaseAndBitshift>
 800201c:	4603      	mov	r3, r0
 800201e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002024:	223f      	movs	r2, #63	@ 0x3f
 8002026:	409a      	lsls	r2, r3
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2200      	movs	r2, #0
 8002030:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2201      	movs	r2, #1
 8002036:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800203a:	2300      	movs	r3, #0
}
 800203c:	4618      	mov	r0, r3
 800203e:	3718      	adds	r7, #24
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	f010803f 	.word	0xf010803f

08002048 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b086      	sub	sp, #24
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002050:	2300      	movs	r3, #0
 8002052:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002054:	4b8e      	ldr	r3, [pc, #568]	@ (8002290 <HAL_DMA_IRQHandler+0x248>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a8e      	ldr	r2, [pc, #568]	@ (8002294 <HAL_DMA_IRQHandler+0x24c>)
 800205a:	fba2 2303 	umull	r2, r3, r2, r3
 800205e:	0a9b      	lsrs	r3, r3, #10
 8002060:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002066:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002072:	2208      	movs	r2, #8
 8002074:	409a      	lsls	r2, r3
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	4013      	ands	r3, r2
 800207a:	2b00      	cmp	r3, #0
 800207c:	d01a      	beq.n	80020b4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 0304 	and.w	r3, r3, #4
 8002088:	2b00      	cmp	r3, #0
 800208a:	d013      	beq.n	80020b4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f022 0204 	bic.w	r2, r2, #4
 800209a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020a0:	2208      	movs	r2, #8
 80020a2:	409a      	lsls	r2, r3
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020ac:	f043 0201 	orr.w	r2, r3, #1
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020b8:	2201      	movs	r2, #1
 80020ba:	409a      	lsls	r2, r3
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	4013      	ands	r3, r2
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d012      	beq.n	80020ea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	695b      	ldr	r3, [r3, #20]
 80020ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d00b      	beq.n	80020ea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020d6:	2201      	movs	r2, #1
 80020d8:	409a      	lsls	r2, r3
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020e2:	f043 0202 	orr.w	r2, r3, #2
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020ee:	2204      	movs	r2, #4
 80020f0:	409a      	lsls	r2, r3
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	4013      	ands	r3, r2
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d012      	beq.n	8002120 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 0302 	and.w	r3, r3, #2
 8002104:	2b00      	cmp	r3, #0
 8002106:	d00b      	beq.n	8002120 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800210c:	2204      	movs	r2, #4
 800210e:	409a      	lsls	r2, r3
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002118:	f043 0204 	orr.w	r2, r3, #4
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002124:	2210      	movs	r2, #16
 8002126:	409a      	lsls	r2, r3
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	4013      	ands	r3, r2
 800212c:	2b00      	cmp	r3, #0
 800212e:	d043      	beq.n	80021b8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 0308 	and.w	r3, r3, #8
 800213a:	2b00      	cmp	r3, #0
 800213c:	d03c      	beq.n	80021b8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002142:	2210      	movs	r2, #16
 8002144:	409a      	lsls	r2, r3
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002154:	2b00      	cmp	r3, #0
 8002156:	d018      	beq.n	800218a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d108      	bne.n	8002178 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216a:	2b00      	cmp	r3, #0
 800216c:	d024      	beq.n	80021b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	4798      	blx	r3
 8002176:	e01f      	b.n	80021b8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800217c:	2b00      	cmp	r3, #0
 800217e:	d01b      	beq.n	80021b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	4798      	blx	r3
 8002188:	e016      	b.n	80021b8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002194:	2b00      	cmp	r3, #0
 8002196:	d107      	bne.n	80021a8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f022 0208 	bic.w	r2, r2, #8
 80021a6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d003      	beq.n	80021b8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021bc:	2220      	movs	r2, #32
 80021be:	409a      	lsls	r2, r3
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	4013      	ands	r3, r2
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	f000 808f 	beq.w	80022e8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 0310 	and.w	r3, r3, #16
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	f000 8087 	beq.w	80022e8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021de:	2220      	movs	r2, #32
 80021e0:	409a      	lsls	r2, r3
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	2b05      	cmp	r3, #5
 80021f0:	d136      	bne.n	8002260 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f022 0216 	bic.w	r2, r2, #22
 8002200:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	695a      	ldr	r2, [r3, #20]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002210:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002216:	2b00      	cmp	r3, #0
 8002218:	d103      	bne.n	8002222 <HAL_DMA_IRQHandler+0x1da>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800221e:	2b00      	cmp	r3, #0
 8002220:	d007      	beq.n	8002232 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f022 0208 	bic.w	r2, r2, #8
 8002230:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002236:	223f      	movs	r2, #63	@ 0x3f
 8002238:	409a      	lsls	r2, r3
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2201      	movs	r2, #1
 8002242:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2200      	movs	r2, #0
 800224a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002252:	2b00      	cmp	r3, #0
 8002254:	d07e      	beq.n	8002354 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	4798      	blx	r3
        }
        return;
 800225e:	e079      	b.n	8002354 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d01d      	beq.n	80022aa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002278:	2b00      	cmp	r3, #0
 800227a:	d10d      	bne.n	8002298 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002280:	2b00      	cmp	r3, #0
 8002282:	d031      	beq.n	80022e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	4798      	blx	r3
 800228c:	e02c      	b.n	80022e8 <HAL_DMA_IRQHandler+0x2a0>
 800228e:	bf00      	nop
 8002290:	20000000 	.word	0x20000000
 8002294:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800229c:	2b00      	cmp	r3, #0
 800229e:	d023      	beq.n	80022e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	4798      	blx	r3
 80022a8:	e01e      	b.n	80022e8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d10f      	bne.n	80022d8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f022 0210 	bic.w	r2, r2, #16
 80022c6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2201      	movs	r2, #1
 80022cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2200      	movs	r2, #0
 80022d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d003      	beq.n	80022e8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022e4:	6878      	ldr	r0, [r7, #4]
 80022e6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d032      	beq.n	8002356 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022f4:	f003 0301 	and.w	r3, r3, #1
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d022      	beq.n	8002342 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2205      	movs	r2, #5
 8002300:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f022 0201 	bic.w	r2, r2, #1
 8002312:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	3301      	adds	r3, #1
 8002318:	60bb      	str	r3, [r7, #8]
 800231a:	697a      	ldr	r2, [r7, #20]
 800231c:	429a      	cmp	r2, r3
 800231e:	d307      	bcc.n	8002330 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f003 0301 	and.w	r3, r3, #1
 800232a:	2b00      	cmp	r3, #0
 800232c:	d1f2      	bne.n	8002314 <HAL_DMA_IRQHandler+0x2cc>
 800232e:	e000      	b.n	8002332 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002330:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2201      	movs	r2, #1
 8002336:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002346:	2b00      	cmp	r3, #0
 8002348:	d005      	beq.n	8002356 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800234e:	6878      	ldr	r0, [r7, #4]
 8002350:	4798      	blx	r3
 8002352:	e000      	b.n	8002356 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002354:	bf00      	nop
    }
  }
}
 8002356:	3718      	adds	r7, #24
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}

0800235c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800235c:	b480      	push	{r7}
 800235e:	b085      	sub	sp, #20
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	b2db      	uxtb	r3, r3
 800236a:	3b10      	subs	r3, #16
 800236c:	4a14      	ldr	r2, [pc, #80]	@ (80023c0 <DMA_CalcBaseAndBitshift+0x64>)
 800236e:	fba2 2303 	umull	r2, r3, r2, r3
 8002372:	091b      	lsrs	r3, r3, #4
 8002374:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002376:	4a13      	ldr	r2, [pc, #76]	@ (80023c4 <DMA_CalcBaseAndBitshift+0x68>)
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	4413      	add	r3, r2
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	461a      	mov	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2b03      	cmp	r3, #3
 8002388:	d909      	bls.n	800239e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002392:	f023 0303 	bic.w	r3, r3, #3
 8002396:	1d1a      	adds	r2, r3, #4
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	659a      	str	r2, [r3, #88]	@ 0x58
 800239c:	e007      	b.n	80023ae <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80023a6:	f023 0303 	bic.w	r3, r3, #3
 80023aa:	687a      	ldr	r2, [r7, #4]
 80023ac:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3714      	adds	r7, #20
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	aaaaaaab 	.word	0xaaaaaaab
 80023c4:	0800a2f8 	.word	0x0800a2f8

080023c8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b085      	sub	sp, #20
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023d0:	2300      	movs	r3, #0
 80023d2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023d8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	699b      	ldr	r3, [r3, #24]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d11f      	bne.n	8002422 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	2b03      	cmp	r3, #3
 80023e6:	d856      	bhi.n	8002496 <DMA_CheckFifoParam+0xce>
 80023e8:	a201      	add	r2, pc, #4	@ (adr r2, 80023f0 <DMA_CheckFifoParam+0x28>)
 80023ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023ee:	bf00      	nop
 80023f0:	08002401 	.word	0x08002401
 80023f4:	08002413 	.word	0x08002413
 80023f8:	08002401 	.word	0x08002401
 80023fc:	08002497 	.word	0x08002497
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002404:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d046      	beq.n	800249a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002410:	e043      	b.n	800249a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002416:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800241a:	d140      	bne.n	800249e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002420:	e03d      	b.n	800249e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	699b      	ldr	r3, [r3, #24]
 8002426:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800242a:	d121      	bne.n	8002470 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	2b03      	cmp	r3, #3
 8002430:	d837      	bhi.n	80024a2 <DMA_CheckFifoParam+0xda>
 8002432:	a201      	add	r2, pc, #4	@ (adr r2, 8002438 <DMA_CheckFifoParam+0x70>)
 8002434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002438:	08002449 	.word	0x08002449
 800243c:	0800244f 	.word	0x0800244f
 8002440:	08002449 	.word	0x08002449
 8002444:	08002461 	.word	0x08002461
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	73fb      	strb	r3, [r7, #15]
      break;
 800244c:	e030      	b.n	80024b0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002452:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d025      	beq.n	80024a6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800245e:	e022      	b.n	80024a6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002464:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002468:	d11f      	bne.n	80024aa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800246e:	e01c      	b.n	80024aa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	2b02      	cmp	r3, #2
 8002474:	d903      	bls.n	800247e <DMA_CheckFifoParam+0xb6>
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	2b03      	cmp	r3, #3
 800247a:	d003      	beq.n	8002484 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800247c:	e018      	b.n	80024b0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	73fb      	strb	r3, [r7, #15]
      break;
 8002482:	e015      	b.n	80024b0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002488:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800248c:	2b00      	cmp	r3, #0
 800248e:	d00e      	beq.n	80024ae <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	73fb      	strb	r3, [r7, #15]
      break;
 8002494:	e00b      	b.n	80024ae <DMA_CheckFifoParam+0xe6>
      break;
 8002496:	bf00      	nop
 8002498:	e00a      	b.n	80024b0 <DMA_CheckFifoParam+0xe8>
      break;
 800249a:	bf00      	nop
 800249c:	e008      	b.n	80024b0 <DMA_CheckFifoParam+0xe8>
      break;
 800249e:	bf00      	nop
 80024a0:	e006      	b.n	80024b0 <DMA_CheckFifoParam+0xe8>
      break;
 80024a2:	bf00      	nop
 80024a4:	e004      	b.n	80024b0 <DMA_CheckFifoParam+0xe8>
      break;
 80024a6:	bf00      	nop
 80024a8:	e002      	b.n	80024b0 <DMA_CheckFifoParam+0xe8>
      break;   
 80024aa:	bf00      	nop
 80024ac:	e000      	b.n	80024b0 <DMA_CheckFifoParam+0xe8>
      break;
 80024ae:	bf00      	nop
    }
  } 
  
  return status; 
 80024b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3714      	adds	r7, #20
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop

080024c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b089      	sub	sp, #36	@ 0x24
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
 80024c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80024ca:	2300      	movs	r3, #0
 80024cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80024ce:	2300      	movs	r3, #0
 80024d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80024d2:	2300      	movs	r3, #0
 80024d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024d6:	2300      	movs	r3, #0
 80024d8:	61fb      	str	r3, [r7, #28]
 80024da:	e159      	b.n	8002790 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80024dc:	2201      	movs	r2, #1
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	fa02 f303 	lsl.w	r3, r2, r3
 80024e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	697a      	ldr	r2, [r7, #20]
 80024ec:	4013      	ands	r3, r2
 80024ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80024f0:	693a      	ldr	r2, [r7, #16]
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	f040 8148 	bne.w	800278a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	f003 0303 	and.w	r3, r3, #3
 8002502:	2b01      	cmp	r3, #1
 8002504:	d005      	beq.n	8002512 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800250e:	2b02      	cmp	r3, #2
 8002510:	d130      	bne.n	8002574 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	005b      	lsls	r3, r3, #1
 800251c:	2203      	movs	r2, #3
 800251e:	fa02 f303 	lsl.w	r3, r2, r3
 8002522:	43db      	mvns	r3, r3
 8002524:	69ba      	ldr	r2, [r7, #24]
 8002526:	4013      	ands	r3, r2
 8002528:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	68da      	ldr	r2, [r3, #12]
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	005b      	lsls	r3, r3, #1
 8002532:	fa02 f303 	lsl.w	r3, r2, r3
 8002536:	69ba      	ldr	r2, [r7, #24]
 8002538:	4313      	orrs	r3, r2
 800253a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	69ba      	ldr	r2, [r7, #24]
 8002540:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002548:	2201      	movs	r2, #1
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	fa02 f303 	lsl.w	r3, r2, r3
 8002550:	43db      	mvns	r3, r3
 8002552:	69ba      	ldr	r2, [r7, #24]
 8002554:	4013      	ands	r3, r2
 8002556:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	091b      	lsrs	r3, r3, #4
 800255e:	f003 0201 	and.w	r2, r3, #1
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	fa02 f303 	lsl.w	r3, r2, r3
 8002568:	69ba      	ldr	r2, [r7, #24]
 800256a:	4313      	orrs	r3, r2
 800256c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	69ba      	ldr	r2, [r7, #24]
 8002572:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	f003 0303 	and.w	r3, r3, #3
 800257c:	2b03      	cmp	r3, #3
 800257e:	d017      	beq.n	80025b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	2203      	movs	r2, #3
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	43db      	mvns	r3, r3
 8002592:	69ba      	ldr	r2, [r7, #24]
 8002594:	4013      	ands	r3, r2
 8002596:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	689a      	ldr	r2, [r3, #8]
 800259c:	69fb      	ldr	r3, [r7, #28]
 800259e:	005b      	lsls	r3, r3, #1
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	69ba      	ldr	r2, [r7, #24]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	69ba      	ldr	r2, [r7, #24]
 80025ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	f003 0303 	and.w	r3, r3, #3
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d123      	bne.n	8002604 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025bc:	69fb      	ldr	r3, [r7, #28]
 80025be:	08da      	lsrs	r2, r3, #3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	3208      	adds	r2, #8
 80025c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80025ca:	69fb      	ldr	r3, [r7, #28]
 80025cc:	f003 0307 	and.w	r3, r3, #7
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	220f      	movs	r2, #15
 80025d4:	fa02 f303 	lsl.w	r3, r2, r3
 80025d8:	43db      	mvns	r3, r3
 80025da:	69ba      	ldr	r2, [r7, #24]
 80025dc:	4013      	ands	r3, r2
 80025de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	691a      	ldr	r2, [r3, #16]
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	f003 0307 	and.w	r3, r3, #7
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	fa02 f303 	lsl.w	r3, r2, r3
 80025f0:	69ba      	ldr	r2, [r7, #24]
 80025f2:	4313      	orrs	r3, r2
 80025f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	08da      	lsrs	r2, r3, #3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	3208      	adds	r2, #8
 80025fe:	69b9      	ldr	r1, [r7, #24]
 8002600:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	2203      	movs	r2, #3
 8002610:	fa02 f303 	lsl.w	r3, r2, r3
 8002614:	43db      	mvns	r3, r3
 8002616:	69ba      	ldr	r2, [r7, #24]
 8002618:	4013      	ands	r3, r2
 800261a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f003 0203 	and.w	r2, r3, #3
 8002624:	69fb      	ldr	r3, [r7, #28]
 8002626:	005b      	lsls	r3, r3, #1
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	69ba      	ldr	r2, [r7, #24]
 800262e:	4313      	orrs	r3, r2
 8002630:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002640:	2b00      	cmp	r3, #0
 8002642:	f000 80a2 	beq.w	800278a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002646:	2300      	movs	r3, #0
 8002648:	60fb      	str	r3, [r7, #12]
 800264a:	4b57      	ldr	r3, [pc, #348]	@ (80027a8 <HAL_GPIO_Init+0x2e8>)
 800264c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800264e:	4a56      	ldr	r2, [pc, #344]	@ (80027a8 <HAL_GPIO_Init+0x2e8>)
 8002650:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002654:	6453      	str	r3, [r2, #68]	@ 0x44
 8002656:	4b54      	ldr	r3, [pc, #336]	@ (80027a8 <HAL_GPIO_Init+0x2e8>)
 8002658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800265a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800265e:	60fb      	str	r3, [r7, #12]
 8002660:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002662:	4a52      	ldr	r2, [pc, #328]	@ (80027ac <HAL_GPIO_Init+0x2ec>)
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	089b      	lsrs	r3, r3, #2
 8002668:	3302      	adds	r3, #2
 800266a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800266e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	f003 0303 	and.w	r3, r3, #3
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	220f      	movs	r2, #15
 800267a:	fa02 f303 	lsl.w	r3, r2, r3
 800267e:	43db      	mvns	r3, r3
 8002680:	69ba      	ldr	r2, [r7, #24]
 8002682:	4013      	ands	r3, r2
 8002684:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	4a49      	ldr	r2, [pc, #292]	@ (80027b0 <HAL_GPIO_Init+0x2f0>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d019      	beq.n	80026c2 <HAL_GPIO_Init+0x202>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	4a48      	ldr	r2, [pc, #288]	@ (80027b4 <HAL_GPIO_Init+0x2f4>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d013      	beq.n	80026be <HAL_GPIO_Init+0x1fe>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	4a47      	ldr	r2, [pc, #284]	@ (80027b8 <HAL_GPIO_Init+0x2f8>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d00d      	beq.n	80026ba <HAL_GPIO_Init+0x1fa>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	4a46      	ldr	r2, [pc, #280]	@ (80027bc <HAL_GPIO_Init+0x2fc>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d007      	beq.n	80026b6 <HAL_GPIO_Init+0x1f6>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	4a45      	ldr	r2, [pc, #276]	@ (80027c0 <HAL_GPIO_Init+0x300>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d101      	bne.n	80026b2 <HAL_GPIO_Init+0x1f2>
 80026ae:	2304      	movs	r3, #4
 80026b0:	e008      	b.n	80026c4 <HAL_GPIO_Init+0x204>
 80026b2:	2307      	movs	r3, #7
 80026b4:	e006      	b.n	80026c4 <HAL_GPIO_Init+0x204>
 80026b6:	2303      	movs	r3, #3
 80026b8:	e004      	b.n	80026c4 <HAL_GPIO_Init+0x204>
 80026ba:	2302      	movs	r3, #2
 80026bc:	e002      	b.n	80026c4 <HAL_GPIO_Init+0x204>
 80026be:	2301      	movs	r3, #1
 80026c0:	e000      	b.n	80026c4 <HAL_GPIO_Init+0x204>
 80026c2:	2300      	movs	r3, #0
 80026c4:	69fa      	ldr	r2, [r7, #28]
 80026c6:	f002 0203 	and.w	r2, r2, #3
 80026ca:	0092      	lsls	r2, r2, #2
 80026cc:	4093      	lsls	r3, r2
 80026ce:	69ba      	ldr	r2, [r7, #24]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026d4:	4935      	ldr	r1, [pc, #212]	@ (80027ac <HAL_GPIO_Init+0x2ec>)
 80026d6:	69fb      	ldr	r3, [r7, #28]
 80026d8:	089b      	lsrs	r3, r3, #2
 80026da:	3302      	adds	r3, #2
 80026dc:	69ba      	ldr	r2, [r7, #24]
 80026de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026e2:	4b38      	ldr	r3, [pc, #224]	@ (80027c4 <HAL_GPIO_Init+0x304>)
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	43db      	mvns	r3, r3
 80026ec:	69ba      	ldr	r2, [r7, #24]
 80026ee:	4013      	ands	r3, r2
 80026f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d003      	beq.n	8002706 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80026fe:	69ba      	ldr	r2, [r7, #24]
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	4313      	orrs	r3, r2
 8002704:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002706:	4a2f      	ldr	r2, [pc, #188]	@ (80027c4 <HAL_GPIO_Init+0x304>)
 8002708:	69bb      	ldr	r3, [r7, #24]
 800270a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800270c:	4b2d      	ldr	r3, [pc, #180]	@ (80027c4 <HAL_GPIO_Init+0x304>)
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	43db      	mvns	r3, r3
 8002716:	69ba      	ldr	r2, [r7, #24]
 8002718:	4013      	ands	r3, r2
 800271a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d003      	beq.n	8002730 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	4313      	orrs	r3, r2
 800272e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002730:	4a24      	ldr	r2, [pc, #144]	@ (80027c4 <HAL_GPIO_Init+0x304>)
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002736:	4b23      	ldr	r3, [pc, #140]	@ (80027c4 <HAL_GPIO_Init+0x304>)
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	43db      	mvns	r3, r3
 8002740:	69ba      	ldr	r2, [r7, #24]
 8002742:	4013      	ands	r3, r2
 8002744:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d003      	beq.n	800275a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002752:	69ba      	ldr	r2, [r7, #24]
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	4313      	orrs	r3, r2
 8002758:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800275a:	4a1a      	ldr	r2, [pc, #104]	@ (80027c4 <HAL_GPIO_Init+0x304>)
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002760:	4b18      	ldr	r3, [pc, #96]	@ (80027c4 <HAL_GPIO_Init+0x304>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	43db      	mvns	r3, r3
 800276a:	69ba      	ldr	r2, [r7, #24]
 800276c:	4013      	ands	r3, r2
 800276e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d003      	beq.n	8002784 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	4313      	orrs	r3, r2
 8002782:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002784:	4a0f      	ldr	r2, [pc, #60]	@ (80027c4 <HAL_GPIO_Init+0x304>)
 8002786:	69bb      	ldr	r3, [r7, #24]
 8002788:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	3301      	adds	r3, #1
 800278e:	61fb      	str	r3, [r7, #28]
 8002790:	69fb      	ldr	r3, [r7, #28]
 8002792:	2b0f      	cmp	r3, #15
 8002794:	f67f aea2 	bls.w	80024dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002798:	bf00      	nop
 800279a:	bf00      	nop
 800279c:	3724      	adds	r7, #36	@ 0x24
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	40023800 	.word	0x40023800
 80027ac:	40013800 	.word	0x40013800
 80027b0:	40020000 	.word	0x40020000
 80027b4:	40020400 	.word	0x40020400
 80027b8:	40020800 	.word	0x40020800
 80027bc:	40020c00 	.word	0x40020c00
 80027c0:	40021000 	.word	0x40021000
 80027c4:	40013c00 	.word	0x40013c00

080027c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b085      	sub	sp, #20
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	460b      	mov	r3, r1
 80027d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	691a      	ldr	r2, [r3, #16]
 80027d8:	887b      	ldrh	r3, [r7, #2]
 80027da:	4013      	ands	r3, r2
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d002      	beq.n	80027e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80027e0:	2301      	movs	r3, #1
 80027e2:	73fb      	strb	r3, [r7, #15]
 80027e4:	e001      	b.n	80027ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027e6:	2300      	movs	r3, #0
 80027e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80027ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3714      	adds	r7, #20
 80027f0:	46bd      	mov	sp, r7
 80027f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f6:	4770      	bx	lr

080027f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	460b      	mov	r3, r1
 8002802:	807b      	strh	r3, [r7, #2]
 8002804:	4613      	mov	r3, r2
 8002806:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002808:	787b      	ldrb	r3, [r7, #1]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d003      	beq.n	8002816 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800280e:	887a      	ldrh	r2, [r7, #2]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002814:	e003      	b.n	800281e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002816:	887b      	ldrh	r3, [r7, #2]
 8002818:	041a      	lsls	r2, r3, #16
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	619a      	str	r2, [r3, #24]
}
 800281e:	bf00      	nop
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
	...

0800282c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	4603      	mov	r3, r0
 8002834:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002836:	4b08      	ldr	r3, [pc, #32]	@ (8002858 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002838:	695a      	ldr	r2, [r3, #20]
 800283a:	88fb      	ldrh	r3, [r7, #6]
 800283c:	4013      	ands	r3, r2
 800283e:	2b00      	cmp	r3, #0
 8002840:	d006      	beq.n	8002850 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002842:	4a05      	ldr	r2, [pc, #20]	@ (8002858 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002844:	88fb      	ldrh	r3, [r7, #6]
 8002846:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002848:	88fb      	ldrh	r3, [r7, #6]
 800284a:	4618      	mov	r0, r3
 800284c:	f7fe fd26 	bl	800129c <HAL_GPIO_EXTI_Callback>
  }
}
 8002850:	bf00      	nop
 8002852:	3708      	adds	r7, #8
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	40013c00 	.word	0x40013c00

0800285c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d101      	bne.n	800286e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e12b      	b.n	8002ac6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002874:	b2db      	uxtb	r3, r3
 8002876:	2b00      	cmp	r3, #0
 8002878:	d106      	bne.n	8002888 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2200      	movs	r2, #0
 800287e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f7fe fcc2 	bl	800120c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2224      	movs	r2, #36	@ 0x24
 800288c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f022 0201 	bic.w	r2, r2, #1
 800289e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80028ae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80028be:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80028c0:	f000 fd40 	bl	8003344 <HAL_RCC_GetPCLK1Freq>
 80028c4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	4a81      	ldr	r2, [pc, #516]	@ (8002ad0 <HAL_I2C_Init+0x274>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d807      	bhi.n	80028e0 <HAL_I2C_Init+0x84>
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	4a80      	ldr	r2, [pc, #512]	@ (8002ad4 <HAL_I2C_Init+0x278>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	bf94      	ite	ls
 80028d8:	2301      	movls	r3, #1
 80028da:	2300      	movhi	r3, #0
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	e006      	b.n	80028ee <HAL_I2C_Init+0x92>
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	4a7d      	ldr	r2, [pc, #500]	@ (8002ad8 <HAL_I2C_Init+0x27c>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	bf94      	ite	ls
 80028e8:	2301      	movls	r3, #1
 80028ea:	2300      	movhi	r3, #0
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d001      	beq.n	80028f6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e0e7      	b.n	8002ac6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	4a78      	ldr	r2, [pc, #480]	@ (8002adc <HAL_I2C_Init+0x280>)
 80028fa:	fba2 2303 	umull	r2, r3, r2, r3
 80028fe:	0c9b      	lsrs	r3, r3, #18
 8002900:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	68ba      	ldr	r2, [r7, #8]
 8002912:	430a      	orrs	r2, r1
 8002914:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	6a1b      	ldr	r3, [r3, #32]
 800291c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	4a6a      	ldr	r2, [pc, #424]	@ (8002ad0 <HAL_I2C_Init+0x274>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d802      	bhi.n	8002930 <HAL_I2C_Init+0xd4>
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	3301      	adds	r3, #1
 800292e:	e009      	b.n	8002944 <HAL_I2C_Init+0xe8>
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002936:	fb02 f303 	mul.w	r3, r2, r3
 800293a:	4a69      	ldr	r2, [pc, #420]	@ (8002ae0 <HAL_I2C_Init+0x284>)
 800293c:	fba2 2303 	umull	r2, r3, r2, r3
 8002940:	099b      	lsrs	r3, r3, #6
 8002942:	3301      	adds	r3, #1
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	6812      	ldr	r2, [r2, #0]
 8002948:	430b      	orrs	r3, r1
 800294a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	69db      	ldr	r3, [r3, #28]
 8002952:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002956:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	495c      	ldr	r1, [pc, #368]	@ (8002ad0 <HAL_I2C_Init+0x274>)
 8002960:	428b      	cmp	r3, r1
 8002962:	d819      	bhi.n	8002998 <HAL_I2C_Init+0x13c>
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	1e59      	subs	r1, r3, #1
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	005b      	lsls	r3, r3, #1
 800296e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002972:	1c59      	adds	r1, r3, #1
 8002974:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002978:	400b      	ands	r3, r1
 800297a:	2b00      	cmp	r3, #0
 800297c:	d00a      	beq.n	8002994 <HAL_I2C_Init+0x138>
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	1e59      	subs	r1, r3, #1
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	005b      	lsls	r3, r3, #1
 8002988:	fbb1 f3f3 	udiv	r3, r1, r3
 800298c:	3301      	adds	r3, #1
 800298e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002992:	e051      	b.n	8002a38 <HAL_I2C_Init+0x1dc>
 8002994:	2304      	movs	r3, #4
 8002996:	e04f      	b.n	8002a38 <HAL_I2C_Init+0x1dc>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d111      	bne.n	80029c4 <HAL_I2C_Init+0x168>
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	1e58      	subs	r0, r3, #1
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6859      	ldr	r1, [r3, #4]
 80029a8:	460b      	mov	r3, r1
 80029aa:	005b      	lsls	r3, r3, #1
 80029ac:	440b      	add	r3, r1
 80029ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80029b2:	3301      	adds	r3, #1
 80029b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	bf0c      	ite	eq
 80029bc:	2301      	moveq	r3, #1
 80029be:	2300      	movne	r3, #0
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	e012      	b.n	80029ea <HAL_I2C_Init+0x18e>
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	1e58      	subs	r0, r3, #1
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6859      	ldr	r1, [r3, #4]
 80029cc:	460b      	mov	r3, r1
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	440b      	add	r3, r1
 80029d2:	0099      	lsls	r1, r3, #2
 80029d4:	440b      	add	r3, r1
 80029d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80029da:	3301      	adds	r3, #1
 80029dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	bf0c      	ite	eq
 80029e4:	2301      	moveq	r3, #1
 80029e6:	2300      	movne	r3, #0
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d001      	beq.n	80029f2 <HAL_I2C_Init+0x196>
 80029ee:	2301      	movs	r3, #1
 80029f0:	e022      	b.n	8002a38 <HAL_I2C_Init+0x1dc>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d10e      	bne.n	8002a18 <HAL_I2C_Init+0x1bc>
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	1e58      	subs	r0, r3, #1
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6859      	ldr	r1, [r3, #4]
 8002a02:	460b      	mov	r3, r1
 8002a04:	005b      	lsls	r3, r3, #1
 8002a06:	440b      	add	r3, r1
 8002a08:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a16:	e00f      	b.n	8002a38 <HAL_I2C_Init+0x1dc>
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	1e58      	subs	r0, r3, #1
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6859      	ldr	r1, [r3, #4]
 8002a20:	460b      	mov	r3, r1
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	440b      	add	r3, r1
 8002a26:	0099      	lsls	r1, r3, #2
 8002a28:	440b      	add	r3, r1
 8002a2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a2e:	3301      	adds	r3, #1
 8002a30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a34:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002a38:	6879      	ldr	r1, [r7, #4]
 8002a3a:	6809      	ldr	r1, [r1, #0]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	69da      	ldr	r2, [r3, #28]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6a1b      	ldr	r3, [r3, #32]
 8002a52:	431a      	orrs	r2, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	430a      	orrs	r2, r1
 8002a5a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002a66:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002a6a:	687a      	ldr	r2, [r7, #4]
 8002a6c:	6911      	ldr	r1, [r2, #16]
 8002a6e:	687a      	ldr	r2, [r7, #4]
 8002a70:	68d2      	ldr	r2, [r2, #12]
 8002a72:	4311      	orrs	r1, r2
 8002a74:	687a      	ldr	r2, [r7, #4]
 8002a76:	6812      	ldr	r2, [r2, #0]
 8002a78:	430b      	orrs	r3, r1
 8002a7a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	68db      	ldr	r3, [r3, #12]
 8002a82:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	695a      	ldr	r2, [r3, #20]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	699b      	ldr	r3, [r3, #24]
 8002a8e:	431a      	orrs	r2, r3
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	430a      	orrs	r2, r1
 8002a96:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f042 0201 	orr.w	r2, r2, #1
 8002aa6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2220      	movs	r2, #32
 8002ab2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002ac4:	2300      	movs	r3, #0
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3710      	adds	r7, #16
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	000186a0 	.word	0x000186a0
 8002ad4:	001e847f 	.word	0x001e847f
 8002ad8:	003d08ff 	.word	0x003d08ff
 8002adc:	431bde83 	.word	0x431bde83
 8002ae0:	10624dd3 	.word	0x10624dd3

08002ae4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b086      	sub	sp, #24
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d101      	bne.n	8002af6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e267      	b.n	8002fc6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0301 	and.w	r3, r3, #1
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d075      	beq.n	8002bee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b02:	4b88      	ldr	r3, [pc, #544]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	f003 030c 	and.w	r3, r3, #12
 8002b0a:	2b04      	cmp	r3, #4
 8002b0c:	d00c      	beq.n	8002b28 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b0e:	4b85      	ldr	r3, [pc, #532]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b16:	2b08      	cmp	r3, #8
 8002b18:	d112      	bne.n	8002b40 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b1a:	4b82      	ldr	r3, [pc, #520]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b22:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b26:	d10b      	bne.n	8002b40 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b28:	4b7e      	ldr	r3, [pc, #504]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d05b      	beq.n	8002bec <HAL_RCC_OscConfig+0x108>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d157      	bne.n	8002bec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e242      	b.n	8002fc6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b48:	d106      	bne.n	8002b58 <HAL_RCC_OscConfig+0x74>
 8002b4a:	4b76      	ldr	r3, [pc, #472]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a75      	ldr	r2, [pc, #468]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002b50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b54:	6013      	str	r3, [r2, #0]
 8002b56:	e01d      	b.n	8002b94 <HAL_RCC_OscConfig+0xb0>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b60:	d10c      	bne.n	8002b7c <HAL_RCC_OscConfig+0x98>
 8002b62:	4b70      	ldr	r3, [pc, #448]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a6f      	ldr	r2, [pc, #444]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002b68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b6c:	6013      	str	r3, [r2, #0]
 8002b6e:	4b6d      	ldr	r3, [pc, #436]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a6c      	ldr	r2, [pc, #432]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002b74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b78:	6013      	str	r3, [r2, #0]
 8002b7a:	e00b      	b.n	8002b94 <HAL_RCC_OscConfig+0xb0>
 8002b7c:	4b69      	ldr	r3, [pc, #420]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a68      	ldr	r2, [pc, #416]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002b82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b86:	6013      	str	r3, [r2, #0]
 8002b88:	4b66      	ldr	r3, [pc, #408]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a65      	ldr	r2, [pc, #404]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002b8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d013      	beq.n	8002bc4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b9c:	f7ff f864 	bl	8001c68 <HAL_GetTick>
 8002ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ba2:	e008      	b.n	8002bb6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ba4:	f7ff f860 	bl	8001c68 <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b64      	cmp	r3, #100	@ 0x64
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e207      	b.n	8002fc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bb6:	4b5b      	ldr	r3, [pc, #364]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d0f0      	beq.n	8002ba4 <HAL_RCC_OscConfig+0xc0>
 8002bc2:	e014      	b.n	8002bee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc4:	f7ff f850 	bl	8001c68 <HAL_GetTick>
 8002bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bca:	e008      	b.n	8002bde <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bcc:	f7ff f84c 	bl	8001c68 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b64      	cmp	r3, #100	@ 0x64
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e1f3      	b.n	8002fc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bde:	4b51      	ldr	r3, [pc, #324]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d1f0      	bne.n	8002bcc <HAL_RCC_OscConfig+0xe8>
 8002bea:	e000      	b.n	8002bee <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0302 	and.w	r3, r3, #2
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d063      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002bfa:	4b4a      	ldr	r3, [pc, #296]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	f003 030c 	and.w	r3, r3, #12
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d00b      	beq.n	8002c1e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c06:	4b47      	ldr	r3, [pc, #284]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002c0e:	2b08      	cmp	r3, #8
 8002c10:	d11c      	bne.n	8002c4c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c12:	4b44      	ldr	r3, [pc, #272]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d116      	bne.n	8002c4c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c1e:	4b41      	ldr	r3, [pc, #260]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d005      	beq.n	8002c36 <HAL_RCC_OscConfig+0x152>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d001      	beq.n	8002c36 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e1c7      	b.n	8002fc6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c36:	4b3b      	ldr	r3, [pc, #236]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	691b      	ldr	r3, [r3, #16]
 8002c42:	00db      	lsls	r3, r3, #3
 8002c44:	4937      	ldr	r1, [pc, #220]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002c46:	4313      	orrs	r3, r2
 8002c48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c4a:	e03a      	b.n	8002cc2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d020      	beq.n	8002c96 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c54:	4b34      	ldr	r3, [pc, #208]	@ (8002d28 <HAL_RCC_OscConfig+0x244>)
 8002c56:	2201      	movs	r2, #1
 8002c58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c5a:	f7ff f805 	bl	8001c68 <HAL_GetTick>
 8002c5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c60:	e008      	b.n	8002c74 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c62:	f7ff f801 	bl	8001c68 <HAL_GetTick>
 8002c66:	4602      	mov	r2, r0
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	1ad3      	subs	r3, r2, r3
 8002c6c:	2b02      	cmp	r3, #2
 8002c6e:	d901      	bls.n	8002c74 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002c70:	2303      	movs	r3, #3
 8002c72:	e1a8      	b.n	8002fc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c74:	4b2b      	ldr	r3, [pc, #172]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f003 0302 	and.w	r3, r3, #2
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d0f0      	beq.n	8002c62 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c80:	4b28      	ldr	r3, [pc, #160]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	691b      	ldr	r3, [r3, #16]
 8002c8c:	00db      	lsls	r3, r3, #3
 8002c8e:	4925      	ldr	r1, [pc, #148]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002c90:	4313      	orrs	r3, r2
 8002c92:	600b      	str	r3, [r1, #0]
 8002c94:	e015      	b.n	8002cc2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c96:	4b24      	ldr	r3, [pc, #144]	@ (8002d28 <HAL_RCC_OscConfig+0x244>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c9c:	f7fe ffe4 	bl	8001c68 <HAL_GetTick>
 8002ca0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ca2:	e008      	b.n	8002cb6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ca4:	f7fe ffe0 	bl	8001c68 <HAL_GetTick>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	1ad3      	subs	r3, r2, r3
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	d901      	bls.n	8002cb6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	e187      	b.n	8002fc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cb6:	4b1b      	ldr	r3, [pc, #108]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0302 	and.w	r3, r3, #2
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d1f0      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0308 	and.w	r3, r3, #8
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d036      	beq.n	8002d3c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	695b      	ldr	r3, [r3, #20]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d016      	beq.n	8002d04 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cd6:	4b15      	ldr	r3, [pc, #84]	@ (8002d2c <HAL_RCC_OscConfig+0x248>)
 8002cd8:	2201      	movs	r2, #1
 8002cda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cdc:	f7fe ffc4 	bl	8001c68 <HAL_GetTick>
 8002ce0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ce2:	e008      	b.n	8002cf6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ce4:	f7fe ffc0 	bl	8001c68 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e167      	b.n	8002fc6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8002d24 <HAL_RCC_OscConfig+0x240>)
 8002cf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cfa:	f003 0302 	and.w	r3, r3, #2
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d0f0      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x200>
 8002d02:	e01b      	b.n	8002d3c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d04:	4b09      	ldr	r3, [pc, #36]	@ (8002d2c <HAL_RCC_OscConfig+0x248>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d0a:	f7fe ffad 	bl	8001c68 <HAL_GetTick>
 8002d0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d10:	e00e      	b.n	8002d30 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d12:	f7fe ffa9 	bl	8001c68 <HAL_GetTick>
 8002d16:	4602      	mov	r2, r0
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	d907      	bls.n	8002d30 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002d20:	2303      	movs	r3, #3
 8002d22:	e150      	b.n	8002fc6 <HAL_RCC_OscConfig+0x4e2>
 8002d24:	40023800 	.word	0x40023800
 8002d28:	42470000 	.word	0x42470000
 8002d2c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d30:	4b88      	ldr	r3, [pc, #544]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002d32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d34:	f003 0302 	and.w	r3, r3, #2
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d1ea      	bne.n	8002d12 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0304 	and.w	r3, r3, #4
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	f000 8097 	beq.w	8002e78 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d4e:	4b81      	ldr	r3, [pc, #516]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d10f      	bne.n	8002d7a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	60bb      	str	r3, [r7, #8]
 8002d5e:	4b7d      	ldr	r3, [pc, #500]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d62:	4a7c      	ldr	r2, [pc, #496]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002d64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d68:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d6a:	4b7a      	ldr	r3, [pc, #488]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d72:	60bb      	str	r3, [r7, #8]
 8002d74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d76:	2301      	movs	r3, #1
 8002d78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d7a:	4b77      	ldr	r3, [pc, #476]	@ (8002f58 <HAL_RCC_OscConfig+0x474>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d118      	bne.n	8002db8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d86:	4b74      	ldr	r3, [pc, #464]	@ (8002f58 <HAL_RCC_OscConfig+0x474>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a73      	ldr	r2, [pc, #460]	@ (8002f58 <HAL_RCC_OscConfig+0x474>)
 8002d8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d92:	f7fe ff69 	bl	8001c68 <HAL_GetTick>
 8002d96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d98:	e008      	b.n	8002dac <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d9a:	f7fe ff65 	bl	8001c68 <HAL_GetTick>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	2b02      	cmp	r3, #2
 8002da6:	d901      	bls.n	8002dac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002da8:	2303      	movs	r3, #3
 8002daa:	e10c      	b.n	8002fc6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dac:	4b6a      	ldr	r3, [pc, #424]	@ (8002f58 <HAL_RCC_OscConfig+0x474>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d0f0      	beq.n	8002d9a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d106      	bne.n	8002dce <HAL_RCC_OscConfig+0x2ea>
 8002dc0:	4b64      	ldr	r3, [pc, #400]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002dc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dc4:	4a63      	ldr	r2, [pc, #396]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002dc6:	f043 0301 	orr.w	r3, r3, #1
 8002dca:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dcc:	e01c      	b.n	8002e08 <HAL_RCC_OscConfig+0x324>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	2b05      	cmp	r3, #5
 8002dd4:	d10c      	bne.n	8002df0 <HAL_RCC_OscConfig+0x30c>
 8002dd6:	4b5f      	ldr	r3, [pc, #380]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002dd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dda:	4a5e      	ldr	r2, [pc, #376]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002ddc:	f043 0304 	orr.w	r3, r3, #4
 8002de0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002de2:	4b5c      	ldr	r3, [pc, #368]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002de4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002de6:	4a5b      	ldr	r2, [pc, #364]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002de8:	f043 0301 	orr.w	r3, r3, #1
 8002dec:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dee:	e00b      	b.n	8002e08 <HAL_RCC_OscConfig+0x324>
 8002df0:	4b58      	ldr	r3, [pc, #352]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002df2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002df4:	4a57      	ldr	r2, [pc, #348]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002df6:	f023 0301 	bic.w	r3, r3, #1
 8002dfa:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dfc:	4b55      	ldr	r3, [pc, #340]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002dfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e00:	4a54      	ldr	r2, [pc, #336]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002e02:	f023 0304 	bic.w	r3, r3, #4
 8002e06:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d015      	beq.n	8002e3c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e10:	f7fe ff2a 	bl	8001c68 <HAL_GetTick>
 8002e14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e16:	e00a      	b.n	8002e2e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e18:	f7fe ff26 	bl	8001c68 <HAL_GetTick>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d901      	bls.n	8002e2e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e0cb      	b.n	8002fc6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e2e:	4b49      	ldr	r3, [pc, #292]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002e30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e32:	f003 0302 	and.w	r3, r3, #2
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d0ee      	beq.n	8002e18 <HAL_RCC_OscConfig+0x334>
 8002e3a:	e014      	b.n	8002e66 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e3c:	f7fe ff14 	bl	8001c68 <HAL_GetTick>
 8002e40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e42:	e00a      	b.n	8002e5a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e44:	f7fe ff10 	bl	8001c68 <HAL_GetTick>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	1ad3      	subs	r3, r2, r3
 8002e4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d901      	bls.n	8002e5a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e0b5      	b.n	8002fc6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e5a:	4b3e      	ldr	r3, [pc, #248]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002e5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e5e:	f003 0302 	and.w	r3, r3, #2
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d1ee      	bne.n	8002e44 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e66:	7dfb      	ldrb	r3, [r7, #23]
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d105      	bne.n	8002e78 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e6c:	4b39      	ldr	r3, [pc, #228]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e70:	4a38      	ldr	r2, [pc, #224]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002e72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e76:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	699b      	ldr	r3, [r3, #24]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	f000 80a1 	beq.w	8002fc4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e82:	4b34      	ldr	r3, [pc, #208]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002e84:	689b      	ldr	r3, [r3, #8]
 8002e86:	f003 030c 	and.w	r3, r3, #12
 8002e8a:	2b08      	cmp	r3, #8
 8002e8c:	d05c      	beq.n	8002f48 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	699b      	ldr	r3, [r3, #24]
 8002e92:	2b02      	cmp	r3, #2
 8002e94:	d141      	bne.n	8002f1a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e96:	4b31      	ldr	r3, [pc, #196]	@ (8002f5c <HAL_RCC_OscConfig+0x478>)
 8002e98:	2200      	movs	r2, #0
 8002e9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e9c:	f7fe fee4 	bl	8001c68 <HAL_GetTick>
 8002ea0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ea2:	e008      	b.n	8002eb6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ea4:	f7fe fee0 	bl	8001c68 <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d901      	bls.n	8002eb6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e087      	b.n	8002fc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eb6:	4b27      	ldr	r3, [pc, #156]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d1f0      	bne.n	8002ea4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	69da      	ldr	r2, [r3, #28]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6a1b      	ldr	r3, [r3, #32]
 8002eca:	431a      	orrs	r2, r3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed0:	019b      	lsls	r3, r3, #6
 8002ed2:	431a      	orrs	r2, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ed8:	085b      	lsrs	r3, r3, #1
 8002eda:	3b01      	subs	r3, #1
 8002edc:	041b      	lsls	r3, r3, #16
 8002ede:	431a      	orrs	r2, r3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ee4:	061b      	lsls	r3, r3, #24
 8002ee6:	491b      	ldr	r1, [pc, #108]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002eec:	4b1b      	ldr	r3, [pc, #108]	@ (8002f5c <HAL_RCC_OscConfig+0x478>)
 8002eee:	2201      	movs	r2, #1
 8002ef0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ef2:	f7fe feb9 	bl	8001c68 <HAL_GetTick>
 8002ef6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ef8:	e008      	b.n	8002f0c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002efa:	f7fe feb5 	bl	8001c68 <HAL_GetTick>
 8002efe:	4602      	mov	r2, r0
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d901      	bls.n	8002f0c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e05c      	b.n	8002fc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f0c:	4b11      	ldr	r3, [pc, #68]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d0f0      	beq.n	8002efa <HAL_RCC_OscConfig+0x416>
 8002f18:	e054      	b.n	8002fc4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f1a:	4b10      	ldr	r3, [pc, #64]	@ (8002f5c <HAL_RCC_OscConfig+0x478>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f20:	f7fe fea2 	bl	8001c68 <HAL_GetTick>
 8002f24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f26:	e008      	b.n	8002f3a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f28:	f7fe fe9e 	bl	8001c68 <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d901      	bls.n	8002f3a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e045      	b.n	8002fc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f3a:	4b06      	ldr	r3, [pc, #24]	@ (8002f54 <HAL_RCC_OscConfig+0x470>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d1f0      	bne.n	8002f28 <HAL_RCC_OscConfig+0x444>
 8002f46:	e03d      	b.n	8002fc4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	699b      	ldr	r3, [r3, #24]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d107      	bne.n	8002f60 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	e038      	b.n	8002fc6 <HAL_RCC_OscConfig+0x4e2>
 8002f54:	40023800 	.word	0x40023800
 8002f58:	40007000 	.word	0x40007000
 8002f5c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f60:	4b1b      	ldr	r3, [pc, #108]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ec>)
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	699b      	ldr	r3, [r3, #24]
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d028      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d121      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f86:	429a      	cmp	r2, r3
 8002f88:	d11a      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f8a:	68fa      	ldr	r2, [r7, #12]
 8002f8c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002f90:	4013      	ands	r3, r2
 8002f92:	687a      	ldr	r2, [r7, #4]
 8002f94:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002f96:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d111      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa6:	085b      	lsrs	r3, r3, #1
 8002fa8:	3b01      	subs	r3, #1
 8002faa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d107      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d001      	beq.n	8002fc4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e000      	b.n	8002fc6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3718      	adds	r7, #24
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	40023800 	.word	0x40023800

08002fd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b084      	sub	sp, #16
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d101      	bne.n	8002fe8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e0cc      	b.n	8003182 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fe8:	4b68      	ldr	r3, [pc, #416]	@ (800318c <HAL_RCC_ClockConfig+0x1b8>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f003 0307 	and.w	r3, r3, #7
 8002ff0:	683a      	ldr	r2, [r7, #0]
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d90c      	bls.n	8003010 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ff6:	4b65      	ldr	r3, [pc, #404]	@ (800318c <HAL_RCC_ClockConfig+0x1b8>)
 8002ff8:	683a      	ldr	r2, [r7, #0]
 8002ffa:	b2d2      	uxtb	r2, r2
 8002ffc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ffe:	4b63      	ldr	r3, [pc, #396]	@ (800318c <HAL_RCC_ClockConfig+0x1b8>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0307 	and.w	r3, r3, #7
 8003006:	683a      	ldr	r2, [r7, #0]
 8003008:	429a      	cmp	r2, r3
 800300a:	d001      	beq.n	8003010 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	e0b8      	b.n	8003182 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0302 	and.w	r3, r3, #2
 8003018:	2b00      	cmp	r3, #0
 800301a:	d020      	beq.n	800305e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0304 	and.w	r3, r3, #4
 8003024:	2b00      	cmp	r3, #0
 8003026:	d005      	beq.n	8003034 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003028:	4b59      	ldr	r3, [pc, #356]	@ (8003190 <HAL_RCC_ClockConfig+0x1bc>)
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	4a58      	ldr	r2, [pc, #352]	@ (8003190 <HAL_RCC_ClockConfig+0x1bc>)
 800302e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003032:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0308 	and.w	r3, r3, #8
 800303c:	2b00      	cmp	r3, #0
 800303e:	d005      	beq.n	800304c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003040:	4b53      	ldr	r3, [pc, #332]	@ (8003190 <HAL_RCC_ClockConfig+0x1bc>)
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	4a52      	ldr	r2, [pc, #328]	@ (8003190 <HAL_RCC_ClockConfig+0x1bc>)
 8003046:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800304a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800304c:	4b50      	ldr	r3, [pc, #320]	@ (8003190 <HAL_RCC_ClockConfig+0x1bc>)
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	494d      	ldr	r1, [pc, #308]	@ (8003190 <HAL_RCC_ClockConfig+0x1bc>)
 800305a:	4313      	orrs	r3, r2
 800305c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0301 	and.w	r3, r3, #1
 8003066:	2b00      	cmp	r3, #0
 8003068:	d044      	beq.n	80030f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	2b01      	cmp	r3, #1
 8003070:	d107      	bne.n	8003082 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003072:	4b47      	ldr	r3, [pc, #284]	@ (8003190 <HAL_RCC_ClockConfig+0x1bc>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d119      	bne.n	80030b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e07f      	b.n	8003182 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	2b02      	cmp	r3, #2
 8003088:	d003      	beq.n	8003092 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800308e:	2b03      	cmp	r3, #3
 8003090:	d107      	bne.n	80030a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003092:	4b3f      	ldr	r3, [pc, #252]	@ (8003190 <HAL_RCC_ClockConfig+0x1bc>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d109      	bne.n	80030b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e06f      	b.n	8003182 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030a2:	4b3b      	ldr	r3, [pc, #236]	@ (8003190 <HAL_RCC_ClockConfig+0x1bc>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0302 	and.w	r3, r3, #2
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d101      	bne.n	80030b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e067      	b.n	8003182 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030b2:	4b37      	ldr	r3, [pc, #220]	@ (8003190 <HAL_RCC_ClockConfig+0x1bc>)
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f023 0203 	bic.w	r2, r3, #3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	4934      	ldr	r1, [pc, #208]	@ (8003190 <HAL_RCC_ClockConfig+0x1bc>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030c4:	f7fe fdd0 	bl	8001c68 <HAL_GetTick>
 80030c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ca:	e00a      	b.n	80030e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030cc:	f7fe fdcc 	bl	8001c68 <HAL_GetTick>
 80030d0:	4602      	mov	r2, r0
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030da:	4293      	cmp	r3, r2
 80030dc:	d901      	bls.n	80030e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e04f      	b.n	8003182 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030e2:	4b2b      	ldr	r3, [pc, #172]	@ (8003190 <HAL_RCC_ClockConfig+0x1bc>)
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	f003 020c 	and.w	r2, r3, #12
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d1eb      	bne.n	80030cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030f4:	4b25      	ldr	r3, [pc, #148]	@ (800318c <HAL_RCC_ClockConfig+0x1b8>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0307 	and.w	r3, r3, #7
 80030fc:	683a      	ldr	r2, [r7, #0]
 80030fe:	429a      	cmp	r2, r3
 8003100:	d20c      	bcs.n	800311c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003102:	4b22      	ldr	r3, [pc, #136]	@ (800318c <HAL_RCC_ClockConfig+0x1b8>)
 8003104:	683a      	ldr	r2, [r7, #0]
 8003106:	b2d2      	uxtb	r2, r2
 8003108:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800310a:	4b20      	ldr	r3, [pc, #128]	@ (800318c <HAL_RCC_ClockConfig+0x1b8>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 0307 	and.w	r3, r3, #7
 8003112:	683a      	ldr	r2, [r7, #0]
 8003114:	429a      	cmp	r2, r3
 8003116:	d001      	beq.n	800311c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e032      	b.n	8003182 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 0304 	and.w	r3, r3, #4
 8003124:	2b00      	cmp	r3, #0
 8003126:	d008      	beq.n	800313a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003128:	4b19      	ldr	r3, [pc, #100]	@ (8003190 <HAL_RCC_ClockConfig+0x1bc>)
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	68db      	ldr	r3, [r3, #12]
 8003134:	4916      	ldr	r1, [pc, #88]	@ (8003190 <HAL_RCC_ClockConfig+0x1bc>)
 8003136:	4313      	orrs	r3, r2
 8003138:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 0308 	and.w	r3, r3, #8
 8003142:	2b00      	cmp	r3, #0
 8003144:	d009      	beq.n	800315a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003146:	4b12      	ldr	r3, [pc, #72]	@ (8003190 <HAL_RCC_ClockConfig+0x1bc>)
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	00db      	lsls	r3, r3, #3
 8003154:	490e      	ldr	r1, [pc, #56]	@ (8003190 <HAL_RCC_ClockConfig+0x1bc>)
 8003156:	4313      	orrs	r3, r2
 8003158:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800315a:	f000 f821 	bl	80031a0 <HAL_RCC_GetSysClockFreq>
 800315e:	4602      	mov	r2, r0
 8003160:	4b0b      	ldr	r3, [pc, #44]	@ (8003190 <HAL_RCC_ClockConfig+0x1bc>)
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	091b      	lsrs	r3, r3, #4
 8003166:	f003 030f 	and.w	r3, r3, #15
 800316a:	490a      	ldr	r1, [pc, #40]	@ (8003194 <HAL_RCC_ClockConfig+0x1c0>)
 800316c:	5ccb      	ldrb	r3, [r1, r3]
 800316e:	fa22 f303 	lsr.w	r3, r2, r3
 8003172:	4a09      	ldr	r2, [pc, #36]	@ (8003198 <HAL_RCC_ClockConfig+0x1c4>)
 8003174:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003176:	4b09      	ldr	r3, [pc, #36]	@ (800319c <HAL_RCC_ClockConfig+0x1c8>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4618      	mov	r0, r3
 800317c:	f7fe fd30 	bl	8001be0 <HAL_InitTick>

  return HAL_OK;
 8003180:	2300      	movs	r3, #0
}
 8003182:	4618      	mov	r0, r3
 8003184:	3710      	adds	r7, #16
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	40023c00 	.word	0x40023c00
 8003190:	40023800 	.word	0x40023800
 8003194:	0800a2e0 	.word	0x0800a2e0
 8003198:	20000000 	.word	0x20000000
 800319c:	20000004 	.word	0x20000004

080031a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031a4:	b090      	sub	sp, #64	@ 0x40
 80031a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80031a8:	2300      	movs	r3, #0
 80031aa:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80031ac:	2300      	movs	r3, #0
 80031ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80031b0:	2300      	movs	r3, #0
 80031b2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80031b4:	2300      	movs	r3, #0
 80031b6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031b8:	4b59      	ldr	r3, [pc, #356]	@ (8003320 <HAL_RCC_GetSysClockFreq+0x180>)
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	f003 030c 	and.w	r3, r3, #12
 80031c0:	2b08      	cmp	r3, #8
 80031c2:	d00d      	beq.n	80031e0 <HAL_RCC_GetSysClockFreq+0x40>
 80031c4:	2b08      	cmp	r3, #8
 80031c6:	f200 80a1 	bhi.w	800330c <HAL_RCC_GetSysClockFreq+0x16c>
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d002      	beq.n	80031d4 <HAL_RCC_GetSysClockFreq+0x34>
 80031ce:	2b04      	cmp	r3, #4
 80031d0:	d003      	beq.n	80031da <HAL_RCC_GetSysClockFreq+0x3a>
 80031d2:	e09b      	b.n	800330c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031d4:	4b53      	ldr	r3, [pc, #332]	@ (8003324 <HAL_RCC_GetSysClockFreq+0x184>)
 80031d6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80031d8:	e09b      	b.n	8003312 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031da:	4b53      	ldr	r3, [pc, #332]	@ (8003328 <HAL_RCC_GetSysClockFreq+0x188>)
 80031dc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80031de:	e098      	b.n	8003312 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031e0:	4b4f      	ldr	r3, [pc, #316]	@ (8003320 <HAL_RCC_GetSysClockFreq+0x180>)
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80031e8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031ea:	4b4d      	ldr	r3, [pc, #308]	@ (8003320 <HAL_RCC_GetSysClockFreq+0x180>)
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d028      	beq.n	8003248 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031f6:	4b4a      	ldr	r3, [pc, #296]	@ (8003320 <HAL_RCC_GetSysClockFreq+0x180>)
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	099b      	lsrs	r3, r3, #6
 80031fc:	2200      	movs	r2, #0
 80031fe:	623b      	str	r3, [r7, #32]
 8003200:	627a      	str	r2, [r7, #36]	@ 0x24
 8003202:	6a3b      	ldr	r3, [r7, #32]
 8003204:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003208:	2100      	movs	r1, #0
 800320a:	4b47      	ldr	r3, [pc, #284]	@ (8003328 <HAL_RCC_GetSysClockFreq+0x188>)
 800320c:	fb03 f201 	mul.w	r2, r3, r1
 8003210:	2300      	movs	r3, #0
 8003212:	fb00 f303 	mul.w	r3, r0, r3
 8003216:	4413      	add	r3, r2
 8003218:	4a43      	ldr	r2, [pc, #268]	@ (8003328 <HAL_RCC_GetSysClockFreq+0x188>)
 800321a:	fba0 1202 	umull	r1, r2, r0, r2
 800321e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003220:	460a      	mov	r2, r1
 8003222:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003224:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003226:	4413      	add	r3, r2
 8003228:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800322a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800322c:	2200      	movs	r2, #0
 800322e:	61bb      	str	r3, [r7, #24]
 8003230:	61fa      	str	r2, [r7, #28]
 8003232:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003236:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800323a:	f7fd fd2d 	bl	8000c98 <__aeabi_uldivmod>
 800323e:	4602      	mov	r2, r0
 8003240:	460b      	mov	r3, r1
 8003242:	4613      	mov	r3, r2
 8003244:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003246:	e053      	b.n	80032f0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003248:	4b35      	ldr	r3, [pc, #212]	@ (8003320 <HAL_RCC_GetSysClockFreq+0x180>)
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	099b      	lsrs	r3, r3, #6
 800324e:	2200      	movs	r2, #0
 8003250:	613b      	str	r3, [r7, #16]
 8003252:	617a      	str	r2, [r7, #20]
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800325a:	f04f 0b00 	mov.w	fp, #0
 800325e:	4652      	mov	r2, sl
 8003260:	465b      	mov	r3, fp
 8003262:	f04f 0000 	mov.w	r0, #0
 8003266:	f04f 0100 	mov.w	r1, #0
 800326a:	0159      	lsls	r1, r3, #5
 800326c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003270:	0150      	lsls	r0, r2, #5
 8003272:	4602      	mov	r2, r0
 8003274:	460b      	mov	r3, r1
 8003276:	ebb2 080a 	subs.w	r8, r2, sl
 800327a:	eb63 090b 	sbc.w	r9, r3, fp
 800327e:	f04f 0200 	mov.w	r2, #0
 8003282:	f04f 0300 	mov.w	r3, #0
 8003286:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800328a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800328e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003292:	ebb2 0408 	subs.w	r4, r2, r8
 8003296:	eb63 0509 	sbc.w	r5, r3, r9
 800329a:	f04f 0200 	mov.w	r2, #0
 800329e:	f04f 0300 	mov.w	r3, #0
 80032a2:	00eb      	lsls	r3, r5, #3
 80032a4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032a8:	00e2      	lsls	r2, r4, #3
 80032aa:	4614      	mov	r4, r2
 80032ac:	461d      	mov	r5, r3
 80032ae:	eb14 030a 	adds.w	r3, r4, sl
 80032b2:	603b      	str	r3, [r7, #0]
 80032b4:	eb45 030b 	adc.w	r3, r5, fp
 80032b8:	607b      	str	r3, [r7, #4]
 80032ba:	f04f 0200 	mov.w	r2, #0
 80032be:	f04f 0300 	mov.w	r3, #0
 80032c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80032c6:	4629      	mov	r1, r5
 80032c8:	028b      	lsls	r3, r1, #10
 80032ca:	4621      	mov	r1, r4
 80032cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80032d0:	4621      	mov	r1, r4
 80032d2:	028a      	lsls	r2, r1, #10
 80032d4:	4610      	mov	r0, r2
 80032d6:	4619      	mov	r1, r3
 80032d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032da:	2200      	movs	r2, #0
 80032dc:	60bb      	str	r3, [r7, #8]
 80032de:	60fa      	str	r2, [r7, #12]
 80032e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80032e4:	f7fd fcd8 	bl	8000c98 <__aeabi_uldivmod>
 80032e8:	4602      	mov	r2, r0
 80032ea:	460b      	mov	r3, r1
 80032ec:	4613      	mov	r3, r2
 80032ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80032f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003320 <HAL_RCC_GetSysClockFreq+0x180>)
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	0c1b      	lsrs	r3, r3, #16
 80032f6:	f003 0303 	and.w	r3, r3, #3
 80032fa:	3301      	adds	r3, #1
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003300:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003304:	fbb2 f3f3 	udiv	r3, r2, r3
 8003308:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800330a:	e002      	b.n	8003312 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800330c:	4b05      	ldr	r3, [pc, #20]	@ (8003324 <HAL_RCC_GetSysClockFreq+0x184>)
 800330e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003310:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003314:	4618      	mov	r0, r3
 8003316:	3740      	adds	r7, #64	@ 0x40
 8003318:	46bd      	mov	sp, r7
 800331a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800331e:	bf00      	nop
 8003320:	40023800 	.word	0x40023800
 8003324:	00f42400 	.word	0x00f42400
 8003328:	017d7840 	.word	0x017d7840

0800332c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800332c:	b480      	push	{r7}
 800332e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003330:	4b03      	ldr	r3, [pc, #12]	@ (8003340 <HAL_RCC_GetHCLKFreq+0x14>)
 8003332:	681b      	ldr	r3, [r3, #0]
}
 8003334:	4618      	mov	r0, r3
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr
 800333e:	bf00      	nop
 8003340:	20000000 	.word	0x20000000

08003344 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003348:	f7ff fff0 	bl	800332c <HAL_RCC_GetHCLKFreq>
 800334c:	4602      	mov	r2, r0
 800334e:	4b05      	ldr	r3, [pc, #20]	@ (8003364 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	0a9b      	lsrs	r3, r3, #10
 8003354:	f003 0307 	and.w	r3, r3, #7
 8003358:	4903      	ldr	r1, [pc, #12]	@ (8003368 <HAL_RCC_GetPCLK1Freq+0x24>)
 800335a:	5ccb      	ldrb	r3, [r1, r3]
 800335c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003360:	4618      	mov	r0, r3
 8003362:	bd80      	pop	{r7, pc}
 8003364:	40023800 	.word	0x40023800
 8003368:	0800a2f0 	.word	0x0800a2f0

0800336c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003370:	f7ff ffdc 	bl	800332c <HAL_RCC_GetHCLKFreq>
 8003374:	4602      	mov	r2, r0
 8003376:	4b05      	ldr	r3, [pc, #20]	@ (800338c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	0b5b      	lsrs	r3, r3, #13
 800337c:	f003 0307 	and.w	r3, r3, #7
 8003380:	4903      	ldr	r1, [pc, #12]	@ (8003390 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003382:	5ccb      	ldrb	r3, [r1, r3]
 8003384:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003388:	4618      	mov	r0, r3
 800338a:	bd80      	pop	{r7, pc}
 800338c:	40023800 	.word	0x40023800
 8003390:	0800a2f0 	.word	0x0800a2f0

08003394 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d101      	bne.n	80033a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e07b      	b.n	800349e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d108      	bne.n	80033c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80033b6:	d009      	beq.n	80033cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	61da      	str	r2, [r3, #28]
 80033be:	e005      	b.n	80033cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2200      	movs	r2, #0
 80033c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d106      	bne.n	80033ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2200      	movs	r2, #0
 80033e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f7fe f8c2 	bl	8001570 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2202      	movs	r2, #2
 80033f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003402:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003414:	431a      	orrs	r2, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	68db      	ldr	r3, [r3, #12]
 800341a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800341e:	431a      	orrs	r2, r3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	691b      	ldr	r3, [r3, #16]
 8003424:	f003 0302 	and.w	r3, r3, #2
 8003428:	431a      	orrs	r2, r3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	695b      	ldr	r3, [r3, #20]
 800342e:	f003 0301 	and.w	r3, r3, #1
 8003432:	431a      	orrs	r2, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	699b      	ldr	r3, [r3, #24]
 8003438:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800343c:	431a      	orrs	r2, r3
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	69db      	ldr	r3, [r3, #28]
 8003442:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003446:	431a      	orrs	r2, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6a1b      	ldr	r3, [r3, #32]
 800344c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003450:	ea42 0103 	orr.w	r1, r2, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003458:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	430a      	orrs	r2, r1
 8003462:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	699b      	ldr	r3, [r3, #24]
 8003468:	0c1b      	lsrs	r3, r3, #16
 800346a:	f003 0104 	and.w	r1, r3, #4
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003472:	f003 0210 	and.w	r2, r3, #16
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	430a      	orrs	r2, r1
 800347c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	69da      	ldr	r2, [r3, #28]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800348c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2200      	movs	r2, #0
 8003492:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2201      	movs	r2, #1
 8003498:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800349c:	2300      	movs	r3, #0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3708      	adds	r7, #8
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}

080034a6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80034a6:	b580      	push	{r7, lr}
 80034a8:	b08a      	sub	sp, #40	@ 0x28
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	60f8      	str	r0, [r7, #12]
 80034ae:	60b9      	str	r1, [r7, #8]
 80034b0:	607a      	str	r2, [r7, #4]
 80034b2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80034b4:	2301      	movs	r3, #1
 80034b6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80034b8:	f7fe fbd6 	bl	8001c68 <HAL_GetTick>
 80034bc:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80034c4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80034cc:	887b      	ldrh	r3, [r7, #2]
 80034ce:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80034d0:	7ffb      	ldrb	r3, [r7, #31]
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d00c      	beq.n	80034f0 <HAL_SPI_TransmitReceive+0x4a>
 80034d6:	69bb      	ldr	r3, [r7, #24]
 80034d8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80034dc:	d106      	bne.n	80034ec <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d102      	bne.n	80034ec <HAL_SPI_TransmitReceive+0x46>
 80034e6:	7ffb      	ldrb	r3, [r7, #31]
 80034e8:	2b04      	cmp	r3, #4
 80034ea:	d001      	beq.n	80034f0 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80034ec:	2302      	movs	r3, #2
 80034ee:	e17f      	b.n	80037f0 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d005      	beq.n	8003502 <HAL_SPI_TransmitReceive+0x5c>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d002      	beq.n	8003502 <HAL_SPI_TransmitReceive+0x5c>
 80034fc:	887b      	ldrh	r3, [r7, #2]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d101      	bne.n	8003506 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e174      	b.n	80037f0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800350c:	2b01      	cmp	r3, #1
 800350e:	d101      	bne.n	8003514 <HAL_SPI_TransmitReceive+0x6e>
 8003510:	2302      	movs	r3, #2
 8003512:	e16d      	b.n	80037f0 <HAL_SPI_TransmitReceive+0x34a>
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2201      	movs	r2, #1
 8003518:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003522:	b2db      	uxtb	r3, r3
 8003524:	2b04      	cmp	r3, #4
 8003526:	d003      	beq.n	8003530 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2205      	movs	r2, #5
 800352c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2200      	movs	r2, #0
 8003534:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	687a      	ldr	r2, [r7, #4]
 800353a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	887a      	ldrh	r2, [r7, #2]
 8003540:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	887a      	ldrh	r2, [r7, #2]
 8003546:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	68ba      	ldr	r2, [r7, #8]
 800354c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	887a      	ldrh	r2, [r7, #2]
 8003552:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	887a      	ldrh	r2, [r7, #2]
 8003558:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2200      	movs	r2, #0
 800355e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2200      	movs	r2, #0
 8003564:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003570:	2b40      	cmp	r3, #64	@ 0x40
 8003572:	d007      	beq.n	8003584 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003582:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800358c:	d17e      	bne.n	800368c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d002      	beq.n	800359c <HAL_SPI_TransmitReceive+0xf6>
 8003596:	8afb      	ldrh	r3, [r7, #22]
 8003598:	2b01      	cmp	r3, #1
 800359a:	d16c      	bne.n	8003676 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035a0:	881a      	ldrh	r2, [r3, #0]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ac:	1c9a      	adds	r2, r3, #2
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035b6:	b29b      	uxth	r3, r3
 80035b8:	3b01      	subs	r3, #1
 80035ba:	b29a      	uxth	r2, r3
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035c0:	e059      	b.n	8003676 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	f003 0302 	and.w	r3, r3, #2
 80035cc:	2b02      	cmp	r3, #2
 80035ce:	d11b      	bne.n	8003608 <HAL_SPI_TransmitReceive+0x162>
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d016      	beq.n	8003608 <HAL_SPI_TransmitReceive+0x162>
 80035da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d113      	bne.n	8003608 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e4:	881a      	ldrh	r2, [r3, #0]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f0:	1c9a      	adds	r2, r3, #2
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	3b01      	subs	r3, #1
 80035fe:	b29a      	uxth	r2, r3
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003604:	2300      	movs	r3, #0
 8003606:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	f003 0301 	and.w	r3, r3, #1
 8003612:	2b01      	cmp	r3, #1
 8003614:	d119      	bne.n	800364a <HAL_SPI_TransmitReceive+0x1a4>
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800361a:	b29b      	uxth	r3, r3
 800361c:	2b00      	cmp	r3, #0
 800361e:	d014      	beq.n	800364a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	68da      	ldr	r2, [r3, #12]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800362a:	b292      	uxth	r2, r2
 800362c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003632:	1c9a      	adds	r2, r3, #2
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800363c:	b29b      	uxth	r3, r3
 800363e:	3b01      	subs	r3, #1
 8003640:	b29a      	uxth	r2, r3
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003646:	2301      	movs	r3, #1
 8003648:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800364a:	f7fe fb0d 	bl	8001c68 <HAL_GetTick>
 800364e:	4602      	mov	r2, r0
 8003650:	6a3b      	ldr	r3, [r7, #32]
 8003652:	1ad3      	subs	r3, r2, r3
 8003654:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003656:	429a      	cmp	r2, r3
 8003658:	d80d      	bhi.n	8003676 <HAL_SPI_TransmitReceive+0x1d0>
 800365a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800365c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003660:	d009      	beq.n	8003676 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	2201      	movs	r2, #1
 8003666:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2200      	movs	r2, #0
 800366e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e0bc      	b.n	80037f0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800367a:	b29b      	uxth	r3, r3
 800367c:	2b00      	cmp	r3, #0
 800367e:	d1a0      	bne.n	80035c2 <HAL_SPI_TransmitReceive+0x11c>
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003684:	b29b      	uxth	r3, r3
 8003686:	2b00      	cmp	r3, #0
 8003688:	d19b      	bne.n	80035c2 <HAL_SPI_TransmitReceive+0x11c>
 800368a:	e082      	b.n	8003792 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d002      	beq.n	800369a <HAL_SPI_TransmitReceive+0x1f4>
 8003694:	8afb      	ldrh	r3, [r7, #22]
 8003696:	2b01      	cmp	r3, #1
 8003698:	d171      	bne.n	800377e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	330c      	adds	r3, #12
 80036a4:	7812      	ldrb	r2, [r2, #0]
 80036a6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ac:	1c5a      	adds	r2, r3, #1
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036b6:	b29b      	uxth	r3, r3
 80036b8:	3b01      	subs	r3, #1
 80036ba:	b29a      	uxth	r2, r3
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036c0:	e05d      	b.n	800377e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	f003 0302 	and.w	r3, r3, #2
 80036cc:	2b02      	cmp	r3, #2
 80036ce:	d11c      	bne.n	800370a <HAL_SPI_TransmitReceive+0x264>
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036d4:	b29b      	uxth	r3, r3
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d017      	beq.n	800370a <HAL_SPI_TransmitReceive+0x264>
 80036da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036dc:	2b01      	cmp	r3, #1
 80036de:	d114      	bne.n	800370a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	330c      	adds	r3, #12
 80036ea:	7812      	ldrb	r2, [r2, #0]
 80036ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f2:	1c5a      	adds	r2, r3, #1
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036fc:	b29b      	uxth	r3, r3
 80036fe:	3b01      	subs	r3, #1
 8003700:	b29a      	uxth	r2, r3
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003706:	2300      	movs	r3, #0
 8003708:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f003 0301 	and.w	r3, r3, #1
 8003714:	2b01      	cmp	r3, #1
 8003716:	d119      	bne.n	800374c <HAL_SPI_TransmitReceive+0x2a6>
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800371c:	b29b      	uxth	r3, r3
 800371e:	2b00      	cmp	r3, #0
 8003720:	d014      	beq.n	800374c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	68da      	ldr	r2, [r3, #12]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800372c:	b2d2      	uxtb	r2, r2
 800372e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003734:	1c5a      	adds	r2, r3, #1
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800373e:	b29b      	uxth	r3, r3
 8003740:	3b01      	subs	r3, #1
 8003742:	b29a      	uxth	r2, r3
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003748:	2301      	movs	r3, #1
 800374a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800374c:	f7fe fa8c 	bl	8001c68 <HAL_GetTick>
 8003750:	4602      	mov	r2, r0
 8003752:	6a3b      	ldr	r3, [r7, #32]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003758:	429a      	cmp	r2, r3
 800375a:	d803      	bhi.n	8003764 <HAL_SPI_TransmitReceive+0x2be>
 800375c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800375e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003762:	d102      	bne.n	800376a <HAL_SPI_TransmitReceive+0x2c4>
 8003764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003766:	2b00      	cmp	r3, #0
 8003768:	d109      	bne.n	800377e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2201      	movs	r2, #1
 800376e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800377a:	2303      	movs	r3, #3
 800377c:	e038      	b.n	80037f0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003782:	b29b      	uxth	r3, r3
 8003784:	2b00      	cmp	r3, #0
 8003786:	d19c      	bne.n	80036c2 <HAL_SPI_TransmitReceive+0x21c>
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800378c:	b29b      	uxth	r3, r3
 800378e:	2b00      	cmp	r3, #0
 8003790:	d197      	bne.n	80036c2 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003792:	6a3a      	ldr	r2, [r7, #32]
 8003794:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003796:	68f8      	ldr	r0, [r7, #12]
 8003798:	f000 f8b6 	bl	8003908 <SPI_EndRxTxTransaction>
 800379c:	4603      	mov	r3, r0
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d008      	beq.n	80037b4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2220      	movs	r2, #32
 80037a6:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2200      	movs	r2, #0
 80037ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e01d      	b.n	80037f0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d10a      	bne.n	80037d2 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80037bc:	2300      	movs	r3, #0
 80037be:	613b      	str	r3, [r7, #16]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	613b      	str	r3, [r7, #16]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	613b      	str	r3, [r7, #16]
 80037d0:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2201      	movs	r2, #1
 80037d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2200      	movs	r2, #0
 80037de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d001      	beq.n	80037ee <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e000      	b.n	80037f0 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80037ee:	2300      	movs	r3, #0
  }
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3728      	adds	r7, #40	@ 0x28
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}

080037f8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b088      	sub	sp, #32
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	60b9      	str	r1, [r7, #8]
 8003802:	603b      	str	r3, [r7, #0]
 8003804:	4613      	mov	r3, r2
 8003806:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003808:	f7fe fa2e 	bl	8001c68 <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003810:	1a9b      	subs	r3, r3, r2
 8003812:	683a      	ldr	r2, [r7, #0]
 8003814:	4413      	add	r3, r2
 8003816:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003818:	f7fe fa26 	bl	8001c68 <HAL_GetTick>
 800381c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800381e:	4b39      	ldr	r3, [pc, #228]	@ (8003904 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	015b      	lsls	r3, r3, #5
 8003824:	0d1b      	lsrs	r3, r3, #20
 8003826:	69fa      	ldr	r2, [r7, #28]
 8003828:	fb02 f303 	mul.w	r3, r2, r3
 800382c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800382e:	e055      	b.n	80038dc <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003836:	d051      	beq.n	80038dc <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003838:	f7fe fa16 	bl	8001c68 <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	69bb      	ldr	r3, [r7, #24]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	69fa      	ldr	r2, [r7, #28]
 8003844:	429a      	cmp	r2, r3
 8003846:	d902      	bls.n	800384e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003848:	69fb      	ldr	r3, [r7, #28]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d13d      	bne.n	80038ca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	685a      	ldr	r2, [r3, #4]
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800385c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003866:	d111      	bne.n	800388c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003870:	d004      	beq.n	800387c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800387a:	d107      	bne.n	800388c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800388a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003890:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003894:	d10f      	bne.n	80038b6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80038a4:	601a      	str	r2, [r3, #0]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80038b4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2201      	movs	r2, #1
 80038ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2200      	movs	r2, #0
 80038c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e018      	b.n	80038fc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d102      	bne.n	80038d6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80038d0:	2300      	movs	r3, #0
 80038d2:	61fb      	str	r3, [r7, #28]
 80038d4:	e002      	b.n	80038dc <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	3b01      	subs	r3, #1
 80038da:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	689a      	ldr	r2, [r3, #8]
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	4013      	ands	r3, r2
 80038e6:	68ba      	ldr	r2, [r7, #8]
 80038e8:	429a      	cmp	r2, r3
 80038ea:	bf0c      	ite	eq
 80038ec:	2301      	moveq	r3, #1
 80038ee:	2300      	movne	r3, #0
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	461a      	mov	r2, r3
 80038f4:	79fb      	ldrb	r3, [r7, #7]
 80038f6:	429a      	cmp	r2, r3
 80038f8:	d19a      	bne.n	8003830 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80038fa:	2300      	movs	r3, #0
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3720      	adds	r7, #32
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}
 8003904:	20000000 	.word	0x20000000

08003908 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b088      	sub	sp, #32
 800390c:	af02      	add	r7, sp, #8
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	9300      	str	r3, [sp, #0]
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	2201      	movs	r2, #1
 800391c:	2102      	movs	r1, #2
 800391e:	68f8      	ldr	r0, [r7, #12]
 8003920:	f7ff ff6a 	bl	80037f8 <SPI_WaitFlagStateUntilTimeout>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d007      	beq.n	800393a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800392e:	f043 0220 	orr.w	r2, r3, #32
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e032      	b.n	80039a0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800393a:	4b1b      	ldr	r3, [pc, #108]	@ (80039a8 <SPI_EndRxTxTransaction+0xa0>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a1b      	ldr	r2, [pc, #108]	@ (80039ac <SPI_EndRxTxTransaction+0xa4>)
 8003940:	fba2 2303 	umull	r2, r3, r2, r3
 8003944:	0d5b      	lsrs	r3, r3, #21
 8003946:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800394a:	fb02 f303 	mul.w	r3, r2, r3
 800394e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003958:	d112      	bne.n	8003980 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	9300      	str	r3, [sp, #0]
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	2200      	movs	r2, #0
 8003962:	2180      	movs	r1, #128	@ 0x80
 8003964:	68f8      	ldr	r0, [r7, #12]
 8003966:	f7ff ff47 	bl	80037f8 <SPI_WaitFlagStateUntilTimeout>
 800396a:	4603      	mov	r3, r0
 800396c:	2b00      	cmp	r3, #0
 800396e:	d016      	beq.n	800399e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003974:	f043 0220 	orr.w	r2, r3, #32
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800397c:	2303      	movs	r3, #3
 800397e:	e00f      	b.n	80039a0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d00a      	beq.n	800399c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	3b01      	subs	r3, #1
 800398a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003996:	2b80      	cmp	r3, #128	@ 0x80
 8003998:	d0f2      	beq.n	8003980 <SPI_EndRxTxTransaction+0x78>
 800399a:	e000      	b.n	800399e <SPI_EndRxTxTransaction+0x96>
        break;
 800399c:	bf00      	nop
  }

  return HAL_OK;
 800399e:	2300      	movs	r3, #0
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3718      	adds	r7, #24
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	20000000 	.word	0x20000000
 80039ac:	165e9f81 	.word	0x165e9f81

080039b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b082      	sub	sp, #8
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d101      	bne.n	80039c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e042      	b.n	8003a48 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d106      	bne.n	80039dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2200      	movs	r2, #0
 80039d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f7fe f83c 	bl	8001a54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2224      	movs	r2, #36	@ 0x24
 80039e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	68da      	ldr	r2, [r3, #12]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80039f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f000 f973 	bl	8003ce0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	691a      	ldr	r2, [r3, #16]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003a08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	695a      	ldr	r2, [r3, #20]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003a18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	68da      	ldr	r2, [r3, #12]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003a28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2220      	movs	r2, #32
 8003a34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2220      	movs	r2, #32
 8003a3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003a46:	2300      	movs	r3, #0
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3708      	adds	r7, #8
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}

08003a50 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b08a      	sub	sp, #40	@ 0x28
 8003a54:	af02      	add	r7, sp, #8
 8003a56:	60f8      	str	r0, [r7, #12]
 8003a58:	60b9      	str	r1, [r7, #8]
 8003a5a:	603b      	str	r3, [r7, #0]
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003a60:	2300      	movs	r3, #0
 8003a62:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	2b20      	cmp	r3, #32
 8003a6e:	d175      	bne.n	8003b5c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d002      	beq.n	8003a7c <HAL_UART_Transmit+0x2c>
 8003a76:	88fb      	ldrh	r3, [r7, #6]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d101      	bne.n	8003a80 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	e06e      	b.n	8003b5e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2200      	movs	r2, #0
 8003a84:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2221      	movs	r2, #33	@ 0x21
 8003a8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a8e:	f7fe f8eb 	bl	8001c68 <HAL_GetTick>
 8003a92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	88fa      	ldrh	r2, [r7, #6]
 8003a98:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	88fa      	ldrh	r2, [r7, #6]
 8003a9e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003aa8:	d108      	bne.n	8003abc <HAL_UART_Transmit+0x6c>
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	691b      	ldr	r3, [r3, #16]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d104      	bne.n	8003abc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	61bb      	str	r3, [r7, #24]
 8003aba:	e003      	b.n	8003ac4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003ac4:	e02e      	b.n	8003b24 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	9300      	str	r3, [sp, #0]
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	2200      	movs	r2, #0
 8003ace:	2180      	movs	r1, #128	@ 0x80
 8003ad0:	68f8      	ldr	r0, [r7, #12]
 8003ad2:	f000 f848 	bl	8003b66 <UART_WaitOnFlagUntilTimeout>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d005      	beq.n	8003ae8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2220      	movs	r2, #32
 8003ae0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003ae4:	2303      	movs	r3, #3
 8003ae6:	e03a      	b.n	8003b5e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d10b      	bne.n	8003b06 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003aee:	69bb      	ldr	r3, [r7, #24]
 8003af0:	881b      	ldrh	r3, [r3, #0]
 8003af2:	461a      	mov	r2, r3
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003afc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003afe:	69bb      	ldr	r3, [r7, #24]
 8003b00:	3302      	adds	r3, #2
 8003b02:	61bb      	str	r3, [r7, #24]
 8003b04:	e007      	b.n	8003b16 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b06:	69fb      	ldr	r3, [r7, #28]
 8003b08:	781a      	ldrb	r2, [r3, #0]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003b10:	69fb      	ldr	r3, [r7, #28]
 8003b12:	3301      	adds	r3, #1
 8003b14:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	3b01      	subs	r3, #1
 8003b1e:	b29a      	uxth	r2, r3
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003b28:	b29b      	uxth	r3, r3
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d1cb      	bne.n	8003ac6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	9300      	str	r3, [sp, #0]
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	2200      	movs	r2, #0
 8003b36:	2140      	movs	r1, #64	@ 0x40
 8003b38:	68f8      	ldr	r0, [r7, #12]
 8003b3a:	f000 f814 	bl	8003b66 <UART_WaitOnFlagUntilTimeout>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d005      	beq.n	8003b50 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2220      	movs	r2, #32
 8003b48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	e006      	b.n	8003b5e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2220      	movs	r2, #32
 8003b54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	e000      	b.n	8003b5e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003b5c:	2302      	movs	r3, #2
  }
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3720      	adds	r7, #32
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}

08003b66 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003b66:	b580      	push	{r7, lr}
 8003b68:	b086      	sub	sp, #24
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	60f8      	str	r0, [r7, #12]
 8003b6e:	60b9      	str	r1, [r7, #8]
 8003b70:	603b      	str	r3, [r7, #0]
 8003b72:	4613      	mov	r3, r2
 8003b74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b76:	e03b      	b.n	8003bf0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b78:	6a3b      	ldr	r3, [r7, #32]
 8003b7a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b7e:	d037      	beq.n	8003bf0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b80:	f7fe f872 	bl	8001c68 <HAL_GetTick>
 8003b84:	4602      	mov	r2, r0
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	1ad3      	subs	r3, r2, r3
 8003b8a:	6a3a      	ldr	r2, [r7, #32]
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d302      	bcc.n	8003b96 <UART_WaitOnFlagUntilTimeout+0x30>
 8003b90:	6a3b      	ldr	r3, [r7, #32]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d101      	bne.n	8003b9a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003b96:	2303      	movs	r3, #3
 8003b98:	e03a      	b.n	8003c10 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	f003 0304 	and.w	r3, r3, #4
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d023      	beq.n	8003bf0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	2b80      	cmp	r3, #128	@ 0x80
 8003bac:	d020      	beq.n	8003bf0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	2b40      	cmp	r3, #64	@ 0x40
 8003bb2:	d01d      	beq.n	8003bf0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 0308 	and.w	r3, r3, #8
 8003bbe:	2b08      	cmp	r3, #8
 8003bc0:	d116      	bne.n	8003bf0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	617b      	str	r3, [r7, #20]
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	617b      	str	r3, [r7, #20]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	617b      	str	r3, [r7, #20]
 8003bd6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003bd8:	68f8      	ldr	r0, [r7, #12]
 8003bda:	f000 f81d 	bl	8003c18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2208      	movs	r2, #8
 8003be2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e00f      	b.n	8003c10 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	68ba      	ldr	r2, [r7, #8]
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	bf0c      	ite	eq
 8003c00:	2301      	moveq	r3, #1
 8003c02:	2300      	movne	r3, #0
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	461a      	mov	r2, r3
 8003c08:	79fb      	ldrb	r3, [r7, #7]
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d0b4      	beq.n	8003b78 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c0e:	2300      	movs	r3, #0
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3718      	adds	r7, #24
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}

08003c18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b095      	sub	sp, #84	@ 0x54
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	330c      	adds	r3, #12
 8003c26:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c2a:	e853 3f00 	ldrex	r3, [r3]
 8003c2e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	330c      	adds	r3, #12
 8003c3e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003c40:	643a      	str	r2, [r7, #64]	@ 0x40
 8003c42:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c44:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003c46:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003c48:	e841 2300 	strex	r3, r2, [r1]
 8003c4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003c4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d1e5      	bne.n	8003c20 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	3314      	adds	r3, #20
 8003c5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c5c:	6a3b      	ldr	r3, [r7, #32]
 8003c5e:	e853 3f00 	ldrex	r3, [r3]
 8003c62:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	f023 0301 	bic.w	r3, r3, #1
 8003c6a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	3314      	adds	r3, #20
 8003c72:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003c74:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c76:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c7c:	e841 2300 	strex	r3, r2, [r1]
 8003c80:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d1e5      	bne.n	8003c54 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d119      	bne.n	8003cc4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	330c      	adds	r3, #12
 8003c96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	e853 3f00 	ldrex	r3, [r3]
 8003c9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	f023 0310 	bic.w	r3, r3, #16
 8003ca6:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	330c      	adds	r3, #12
 8003cae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003cb0:	61ba      	str	r2, [r7, #24]
 8003cb2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cb4:	6979      	ldr	r1, [r7, #20]
 8003cb6:	69ba      	ldr	r2, [r7, #24]
 8003cb8:	e841 2300 	strex	r3, r2, [r1]
 8003cbc:	613b      	str	r3, [r7, #16]
   return(result);
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d1e5      	bne.n	8003c90 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2220      	movs	r2, #32
 8003cc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003cd2:	bf00      	nop
 8003cd4:	3754      	adds	r7, #84	@ 0x54
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr
	...

08003ce0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ce0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ce4:	b0c0      	sub	sp, #256	@ 0x100
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	691b      	ldr	r3, [r3, #16]
 8003cf4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cfc:	68d9      	ldr	r1, [r3, #12]
 8003cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	ea40 0301 	orr.w	r3, r0, r1
 8003d08:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003d0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d0e:	689a      	ldr	r2, [r3, #8]
 8003d10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d14:	691b      	ldr	r3, [r3, #16]
 8003d16:	431a      	orrs	r2, r3
 8003d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d1c:	695b      	ldr	r3, [r3, #20]
 8003d1e:	431a      	orrs	r2, r3
 8003d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d24:	69db      	ldr	r3, [r3, #28]
 8003d26:	4313      	orrs	r3, r2
 8003d28:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	68db      	ldr	r3, [r3, #12]
 8003d34:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003d38:	f021 010c 	bic.w	r1, r1, #12
 8003d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003d46:	430b      	orrs	r3, r1
 8003d48:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	695b      	ldr	r3, [r3, #20]
 8003d52:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003d56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d5a:	6999      	ldr	r1, [r3, #24]
 8003d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	ea40 0301 	orr.w	r3, r0, r1
 8003d66:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	4b8f      	ldr	r3, [pc, #572]	@ (8003fac <UART_SetConfig+0x2cc>)
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d005      	beq.n	8003d80 <UART_SetConfig+0xa0>
 8003d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	4b8d      	ldr	r3, [pc, #564]	@ (8003fb0 <UART_SetConfig+0x2d0>)
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d104      	bne.n	8003d8a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003d80:	f7ff faf4 	bl	800336c <HAL_RCC_GetPCLK2Freq>
 8003d84:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003d88:	e003      	b.n	8003d92 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003d8a:	f7ff fadb 	bl	8003344 <HAL_RCC_GetPCLK1Freq>
 8003d8e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d96:	69db      	ldr	r3, [r3, #28]
 8003d98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d9c:	f040 810c 	bne.w	8003fb8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003da0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003da4:	2200      	movs	r2, #0
 8003da6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003daa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003dae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003db2:	4622      	mov	r2, r4
 8003db4:	462b      	mov	r3, r5
 8003db6:	1891      	adds	r1, r2, r2
 8003db8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003dba:	415b      	adcs	r3, r3
 8003dbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003dbe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003dc2:	4621      	mov	r1, r4
 8003dc4:	eb12 0801 	adds.w	r8, r2, r1
 8003dc8:	4629      	mov	r1, r5
 8003dca:	eb43 0901 	adc.w	r9, r3, r1
 8003dce:	f04f 0200 	mov.w	r2, #0
 8003dd2:	f04f 0300 	mov.w	r3, #0
 8003dd6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003dda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003dde:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003de2:	4690      	mov	r8, r2
 8003de4:	4699      	mov	r9, r3
 8003de6:	4623      	mov	r3, r4
 8003de8:	eb18 0303 	adds.w	r3, r8, r3
 8003dec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003df0:	462b      	mov	r3, r5
 8003df2:	eb49 0303 	adc.w	r3, r9, r3
 8003df6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003dfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	2200      	movs	r2, #0
 8003e02:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003e06:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003e0a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003e0e:	460b      	mov	r3, r1
 8003e10:	18db      	adds	r3, r3, r3
 8003e12:	653b      	str	r3, [r7, #80]	@ 0x50
 8003e14:	4613      	mov	r3, r2
 8003e16:	eb42 0303 	adc.w	r3, r2, r3
 8003e1a:	657b      	str	r3, [r7, #84]	@ 0x54
 8003e1c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003e20:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003e24:	f7fc ff38 	bl	8000c98 <__aeabi_uldivmod>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	460b      	mov	r3, r1
 8003e2c:	4b61      	ldr	r3, [pc, #388]	@ (8003fb4 <UART_SetConfig+0x2d4>)
 8003e2e:	fba3 2302 	umull	r2, r3, r3, r2
 8003e32:	095b      	lsrs	r3, r3, #5
 8003e34:	011c      	lsls	r4, r3, #4
 8003e36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003e40:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003e44:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003e48:	4642      	mov	r2, r8
 8003e4a:	464b      	mov	r3, r9
 8003e4c:	1891      	adds	r1, r2, r2
 8003e4e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003e50:	415b      	adcs	r3, r3
 8003e52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e54:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003e58:	4641      	mov	r1, r8
 8003e5a:	eb12 0a01 	adds.w	sl, r2, r1
 8003e5e:	4649      	mov	r1, r9
 8003e60:	eb43 0b01 	adc.w	fp, r3, r1
 8003e64:	f04f 0200 	mov.w	r2, #0
 8003e68:	f04f 0300 	mov.w	r3, #0
 8003e6c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003e70:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003e74:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003e78:	4692      	mov	sl, r2
 8003e7a:	469b      	mov	fp, r3
 8003e7c:	4643      	mov	r3, r8
 8003e7e:	eb1a 0303 	adds.w	r3, sl, r3
 8003e82:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003e86:	464b      	mov	r3, r9
 8003e88:	eb4b 0303 	adc.w	r3, fp, r3
 8003e8c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003e9c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003ea0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003ea4:	460b      	mov	r3, r1
 8003ea6:	18db      	adds	r3, r3, r3
 8003ea8:	643b      	str	r3, [r7, #64]	@ 0x40
 8003eaa:	4613      	mov	r3, r2
 8003eac:	eb42 0303 	adc.w	r3, r2, r3
 8003eb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8003eb2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003eb6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003eba:	f7fc feed 	bl	8000c98 <__aeabi_uldivmod>
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	460b      	mov	r3, r1
 8003ec2:	4611      	mov	r1, r2
 8003ec4:	4b3b      	ldr	r3, [pc, #236]	@ (8003fb4 <UART_SetConfig+0x2d4>)
 8003ec6:	fba3 2301 	umull	r2, r3, r3, r1
 8003eca:	095b      	lsrs	r3, r3, #5
 8003ecc:	2264      	movs	r2, #100	@ 0x64
 8003ece:	fb02 f303 	mul.w	r3, r2, r3
 8003ed2:	1acb      	subs	r3, r1, r3
 8003ed4:	00db      	lsls	r3, r3, #3
 8003ed6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003eda:	4b36      	ldr	r3, [pc, #216]	@ (8003fb4 <UART_SetConfig+0x2d4>)
 8003edc:	fba3 2302 	umull	r2, r3, r3, r2
 8003ee0:	095b      	lsrs	r3, r3, #5
 8003ee2:	005b      	lsls	r3, r3, #1
 8003ee4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003ee8:	441c      	add	r4, r3
 8003eea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003ef4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003ef8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003efc:	4642      	mov	r2, r8
 8003efe:	464b      	mov	r3, r9
 8003f00:	1891      	adds	r1, r2, r2
 8003f02:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003f04:	415b      	adcs	r3, r3
 8003f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f08:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003f0c:	4641      	mov	r1, r8
 8003f0e:	1851      	adds	r1, r2, r1
 8003f10:	6339      	str	r1, [r7, #48]	@ 0x30
 8003f12:	4649      	mov	r1, r9
 8003f14:	414b      	adcs	r3, r1
 8003f16:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f18:	f04f 0200 	mov.w	r2, #0
 8003f1c:	f04f 0300 	mov.w	r3, #0
 8003f20:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003f24:	4659      	mov	r1, fp
 8003f26:	00cb      	lsls	r3, r1, #3
 8003f28:	4651      	mov	r1, sl
 8003f2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f2e:	4651      	mov	r1, sl
 8003f30:	00ca      	lsls	r2, r1, #3
 8003f32:	4610      	mov	r0, r2
 8003f34:	4619      	mov	r1, r3
 8003f36:	4603      	mov	r3, r0
 8003f38:	4642      	mov	r2, r8
 8003f3a:	189b      	adds	r3, r3, r2
 8003f3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003f40:	464b      	mov	r3, r9
 8003f42:	460a      	mov	r2, r1
 8003f44:	eb42 0303 	adc.w	r3, r2, r3
 8003f48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003f58:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003f5c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003f60:	460b      	mov	r3, r1
 8003f62:	18db      	adds	r3, r3, r3
 8003f64:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f66:	4613      	mov	r3, r2
 8003f68:	eb42 0303 	adc.w	r3, r2, r3
 8003f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f6e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003f72:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003f76:	f7fc fe8f 	bl	8000c98 <__aeabi_uldivmod>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	460b      	mov	r3, r1
 8003f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8003fb4 <UART_SetConfig+0x2d4>)
 8003f80:	fba3 1302 	umull	r1, r3, r3, r2
 8003f84:	095b      	lsrs	r3, r3, #5
 8003f86:	2164      	movs	r1, #100	@ 0x64
 8003f88:	fb01 f303 	mul.w	r3, r1, r3
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	00db      	lsls	r3, r3, #3
 8003f90:	3332      	adds	r3, #50	@ 0x32
 8003f92:	4a08      	ldr	r2, [pc, #32]	@ (8003fb4 <UART_SetConfig+0x2d4>)
 8003f94:	fba2 2303 	umull	r2, r3, r2, r3
 8003f98:	095b      	lsrs	r3, r3, #5
 8003f9a:	f003 0207 	and.w	r2, r3, #7
 8003f9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4422      	add	r2, r4
 8003fa6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003fa8:	e106      	b.n	80041b8 <UART_SetConfig+0x4d8>
 8003faa:	bf00      	nop
 8003fac:	40011000 	.word	0x40011000
 8003fb0:	40011400 	.word	0x40011400
 8003fb4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003fb8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003fc2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003fc6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003fca:	4642      	mov	r2, r8
 8003fcc:	464b      	mov	r3, r9
 8003fce:	1891      	adds	r1, r2, r2
 8003fd0:	6239      	str	r1, [r7, #32]
 8003fd2:	415b      	adcs	r3, r3
 8003fd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fd6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003fda:	4641      	mov	r1, r8
 8003fdc:	1854      	adds	r4, r2, r1
 8003fde:	4649      	mov	r1, r9
 8003fe0:	eb43 0501 	adc.w	r5, r3, r1
 8003fe4:	f04f 0200 	mov.w	r2, #0
 8003fe8:	f04f 0300 	mov.w	r3, #0
 8003fec:	00eb      	lsls	r3, r5, #3
 8003fee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ff2:	00e2      	lsls	r2, r4, #3
 8003ff4:	4614      	mov	r4, r2
 8003ff6:	461d      	mov	r5, r3
 8003ff8:	4643      	mov	r3, r8
 8003ffa:	18e3      	adds	r3, r4, r3
 8003ffc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004000:	464b      	mov	r3, r9
 8004002:	eb45 0303 	adc.w	r3, r5, r3
 8004006:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800400a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	2200      	movs	r2, #0
 8004012:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004016:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800401a:	f04f 0200 	mov.w	r2, #0
 800401e:	f04f 0300 	mov.w	r3, #0
 8004022:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004026:	4629      	mov	r1, r5
 8004028:	008b      	lsls	r3, r1, #2
 800402a:	4621      	mov	r1, r4
 800402c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004030:	4621      	mov	r1, r4
 8004032:	008a      	lsls	r2, r1, #2
 8004034:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004038:	f7fc fe2e 	bl	8000c98 <__aeabi_uldivmod>
 800403c:	4602      	mov	r2, r0
 800403e:	460b      	mov	r3, r1
 8004040:	4b60      	ldr	r3, [pc, #384]	@ (80041c4 <UART_SetConfig+0x4e4>)
 8004042:	fba3 2302 	umull	r2, r3, r3, r2
 8004046:	095b      	lsrs	r3, r3, #5
 8004048:	011c      	lsls	r4, r3, #4
 800404a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800404e:	2200      	movs	r2, #0
 8004050:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004054:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004058:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800405c:	4642      	mov	r2, r8
 800405e:	464b      	mov	r3, r9
 8004060:	1891      	adds	r1, r2, r2
 8004062:	61b9      	str	r1, [r7, #24]
 8004064:	415b      	adcs	r3, r3
 8004066:	61fb      	str	r3, [r7, #28]
 8004068:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800406c:	4641      	mov	r1, r8
 800406e:	1851      	adds	r1, r2, r1
 8004070:	6139      	str	r1, [r7, #16]
 8004072:	4649      	mov	r1, r9
 8004074:	414b      	adcs	r3, r1
 8004076:	617b      	str	r3, [r7, #20]
 8004078:	f04f 0200 	mov.w	r2, #0
 800407c:	f04f 0300 	mov.w	r3, #0
 8004080:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004084:	4659      	mov	r1, fp
 8004086:	00cb      	lsls	r3, r1, #3
 8004088:	4651      	mov	r1, sl
 800408a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800408e:	4651      	mov	r1, sl
 8004090:	00ca      	lsls	r2, r1, #3
 8004092:	4610      	mov	r0, r2
 8004094:	4619      	mov	r1, r3
 8004096:	4603      	mov	r3, r0
 8004098:	4642      	mov	r2, r8
 800409a:	189b      	adds	r3, r3, r2
 800409c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80040a0:	464b      	mov	r3, r9
 80040a2:	460a      	mov	r2, r1
 80040a4:	eb42 0303 	adc.w	r3, r2, r3
 80040a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80040ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	2200      	movs	r2, #0
 80040b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80040b6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80040b8:	f04f 0200 	mov.w	r2, #0
 80040bc:	f04f 0300 	mov.w	r3, #0
 80040c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80040c4:	4649      	mov	r1, r9
 80040c6:	008b      	lsls	r3, r1, #2
 80040c8:	4641      	mov	r1, r8
 80040ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80040ce:	4641      	mov	r1, r8
 80040d0:	008a      	lsls	r2, r1, #2
 80040d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80040d6:	f7fc fddf 	bl	8000c98 <__aeabi_uldivmod>
 80040da:	4602      	mov	r2, r0
 80040dc:	460b      	mov	r3, r1
 80040de:	4611      	mov	r1, r2
 80040e0:	4b38      	ldr	r3, [pc, #224]	@ (80041c4 <UART_SetConfig+0x4e4>)
 80040e2:	fba3 2301 	umull	r2, r3, r3, r1
 80040e6:	095b      	lsrs	r3, r3, #5
 80040e8:	2264      	movs	r2, #100	@ 0x64
 80040ea:	fb02 f303 	mul.w	r3, r2, r3
 80040ee:	1acb      	subs	r3, r1, r3
 80040f0:	011b      	lsls	r3, r3, #4
 80040f2:	3332      	adds	r3, #50	@ 0x32
 80040f4:	4a33      	ldr	r2, [pc, #204]	@ (80041c4 <UART_SetConfig+0x4e4>)
 80040f6:	fba2 2303 	umull	r2, r3, r2, r3
 80040fa:	095b      	lsrs	r3, r3, #5
 80040fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004100:	441c      	add	r4, r3
 8004102:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004106:	2200      	movs	r2, #0
 8004108:	673b      	str	r3, [r7, #112]	@ 0x70
 800410a:	677a      	str	r2, [r7, #116]	@ 0x74
 800410c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004110:	4642      	mov	r2, r8
 8004112:	464b      	mov	r3, r9
 8004114:	1891      	adds	r1, r2, r2
 8004116:	60b9      	str	r1, [r7, #8]
 8004118:	415b      	adcs	r3, r3
 800411a:	60fb      	str	r3, [r7, #12]
 800411c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004120:	4641      	mov	r1, r8
 8004122:	1851      	adds	r1, r2, r1
 8004124:	6039      	str	r1, [r7, #0]
 8004126:	4649      	mov	r1, r9
 8004128:	414b      	adcs	r3, r1
 800412a:	607b      	str	r3, [r7, #4]
 800412c:	f04f 0200 	mov.w	r2, #0
 8004130:	f04f 0300 	mov.w	r3, #0
 8004134:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004138:	4659      	mov	r1, fp
 800413a:	00cb      	lsls	r3, r1, #3
 800413c:	4651      	mov	r1, sl
 800413e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004142:	4651      	mov	r1, sl
 8004144:	00ca      	lsls	r2, r1, #3
 8004146:	4610      	mov	r0, r2
 8004148:	4619      	mov	r1, r3
 800414a:	4603      	mov	r3, r0
 800414c:	4642      	mov	r2, r8
 800414e:	189b      	adds	r3, r3, r2
 8004150:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004152:	464b      	mov	r3, r9
 8004154:	460a      	mov	r2, r1
 8004156:	eb42 0303 	adc.w	r3, r2, r3
 800415a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800415c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	2200      	movs	r2, #0
 8004164:	663b      	str	r3, [r7, #96]	@ 0x60
 8004166:	667a      	str	r2, [r7, #100]	@ 0x64
 8004168:	f04f 0200 	mov.w	r2, #0
 800416c:	f04f 0300 	mov.w	r3, #0
 8004170:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004174:	4649      	mov	r1, r9
 8004176:	008b      	lsls	r3, r1, #2
 8004178:	4641      	mov	r1, r8
 800417a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800417e:	4641      	mov	r1, r8
 8004180:	008a      	lsls	r2, r1, #2
 8004182:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004186:	f7fc fd87 	bl	8000c98 <__aeabi_uldivmod>
 800418a:	4602      	mov	r2, r0
 800418c:	460b      	mov	r3, r1
 800418e:	4b0d      	ldr	r3, [pc, #52]	@ (80041c4 <UART_SetConfig+0x4e4>)
 8004190:	fba3 1302 	umull	r1, r3, r3, r2
 8004194:	095b      	lsrs	r3, r3, #5
 8004196:	2164      	movs	r1, #100	@ 0x64
 8004198:	fb01 f303 	mul.w	r3, r1, r3
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	011b      	lsls	r3, r3, #4
 80041a0:	3332      	adds	r3, #50	@ 0x32
 80041a2:	4a08      	ldr	r2, [pc, #32]	@ (80041c4 <UART_SetConfig+0x4e4>)
 80041a4:	fba2 2303 	umull	r2, r3, r2, r3
 80041a8:	095b      	lsrs	r3, r3, #5
 80041aa:	f003 020f 	and.w	r2, r3, #15
 80041ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4422      	add	r2, r4
 80041b6:	609a      	str	r2, [r3, #8]
}
 80041b8:	bf00      	nop
 80041ba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80041be:	46bd      	mov	sp, r7
 80041c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041c4:	51eb851f 	.word	0x51eb851f

080041c8 <BNO080_GPIO_SPI_Initialization>:
int16_t gyro_Q1 = 9;
int16_t magnetometer_Q1 = 4;


void BNO080_GPIO_SPI_Initialization(void)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	af00      	add	r7, sp, #0
    // CubeMX already initialized SPI1 + GPIOs.
    // We only ensure safe idle states here.
    CHIP_DESELECT(BNO080);  // CS high
 80041cc:	2201      	movs	r2, #1
 80041ce:	2110      	movs	r1, #16
 80041d0:	4804      	ldr	r0, [pc, #16]	@ (80041e4 <BNO080_GPIO_SPI_Initialization+0x1c>)
 80041d2:	f7fe fb11 	bl	80027f8 <HAL_GPIO_WritePin>
    RESET_HIGH();           // release reset
 80041d6:	2201      	movs	r2, #1
 80041d8:	2102      	movs	r1, #2
 80041da:	4803      	ldr	r0, [pc, #12]	@ (80041e8 <BNO080_GPIO_SPI_Initialization+0x20>)
 80041dc:	f7fe fb0c 	bl	80027f8 <HAL_GPIO_WritePin>
    WAKE_HIGH();            // no-op (PS0/PS1 strapped)
}
 80041e0:	bf00      	nop
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	40020000 	.word	0x40020000
 80041e8:	40020400 	.word	0x40020400

080041ec <BNO080_Initialization>:


int BNO080_Initialization(void)
{
 80041ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041ee:	b083      	sub	sp, #12
 80041f0:	af02      	add	r7, sp, #8
	BNO080_GPIO_SPI_Initialization();
 80041f2:	f7ff ffe9 	bl	80041c8 <BNO080_GPIO_SPI_Initialization>
	
	printf("Checking BNO080...");
 80041f6:	4839      	ldr	r0, [pc, #228]	@ (80042dc <BNO080_Initialization+0xf0>)
 80041f8:	f001 fcc4 	bl	8005b84 <iprintf>
	
	CHIP_DESELECT(BNO080);
 80041fc:	2201      	movs	r2, #1
 80041fe:	2110      	movs	r1, #16
 8004200:	4837      	ldr	r0, [pc, #220]	@ (80042e0 <BNO080_Initialization+0xf4>)
 8004202:	f7fe faf9 	bl	80027f8 <HAL_GPIO_WritePin>
	
	//Configure the BNO080 for SPI communication
	WAKE_HIGH();	//Before boot up the PS0/WAK pin must be high to enter SPI mode
	RESET_LOW();	//Reset BNO080
 8004206:	2200      	movs	r2, #0
 8004208:	2102      	movs	r1, #2
 800420a:	4836      	ldr	r0, [pc, #216]	@ (80042e4 <BNO080_Initialization+0xf8>)
 800420c:	f7fe faf4 	bl	80027f8 <HAL_GPIO_WritePin>
	HAL_Delay(200);	//Min length not specified in datasheet?
 8004210:	20c8      	movs	r0, #200	@ 0xc8
 8004212:	f7fd fd35 	bl	8001c80 <HAL_Delay>
	RESET_HIGH();	//Bring out of reset
 8004216:	2201      	movs	r2, #1
 8004218:	2102      	movs	r1, #2
 800421a:	4832      	ldr	r0, [pc, #200]	@ (80042e4 <BNO080_Initialization+0xf8>)
 800421c:	f7fe faec 	bl	80027f8 <HAL_GPIO_WritePin>
	
	BNO080_waitForSPI(); //Wait until INT pin goes low.
 8004220:	f000 fb2a 	bl	8004878 <BNO080_waitForSPI>
	
	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO080 first boots it broadcasts big startup packet
	//Read it and dump it
	BNO080_waitForSPI(); //Wait for assertion of INT before reading advert message.
 8004224:	f000 fb28 	bl	8004878 <BNO080_waitForSPI>
	BNO080_receivePacket();
 8004228:	f000 fb48 	bl	80048bc <BNO080_receivePacket>
	
	//The BNO080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	BNO080_waitForSPI();  //Wait for assertion of INT before reading Init response
 800422c:	f000 fb24 	bl	8004878 <BNO080_waitForSPI>
	BNO080_receivePacket();
 8004230:	f000 fb44 	bl	80048bc <BNO080_receivePacket>
	
	printf("RX ch=%u len=%u id=0x%02X INT=%d\r\n",
	       shtpHeader[2],
 8004234:	4b2c      	ldr	r3, [pc, #176]	@ (80042e8 <BNO080_Initialization+0xfc>)
 8004236:	789b      	ldrb	r3, [r3, #2]
	printf("RX ch=%u len=%u id=0x%02X INT=%d\r\n",
 8004238:	461c      	mov	r4, r3
	       (unsigned)(shtpHeader[0] | (shtpHeader[1] << 8)),
 800423a:	4b2b      	ldr	r3, [pc, #172]	@ (80042e8 <BNO080_Initialization+0xfc>)
 800423c:	781b      	ldrb	r3, [r3, #0]
 800423e:	461a      	mov	r2, r3
 8004240:	4b29      	ldr	r3, [pc, #164]	@ (80042e8 <BNO080_Initialization+0xfc>)
 8004242:	785b      	ldrb	r3, [r3, #1]
 8004244:	021b      	lsls	r3, r3, #8
 8004246:	4313      	orrs	r3, r2
	printf("RX ch=%u len=%u id=0x%02X INT=%d\r\n",
 8004248:	461d      	mov	r5, r3
	       shtpData[0],
 800424a:	4b28      	ldr	r3, [pc, #160]	@ (80042ec <BNO080_Initialization+0x100>)
 800424c:	781b      	ldrb	r3, [r3, #0]
	printf("RX ch=%u len=%u id=0x%02X INT=%d\r\n",
 800424e:	461e      	mov	r6, r3
	       (int)HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0));
 8004250:	2101      	movs	r1, #1
 8004252:	4824      	ldr	r0, [pc, #144]	@ (80042e4 <BNO080_Initialization+0xf8>)
 8004254:	f7fe fab8 	bl	80027c8 <HAL_GPIO_ReadPin>
 8004258:	4603      	mov	r3, r0
	printf("RX ch=%u len=%u id=0x%02X INT=%d\r\n",
 800425a:	9300      	str	r3, [sp, #0]
 800425c:	4633      	mov	r3, r6
 800425e:	462a      	mov	r2, r5
 8004260:	4621      	mov	r1, r4
 8004262:	4823      	ldr	r0, [pc, #140]	@ (80042f0 <BNO080_Initialization+0x104>)
 8004264:	f001 fc8e 	bl	8005b84 <iprintf>

	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 8004268:	4b20      	ldr	r3, [pc, #128]	@ (80042ec <BNO080_Initialization+0x100>)
 800426a:	22f9      	movs	r2, #249	@ 0xf9
 800426c:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;						 //Reserved
 800426e:	4b1f      	ldr	r3, [pc, #124]	@ (80042ec <BNO080_Initialization+0x100>)
 8004270:	2200      	movs	r2, #0
 8004272:	705a      	strb	r2, [r3, #1]
	
	//Transmit packet on channel 2, 2 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 2);
 8004274:	2102      	movs	r1, #2
 8004276:	2002      	movs	r0, #2
 8004278:	f000 fb90 	bl	800499c <BNO080_sendPacket>
	
	//Now we wait for response
	BNO080_waitForSPI();
 800427c:	f000 fafc 	bl	8004878 <BNO080_waitForSPI>
	if (BNO080_receivePacket() == 1)
 8004280:	f000 fb1c 	bl	80048bc <BNO080_receivePacket>
 8004284:	4603      	mov	r3, r0
 8004286:	2b01      	cmp	r3, #1
 8004288:	d11b      	bne.n	80042c2 <BNO080_Initialization+0xd6>
	{
		printf("header: %d %d %d %d\n", shtpHeader[0], shtpHeader[1], shtpHeader[2], shtpHeader[3]);
 800428a:	4b17      	ldr	r3, [pc, #92]	@ (80042e8 <BNO080_Initialization+0xfc>)
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	4619      	mov	r1, r3
 8004290:	4b15      	ldr	r3, [pc, #84]	@ (80042e8 <BNO080_Initialization+0xfc>)
 8004292:	785b      	ldrb	r3, [r3, #1]
 8004294:	461a      	mov	r2, r3
 8004296:	4b14      	ldr	r3, [pc, #80]	@ (80042e8 <BNO080_Initialization+0xfc>)
 8004298:	789b      	ldrb	r3, [r3, #2]
 800429a:	4618      	mov	r0, r3
 800429c:	4b12      	ldr	r3, [pc, #72]	@ (80042e8 <BNO080_Initialization+0xfc>)
 800429e:	78db      	ldrb	r3, [r3, #3]
 80042a0:	9300      	str	r3, [sp, #0]
 80042a2:	4603      	mov	r3, r0
 80042a4:	4813      	ldr	r0, [pc, #76]	@ (80042f4 <BNO080_Initialization+0x108>)
 80042a6:	f001 fc6d 	bl	8005b84 <iprintf>
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 80042aa:	4b10      	ldr	r3, [pc, #64]	@ (80042ec <BNO080_Initialization+0x100>)
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	2bf8      	cmp	r3, #248	@ 0xf8
 80042b0:	d107      	bne.n	80042c2 <BNO080_Initialization+0xd6>
		{
			printf("BNO080 who_am_i = 0x%02x...ok\n\n", shtpData[0]);
 80042b2:	4b0e      	ldr	r3, [pc, #56]	@ (80042ec <BNO080_Initialization+0x100>)
 80042b4:	781b      	ldrb	r3, [r3, #0]
 80042b6:	4619      	mov	r1, r3
 80042b8:	480f      	ldr	r0, [pc, #60]	@ (80042f8 <BNO080_Initialization+0x10c>)
 80042ba:	f001 fc63 	bl	8005b84 <iprintf>
			return (0);
 80042be:	2300      	movs	r3, #0
 80042c0:	e007      	b.n	80042d2 <BNO080_Initialization+0xe6>
		}// Sensor OK
	}
	
	printf("BNO080 Not OK: 0x%02x Should be 0x%02x\n", shtpData[0], SHTP_REPORT_PRODUCT_ID_RESPONSE);
 80042c2:	4b0a      	ldr	r3, [pc, #40]	@ (80042ec <BNO080_Initialization+0x100>)
 80042c4:	781b      	ldrb	r3, [r3, #0]
 80042c6:	22f8      	movs	r2, #248	@ 0xf8
 80042c8:	4619      	mov	r1, r3
 80042ca:	480c      	ldr	r0, [pc, #48]	@ (80042fc <BNO080_Initialization+0x110>)
 80042cc:	f001 fc5a 	bl	8005b84 <iprintf>
	return (1); //Something went wrong
 80042d0:	2301      	movs	r3, #1
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3704      	adds	r7, #4
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042da:	bf00      	nop
 80042dc:	0800a210 	.word	0x0800a210
 80042e0:	40020000 	.word	0x40020000
 80042e4:	40020400 	.word	0x40020400
 80042e8:	2000046c 	.word	0x2000046c
 80042ec:	20000470 	.word	0x20000470
 80042f0:	0800a224 	.word	0x0800a224
 80042f4:	0800a248 	.word	0x0800a248
 80042f8:	0800a260 	.word	0x0800a260
 80042fc:	0800a280 	.word	0x0800a280

08004300 <SPI2_SendByte>:

unsigned char SPI2_SendByte(unsigned char data)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b086      	sub	sp, #24
 8004304:	af02      	add	r7, sp, #8
 8004306:	4603      	mov	r3, r0
 8004308:	71fb      	strb	r3, [r7, #7]
    uint8_t tx = (uint8_t)data;
 800430a:	79fb      	ldrb	r3, [r7, #7]
 800430c:	73fb      	strb	r3, [r7, #15]
    uint8_t rx = 0;
 800430e:	2300      	movs	r3, #0
 8004310:	73bb      	strb	r3, [r7, #14]
    HAL_SPI_TransmitReceive(&hspi1, &tx, &rx, 1, HAL_MAX_DELAY);
 8004312:	f107 020e 	add.w	r2, r7, #14
 8004316:	f107 010f 	add.w	r1, r7, #15
 800431a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800431e:	9300      	str	r3, [sp, #0]
 8004320:	2301      	movs	r3, #1
 8004322:	4804      	ldr	r0, [pc, #16]	@ (8004334 <SPI2_SendByte+0x34>)
 8004324:	f7ff f8bf 	bl	80034a6 <HAL_SPI_TransmitReceive>
    return rx;
 8004328:	7bbb      	ldrb	r3, [r7, #14]
}
 800432a:	4618      	mov	r0, r3
 800432c:	3710      	adds	r7, #16
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop
 8004334:	2000024c 	.word	0x2000024c

08004338 <BNO080_dataAvailable>:
//////////////////////////////////////////////////////////////////////////

//Updates the latest variables if possible
//Returns false if new readings are not available
int BNO080_dataAvailable(void)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	af00      	add	r7, sp, #0
	//If we have an interrupt pin connection available, check if data is available.
	//If int pin is NULL, then we'll rely on BNO080_receivePacket() to timeout
	//See issue 13: https://github.com/sparkfun/SparkFun_BNO080_Arduino_Library/issues/13
	if (BNO_INT_ASSERTED() == 1)
 800433c:	2101      	movs	r1, #1
 800433e:	4812      	ldr	r0, [pc, #72]	@ (8004388 <BNO080_dataAvailable+0x50>)
 8004340:	f7fe fa42 	bl	80027c8 <HAL_GPIO_ReadPin>
 8004344:	4603      	mov	r3, r0
 8004346:	2b01      	cmp	r3, #1
 8004348:	d101      	bne.n	800434e <BNO080_dataAvailable+0x16>
		return (0);
 800434a:	2300      	movs	r3, #0
 800434c:	e019      	b.n	8004382 <BNO080_dataAvailable+0x4a>

	if (BNO080_receivePacket() == 1)
 800434e:	f000 fab5 	bl	80048bc <BNO080_receivePacket>
 8004352:	4603      	mov	r3, r0
 8004354:	2b01      	cmp	r3, #1
 8004356:	d113      	bne.n	8004380 <BNO080_dataAvailable+0x48>
	{
		//Check to see if this packet is a sensor reporting its data to us
		if (shtpHeader[2] == CHANNEL_REPORTS && shtpData[0] == SHTP_REPORT_BASE_TIMESTAMP)
 8004358:	4b0c      	ldr	r3, [pc, #48]	@ (800438c <BNO080_dataAvailable+0x54>)
 800435a:	789b      	ldrb	r3, [r3, #2]
 800435c:	2b03      	cmp	r3, #3
 800435e:	d107      	bne.n	8004370 <BNO080_dataAvailable+0x38>
 8004360:	4b0b      	ldr	r3, [pc, #44]	@ (8004390 <BNO080_dataAvailable+0x58>)
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	2bfb      	cmp	r3, #251	@ 0xfb
 8004366:	d103      	bne.n	8004370 <BNO080_dataAvailable+0x38>
		{
			BNO080_parseInputReport(); //This will update the rawAccelX, etc variables depending on which feature report is found
 8004368:	f000 f830 	bl	80043cc <BNO080_parseInputReport>
			return (1);
 800436c:	2301      	movs	r3, #1
 800436e:	e008      	b.n	8004382 <BNO080_dataAvailable+0x4a>
		}
		else if (shtpHeader[2] == CHANNEL_CONTROL)
 8004370:	4b06      	ldr	r3, [pc, #24]	@ (800438c <BNO080_dataAvailable+0x54>)
 8004372:	789b      	ldrb	r3, [r3, #2]
 8004374:	2b02      	cmp	r3, #2
 8004376:	d103      	bne.n	8004380 <BNO080_dataAvailable+0x48>
		{
			BNO080_parseCommandReport(); //This will update responses to commands, calibrationStatus, etc.
 8004378:	f000 f80c 	bl	8004394 <BNO080_parseCommandReport>
			return (1);
 800437c:	2301      	movs	r3, #1
 800437e:	e000      	b.n	8004382 <BNO080_dataAvailable+0x4a>
		}
	}
	return (0);
 8004380:	2300      	movs	r3, #0
}
 8004382:	4618      	mov	r0, r3
 8004384:	bd80      	pop	{r7, pc}
 8004386:	bf00      	nop
 8004388:	40020400 	.word	0x40020400
 800438c:	2000046c 	.word	0x2000046c
 8004390:	20000470 	.word	0x20000470

08004394 <BNO080_parseCommandReport>:
//shtpData[5 + 5]: R5
//shtpData[5 + 6]: R6
//shtpData[5 + 7]: R7
//shtpData[5 + 8]: R8
void BNO080_parseCommandReport(void)
{
 8004394:	b480      	push	{r7}
 8004396:	b083      	sub	sp, #12
 8004398:	af00      	add	r7, sp, #0
	if (shtpData[0] == SHTP_REPORT_COMMAND_RESPONSE)
 800439a:	4b0a      	ldr	r3, [pc, #40]	@ (80043c4 <BNO080_parseCommandReport+0x30>)
 800439c:	781b      	ldrb	r3, [r3, #0]
 800439e:	2bf1      	cmp	r3, #241	@ 0xf1
 80043a0:	d109      	bne.n	80043b6 <BNO080_parseCommandReport+0x22>
	{
		//The BNO080 responds with this report to command requests. It's up to use to remember which command we issued.
		uint8_t command = shtpData[2]; //This is the Command byte of the response
 80043a2:	4b08      	ldr	r3, [pc, #32]	@ (80043c4 <BNO080_parseCommandReport+0x30>)
 80043a4:	789b      	ldrb	r3, [r3, #2]
 80043a6:	71fb      	strb	r3, [r7, #7]

		if (command == COMMAND_ME_CALIBRATE)
 80043a8:	79fb      	ldrb	r3, [r7, #7]
 80043aa:	2b07      	cmp	r3, #7
 80043ac:	d103      	bne.n	80043b6 <BNO080_parseCommandReport+0x22>
		{
			calibrationStatus = shtpData[5]; //R0 - Status (0 = success, non-zero = fail)
 80043ae:	4b05      	ldr	r3, [pc, #20]	@ (80043c4 <BNO080_parseCommandReport+0x30>)
 80043b0:	795a      	ldrb	r2, [r3, #5]
 80043b2:	4b05      	ldr	r3, [pc, #20]	@ (80043c8 <BNO080_parseCommandReport+0x34>)
 80043b4:	701a      	strb	r2, [r3, #0]
		//This sensor report ID is unhandled.
		//See reference manual to add additional feature reports as needed
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 80043b6:	bf00      	nop
 80043b8:	370c      	adds	r7, #12
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	20000470 	.word	0x20000470
 80043c8:	20000530 	.word	0x20000530

080043cc <BNO080_parseInputReport>:
//shtpData[6:7]: j/accel y/gyro y/etc
//shtpData[8:9]: k/accel z/gyro z/etc
//shtpData[10:11]: real/gyro temp/etc
//shtpData[12:13]: Accuracy estimate
void BNO080_parseInputReport(void)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b087      	sub	sp, #28
 80043d0:	af00      	add	r7, sp, #0
	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)shtpHeader[1] << 8 | shtpHeader[0]);
 80043d2:	4b9b      	ldr	r3, [pc, #620]	@ (8004640 <BNO080_parseInputReport+0x274>)
 80043d4:	785b      	ldrb	r3, [r3, #1]
 80043d6:	b21b      	sxth	r3, r3
 80043d8:	021b      	lsls	r3, r3, #8
 80043da:	b21a      	sxth	r2, r3
 80043dc:	4b98      	ldr	r3, [pc, #608]	@ (8004640 <BNO080_parseInputReport+0x274>)
 80043de:	781b      	ldrb	r3, [r3, #0]
 80043e0:	b21b      	sxth	r3, r3
 80043e2:	4313      	orrs	r3, r2
 80043e4:	823b      	strh	r3, [r7, #16]
	dataLength &= ~(1 << 15); //Clear the MSbit. This bit indicates if this package is a continuation of the last.
 80043e6:	8a3b      	ldrh	r3, [r7, #16]
 80043e8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80043ec:	823b      	strh	r3, [r7, #16]
	//Ignore it for now. TODO catch this as an error and exit

	dataLength -= 4; //Remove the header bytes from the data count
 80043ee:	8a3b      	ldrh	r3, [r7, #16]
 80043f0:	3b04      	subs	r3, #4
 80043f2:	b29b      	uxth	r3, r3
 80043f4:	823b      	strh	r3, [r7, #16]

	timeStamp = ((uint32_t)shtpData[4] << (8 * 3)) | (shtpData[3] << (8 * 2)) | (shtpData[2] << (8 * 1)) | (shtpData[1] << (8 * 0));
 80043f6:	4b93      	ldr	r3, [pc, #588]	@ (8004644 <BNO080_parseInputReport+0x278>)
 80043f8:	791b      	ldrb	r3, [r3, #4]
 80043fa:	061a      	lsls	r2, r3, #24
 80043fc:	4b91      	ldr	r3, [pc, #580]	@ (8004644 <BNO080_parseInputReport+0x278>)
 80043fe:	78db      	ldrb	r3, [r3, #3]
 8004400:	041b      	lsls	r3, r3, #16
 8004402:	431a      	orrs	r2, r3
 8004404:	4b8f      	ldr	r3, [pc, #572]	@ (8004644 <BNO080_parseInputReport+0x278>)
 8004406:	789b      	ldrb	r3, [r3, #2]
 8004408:	021b      	lsls	r3, r3, #8
 800440a:	4313      	orrs	r3, r2
 800440c:	4a8d      	ldr	r2, [pc, #564]	@ (8004644 <BNO080_parseInputReport+0x278>)
 800440e:	7852      	ldrb	r2, [r2, #1]
 8004410:	4313      	orrs	r3, r2
 8004412:	4a8d      	ldr	r2, [pc, #564]	@ (8004648 <BNO080_parseInputReport+0x27c>)
 8004414:	6013      	str	r3, [r2, #0]

	uint8_t status = shtpData[7] & 0x03; //Get status bits
 8004416:	4b8b      	ldr	r3, [pc, #556]	@ (8004644 <BNO080_parseInputReport+0x278>)
 8004418:	79db      	ldrb	r3, [r3, #7]
 800441a:	f003 0303 	and.w	r3, r3, #3
 800441e:	73fb      	strb	r3, [r7, #15]
	uint16_t data1 = (uint16_t)shtpData[10] << 8 | shtpData[9];
 8004420:	4b88      	ldr	r3, [pc, #544]	@ (8004644 <BNO080_parseInputReport+0x278>)
 8004422:	7a9b      	ldrb	r3, [r3, #10]
 8004424:	b21b      	sxth	r3, r3
 8004426:	021b      	lsls	r3, r3, #8
 8004428:	b21a      	sxth	r2, r3
 800442a:	4b86      	ldr	r3, [pc, #536]	@ (8004644 <BNO080_parseInputReport+0x278>)
 800442c:	7a5b      	ldrb	r3, [r3, #9]
 800442e:	b21b      	sxth	r3, r3
 8004430:	4313      	orrs	r3, r2
 8004432:	b21b      	sxth	r3, r3
 8004434:	81bb      	strh	r3, [r7, #12]
	uint16_t data2 = (uint16_t)shtpData[12] << 8 | shtpData[11];
 8004436:	4b83      	ldr	r3, [pc, #524]	@ (8004644 <BNO080_parseInputReport+0x278>)
 8004438:	7b1b      	ldrb	r3, [r3, #12]
 800443a:	b21b      	sxth	r3, r3
 800443c:	021b      	lsls	r3, r3, #8
 800443e:	b21a      	sxth	r2, r3
 8004440:	4b80      	ldr	r3, [pc, #512]	@ (8004644 <BNO080_parseInputReport+0x278>)
 8004442:	7adb      	ldrb	r3, [r3, #11]
 8004444:	b21b      	sxth	r3, r3
 8004446:	4313      	orrs	r3, r2
 8004448:	b21b      	sxth	r3, r3
 800444a:	817b      	strh	r3, [r7, #10]
	uint16_t data3 = (uint16_t)shtpData[14] << 8 | shtpData[13];
 800444c:	4b7d      	ldr	r3, [pc, #500]	@ (8004644 <BNO080_parseInputReport+0x278>)
 800444e:	7b9b      	ldrb	r3, [r3, #14]
 8004450:	b21b      	sxth	r3, r3
 8004452:	021b      	lsls	r3, r3, #8
 8004454:	b21a      	sxth	r2, r3
 8004456:	4b7b      	ldr	r3, [pc, #492]	@ (8004644 <BNO080_parseInputReport+0x278>)
 8004458:	7b5b      	ldrb	r3, [r3, #13]
 800445a:	b21b      	sxth	r3, r3
 800445c:	4313      	orrs	r3, r2
 800445e:	b21b      	sxth	r3, r3
 8004460:	813b      	strh	r3, [r7, #8]
	uint16_t data4 = 0;
 8004462:	2300      	movs	r3, #0
 8004464:	82fb      	strh	r3, [r7, #22]
	uint16_t data5 = 0;
 8004466:	2300      	movs	r3, #0
 8004468:	82bb      	strh	r3, [r7, #20]

	if (dataLength > 14)
 800446a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800446e:	2b0e      	cmp	r3, #14
 8004470:	dd0a      	ble.n	8004488 <BNO080_parseInputReport+0xbc>
	{
		data4 = (uint16_t)shtpData[16] << 8 | shtpData[15];
 8004472:	4b74      	ldr	r3, [pc, #464]	@ (8004644 <BNO080_parseInputReport+0x278>)
 8004474:	7c1b      	ldrb	r3, [r3, #16]
 8004476:	b21b      	sxth	r3, r3
 8004478:	021b      	lsls	r3, r3, #8
 800447a:	b21a      	sxth	r2, r3
 800447c:	4b71      	ldr	r3, [pc, #452]	@ (8004644 <BNO080_parseInputReport+0x278>)
 800447e:	7bdb      	ldrb	r3, [r3, #15]
 8004480:	b21b      	sxth	r3, r3
 8004482:	4313      	orrs	r3, r2
 8004484:	b21b      	sxth	r3, r3
 8004486:	82fb      	strh	r3, [r7, #22]
	}
	if (dataLength > 16)
 8004488:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800448c:	2b10      	cmp	r3, #16
 800448e:	dd0a      	ble.n	80044a6 <BNO080_parseInputReport+0xda>
	{
		data5 = (uint16_t)shtpData[18] << 8 | shtpData[17];
 8004490:	4b6c      	ldr	r3, [pc, #432]	@ (8004644 <BNO080_parseInputReport+0x278>)
 8004492:	7c9b      	ldrb	r3, [r3, #18]
 8004494:	b21b      	sxth	r3, r3
 8004496:	021b      	lsls	r3, r3, #8
 8004498:	b21a      	sxth	r2, r3
 800449a:	4b6a      	ldr	r3, [pc, #424]	@ (8004644 <BNO080_parseInputReport+0x278>)
 800449c:	7c5b      	ldrb	r3, [r3, #17]
 800449e:	b21b      	sxth	r3, r3
 80044a0:	4313      	orrs	r3, r2
 80044a2:	b21b      	sxth	r3, r3
 80044a4:	82bb      	strh	r3, [r7, #20]
	}

	//Store these generic values to their proper global variable
	switch(shtpData[5])
 80044a6:	4b67      	ldr	r3, [pc, #412]	@ (8004644 <BNO080_parseInputReport+0x278>)
 80044a8:	795b      	ldrb	r3, [r3, #5]
 80044aa:	2b1e      	cmp	r3, #30
 80044ac:	dc46      	bgt.n	800453c <BNO080_parseInputReport+0x170>
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	f340 80bf 	ble.w	8004632 <BNO080_parseInputReport+0x266>
 80044b4:	3b01      	subs	r3, #1
 80044b6:	2b1d      	cmp	r3, #29
 80044b8:	f200 80bb 	bhi.w	8004632 <BNO080_parseInputReport+0x266>
 80044bc:	a201      	add	r2, pc, #4	@ (adr r2, 80044c4 <BNO080_parseInputReport+0xf8>)
 80044be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044c2:	bf00      	nop
 80044c4:	08004543 	.word	0x08004543
 80044c8:	0800457b 	.word	0x0800457b
 80044cc:	08004597 	.word	0x08004597
 80044d0:	0800455f 	.word	0x0800455f
 80044d4:	080045b3 	.word	0x080045b3
 80044d8:	08004633 	.word	0x08004633
 80044dc:	08004633 	.word	0x08004633
 80044e0:	080045b3 	.word	0x080045b3
 80044e4:	08004633 	.word	0x08004633
 80044e8:	08004633 	.word	0x08004633
 80044ec:	08004633 	.word	0x08004633
 80044f0:	08004633 	.word	0x08004633
 80044f4:	08004633 	.word	0x08004633
 80044f8:	08004633 	.word	0x08004633
 80044fc:	08004633 	.word	0x08004633
 8004500:	08004633 	.word	0x08004633
 8004504:	080045db 	.word	0x080045db
 8004508:	08004633 	.word	0x08004633
 800450c:	080045e3 	.word	0x080045e3
 8004510:	08004633 	.word	0x08004633
 8004514:	08004633 	.word	0x08004633
 8004518:	08004633 	.word	0x08004633
 800451c:	08004633 	.word	0x08004633
 8004520:	08004633 	.word	0x08004633
 8004524:	08004633 	.word	0x08004633
 8004528:	08004633 	.word	0x08004633
 800452c:	08004633 	.word	0x08004633
 8004530:	08004633 	.word	0x08004633
 8004534:	08004633 	.word	0x08004633
 8004538:	080045ed 	.word	0x080045ed
 800453c:	2bf1      	cmp	r3, #241	@ 0xf1
 800453e:	d06d      	beq.n	800461c <BNO080_parseInputReport+0x250>
			//See reference manual to add additional feature reports as needed
		}
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 8004540:	e077      	b.n	8004632 <BNO080_parseInputReport+0x266>
			accelAccuracy = status;
 8004542:	7bfb      	ldrb	r3, [r7, #15]
 8004544:	b29a      	uxth	r2, r3
 8004546:	4b41      	ldr	r3, [pc, #260]	@ (800464c <BNO080_parseInputReport+0x280>)
 8004548:	801a      	strh	r2, [r3, #0]
			rawAccelX = data1;
 800454a:	4a41      	ldr	r2, [pc, #260]	@ (8004650 <BNO080_parseInputReport+0x284>)
 800454c:	89bb      	ldrh	r3, [r7, #12]
 800454e:	8013      	strh	r3, [r2, #0]
			rawAccelY = data2;
 8004550:	4a40      	ldr	r2, [pc, #256]	@ (8004654 <BNO080_parseInputReport+0x288>)
 8004552:	897b      	ldrh	r3, [r7, #10]
 8004554:	8013      	strh	r3, [r2, #0]
			rawAccelZ = data3;
 8004556:	4a40      	ldr	r2, [pc, #256]	@ (8004658 <BNO080_parseInputReport+0x28c>)
 8004558:	893b      	ldrh	r3, [r7, #8]
 800455a:	8013      	strh	r3, [r2, #0]
			break;
 800455c:	e069      	b.n	8004632 <BNO080_parseInputReport+0x266>
			accelLinAccuracy = status;
 800455e:	7bfb      	ldrb	r3, [r7, #15]
 8004560:	b29a      	uxth	r2, r3
 8004562:	4b3e      	ldr	r3, [pc, #248]	@ (800465c <BNO080_parseInputReport+0x290>)
 8004564:	801a      	strh	r2, [r3, #0]
			rawLinAccelX = data1;
 8004566:	4a3e      	ldr	r2, [pc, #248]	@ (8004660 <BNO080_parseInputReport+0x294>)
 8004568:	89bb      	ldrh	r3, [r7, #12]
 800456a:	8013      	strh	r3, [r2, #0]
			rawLinAccelY = data2;
 800456c:	4a3d      	ldr	r2, [pc, #244]	@ (8004664 <BNO080_parseInputReport+0x298>)
 800456e:	897b      	ldrh	r3, [r7, #10]
 8004570:	8013      	strh	r3, [r2, #0]
			rawLinAccelZ = data3;
 8004572:	4a3d      	ldr	r2, [pc, #244]	@ (8004668 <BNO080_parseInputReport+0x29c>)
 8004574:	893b      	ldrh	r3, [r7, #8]
 8004576:	8013      	strh	r3, [r2, #0]
			break;
 8004578:	e05b      	b.n	8004632 <BNO080_parseInputReport+0x266>
			gyroAccuracy = status;
 800457a:	7bfb      	ldrb	r3, [r7, #15]
 800457c:	b29a      	uxth	r2, r3
 800457e:	4b3b      	ldr	r3, [pc, #236]	@ (800466c <BNO080_parseInputReport+0x2a0>)
 8004580:	801a      	strh	r2, [r3, #0]
			rawGyroX = data1;
 8004582:	4a3b      	ldr	r2, [pc, #236]	@ (8004670 <BNO080_parseInputReport+0x2a4>)
 8004584:	89bb      	ldrh	r3, [r7, #12]
 8004586:	8013      	strh	r3, [r2, #0]
			rawGyroY = data2;
 8004588:	4a3a      	ldr	r2, [pc, #232]	@ (8004674 <BNO080_parseInputReport+0x2a8>)
 800458a:	897b      	ldrh	r3, [r7, #10]
 800458c:	8013      	strh	r3, [r2, #0]
			rawGyroZ = data3;
 800458e:	4a3a      	ldr	r2, [pc, #232]	@ (8004678 <BNO080_parseInputReport+0x2ac>)
 8004590:	893b      	ldrh	r3, [r7, #8]
 8004592:	8013      	strh	r3, [r2, #0]
			break;
 8004594:	e04d      	b.n	8004632 <BNO080_parseInputReport+0x266>
			magAccuracy = status;
 8004596:	7bfb      	ldrb	r3, [r7, #15]
 8004598:	b29a      	uxth	r2, r3
 800459a:	4b38      	ldr	r3, [pc, #224]	@ (800467c <BNO080_parseInputReport+0x2b0>)
 800459c:	801a      	strh	r2, [r3, #0]
			rawMagX = data1;
 800459e:	4a38      	ldr	r2, [pc, #224]	@ (8004680 <BNO080_parseInputReport+0x2b4>)
 80045a0:	89bb      	ldrh	r3, [r7, #12]
 80045a2:	8013      	strh	r3, [r2, #0]
			rawMagY = data2;
 80045a4:	4a37      	ldr	r2, [pc, #220]	@ (8004684 <BNO080_parseInputReport+0x2b8>)
 80045a6:	897b      	ldrh	r3, [r7, #10]
 80045a8:	8013      	strh	r3, [r2, #0]
			rawMagZ = data3;
 80045aa:	4a37      	ldr	r2, [pc, #220]	@ (8004688 <BNO080_parseInputReport+0x2bc>)
 80045ac:	893b      	ldrh	r3, [r7, #8]
 80045ae:	8013      	strh	r3, [r2, #0]
			break;
 80045b0:	e03f      	b.n	8004632 <BNO080_parseInputReport+0x266>
			quatAccuracy = status;
 80045b2:	7bfb      	ldrb	r3, [r7, #15]
 80045b4:	b29a      	uxth	r2, r3
 80045b6:	4b35      	ldr	r3, [pc, #212]	@ (800468c <BNO080_parseInputReport+0x2c0>)
 80045b8:	801a      	strh	r2, [r3, #0]
			rawQuatI = data1;
 80045ba:	4a35      	ldr	r2, [pc, #212]	@ (8004690 <BNO080_parseInputReport+0x2c4>)
 80045bc:	89bb      	ldrh	r3, [r7, #12]
 80045be:	8013      	strh	r3, [r2, #0]
			rawQuatJ = data2;
 80045c0:	4a34      	ldr	r2, [pc, #208]	@ (8004694 <BNO080_parseInputReport+0x2c8>)
 80045c2:	897b      	ldrh	r3, [r7, #10]
 80045c4:	8013      	strh	r3, [r2, #0]
			rawQuatK = data3;
 80045c6:	4a34      	ldr	r2, [pc, #208]	@ (8004698 <BNO080_parseInputReport+0x2cc>)
 80045c8:	893b      	ldrh	r3, [r7, #8]
 80045ca:	8013      	strh	r3, [r2, #0]
			rawQuatReal = data4;
 80045cc:	4a33      	ldr	r2, [pc, #204]	@ (800469c <BNO080_parseInputReport+0x2d0>)
 80045ce:	8afb      	ldrh	r3, [r7, #22]
 80045d0:	8013      	strh	r3, [r2, #0]
			rawQuatRadianAccuracy = data5; //Only available on rotation vector, not game rot vector
 80045d2:	4a33      	ldr	r2, [pc, #204]	@ (80046a0 <BNO080_parseInputReport+0x2d4>)
 80045d4:	8abb      	ldrh	r3, [r7, #20]
 80045d6:	8013      	strh	r3, [r2, #0]
			break;
 80045d8:	e02b      	b.n	8004632 <BNO080_parseInputReport+0x266>
			stepCount = data3; //Bytes 8/9
 80045da:	4a32      	ldr	r2, [pc, #200]	@ (80046a4 <BNO080_parseInputReport+0x2d8>)
 80045dc:	893b      	ldrh	r3, [r7, #8]
 80045de:	8013      	strh	r3, [r2, #0]
			break;
 80045e0:	e027      	b.n	8004632 <BNO080_parseInputReport+0x266>
			stabilityClassifier = shtpData[5 + 4]; //Byte 4 only
 80045e2:	4b18      	ldr	r3, [pc, #96]	@ (8004644 <BNO080_parseInputReport+0x278>)
 80045e4:	7a5a      	ldrb	r2, [r3, #9]
 80045e6:	4b30      	ldr	r3, [pc, #192]	@ (80046a8 <BNO080_parseInputReport+0x2dc>)
 80045e8:	701a      	strb	r2, [r3, #0]
			break;
 80045ea:	e022      	b.n	8004632 <BNO080_parseInputReport+0x266>
			activityClassifier = shtpData[5 + 5]; //Most likely state
 80045ec:	4b15      	ldr	r3, [pc, #84]	@ (8004644 <BNO080_parseInputReport+0x278>)
 80045ee:	7a9a      	ldrb	r2, [r3, #10]
 80045f0:	4b2e      	ldr	r3, [pc, #184]	@ (80046ac <BNO080_parseInputReport+0x2e0>)
 80045f2:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 80045f4:	2300      	movs	r3, #0
 80045f6:	74fb      	strb	r3, [r7, #19]
 80045f8:	e00c      	b.n	8004614 <BNO080_parseInputReport+0x248>
				_activityConfidences[x] = shtpData[11 + x]; //5 bytes of timestamp, byte 6 is first confidence byte
 80045fa:	7cfb      	ldrb	r3, [r7, #19]
 80045fc:	f103 020b 	add.w	r2, r3, #11
 8004600:	4b2b      	ldr	r3, [pc, #172]	@ (80046b0 <BNO080_parseInputReport+0x2e4>)
 8004602:	6819      	ldr	r1, [r3, #0]
 8004604:	7cfb      	ldrb	r3, [r7, #19]
 8004606:	440b      	add	r3, r1
 8004608:	490e      	ldr	r1, [pc, #56]	@ (8004644 <BNO080_parseInputReport+0x278>)
 800460a:	5c8a      	ldrb	r2, [r1, r2]
 800460c:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 800460e:	7cfb      	ldrb	r3, [r7, #19]
 8004610:	3301      	adds	r3, #1
 8004612:	74fb      	strb	r3, [r7, #19]
 8004614:	7cfb      	ldrb	r3, [r7, #19]
 8004616:	2b08      	cmp	r3, #8
 8004618:	d9ef      	bls.n	80045fa <BNO080_parseInputReport+0x22e>
			break;
 800461a:	e00a      	b.n	8004632 <BNO080_parseInputReport+0x266>
			uint8_t command = shtpData[5 + 2]; //This is the Command byte of the response
 800461c:	4b09      	ldr	r3, [pc, #36]	@ (8004644 <BNO080_parseInputReport+0x278>)
 800461e:	79db      	ldrb	r3, [r3, #7]
 8004620:	71fb      	strb	r3, [r7, #7]
			if (command == COMMAND_ME_CALIBRATE)
 8004622:	79fb      	ldrb	r3, [r7, #7]
 8004624:	2b07      	cmp	r3, #7
 8004626:	d103      	bne.n	8004630 <BNO080_parseInputReport+0x264>
				calibrationStatus = shtpData[5 + 5]; //R0 - Status (0 = success, non-zero = fail)
 8004628:	4b06      	ldr	r3, [pc, #24]	@ (8004644 <BNO080_parseInputReport+0x278>)
 800462a:	7a9a      	ldrb	r2, [r3, #10]
 800462c:	4b21      	ldr	r3, [pc, #132]	@ (80046b4 <BNO080_parseInputReport+0x2e8>)
 800462e:	701a      	strb	r2, [r3, #0]
			break;
 8004630:	bf00      	nop
}
 8004632:	bf00      	nop
 8004634:	371c      	adds	r7, #28
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr
 800463e:	bf00      	nop
 8004640:	2000046c 	.word	0x2000046c
 8004644:	20000470 	.word	0x20000470
 8004648:	20000524 	.word	0x20000524
 800464c:	200004fc 	.word	0x200004fc
 8004650:	200004f6 	.word	0x200004f6
 8004654:	200004f8 	.word	0x200004f8
 8004658:	200004fa 	.word	0x200004fa
 800465c:	20000504 	.word	0x20000504
 8004660:	200004fe 	.word	0x200004fe
 8004664:	20000500 	.word	0x20000500
 8004668:	20000502 	.word	0x20000502
 800466c:	2000050c 	.word	0x2000050c
 8004670:	20000506 	.word	0x20000506
 8004674:	20000508 	.word	0x20000508
 8004678:	2000050a 	.word	0x2000050a
 800467c:	20000514 	.word	0x20000514
 8004680:	2000050e 	.word	0x2000050e
 8004684:	20000510 	.word	0x20000510
 8004688:	20000512 	.word	0x20000512
 800468c:	20000520 	.word	0x20000520
 8004690:	20000516 	.word	0x20000516
 8004694:	20000518 	.word	0x20000518
 8004698:	2000051a 	.word	0x2000051a
 800469c:	2000051c 	.word	0x2000051c
 80046a0:	2000051e 	.word	0x2000051e
 80046a4:	20000522 	.word	0x20000522
 80046a8:	20000528 	.word	0x20000528
 80046ac:	20000529 	.word	0x20000529
 80046b0:	2000052c 	.word	0x2000052c
 80046b4:	20000530 	.word	0x20000530

080046b8 <BNO080_getQuatI>:

//Return the rotation vector quaternion I
float BNO080_getQuatI()
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatI, rotationVector_Q1);
 80046bc:	4b07      	ldr	r3, [pc, #28]	@ (80046dc <BNO080_getQuatI+0x24>)
 80046be:	881b      	ldrh	r3, [r3, #0]
 80046c0:	b21b      	sxth	r3, r3
 80046c2:	4a07      	ldr	r2, [pc, #28]	@ (80046e0 <BNO080_getQuatI+0x28>)
 80046c4:	f9b2 2000 	ldrsh.w	r2, [r2]
 80046c8:	b2d2      	uxtb	r2, r2
 80046ca:	4611      	mov	r1, r2
 80046cc:	4618      	mov	r0, r3
 80046ce:	f000 f84b 	bl	8004768 <BNO080_qToFloat>
 80046d2:	eef0 7a40 	vmov.f32	s15, s0
}
 80046d6:	eeb0 0a67 	vmov.f32	s0, s15
 80046da:	bd80      	pop	{r7, pc}
 80046dc:	20000516 	.word	0x20000516
 80046e0:	2000000a 	.word	0x2000000a

080046e4 <BNO080_getQuatJ>:

//Return the rotation vector quaternion J
float BNO080_getQuatJ()
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatJ, rotationVector_Q1);
 80046e8:	4b07      	ldr	r3, [pc, #28]	@ (8004708 <BNO080_getQuatJ+0x24>)
 80046ea:	881b      	ldrh	r3, [r3, #0]
 80046ec:	b21b      	sxth	r3, r3
 80046ee:	4a07      	ldr	r2, [pc, #28]	@ (800470c <BNO080_getQuatJ+0x28>)
 80046f0:	f9b2 2000 	ldrsh.w	r2, [r2]
 80046f4:	b2d2      	uxtb	r2, r2
 80046f6:	4611      	mov	r1, r2
 80046f8:	4618      	mov	r0, r3
 80046fa:	f000 f835 	bl	8004768 <BNO080_qToFloat>
 80046fe:	eef0 7a40 	vmov.f32	s15, s0
}
 8004702:	eeb0 0a67 	vmov.f32	s0, s15
 8004706:	bd80      	pop	{r7, pc}
 8004708:	20000518 	.word	0x20000518
 800470c:	2000000a 	.word	0x2000000a

08004710 <BNO080_getQuatK>:

//Return the rotation vector quaternion K
float BNO080_getQuatK()
{
 8004710:	b580      	push	{r7, lr}
 8004712:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatK, rotationVector_Q1);
 8004714:	4b07      	ldr	r3, [pc, #28]	@ (8004734 <BNO080_getQuatK+0x24>)
 8004716:	881b      	ldrh	r3, [r3, #0]
 8004718:	b21b      	sxth	r3, r3
 800471a:	4a07      	ldr	r2, [pc, #28]	@ (8004738 <BNO080_getQuatK+0x28>)
 800471c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8004720:	b2d2      	uxtb	r2, r2
 8004722:	4611      	mov	r1, r2
 8004724:	4618      	mov	r0, r3
 8004726:	f000 f81f 	bl	8004768 <BNO080_qToFloat>
 800472a:	eef0 7a40 	vmov.f32	s15, s0
}
 800472e:	eeb0 0a67 	vmov.f32	s0, s15
 8004732:	bd80      	pop	{r7, pc}
 8004734:	2000051a 	.word	0x2000051a
 8004738:	2000000a 	.word	0x2000000a

0800473c <BNO080_getQuatReal>:

//Return the rotation vector quaternion Real
float BNO080_getQuatReal()
{
 800473c:	b580      	push	{r7, lr}
 800473e:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatReal, rotationVector_Q1);
 8004740:	4b07      	ldr	r3, [pc, #28]	@ (8004760 <BNO080_getQuatReal+0x24>)
 8004742:	881b      	ldrh	r3, [r3, #0]
 8004744:	b21b      	sxth	r3, r3
 8004746:	4a07      	ldr	r2, [pc, #28]	@ (8004764 <BNO080_getQuatReal+0x28>)
 8004748:	f9b2 2000 	ldrsh.w	r2, [r2]
 800474c:	b2d2      	uxtb	r2, r2
 800474e:	4611      	mov	r1, r2
 8004750:	4618      	mov	r0, r3
 8004752:	f000 f809 	bl	8004768 <BNO080_qToFloat>
 8004756:	eef0 7a40 	vmov.f32	s15, s0
}
 800475a:	eeb0 0a67 	vmov.f32	s0, s15
 800475e:	bd80      	pop	{r7, pc}
 8004760:	2000051c 	.word	0x2000051c
 8004764:	2000000a 	.word	0x2000000a

08004768 <BNO080_qToFloat>:
}

//Given a register value and a Q point, convert to float
//See https://en.wikipedia.org/wiki/Q_(number_format)
float BNO080_qToFloat(int16_t fixedPointValue, uint8_t qPoint)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	ed2d 8b02 	vpush	{d8}
 800476e:	b082      	sub	sp, #8
 8004770:	af00      	add	r7, sp, #0
 8004772:	4603      	mov	r3, r0
 8004774:	460a      	mov	r2, r1
 8004776:	80fb      	strh	r3, [r7, #6]
 8004778:	4613      	mov	r3, r2
 800477a:	717b      	strb	r3, [r7, #5]
	return fixedPointValue * powf(2, qPoint * -1);
 800477c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004780:	ee07 3a90 	vmov	s15, r3
 8004784:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8004788:	797b      	ldrb	r3, [r7, #5]
 800478a:	425b      	negs	r3, r3
 800478c:	ee07 3a90 	vmov	s15, r3
 8004790:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004794:	eef0 0a67 	vmov.f32	s1, s15
 8004798:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 800479c:	f004 fed4 	bl	8009548 <powf>
 80047a0:	eef0 7a40 	vmov.f32	s15, s0
 80047a4:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 80047a8:	eeb0 0a67 	vmov.f32	s0, s15
 80047ac:	3708      	adds	r7, #8
 80047ae:	46bd      	mov	sp, r7
 80047b0:	ecbd 8b02 	vpop	{d8}
 80047b4:	bd80      	pop	{r7, pc}

080047b6 <BNO080_enableGameRotationVector>:
	BNO080_setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
}

//Sends the packet to enable the rotation vector
void BNO080_enableGameRotationVector(uint16_t timeBetweenReports)
{
 80047b6:	b580      	push	{r7, lr}
 80047b8:	b082      	sub	sp, #8
 80047ba:	af00      	add	r7, sp, #0
 80047bc:	4603      	mov	r3, r0
 80047be:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_GAME_ROTATION_VECTOR, timeBetweenReports, 0);
 80047c0:	88fb      	ldrh	r3, [r7, #6]
 80047c2:	2200      	movs	r2, #0
 80047c4:	4619      	mov	r1, r3
 80047c6:	2008      	movs	r0, #8
 80047c8:	f000 f804 	bl	80047d4 <BNO080_setFeatureCommand>
}
 80047cc:	bf00      	nop
 80047ce:	3708      	adds	r7, #8
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}

080047d4 <BNO080_setFeatureCommand>:
}

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void BNO080_setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	4603      	mov	r3, r0
 80047dc:	60b9      	str	r1, [r7, #8]
 80047de:	607a      	str	r2, [r7, #4]
 80047e0:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 80047e2:	4b24      	ldr	r3, [pc, #144]	@ (8004874 <BNO080_setFeatureCommand+0xa0>)
 80047e4:	22fd      	movs	r2, #253	@ 0xfd
 80047e6:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 80047e8:	4a22      	ldr	r2, [pc, #136]	@ (8004874 <BNO080_setFeatureCommand+0xa0>)
 80047ea:	7bfb      	ldrb	r3, [r7, #15]
 80047ec:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 80047ee:	4b21      	ldr	r3, [pc, #132]	@ (8004874 <BNO080_setFeatureCommand+0xa0>)
 80047f0:	2200      	movs	r2, #0
 80047f2:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 80047f4:	4b1f      	ldr	r3, [pc, #124]	@ (8004874 <BNO080_setFeatureCommand+0xa0>)
 80047f6:	2200      	movs	r2, #0
 80047f8:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 80047fa:	4b1e      	ldr	r3, [pc, #120]	@ (8004874 <BNO080_setFeatureCommand+0xa0>)
 80047fc:	2200      	movs	r2, #0
 80047fe:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	b2da      	uxtb	r2, r3
 8004804:	4b1b      	ldr	r3, [pc, #108]	@ (8004874 <BNO080_setFeatureCommand+0xa0>)
 8004806:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	0a1b      	lsrs	r3, r3, #8
 800480c:	b2da      	uxtb	r2, r3
 800480e:	4b19      	ldr	r3, [pc, #100]	@ (8004874 <BNO080_setFeatureCommand+0xa0>)
 8004810:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	0c1b      	lsrs	r3, r3, #16
 8004816:	b2da      	uxtb	r2, r3
 8004818:	4b16      	ldr	r3, [pc, #88]	@ (8004874 <BNO080_setFeatureCommand+0xa0>)
 800481a:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	0e1b      	lsrs	r3, r3, #24
 8004820:	b2da      	uxtb	r2, r3
 8004822:	4b14      	ldr	r3, [pc, #80]	@ (8004874 <BNO080_setFeatureCommand+0xa0>)
 8004824:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 8004826:	4b13      	ldr	r3, [pc, #76]	@ (8004874 <BNO080_setFeatureCommand+0xa0>)
 8004828:	2200      	movs	r2, #0
 800482a:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 800482c:	4b11      	ldr	r3, [pc, #68]	@ (8004874 <BNO080_setFeatureCommand+0xa0>)
 800482e:	2200      	movs	r2, #0
 8004830:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 8004832:	4b10      	ldr	r3, [pc, #64]	@ (8004874 <BNO080_setFeatureCommand+0xa0>)
 8004834:	2200      	movs	r2, #0
 8004836:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 8004838:	4b0e      	ldr	r3, [pc, #56]	@ (8004874 <BNO080_setFeatureCommand+0xa0>)
 800483a:	2200      	movs	r2, #0
 800483c:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	b2da      	uxtb	r2, r3
 8004842:	4b0c      	ldr	r3, [pc, #48]	@ (8004874 <BNO080_setFeatureCommand+0xa0>)
 8004844:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	0a1b      	lsrs	r3, r3, #8
 800484a:	b2da      	uxtb	r2, r3
 800484c:	4b09      	ldr	r3, [pc, #36]	@ (8004874 <BNO080_setFeatureCommand+0xa0>)
 800484e:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	0c1b      	lsrs	r3, r3, #16
 8004854:	b2da      	uxtb	r2, r3
 8004856:	4b07      	ldr	r3, [pc, #28]	@ (8004874 <BNO080_setFeatureCommand+0xa0>)
 8004858:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	0e1b      	lsrs	r3, r3, #24
 800485e:	b2da      	uxtb	r2, r3
 8004860:	4b04      	ldr	r3, [pc, #16]	@ (8004874 <BNO080_setFeatureCommand+0xa0>)
 8004862:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 17);
 8004864:	2111      	movs	r1, #17
 8004866:	2002      	movs	r0, #2
 8004868:	f000 f898 	bl	800499c <BNO080_sendPacket>
}
 800486c:	bf00      	nop
 800486e:	3710      	adds	r7, #16
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}
 8004874:	20000470 	.word	0x20000470

08004878 <BNO080_waitForSPI>:

//Blocking wait for BNO080 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
int BNO080_waitForSPI(void)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b082      	sub	sp, #8
 800487c:	af00      	add	r7, sp, #0
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 800487e:	2300      	movs	r3, #0
 8004880:	607b      	str	r3, [r7, #4]
 8004882:	e00b      	b.n	800489c <BNO080_waitForSPI+0x24>
	{
		if (BNO_INT_ASSERTED() == 0)
 8004884:	2101      	movs	r1, #1
 8004886:	480b      	ldr	r0, [pc, #44]	@ (80048b4 <BNO080_waitForSPI+0x3c>)
 8004888:	f7fd ff9e 	bl	80027c8 <HAL_GPIO_ReadPin>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	d101      	bne.n	8004896 <BNO080_waitForSPI+0x1e>
		{
			//printf("\nData available\n");
			return (1);
 8004892:	2301      	movs	r3, #1
 8004894:	e00a      	b.n	80048ac <BNO080_waitForSPI+0x34>
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	3301      	adds	r3, #1
 800489a:	607b      	str	r3, [r7, #4]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80048a2:	d1ef      	bne.n	8004884 <BNO080_waitForSPI+0xc>
		}
		//printf("SPI Wait %d\n", counter);
	}
	printf("\nData not available\n");
 80048a4:	4804      	ldr	r0, [pc, #16]	@ (80048b8 <BNO080_waitForSPI+0x40>)
 80048a6:	f001 f9d5 	bl	8005c54 <puts>
	return (0);
 80048aa:	2300      	movs	r3, #0
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3708      	adds	r7, #8
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	40020400 	.word	0x40020400
 80048b8:	0800a2cc 	.word	0x0800a2cc

080048bc <BNO080_receivePacket>:


//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
int BNO080_receivePacket(void)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b084      	sub	sp, #16
 80048c0:	af00      	add	r7, sp, #0
	uint8_t incoming;

	if (BNO_INT_ASSERTED() == 1)
 80048c2:	2101      	movs	r1, #1
 80048c4:	4831      	ldr	r0, [pc, #196]	@ (800498c <BNO080_receivePacket+0xd0>)
 80048c6:	f7fd ff7f 	bl	80027c8 <HAL_GPIO_ReadPin>
 80048ca:	4603      	mov	r3, r0
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d101      	bne.n	80048d4 <BNO080_receivePacket+0x18>
		return (0); //Data is not available
 80048d0:	2300      	movs	r3, #0
 80048d2:	e057      	b.n	8004984 <BNO080_receivePacket+0xc8>

	//Old way: if (BNO080_waitForSPI() == 0) return (0); //Something went wrong

	//Get first four bytes to find out how much data we need to read

	CHIP_SELECT(BNO080);
 80048d4:	2200      	movs	r2, #0
 80048d6:	2110      	movs	r1, #16
 80048d8:	482d      	ldr	r0, [pc, #180]	@ (8004990 <BNO080_receivePacket+0xd4>)
 80048da:	f7fd ff8d 	bl	80027f8 <HAL_GPIO_WritePin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = SPI2_SendByte(0);
 80048de:	2000      	movs	r0, #0
 80048e0:	f7ff fd0e 	bl	8004300 <SPI2_SendByte>
 80048e4:	4603      	mov	r3, r0
 80048e6:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = SPI2_SendByte(0);
 80048e8:	2000      	movs	r0, #0
 80048ea:	f7ff fd09 	bl	8004300 <SPI2_SendByte>
 80048ee:	4603      	mov	r3, r0
 80048f0:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = SPI2_SendByte(0);
 80048f2:	2000      	movs	r0, #0
 80048f4:	f7ff fd04 	bl	8004300 <SPI2_SendByte>
 80048f8:	4603      	mov	r3, r0
 80048fa:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = SPI2_SendByte(0); //Not sure if we need to store this or not
 80048fc:	2000      	movs	r0, #0
 80048fe:	f7ff fcff 	bl	8004300 <SPI2_SendByte>
 8004902:	4603      	mov	r3, r0
 8004904:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 8004906:	4a23      	ldr	r2, [pc, #140]	@ (8004994 <BNO080_receivePacket+0xd8>)
 8004908:	7b7b      	ldrb	r3, [r7, #13]
 800490a:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 800490c:	4a21      	ldr	r2, [pc, #132]	@ (8004994 <BNO080_receivePacket+0xd8>)
 800490e:	7b3b      	ldrb	r3, [r7, #12]
 8004910:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 8004912:	4a20      	ldr	r2, [pc, #128]	@ (8004994 <BNO080_receivePacket+0xd8>)
 8004914:	7afb      	ldrb	r3, [r7, #11]
 8004916:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 8004918:	4a1e      	ldr	r2, [pc, #120]	@ (8004994 <BNO080_receivePacket+0xd8>)
 800491a:	7abb      	ldrb	r3, [r7, #10]
 800491c:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 800491e:	7b3b      	ldrb	r3, [r7, #12]
 8004920:	b21b      	sxth	r3, r3
 8004922:	021b      	lsls	r3, r3, #8
 8004924:	b21a      	sxth	r2, r3
 8004926:	7b7b      	ldrb	r3, [r7, #13]
 8004928:	b21b      	sxth	r3, r3
 800492a:	4313      	orrs	r3, r2
 800492c:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 800492e:	893b      	ldrh	r3, [r7, #8]
 8004930:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004934:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 8004936:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d101      	bne.n	8004942 <BNO080_receivePacket+0x86>
	{
		//Packet is empty
		return (0); //All done
 800493e:	2300      	movs	r3, #0
 8004940:	e020      	b.n	8004984 <BNO080_receivePacket+0xc8>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 8004942:	893b      	ldrh	r3, [r7, #8]
 8004944:	3b04      	subs	r3, #4
 8004946:	b29b      	uxth	r3, r3
 8004948:	813b      	strh	r3, [r7, #8]

	//printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 800494a:	2300      	movs	r3, #0
 800494c:	81fb      	strh	r3, [r7, #14]
 800494e:	e00e      	b.n	800496e <BNO080_receivePacket+0xb2>
	{
		incoming = SPI2_SendByte(0xFF);
 8004950:	20ff      	movs	r0, #255	@ 0xff
 8004952:	f7ff fcd5 	bl	8004300 <SPI2_SendByte>
 8004956:	4603      	mov	r3, r0
 8004958:	71fb      	strb	r3, [r7, #7]
		//printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 800495a:	89fb      	ldrh	r3, [r7, #14]
 800495c:	2b7f      	cmp	r3, #127	@ 0x7f
 800495e:	d803      	bhi.n	8004968 <BNO080_receivePacket+0xac>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 8004960:	89fb      	ldrh	r3, [r7, #14]
 8004962:	490d      	ldr	r1, [pc, #52]	@ (8004998 <BNO080_receivePacket+0xdc>)
 8004964:	79fa      	ldrb	r2, [r7, #7]
 8004966:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8004968:	89fb      	ldrh	r3, [r7, #14]
 800496a:	3301      	adds	r3, #1
 800496c:	81fb      	strh	r3, [r7, #14]
 800496e:	89fa      	ldrh	r2, [r7, #14]
 8004970:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004974:	429a      	cmp	r2, r3
 8004976:	dbeb      	blt.n	8004950 <BNO080_receivePacket+0x94>
	}
	//printf("\n");

	CHIP_DESELECT(BNO080); //Release BNO080
 8004978:	2201      	movs	r2, #1
 800497a:	2110      	movs	r1, #16
 800497c:	4804      	ldr	r0, [pc, #16]	@ (8004990 <BNO080_receivePacket+0xd4>)
 800497e:	f7fd ff3b 	bl	80027f8 <HAL_GPIO_WritePin>
	return (1); //We're done!
 8004982:	2301      	movs	r3, #1
}
 8004984:	4618      	mov	r0, r3
 8004986:	3710      	adds	r7, #16
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}
 800498c:	40020400 	.word	0x40020400
 8004990:	40020000 	.word	0x40020000
 8004994:	2000046c 	.word	0x2000046c
 8004998:	20000470 	.word	0x20000470

0800499c <BNO080_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
int BNO080_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b084      	sub	sp, #16
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	4603      	mov	r3, r0
 80049a4:	460a      	mov	r2, r1
 80049a6:	71fb      	strb	r3, [r7, #7]
 80049a8:	4613      	mov	r3, r2
 80049aa:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 80049ac:	79bb      	ldrb	r3, [r7, #6]
 80049ae:	3304      	adds	r3, #4
 80049b0:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO080 to indicate it is available for communication
	if (BNO080_waitForSPI() == 0)
 80049b2:	f7ff ff61 	bl	8004878 <BNO080_waitForSPI>
 80049b6:	4603      	mov	r3, r0
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d101      	bne.n	80049c0 <BNO080_sendPacket+0x24>
		return (0); //Data is not available
 80049bc:	2300      	movs	r3, #0
 80049be:	e032      	b.n	8004a26 <BNO080_sendPacket+0x8a>

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode3
	CHIP_SELECT(BNO080);
 80049c0:	2200      	movs	r2, #0
 80049c2:	2110      	movs	r1, #16
 80049c4:	481a      	ldr	r0, [pc, #104]	@ (8004a30 <BNO080_sendPacket+0x94>)
 80049c6:	f7fd ff17 	bl	80027f8 <HAL_GPIO_WritePin>

	//Send the 4 byte packet header
	SPI2_SendByte(packetLength & 0xFF);			//Packet length LSB
 80049ca:	7bbb      	ldrb	r3, [r7, #14]
 80049cc:	4618      	mov	r0, r3
 80049ce:	f7ff fc97 	bl	8004300 <SPI2_SendByte>
	SPI2_SendByte(packetLength >> 8);				//Packet length MSB
 80049d2:	7bbb      	ldrb	r3, [r7, #14]
 80049d4:	121b      	asrs	r3, r3, #8
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	4618      	mov	r0, r3
 80049da:	f7ff fc91 	bl	8004300 <SPI2_SendByte>
	SPI2_SendByte(channelNumber);					//Channel number
 80049de:	79fb      	ldrb	r3, [r7, #7]
 80049e0:	4618      	mov	r0, r3
 80049e2:	f7ff fc8d 	bl	8004300 <SPI2_SendByte>
	SPI2_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 80049e6:	79fb      	ldrb	r3, [r7, #7]
 80049e8:	4a12      	ldr	r2, [pc, #72]	@ (8004a34 <BNO080_sendPacket+0x98>)
 80049ea:	5cd2      	ldrb	r2, [r2, r3]
 80049ec:	1c51      	adds	r1, r2, #1
 80049ee:	b2c8      	uxtb	r0, r1
 80049f0:	4910      	ldr	r1, [pc, #64]	@ (8004a34 <BNO080_sendPacket+0x98>)
 80049f2:	54c8      	strb	r0, [r1, r3]
 80049f4:	4610      	mov	r0, r2
 80049f6:	f7ff fc83 	bl	8004300 <SPI2_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 80049fa:	2300      	movs	r3, #0
 80049fc:	73fb      	strb	r3, [r7, #15]
 80049fe:	e008      	b.n	8004a12 <BNO080_sendPacket+0x76>
	{
		SPI2_SendByte(shtpData[i]);
 8004a00:	7bfb      	ldrb	r3, [r7, #15]
 8004a02:	4a0d      	ldr	r2, [pc, #52]	@ (8004a38 <BNO080_sendPacket+0x9c>)
 8004a04:	5cd3      	ldrb	r3, [r2, r3]
 8004a06:	4618      	mov	r0, r3
 8004a08:	f7ff fc7a 	bl	8004300 <SPI2_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 8004a0c:	7bfb      	ldrb	r3, [r7, #15]
 8004a0e:	3301      	adds	r3, #1
 8004a10:	73fb      	strb	r3, [r7, #15]
 8004a12:	7bfa      	ldrb	r2, [r7, #15]
 8004a14:	79bb      	ldrb	r3, [r7, #6]
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d3f2      	bcc.n	8004a00 <BNO080_sendPacket+0x64>
	}

	CHIP_DESELECT(BNO080);
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	2110      	movs	r1, #16
 8004a1e:	4804      	ldr	r0, [pc, #16]	@ (8004a30 <BNO080_sendPacket+0x94>)
 8004a20:	f7fd feea 	bl	80027f8 <HAL_GPIO_WritePin>

	return (1);
 8004a24:	2301      	movs	r3, #1
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3710      	adds	r7, #16
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	40020000 	.word	0x40020000
 8004a34:	200004f0 	.word	0x200004f0
 8004a38:	20000470 	.word	0x20000470

08004a3c <Quaternion_Update>:
float BNO080_Roll;
float BNO080_Pitch;
float BNO080_Yaw;

void Quaternion_Update(float* q)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b088      	sub	sp, #32
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
	float q1, q2, q3, q4;
	float norm;

	norm = invSqrt(q[0]*q[0] + q[1]*q[1] + q[2]*q[2] + q[3]*q[3]);    // normalize quaternion
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	ed93 7a00 	vldr	s14, [r3]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	edd3 7a00 	vldr	s15, [r3]
 8004a50:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	3304      	adds	r3, #4
 8004a58:	edd3 6a00 	vldr	s13, [r3]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	3304      	adds	r3, #4
 8004a60:	edd3 7a00 	vldr	s15, [r3]
 8004a64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a68:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	3308      	adds	r3, #8
 8004a70:	edd3 6a00 	vldr	s13, [r3]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	3308      	adds	r3, #8
 8004a78:	edd3 7a00 	vldr	s15, [r3]
 8004a7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a80:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	330c      	adds	r3, #12
 8004a88:	edd3 6a00 	vldr	s13, [r3]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	330c      	adds	r3, #12
 8004a90:	edd3 7a00 	vldr	s15, [r3]
 8004a94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a9c:	eeb0 0a67 	vmov.f32	s0, s15
 8004aa0:	f000 f90e 	bl	8004cc0 <invSqrt>
 8004aa4:	ed87 0a07 	vstr	s0, [r7, #28]
	
	q1 = q[0] * norm; //x
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	edd3 7a00 	vldr	s15, [r3]
 8004aae:	ed97 7a07 	vldr	s14, [r7, #28]
 8004ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ab6:	edc7 7a06 	vstr	s15, [r7, #24]
	q2 = q[1] * norm; //y
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	3304      	adds	r3, #4
 8004abe:	edd3 7a00 	vldr	s15, [r3]
 8004ac2:	ed97 7a07 	vldr	s14, [r7, #28]
 8004ac6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004aca:	edc7 7a05 	vstr	s15, [r7, #20]
	q3 = q[2] * norm; //z
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	3308      	adds	r3, #8
 8004ad2:	edd3 7a00 	vldr	s15, [r3]
 8004ad6:	ed97 7a07 	vldr	s14, [r7, #28]
 8004ada:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ade:	edc7 7a04 	vstr	s15, [r7, #16]
	q4 = q[3] * norm; //w
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	330c      	adds	r3, #12
 8004ae6:	edd3 7a00 	vldr	s15, [r3]
 8004aea:	ed97 7a07 	vldr	s14, [r7, #28]
 8004aee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004af2:	edc7 7a03 	vstr	s15, [r7, #12]

	BNO080_Pitch = atan2f(2.0f * (q2*q3 + q1*q4), q1*q1 + q2*q2 - q3*q3 - q4*q4);
 8004af6:	ed97 7a05 	vldr	s14, [r7, #20]
 8004afa:	edd7 7a04 	vldr	s15, [r7, #16]
 8004afe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004b02:	edd7 6a06 	vldr	s13, [r7, #24]
 8004b06:	edd7 7a03 	vldr	s15, [r7, #12]
 8004b0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004b0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b12:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8004b16:	edd7 7a06 	vldr	s15, [r7, #24]
 8004b1a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8004b1e:	edd7 7a05 	vldr	s15, [r7, #20]
 8004b22:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004b26:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004b2a:	edd7 7a04 	vldr	s15, [r7, #16]
 8004b2e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004b32:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004b36:	edd7 7a03 	vldr	s15, [r7, #12]
 8004b3a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004b3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b42:	eef0 0a67 	vmov.f32	s1, s15
 8004b46:	eeb0 0a66 	vmov.f32	s0, s13
 8004b4a:	f004 fcfb 	bl	8009544 <atan2f>
 8004b4e:	eef0 7a40 	vmov.f32	s15, s0
 8004b52:	4b55      	ldr	r3, [pc, #340]	@ (8004ca8 <Quaternion_Update+0x26c>)
 8004b54:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  = -asinf(2.0f * (q2*q4 - q1*q3));
 8004b58:	ed97 7a05 	vldr	s14, [r7, #20]
 8004b5c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004b60:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004b64:	edd7 6a06 	vldr	s13, [r7, #24]
 8004b68:	edd7 7a04 	vldr	s15, [r7, #16]
 8004b6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004b70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b74:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004b78:	eeb0 0a67 	vmov.f32	s0, s15
 8004b7c:	f004 fcb6 	bl	80094ec <asinf>
 8004b80:	eef0 7a40 	vmov.f32	s15, s0
 8004b84:	eef1 7a67 	vneg.f32	s15, s15
 8004b88:	4b48      	ldr	r3, [pc, #288]	@ (8004cac <Quaternion_Update+0x270>)
 8004b8a:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   = atan2f(2.0f * (q1*q2 + q3*q4), q1*q1 - q2*q2 - q3*q3 + q4*q4);
 8004b8e:	ed97 7a06 	vldr	s14, [r7, #24]
 8004b92:	edd7 7a05 	vldr	s15, [r7, #20]
 8004b96:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004b9a:	edd7 6a04 	vldr	s13, [r7, #16]
 8004b9e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004ba2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ba6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004baa:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8004bae:	edd7 7a06 	vldr	s15, [r7, #24]
 8004bb2:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8004bb6:	edd7 7a05 	vldr	s15, [r7, #20]
 8004bba:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004bbe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004bc2:	edd7 7a04 	vldr	s15, [r7, #16]
 8004bc6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004bca:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004bce:	edd7 7a03 	vldr	s15, [r7, #12]
 8004bd2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004bd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bda:	eef0 0a67 	vmov.f32	s1, s15
 8004bde:	eeb0 0a66 	vmov.f32	s0, s13
 8004be2:	f004 fcaf 	bl	8009544 <atan2f>
 8004be6:	eef0 7a40 	vmov.f32	s15, s0
 8004bea:	4b31      	ldr	r3, [pc, #196]	@ (8004cb0 <Quaternion_Update+0x274>)
 8004bec:	edc3 7a00 	vstr	s15, [r3]

	BNO080_Pitch *= _180_DIV_PI;
 8004bf0:	4b2d      	ldr	r3, [pc, #180]	@ (8004ca8 <Quaternion_Update+0x26c>)
 8004bf2:	edd3 7a00 	vldr	s15, [r3]
 8004bf6:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8004cb4 <Quaternion_Update+0x278>
 8004bfa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004bfe:	4b2a      	ldr	r3, [pc, #168]	@ (8004ca8 <Quaternion_Update+0x26c>)
 8004c00:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  *= _180_DIV_PI;
 8004c04:	4b29      	ldr	r3, [pc, #164]	@ (8004cac <Quaternion_Update+0x270>)
 8004c06:	edd3 7a00 	vldr	s15, [r3]
 8004c0a:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8004cb4 <Quaternion_Update+0x278>
 8004c0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c12:	4b26      	ldr	r3, [pc, #152]	@ (8004cac <Quaternion_Update+0x270>)
 8004c14:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   *= _180_DIV_PI;
 8004c18:	4b25      	ldr	r3, [pc, #148]	@ (8004cb0 <Quaternion_Update+0x274>)
 8004c1a:	edd3 7a00 	vldr	s15, [r3]
 8004c1e:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8004cb4 <Quaternion_Update+0x278>
 8004c22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c26:	4b22      	ldr	r3, [pc, #136]	@ (8004cb0 <Quaternion_Update+0x274>)
 8004c28:	edc3 7a00 	vstr	s15, [r3]
	
	if(BNO080_Yaw>=0)
 8004c2c:	4b20      	ldr	r3, [pc, #128]	@ (8004cb0 <Quaternion_Update+0x274>)
 8004c2e:	edd3 7a00 	vldr	s15, [r3]
 8004c32:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004c36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c3a:	db0a      	blt.n	8004c52 <Quaternion_Update+0x216>
		BNO080_Yaw = 360.f - BNO080_Yaw;
 8004c3c:	4b1c      	ldr	r3, [pc, #112]	@ (8004cb0 <Quaternion_Update+0x274>)
 8004c3e:	edd3 7a00 	vldr	s15, [r3]
 8004c42:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8004cb8 <Quaternion_Update+0x27c>
 8004c46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c4a:	4b19      	ldr	r3, [pc, #100]	@ (8004cb0 <Quaternion_Update+0x274>)
 8004c4c:	edc3 7a00 	vstr	s15, [r3]
 8004c50:	e007      	b.n	8004c62 <Quaternion_Update+0x226>
	else	
		BNO080_Yaw = -BNO080_Yaw;
 8004c52:	4b17      	ldr	r3, [pc, #92]	@ (8004cb0 <Quaternion_Update+0x274>)
 8004c54:	edd3 7a00 	vldr	s15, [r3]
 8004c58:	eef1 7a67 	vneg.f32	s15, s15
 8004c5c:	4b14      	ldr	r3, [pc, #80]	@ (8004cb0 <Quaternion_Update+0x274>)
 8004c5e:	edc3 7a00 	vstr	s15, [r3]
	
	
	if(BNO080_Pitch>=0)
 8004c62:	4b11      	ldr	r3, [pc, #68]	@ (8004ca8 <Quaternion_Update+0x26c>)
 8004c64:	edd3 7a00 	vldr	s15, [r3]
 8004c68:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c70:	db0a      	blt.n	8004c88 <Quaternion_Update+0x24c>
		BNO080_Pitch = 180.f - BNO080_Pitch;
 8004c72:	4b0d      	ldr	r3, [pc, #52]	@ (8004ca8 <Quaternion_Update+0x26c>)
 8004c74:	edd3 7a00 	vldr	s15, [r3]
 8004c78:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8004cbc <Quaternion_Update+0x280>
 8004c7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c80:	4b09      	ldr	r3, [pc, #36]	@ (8004ca8 <Quaternion_Update+0x26c>)
 8004c82:	edc3 7a00 	vstr	s15, [r3]
	else
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
}
 8004c86:	e00b      	b.n	8004ca0 <Quaternion_Update+0x264>
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
 8004c88:	4b07      	ldr	r3, [pc, #28]	@ (8004ca8 <Quaternion_Update+0x26c>)
 8004c8a:	edd3 7a00 	vldr	s15, [r3]
 8004c8e:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8004cbc <Quaternion_Update+0x280>
 8004c92:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004c96:	eef1 7a67 	vneg.f32	s15, s15
 8004c9a:	4b03      	ldr	r3, [pc, #12]	@ (8004ca8 <Quaternion_Update+0x26c>)
 8004c9c:	edc3 7a00 	vstr	s15, [r3]
}
 8004ca0:	bf00      	nop
 8004ca2:	3720      	adds	r7, #32
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}
 8004ca8:	20000538 	.word	0x20000538
 8004cac:	20000534 	.word	0x20000534
 8004cb0:	2000053c 	.word	0x2000053c
 8004cb4:	42652ee1 	.word	0x42652ee1
 8004cb8:	43b40000 	.word	0x43b40000
 8004cbc:	43340000 	.word	0x43340000

08004cc0 <invSqrt>:

// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b087      	sub	sp, #28
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8004cca:	edd7 7a01 	vldr	s15, [r7, #4]
 8004cce:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004cd2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004cd6:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8004cde:	f107 0310 	add.w	r3, r7, #16
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	105a      	asrs	r2, r3, #1
 8004cea:	4b12      	ldr	r3, [pc, #72]	@ (8004d34 <invSqrt+0x74>)
 8004cec:	1a9b      	subs	r3, r3, r2
 8004cee:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8004cf0:	f107 030c 	add.w	r3, r7, #12
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8004cf8:	ed97 7a04 	vldr	s14, [r7, #16]
 8004cfc:	edd7 7a05 	vldr	s15, [r7, #20]
 8004d00:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004d04:	edd7 7a04 	vldr	s15, [r7, #16]
 8004d08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d0c:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8004d10:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004d14:	edd7 7a04 	vldr	s15, [r7, #16]
 8004d18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d1c:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	ee07 3a90 	vmov	s15, r3
}
 8004d26:	eeb0 0a67 	vmov.f32	s0, s15
 8004d2a:	371c      	adds	r7, #28
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr
 8004d34:	5f3759df 	.word	0x5f3759df

08004d38 <__cvt>:
 8004d38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d3c:	ec57 6b10 	vmov	r6, r7, d0
 8004d40:	2f00      	cmp	r7, #0
 8004d42:	460c      	mov	r4, r1
 8004d44:	4619      	mov	r1, r3
 8004d46:	463b      	mov	r3, r7
 8004d48:	bfbb      	ittet	lt
 8004d4a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004d4e:	461f      	movlt	r7, r3
 8004d50:	2300      	movge	r3, #0
 8004d52:	232d      	movlt	r3, #45	@ 0x2d
 8004d54:	700b      	strb	r3, [r1, #0]
 8004d56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d58:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004d5c:	4691      	mov	r9, r2
 8004d5e:	f023 0820 	bic.w	r8, r3, #32
 8004d62:	bfbc      	itt	lt
 8004d64:	4632      	movlt	r2, r6
 8004d66:	4616      	movlt	r6, r2
 8004d68:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004d6c:	d005      	beq.n	8004d7a <__cvt+0x42>
 8004d6e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004d72:	d100      	bne.n	8004d76 <__cvt+0x3e>
 8004d74:	3401      	adds	r4, #1
 8004d76:	2102      	movs	r1, #2
 8004d78:	e000      	b.n	8004d7c <__cvt+0x44>
 8004d7a:	2103      	movs	r1, #3
 8004d7c:	ab03      	add	r3, sp, #12
 8004d7e:	9301      	str	r3, [sp, #4]
 8004d80:	ab02      	add	r3, sp, #8
 8004d82:	9300      	str	r3, [sp, #0]
 8004d84:	ec47 6b10 	vmov	d0, r6, r7
 8004d88:	4653      	mov	r3, sl
 8004d8a:	4622      	mov	r2, r4
 8004d8c:	f001 f974 	bl	8006078 <_dtoa_r>
 8004d90:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004d94:	4605      	mov	r5, r0
 8004d96:	d119      	bne.n	8004dcc <__cvt+0x94>
 8004d98:	f019 0f01 	tst.w	r9, #1
 8004d9c:	d00e      	beq.n	8004dbc <__cvt+0x84>
 8004d9e:	eb00 0904 	add.w	r9, r0, r4
 8004da2:	2200      	movs	r2, #0
 8004da4:	2300      	movs	r3, #0
 8004da6:	4630      	mov	r0, r6
 8004da8:	4639      	mov	r1, r7
 8004daa:	f7fb fe95 	bl	8000ad8 <__aeabi_dcmpeq>
 8004dae:	b108      	cbz	r0, 8004db4 <__cvt+0x7c>
 8004db0:	f8cd 900c 	str.w	r9, [sp, #12]
 8004db4:	2230      	movs	r2, #48	@ 0x30
 8004db6:	9b03      	ldr	r3, [sp, #12]
 8004db8:	454b      	cmp	r3, r9
 8004dba:	d31e      	bcc.n	8004dfa <__cvt+0xc2>
 8004dbc:	9b03      	ldr	r3, [sp, #12]
 8004dbe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004dc0:	1b5b      	subs	r3, r3, r5
 8004dc2:	4628      	mov	r0, r5
 8004dc4:	6013      	str	r3, [r2, #0]
 8004dc6:	b004      	add	sp, #16
 8004dc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dcc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004dd0:	eb00 0904 	add.w	r9, r0, r4
 8004dd4:	d1e5      	bne.n	8004da2 <__cvt+0x6a>
 8004dd6:	7803      	ldrb	r3, [r0, #0]
 8004dd8:	2b30      	cmp	r3, #48	@ 0x30
 8004dda:	d10a      	bne.n	8004df2 <__cvt+0xba>
 8004ddc:	2200      	movs	r2, #0
 8004dde:	2300      	movs	r3, #0
 8004de0:	4630      	mov	r0, r6
 8004de2:	4639      	mov	r1, r7
 8004de4:	f7fb fe78 	bl	8000ad8 <__aeabi_dcmpeq>
 8004de8:	b918      	cbnz	r0, 8004df2 <__cvt+0xba>
 8004dea:	f1c4 0401 	rsb	r4, r4, #1
 8004dee:	f8ca 4000 	str.w	r4, [sl]
 8004df2:	f8da 3000 	ldr.w	r3, [sl]
 8004df6:	4499      	add	r9, r3
 8004df8:	e7d3      	b.n	8004da2 <__cvt+0x6a>
 8004dfa:	1c59      	adds	r1, r3, #1
 8004dfc:	9103      	str	r1, [sp, #12]
 8004dfe:	701a      	strb	r2, [r3, #0]
 8004e00:	e7d9      	b.n	8004db6 <__cvt+0x7e>

08004e02 <__exponent>:
 8004e02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e04:	2900      	cmp	r1, #0
 8004e06:	bfba      	itte	lt
 8004e08:	4249      	neglt	r1, r1
 8004e0a:	232d      	movlt	r3, #45	@ 0x2d
 8004e0c:	232b      	movge	r3, #43	@ 0x2b
 8004e0e:	2909      	cmp	r1, #9
 8004e10:	7002      	strb	r2, [r0, #0]
 8004e12:	7043      	strb	r3, [r0, #1]
 8004e14:	dd29      	ble.n	8004e6a <__exponent+0x68>
 8004e16:	f10d 0307 	add.w	r3, sp, #7
 8004e1a:	461d      	mov	r5, r3
 8004e1c:	270a      	movs	r7, #10
 8004e1e:	461a      	mov	r2, r3
 8004e20:	fbb1 f6f7 	udiv	r6, r1, r7
 8004e24:	fb07 1416 	mls	r4, r7, r6, r1
 8004e28:	3430      	adds	r4, #48	@ 0x30
 8004e2a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004e2e:	460c      	mov	r4, r1
 8004e30:	2c63      	cmp	r4, #99	@ 0x63
 8004e32:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8004e36:	4631      	mov	r1, r6
 8004e38:	dcf1      	bgt.n	8004e1e <__exponent+0x1c>
 8004e3a:	3130      	adds	r1, #48	@ 0x30
 8004e3c:	1e94      	subs	r4, r2, #2
 8004e3e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004e42:	1c41      	adds	r1, r0, #1
 8004e44:	4623      	mov	r3, r4
 8004e46:	42ab      	cmp	r3, r5
 8004e48:	d30a      	bcc.n	8004e60 <__exponent+0x5e>
 8004e4a:	f10d 0309 	add.w	r3, sp, #9
 8004e4e:	1a9b      	subs	r3, r3, r2
 8004e50:	42ac      	cmp	r4, r5
 8004e52:	bf88      	it	hi
 8004e54:	2300      	movhi	r3, #0
 8004e56:	3302      	adds	r3, #2
 8004e58:	4403      	add	r3, r0
 8004e5a:	1a18      	subs	r0, r3, r0
 8004e5c:	b003      	add	sp, #12
 8004e5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e60:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004e64:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004e68:	e7ed      	b.n	8004e46 <__exponent+0x44>
 8004e6a:	2330      	movs	r3, #48	@ 0x30
 8004e6c:	3130      	adds	r1, #48	@ 0x30
 8004e6e:	7083      	strb	r3, [r0, #2]
 8004e70:	70c1      	strb	r1, [r0, #3]
 8004e72:	1d03      	adds	r3, r0, #4
 8004e74:	e7f1      	b.n	8004e5a <__exponent+0x58>
	...

08004e78 <_printf_float>:
 8004e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e7c:	b08d      	sub	sp, #52	@ 0x34
 8004e7e:	460c      	mov	r4, r1
 8004e80:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004e84:	4616      	mov	r6, r2
 8004e86:	461f      	mov	r7, r3
 8004e88:	4605      	mov	r5, r0
 8004e8a:	f000 ffed 	bl	8005e68 <_localeconv_r>
 8004e8e:	6803      	ldr	r3, [r0, #0]
 8004e90:	9304      	str	r3, [sp, #16]
 8004e92:	4618      	mov	r0, r3
 8004e94:	f7fb f9f4 	bl	8000280 <strlen>
 8004e98:	2300      	movs	r3, #0
 8004e9a:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e9c:	f8d8 3000 	ldr.w	r3, [r8]
 8004ea0:	9005      	str	r0, [sp, #20]
 8004ea2:	3307      	adds	r3, #7
 8004ea4:	f023 0307 	bic.w	r3, r3, #7
 8004ea8:	f103 0208 	add.w	r2, r3, #8
 8004eac:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004eb0:	f8d4 b000 	ldr.w	fp, [r4]
 8004eb4:	f8c8 2000 	str.w	r2, [r8]
 8004eb8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004ebc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004ec0:	9307      	str	r3, [sp, #28]
 8004ec2:	f8cd 8018 	str.w	r8, [sp, #24]
 8004ec6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004eca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ece:	4b9c      	ldr	r3, [pc, #624]	@ (8005140 <_printf_float+0x2c8>)
 8004ed0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004ed4:	f7fb fe32 	bl	8000b3c <__aeabi_dcmpun>
 8004ed8:	bb70      	cbnz	r0, 8004f38 <_printf_float+0xc0>
 8004eda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ede:	4b98      	ldr	r3, [pc, #608]	@ (8005140 <_printf_float+0x2c8>)
 8004ee0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004ee4:	f7fb fe0c 	bl	8000b00 <__aeabi_dcmple>
 8004ee8:	bb30      	cbnz	r0, 8004f38 <_printf_float+0xc0>
 8004eea:	2200      	movs	r2, #0
 8004eec:	2300      	movs	r3, #0
 8004eee:	4640      	mov	r0, r8
 8004ef0:	4649      	mov	r1, r9
 8004ef2:	f7fb fdfb 	bl	8000aec <__aeabi_dcmplt>
 8004ef6:	b110      	cbz	r0, 8004efe <_printf_float+0x86>
 8004ef8:	232d      	movs	r3, #45	@ 0x2d
 8004efa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004efe:	4a91      	ldr	r2, [pc, #580]	@ (8005144 <_printf_float+0x2cc>)
 8004f00:	4b91      	ldr	r3, [pc, #580]	@ (8005148 <_printf_float+0x2d0>)
 8004f02:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004f06:	bf8c      	ite	hi
 8004f08:	4690      	movhi	r8, r2
 8004f0a:	4698      	movls	r8, r3
 8004f0c:	2303      	movs	r3, #3
 8004f0e:	6123      	str	r3, [r4, #16]
 8004f10:	f02b 0304 	bic.w	r3, fp, #4
 8004f14:	6023      	str	r3, [r4, #0]
 8004f16:	f04f 0900 	mov.w	r9, #0
 8004f1a:	9700      	str	r7, [sp, #0]
 8004f1c:	4633      	mov	r3, r6
 8004f1e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004f20:	4621      	mov	r1, r4
 8004f22:	4628      	mov	r0, r5
 8004f24:	f000 f9d2 	bl	80052cc <_printf_common>
 8004f28:	3001      	adds	r0, #1
 8004f2a:	f040 808d 	bne.w	8005048 <_printf_float+0x1d0>
 8004f2e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004f32:	b00d      	add	sp, #52	@ 0x34
 8004f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f38:	4642      	mov	r2, r8
 8004f3a:	464b      	mov	r3, r9
 8004f3c:	4640      	mov	r0, r8
 8004f3e:	4649      	mov	r1, r9
 8004f40:	f7fb fdfc 	bl	8000b3c <__aeabi_dcmpun>
 8004f44:	b140      	cbz	r0, 8004f58 <_printf_float+0xe0>
 8004f46:	464b      	mov	r3, r9
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	bfbc      	itt	lt
 8004f4c:	232d      	movlt	r3, #45	@ 0x2d
 8004f4e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004f52:	4a7e      	ldr	r2, [pc, #504]	@ (800514c <_printf_float+0x2d4>)
 8004f54:	4b7e      	ldr	r3, [pc, #504]	@ (8005150 <_printf_float+0x2d8>)
 8004f56:	e7d4      	b.n	8004f02 <_printf_float+0x8a>
 8004f58:	6863      	ldr	r3, [r4, #4]
 8004f5a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004f5e:	9206      	str	r2, [sp, #24]
 8004f60:	1c5a      	adds	r2, r3, #1
 8004f62:	d13b      	bne.n	8004fdc <_printf_float+0x164>
 8004f64:	2306      	movs	r3, #6
 8004f66:	6063      	str	r3, [r4, #4]
 8004f68:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	6022      	str	r2, [r4, #0]
 8004f70:	9303      	str	r3, [sp, #12]
 8004f72:	ab0a      	add	r3, sp, #40	@ 0x28
 8004f74:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004f78:	ab09      	add	r3, sp, #36	@ 0x24
 8004f7a:	9300      	str	r3, [sp, #0]
 8004f7c:	6861      	ldr	r1, [r4, #4]
 8004f7e:	ec49 8b10 	vmov	d0, r8, r9
 8004f82:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004f86:	4628      	mov	r0, r5
 8004f88:	f7ff fed6 	bl	8004d38 <__cvt>
 8004f8c:	9b06      	ldr	r3, [sp, #24]
 8004f8e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004f90:	2b47      	cmp	r3, #71	@ 0x47
 8004f92:	4680      	mov	r8, r0
 8004f94:	d129      	bne.n	8004fea <_printf_float+0x172>
 8004f96:	1cc8      	adds	r0, r1, #3
 8004f98:	db02      	blt.n	8004fa0 <_printf_float+0x128>
 8004f9a:	6863      	ldr	r3, [r4, #4]
 8004f9c:	4299      	cmp	r1, r3
 8004f9e:	dd41      	ble.n	8005024 <_printf_float+0x1ac>
 8004fa0:	f1aa 0a02 	sub.w	sl, sl, #2
 8004fa4:	fa5f fa8a 	uxtb.w	sl, sl
 8004fa8:	3901      	subs	r1, #1
 8004faa:	4652      	mov	r2, sl
 8004fac:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004fb0:	9109      	str	r1, [sp, #36]	@ 0x24
 8004fb2:	f7ff ff26 	bl	8004e02 <__exponent>
 8004fb6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004fb8:	1813      	adds	r3, r2, r0
 8004fba:	2a01      	cmp	r2, #1
 8004fbc:	4681      	mov	r9, r0
 8004fbe:	6123      	str	r3, [r4, #16]
 8004fc0:	dc02      	bgt.n	8004fc8 <_printf_float+0x150>
 8004fc2:	6822      	ldr	r2, [r4, #0]
 8004fc4:	07d2      	lsls	r2, r2, #31
 8004fc6:	d501      	bpl.n	8004fcc <_printf_float+0x154>
 8004fc8:	3301      	adds	r3, #1
 8004fca:	6123      	str	r3, [r4, #16]
 8004fcc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d0a2      	beq.n	8004f1a <_printf_float+0xa2>
 8004fd4:	232d      	movs	r3, #45	@ 0x2d
 8004fd6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004fda:	e79e      	b.n	8004f1a <_printf_float+0xa2>
 8004fdc:	9a06      	ldr	r2, [sp, #24]
 8004fde:	2a47      	cmp	r2, #71	@ 0x47
 8004fe0:	d1c2      	bne.n	8004f68 <_printf_float+0xf0>
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d1c0      	bne.n	8004f68 <_printf_float+0xf0>
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e7bd      	b.n	8004f66 <_printf_float+0xee>
 8004fea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004fee:	d9db      	bls.n	8004fa8 <_printf_float+0x130>
 8004ff0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004ff4:	d118      	bne.n	8005028 <_printf_float+0x1b0>
 8004ff6:	2900      	cmp	r1, #0
 8004ff8:	6863      	ldr	r3, [r4, #4]
 8004ffa:	dd0b      	ble.n	8005014 <_printf_float+0x19c>
 8004ffc:	6121      	str	r1, [r4, #16]
 8004ffe:	b913      	cbnz	r3, 8005006 <_printf_float+0x18e>
 8005000:	6822      	ldr	r2, [r4, #0]
 8005002:	07d0      	lsls	r0, r2, #31
 8005004:	d502      	bpl.n	800500c <_printf_float+0x194>
 8005006:	3301      	adds	r3, #1
 8005008:	440b      	add	r3, r1
 800500a:	6123      	str	r3, [r4, #16]
 800500c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800500e:	f04f 0900 	mov.w	r9, #0
 8005012:	e7db      	b.n	8004fcc <_printf_float+0x154>
 8005014:	b913      	cbnz	r3, 800501c <_printf_float+0x1a4>
 8005016:	6822      	ldr	r2, [r4, #0]
 8005018:	07d2      	lsls	r2, r2, #31
 800501a:	d501      	bpl.n	8005020 <_printf_float+0x1a8>
 800501c:	3302      	adds	r3, #2
 800501e:	e7f4      	b.n	800500a <_printf_float+0x192>
 8005020:	2301      	movs	r3, #1
 8005022:	e7f2      	b.n	800500a <_printf_float+0x192>
 8005024:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005028:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800502a:	4299      	cmp	r1, r3
 800502c:	db05      	blt.n	800503a <_printf_float+0x1c2>
 800502e:	6823      	ldr	r3, [r4, #0]
 8005030:	6121      	str	r1, [r4, #16]
 8005032:	07d8      	lsls	r0, r3, #31
 8005034:	d5ea      	bpl.n	800500c <_printf_float+0x194>
 8005036:	1c4b      	adds	r3, r1, #1
 8005038:	e7e7      	b.n	800500a <_printf_float+0x192>
 800503a:	2900      	cmp	r1, #0
 800503c:	bfd4      	ite	le
 800503e:	f1c1 0202 	rsble	r2, r1, #2
 8005042:	2201      	movgt	r2, #1
 8005044:	4413      	add	r3, r2
 8005046:	e7e0      	b.n	800500a <_printf_float+0x192>
 8005048:	6823      	ldr	r3, [r4, #0]
 800504a:	055a      	lsls	r2, r3, #21
 800504c:	d407      	bmi.n	800505e <_printf_float+0x1e6>
 800504e:	6923      	ldr	r3, [r4, #16]
 8005050:	4642      	mov	r2, r8
 8005052:	4631      	mov	r1, r6
 8005054:	4628      	mov	r0, r5
 8005056:	47b8      	blx	r7
 8005058:	3001      	adds	r0, #1
 800505a:	d12b      	bne.n	80050b4 <_printf_float+0x23c>
 800505c:	e767      	b.n	8004f2e <_printf_float+0xb6>
 800505e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005062:	f240 80dd 	bls.w	8005220 <_printf_float+0x3a8>
 8005066:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800506a:	2200      	movs	r2, #0
 800506c:	2300      	movs	r3, #0
 800506e:	f7fb fd33 	bl	8000ad8 <__aeabi_dcmpeq>
 8005072:	2800      	cmp	r0, #0
 8005074:	d033      	beq.n	80050de <_printf_float+0x266>
 8005076:	4a37      	ldr	r2, [pc, #220]	@ (8005154 <_printf_float+0x2dc>)
 8005078:	2301      	movs	r3, #1
 800507a:	4631      	mov	r1, r6
 800507c:	4628      	mov	r0, r5
 800507e:	47b8      	blx	r7
 8005080:	3001      	adds	r0, #1
 8005082:	f43f af54 	beq.w	8004f2e <_printf_float+0xb6>
 8005086:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800508a:	4543      	cmp	r3, r8
 800508c:	db02      	blt.n	8005094 <_printf_float+0x21c>
 800508e:	6823      	ldr	r3, [r4, #0]
 8005090:	07d8      	lsls	r0, r3, #31
 8005092:	d50f      	bpl.n	80050b4 <_printf_float+0x23c>
 8005094:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005098:	4631      	mov	r1, r6
 800509a:	4628      	mov	r0, r5
 800509c:	47b8      	blx	r7
 800509e:	3001      	adds	r0, #1
 80050a0:	f43f af45 	beq.w	8004f2e <_printf_float+0xb6>
 80050a4:	f04f 0900 	mov.w	r9, #0
 80050a8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80050ac:	f104 0a1a 	add.w	sl, r4, #26
 80050b0:	45c8      	cmp	r8, r9
 80050b2:	dc09      	bgt.n	80050c8 <_printf_float+0x250>
 80050b4:	6823      	ldr	r3, [r4, #0]
 80050b6:	079b      	lsls	r3, r3, #30
 80050b8:	f100 8103 	bmi.w	80052c2 <_printf_float+0x44a>
 80050bc:	68e0      	ldr	r0, [r4, #12]
 80050be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80050c0:	4298      	cmp	r0, r3
 80050c2:	bfb8      	it	lt
 80050c4:	4618      	movlt	r0, r3
 80050c6:	e734      	b.n	8004f32 <_printf_float+0xba>
 80050c8:	2301      	movs	r3, #1
 80050ca:	4652      	mov	r2, sl
 80050cc:	4631      	mov	r1, r6
 80050ce:	4628      	mov	r0, r5
 80050d0:	47b8      	blx	r7
 80050d2:	3001      	adds	r0, #1
 80050d4:	f43f af2b 	beq.w	8004f2e <_printf_float+0xb6>
 80050d8:	f109 0901 	add.w	r9, r9, #1
 80050dc:	e7e8      	b.n	80050b0 <_printf_float+0x238>
 80050de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	dc39      	bgt.n	8005158 <_printf_float+0x2e0>
 80050e4:	4a1b      	ldr	r2, [pc, #108]	@ (8005154 <_printf_float+0x2dc>)
 80050e6:	2301      	movs	r3, #1
 80050e8:	4631      	mov	r1, r6
 80050ea:	4628      	mov	r0, r5
 80050ec:	47b8      	blx	r7
 80050ee:	3001      	adds	r0, #1
 80050f0:	f43f af1d 	beq.w	8004f2e <_printf_float+0xb6>
 80050f4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80050f8:	ea59 0303 	orrs.w	r3, r9, r3
 80050fc:	d102      	bne.n	8005104 <_printf_float+0x28c>
 80050fe:	6823      	ldr	r3, [r4, #0]
 8005100:	07d9      	lsls	r1, r3, #31
 8005102:	d5d7      	bpl.n	80050b4 <_printf_float+0x23c>
 8005104:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005108:	4631      	mov	r1, r6
 800510a:	4628      	mov	r0, r5
 800510c:	47b8      	blx	r7
 800510e:	3001      	adds	r0, #1
 8005110:	f43f af0d 	beq.w	8004f2e <_printf_float+0xb6>
 8005114:	f04f 0a00 	mov.w	sl, #0
 8005118:	f104 0b1a 	add.w	fp, r4, #26
 800511c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800511e:	425b      	negs	r3, r3
 8005120:	4553      	cmp	r3, sl
 8005122:	dc01      	bgt.n	8005128 <_printf_float+0x2b0>
 8005124:	464b      	mov	r3, r9
 8005126:	e793      	b.n	8005050 <_printf_float+0x1d8>
 8005128:	2301      	movs	r3, #1
 800512a:	465a      	mov	r2, fp
 800512c:	4631      	mov	r1, r6
 800512e:	4628      	mov	r0, r5
 8005130:	47b8      	blx	r7
 8005132:	3001      	adds	r0, #1
 8005134:	f43f aefb 	beq.w	8004f2e <_printf_float+0xb6>
 8005138:	f10a 0a01 	add.w	sl, sl, #1
 800513c:	e7ee      	b.n	800511c <_printf_float+0x2a4>
 800513e:	bf00      	nop
 8005140:	7fefffff 	.word	0x7fefffff
 8005144:	0800a304 	.word	0x0800a304
 8005148:	0800a300 	.word	0x0800a300
 800514c:	0800a30c 	.word	0x0800a30c
 8005150:	0800a308 	.word	0x0800a308
 8005154:	0800a310 	.word	0x0800a310
 8005158:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800515a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800515e:	4553      	cmp	r3, sl
 8005160:	bfa8      	it	ge
 8005162:	4653      	movge	r3, sl
 8005164:	2b00      	cmp	r3, #0
 8005166:	4699      	mov	r9, r3
 8005168:	dc36      	bgt.n	80051d8 <_printf_float+0x360>
 800516a:	f04f 0b00 	mov.w	fp, #0
 800516e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005172:	f104 021a 	add.w	r2, r4, #26
 8005176:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005178:	9306      	str	r3, [sp, #24]
 800517a:	eba3 0309 	sub.w	r3, r3, r9
 800517e:	455b      	cmp	r3, fp
 8005180:	dc31      	bgt.n	80051e6 <_printf_float+0x36e>
 8005182:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005184:	459a      	cmp	sl, r3
 8005186:	dc3a      	bgt.n	80051fe <_printf_float+0x386>
 8005188:	6823      	ldr	r3, [r4, #0]
 800518a:	07da      	lsls	r2, r3, #31
 800518c:	d437      	bmi.n	80051fe <_printf_float+0x386>
 800518e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005190:	ebaa 0903 	sub.w	r9, sl, r3
 8005194:	9b06      	ldr	r3, [sp, #24]
 8005196:	ebaa 0303 	sub.w	r3, sl, r3
 800519a:	4599      	cmp	r9, r3
 800519c:	bfa8      	it	ge
 800519e:	4699      	movge	r9, r3
 80051a0:	f1b9 0f00 	cmp.w	r9, #0
 80051a4:	dc33      	bgt.n	800520e <_printf_float+0x396>
 80051a6:	f04f 0800 	mov.w	r8, #0
 80051aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80051ae:	f104 0b1a 	add.w	fp, r4, #26
 80051b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051b4:	ebaa 0303 	sub.w	r3, sl, r3
 80051b8:	eba3 0309 	sub.w	r3, r3, r9
 80051bc:	4543      	cmp	r3, r8
 80051be:	f77f af79 	ble.w	80050b4 <_printf_float+0x23c>
 80051c2:	2301      	movs	r3, #1
 80051c4:	465a      	mov	r2, fp
 80051c6:	4631      	mov	r1, r6
 80051c8:	4628      	mov	r0, r5
 80051ca:	47b8      	blx	r7
 80051cc:	3001      	adds	r0, #1
 80051ce:	f43f aeae 	beq.w	8004f2e <_printf_float+0xb6>
 80051d2:	f108 0801 	add.w	r8, r8, #1
 80051d6:	e7ec      	b.n	80051b2 <_printf_float+0x33a>
 80051d8:	4642      	mov	r2, r8
 80051da:	4631      	mov	r1, r6
 80051dc:	4628      	mov	r0, r5
 80051de:	47b8      	blx	r7
 80051e0:	3001      	adds	r0, #1
 80051e2:	d1c2      	bne.n	800516a <_printf_float+0x2f2>
 80051e4:	e6a3      	b.n	8004f2e <_printf_float+0xb6>
 80051e6:	2301      	movs	r3, #1
 80051e8:	4631      	mov	r1, r6
 80051ea:	4628      	mov	r0, r5
 80051ec:	9206      	str	r2, [sp, #24]
 80051ee:	47b8      	blx	r7
 80051f0:	3001      	adds	r0, #1
 80051f2:	f43f ae9c 	beq.w	8004f2e <_printf_float+0xb6>
 80051f6:	9a06      	ldr	r2, [sp, #24]
 80051f8:	f10b 0b01 	add.w	fp, fp, #1
 80051fc:	e7bb      	b.n	8005176 <_printf_float+0x2fe>
 80051fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005202:	4631      	mov	r1, r6
 8005204:	4628      	mov	r0, r5
 8005206:	47b8      	blx	r7
 8005208:	3001      	adds	r0, #1
 800520a:	d1c0      	bne.n	800518e <_printf_float+0x316>
 800520c:	e68f      	b.n	8004f2e <_printf_float+0xb6>
 800520e:	9a06      	ldr	r2, [sp, #24]
 8005210:	464b      	mov	r3, r9
 8005212:	4442      	add	r2, r8
 8005214:	4631      	mov	r1, r6
 8005216:	4628      	mov	r0, r5
 8005218:	47b8      	blx	r7
 800521a:	3001      	adds	r0, #1
 800521c:	d1c3      	bne.n	80051a6 <_printf_float+0x32e>
 800521e:	e686      	b.n	8004f2e <_printf_float+0xb6>
 8005220:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005224:	f1ba 0f01 	cmp.w	sl, #1
 8005228:	dc01      	bgt.n	800522e <_printf_float+0x3b6>
 800522a:	07db      	lsls	r3, r3, #31
 800522c:	d536      	bpl.n	800529c <_printf_float+0x424>
 800522e:	2301      	movs	r3, #1
 8005230:	4642      	mov	r2, r8
 8005232:	4631      	mov	r1, r6
 8005234:	4628      	mov	r0, r5
 8005236:	47b8      	blx	r7
 8005238:	3001      	adds	r0, #1
 800523a:	f43f ae78 	beq.w	8004f2e <_printf_float+0xb6>
 800523e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005242:	4631      	mov	r1, r6
 8005244:	4628      	mov	r0, r5
 8005246:	47b8      	blx	r7
 8005248:	3001      	adds	r0, #1
 800524a:	f43f ae70 	beq.w	8004f2e <_printf_float+0xb6>
 800524e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005252:	2200      	movs	r2, #0
 8005254:	2300      	movs	r3, #0
 8005256:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800525a:	f7fb fc3d 	bl	8000ad8 <__aeabi_dcmpeq>
 800525e:	b9c0      	cbnz	r0, 8005292 <_printf_float+0x41a>
 8005260:	4653      	mov	r3, sl
 8005262:	f108 0201 	add.w	r2, r8, #1
 8005266:	4631      	mov	r1, r6
 8005268:	4628      	mov	r0, r5
 800526a:	47b8      	blx	r7
 800526c:	3001      	adds	r0, #1
 800526e:	d10c      	bne.n	800528a <_printf_float+0x412>
 8005270:	e65d      	b.n	8004f2e <_printf_float+0xb6>
 8005272:	2301      	movs	r3, #1
 8005274:	465a      	mov	r2, fp
 8005276:	4631      	mov	r1, r6
 8005278:	4628      	mov	r0, r5
 800527a:	47b8      	blx	r7
 800527c:	3001      	adds	r0, #1
 800527e:	f43f ae56 	beq.w	8004f2e <_printf_float+0xb6>
 8005282:	f108 0801 	add.w	r8, r8, #1
 8005286:	45d0      	cmp	r8, sl
 8005288:	dbf3      	blt.n	8005272 <_printf_float+0x3fa>
 800528a:	464b      	mov	r3, r9
 800528c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005290:	e6df      	b.n	8005052 <_printf_float+0x1da>
 8005292:	f04f 0800 	mov.w	r8, #0
 8005296:	f104 0b1a 	add.w	fp, r4, #26
 800529a:	e7f4      	b.n	8005286 <_printf_float+0x40e>
 800529c:	2301      	movs	r3, #1
 800529e:	4642      	mov	r2, r8
 80052a0:	e7e1      	b.n	8005266 <_printf_float+0x3ee>
 80052a2:	2301      	movs	r3, #1
 80052a4:	464a      	mov	r2, r9
 80052a6:	4631      	mov	r1, r6
 80052a8:	4628      	mov	r0, r5
 80052aa:	47b8      	blx	r7
 80052ac:	3001      	adds	r0, #1
 80052ae:	f43f ae3e 	beq.w	8004f2e <_printf_float+0xb6>
 80052b2:	f108 0801 	add.w	r8, r8, #1
 80052b6:	68e3      	ldr	r3, [r4, #12]
 80052b8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80052ba:	1a5b      	subs	r3, r3, r1
 80052bc:	4543      	cmp	r3, r8
 80052be:	dcf0      	bgt.n	80052a2 <_printf_float+0x42a>
 80052c0:	e6fc      	b.n	80050bc <_printf_float+0x244>
 80052c2:	f04f 0800 	mov.w	r8, #0
 80052c6:	f104 0919 	add.w	r9, r4, #25
 80052ca:	e7f4      	b.n	80052b6 <_printf_float+0x43e>

080052cc <_printf_common>:
 80052cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052d0:	4616      	mov	r6, r2
 80052d2:	4698      	mov	r8, r3
 80052d4:	688a      	ldr	r2, [r1, #8]
 80052d6:	690b      	ldr	r3, [r1, #16]
 80052d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80052dc:	4293      	cmp	r3, r2
 80052de:	bfb8      	it	lt
 80052e0:	4613      	movlt	r3, r2
 80052e2:	6033      	str	r3, [r6, #0]
 80052e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80052e8:	4607      	mov	r7, r0
 80052ea:	460c      	mov	r4, r1
 80052ec:	b10a      	cbz	r2, 80052f2 <_printf_common+0x26>
 80052ee:	3301      	adds	r3, #1
 80052f0:	6033      	str	r3, [r6, #0]
 80052f2:	6823      	ldr	r3, [r4, #0]
 80052f4:	0699      	lsls	r1, r3, #26
 80052f6:	bf42      	ittt	mi
 80052f8:	6833      	ldrmi	r3, [r6, #0]
 80052fa:	3302      	addmi	r3, #2
 80052fc:	6033      	strmi	r3, [r6, #0]
 80052fe:	6825      	ldr	r5, [r4, #0]
 8005300:	f015 0506 	ands.w	r5, r5, #6
 8005304:	d106      	bne.n	8005314 <_printf_common+0x48>
 8005306:	f104 0a19 	add.w	sl, r4, #25
 800530a:	68e3      	ldr	r3, [r4, #12]
 800530c:	6832      	ldr	r2, [r6, #0]
 800530e:	1a9b      	subs	r3, r3, r2
 8005310:	42ab      	cmp	r3, r5
 8005312:	dc26      	bgt.n	8005362 <_printf_common+0x96>
 8005314:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005318:	6822      	ldr	r2, [r4, #0]
 800531a:	3b00      	subs	r3, #0
 800531c:	bf18      	it	ne
 800531e:	2301      	movne	r3, #1
 8005320:	0692      	lsls	r2, r2, #26
 8005322:	d42b      	bmi.n	800537c <_printf_common+0xb0>
 8005324:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005328:	4641      	mov	r1, r8
 800532a:	4638      	mov	r0, r7
 800532c:	47c8      	blx	r9
 800532e:	3001      	adds	r0, #1
 8005330:	d01e      	beq.n	8005370 <_printf_common+0xa4>
 8005332:	6823      	ldr	r3, [r4, #0]
 8005334:	6922      	ldr	r2, [r4, #16]
 8005336:	f003 0306 	and.w	r3, r3, #6
 800533a:	2b04      	cmp	r3, #4
 800533c:	bf02      	ittt	eq
 800533e:	68e5      	ldreq	r5, [r4, #12]
 8005340:	6833      	ldreq	r3, [r6, #0]
 8005342:	1aed      	subeq	r5, r5, r3
 8005344:	68a3      	ldr	r3, [r4, #8]
 8005346:	bf0c      	ite	eq
 8005348:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800534c:	2500      	movne	r5, #0
 800534e:	4293      	cmp	r3, r2
 8005350:	bfc4      	itt	gt
 8005352:	1a9b      	subgt	r3, r3, r2
 8005354:	18ed      	addgt	r5, r5, r3
 8005356:	2600      	movs	r6, #0
 8005358:	341a      	adds	r4, #26
 800535a:	42b5      	cmp	r5, r6
 800535c:	d11a      	bne.n	8005394 <_printf_common+0xc8>
 800535e:	2000      	movs	r0, #0
 8005360:	e008      	b.n	8005374 <_printf_common+0xa8>
 8005362:	2301      	movs	r3, #1
 8005364:	4652      	mov	r2, sl
 8005366:	4641      	mov	r1, r8
 8005368:	4638      	mov	r0, r7
 800536a:	47c8      	blx	r9
 800536c:	3001      	adds	r0, #1
 800536e:	d103      	bne.n	8005378 <_printf_common+0xac>
 8005370:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005378:	3501      	adds	r5, #1
 800537a:	e7c6      	b.n	800530a <_printf_common+0x3e>
 800537c:	18e1      	adds	r1, r4, r3
 800537e:	1c5a      	adds	r2, r3, #1
 8005380:	2030      	movs	r0, #48	@ 0x30
 8005382:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005386:	4422      	add	r2, r4
 8005388:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800538c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005390:	3302      	adds	r3, #2
 8005392:	e7c7      	b.n	8005324 <_printf_common+0x58>
 8005394:	2301      	movs	r3, #1
 8005396:	4622      	mov	r2, r4
 8005398:	4641      	mov	r1, r8
 800539a:	4638      	mov	r0, r7
 800539c:	47c8      	blx	r9
 800539e:	3001      	adds	r0, #1
 80053a0:	d0e6      	beq.n	8005370 <_printf_common+0xa4>
 80053a2:	3601      	adds	r6, #1
 80053a4:	e7d9      	b.n	800535a <_printf_common+0x8e>
	...

080053a8 <_printf_i>:
 80053a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80053ac:	7e0f      	ldrb	r7, [r1, #24]
 80053ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80053b0:	2f78      	cmp	r7, #120	@ 0x78
 80053b2:	4691      	mov	r9, r2
 80053b4:	4680      	mov	r8, r0
 80053b6:	460c      	mov	r4, r1
 80053b8:	469a      	mov	sl, r3
 80053ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80053be:	d807      	bhi.n	80053d0 <_printf_i+0x28>
 80053c0:	2f62      	cmp	r7, #98	@ 0x62
 80053c2:	d80a      	bhi.n	80053da <_printf_i+0x32>
 80053c4:	2f00      	cmp	r7, #0
 80053c6:	f000 80d1 	beq.w	800556c <_printf_i+0x1c4>
 80053ca:	2f58      	cmp	r7, #88	@ 0x58
 80053cc:	f000 80b8 	beq.w	8005540 <_printf_i+0x198>
 80053d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80053d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80053d8:	e03a      	b.n	8005450 <_printf_i+0xa8>
 80053da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80053de:	2b15      	cmp	r3, #21
 80053e0:	d8f6      	bhi.n	80053d0 <_printf_i+0x28>
 80053e2:	a101      	add	r1, pc, #4	@ (adr r1, 80053e8 <_printf_i+0x40>)
 80053e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80053e8:	08005441 	.word	0x08005441
 80053ec:	08005455 	.word	0x08005455
 80053f0:	080053d1 	.word	0x080053d1
 80053f4:	080053d1 	.word	0x080053d1
 80053f8:	080053d1 	.word	0x080053d1
 80053fc:	080053d1 	.word	0x080053d1
 8005400:	08005455 	.word	0x08005455
 8005404:	080053d1 	.word	0x080053d1
 8005408:	080053d1 	.word	0x080053d1
 800540c:	080053d1 	.word	0x080053d1
 8005410:	080053d1 	.word	0x080053d1
 8005414:	08005553 	.word	0x08005553
 8005418:	0800547f 	.word	0x0800547f
 800541c:	0800550d 	.word	0x0800550d
 8005420:	080053d1 	.word	0x080053d1
 8005424:	080053d1 	.word	0x080053d1
 8005428:	08005575 	.word	0x08005575
 800542c:	080053d1 	.word	0x080053d1
 8005430:	0800547f 	.word	0x0800547f
 8005434:	080053d1 	.word	0x080053d1
 8005438:	080053d1 	.word	0x080053d1
 800543c:	08005515 	.word	0x08005515
 8005440:	6833      	ldr	r3, [r6, #0]
 8005442:	1d1a      	adds	r2, r3, #4
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	6032      	str	r2, [r6, #0]
 8005448:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800544c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005450:	2301      	movs	r3, #1
 8005452:	e09c      	b.n	800558e <_printf_i+0x1e6>
 8005454:	6833      	ldr	r3, [r6, #0]
 8005456:	6820      	ldr	r0, [r4, #0]
 8005458:	1d19      	adds	r1, r3, #4
 800545a:	6031      	str	r1, [r6, #0]
 800545c:	0606      	lsls	r6, r0, #24
 800545e:	d501      	bpl.n	8005464 <_printf_i+0xbc>
 8005460:	681d      	ldr	r5, [r3, #0]
 8005462:	e003      	b.n	800546c <_printf_i+0xc4>
 8005464:	0645      	lsls	r5, r0, #25
 8005466:	d5fb      	bpl.n	8005460 <_printf_i+0xb8>
 8005468:	f9b3 5000 	ldrsh.w	r5, [r3]
 800546c:	2d00      	cmp	r5, #0
 800546e:	da03      	bge.n	8005478 <_printf_i+0xd0>
 8005470:	232d      	movs	r3, #45	@ 0x2d
 8005472:	426d      	negs	r5, r5
 8005474:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005478:	4858      	ldr	r0, [pc, #352]	@ (80055dc <_printf_i+0x234>)
 800547a:	230a      	movs	r3, #10
 800547c:	e011      	b.n	80054a2 <_printf_i+0xfa>
 800547e:	6821      	ldr	r1, [r4, #0]
 8005480:	6833      	ldr	r3, [r6, #0]
 8005482:	0608      	lsls	r0, r1, #24
 8005484:	f853 5b04 	ldr.w	r5, [r3], #4
 8005488:	d402      	bmi.n	8005490 <_printf_i+0xe8>
 800548a:	0649      	lsls	r1, r1, #25
 800548c:	bf48      	it	mi
 800548e:	b2ad      	uxthmi	r5, r5
 8005490:	2f6f      	cmp	r7, #111	@ 0x6f
 8005492:	4852      	ldr	r0, [pc, #328]	@ (80055dc <_printf_i+0x234>)
 8005494:	6033      	str	r3, [r6, #0]
 8005496:	bf14      	ite	ne
 8005498:	230a      	movne	r3, #10
 800549a:	2308      	moveq	r3, #8
 800549c:	2100      	movs	r1, #0
 800549e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80054a2:	6866      	ldr	r6, [r4, #4]
 80054a4:	60a6      	str	r6, [r4, #8]
 80054a6:	2e00      	cmp	r6, #0
 80054a8:	db05      	blt.n	80054b6 <_printf_i+0x10e>
 80054aa:	6821      	ldr	r1, [r4, #0]
 80054ac:	432e      	orrs	r6, r5
 80054ae:	f021 0104 	bic.w	r1, r1, #4
 80054b2:	6021      	str	r1, [r4, #0]
 80054b4:	d04b      	beq.n	800554e <_printf_i+0x1a6>
 80054b6:	4616      	mov	r6, r2
 80054b8:	fbb5 f1f3 	udiv	r1, r5, r3
 80054bc:	fb03 5711 	mls	r7, r3, r1, r5
 80054c0:	5dc7      	ldrb	r7, [r0, r7]
 80054c2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80054c6:	462f      	mov	r7, r5
 80054c8:	42bb      	cmp	r3, r7
 80054ca:	460d      	mov	r5, r1
 80054cc:	d9f4      	bls.n	80054b8 <_printf_i+0x110>
 80054ce:	2b08      	cmp	r3, #8
 80054d0:	d10b      	bne.n	80054ea <_printf_i+0x142>
 80054d2:	6823      	ldr	r3, [r4, #0]
 80054d4:	07df      	lsls	r7, r3, #31
 80054d6:	d508      	bpl.n	80054ea <_printf_i+0x142>
 80054d8:	6923      	ldr	r3, [r4, #16]
 80054da:	6861      	ldr	r1, [r4, #4]
 80054dc:	4299      	cmp	r1, r3
 80054de:	bfde      	ittt	le
 80054e0:	2330      	movle	r3, #48	@ 0x30
 80054e2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80054e6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80054ea:	1b92      	subs	r2, r2, r6
 80054ec:	6122      	str	r2, [r4, #16]
 80054ee:	f8cd a000 	str.w	sl, [sp]
 80054f2:	464b      	mov	r3, r9
 80054f4:	aa03      	add	r2, sp, #12
 80054f6:	4621      	mov	r1, r4
 80054f8:	4640      	mov	r0, r8
 80054fa:	f7ff fee7 	bl	80052cc <_printf_common>
 80054fe:	3001      	adds	r0, #1
 8005500:	d14a      	bne.n	8005598 <_printf_i+0x1f0>
 8005502:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005506:	b004      	add	sp, #16
 8005508:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800550c:	6823      	ldr	r3, [r4, #0]
 800550e:	f043 0320 	orr.w	r3, r3, #32
 8005512:	6023      	str	r3, [r4, #0]
 8005514:	4832      	ldr	r0, [pc, #200]	@ (80055e0 <_printf_i+0x238>)
 8005516:	2778      	movs	r7, #120	@ 0x78
 8005518:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800551c:	6823      	ldr	r3, [r4, #0]
 800551e:	6831      	ldr	r1, [r6, #0]
 8005520:	061f      	lsls	r7, r3, #24
 8005522:	f851 5b04 	ldr.w	r5, [r1], #4
 8005526:	d402      	bmi.n	800552e <_printf_i+0x186>
 8005528:	065f      	lsls	r7, r3, #25
 800552a:	bf48      	it	mi
 800552c:	b2ad      	uxthmi	r5, r5
 800552e:	6031      	str	r1, [r6, #0]
 8005530:	07d9      	lsls	r1, r3, #31
 8005532:	bf44      	itt	mi
 8005534:	f043 0320 	orrmi.w	r3, r3, #32
 8005538:	6023      	strmi	r3, [r4, #0]
 800553a:	b11d      	cbz	r5, 8005544 <_printf_i+0x19c>
 800553c:	2310      	movs	r3, #16
 800553e:	e7ad      	b.n	800549c <_printf_i+0xf4>
 8005540:	4826      	ldr	r0, [pc, #152]	@ (80055dc <_printf_i+0x234>)
 8005542:	e7e9      	b.n	8005518 <_printf_i+0x170>
 8005544:	6823      	ldr	r3, [r4, #0]
 8005546:	f023 0320 	bic.w	r3, r3, #32
 800554a:	6023      	str	r3, [r4, #0]
 800554c:	e7f6      	b.n	800553c <_printf_i+0x194>
 800554e:	4616      	mov	r6, r2
 8005550:	e7bd      	b.n	80054ce <_printf_i+0x126>
 8005552:	6833      	ldr	r3, [r6, #0]
 8005554:	6825      	ldr	r5, [r4, #0]
 8005556:	6961      	ldr	r1, [r4, #20]
 8005558:	1d18      	adds	r0, r3, #4
 800555a:	6030      	str	r0, [r6, #0]
 800555c:	062e      	lsls	r6, r5, #24
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	d501      	bpl.n	8005566 <_printf_i+0x1be>
 8005562:	6019      	str	r1, [r3, #0]
 8005564:	e002      	b.n	800556c <_printf_i+0x1c4>
 8005566:	0668      	lsls	r0, r5, #25
 8005568:	d5fb      	bpl.n	8005562 <_printf_i+0x1ba>
 800556a:	8019      	strh	r1, [r3, #0]
 800556c:	2300      	movs	r3, #0
 800556e:	6123      	str	r3, [r4, #16]
 8005570:	4616      	mov	r6, r2
 8005572:	e7bc      	b.n	80054ee <_printf_i+0x146>
 8005574:	6833      	ldr	r3, [r6, #0]
 8005576:	1d1a      	adds	r2, r3, #4
 8005578:	6032      	str	r2, [r6, #0]
 800557a:	681e      	ldr	r6, [r3, #0]
 800557c:	6862      	ldr	r2, [r4, #4]
 800557e:	2100      	movs	r1, #0
 8005580:	4630      	mov	r0, r6
 8005582:	f7fa fe2d 	bl	80001e0 <memchr>
 8005586:	b108      	cbz	r0, 800558c <_printf_i+0x1e4>
 8005588:	1b80      	subs	r0, r0, r6
 800558a:	6060      	str	r0, [r4, #4]
 800558c:	6863      	ldr	r3, [r4, #4]
 800558e:	6123      	str	r3, [r4, #16]
 8005590:	2300      	movs	r3, #0
 8005592:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005596:	e7aa      	b.n	80054ee <_printf_i+0x146>
 8005598:	6923      	ldr	r3, [r4, #16]
 800559a:	4632      	mov	r2, r6
 800559c:	4649      	mov	r1, r9
 800559e:	4640      	mov	r0, r8
 80055a0:	47d0      	blx	sl
 80055a2:	3001      	adds	r0, #1
 80055a4:	d0ad      	beq.n	8005502 <_printf_i+0x15a>
 80055a6:	6823      	ldr	r3, [r4, #0]
 80055a8:	079b      	lsls	r3, r3, #30
 80055aa:	d413      	bmi.n	80055d4 <_printf_i+0x22c>
 80055ac:	68e0      	ldr	r0, [r4, #12]
 80055ae:	9b03      	ldr	r3, [sp, #12]
 80055b0:	4298      	cmp	r0, r3
 80055b2:	bfb8      	it	lt
 80055b4:	4618      	movlt	r0, r3
 80055b6:	e7a6      	b.n	8005506 <_printf_i+0x15e>
 80055b8:	2301      	movs	r3, #1
 80055ba:	4632      	mov	r2, r6
 80055bc:	4649      	mov	r1, r9
 80055be:	4640      	mov	r0, r8
 80055c0:	47d0      	blx	sl
 80055c2:	3001      	adds	r0, #1
 80055c4:	d09d      	beq.n	8005502 <_printf_i+0x15a>
 80055c6:	3501      	adds	r5, #1
 80055c8:	68e3      	ldr	r3, [r4, #12]
 80055ca:	9903      	ldr	r1, [sp, #12]
 80055cc:	1a5b      	subs	r3, r3, r1
 80055ce:	42ab      	cmp	r3, r5
 80055d0:	dcf2      	bgt.n	80055b8 <_printf_i+0x210>
 80055d2:	e7eb      	b.n	80055ac <_printf_i+0x204>
 80055d4:	2500      	movs	r5, #0
 80055d6:	f104 0619 	add.w	r6, r4, #25
 80055da:	e7f5      	b.n	80055c8 <_printf_i+0x220>
 80055dc:	0800a312 	.word	0x0800a312
 80055e0:	0800a323 	.word	0x0800a323

080055e4 <_scanf_float>:
 80055e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055e8:	b087      	sub	sp, #28
 80055ea:	4691      	mov	r9, r2
 80055ec:	9303      	str	r3, [sp, #12]
 80055ee:	688b      	ldr	r3, [r1, #8]
 80055f0:	1e5a      	subs	r2, r3, #1
 80055f2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80055f6:	bf81      	itttt	hi
 80055f8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80055fc:	eb03 0b05 	addhi.w	fp, r3, r5
 8005600:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005604:	608b      	strhi	r3, [r1, #8]
 8005606:	680b      	ldr	r3, [r1, #0]
 8005608:	460a      	mov	r2, r1
 800560a:	f04f 0500 	mov.w	r5, #0
 800560e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005612:	f842 3b1c 	str.w	r3, [r2], #28
 8005616:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800561a:	4680      	mov	r8, r0
 800561c:	460c      	mov	r4, r1
 800561e:	bf98      	it	ls
 8005620:	f04f 0b00 	movls.w	fp, #0
 8005624:	9201      	str	r2, [sp, #4]
 8005626:	4616      	mov	r6, r2
 8005628:	46aa      	mov	sl, r5
 800562a:	462f      	mov	r7, r5
 800562c:	9502      	str	r5, [sp, #8]
 800562e:	68a2      	ldr	r2, [r4, #8]
 8005630:	b15a      	cbz	r2, 800564a <_scanf_float+0x66>
 8005632:	f8d9 3000 	ldr.w	r3, [r9]
 8005636:	781b      	ldrb	r3, [r3, #0]
 8005638:	2b4e      	cmp	r3, #78	@ 0x4e
 800563a:	d863      	bhi.n	8005704 <_scanf_float+0x120>
 800563c:	2b40      	cmp	r3, #64	@ 0x40
 800563e:	d83b      	bhi.n	80056b8 <_scanf_float+0xd4>
 8005640:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005644:	b2c8      	uxtb	r0, r1
 8005646:	280e      	cmp	r0, #14
 8005648:	d939      	bls.n	80056be <_scanf_float+0xda>
 800564a:	b11f      	cbz	r7, 8005654 <_scanf_float+0x70>
 800564c:	6823      	ldr	r3, [r4, #0]
 800564e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005652:	6023      	str	r3, [r4, #0]
 8005654:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8005658:	f1ba 0f01 	cmp.w	sl, #1
 800565c:	f200 8114 	bhi.w	8005888 <_scanf_float+0x2a4>
 8005660:	9b01      	ldr	r3, [sp, #4]
 8005662:	429e      	cmp	r6, r3
 8005664:	f200 8105 	bhi.w	8005872 <_scanf_float+0x28e>
 8005668:	2001      	movs	r0, #1
 800566a:	b007      	add	sp, #28
 800566c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005670:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005674:	2a0d      	cmp	r2, #13
 8005676:	d8e8      	bhi.n	800564a <_scanf_float+0x66>
 8005678:	a101      	add	r1, pc, #4	@ (adr r1, 8005680 <_scanf_float+0x9c>)
 800567a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800567e:	bf00      	nop
 8005680:	080057c9 	.word	0x080057c9
 8005684:	0800564b 	.word	0x0800564b
 8005688:	0800564b 	.word	0x0800564b
 800568c:	0800564b 	.word	0x0800564b
 8005690:	08005825 	.word	0x08005825
 8005694:	080057ff 	.word	0x080057ff
 8005698:	0800564b 	.word	0x0800564b
 800569c:	0800564b 	.word	0x0800564b
 80056a0:	080057d7 	.word	0x080057d7
 80056a4:	0800564b 	.word	0x0800564b
 80056a8:	0800564b 	.word	0x0800564b
 80056ac:	0800564b 	.word	0x0800564b
 80056b0:	0800564b 	.word	0x0800564b
 80056b4:	08005793 	.word	0x08005793
 80056b8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80056bc:	e7da      	b.n	8005674 <_scanf_float+0x90>
 80056be:	290e      	cmp	r1, #14
 80056c0:	d8c3      	bhi.n	800564a <_scanf_float+0x66>
 80056c2:	a001      	add	r0, pc, #4	@ (adr r0, 80056c8 <_scanf_float+0xe4>)
 80056c4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80056c8:	08005783 	.word	0x08005783
 80056cc:	0800564b 	.word	0x0800564b
 80056d0:	08005783 	.word	0x08005783
 80056d4:	08005813 	.word	0x08005813
 80056d8:	0800564b 	.word	0x0800564b
 80056dc:	08005725 	.word	0x08005725
 80056e0:	08005769 	.word	0x08005769
 80056e4:	08005769 	.word	0x08005769
 80056e8:	08005769 	.word	0x08005769
 80056ec:	08005769 	.word	0x08005769
 80056f0:	08005769 	.word	0x08005769
 80056f4:	08005769 	.word	0x08005769
 80056f8:	08005769 	.word	0x08005769
 80056fc:	08005769 	.word	0x08005769
 8005700:	08005769 	.word	0x08005769
 8005704:	2b6e      	cmp	r3, #110	@ 0x6e
 8005706:	d809      	bhi.n	800571c <_scanf_float+0x138>
 8005708:	2b60      	cmp	r3, #96	@ 0x60
 800570a:	d8b1      	bhi.n	8005670 <_scanf_float+0x8c>
 800570c:	2b54      	cmp	r3, #84	@ 0x54
 800570e:	d07b      	beq.n	8005808 <_scanf_float+0x224>
 8005710:	2b59      	cmp	r3, #89	@ 0x59
 8005712:	d19a      	bne.n	800564a <_scanf_float+0x66>
 8005714:	2d07      	cmp	r5, #7
 8005716:	d198      	bne.n	800564a <_scanf_float+0x66>
 8005718:	2508      	movs	r5, #8
 800571a:	e02f      	b.n	800577c <_scanf_float+0x198>
 800571c:	2b74      	cmp	r3, #116	@ 0x74
 800571e:	d073      	beq.n	8005808 <_scanf_float+0x224>
 8005720:	2b79      	cmp	r3, #121	@ 0x79
 8005722:	e7f6      	b.n	8005712 <_scanf_float+0x12e>
 8005724:	6821      	ldr	r1, [r4, #0]
 8005726:	05c8      	lsls	r0, r1, #23
 8005728:	d51e      	bpl.n	8005768 <_scanf_float+0x184>
 800572a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800572e:	6021      	str	r1, [r4, #0]
 8005730:	3701      	adds	r7, #1
 8005732:	f1bb 0f00 	cmp.w	fp, #0
 8005736:	d003      	beq.n	8005740 <_scanf_float+0x15c>
 8005738:	3201      	adds	r2, #1
 800573a:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800573e:	60a2      	str	r2, [r4, #8]
 8005740:	68a3      	ldr	r3, [r4, #8]
 8005742:	3b01      	subs	r3, #1
 8005744:	60a3      	str	r3, [r4, #8]
 8005746:	6923      	ldr	r3, [r4, #16]
 8005748:	3301      	adds	r3, #1
 800574a:	6123      	str	r3, [r4, #16]
 800574c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005750:	3b01      	subs	r3, #1
 8005752:	2b00      	cmp	r3, #0
 8005754:	f8c9 3004 	str.w	r3, [r9, #4]
 8005758:	f340 8082 	ble.w	8005860 <_scanf_float+0x27c>
 800575c:	f8d9 3000 	ldr.w	r3, [r9]
 8005760:	3301      	adds	r3, #1
 8005762:	f8c9 3000 	str.w	r3, [r9]
 8005766:	e762      	b.n	800562e <_scanf_float+0x4a>
 8005768:	eb1a 0105 	adds.w	r1, sl, r5
 800576c:	f47f af6d 	bne.w	800564a <_scanf_float+0x66>
 8005770:	6822      	ldr	r2, [r4, #0]
 8005772:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005776:	6022      	str	r2, [r4, #0]
 8005778:	460d      	mov	r5, r1
 800577a:	468a      	mov	sl, r1
 800577c:	f806 3b01 	strb.w	r3, [r6], #1
 8005780:	e7de      	b.n	8005740 <_scanf_float+0x15c>
 8005782:	6822      	ldr	r2, [r4, #0]
 8005784:	0610      	lsls	r0, r2, #24
 8005786:	f57f af60 	bpl.w	800564a <_scanf_float+0x66>
 800578a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800578e:	6022      	str	r2, [r4, #0]
 8005790:	e7f4      	b.n	800577c <_scanf_float+0x198>
 8005792:	f1ba 0f00 	cmp.w	sl, #0
 8005796:	d10c      	bne.n	80057b2 <_scanf_float+0x1ce>
 8005798:	b977      	cbnz	r7, 80057b8 <_scanf_float+0x1d4>
 800579a:	6822      	ldr	r2, [r4, #0]
 800579c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80057a0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80057a4:	d108      	bne.n	80057b8 <_scanf_float+0x1d4>
 80057a6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80057aa:	6022      	str	r2, [r4, #0]
 80057ac:	f04f 0a01 	mov.w	sl, #1
 80057b0:	e7e4      	b.n	800577c <_scanf_float+0x198>
 80057b2:	f1ba 0f02 	cmp.w	sl, #2
 80057b6:	d050      	beq.n	800585a <_scanf_float+0x276>
 80057b8:	2d01      	cmp	r5, #1
 80057ba:	d002      	beq.n	80057c2 <_scanf_float+0x1de>
 80057bc:	2d04      	cmp	r5, #4
 80057be:	f47f af44 	bne.w	800564a <_scanf_float+0x66>
 80057c2:	3501      	adds	r5, #1
 80057c4:	b2ed      	uxtb	r5, r5
 80057c6:	e7d9      	b.n	800577c <_scanf_float+0x198>
 80057c8:	f1ba 0f01 	cmp.w	sl, #1
 80057cc:	f47f af3d 	bne.w	800564a <_scanf_float+0x66>
 80057d0:	f04f 0a02 	mov.w	sl, #2
 80057d4:	e7d2      	b.n	800577c <_scanf_float+0x198>
 80057d6:	b975      	cbnz	r5, 80057f6 <_scanf_float+0x212>
 80057d8:	2f00      	cmp	r7, #0
 80057da:	f47f af37 	bne.w	800564c <_scanf_float+0x68>
 80057de:	6822      	ldr	r2, [r4, #0]
 80057e0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80057e4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80057e8:	f040 8103 	bne.w	80059f2 <_scanf_float+0x40e>
 80057ec:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80057f0:	6022      	str	r2, [r4, #0]
 80057f2:	2501      	movs	r5, #1
 80057f4:	e7c2      	b.n	800577c <_scanf_float+0x198>
 80057f6:	2d03      	cmp	r5, #3
 80057f8:	d0e3      	beq.n	80057c2 <_scanf_float+0x1de>
 80057fa:	2d05      	cmp	r5, #5
 80057fc:	e7df      	b.n	80057be <_scanf_float+0x1da>
 80057fe:	2d02      	cmp	r5, #2
 8005800:	f47f af23 	bne.w	800564a <_scanf_float+0x66>
 8005804:	2503      	movs	r5, #3
 8005806:	e7b9      	b.n	800577c <_scanf_float+0x198>
 8005808:	2d06      	cmp	r5, #6
 800580a:	f47f af1e 	bne.w	800564a <_scanf_float+0x66>
 800580e:	2507      	movs	r5, #7
 8005810:	e7b4      	b.n	800577c <_scanf_float+0x198>
 8005812:	6822      	ldr	r2, [r4, #0]
 8005814:	0591      	lsls	r1, r2, #22
 8005816:	f57f af18 	bpl.w	800564a <_scanf_float+0x66>
 800581a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800581e:	6022      	str	r2, [r4, #0]
 8005820:	9702      	str	r7, [sp, #8]
 8005822:	e7ab      	b.n	800577c <_scanf_float+0x198>
 8005824:	6822      	ldr	r2, [r4, #0]
 8005826:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800582a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800582e:	d005      	beq.n	800583c <_scanf_float+0x258>
 8005830:	0550      	lsls	r0, r2, #21
 8005832:	f57f af0a 	bpl.w	800564a <_scanf_float+0x66>
 8005836:	2f00      	cmp	r7, #0
 8005838:	f000 80db 	beq.w	80059f2 <_scanf_float+0x40e>
 800583c:	0591      	lsls	r1, r2, #22
 800583e:	bf58      	it	pl
 8005840:	9902      	ldrpl	r1, [sp, #8]
 8005842:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005846:	bf58      	it	pl
 8005848:	1a79      	subpl	r1, r7, r1
 800584a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800584e:	bf58      	it	pl
 8005850:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005854:	6022      	str	r2, [r4, #0]
 8005856:	2700      	movs	r7, #0
 8005858:	e790      	b.n	800577c <_scanf_float+0x198>
 800585a:	f04f 0a03 	mov.w	sl, #3
 800585e:	e78d      	b.n	800577c <_scanf_float+0x198>
 8005860:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005864:	4649      	mov	r1, r9
 8005866:	4640      	mov	r0, r8
 8005868:	4798      	blx	r3
 800586a:	2800      	cmp	r0, #0
 800586c:	f43f aedf 	beq.w	800562e <_scanf_float+0x4a>
 8005870:	e6eb      	b.n	800564a <_scanf_float+0x66>
 8005872:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005876:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800587a:	464a      	mov	r2, r9
 800587c:	4640      	mov	r0, r8
 800587e:	4798      	blx	r3
 8005880:	6923      	ldr	r3, [r4, #16]
 8005882:	3b01      	subs	r3, #1
 8005884:	6123      	str	r3, [r4, #16]
 8005886:	e6eb      	b.n	8005660 <_scanf_float+0x7c>
 8005888:	1e6b      	subs	r3, r5, #1
 800588a:	2b06      	cmp	r3, #6
 800588c:	d824      	bhi.n	80058d8 <_scanf_float+0x2f4>
 800588e:	2d02      	cmp	r5, #2
 8005890:	d836      	bhi.n	8005900 <_scanf_float+0x31c>
 8005892:	9b01      	ldr	r3, [sp, #4]
 8005894:	429e      	cmp	r6, r3
 8005896:	f67f aee7 	bls.w	8005668 <_scanf_float+0x84>
 800589a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800589e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80058a2:	464a      	mov	r2, r9
 80058a4:	4640      	mov	r0, r8
 80058a6:	4798      	blx	r3
 80058a8:	6923      	ldr	r3, [r4, #16]
 80058aa:	3b01      	subs	r3, #1
 80058ac:	6123      	str	r3, [r4, #16]
 80058ae:	e7f0      	b.n	8005892 <_scanf_float+0x2ae>
 80058b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80058b4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80058b8:	464a      	mov	r2, r9
 80058ba:	4640      	mov	r0, r8
 80058bc:	4798      	blx	r3
 80058be:	6923      	ldr	r3, [r4, #16]
 80058c0:	3b01      	subs	r3, #1
 80058c2:	6123      	str	r3, [r4, #16]
 80058c4:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80058c8:	fa5f fa8a 	uxtb.w	sl, sl
 80058cc:	f1ba 0f02 	cmp.w	sl, #2
 80058d0:	d1ee      	bne.n	80058b0 <_scanf_float+0x2cc>
 80058d2:	3d03      	subs	r5, #3
 80058d4:	b2ed      	uxtb	r5, r5
 80058d6:	1b76      	subs	r6, r6, r5
 80058d8:	6823      	ldr	r3, [r4, #0]
 80058da:	05da      	lsls	r2, r3, #23
 80058dc:	d530      	bpl.n	8005940 <_scanf_float+0x35c>
 80058de:	055b      	lsls	r3, r3, #21
 80058e0:	d511      	bpl.n	8005906 <_scanf_float+0x322>
 80058e2:	9b01      	ldr	r3, [sp, #4]
 80058e4:	429e      	cmp	r6, r3
 80058e6:	f67f aebf 	bls.w	8005668 <_scanf_float+0x84>
 80058ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80058ee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80058f2:	464a      	mov	r2, r9
 80058f4:	4640      	mov	r0, r8
 80058f6:	4798      	blx	r3
 80058f8:	6923      	ldr	r3, [r4, #16]
 80058fa:	3b01      	subs	r3, #1
 80058fc:	6123      	str	r3, [r4, #16]
 80058fe:	e7f0      	b.n	80058e2 <_scanf_float+0x2fe>
 8005900:	46aa      	mov	sl, r5
 8005902:	46b3      	mov	fp, r6
 8005904:	e7de      	b.n	80058c4 <_scanf_float+0x2e0>
 8005906:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800590a:	6923      	ldr	r3, [r4, #16]
 800590c:	2965      	cmp	r1, #101	@ 0x65
 800590e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8005912:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 8005916:	6123      	str	r3, [r4, #16]
 8005918:	d00c      	beq.n	8005934 <_scanf_float+0x350>
 800591a:	2945      	cmp	r1, #69	@ 0x45
 800591c:	d00a      	beq.n	8005934 <_scanf_float+0x350>
 800591e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005922:	464a      	mov	r2, r9
 8005924:	4640      	mov	r0, r8
 8005926:	4798      	blx	r3
 8005928:	6923      	ldr	r3, [r4, #16]
 800592a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800592e:	3b01      	subs	r3, #1
 8005930:	1eb5      	subs	r5, r6, #2
 8005932:	6123      	str	r3, [r4, #16]
 8005934:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005938:	464a      	mov	r2, r9
 800593a:	4640      	mov	r0, r8
 800593c:	4798      	blx	r3
 800593e:	462e      	mov	r6, r5
 8005940:	6822      	ldr	r2, [r4, #0]
 8005942:	f012 0210 	ands.w	r2, r2, #16
 8005946:	d001      	beq.n	800594c <_scanf_float+0x368>
 8005948:	2000      	movs	r0, #0
 800594a:	e68e      	b.n	800566a <_scanf_float+0x86>
 800594c:	7032      	strb	r2, [r6, #0]
 800594e:	6823      	ldr	r3, [r4, #0]
 8005950:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005954:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005958:	d125      	bne.n	80059a6 <_scanf_float+0x3c2>
 800595a:	9b02      	ldr	r3, [sp, #8]
 800595c:	429f      	cmp	r7, r3
 800595e:	d00a      	beq.n	8005976 <_scanf_float+0x392>
 8005960:	1bda      	subs	r2, r3, r7
 8005962:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005966:	429e      	cmp	r6, r3
 8005968:	bf28      	it	cs
 800596a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800596e:	4922      	ldr	r1, [pc, #136]	@ (80059f8 <_scanf_float+0x414>)
 8005970:	4630      	mov	r0, r6
 8005972:	f000 f977 	bl	8005c64 <siprintf>
 8005976:	9901      	ldr	r1, [sp, #4]
 8005978:	2200      	movs	r2, #0
 800597a:	4640      	mov	r0, r8
 800597c:	f002 fcf8 	bl	8008370 <_strtod_r>
 8005980:	9b03      	ldr	r3, [sp, #12]
 8005982:	6821      	ldr	r1, [r4, #0]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f011 0f02 	tst.w	r1, #2
 800598a:	ec57 6b10 	vmov	r6, r7, d0
 800598e:	f103 0204 	add.w	r2, r3, #4
 8005992:	d015      	beq.n	80059c0 <_scanf_float+0x3dc>
 8005994:	9903      	ldr	r1, [sp, #12]
 8005996:	600a      	str	r2, [r1, #0]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	e9c3 6700 	strd	r6, r7, [r3]
 800599e:	68e3      	ldr	r3, [r4, #12]
 80059a0:	3301      	adds	r3, #1
 80059a2:	60e3      	str	r3, [r4, #12]
 80059a4:	e7d0      	b.n	8005948 <_scanf_float+0x364>
 80059a6:	9b04      	ldr	r3, [sp, #16]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d0e4      	beq.n	8005976 <_scanf_float+0x392>
 80059ac:	9905      	ldr	r1, [sp, #20]
 80059ae:	230a      	movs	r3, #10
 80059b0:	3101      	adds	r1, #1
 80059b2:	4640      	mov	r0, r8
 80059b4:	f002 fd5c 	bl	8008470 <_strtol_r>
 80059b8:	9b04      	ldr	r3, [sp, #16]
 80059ba:	9e05      	ldr	r6, [sp, #20]
 80059bc:	1ac2      	subs	r2, r0, r3
 80059be:	e7d0      	b.n	8005962 <_scanf_float+0x37e>
 80059c0:	f011 0f04 	tst.w	r1, #4
 80059c4:	9903      	ldr	r1, [sp, #12]
 80059c6:	600a      	str	r2, [r1, #0]
 80059c8:	d1e6      	bne.n	8005998 <_scanf_float+0x3b4>
 80059ca:	681d      	ldr	r5, [r3, #0]
 80059cc:	4632      	mov	r2, r6
 80059ce:	463b      	mov	r3, r7
 80059d0:	4630      	mov	r0, r6
 80059d2:	4639      	mov	r1, r7
 80059d4:	f7fb f8b2 	bl	8000b3c <__aeabi_dcmpun>
 80059d8:	b128      	cbz	r0, 80059e6 <_scanf_float+0x402>
 80059da:	4808      	ldr	r0, [pc, #32]	@ (80059fc <_scanf_float+0x418>)
 80059dc:	f000 fabc 	bl	8005f58 <nanf>
 80059e0:	ed85 0a00 	vstr	s0, [r5]
 80059e4:	e7db      	b.n	800599e <_scanf_float+0x3ba>
 80059e6:	4630      	mov	r0, r6
 80059e8:	4639      	mov	r1, r7
 80059ea:	f7fb f905 	bl	8000bf8 <__aeabi_d2f>
 80059ee:	6028      	str	r0, [r5, #0]
 80059f0:	e7d5      	b.n	800599e <_scanf_float+0x3ba>
 80059f2:	2700      	movs	r7, #0
 80059f4:	e62e      	b.n	8005654 <_scanf_float+0x70>
 80059f6:	bf00      	nop
 80059f8:	0800a334 	.word	0x0800a334
 80059fc:	0800a475 	.word	0x0800a475

08005a00 <std>:
 8005a00:	2300      	movs	r3, #0
 8005a02:	b510      	push	{r4, lr}
 8005a04:	4604      	mov	r4, r0
 8005a06:	e9c0 3300 	strd	r3, r3, [r0]
 8005a0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a0e:	6083      	str	r3, [r0, #8]
 8005a10:	8181      	strh	r1, [r0, #12]
 8005a12:	6643      	str	r3, [r0, #100]	@ 0x64
 8005a14:	81c2      	strh	r2, [r0, #14]
 8005a16:	6183      	str	r3, [r0, #24]
 8005a18:	4619      	mov	r1, r3
 8005a1a:	2208      	movs	r2, #8
 8005a1c:	305c      	adds	r0, #92	@ 0x5c
 8005a1e:	f000 fa1b 	bl	8005e58 <memset>
 8005a22:	4b0d      	ldr	r3, [pc, #52]	@ (8005a58 <std+0x58>)
 8005a24:	6263      	str	r3, [r4, #36]	@ 0x24
 8005a26:	4b0d      	ldr	r3, [pc, #52]	@ (8005a5c <std+0x5c>)
 8005a28:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8005a60 <std+0x60>)
 8005a2c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8005a64 <std+0x64>)
 8005a30:	6323      	str	r3, [r4, #48]	@ 0x30
 8005a32:	4b0d      	ldr	r3, [pc, #52]	@ (8005a68 <std+0x68>)
 8005a34:	6224      	str	r4, [r4, #32]
 8005a36:	429c      	cmp	r4, r3
 8005a38:	d006      	beq.n	8005a48 <std+0x48>
 8005a3a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005a3e:	4294      	cmp	r4, r2
 8005a40:	d002      	beq.n	8005a48 <std+0x48>
 8005a42:	33d0      	adds	r3, #208	@ 0xd0
 8005a44:	429c      	cmp	r4, r3
 8005a46:	d105      	bne.n	8005a54 <std+0x54>
 8005a48:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005a4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a50:	f000 ba7e 	b.w	8005f50 <__retarget_lock_init_recursive>
 8005a54:	bd10      	pop	{r4, pc}
 8005a56:	bf00      	nop
 8005a58:	08005ca9 	.word	0x08005ca9
 8005a5c:	08005ccb 	.word	0x08005ccb
 8005a60:	08005d03 	.word	0x08005d03
 8005a64:	08005d27 	.word	0x08005d27
 8005a68:	20000540 	.word	0x20000540

08005a6c <stdio_exit_handler>:
 8005a6c:	4a02      	ldr	r2, [pc, #8]	@ (8005a78 <stdio_exit_handler+0xc>)
 8005a6e:	4903      	ldr	r1, [pc, #12]	@ (8005a7c <stdio_exit_handler+0x10>)
 8005a70:	4803      	ldr	r0, [pc, #12]	@ (8005a80 <stdio_exit_handler+0x14>)
 8005a72:	f000 b869 	b.w	8005b48 <_fwalk_sglue>
 8005a76:	bf00      	nop
 8005a78:	2000000c 	.word	0x2000000c
 8005a7c:	08008ab1 	.word	0x08008ab1
 8005a80:	2000001c 	.word	0x2000001c

08005a84 <cleanup_stdio>:
 8005a84:	6841      	ldr	r1, [r0, #4]
 8005a86:	4b0c      	ldr	r3, [pc, #48]	@ (8005ab8 <cleanup_stdio+0x34>)
 8005a88:	4299      	cmp	r1, r3
 8005a8a:	b510      	push	{r4, lr}
 8005a8c:	4604      	mov	r4, r0
 8005a8e:	d001      	beq.n	8005a94 <cleanup_stdio+0x10>
 8005a90:	f003 f80e 	bl	8008ab0 <_fflush_r>
 8005a94:	68a1      	ldr	r1, [r4, #8]
 8005a96:	4b09      	ldr	r3, [pc, #36]	@ (8005abc <cleanup_stdio+0x38>)
 8005a98:	4299      	cmp	r1, r3
 8005a9a:	d002      	beq.n	8005aa2 <cleanup_stdio+0x1e>
 8005a9c:	4620      	mov	r0, r4
 8005a9e:	f003 f807 	bl	8008ab0 <_fflush_r>
 8005aa2:	68e1      	ldr	r1, [r4, #12]
 8005aa4:	4b06      	ldr	r3, [pc, #24]	@ (8005ac0 <cleanup_stdio+0x3c>)
 8005aa6:	4299      	cmp	r1, r3
 8005aa8:	d004      	beq.n	8005ab4 <cleanup_stdio+0x30>
 8005aaa:	4620      	mov	r0, r4
 8005aac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ab0:	f002 bffe 	b.w	8008ab0 <_fflush_r>
 8005ab4:	bd10      	pop	{r4, pc}
 8005ab6:	bf00      	nop
 8005ab8:	20000540 	.word	0x20000540
 8005abc:	200005a8 	.word	0x200005a8
 8005ac0:	20000610 	.word	0x20000610

08005ac4 <global_stdio_init.part.0>:
 8005ac4:	b510      	push	{r4, lr}
 8005ac6:	4b0b      	ldr	r3, [pc, #44]	@ (8005af4 <global_stdio_init.part.0+0x30>)
 8005ac8:	4c0b      	ldr	r4, [pc, #44]	@ (8005af8 <global_stdio_init.part.0+0x34>)
 8005aca:	4a0c      	ldr	r2, [pc, #48]	@ (8005afc <global_stdio_init.part.0+0x38>)
 8005acc:	601a      	str	r2, [r3, #0]
 8005ace:	4620      	mov	r0, r4
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	2104      	movs	r1, #4
 8005ad4:	f7ff ff94 	bl	8005a00 <std>
 8005ad8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005adc:	2201      	movs	r2, #1
 8005ade:	2109      	movs	r1, #9
 8005ae0:	f7ff ff8e 	bl	8005a00 <std>
 8005ae4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005ae8:	2202      	movs	r2, #2
 8005aea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005aee:	2112      	movs	r1, #18
 8005af0:	f7ff bf86 	b.w	8005a00 <std>
 8005af4:	20000678 	.word	0x20000678
 8005af8:	20000540 	.word	0x20000540
 8005afc:	08005a6d 	.word	0x08005a6d

08005b00 <__sfp_lock_acquire>:
 8005b00:	4801      	ldr	r0, [pc, #4]	@ (8005b08 <__sfp_lock_acquire+0x8>)
 8005b02:	f000 ba26 	b.w	8005f52 <__retarget_lock_acquire_recursive>
 8005b06:	bf00      	nop
 8005b08:	20000681 	.word	0x20000681

08005b0c <__sfp_lock_release>:
 8005b0c:	4801      	ldr	r0, [pc, #4]	@ (8005b14 <__sfp_lock_release+0x8>)
 8005b0e:	f000 ba21 	b.w	8005f54 <__retarget_lock_release_recursive>
 8005b12:	bf00      	nop
 8005b14:	20000681 	.word	0x20000681

08005b18 <__sinit>:
 8005b18:	b510      	push	{r4, lr}
 8005b1a:	4604      	mov	r4, r0
 8005b1c:	f7ff fff0 	bl	8005b00 <__sfp_lock_acquire>
 8005b20:	6a23      	ldr	r3, [r4, #32]
 8005b22:	b11b      	cbz	r3, 8005b2c <__sinit+0x14>
 8005b24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b28:	f7ff bff0 	b.w	8005b0c <__sfp_lock_release>
 8005b2c:	4b04      	ldr	r3, [pc, #16]	@ (8005b40 <__sinit+0x28>)
 8005b2e:	6223      	str	r3, [r4, #32]
 8005b30:	4b04      	ldr	r3, [pc, #16]	@ (8005b44 <__sinit+0x2c>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d1f5      	bne.n	8005b24 <__sinit+0xc>
 8005b38:	f7ff ffc4 	bl	8005ac4 <global_stdio_init.part.0>
 8005b3c:	e7f2      	b.n	8005b24 <__sinit+0xc>
 8005b3e:	bf00      	nop
 8005b40:	08005a85 	.word	0x08005a85
 8005b44:	20000678 	.word	0x20000678

08005b48 <_fwalk_sglue>:
 8005b48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b4c:	4607      	mov	r7, r0
 8005b4e:	4688      	mov	r8, r1
 8005b50:	4614      	mov	r4, r2
 8005b52:	2600      	movs	r6, #0
 8005b54:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005b58:	f1b9 0901 	subs.w	r9, r9, #1
 8005b5c:	d505      	bpl.n	8005b6a <_fwalk_sglue+0x22>
 8005b5e:	6824      	ldr	r4, [r4, #0]
 8005b60:	2c00      	cmp	r4, #0
 8005b62:	d1f7      	bne.n	8005b54 <_fwalk_sglue+0xc>
 8005b64:	4630      	mov	r0, r6
 8005b66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b6a:	89ab      	ldrh	r3, [r5, #12]
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d907      	bls.n	8005b80 <_fwalk_sglue+0x38>
 8005b70:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b74:	3301      	adds	r3, #1
 8005b76:	d003      	beq.n	8005b80 <_fwalk_sglue+0x38>
 8005b78:	4629      	mov	r1, r5
 8005b7a:	4638      	mov	r0, r7
 8005b7c:	47c0      	blx	r8
 8005b7e:	4306      	orrs	r6, r0
 8005b80:	3568      	adds	r5, #104	@ 0x68
 8005b82:	e7e9      	b.n	8005b58 <_fwalk_sglue+0x10>

08005b84 <iprintf>:
 8005b84:	b40f      	push	{r0, r1, r2, r3}
 8005b86:	b507      	push	{r0, r1, r2, lr}
 8005b88:	4906      	ldr	r1, [pc, #24]	@ (8005ba4 <iprintf+0x20>)
 8005b8a:	ab04      	add	r3, sp, #16
 8005b8c:	6808      	ldr	r0, [r1, #0]
 8005b8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b92:	6881      	ldr	r1, [r0, #8]
 8005b94:	9301      	str	r3, [sp, #4]
 8005b96:	f002 fdef 	bl	8008778 <_vfiprintf_r>
 8005b9a:	b003      	add	sp, #12
 8005b9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ba0:	b004      	add	sp, #16
 8005ba2:	4770      	bx	lr
 8005ba4:	20000018 	.word	0x20000018

08005ba8 <_puts_r>:
 8005ba8:	6a03      	ldr	r3, [r0, #32]
 8005baa:	b570      	push	{r4, r5, r6, lr}
 8005bac:	6884      	ldr	r4, [r0, #8]
 8005bae:	4605      	mov	r5, r0
 8005bb0:	460e      	mov	r6, r1
 8005bb2:	b90b      	cbnz	r3, 8005bb8 <_puts_r+0x10>
 8005bb4:	f7ff ffb0 	bl	8005b18 <__sinit>
 8005bb8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005bba:	07db      	lsls	r3, r3, #31
 8005bbc:	d405      	bmi.n	8005bca <_puts_r+0x22>
 8005bbe:	89a3      	ldrh	r3, [r4, #12]
 8005bc0:	0598      	lsls	r0, r3, #22
 8005bc2:	d402      	bmi.n	8005bca <_puts_r+0x22>
 8005bc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005bc6:	f000 f9c4 	bl	8005f52 <__retarget_lock_acquire_recursive>
 8005bca:	89a3      	ldrh	r3, [r4, #12]
 8005bcc:	0719      	lsls	r1, r3, #28
 8005bce:	d502      	bpl.n	8005bd6 <_puts_r+0x2e>
 8005bd0:	6923      	ldr	r3, [r4, #16]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d135      	bne.n	8005c42 <_puts_r+0x9a>
 8005bd6:	4621      	mov	r1, r4
 8005bd8:	4628      	mov	r0, r5
 8005bda:	f000 f8e7 	bl	8005dac <__swsetup_r>
 8005bde:	b380      	cbz	r0, 8005c42 <_puts_r+0x9a>
 8005be0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8005be4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005be6:	07da      	lsls	r2, r3, #31
 8005be8:	d405      	bmi.n	8005bf6 <_puts_r+0x4e>
 8005bea:	89a3      	ldrh	r3, [r4, #12]
 8005bec:	059b      	lsls	r3, r3, #22
 8005bee:	d402      	bmi.n	8005bf6 <_puts_r+0x4e>
 8005bf0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005bf2:	f000 f9af 	bl	8005f54 <__retarget_lock_release_recursive>
 8005bf6:	4628      	mov	r0, r5
 8005bf8:	bd70      	pop	{r4, r5, r6, pc}
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	da04      	bge.n	8005c08 <_puts_r+0x60>
 8005bfe:	69a2      	ldr	r2, [r4, #24]
 8005c00:	429a      	cmp	r2, r3
 8005c02:	dc17      	bgt.n	8005c34 <_puts_r+0x8c>
 8005c04:	290a      	cmp	r1, #10
 8005c06:	d015      	beq.n	8005c34 <_puts_r+0x8c>
 8005c08:	6823      	ldr	r3, [r4, #0]
 8005c0a:	1c5a      	adds	r2, r3, #1
 8005c0c:	6022      	str	r2, [r4, #0]
 8005c0e:	7019      	strb	r1, [r3, #0]
 8005c10:	68a3      	ldr	r3, [r4, #8]
 8005c12:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005c16:	3b01      	subs	r3, #1
 8005c18:	60a3      	str	r3, [r4, #8]
 8005c1a:	2900      	cmp	r1, #0
 8005c1c:	d1ed      	bne.n	8005bfa <_puts_r+0x52>
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	da11      	bge.n	8005c46 <_puts_r+0x9e>
 8005c22:	4622      	mov	r2, r4
 8005c24:	210a      	movs	r1, #10
 8005c26:	4628      	mov	r0, r5
 8005c28:	f000 f881 	bl	8005d2e <__swbuf_r>
 8005c2c:	3001      	adds	r0, #1
 8005c2e:	d0d7      	beq.n	8005be0 <_puts_r+0x38>
 8005c30:	250a      	movs	r5, #10
 8005c32:	e7d7      	b.n	8005be4 <_puts_r+0x3c>
 8005c34:	4622      	mov	r2, r4
 8005c36:	4628      	mov	r0, r5
 8005c38:	f000 f879 	bl	8005d2e <__swbuf_r>
 8005c3c:	3001      	adds	r0, #1
 8005c3e:	d1e7      	bne.n	8005c10 <_puts_r+0x68>
 8005c40:	e7ce      	b.n	8005be0 <_puts_r+0x38>
 8005c42:	3e01      	subs	r6, #1
 8005c44:	e7e4      	b.n	8005c10 <_puts_r+0x68>
 8005c46:	6823      	ldr	r3, [r4, #0]
 8005c48:	1c5a      	adds	r2, r3, #1
 8005c4a:	6022      	str	r2, [r4, #0]
 8005c4c:	220a      	movs	r2, #10
 8005c4e:	701a      	strb	r2, [r3, #0]
 8005c50:	e7ee      	b.n	8005c30 <_puts_r+0x88>
	...

08005c54 <puts>:
 8005c54:	4b02      	ldr	r3, [pc, #8]	@ (8005c60 <puts+0xc>)
 8005c56:	4601      	mov	r1, r0
 8005c58:	6818      	ldr	r0, [r3, #0]
 8005c5a:	f7ff bfa5 	b.w	8005ba8 <_puts_r>
 8005c5e:	bf00      	nop
 8005c60:	20000018 	.word	0x20000018

08005c64 <siprintf>:
 8005c64:	b40e      	push	{r1, r2, r3}
 8005c66:	b510      	push	{r4, lr}
 8005c68:	b09d      	sub	sp, #116	@ 0x74
 8005c6a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005c6c:	9002      	str	r0, [sp, #8]
 8005c6e:	9006      	str	r0, [sp, #24]
 8005c70:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005c74:	480a      	ldr	r0, [pc, #40]	@ (8005ca0 <siprintf+0x3c>)
 8005c76:	9107      	str	r1, [sp, #28]
 8005c78:	9104      	str	r1, [sp, #16]
 8005c7a:	490a      	ldr	r1, [pc, #40]	@ (8005ca4 <siprintf+0x40>)
 8005c7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c80:	9105      	str	r1, [sp, #20]
 8005c82:	2400      	movs	r4, #0
 8005c84:	a902      	add	r1, sp, #8
 8005c86:	6800      	ldr	r0, [r0, #0]
 8005c88:	9301      	str	r3, [sp, #4]
 8005c8a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005c8c:	f002 fc4e 	bl	800852c <_svfiprintf_r>
 8005c90:	9b02      	ldr	r3, [sp, #8]
 8005c92:	701c      	strb	r4, [r3, #0]
 8005c94:	b01d      	add	sp, #116	@ 0x74
 8005c96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c9a:	b003      	add	sp, #12
 8005c9c:	4770      	bx	lr
 8005c9e:	bf00      	nop
 8005ca0:	20000018 	.word	0x20000018
 8005ca4:	ffff0208 	.word	0xffff0208

08005ca8 <__sread>:
 8005ca8:	b510      	push	{r4, lr}
 8005caa:	460c      	mov	r4, r1
 8005cac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cb0:	f000 f900 	bl	8005eb4 <_read_r>
 8005cb4:	2800      	cmp	r0, #0
 8005cb6:	bfab      	itete	ge
 8005cb8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005cba:	89a3      	ldrhlt	r3, [r4, #12]
 8005cbc:	181b      	addge	r3, r3, r0
 8005cbe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005cc2:	bfac      	ite	ge
 8005cc4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005cc6:	81a3      	strhlt	r3, [r4, #12]
 8005cc8:	bd10      	pop	{r4, pc}

08005cca <__swrite>:
 8005cca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cce:	461f      	mov	r7, r3
 8005cd0:	898b      	ldrh	r3, [r1, #12]
 8005cd2:	05db      	lsls	r3, r3, #23
 8005cd4:	4605      	mov	r5, r0
 8005cd6:	460c      	mov	r4, r1
 8005cd8:	4616      	mov	r6, r2
 8005cda:	d505      	bpl.n	8005ce8 <__swrite+0x1e>
 8005cdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ce0:	2302      	movs	r3, #2
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f000 f8d4 	bl	8005e90 <_lseek_r>
 8005ce8:	89a3      	ldrh	r3, [r4, #12]
 8005cea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005cee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005cf2:	81a3      	strh	r3, [r4, #12]
 8005cf4:	4632      	mov	r2, r6
 8005cf6:	463b      	mov	r3, r7
 8005cf8:	4628      	mov	r0, r5
 8005cfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005cfe:	f000 b8eb 	b.w	8005ed8 <_write_r>

08005d02 <__sseek>:
 8005d02:	b510      	push	{r4, lr}
 8005d04:	460c      	mov	r4, r1
 8005d06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d0a:	f000 f8c1 	bl	8005e90 <_lseek_r>
 8005d0e:	1c43      	adds	r3, r0, #1
 8005d10:	89a3      	ldrh	r3, [r4, #12]
 8005d12:	bf15      	itete	ne
 8005d14:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005d16:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005d1a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005d1e:	81a3      	strheq	r3, [r4, #12]
 8005d20:	bf18      	it	ne
 8005d22:	81a3      	strhne	r3, [r4, #12]
 8005d24:	bd10      	pop	{r4, pc}

08005d26 <__sclose>:
 8005d26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d2a:	f000 b8a1 	b.w	8005e70 <_close_r>

08005d2e <__swbuf_r>:
 8005d2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d30:	460e      	mov	r6, r1
 8005d32:	4614      	mov	r4, r2
 8005d34:	4605      	mov	r5, r0
 8005d36:	b118      	cbz	r0, 8005d40 <__swbuf_r+0x12>
 8005d38:	6a03      	ldr	r3, [r0, #32]
 8005d3a:	b90b      	cbnz	r3, 8005d40 <__swbuf_r+0x12>
 8005d3c:	f7ff feec 	bl	8005b18 <__sinit>
 8005d40:	69a3      	ldr	r3, [r4, #24]
 8005d42:	60a3      	str	r3, [r4, #8]
 8005d44:	89a3      	ldrh	r3, [r4, #12]
 8005d46:	071a      	lsls	r2, r3, #28
 8005d48:	d501      	bpl.n	8005d4e <__swbuf_r+0x20>
 8005d4a:	6923      	ldr	r3, [r4, #16]
 8005d4c:	b943      	cbnz	r3, 8005d60 <__swbuf_r+0x32>
 8005d4e:	4621      	mov	r1, r4
 8005d50:	4628      	mov	r0, r5
 8005d52:	f000 f82b 	bl	8005dac <__swsetup_r>
 8005d56:	b118      	cbz	r0, 8005d60 <__swbuf_r+0x32>
 8005d58:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005d5c:	4638      	mov	r0, r7
 8005d5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d60:	6823      	ldr	r3, [r4, #0]
 8005d62:	6922      	ldr	r2, [r4, #16]
 8005d64:	1a98      	subs	r0, r3, r2
 8005d66:	6963      	ldr	r3, [r4, #20]
 8005d68:	b2f6      	uxtb	r6, r6
 8005d6a:	4283      	cmp	r3, r0
 8005d6c:	4637      	mov	r7, r6
 8005d6e:	dc05      	bgt.n	8005d7c <__swbuf_r+0x4e>
 8005d70:	4621      	mov	r1, r4
 8005d72:	4628      	mov	r0, r5
 8005d74:	f002 fe9c 	bl	8008ab0 <_fflush_r>
 8005d78:	2800      	cmp	r0, #0
 8005d7a:	d1ed      	bne.n	8005d58 <__swbuf_r+0x2a>
 8005d7c:	68a3      	ldr	r3, [r4, #8]
 8005d7e:	3b01      	subs	r3, #1
 8005d80:	60a3      	str	r3, [r4, #8]
 8005d82:	6823      	ldr	r3, [r4, #0]
 8005d84:	1c5a      	adds	r2, r3, #1
 8005d86:	6022      	str	r2, [r4, #0]
 8005d88:	701e      	strb	r6, [r3, #0]
 8005d8a:	6962      	ldr	r2, [r4, #20]
 8005d8c:	1c43      	adds	r3, r0, #1
 8005d8e:	429a      	cmp	r2, r3
 8005d90:	d004      	beq.n	8005d9c <__swbuf_r+0x6e>
 8005d92:	89a3      	ldrh	r3, [r4, #12]
 8005d94:	07db      	lsls	r3, r3, #31
 8005d96:	d5e1      	bpl.n	8005d5c <__swbuf_r+0x2e>
 8005d98:	2e0a      	cmp	r6, #10
 8005d9a:	d1df      	bne.n	8005d5c <__swbuf_r+0x2e>
 8005d9c:	4621      	mov	r1, r4
 8005d9e:	4628      	mov	r0, r5
 8005da0:	f002 fe86 	bl	8008ab0 <_fflush_r>
 8005da4:	2800      	cmp	r0, #0
 8005da6:	d0d9      	beq.n	8005d5c <__swbuf_r+0x2e>
 8005da8:	e7d6      	b.n	8005d58 <__swbuf_r+0x2a>
	...

08005dac <__swsetup_r>:
 8005dac:	b538      	push	{r3, r4, r5, lr}
 8005dae:	4b29      	ldr	r3, [pc, #164]	@ (8005e54 <__swsetup_r+0xa8>)
 8005db0:	4605      	mov	r5, r0
 8005db2:	6818      	ldr	r0, [r3, #0]
 8005db4:	460c      	mov	r4, r1
 8005db6:	b118      	cbz	r0, 8005dc0 <__swsetup_r+0x14>
 8005db8:	6a03      	ldr	r3, [r0, #32]
 8005dba:	b90b      	cbnz	r3, 8005dc0 <__swsetup_r+0x14>
 8005dbc:	f7ff feac 	bl	8005b18 <__sinit>
 8005dc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dc4:	0719      	lsls	r1, r3, #28
 8005dc6:	d422      	bmi.n	8005e0e <__swsetup_r+0x62>
 8005dc8:	06da      	lsls	r2, r3, #27
 8005dca:	d407      	bmi.n	8005ddc <__swsetup_r+0x30>
 8005dcc:	2209      	movs	r2, #9
 8005dce:	602a      	str	r2, [r5, #0]
 8005dd0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005dd4:	81a3      	strh	r3, [r4, #12]
 8005dd6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005dda:	e033      	b.n	8005e44 <__swsetup_r+0x98>
 8005ddc:	0758      	lsls	r0, r3, #29
 8005dde:	d512      	bpl.n	8005e06 <__swsetup_r+0x5a>
 8005de0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005de2:	b141      	cbz	r1, 8005df6 <__swsetup_r+0x4a>
 8005de4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005de8:	4299      	cmp	r1, r3
 8005dea:	d002      	beq.n	8005df2 <__swsetup_r+0x46>
 8005dec:	4628      	mov	r0, r5
 8005dee:	f000 ff13 	bl	8006c18 <_free_r>
 8005df2:	2300      	movs	r3, #0
 8005df4:	6363      	str	r3, [r4, #52]	@ 0x34
 8005df6:	89a3      	ldrh	r3, [r4, #12]
 8005df8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005dfc:	81a3      	strh	r3, [r4, #12]
 8005dfe:	2300      	movs	r3, #0
 8005e00:	6063      	str	r3, [r4, #4]
 8005e02:	6923      	ldr	r3, [r4, #16]
 8005e04:	6023      	str	r3, [r4, #0]
 8005e06:	89a3      	ldrh	r3, [r4, #12]
 8005e08:	f043 0308 	orr.w	r3, r3, #8
 8005e0c:	81a3      	strh	r3, [r4, #12]
 8005e0e:	6923      	ldr	r3, [r4, #16]
 8005e10:	b94b      	cbnz	r3, 8005e26 <__swsetup_r+0x7a>
 8005e12:	89a3      	ldrh	r3, [r4, #12]
 8005e14:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005e18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e1c:	d003      	beq.n	8005e26 <__swsetup_r+0x7a>
 8005e1e:	4621      	mov	r1, r4
 8005e20:	4628      	mov	r0, r5
 8005e22:	f002 fe93 	bl	8008b4c <__smakebuf_r>
 8005e26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e2a:	f013 0201 	ands.w	r2, r3, #1
 8005e2e:	d00a      	beq.n	8005e46 <__swsetup_r+0x9a>
 8005e30:	2200      	movs	r2, #0
 8005e32:	60a2      	str	r2, [r4, #8]
 8005e34:	6962      	ldr	r2, [r4, #20]
 8005e36:	4252      	negs	r2, r2
 8005e38:	61a2      	str	r2, [r4, #24]
 8005e3a:	6922      	ldr	r2, [r4, #16]
 8005e3c:	b942      	cbnz	r2, 8005e50 <__swsetup_r+0xa4>
 8005e3e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005e42:	d1c5      	bne.n	8005dd0 <__swsetup_r+0x24>
 8005e44:	bd38      	pop	{r3, r4, r5, pc}
 8005e46:	0799      	lsls	r1, r3, #30
 8005e48:	bf58      	it	pl
 8005e4a:	6962      	ldrpl	r2, [r4, #20]
 8005e4c:	60a2      	str	r2, [r4, #8]
 8005e4e:	e7f4      	b.n	8005e3a <__swsetup_r+0x8e>
 8005e50:	2000      	movs	r0, #0
 8005e52:	e7f7      	b.n	8005e44 <__swsetup_r+0x98>
 8005e54:	20000018 	.word	0x20000018

08005e58 <memset>:
 8005e58:	4402      	add	r2, r0
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d100      	bne.n	8005e62 <memset+0xa>
 8005e60:	4770      	bx	lr
 8005e62:	f803 1b01 	strb.w	r1, [r3], #1
 8005e66:	e7f9      	b.n	8005e5c <memset+0x4>

08005e68 <_localeconv_r>:
 8005e68:	4800      	ldr	r0, [pc, #0]	@ (8005e6c <_localeconv_r+0x4>)
 8005e6a:	4770      	bx	lr
 8005e6c:	20000158 	.word	0x20000158

08005e70 <_close_r>:
 8005e70:	b538      	push	{r3, r4, r5, lr}
 8005e72:	4d06      	ldr	r5, [pc, #24]	@ (8005e8c <_close_r+0x1c>)
 8005e74:	2300      	movs	r3, #0
 8005e76:	4604      	mov	r4, r0
 8005e78:	4608      	mov	r0, r1
 8005e7a:	602b      	str	r3, [r5, #0]
 8005e7c:	f7fb fd32 	bl	80018e4 <_close>
 8005e80:	1c43      	adds	r3, r0, #1
 8005e82:	d102      	bne.n	8005e8a <_close_r+0x1a>
 8005e84:	682b      	ldr	r3, [r5, #0]
 8005e86:	b103      	cbz	r3, 8005e8a <_close_r+0x1a>
 8005e88:	6023      	str	r3, [r4, #0]
 8005e8a:	bd38      	pop	{r3, r4, r5, pc}
 8005e8c:	2000067c 	.word	0x2000067c

08005e90 <_lseek_r>:
 8005e90:	b538      	push	{r3, r4, r5, lr}
 8005e92:	4d07      	ldr	r5, [pc, #28]	@ (8005eb0 <_lseek_r+0x20>)
 8005e94:	4604      	mov	r4, r0
 8005e96:	4608      	mov	r0, r1
 8005e98:	4611      	mov	r1, r2
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	602a      	str	r2, [r5, #0]
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	f7fb fd47 	bl	8001932 <_lseek>
 8005ea4:	1c43      	adds	r3, r0, #1
 8005ea6:	d102      	bne.n	8005eae <_lseek_r+0x1e>
 8005ea8:	682b      	ldr	r3, [r5, #0]
 8005eaa:	b103      	cbz	r3, 8005eae <_lseek_r+0x1e>
 8005eac:	6023      	str	r3, [r4, #0]
 8005eae:	bd38      	pop	{r3, r4, r5, pc}
 8005eb0:	2000067c 	.word	0x2000067c

08005eb4 <_read_r>:
 8005eb4:	b538      	push	{r3, r4, r5, lr}
 8005eb6:	4d07      	ldr	r5, [pc, #28]	@ (8005ed4 <_read_r+0x20>)
 8005eb8:	4604      	mov	r4, r0
 8005eba:	4608      	mov	r0, r1
 8005ebc:	4611      	mov	r1, r2
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	602a      	str	r2, [r5, #0]
 8005ec2:	461a      	mov	r2, r3
 8005ec4:	f7fb fcd5 	bl	8001872 <_read>
 8005ec8:	1c43      	adds	r3, r0, #1
 8005eca:	d102      	bne.n	8005ed2 <_read_r+0x1e>
 8005ecc:	682b      	ldr	r3, [r5, #0]
 8005ece:	b103      	cbz	r3, 8005ed2 <_read_r+0x1e>
 8005ed0:	6023      	str	r3, [r4, #0]
 8005ed2:	bd38      	pop	{r3, r4, r5, pc}
 8005ed4:	2000067c 	.word	0x2000067c

08005ed8 <_write_r>:
 8005ed8:	b538      	push	{r3, r4, r5, lr}
 8005eda:	4d07      	ldr	r5, [pc, #28]	@ (8005ef8 <_write_r+0x20>)
 8005edc:	4604      	mov	r4, r0
 8005ede:	4608      	mov	r0, r1
 8005ee0:	4611      	mov	r1, r2
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	602a      	str	r2, [r5, #0]
 8005ee6:	461a      	mov	r2, r3
 8005ee8:	f7fb fce0 	bl	80018ac <_write>
 8005eec:	1c43      	adds	r3, r0, #1
 8005eee:	d102      	bne.n	8005ef6 <_write_r+0x1e>
 8005ef0:	682b      	ldr	r3, [r5, #0]
 8005ef2:	b103      	cbz	r3, 8005ef6 <_write_r+0x1e>
 8005ef4:	6023      	str	r3, [r4, #0]
 8005ef6:	bd38      	pop	{r3, r4, r5, pc}
 8005ef8:	2000067c 	.word	0x2000067c

08005efc <__errno>:
 8005efc:	4b01      	ldr	r3, [pc, #4]	@ (8005f04 <__errno+0x8>)
 8005efe:	6818      	ldr	r0, [r3, #0]
 8005f00:	4770      	bx	lr
 8005f02:	bf00      	nop
 8005f04:	20000018 	.word	0x20000018

08005f08 <__libc_init_array>:
 8005f08:	b570      	push	{r4, r5, r6, lr}
 8005f0a:	4d0d      	ldr	r5, [pc, #52]	@ (8005f40 <__libc_init_array+0x38>)
 8005f0c:	4c0d      	ldr	r4, [pc, #52]	@ (8005f44 <__libc_init_array+0x3c>)
 8005f0e:	1b64      	subs	r4, r4, r5
 8005f10:	10a4      	asrs	r4, r4, #2
 8005f12:	2600      	movs	r6, #0
 8005f14:	42a6      	cmp	r6, r4
 8005f16:	d109      	bne.n	8005f2c <__libc_init_array+0x24>
 8005f18:	4d0b      	ldr	r5, [pc, #44]	@ (8005f48 <__libc_init_array+0x40>)
 8005f1a:	4c0c      	ldr	r4, [pc, #48]	@ (8005f4c <__libc_init_array+0x44>)
 8005f1c:	f004 f932 	bl	800a184 <_init>
 8005f20:	1b64      	subs	r4, r4, r5
 8005f22:	10a4      	asrs	r4, r4, #2
 8005f24:	2600      	movs	r6, #0
 8005f26:	42a6      	cmp	r6, r4
 8005f28:	d105      	bne.n	8005f36 <__libc_init_array+0x2e>
 8005f2a:	bd70      	pop	{r4, r5, r6, pc}
 8005f2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f30:	4798      	blx	r3
 8005f32:	3601      	adds	r6, #1
 8005f34:	e7ee      	b.n	8005f14 <__libc_init_array+0xc>
 8005f36:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f3a:	4798      	blx	r3
 8005f3c:	3601      	adds	r6, #1
 8005f3e:	e7f2      	b.n	8005f26 <__libc_init_array+0x1e>
 8005f40:	0800a784 	.word	0x0800a784
 8005f44:	0800a784 	.word	0x0800a784
 8005f48:	0800a784 	.word	0x0800a784
 8005f4c:	0800a788 	.word	0x0800a788

08005f50 <__retarget_lock_init_recursive>:
 8005f50:	4770      	bx	lr

08005f52 <__retarget_lock_acquire_recursive>:
 8005f52:	4770      	bx	lr

08005f54 <__retarget_lock_release_recursive>:
 8005f54:	4770      	bx	lr
	...

08005f58 <nanf>:
 8005f58:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005f60 <nanf+0x8>
 8005f5c:	4770      	bx	lr
 8005f5e:	bf00      	nop
 8005f60:	7fc00000 	.word	0x7fc00000

08005f64 <quorem>:
 8005f64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f68:	6903      	ldr	r3, [r0, #16]
 8005f6a:	690c      	ldr	r4, [r1, #16]
 8005f6c:	42a3      	cmp	r3, r4
 8005f6e:	4607      	mov	r7, r0
 8005f70:	db7e      	blt.n	8006070 <quorem+0x10c>
 8005f72:	3c01      	subs	r4, #1
 8005f74:	f101 0814 	add.w	r8, r1, #20
 8005f78:	00a3      	lsls	r3, r4, #2
 8005f7a:	f100 0514 	add.w	r5, r0, #20
 8005f7e:	9300      	str	r3, [sp, #0]
 8005f80:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f84:	9301      	str	r3, [sp, #4]
 8005f86:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005f8a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f8e:	3301      	adds	r3, #1
 8005f90:	429a      	cmp	r2, r3
 8005f92:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005f96:	fbb2 f6f3 	udiv	r6, r2, r3
 8005f9a:	d32e      	bcc.n	8005ffa <quorem+0x96>
 8005f9c:	f04f 0a00 	mov.w	sl, #0
 8005fa0:	46c4      	mov	ip, r8
 8005fa2:	46ae      	mov	lr, r5
 8005fa4:	46d3      	mov	fp, sl
 8005fa6:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005faa:	b298      	uxth	r0, r3
 8005fac:	fb06 a000 	mla	r0, r6, r0, sl
 8005fb0:	0c02      	lsrs	r2, r0, #16
 8005fb2:	0c1b      	lsrs	r3, r3, #16
 8005fb4:	fb06 2303 	mla	r3, r6, r3, r2
 8005fb8:	f8de 2000 	ldr.w	r2, [lr]
 8005fbc:	b280      	uxth	r0, r0
 8005fbe:	b292      	uxth	r2, r2
 8005fc0:	1a12      	subs	r2, r2, r0
 8005fc2:	445a      	add	r2, fp
 8005fc4:	f8de 0000 	ldr.w	r0, [lr]
 8005fc8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005fcc:	b29b      	uxth	r3, r3
 8005fce:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005fd2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005fd6:	b292      	uxth	r2, r2
 8005fd8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005fdc:	45e1      	cmp	r9, ip
 8005fde:	f84e 2b04 	str.w	r2, [lr], #4
 8005fe2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005fe6:	d2de      	bcs.n	8005fa6 <quorem+0x42>
 8005fe8:	9b00      	ldr	r3, [sp, #0]
 8005fea:	58eb      	ldr	r3, [r5, r3]
 8005fec:	b92b      	cbnz	r3, 8005ffa <quorem+0x96>
 8005fee:	9b01      	ldr	r3, [sp, #4]
 8005ff0:	3b04      	subs	r3, #4
 8005ff2:	429d      	cmp	r5, r3
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	d32f      	bcc.n	8006058 <quorem+0xf4>
 8005ff8:	613c      	str	r4, [r7, #16]
 8005ffa:	4638      	mov	r0, r7
 8005ffc:	f001 f9c8 	bl	8007390 <__mcmp>
 8006000:	2800      	cmp	r0, #0
 8006002:	db25      	blt.n	8006050 <quorem+0xec>
 8006004:	4629      	mov	r1, r5
 8006006:	2000      	movs	r0, #0
 8006008:	f858 2b04 	ldr.w	r2, [r8], #4
 800600c:	f8d1 c000 	ldr.w	ip, [r1]
 8006010:	fa1f fe82 	uxth.w	lr, r2
 8006014:	fa1f f38c 	uxth.w	r3, ip
 8006018:	eba3 030e 	sub.w	r3, r3, lr
 800601c:	4403      	add	r3, r0
 800601e:	0c12      	lsrs	r2, r2, #16
 8006020:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006024:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006028:	b29b      	uxth	r3, r3
 800602a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800602e:	45c1      	cmp	r9, r8
 8006030:	f841 3b04 	str.w	r3, [r1], #4
 8006034:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006038:	d2e6      	bcs.n	8006008 <quorem+0xa4>
 800603a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800603e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006042:	b922      	cbnz	r2, 800604e <quorem+0xea>
 8006044:	3b04      	subs	r3, #4
 8006046:	429d      	cmp	r5, r3
 8006048:	461a      	mov	r2, r3
 800604a:	d30b      	bcc.n	8006064 <quorem+0x100>
 800604c:	613c      	str	r4, [r7, #16]
 800604e:	3601      	adds	r6, #1
 8006050:	4630      	mov	r0, r6
 8006052:	b003      	add	sp, #12
 8006054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006058:	6812      	ldr	r2, [r2, #0]
 800605a:	3b04      	subs	r3, #4
 800605c:	2a00      	cmp	r2, #0
 800605e:	d1cb      	bne.n	8005ff8 <quorem+0x94>
 8006060:	3c01      	subs	r4, #1
 8006062:	e7c6      	b.n	8005ff2 <quorem+0x8e>
 8006064:	6812      	ldr	r2, [r2, #0]
 8006066:	3b04      	subs	r3, #4
 8006068:	2a00      	cmp	r2, #0
 800606a:	d1ef      	bne.n	800604c <quorem+0xe8>
 800606c:	3c01      	subs	r4, #1
 800606e:	e7ea      	b.n	8006046 <quorem+0xe2>
 8006070:	2000      	movs	r0, #0
 8006072:	e7ee      	b.n	8006052 <quorem+0xee>
 8006074:	0000      	movs	r0, r0
	...

08006078 <_dtoa_r>:
 8006078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800607c:	69c7      	ldr	r7, [r0, #28]
 800607e:	b097      	sub	sp, #92	@ 0x5c
 8006080:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006084:	ec55 4b10 	vmov	r4, r5, d0
 8006088:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800608a:	9107      	str	r1, [sp, #28]
 800608c:	4681      	mov	r9, r0
 800608e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006090:	9311      	str	r3, [sp, #68]	@ 0x44
 8006092:	b97f      	cbnz	r7, 80060b4 <_dtoa_r+0x3c>
 8006094:	2010      	movs	r0, #16
 8006096:	f000 fe09 	bl	8006cac <malloc>
 800609a:	4602      	mov	r2, r0
 800609c:	f8c9 001c 	str.w	r0, [r9, #28]
 80060a0:	b920      	cbnz	r0, 80060ac <_dtoa_r+0x34>
 80060a2:	4ba9      	ldr	r3, [pc, #676]	@ (8006348 <_dtoa_r+0x2d0>)
 80060a4:	21ef      	movs	r1, #239	@ 0xef
 80060a6:	48a9      	ldr	r0, [pc, #676]	@ (800634c <_dtoa_r+0x2d4>)
 80060a8:	f002 fe02 	bl	8008cb0 <__assert_func>
 80060ac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80060b0:	6007      	str	r7, [r0, #0]
 80060b2:	60c7      	str	r7, [r0, #12]
 80060b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80060b8:	6819      	ldr	r1, [r3, #0]
 80060ba:	b159      	cbz	r1, 80060d4 <_dtoa_r+0x5c>
 80060bc:	685a      	ldr	r2, [r3, #4]
 80060be:	604a      	str	r2, [r1, #4]
 80060c0:	2301      	movs	r3, #1
 80060c2:	4093      	lsls	r3, r2
 80060c4:	608b      	str	r3, [r1, #8]
 80060c6:	4648      	mov	r0, r9
 80060c8:	f000 fee6 	bl	8006e98 <_Bfree>
 80060cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80060d0:	2200      	movs	r2, #0
 80060d2:	601a      	str	r2, [r3, #0]
 80060d4:	1e2b      	subs	r3, r5, #0
 80060d6:	bfb9      	ittee	lt
 80060d8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80060dc:	9305      	strlt	r3, [sp, #20]
 80060de:	2300      	movge	r3, #0
 80060e0:	6033      	strge	r3, [r6, #0]
 80060e2:	9f05      	ldr	r7, [sp, #20]
 80060e4:	4b9a      	ldr	r3, [pc, #616]	@ (8006350 <_dtoa_r+0x2d8>)
 80060e6:	bfbc      	itt	lt
 80060e8:	2201      	movlt	r2, #1
 80060ea:	6032      	strlt	r2, [r6, #0]
 80060ec:	43bb      	bics	r3, r7
 80060ee:	d112      	bne.n	8006116 <_dtoa_r+0x9e>
 80060f0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80060f2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80060f6:	6013      	str	r3, [r2, #0]
 80060f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80060fc:	4323      	orrs	r3, r4
 80060fe:	f000 855a 	beq.w	8006bb6 <_dtoa_r+0xb3e>
 8006102:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006104:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006364 <_dtoa_r+0x2ec>
 8006108:	2b00      	cmp	r3, #0
 800610a:	f000 855c 	beq.w	8006bc6 <_dtoa_r+0xb4e>
 800610e:	f10a 0303 	add.w	r3, sl, #3
 8006112:	f000 bd56 	b.w	8006bc2 <_dtoa_r+0xb4a>
 8006116:	ed9d 7b04 	vldr	d7, [sp, #16]
 800611a:	2200      	movs	r2, #0
 800611c:	ec51 0b17 	vmov	r0, r1, d7
 8006120:	2300      	movs	r3, #0
 8006122:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006126:	f7fa fcd7 	bl	8000ad8 <__aeabi_dcmpeq>
 800612a:	4680      	mov	r8, r0
 800612c:	b158      	cbz	r0, 8006146 <_dtoa_r+0xce>
 800612e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006130:	2301      	movs	r3, #1
 8006132:	6013      	str	r3, [r2, #0]
 8006134:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006136:	b113      	cbz	r3, 800613e <_dtoa_r+0xc6>
 8006138:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800613a:	4b86      	ldr	r3, [pc, #536]	@ (8006354 <_dtoa_r+0x2dc>)
 800613c:	6013      	str	r3, [r2, #0]
 800613e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006368 <_dtoa_r+0x2f0>
 8006142:	f000 bd40 	b.w	8006bc6 <_dtoa_r+0xb4e>
 8006146:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800614a:	aa14      	add	r2, sp, #80	@ 0x50
 800614c:	a915      	add	r1, sp, #84	@ 0x54
 800614e:	4648      	mov	r0, r9
 8006150:	f001 fa3e 	bl	80075d0 <__d2b>
 8006154:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006158:	9002      	str	r0, [sp, #8]
 800615a:	2e00      	cmp	r6, #0
 800615c:	d078      	beq.n	8006250 <_dtoa_r+0x1d8>
 800615e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006160:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006164:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006168:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800616c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006170:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006174:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006178:	4619      	mov	r1, r3
 800617a:	2200      	movs	r2, #0
 800617c:	4b76      	ldr	r3, [pc, #472]	@ (8006358 <_dtoa_r+0x2e0>)
 800617e:	f7fa f88b 	bl	8000298 <__aeabi_dsub>
 8006182:	a36b      	add	r3, pc, #428	@ (adr r3, 8006330 <_dtoa_r+0x2b8>)
 8006184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006188:	f7fa fa3e 	bl	8000608 <__aeabi_dmul>
 800618c:	a36a      	add	r3, pc, #424	@ (adr r3, 8006338 <_dtoa_r+0x2c0>)
 800618e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006192:	f7fa f883 	bl	800029c <__adddf3>
 8006196:	4604      	mov	r4, r0
 8006198:	4630      	mov	r0, r6
 800619a:	460d      	mov	r5, r1
 800619c:	f7fa f9ca 	bl	8000534 <__aeabi_i2d>
 80061a0:	a367      	add	r3, pc, #412	@ (adr r3, 8006340 <_dtoa_r+0x2c8>)
 80061a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061a6:	f7fa fa2f 	bl	8000608 <__aeabi_dmul>
 80061aa:	4602      	mov	r2, r0
 80061ac:	460b      	mov	r3, r1
 80061ae:	4620      	mov	r0, r4
 80061b0:	4629      	mov	r1, r5
 80061b2:	f7fa f873 	bl	800029c <__adddf3>
 80061b6:	4604      	mov	r4, r0
 80061b8:	460d      	mov	r5, r1
 80061ba:	f7fa fcd5 	bl	8000b68 <__aeabi_d2iz>
 80061be:	2200      	movs	r2, #0
 80061c0:	4607      	mov	r7, r0
 80061c2:	2300      	movs	r3, #0
 80061c4:	4620      	mov	r0, r4
 80061c6:	4629      	mov	r1, r5
 80061c8:	f7fa fc90 	bl	8000aec <__aeabi_dcmplt>
 80061cc:	b140      	cbz	r0, 80061e0 <_dtoa_r+0x168>
 80061ce:	4638      	mov	r0, r7
 80061d0:	f7fa f9b0 	bl	8000534 <__aeabi_i2d>
 80061d4:	4622      	mov	r2, r4
 80061d6:	462b      	mov	r3, r5
 80061d8:	f7fa fc7e 	bl	8000ad8 <__aeabi_dcmpeq>
 80061dc:	b900      	cbnz	r0, 80061e0 <_dtoa_r+0x168>
 80061de:	3f01      	subs	r7, #1
 80061e0:	2f16      	cmp	r7, #22
 80061e2:	d852      	bhi.n	800628a <_dtoa_r+0x212>
 80061e4:	4b5d      	ldr	r3, [pc, #372]	@ (800635c <_dtoa_r+0x2e4>)
 80061e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80061ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80061f2:	f7fa fc7b 	bl	8000aec <__aeabi_dcmplt>
 80061f6:	2800      	cmp	r0, #0
 80061f8:	d049      	beq.n	800628e <_dtoa_r+0x216>
 80061fa:	3f01      	subs	r7, #1
 80061fc:	2300      	movs	r3, #0
 80061fe:	9310      	str	r3, [sp, #64]	@ 0x40
 8006200:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006202:	1b9b      	subs	r3, r3, r6
 8006204:	1e5a      	subs	r2, r3, #1
 8006206:	bf45      	ittet	mi
 8006208:	f1c3 0301 	rsbmi	r3, r3, #1
 800620c:	9300      	strmi	r3, [sp, #0]
 800620e:	2300      	movpl	r3, #0
 8006210:	2300      	movmi	r3, #0
 8006212:	9206      	str	r2, [sp, #24]
 8006214:	bf54      	ite	pl
 8006216:	9300      	strpl	r3, [sp, #0]
 8006218:	9306      	strmi	r3, [sp, #24]
 800621a:	2f00      	cmp	r7, #0
 800621c:	db39      	blt.n	8006292 <_dtoa_r+0x21a>
 800621e:	9b06      	ldr	r3, [sp, #24]
 8006220:	970d      	str	r7, [sp, #52]	@ 0x34
 8006222:	443b      	add	r3, r7
 8006224:	9306      	str	r3, [sp, #24]
 8006226:	2300      	movs	r3, #0
 8006228:	9308      	str	r3, [sp, #32]
 800622a:	9b07      	ldr	r3, [sp, #28]
 800622c:	2b09      	cmp	r3, #9
 800622e:	d863      	bhi.n	80062f8 <_dtoa_r+0x280>
 8006230:	2b05      	cmp	r3, #5
 8006232:	bfc4      	itt	gt
 8006234:	3b04      	subgt	r3, #4
 8006236:	9307      	strgt	r3, [sp, #28]
 8006238:	9b07      	ldr	r3, [sp, #28]
 800623a:	f1a3 0302 	sub.w	r3, r3, #2
 800623e:	bfcc      	ite	gt
 8006240:	2400      	movgt	r4, #0
 8006242:	2401      	movle	r4, #1
 8006244:	2b03      	cmp	r3, #3
 8006246:	d863      	bhi.n	8006310 <_dtoa_r+0x298>
 8006248:	e8df f003 	tbb	[pc, r3]
 800624c:	2b375452 	.word	0x2b375452
 8006250:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006254:	441e      	add	r6, r3
 8006256:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800625a:	2b20      	cmp	r3, #32
 800625c:	bfc1      	itttt	gt
 800625e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006262:	409f      	lslgt	r7, r3
 8006264:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006268:	fa24 f303 	lsrgt.w	r3, r4, r3
 800626c:	bfd6      	itet	le
 800626e:	f1c3 0320 	rsble	r3, r3, #32
 8006272:	ea47 0003 	orrgt.w	r0, r7, r3
 8006276:	fa04 f003 	lslle.w	r0, r4, r3
 800627a:	f7fa f94b 	bl	8000514 <__aeabi_ui2d>
 800627e:	2201      	movs	r2, #1
 8006280:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006284:	3e01      	subs	r6, #1
 8006286:	9212      	str	r2, [sp, #72]	@ 0x48
 8006288:	e776      	b.n	8006178 <_dtoa_r+0x100>
 800628a:	2301      	movs	r3, #1
 800628c:	e7b7      	b.n	80061fe <_dtoa_r+0x186>
 800628e:	9010      	str	r0, [sp, #64]	@ 0x40
 8006290:	e7b6      	b.n	8006200 <_dtoa_r+0x188>
 8006292:	9b00      	ldr	r3, [sp, #0]
 8006294:	1bdb      	subs	r3, r3, r7
 8006296:	9300      	str	r3, [sp, #0]
 8006298:	427b      	negs	r3, r7
 800629a:	9308      	str	r3, [sp, #32]
 800629c:	2300      	movs	r3, #0
 800629e:	930d      	str	r3, [sp, #52]	@ 0x34
 80062a0:	e7c3      	b.n	800622a <_dtoa_r+0x1b2>
 80062a2:	2301      	movs	r3, #1
 80062a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80062a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80062a8:	eb07 0b03 	add.w	fp, r7, r3
 80062ac:	f10b 0301 	add.w	r3, fp, #1
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	9303      	str	r3, [sp, #12]
 80062b4:	bfb8      	it	lt
 80062b6:	2301      	movlt	r3, #1
 80062b8:	e006      	b.n	80062c8 <_dtoa_r+0x250>
 80062ba:	2301      	movs	r3, #1
 80062bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80062be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	dd28      	ble.n	8006316 <_dtoa_r+0x29e>
 80062c4:	469b      	mov	fp, r3
 80062c6:	9303      	str	r3, [sp, #12]
 80062c8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80062cc:	2100      	movs	r1, #0
 80062ce:	2204      	movs	r2, #4
 80062d0:	f102 0514 	add.w	r5, r2, #20
 80062d4:	429d      	cmp	r5, r3
 80062d6:	d926      	bls.n	8006326 <_dtoa_r+0x2ae>
 80062d8:	6041      	str	r1, [r0, #4]
 80062da:	4648      	mov	r0, r9
 80062dc:	f000 fd9c 	bl	8006e18 <_Balloc>
 80062e0:	4682      	mov	sl, r0
 80062e2:	2800      	cmp	r0, #0
 80062e4:	d142      	bne.n	800636c <_dtoa_r+0x2f4>
 80062e6:	4b1e      	ldr	r3, [pc, #120]	@ (8006360 <_dtoa_r+0x2e8>)
 80062e8:	4602      	mov	r2, r0
 80062ea:	f240 11af 	movw	r1, #431	@ 0x1af
 80062ee:	e6da      	b.n	80060a6 <_dtoa_r+0x2e>
 80062f0:	2300      	movs	r3, #0
 80062f2:	e7e3      	b.n	80062bc <_dtoa_r+0x244>
 80062f4:	2300      	movs	r3, #0
 80062f6:	e7d5      	b.n	80062a4 <_dtoa_r+0x22c>
 80062f8:	2401      	movs	r4, #1
 80062fa:	2300      	movs	r3, #0
 80062fc:	9307      	str	r3, [sp, #28]
 80062fe:	9409      	str	r4, [sp, #36]	@ 0x24
 8006300:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8006304:	2200      	movs	r2, #0
 8006306:	f8cd b00c 	str.w	fp, [sp, #12]
 800630a:	2312      	movs	r3, #18
 800630c:	920c      	str	r2, [sp, #48]	@ 0x30
 800630e:	e7db      	b.n	80062c8 <_dtoa_r+0x250>
 8006310:	2301      	movs	r3, #1
 8006312:	9309      	str	r3, [sp, #36]	@ 0x24
 8006314:	e7f4      	b.n	8006300 <_dtoa_r+0x288>
 8006316:	f04f 0b01 	mov.w	fp, #1
 800631a:	f8cd b00c 	str.w	fp, [sp, #12]
 800631e:	465b      	mov	r3, fp
 8006320:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006324:	e7d0      	b.n	80062c8 <_dtoa_r+0x250>
 8006326:	3101      	adds	r1, #1
 8006328:	0052      	lsls	r2, r2, #1
 800632a:	e7d1      	b.n	80062d0 <_dtoa_r+0x258>
 800632c:	f3af 8000 	nop.w
 8006330:	636f4361 	.word	0x636f4361
 8006334:	3fd287a7 	.word	0x3fd287a7
 8006338:	8b60c8b3 	.word	0x8b60c8b3
 800633c:	3fc68a28 	.word	0x3fc68a28
 8006340:	509f79fb 	.word	0x509f79fb
 8006344:	3fd34413 	.word	0x3fd34413
 8006348:	0800a346 	.word	0x0800a346
 800634c:	0800a35d 	.word	0x0800a35d
 8006350:	7ff00000 	.word	0x7ff00000
 8006354:	0800a311 	.word	0x0800a311
 8006358:	3ff80000 	.word	0x3ff80000
 800635c:	0800a510 	.word	0x0800a510
 8006360:	0800a3b5 	.word	0x0800a3b5
 8006364:	0800a342 	.word	0x0800a342
 8006368:	0800a310 	.word	0x0800a310
 800636c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006370:	6018      	str	r0, [r3, #0]
 8006372:	9b03      	ldr	r3, [sp, #12]
 8006374:	2b0e      	cmp	r3, #14
 8006376:	f200 80a1 	bhi.w	80064bc <_dtoa_r+0x444>
 800637a:	2c00      	cmp	r4, #0
 800637c:	f000 809e 	beq.w	80064bc <_dtoa_r+0x444>
 8006380:	2f00      	cmp	r7, #0
 8006382:	dd33      	ble.n	80063ec <_dtoa_r+0x374>
 8006384:	4b9c      	ldr	r3, [pc, #624]	@ (80065f8 <_dtoa_r+0x580>)
 8006386:	f007 020f 	and.w	r2, r7, #15
 800638a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800638e:	ed93 7b00 	vldr	d7, [r3]
 8006392:	05f8      	lsls	r0, r7, #23
 8006394:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006398:	ea4f 1427 	mov.w	r4, r7, asr #4
 800639c:	d516      	bpl.n	80063cc <_dtoa_r+0x354>
 800639e:	4b97      	ldr	r3, [pc, #604]	@ (80065fc <_dtoa_r+0x584>)
 80063a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80063a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80063a8:	f7fa fa58 	bl	800085c <__aeabi_ddiv>
 80063ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80063b0:	f004 040f 	and.w	r4, r4, #15
 80063b4:	2603      	movs	r6, #3
 80063b6:	4d91      	ldr	r5, [pc, #580]	@ (80065fc <_dtoa_r+0x584>)
 80063b8:	b954      	cbnz	r4, 80063d0 <_dtoa_r+0x358>
 80063ba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80063be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063c2:	f7fa fa4b 	bl	800085c <__aeabi_ddiv>
 80063c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80063ca:	e028      	b.n	800641e <_dtoa_r+0x3a6>
 80063cc:	2602      	movs	r6, #2
 80063ce:	e7f2      	b.n	80063b6 <_dtoa_r+0x33e>
 80063d0:	07e1      	lsls	r1, r4, #31
 80063d2:	d508      	bpl.n	80063e6 <_dtoa_r+0x36e>
 80063d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80063d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80063dc:	f7fa f914 	bl	8000608 <__aeabi_dmul>
 80063e0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80063e4:	3601      	adds	r6, #1
 80063e6:	1064      	asrs	r4, r4, #1
 80063e8:	3508      	adds	r5, #8
 80063ea:	e7e5      	b.n	80063b8 <_dtoa_r+0x340>
 80063ec:	f000 80af 	beq.w	800654e <_dtoa_r+0x4d6>
 80063f0:	427c      	negs	r4, r7
 80063f2:	4b81      	ldr	r3, [pc, #516]	@ (80065f8 <_dtoa_r+0x580>)
 80063f4:	4d81      	ldr	r5, [pc, #516]	@ (80065fc <_dtoa_r+0x584>)
 80063f6:	f004 020f 	and.w	r2, r4, #15
 80063fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006402:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006406:	f7fa f8ff 	bl	8000608 <__aeabi_dmul>
 800640a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800640e:	1124      	asrs	r4, r4, #4
 8006410:	2300      	movs	r3, #0
 8006412:	2602      	movs	r6, #2
 8006414:	2c00      	cmp	r4, #0
 8006416:	f040 808f 	bne.w	8006538 <_dtoa_r+0x4c0>
 800641a:	2b00      	cmp	r3, #0
 800641c:	d1d3      	bne.n	80063c6 <_dtoa_r+0x34e>
 800641e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006420:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006424:	2b00      	cmp	r3, #0
 8006426:	f000 8094 	beq.w	8006552 <_dtoa_r+0x4da>
 800642a:	4b75      	ldr	r3, [pc, #468]	@ (8006600 <_dtoa_r+0x588>)
 800642c:	2200      	movs	r2, #0
 800642e:	4620      	mov	r0, r4
 8006430:	4629      	mov	r1, r5
 8006432:	f7fa fb5b 	bl	8000aec <__aeabi_dcmplt>
 8006436:	2800      	cmp	r0, #0
 8006438:	f000 808b 	beq.w	8006552 <_dtoa_r+0x4da>
 800643c:	9b03      	ldr	r3, [sp, #12]
 800643e:	2b00      	cmp	r3, #0
 8006440:	f000 8087 	beq.w	8006552 <_dtoa_r+0x4da>
 8006444:	f1bb 0f00 	cmp.w	fp, #0
 8006448:	dd34      	ble.n	80064b4 <_dtoa_r+0x43c>
 800644a:	4620      	mov	r0, r4
 800644c:	4b6d      	ldr	r3, [pc, #436]	@ (8006604 <_dtoa_r+0x58c>)
 800644e:	2200      	movs	r2, #0
 8006450:	4629      	mov	r1, r5
 8006452:	f7fa f8d9 	bl	8000608 <__aeabi_dmul>
 8006456:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800645a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800645e:	3601      	adds	r6, #1
 8006460:	465c      	mov	r4, fp
 8006462:	4630      	mov	r0, r6
 8006464:	f7fa f866 	bl	8000534 <__aeabi_i2d>
 8006468:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800646c:	f7fa f8cc 	bl	8000608 <__aeabi_dmul>
 8006470:	4b65      	ldr	r3, [pc, #404]	@ (8006608 <_dtoa_r+0x590>)
 8006472:	2200      	movs	r2, #0
 8006474:	f7f9 ff12 	bl	800029c <__adddf3>
 8006478:	4605      	mov	r5, r0
 800647a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800647e:	2c00      	cmp	r4, #0
 8006480:	d16a      	bne.n	8006558 <_dtoa_r+0x4e0>
 8006482:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006486:	4b61      	ldr	r3, [pc, #388]	@ (800660c <_dtoa_r+0x594>)
 8006488:	2200      	movs	r2, #0
 800648a:	f7f9 ff05 	bl	8000298 <__aeabi_dsub>
 800648e:	4602      	mov	r2, r0
 8006490:	460b      	mov	r3, r1
 8006492:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006496:	462a      	mov	r2, r5
 8006498:	4633      	mov	r3, r6
 800649a:	f7fa fb45 	bl	8000b28 <__aeabi_dcmpgt>
 800649e:	2800      	cmp	r0, #0
 80064a0:	f040 8298 	bne.w	80069d4 <_dtoa_r+0x95c>
 80064a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064a8:	462a      	mov	r2, r5
 80064aa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80064ae:	f7fa fb1d 	bl	8000aec <__aeabi_dcmplt>
 80064b2:	bb38      	cbnz	r0, 8006504 <_dtoa_r+0x48c>
 80064b4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80064b8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80064bc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80064be:	2b00      	cmp	r3, #0
 80064c0:	f2c0 8157 	blt.w	8006772 <_dtoa_r+0x6fa>
 80064c4:	2f0e      	cmp	r7, #14
 80064c6:	f300 8154 	bgt.w	8006772 <_dtoa_r+0x6fa>
 80064ca:	4b4b      	ldr	r3, [pc, #300]	@ (80065f8 <_dtoa_r+0x580>)
 80064cc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80064d0:	ed93 7b00 	vldr	d7, [r3]
 80064d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	ed8d 7b00 	vstr	d7, [sp]
 80064dc:	f280 80e5 	bge.w	80066aa <_dtoa_r+0x632>
 80064e0:	9b03      	ldr	r3, [sp, #12]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	f300 80e1 	bgt.w	80066aa <_dtoa_r+0x632>
 80064e8:	d10c      	bne.n	8006504 <_dtoa_r+0x48c>
 80064ea:	4b48      	ldr	r3, [pc, #288]	@ (800660c <_dtoa_r+0x594>)
 80064ec:	2200      	movs	r2, #0
 80064ee:	ec51 0b17 	vmov	r0, r1, d7
 80064f2:	f7fa f889 	bl	8000608 <__aeabi_dmul>
 80064f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064fa:	f7fa fb0b 	bl	8000b14 <__aeabi_dcmpge>
 80064fe:	2800      	cmp	r0, #0
 8006500:	f000 8266 	beq.w	80069d0 <_dtoa_r+0x958>
 8006504:	2400      	movs	r4, #0
 8006506:	4625      	mov	r5, r4
 8006508:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800650a:	4656      	mov	r6, sl
 800650c:	ea6f 0803 	mvn.w	r8, r3
 8006510:	2700      	movs	r7, #0
 8006512:	4621      	mov	r1, r4
 8006514:	4648      	mov	r0, r9
 8006516:	f000 fcbf 	bl	8006e98 <_Bfree>
 800651a:	2d00      	cmp	r5, #0
 800651c:	f000 80bd 	beq.w	800669a <_dtoa_r+0x622>
 8006520:	b12f      	cbz	r7, 800652e <_dtoa_r+0x4b6>
 8006522:	42af      	cmp	r7, r5
 8006524:	d003      	beq.n	800652e <_dtoa_r+0x4b6>
 8006526:	4639      	mov	r1, r7
 8006528:	4648      	mov	r0, r9
 800652a:	f000 fcb5 	bl	8006e98 <_Bfree>
 800652e:	4629      	mov	r1, r5
 8006530:	4648      	mov	r0, r9
 8006532:	f000 fcb1 	bl	8006e98 <_Bfree>
 8006536:	e0b0      	b.n	800669a <_dtoa_r+0x622>
 8006538:	07e2      	lsls	r2, r4, #31
 800653a:	d505      	bpl.n	8006548 <_dtoa_r+0x4d0>
 800653c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006540:	f7fa f862 	bl	8000608 <__aeabi_dmul>
 8006544:	3601      	adds	r6, #1
 8006546:	2301      	movs	r3, #1
 8006548:	1064      	asrs	r4, r4, #1
 800654a:	3508      	adds	r5, #8
 800654c:	e762      	b.n	8006414 <_dtoa_r+0x39c>
 800654e:	2602      	movs	r6, #2
 8006550:	e765      	b.n	800641e <_dtoa_r+0x3a6>
 8006552:	9c03      	ldr	r4, [sp, #12]
 8006554:	46b8      	mov	r8, r7
 8006556:	e784      	b.n	8006462 <_dtoa_r+0x3ea>
 8006558:	4b27      	ldr	r3, [pc, #156]	@ (80065f8 <_dtoa_r+0x580>)
 800655a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800655c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006560:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006564:	4454      	add	r4, sl
 8006566:	2900      	cmp	r1, #0
 8006568:	d054      	beq.n	8006614 <_dtoa_r+0x59c>
 800656a:	4929      	ldr	r1, [pc, #164]	@ (8006610 <_dtoa_r+0x598>)
 800656c:	2000      	movs	r0, #0
 800656e:	f7fa f975 	bl	800085c <__aeabi_ddiv>
 8006572:	4633      	mov	r3, r6
 8006574:	462a      	mov	r2, r5
 8006576:	f7f9 fe8f 	bl	8000298 <__aeabi_dsub>
 800657a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800657e:	4656      	mov	r6, sl
 8006580:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006584:	f7fa faf0 	bl	8000b68 <__aeabi_d2iz>
 8006588:	4605      	mov	r5, r0
 800658a:	f7f9 ffd3 	bl	8000534 <__aeabi_i2d>
 800658e:	4602      	mov	r2, r0
 8006590:	460b      	mov	r3, r1
 8006592:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006596:	f7f9 fe7f 	bl	8000298 <__aeabi_dsub>
 800659a:	3530      	adds	r5, #48	@ 0x30
 800659c:	4602      	mov	r2, r0
 800659e:	460b      	mov	r3, r1
 80065a0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80065a4:	f806 5b01 	strb.w	r5, [r6], #1
 80065a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80065ac:	f7fa fa9e 	bl	8000aec <__aeabi_dcmplt>
 80065b0:	2800      	cmp	r0, #0
 80065b2:	d172      	bne.n	800669a <_dtoa_r+0x622>
 80065b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065b8:	4911      	ldr	r1, [pc, #68]	@ (8006600 <_dtoa_r+0x588>)
 80065ba:	2000      	movs	r0, #0
 80065bc:	f7f9 fe6c 	bl	8000298 <__aeabi_dsub>
 80065c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80065c4:	f7fa fa92 	bl	8000aec <__aeabi_dcmplt>
 80065c8:	2800      	cmp	r0, #0
 80065ca:	f040 80b4 	bne.w	8006736 <_dtoa_r+0x6be>
 80065ce:	42a6      	cmp	r6, r4
 80065d0:	f43f af70 	beq.w	80064b4 <_dtoa_r+0x43c>
 80065d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80065d8:	4b0a      	ldr	r3, [pc, #40]	@ (8006604 <_dtoa_r+0x58c>)
 80065da:	2200      	movs	r2, #0
 80065dc:	f7fa f814 	bl	8000608 <__aeabi_dmul>
 80065e0:	4b08      	ldr	r3, [pc, #32]	@ (8006604 <_dtoa_r+0x58c>)
 80065e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80065e6:	2200      	movs	r2, #0
 80065e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065ec:	f7fa f80c 	bl	8000608 <__aeabi_dmul>
 80065f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80065f4:	e7c4      	b.n	8006580 <_dtoa_r+0x508>
 80065f6:	bf00      	nop
 80065f8:	0800a510 	.word	0x0800a510
 80065fc:	0800a4e8 	.word	0x0800a4e8
 8006600:	3ff00000 	.word	0x3ff00000
 8006604:	40240000 	.word	0x40240000
 8006608:	401c0000 	.word	0x401c0000
 800660c:	40140000 	.word	0x40140000
 8006610:	3fe00000 	.word	0x3fe00000
 8006614:	4631      	mov	r1, r6
 8006616:	4628      	mov	r0, r5
 8006618:	f7f9 fff6 	bl	8000608 <__aeabi_dmul>
 800661c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006620:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006622:	4656      	mov	r6, sl
 8006624:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006628:	f7fa fa9e 	bl	8000b68 <__aeabi_d2iz>
 800662c:	4605      	mov	r5, r0
 800662e:	f7f9 ff81 	bl	8000534 <__aeabi_i2d>
 8006632:	4602      	mov	r2, r0
 8006634:	460b      	mov	r3, r1
 8006636:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800663a:	f7f9 fe2d 	bl	8000298 <__aeabi_dsub>
 800663e:	3530      	adds	r5, #48	@ 0x30
 8006640:	f806 5b01 	strb.w	r5, [r6], #1
 8006644:	4602      	mov	r2, r0
 8006646:	460b      	mov	r3, r1
 8006648:	42a6      	cmp	r6, r4
 800664a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800664e:	f04f 0200 	mov.w	r2, #0
 8006652:	d124      	bne.n	800669e <_dtoa_r+0x626>
 8006654:	4baf      	ldr	r3, [pc, #700]	@ (8006914 <_dtoa_r+0x89c>)
 8006656:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800665a:	f7f9 fe1f 	bl	800029c <__adddf3>
 800665e:	4602      	mov	r2, r0
 8006660:	460b      	mov	r3, r1
 8006662:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006666:	f7fa fa5f 	bl	8000b28 <__aeabi_dcmpgt>
 800666a:	2800      	cmp	r0, #0
 800666c:	d163      	bne.n	8006736 <_dtoa_r+0x6be>
 800666e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006672:	49a8      	ldr	r1, [pc, #672]	@ (8006914 <_dtoa_r+0x89c>)
 8006674:	2000      	movs	r0, #0
 8006676:	f7f9 fe0f 	bl	8000298 <__aeabi_dsub>
 800667a:	4602      	mov	r2, r0
 800667c:	460b      	mov	r3, r1
 800667e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006682:	f7fa fa33 	bl	8000aec <__aeabi_dcmplt>
 8006686:	2800      	cmp	r0, #0
 8006688:	f43f af14 	beq.w	80064b4 <_dtoa_r+0x43c>
 800668c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800668e:	1e73      	subs	r3, r6, #1
 8006690:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006692:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006696:	2b30      	cmp	r3, #48	@ 0x30
 8006698:	d0f8      	beq.n	800668c <_dtoa_r+0x614>
 800669a:	4647      	mov	r7, r8
 800669c:	e03b      	b.n	8006716 <_dtoa_r+0x69e>
 800669e:	4b9e      	ldr	r3, [pc, #632]	@ (8006918 <_dtoa_r+0x8a0>)
 80066a0:	f7f9 ffb2 	bl	8000608 <__aeabi_dmul>
 80066a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80066a8:	e7bc      	b.n	8006624 <_dtoa_r+0x5ac>
 80066aa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80066ae:	4656      	mov	r6, sl
 80066b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80066b4:	4620      	mov	r0, r4
 80066b6:	4629      	mov	r1, r5
 80066b8:	f7fa f8d0 	bl	800085c <__aeabi_ddiv>
 80066bc:	f7fa fa54 	bl	8000b68 <__aeabi_d2iz>
 80066c0:	4680      	mov	r8, r0
 80066c2:	f7f9 ff37 	bl	8000534 <__aeabi_i2d>
 80066c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80066ca:	f7f9 ff9d 	bl	8000608 <__aeabi_dmul>
 80066ce:	4602      	mov	r2, r0
 80066d0:	460b      	mov	r3, r1
 80066d2:	4620      	mov	r0, r4
 80066d4:	4629      	mov	r1, r5
 80066d6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80066da:	f7f9 fddd 	bl	8000298 <__aeabi_dsub>
 80066de:	f806 4b01 	strb.w	r4, [r6], #1
 80066e2:	9d03      	ldr	r5, [sp, #12]
 80066e4:	eba6 040a 	sub.w	r4, r6, sl
 80066e8:	42a5      	cmp	r5, r4
 80066ea:	4602      	mov	r2, r0
 80066ec:	460b      	mov	r3, r1
 80066ee:	d133      	bne.n	8006758 <_dtoa_r+0x6e0>
 80066f0:	f7f9 fdd4 	bl	800029c <__adddf3>
 80066f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80066f8:	4604      	mov	r4, r0
 80066fa:	460d      	mov	r5, r1
 80066fc:	f7fa fa14 	bl	8000b28 <__aeabi_dcmpgt>
 8006700:	b9c0      	cbnz	r0, 8006734 <_dtoa_r+0x6bc>
 8006702:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006706:	4620      	mov	r0, r4
 8006708:	4629      	mov	r1, r5
 800670a:	f7fa f9e5 	bl	8000ad8 <__aeabi_dcmpeq>
 800670e:	b110      	cbz	r0, 8006716 <_dtoa_r+0x69e>
 8006710:	f018 0f01 	tst.w	r8, #1
 8006714:	d10e      	bne.n	8006734 <_dtoa_r+0x6bc>
 8006716:	9902      	ldr	r1, [sp, #8]
 8006718:	4648      	mov	r0, r9
 800671a:	f000 fbbd 	bl	8006e98 <_Bfree>
 800671e:	2300      	movs	r3, #0
 8006720:	7033      	strb	r3, [r6, #0]
 8006722:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006724:	3701      	adds	r7, #1
 8006726:	601f      	str	r7, [r3, #0]
 8006728:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800672a:	2b00      	cmp	r3, #0
 800672c:	f000 824b 	beq.w	8006bc6 <_dtoa_r+0xb4e>
 8006730:	601e      	str	r6, [r3, #0]
 8006732:	e248      	b.n	8006bc6 <_dtoa_r+0xb4e>
 8006734:	46b8      	mov	r8, r7
 8006736:	4633      	mov	r3, r6
 8006738:	461e      	mov	r6, r3
 800673a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800673e:	2a39      	cmp	r2, #57	@ 0x39
 8006740:	d106      	bne.n	8006750 <_dtoa_r+0x6d8>
 8006742:	459a      	cmp	sl, r3
 8006744:	d1f8      	bne.n	8006738 <_dtoa_r+0x6c0>
 8006746:	2230      	movs	r2, #48	@ 0x30
 8006748:	f108 0801 	add.w	r8, r8, #1
 800674c:	f88a 2000 	strb.w	r2, [sl]
 8006750:	781a      	ldrb	r2, [r3, #0]
 8006752:	3201      	adds	r2, #1
 8006754:	701a      	strb	r2, [r3, #0]
 8006756:	e7a0      	b.n	800669a <_dtoa_r+0x622>
 8006758:	4b6f      	ldr	r3, [pc, #444]	@ (8006918 <_dtoa_r+0x8a0>)
 800675a:	2200      	movs	r2, #0
 800675c:	f7f9 ff54 	bl	8000608 <__aeabi_dmul>
 8006760:	2200      	movs	r2, #0
 8006762:	2300      	movs	r3, #0
 8006764:	4604      	mov	r4, r0
 8006766:	460d      	mov	r5, r1
 8006768:	f7fa f9b6 	bl	8000ad8 <__aeabi_dcmpeq>
 800676c:	2800      	cmp	r0, #0
 800676e:	d09f      	beq.n	80066b0 <_dtoa_r+0x638>
 8006770:	e7d1      	b.n	8006716 <_dtoa_r+0x69e>
 8006772:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006774:	2a00      	cmp	r2, #0
 8006776:	f000 80ea 	beq.w	800694e <_dtoa_r+0x8d6>
 800677a:	9a07      	ldr	r2, [sp, #28]
 800677c:	2a01      	cmp	r2, #1
 800677e:	f300 80cd 	bgt.w	800691c <_dtoa_r+0x8a4>
 8006782:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006784:	2a00      	cmp	r2, #0
 8006786:	f000 80c1 	beq.w	800690c <_dtoa_r+0x894>
 800678a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800678e:	9c08      	ldr	r4, [sp, #32]
 8006790:	9e00      	ldr	r6, [sp, #0]
 8006792:	9a00      	ldr	r2, [sp, #0]
 8006794:	441a      	add	r2, r3
 8006796:	9200      	str	r2, [sp, #0]
 8006798:	9a06      	ldr	r2, [sp, #24]
 800679a:	2101      	movs	r1, #1
 800679c:	441a      	add	r2, r3
 800679e:	4648      	mov	r0, r9
 80067a0:	9206      	str	r2, [sp, #24]
 80067a2:	f000 fc77 	bl	8007094 <__i2b>
 80067a6:	4605      	mov	r5, r0
 80067a8:	b166      	cbz	r6, 80067c4 <_dtoa_r+0x74c>
 80067aa:	9b06      	ldr	r3, [sp, #24]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	dd09      	ble.n	80067c4 <_dtoa_r+0x74c>
 80067b0:	42b3      	cmp	r3, r6
 80067b2:	9a00      	ldr	r2, [sp, #0]
 80067b4:	bfa8      	it	ge
 80067b6:	4633      	movge	r3, r6
 80067b8:	1ad2      	subs	r2, r2, r3
 80067ba:	9200      	str	r2, [sp, #0]
 80067bc:	9a06      	ldr	r2, [sp, #24]
 80067be:	1af6      	subs	r6, r6, r3
 80067c0:	1ad3      	subs	r3, r2, r3
 80067c2:	9306      	str	r3, [sp, #24]
 80067c4:	9b08      	ldr	r3, [sp, #32]
 80067c6:	b30b      	cbz	r3, 800680c <_dtoa_r+0x794>
 80067c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	f000 80c6 	beq.w	800695c <_dtoa_r+0x8e4>
 80067d0:	2c00      	cmp	r4, #0
 80067d2:	f000 80c0 	beq.w	8006956 <_dtoa_r+0x8de>
 80067d6:	4629      	mov	r1, r5
 80067d8:	4622      	mov	r2, r4
 80067da:	4648      	mov	r0, r9
 80067dc:	f000 fd12 	bl	8007204 <__pow5mult>
 80067e0:	9a02      	ldr	r2, [sp, #8]
 80067e2:	4601      	mov	r1, r0
 80067e4:	4605      	mov	r5, r0
 80067e6:	4648      	mov	r0, r9
 80067e8:	f000 fc6a 	bl	80070c0 <__multiply>
 80067ec:	9902      	ldr	r1, [sp, #8]
 80067ee:	4680      	mov	r8, r0
 80067f0:	4648      	mov	r0, r9
 80067f2:	f000 fb51 	bl	8006e98 <_Bfree>
 80067f6:	9b08      	ldr	r3, [sp, #32]
 80067f8:	1b1b      	subs	r3, r3, r4
 80067fa:	9308      	str	r3, [sp, #32]
 80067fc:	f000 80b1 	beq.w	8006962 <_dtoa_r+0x8ea>
 8006800:	9a08      	ldr	r2, [sp, #32]
 8006802:	4641      	mov	r1, r8
 8006804:	4648      	mov	r0, r9
 8006806:	f000 fcfd 	bl	8007204 <__pow5mult>
 800680a:	9002      	str	r0, [sp, #8]
 800680c:	2101      	movs	r1, #1
 800680e:	4648      	mov	r0, r9
 8006810:	f000 fc40 	bl	8007094 <__i2b>
 8006814:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006816:	4604      	mov	r4, r0
 8006818:	2b00      	cmp	r3, #0
 800681a:	f000 81d8 	beq.w	8006bce <_dtoa_r+0xb56>
 800681e:	461a      	mov	r2, r3
 8006820:	4601      	mov	r1, r0
 8006822:	4648      	mov	r0, r9
 8006824:	f000 fcee 	bl	8007204 <__pow5mult>
 8006828:	9b07      	ldr	r3, [sp, #28]
 800682a:	2b01      	cmp	r3, #1
 800682c:	4604      	mov	r4, r0
 800682e:	f300 809f 	bgt.w	8006970 <_dtoa_r+0x8f8>
 8006832:	9b04      	ldr	r3, [sp, #16]
 8006834:	2b00      	cmp	r3, #0
 8006836:	f040 8097 	bne.w	8006968 <_dtoa_r+0x8f0>
 800683a:	9b05      	ldr	r3, [sp, #20]
 800683c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006840:	2b00      	cmp	r3, #0
 8006842:	f040 8093 	bne.w	800696c <_dtoa_r+0x8f4>
 8006846:	9b05      	ldr	r3, [sp, #20]
 8006848:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800684c:	0d1b      	lsrs	r3, r3, #20
 800684e:	051b      	lsls	r3, r3, #20
 8006850:	b133      	cbz	r3, 8006860 <_dtoa_r+0x7e8>
 8006852:	9b00      	ldr	r3, [sp, #0]
 8006854:	3301      	adds	r3, #1
 8006856:	9300      	str	r3, [sp, #0]
 8006858:	9b06      	ldr	r3, [sp, #24]
 800685a:	3301      	adds	r3, #1
 800685c:	9306      	str	r3, [sp, #24]
 800685e:	2301      	movs	r3, #1
 8006860:	9308      	str	r3, [sp, #32]
 8006862:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006864:	2b00      	cmp	r3, #0
 8006866:	f000 81b8 	beq.w	8006bda <_dtoa_r+0xb62>
 800686a:	6923      	ldr	r3, [r4, #16]
 800686c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006870:	6918      	ldr	r0, [r3, #16]
 8006872:	f000 fbc3 	bl	8006ffc <__hi0bits>
 8006876:	f1c0 0020 	rsb	r0, r0, #32
 800687a:	9b06      	ldr	r3, [sp, #24]
 800687c:	4418      	add	r0, r3
 800687e:	f010 001f 	ands.w	r0, r0, #31
 8006882:	f000 8082 	beq.w	800698a <_dtoa_r+0x912>
 8006886:	f1c0 0320 	rsb	r3, r0, #32
 800688a:	2b04      	cmp	r3, #4
 800688c:	dd73      	ble.n	8006976 <_dtoa_r+0x8fe>
 800688e:	9b00      	ldr	r3, [sp, #0]
 8006890:	f1c0 001c 	rsb	r0, r0, #28
 8006894:	4403      	add	r3, r0
 8006896:	9300      	str	r3, [sp, #0]
 8006898:	9b06      	ldr	r3, [sp, #24]
 800689a:	4403      	add	r3, r0
 800689c:	4406      	add	r6, r0
 800689e:	9306      	str	r3, [sp, #24]
 80068a0:	9b00      	ldr	r3, [sp, #0]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	dd05      	ble.n	80068b2 <_dtoa_r+0x83a>
 80068a6:	9902      	ldr	r1, [sp, #8]
 80068a8:	461a      	mov	r2, r3
 80068aa:	4648      	mov	r0, r9
 80068ac:	f000 fd04 	bl	80072b8 <__lshift>
 80068b0:	9002      	str	r0, [sp, #8]
 80068b2:	9b06      	ldr	r3, [sp, #24]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	dd05      	ble.n	80068c4 <_dtoa_r+0x84c>
 80068b8:	4621      	mov	r1, r4
 80068ba:	461a      	mov	r2, r3
 80068bc:	4648      	mov	r0, r9
 80068be:	f000 fcfb 	bl	80072b8 <__lshift>
 80068c2:	4604      	mov	r4, r0
 80068c4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d061      	beq.n	800698e <_dtoa_r+0x916>
 80068ca:	9802      	ldr	r0, [sp, #8]
 80068cc:	4621      	mov	r1, r4
 80068ce:	f000 fd5f 	bl	8007390 <__mcmp>
 80068d2:	2800      	cmp	r0, #0
 80068d4:	da5b      	bge.n	800698e <_dtoa_r+0x916>
 80068d6:	2300      	movs	r3, #0
 80068d8:	9902      	ldr	r1, [sp, #8]
 80068da:	220a      	movs	r2, #10
 80068dc:	4648      	mov	r0, r9
 80068de:	f000 fafd 	bl	8006edc <__multadd>
 80068e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068e4:	9002      	str	r0, [sp, #8]
 80068e6:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	f000 8177 	beq.w	8006bde <_dtoa_r+0xb66>
 80068f0:	4629      	mov	r1, r5
 80068f2:	2300      	movs	r3, #0
 80068f4:	220a      	movs	r2, #10
 80068f6:	4648      	mov	r0, r9
 80068f8:	f000 faf0 	bl	8006edc <__multadd>
 80068fc:	f1bb 0f00 	cmp.w	fp, #0
 8006900:	4605      	mov	r5, r0
 8006902:	dc6f      	bgt.n	80069e4 <_dtoa_r+0x96c>
 8006904:	9b07      	ldr	r3, [sp, #28]
 8006906:	2b02      	cmp	r3, #2
 8006908:	dc49      	bgt.n	800699e <_dtoa_r+0x926>
 800690a:	e06b      	b.n	80069e4 <_dtoa_r+0x96c>
 800690c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800690e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006912:	e73c      	b.n	800678e <_dtoa_r+0x716>
 8006914:	3fe00000 	.word	0x3fe00000
 8006918:	40240000 	.word	0x40240000
 800691c:	9b03      	ldr	r3, [sp, #12]
 800691e:	1e5c      	subs	r4, r3, #1
 8006920:	9b08      	ldr	r3, [sp, #32]
 8006922:	42a3      	cmp	r3, r4
 8006924:	db09      	blt.n	800693a <_dtoa_r+0x8c2>
 8006926:	1b1c      	subs	r4, r3, r4
 8006928:	9b03      	ldr	r3, [sp, #12]
 800692a:	2b00      	cmp	r3, #0
 800692c:	f6bf af30 	bge.w	8006790 <_dtoa_r+0x718>
 8006930:	9b00      	ldr	r3, [sp, #0]
 8006932:	9a03      	ldr	r2, [sp, #12]
 8006934:	1a9e      	subs	r6, r3, r2
 8006936:	2300      	movs	r3, #0
 8006938:	e72b      	b.n	8006792 <_dtoa_r+0x71a>
 800693a:	9b08      	ldr	r3, [sp, #32]
 800693c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800693e:	9408      	str	r4, [sp, #32]
 8006940:	1ae3      	subs	r3, r4, r3
 8006942:	441a      	add	r2, r3
 8006944:	9e00      	ldr	r6, [sp, #0]
 8006946:	9b03      	ldr	r3, [sp, #12]
 8006948:	920d      	str	r2, [sp, #52]	@ 0x34
 800694a:	2400      	movs	r4, #0
 800694c:	e721      	b.n	8006792 <_dtoa_r+0x71a>
 800694e:	9c08      	ldr	r4, [sp, #32]
 8006950:	9e00      	ldr	r6, [sp, #0]
 8006952:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006954:	e728      	b.n	80067a8 <_dtoa_r+0x730>
 8006956:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800695a:	e751      	b.n	8006800 <_dtoa_r+0x788>
 800695c:	9a08      	ldr	r2, [sp, #32]
 800695e:	9902      	ldr	r1, [sp, #8]
 8006960:	e750      	b.n	8006804 <_dtoa_r+0x78c>
 8006962:	f8cd 8008 	str.w	r8, [sp, #8]
 8006966:	e751      	b.n	800680c <_dtoa_r+0x794>
 8006968:	2300      	movs	r3, #0
 800696a:	e779      	b.n	8006860 <_dtoa_r+0x7e8>
 800696c:	9b04      	ldr	r3, [sp, #16]
 800696e:	e777      	b.n	8006860 <_dtoa_r+0x7e8>
 8006970:	2300      	movs	r3, #0
 8006972:	9308      	str	r3, [sp, #32]
 8006974:	e779      	b.n	800686a <_dtoa_r+0x7f2>
 8006976:	d093      	beq.n	80068a0 <_dtoa_r+0x828>
 8006978:	9a00      	ldr	r2, [sp, #0]
 800697a:	331c      	adds	r3, #28
 800697c:	441a      	add	r2, r3
 800697e:	9200      	str	r2, [sp, #0]
 8006980:	9a06      	ldr	r2, [sp, #24]
 8006982:	441a      	add	r2, r3
 8006984:	441e      	add	r6, r3
 8006986:	9206      	str	r2, [sp, #24]
 8006988:	e78a      	b.n	80068a0 <_dtoa_r+0x828>
 800698a:	4603      	mov	r3, r0
 800698c:	e7f4      	b.n	8006978 <_dtoa_r+0x900>
 800698e:	9b03      	ldr	r3, [sp, #12]
 8006990:	2b00      	cmp	r3, #0
 8006992:	46b8      	mov	r8, r7
 8006994:	dc20      	bgt.n	80069d8 <_dtoa_r+0x960>
 8006996:	469b      	mov	fp, r3
 8006998:	9b07      	ldr	r3, [sp, #28]
 800699a:	2b02      	cmp	r3, #2
 800699c:	dd1e      	ble.n	80069dc <_dtoa_r+0x964>
 800699e:	f1bb 0f00 	cmp.w	fp, #0
 80069a2:	f47f adb1 	bne.w	8006508 <_dtoa_r+0x490>
 80069a6:	4621      	mov	r1, r4
 80069a8:	465b      	mov	r3, fp
 80069aa:	2205      	movs	r2, #5
 80069ac:	4648      	mov	r0, r9
 80069ae:	f000 fa95 	bl	8006edc <__multadd>
 80069b2:	4601      	mov	r1, r0
 80069b4:	4604      	mov	r4, r0
 80069b6:	9802      	ldr	r0, [sp, #8]
 80069b8:	f000 fcea 	bl	8007390 <__mcmp>
 80069bc:	2800      	cmp	r0, #0
 80069be:	f77f ada3 	ble.w	8006508 <_dtoa_r+0x490>
 80069c2:	4656      	mov	r6, sl
 80069c4:	2331      	movs	r3, #49	@ 0x31
 80069c6:	f806 3b01 	strb.w	r3, [r6], #1
 80069ca:	f108 0801 	add.w	r8, r8, #1
 80069ce:	e59f      	b.n	8006510 <_dtoa_r+0x498>
 80069d0:	9c03      	ldr	r4, [sp, #12]
 80069d2:	46b8      	mov	r8, r7
 80069d4:	4625      	mov	r5, r4
 80069d6:	e7f4      	b.n	80069c2 <_dtoa_r+0x94a>
 80069d8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80069dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069de:	2b00      	cmp	r3, #0
 80069e0:	f000 8101 	beq.w	8006be6 <_dtoa_r+0xb6e>
 80069e4:	2e00      	cmp	r6, #0
 80069e6:	dd05      	ble.n	80069f4 <_dtoa_r+0x97c>
 80069e8:	4629      	mov	r1, r5
 80069ea:	4632      	mov	r2, r6
 80069ec:	4648      	mov	r0, r9
 80069ee:	f000 fc63 	bl	80072b8 <__lshift>
 80069f2:	4605      	mov	r5, r0
 80069f4:	9b08      	ldr	r3, [sp, #32]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d05c      	beq.n	8006ab4 <_dtoa_r+0xa3c>
 80069fa:	6869      	ldr	r1, [r5, #4]
 80069fc:	4648      	mov	r0, r9
 80069fe:	f000 fa0b 	bl	8006e18 <_Balloc>
 8006a02:	4606      	mov	r6, r0
 8006a04:	b928      	cbnz	r0, 8006a12 <_dtoa_r+0x99a>
 8006a06:	4b82      	ldr	r3, [pc, #520]	@ (8006c10 <_dtoa_r+0xb98>)
 8006a08:	4602      	mov	r2, r0
 8006a0a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006a0e:	f7ff bb4a 	b.w	80060a6 <_dtoa_r+0x2e>
 8006a12:	692a      	ldr	r2, [r5, #16]
 8006a14:	3202      	adds	r2, #2
 8006a16:	0092      	lsls	r2, r2, #2
 8006a18:	f105 010c 	add.w	r1, r5, #12
 8006a1c:	300c      	adds	r0, #12
 8006a1e:	f002 f92f 	bl	8008c80 <memcpy>
 8006a22:	2201      	movs	r2, #1
 8006a24:	4631      	mov	r1, r6
 8006a26:	4648      	mov	r0, r9
 8006a28:	f000 fc46 	bl	80072b8 <__lshift>
 8006a2c:	f10a 0301 	add.w	r3, sl, #1
 8006a30:	9300      	str	r3, [sp, #0]
 8006a32:	eb0a 030b 	add.w	r3, sl, fp
 8006a36:	9308      	str	r3, [sp, #32]
 8006a38:	9b04      	ldr	r3, [sp, #16]
 8006a3a:	f003 0301 	and.w	r3, r3, #1
 8006a3e:	462f      	mov	r7, r5
 8006a40:	9306      	str	r3, [sp, #24]
 8006a42:	4605      	mov	r5, r0
 8006a44:	9b00      	ldr	r3, [sp, #0]
 8006a46:	9802      	ldr	r0, [sp, #8]
 8006a48:	4621      	mov	r1, r4
 8006a4a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8006a4e:	f7ff fa89 	bl	8005f64 <quorem>
 8006a52:	4603      	mov	r3, r0
 8006a54:	3330      	adds	r3, #48	@ 0x30
 8006a56:	9003      	str	r0, [sp, #12]
 8006a58:	4639      	mov	r1, r7
 8006a5a:	9802      	ldr	r0, [sp, #8]
 8006a5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a5e:	f000 fc97 	bl	8007390 <__mcmp>
 8006a62:	462a      	mov	r2, r5
 8006a64:	9004      	str	r0, [sp, #16]
 8006a66:	4621      	mov	r1, r4
 8006a68:	4648      	mov	r0, r9
 8006a6a:	f000 fcad 	bl	80073c8 <__mdiff>
 8006a6e:	68c2      	ldr	r2, [r0, #12]
 8006a70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a72:	4606      	mov	r6, r0
 8006a74:	bb02      	cbnz	r2, 8006ab8 <_dtoa_r+0xa40>
 8006a76:	4601      	mov	r1, r0
 8006a78:	9802      	ldr	r0, [sp, #8]
 8006a7a:	f000 fc89 	bl	8007390 <__mcmp>
 8006a7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a80:	4602      	mov	r2, r0
 8006a82:	4631      	mov	r1, r6
 8006a84:	4648      	mov	r0, r9
 8006a86:	920c      	str	r2, [sp, #48]	@ 0x30
 8006a88:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a8a:	f000 fa05 	bl	8006e98 <_Bfree>
 8006a8e:	9b07      	ldr	r3, [sp, #28]
 8006a90:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006a92:	9e00      	ldr	r6, [sp, #0]
 8006a94:	ea42 0103 	orr.w	r1, r2, r3
 8006a98:	9b06      	ldr	r3, [sp, #24]
 8006a9a:	4319      	orrs	r1, r3
 8006a9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a9e:	d10d      	bne.n	8006abc <_dtoa_r+0xa44>
 8006aa0:	2b39      	cmp	r3, #57	@ 0x39
 8006aa2:	d027      	beq.n	8006af4 <_dtoa_r+0xa7c>
 8006aa4:	9a04      	ldr	r2, [sp, #16]
 8006aa6:	2a00      	cmp	r2, #0
 8006aa8:	dd01      	ble.n	8006aae <_dtoa_r+0xa36>
 8006aaa:	9b03      	ldr	r3, [sp, #12]
 8006aac:	3331      	adds	r3, #49	@ 0x31
 8006aae:	f88b 3000 	strb.w	r3, [fp]
 8006ab2:	e52e      	b.n	8006512 <_dtoa_r+0x49a>
 8006ab4:	4628      	mov	r0, r5
 8006ab6:	e7b9      	b.n	8006a2c <_dtoa_r+0x9b4>
 8006ab8:	2201      	movs	r2, #1
 8006aba:	e7e2      	b.n	8006a82 <_dtoa_r+0xa0a>
 8006abc:	9904      	ldr	r1, [sp, #16]
 8006abe:	2900      	cmp	r1, #0
 8006ac0:	db04      	blt.n	8006acc <_dtoa_r+0xa54>
 8006ac2:	9807      	ldr	r0, [sp, #28]
 8006ac4:	4301      	orrs	r1, r0
 8006ac6:	9806      	ldr	r0, [sp, #24]
 8006ac8:	4301      	orrs	r1, r0
 8006aca:	d120      	bne.n	8006b0e <_dtoa_r+0xa96>
 8006acc:	2a00      	cmp	r2, #0
 8006ace:	ddee      	ble.n	8006aae <_dtoa_r+0xa36>
 8006ad0:	9902      	ldr	r1, [sp, #8]
 8006ad2:	9300      	str	r3, [sp, #0]
 8006ad4:	2201      	movs	r2, #1
 8006ad6:	4648      	mov	r0, r9
 8006ad8:	f000 fbee 	bl	80072b8 <__lshift>
 8006adc:	4621      	mov	r1, r4
 8006ade:	9002      	str	r0, [sp, #8]
 8006ae0:	f000 fc56 	bl	8007390 <__mcmp>
 8006ae4:	2800      	cmp	r0, #0
 8006ae6:	9b00      	ldr	r3, [sp, #0]
 8006ae8:	dc02      	bgt.n	8006af0 <_dtoa_r+0xa78>
 8006aea:	d1e0      	bne.n	8006aae <_dtoa_r+0xa36>
 8006aec:	07da      	lsls	r2, r3, #31
 8006aee:	d5de      	bpl.n	8006aae <_dtoa_r+0xa36>
 8006af0:	2b39      	cmp	r3, #57	@ 0x39
 8006af2:	d1da      	bne.n	8006aaa <_dtoa_r+0xa32>
 8006af4:	2339      	movs	r3, #57	@ 0x39
 8006af6:	f88b 3000 	strb.w	r3, [fp]
 8006afa:	4633      	mov	r3, r6
 8006afc:	461e      	mov	r6, r3
 8006afe:	3b01      	subs	r3, #1
 8006b00:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006b04:	2a39      	cmp	r2, #57	@ 0x39
 8006b06:	d04e      	beq.n	8006ba6 <_dtoa_r+0xb2e>
 8006b08:	3201      	adds	r2, #1
 8006b0a:	701a      	strb	r2, [r3, #0]
 8006b0c:	e501      	b.n	8006512 <_dtoa_r+0x49a>
 8006b0e:	2a00      	cmp	r2, #0
 8006b10:	dd03      	ble.n	8006b1a <_dtoa_r+0xaa2>
 8006b12:	2b39      	cmp	r3, #57	@ 0x39
 8006b14:	d0ee      	beq.n	8006af4 <_dtoa_r+0xa7c>
 8006b16:	3301      	adds	r3, #1
 8006b18:	e7c9      	b.n	8006aae <_dtoa_r+0xa36>
 8006b1a:	9a00      	ldr	r2, [sp, #0]
 8006b1c:	9908      	ldr	r1, [sp, #32]
 8006b1e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006b22:	428a      	cmp	r2, r1
 8006b24:	d028      	beq.n	8006b78 <_dtoa_r+0xb00>
 8006b26:	9902      	ldr	r1, [sp, #8]
 8006b28:	2300      	movs	r3, #0
 8006b2a:	220a      	movs	r2, #10
 8006b2c:	4648      	mov	r0, r9
 8006b2e:	f000 f9d5 	bl	8006edc <__multadd>
 8006b32:	42af      	cmp	r7, r5
 8006b34:	9002      	str	r0, [sp, #8]
 8006b36:	f04f 0300 	mov.w	r3, #0
 8006b3a:	f04f 020a 	mov.w	r2, #10
 8006b3e:	4639      	mov	r1, r7
 8006b40:	4648      	mov	r0, r9
 8006b42:	d107      	bne.n	8006b54 <_dtoa_r+0xadc>
 8006b44:	f000 f9ca 	bl	8006edc <__multadd>
 8006b48:	4607      	mov	r7, r0
 8006b4a:	4605      	mov	r5, r0
 8006b4c:	9b00      	ldr	r3, [sp, #0]
 8006b4e:	3301      	adds	r3, #1
 8006b50:	9300      	str	r3, [sp, #0]
 8006b52:	e777      	b.n	8006a44 <_dtoa_r+0x9cc>
 8006b54:	f000 f9c2 	bl	8006edc <__multadd>
 8006b58:	4629      	mov	r1, r5
 8006b5a:	4607      	mov	r7, r0
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	220a      	movs	r2, #10
 8006b60:	4648      	mov	r0, r9
 8006b62:	f000 f9bb 	bl	8006edc <__multadd>
 8006b66:	4605      	mov	r5, r0
 8006b68:	e7f0      	b.n	8006b4c <_dtoa_r+0xad4>
 8006b6a:	f1bb 0f00 	cmp.w	fp, #0
 8006b6e:	bfcc      	ite	gt
 8006b70:	465e      	movgt	r6, fp
 8006b72:	2601      	movle	r6, #1
 8006b74:	4456      	add	r6, sl
 8006b76:	2700      	movs	r7, #0
 8006b78:	9902      	ldr	r1, [sp, #8]
 8006b7a:	9300      	str	r3, [sp, #0]
 8006b7c:	2201      	movs	r2, #1
 8006b7e:	4648      	mov	r0, r9
 8006b80:	f000 fb9a 	bl	80072b8 <__lshift>
 8006b84:	4621      	mov	r1, r4
 8006b86:	9002      	str	r0, [sp, #8]
 8006b88:	f000 fc02 	bl	8007390 <__mcmp>
 8006b8c:	2800      	cmp	r0, #0
 8006b8e:	dcb4      	bgt.n	8006afa <_dtoa_r+0xa82>
 8006b90:	d102      	bne.n	8006b98 <_dtoa_r+0xb20>
 8006b92:	9b00      	ldr	r3, [sp, #0]
 8006b94:	07db      	lsls	r3, r3, #31
 8006b96:	d4b0      	bmi.n	8006afa <_dtoa_r+0xa82>
 8006b98:	4633      	mov	r3, r6
 8006b9a:	461e      	mov	r6, r3
 8006b9c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006ba0:	2a30      	cmp	r2, #48	@ 0x30
 8006ba2:	d0fa      	beq.n	8006b9a <_dtoa_r+0xb22>
 8006ba4:	e4b5      	b.n	8006512 <_dtoa_r+0x49a>
 8006ba6:	459a      	cmp	sl, r3
 8006ba8:	d1a8      	bne.n	8006afc <_dtoa_r+0xa84>
 8006baa:	2331      	movs	r3, #49	@ 0x31
 8006bac:	f108 0801 	add.w	r8, r8, #1
 8006bb0:	f88a 3000 	strb.w	r3, [sl]
 8006bb4:	e4ad      	b.n	8006512 <_dtoa_r+0x49a>
 8006bb6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006bb8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006c14 <_dtoa_r+0xb9c>
 8006bbc:	b11b      	cbz	r3, 8006bc6 <_dtoa_r+0xb4e>
 8006bbe:	f10a 0308 	add.w	r3, sl, #8
 8006bc2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006bc4:	6013      	str	r3, [r2, #0]
 8006bc6:	4650      	mov	r0, sl
 8006bc8:	b017      	add	sp, #92	@ 0x5c
 8006bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bce:	9b07      	ldr	r3, [sp, #28]
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	f77f ae2e 	ble.w	8006832 <_dtoa_r+0x7ba>
 8006bd6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006bd8:	9308      	str	r3, [sp, #32]
 8006bda:	2001      	movs	r0, #1
 8006bdc:	e64d      	b.n	800687a <_dtoa_r+0x802>
 8006bde:	f1bb 0f00 	cmp.w	fp, #0
 8006be2:	f77f aed9 	ble.w	8006998 <_dtoa_r+0x920>
 8006be6:	4656      	mov	r6, sl
 8006be8:	9802      	ldr	r0, [sp, #8]
 8006bea:	4621      	mov	r1, r4
 8006bec:	f7ff f9ba 	bl	8005f64 <quorem>
 8006bf0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006bf4:	f806 3b01 	strb.w	r3, [r6], #1
 8006bf8:	eba6 020a 	sub.w	r2, r6, sl
 8006bfc:	4593      	cmp	fp, r2
 8006bfe:	ddb4      	ble.n	8006b6a <_dtoa_r+0xaf2>
 8006c00:	9902      	ldr	r1, [sp, #8]
 8006c02:	2300      	movs	r3, #0
 8006c04:	220a      	movs	r2, #10
 8006c06:	4648      	mov	r0, r9
 8006c08:	f000 f968 	bl	8006edc <__multadd>
 8006c0c:	9002      	str	r0, [sp, #8]
 8006c0e:	e7eb      	b.n	8006be8 <_dtoa_r+0xb70>
 8006c10:	0800a3b5 	.word	0x0800a3b5
 8006c14:	0800a339 	.word	0x0800a339

08006c18 <_free_r>:
 8006c18:	b538      	push	{r3, r4, r5, lr}
 8006c1a:	4605      	mov	r5, r0
 8006c1c:	2900      	cmp	r1, #0
 8006c1e:	d041      	beq.n	8006ca4 <_free_r+0x8c>
 8006c20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c24:	1f0c      	subs	r4, r1, #4
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	bfb8      	it	lt
 8006c2a:	18e4      	addlt	r4, r4, r3
 8006c2c:	f000 f8e8 	bl	8006e00 <__malloc_lock>
 8006c30:	4a1d      	ldr	r2, [pc, #116]	@ (8006ca8 <_free_r+0x90>)
 8006c32:	6813      	ldr	r3, [r2, #0]
 8006c34:	b933      	cbnz	r3, 8006c44 <_free_r+0x2c>
 8006c36:	6063      	str	r3, [r4, #4]
 8006c38:	6014      	str	r4, [r2, #0]
 8006c3a:	4628      	mov	r0, r5
 8006c3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c40:	f000 b8e4 	b.w	8006e0c <__malloc_unlock>
 8006c44:	42a3      	cmp	r3, r4
 8006c46:	d908      	bls.n	8006c5a <_free_r+0x42>
 8006c48:	6820      	ldr	r0, [r4, #0]
 8006c4a:	1821      	adds	r1, r4, r0
 8006c4c:	428b      	cmp	r3, r1
 8006c4e:	bf01      	itttt	eq
 8006c50:	6819      	ldreq	r1, [r3, #0]
 8006c52:	685b      	ldreq	r3, [r3, #4]
 8006c54:	1809      	addeq	r1, r1, r0
 8006c56:	6021      	streq	r1, [r4, #0]
 8006c58:	e7ed      	b.n	8006c36 <_free_r+0x1e>
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	b10b      	cbz	r3, 8006c64 <_free_r+0x4c>
 8006c60:	42a3      	cmp	r3, r4
 8006c62:	d9fa      	bls.n	8006c5a <_free_r+0x42>
 8006c64:	6811      	ldr	r1, [r2, #0]
 8006c66:	1850      	adds	r0, r2, r1
 8006c68:	42a0      	cmp	r0, r4
 8006c6a:	d10b      	bne.n	8006c84 <_free_r+0x6c>
 8006c6c:	6820      	ldr	r0, [r4, #0]
 8006c6e:	4401      	add	r1, r0
 8006c70:	1850      	adds	r0, r2, r1
 8006c72:	4283      	cmp	r3, r0
 8006c74:	6011      	str	r1, [r2, #0]
 8006c76:	d1e0      	bne.n	8006c3a <_free_r+0x22>
 8006c78:	6818      	ldr	r0, [r3, #0]
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	6053      	str	r3, [r2, #4]
 8006c7e:	4408      	add	r0, r1
 8006c80:	6010      	str	r0, [r2, #0]
 8006c82:	e7da      	b.n	8006c3a <_free_r+0x22>
 8006c84:	d902      	bls.n	8006c8c <_free_r+0x74>
 8006c86:	230c      	movs	r3, #12
 8006c88:	602b      	str	r3, [r5, #0]
 8006c8a:	e7d6      	b.n	8006c3a <_free_r+0x22>
 8006c8c:	6820      	ldr	r0, [r4, #0]
 8006c8e:	1821      	adds	r1, r4, r0
 8006c90:	428b      	cmp	r3, r1
 8006c92:	bf04      	itt	eq
 8006c94:	6819      	ldreq	r1, [r3, #0]
 8006c96:	685b      	ldreq	r3, [r3, #4]
 8006c98:	6063      	str	r3, [r4, #4]
 8006c9a:	bf04      	itt	eq
 8006c9c:	1809      	addeq	r1, r1, r0
 8006c9e:	6021      	streq	r1, [r4, #0]
 8006ca0:	6054      	str	r4, [r2, #4]
 8006ca2:	e7ca      	b.n	8006c3a <_free_r+0x22>
 8006ca4:	bd38      	pop	{r3, r4, r5, pc}
 8006ca6:	bf00      	nop
 8006ca8:	20000688 	.word	0x20000688

08006cac <malloc>:
 8006cac:	4b02      	ldr	r3, [pc, #8]	@ (8006cb8 <malloc+0xc>)
 8006cae:	4601      	mov	r1, r0
 8006cb0:	6818      	ldr	r0, [r3, #0]
 8006cb2:	f000 b825 	b.w	8006d00 <_malloc_r>
 8006cb6:	bf00      	nop
 8006cb8:	20000018 	.word	0x20000018

08006cbc <sbrk_aligned>:
 8006cbc:	b570      	push	{r4, r5, r6, lr}
 8006cbe:	4e0f      	ldr	r6, [pc, #60]	@ (8006cfc <sbrk_aligned+0x40>)
 8006cc0:	460c      	mov	r4, r1
 8006cc2:	6831      	ldr	r1, [r6, #0]
 8006cc4:	4605      	mov	r5, r0
 8006cc6:	b911      	cbnz	r1, 8006cce <sbrk_aligned+0x12>
 8006cc8:	f001 ffca 	bl	8008c60 <_sbrk_r>
 8006ccc:	6030      	str	r0, [r6, #0]
 8006cce:	4621      	mov	r1, r4
 8006cd0:	4628      	mov	r0, r5
 8006cd2:	f001 ffc5 	bl	8008c60 <_sbrk_r>
 8006cd6:	1c43      	adds	r3, r0, #1
 8006cd8:	d103      	bne.n	8006ce2 <sbrk_aligned+0x26>
 8006cda:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006cde:	4620      	mov	r0, r4
 8006ce0:	bd70      	pop	{r4, r5, r6, pc}
 8006ce2:	1cc4      	adds	r4, r0, #3
 8006ce4:	f024 0403 	bic.w	r4, r4, #3
 8006ce8:	42a0      	cmp	r0, r4
 8006cea:	d0f8      	beq.n	8006cde <sbrk_aligned+0x22>
 8006cec:	1a21      	subs	r1, r4, r0
 8006cee:	4628      	mov	r0, r5
 8006cf0:	f001 ffb6 	bl	8008c60 <_sbrk_r>
 8006cf4:	3001      	adds	r0, #1
 8006cf6:	d1f2      	bne.n	8006cde <sbrk_aligned+0x22>
 8006cf8:	e7ef      	b.n	8006cda <sbrk_aligned+0x1e>
 8006cfa:	bf00      	nop
 8006cfc:	20000684 	.word	0x20000684

08006d00 <_malloc_r>:
 8006d00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d04:	1ccd      	adds	r5, r1, #3
 8006d06:	f025 0503 	bic.w	r5, r5, #3
 8006d0a:	3508      	adds	r5, #8
 8006d0c:	2d0c      	cmp	r5, #12
 8006d0e:	bf38      	it	cc
 8006d10:	250c      	movcc	r5, #12
 8006d12:	2d00      	cmp	r5, #0
 8006d14:	4606      	mov	r6, r0
 8006d16:	db01      	blt.n	8006d1c <_malloc_r+0x1c>
 8006d18:	42a9      	cmp	r1, r5
 8006d1a:	d904      	bls.n	8006d26 <_malloc_r+0x26>
 8006d1c:	230c      	movs	r3, #12
 8006d1e:	6033      	str	r3, [r6, #0]
 8006d20:	2000      	movs	r0, #0
 8006d22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006dfc <_malloc_r+0xfc>
 8006d2a:	f000 f869 	bl	8006e00 <__malloc_lock>
 8006d2e:	f8d8 3000 	ldr.w	r3, [r8]
 8006d32:	461c      	mov	r4, r3
 8006d34:	bb44      	cbnz	r4, 8006d88 <_malloc_r+0x88>
 8006d36:	4629      	mov	r1, r5
 8006d38:	4630      	mov	r0, r6
 8006d3a:	f7ff ffbf 	bl	8006cbc <sbrk_aligned>
 8006d3e:	1c43      	adds	r3, r0, #1
 8006d40:	4604      	mov	r4, r0
 8006d42:	d158      	bne.n	8006df6 <_malloc_r+0xf6>
 8006d44:	f8d8 4000 	ldr.w	r4, [r8]
 8006d48:	4627      	mov	r7, r4
 8006d4a:	2f00      	cmp	r7, #0
 8006d4c:	d143      	bne.n	8006dd6 <_malloc_r+0xd6>
 8006d4e:	2c00      	cmp	r4, #0
 8006d50:	d04b      	beq.n	8006dea <_malloc_r+0xea>
 8006d52:	6823      	ldr	r3, [r4, #0]
 8006d54:	4639      	mov	r1, r7
 8006d56:	4630      	mov	r0, r6
 8006d58:	eb04 0903 	add.w	r9, r4, r3
 8006d5c:	f001 ff80 	bl	8008c60 <_sbrk_r>
 8006d60:	4581      	cmp	r9, r0
 8006d62:	d142      	bne.n	8006dea <_malloc_r+0xea>
 8006d64:	6821      	ldr	r1, [r4, #0]
 8006d66:	1a6d      	subs	r5, r5, r1
 8006d68:	4629      	mov	r1, r5
 8006d6a:	4630      	mov	r0, r6
 8006d6c:	f7ff ffa6 	bl	8006cbc <sbrk_aligned>
 8006d70:	3001      	adds	r0, #1
 8006d72:	d03a      	beq.n	8006dea <_malloc_r+0xea>
 8006d74:	6823      	ldr	r3, [r4, #0]
 8006d76:	442b      	add	r3, r5
 8006d78:	6023      	str	r3, [r4, #0]
 8006d7a:	f8d8 3000 	ldr.w	r3, [r8]
 8006d7e:	685a      	ldr	r2, [r3, #4]
 8006d80:	bb62      	cbnz	r2, 8006ddc <_malloc_r+0xdc>
 8006d82:	f8c8 7000 	str.w	r7, [r8]
 8006d86:	e00f      	b.n	8006da8 <_malloc_r+0xa8>
 8006d88:	6822      	ldr	r2, [r4, #0]
 8006d8a:	1b52      	subs	r2, r2, r5
 8006d8c:	d420      	bmi.n	8006dd0 <_malloc_r+0xd0>
 8006d8e:	2a0b      	cmp	r2, #11
 8006d90:	d917      	bls.n	8006dc2 <_malloc_r+0xc2>
 8006d92:	1961      	adds	r1, r4, r5
 8006d94:	42a3      	cmp	r3, r4
 8006d96:	6025      	str	r5, [r4, #0]
 8006d98:	bf18      	it	ne
 8006d9a:	6059      	strne	r1, [r3, #4]
 8006d9c:	6863      	ldr	r3, [r4, #4]
 8006d9e:	bf08      	it	eq
 8006da0:	f8c8 1000 	streq.w	r1, [r8]
 8006da4:	5162      	str	r2, [r4, r5]
 8006da6:	604b      	str	r3, [r1, #4]
 8006da8:	4630      	mov	r0, r6
 8006daa:	f000 f82f 	bl	8006e0c <__malloc_unlock>
 8006dae:	f104 000b 	add.w	r0, r4, #11
 8006db2:	1d23      	adds	r3, r4, #4
 8006db4:	f020 0007 	bic.w	r0, r0, #7
 8006db8:	1ac2      	subs	r2, r0, r3
 8006dba:	bf1c      	itt	ne
 8006dbc:	1a1b      	subne	r3, r3, r0
 8006dbe:	50a3      	strne	r3, [r4, r2]
 8006dc0:	e7af      	b.n	8006d22 <_malloc_r+0x22>
 8006dc2:	6862      	ldr	r2, [r4, #4]
 8006dc4:	42a3      	cmp	r3, r4
 8006dc6:	bf0c      	ite	eq
 8006dc8:	f8c8 2000 	streq.w	r2, [r8]
 8006dcc:	605a      	strne	r2, [r3, #4]
 8006dce:	e7eb      	b.n	8006da8 <_malloc_r+0xa8>
 8006dd0:	4623      	mov	r3, r4
 8006dd2:	6864      	ldr	r4, [r4, #4]
 8006dd4:	e7ae      	b.n	8006d34 <_malloc_r+0x34>
 8006dd6:	463c      	mov	r4, r7
 8006dd8:	687f      	ldr	r7, [r7, #4]
 8006dda:	e7b6      	b.n	8006d4a <_malloc_r+0x4a>
 8006ddc:	461a      	mov	r2, r3
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	42a3      	cmp	r3, r4
 8006de2:	d1fb      	bne.n	8006ddc <_malloc_r+0xdc>
 8006de4:	2300      	movs	r3, #0
 8006de6:	6053      	str	r3, [r2, #4]
 8006de8:	e7de      	b.n	8006da8 <_malloc_r+0xa8>
 8006dea:	230c      	movs	r3, #12
 8006dec:	6033      	str	r3, [r6, #0]
 8006dee:	4630      	mov	r0, r6
 8006df0:	f000 f80c 	bl	8006e0c <__malloc_unlock>
 8006df4:	e794      	b.n	8006d20 <_malloc_r+0x20>
 8006df6:	6005      	str	r5, [r0, #0]
 8006df8:	e7d6      	b.n	8006da8 <_malloc_r+0xa8>
 8006dfa:	bf00      	nop
 8006dfc:	20000688 	.word	0x20000688

08006e00 <__malloc_lock>:
 8006e00:	4801      	ldr	r0, [pc, #4]	@ (8006e08 <__malloc_lock+0x8>)
 8006e02:	f7ff b8a6 	b.w	8005f52 <__retarget_lock_acquire_recursive>
 8006e06:	bf00      	nop
 8006e08:	20000680 	.word	0x20000680

08006e0c <__malloc_unlock>:
 8006e0c:	4801      	ldr	r0, [pc, #4]	@ (8006e14 <__malloc_unlock+0x8>)
 8006e0e:	f7ff b8a1 	b.w	8005f54 <__retarget_lock_release_recursive>
 8006e12:	bf00      	nop
 8006e14:	20000680 	.word	0x20000680

08006e18 <_Balloc>:
 8006e18:	b570      	push	{r4, r5, r6, lr}
 8006e1a:	69c6      	ldr	r6, [r0, #28]
 8006e1c:	4604      	mov	r4, r0
 8006e1e:	460d      	mov	r5, r1
 8006e20:	b976      	cbnz	r6, 8006e40 <_Balloc+0x28>
 8006e22:	2010      	movs	r0, #16
 8006e24:	f7ff ff42 	bl	8006cac <malloc>
 8006e28:	4602      	mov	r2, r0
 8006e2a:	61e0      	str	r0, [r4, #28]
 8006e2c:	b920      	cbnz	r0, 8006e38 <_Balloc+0x20>
 8006e2e:	4b18      	ldr	r3, [pc, #96]	@ (8006e90 <_Balloc+0x78>)
 8006e30:	4818      	ldr	r0, [pc, #96]	@ (8006e94 <_Balloc+0x7c>)
 8006e32:	216b      	movs	r1, #107	@ 0x6b
 8006e34:	f001 ff3c 	bl	8008cb0 <__assert_func>
 8006e38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e3c:	6006      	str	r6, [r0, #0]
 8006e3e:	60c6      	str	r6, [r0, #12]
 8006e40:	69e6      	ldr	r6, [r4, #28]
 8006e42:	68f3      	ldr	r3, [r6, #12]
 8006e44:	b183      	cbz	r3, 8006e68 <_Balloc+0x50>
 8006e46:	69e3      	ldr	r3, [r4, #28]
 8006e48:	68db      	ldr	r3, [r3, #12]
 8006e4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006e4e:	b9b8      	cbnz	r0, 8006e80 <_Balloc+0x68>
 8006e50:	2101      	movs	r1, #1
 8006e52:	fa01 f605 	lsl.w	r6, r1, r5
 8006e56:	1d72      	adds	r2, r6, #5
 8006e58:	0092      	lsls	r2, r2, #2
 8006e5a:	4620      	mov	r0, r4
 8006e5c:	f001 ff46 	bl	8008cec <_calloc_r>
 8006e60:	b160      	cbz	r0, 8006e7c <_Balloc+0x64>
 8006e62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006e66:	e00e      	b.n	8006e86 <_Balloc+0x6e>
 8006e68:	2221      	movs	r2, #33	@ 0x21
 8006e6a:	2104      	movs	r1, #4
 8006e6c:	4620      	mov	r0, r4
 8006e6e:	f001 ff3d 	bl	8008cec <_calloc_r>
 8006e72:	69e3      	ldr	r3, [r4, #28]
 8006e74:	60f0      	str	r0, [r6, #12]
 8006e76:	68db      	ldr	r3, [r3, #12]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d1e4      	bne.n	8006e46 <_Balloc+0x2e>
 8006e7c:	2000      	movs	r0, #0
 8006e7e:	bd70      	pop	{r4, r5, r6, pc}
 8006e80:	6802      	ldr	r2, [r0, #0]
 8006e82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006e86:	2300      	movs	r3, #0
 8006e88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006e8c:	e7f7      	b.n	8006e7e <_Balloc+0x66>
 8006e8e:	bf00      	nop
 8006e90:	0800a346 	.word	0x0800a346
 8006e94:	0800a3c6 	.word	0x0800a3c6

08006e98 <_Bfree>:
 8006e98:	b570      	push	{r4, r5, r6, lr}
 8006e9a:	69c6      	ldr	r6, [r0, #28]
 8006e9c:	4605      	mov	r5, r0
 8006e9e:	460c      	mov	r4, r1
 8006ea0:	b976      	cbnz	r6, 8006ec0 <_Bfree+0x28>
 8006ea2:	2010      	movs	r0, #16
 8006ea4:	f7ff ff02 	bl	8006cac <malloc>
 8006ea8:	4602      	mov	r2, r0
 8006eaa:	61e8      	str	r0, [r5, #28]
 8006eac:	b920      	cbnz	r0, 8006eb8 <_Bfree+0x20>
 8006eae:	4b09      	ldr	r3, [pc, #36]	@ (8006ed4 <_Bfree+0x3c>)
 8006eb0:	4809      	ldr	r0, [pc, #36]	@ (8006ed8 <_Bfree+0x40>)
 8006eb2:	218f      	movs	r1, #143	@ 0x8f
 8006eb4:	f001 fefc 	bl	8008cb0 <__assert_func>
 8006eb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ebc:	6006      	str	r6, [r0, #0]
 8006ebe:	60c6      	str	r6, [r0, #12]
 8006ec0:	b13c      	cbz	r4, 8006ed2 <_Bfree+0x3a>
 8006ec2:	69eb      	ldr	r3, [r5, #28]
 8006ec4:	6862      	ldr	r2, [r4, #4]
 8006ec6:	68db      	ldr	r3, [r3, #12]
 8006ec8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ecc:	6021      	str	r1, [r4, #0]
 8006ece:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006ed2:	bd70      	pop	{r4, r5, r6, pc}
 8006ed4:	0800a346 	.word	0x0800a346
 8006ed8:	0800a3c6 	.word	0x0800a3c6

08006edc <__multadd>:
 8006edc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ee0:	690d      	ldr	r5, [r1, #16]
 8006ee2:	4607      	mov	r7, r0
 8006ee4:	460c      	mov	r4, r1
 8006ee6:	461e      	mov	r6, r3
 8006ee8:	f101 0c14 	add.w	ip, r1, #20
 8006eec:	2000      	movs	r0, #0
 8006eee:	f8dc 3000 	ldr.w	r3, [ip]
 8006ef2:	b299      	uxth	r1, r3
 8006ef4:	fb02 6101 	mla	r1, r2, r1, r6
 8006ef8:	0c1e      	lsrs	r6, r3, #16
 8006efa:	0c0b      	lsrs	r3, r1, #16
 8006efc:	fb02 3306 	mla	r3, r2, r6, r3
 8006f00:	b289      	uxth	r1, r1
 8006f02:	3001      	adds	r0, #1
 8006f04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006f08:	4285      	cmp	r5, r0
 8006f0a:	f84c 1b04 	str.w	r1, [ip], #4
 8006f0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006f12:	dcec      	bgt.n	8006eee <__multadd+0x12>
 8006f14:	b30e      	cbz	r6, 8006f5a <__multadd+0x7e>
 8006f16:	68a3      	ldr	r3, [r4, #8]
 8006f18:	42ab      	cmp	r3, r5
 8006f1a:	dc19      	bgt.n	8006f50 <__multadd+0x74>
 8006f1c:	6861      	ldr	r1, [r4, #4]
 8006f1e:	4638      	mov	r0, r7
 8006f20:	3101      	adds	r1, #1
 8006f22:	f7ff ff79 	bl	8006e18 <_Balloc>
 8006f26:	4680      	mov	r8, r0
 8006f28:	b928      	cbnz	r0, 8006f36 <__multadd+0x5a>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8006f60 <__multadd+0x84>)
 8006f2e:	480d      	ldr	r0, [pc, #52]	@ (8006f64 <__multadd+0x88>)
 8006f30:	21ba      	movs	r1, #186	@ 0xba
 8006f32:	f001 febd 	bl	8008cb0 <__assert_func>
 8006f36:	6922      	ldr	r2, [r4, #16]
 8006f38:	3202      	adds	r2, #2
 8006f3a:	f104 010c 	add.w	r1, r4, #12
 8006f3e:	0092      	lsls	r2, r2, #2
 8006f40:	300c      	adds	r0, #12
 8006f42:	f001 fe9d 	bl	8008c80 <memcpy>
 8006f46:	4621      	mov	r1, r4
 8006f48:	4638      	mov	r0, r7
 8006f4a:	f7ff ffa5 	bl	8006e98 <_Bfree>
 8006f4e:	4644      	mov	r4, r8
 8006f50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006f54:	3501      	adds	r5, #1
 8006f56:	615e      	str	r6, [r3, #20]
 8006f58:	6125      	str	r5, [r4, #16]
 8006f5a:	4620      	mov	r0, r4
 8006f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f60:	0800a3b5 	.word	0x0800a3b5
 8006f64:	0800a3c6 	.word	0x0800a3c6

08006f68 <__s2b>:
 8006f68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f6c:	460c      	mov	r4, r1
 8006f6e:	4615      	mov	r5, r2
 8006f70:	461f      	mov	r7, r3
 8006f72:	2209      	movs	r2, #9
 8006f74:	3308      	adds	r3, #8
 8006f76:	4606      	mov	r6, r0
 8006f78:	fb93 f3f2 	sdiv	r3, r3, r2
 8006f7c:	2100      	movs	r1, #0
 8006f7e:	2201      	movs	r2, #1
 8006f80:	429a      	cmp	r2, r3
 8006f82:	db09      	blt.n	8006f98 <__s2b+0x30>
 8006f84:	4630      	mov	r0, r6
 8006f86:	f7ff ff47 	bl	8006e18 <_Balloc>
 8006f8a:	b940      	cbnz	r0, 8006f9e <__s2b+0x36>
 8006f8c:	4602      	mov	r2, r0
 8006f8e:	4b19      	ldr	r3, [pc, #100]	@ (8006ff4 <__s2b+0x8c>)
 8006f90:	4819      	ldr	r0, [pc, #100]	@ (8006ff8 <__s2b+0x90>)
 8006f92:	21d3      	movs	r1, #211	@ 0xd3
 8006f94:	f001 fe8c 	bl	8008cb0 <__assert_func>
 8006f98:	0052      	lsls	r2, r2, #1
 8006f9a:	3101      	adds	r1, #1
 8006f9c:	e7f0      	b.n	8006f80 <__s2b+0x18>
 8006f9e:	9b08      	ldr	r3, [sp, #32]
 8006fa0:	6143      	str	r3, [r0, #20]
 8006fa2:	2d09      	cmp	r5, #9
 8006fa4:	f04f 0301 	mov.w	r3, #1
 8006fa8:	6103      	str	r3, [r0, #16]
 8006faa:	dd16      	ble.n	8006fda <__s2b+0x72>
 8006fac:	f104 0909 	add.w	r9, r4, #9
 8006fb0:	46c8      	mov	r8, r9
 8006fb2:	442c      	add	r4, r5
 8006fb4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006fb8:	4601      	mov	r1, r0
 8006fba:	3b30      	subs	r3, #48	@ 0x30
 8006fbc:	220a      	movs	r2, #10
 8006fbe:	4630      	mov	r0, r6
 8006fc0:	f7ff ff8c 	bl	8006edc <__multadd>
 8006fc4:	45a0      	cmp	r8, r4
 8006fc6:	d1f5      	bne.n	8006fb4 <__s2b+0x4c>
 8006fc8:	f1a5 0408 	sub.w	r4, r5, #8
 8006fcc:	444c      	add	r4, r9
 8006fce:	1b2d      	subs	r5, r5, r4
 8006fd0:	1963      	adds	r3, r4, r5
 8006fd2:	42bb      	cmp	r3, r7
 8006fd4:	db04      	blt.n	8006fe0 <__s2b+0x78>
 8006fd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fda:	340a      	adds	r4, #10
 8006fdc:	2509      	movs	r5, #9
 8006fde:	e7f6      	b.n	8006fce <__s2b+0x66>
 8006fe0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006fe4:	4601      	mov	r1, r0
 8006fe6:	3b30      	subs	r3, #48	@ 0x30
 8006fe8:	220a      	movs	r2, #10
 8006fea:	4630      	mov	r0, r6
 8006fec:	f7ff ff76 	bl	8006edc <__multadd>
 8006ff0:	e7ee      	b.n	8006fd0 <__s2b+0x68>
 8006ff2:	bf00      	nop
 8006ff4:	0800a3b5 	.word	0x0800a3b5
 8006ff8:	0800a3c6 	.word	0x0800a3c6

08006ffc <__hi0bits>:
 8006ffc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007000:	4603      	mov	r3, r0
 8007002:	bf36      	itet	cc
 8007004:	0403      	lslcc	r3, r0, #16
 8007006:	2000      	movcs	r0, #0
 8007008:	2010      	movcc	r0, #16
 800700a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800700e:	bf3c      	itt	cc
 8007010:	021b      	lslcc	r3, r3, #8
 8007012:	3008      	addcc	r0, #8
 8007014:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007018:	bf3c      	itt	cc
 800701a:	011b      	lslcc	r3, r3, #4
 800701c:	3004      	addcc	r0, #4
 800701e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007022:	bf3c      	itt	cc
 8007024:	009b      	lslcc	r3, r3, #2
 8007026:	3002      	addcc	r0, #2
 8007028:	2b00      	cmp	r3, #0
 800702a:	db05      	blt.n	8007038 <__hi0bits+0x3c>
 800702c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007030:	f100 0001 	add.w	r0, r0, #1
 8007034:	bf08      	it	eq
 8007036:	2020      	moveq	r0, #32
 8007038:	4770      	bx	lr

0800703a <__lo0bits>:
 800703a:	6803      	ldr	r3, [r0, #0]
 800703c:	4602      	mov	r2, r0
 800703e:	f013 0007 	ands.w	r0, r3, #7
 8007042:	d00b      	beq.n	800705c <__lo0bits+0x22>
 8007044:	07d9      	lsls	r1, r3, #31
 8007046:	d421      	bmi.n	800708c <__lo0bits+0x52>
 8007048:	0798      	lsls	r0, r3, #30
 800704a:	bf49      	itett	mi
 800704c:	085b      	lsrmi	r3, r3, #1
 800704e:	089b      	lsrpl	r3, r3, #2
 8007050:	2001      	movmi	r0, #1
 8007052:	6013      	strmi	r3, [r2, #0]
 8007054:	bf5c      	itt	pl
 8007056:	6013      	strpl	r3, [r2, #0]
 8007058:	2002      	movpl	r0, #2
 800705a:	4770      	bx	lr
 800705c:	b299      	uxth	r1, r3
 800705e:	b909      	cbnz	r1, 8007064 <__lo0bits+0x2a>
 8007060:	0c1b      	lsrs	r3, r3, #16
 8007062:	2010      	movs	r0, #16
 8007064:	b2d9      	uxtb	r1, r3
 8007066:	b909      	cbnz	r1, 800706c <__lo0bits+0x32>
 8007068:	3008      	adds	r0, #8
 800706a:	0a1b      	lsrs	r3, r3, #8
 800706c:	0719      	lsls	r1, r3, #28
 800706e:	bf04      	itt	eq
 8007070:	091b      	lsreq	r3, r3, #4
 8007072:	3004      	addeq	r0, #4
 8007074:	0799      	lsls	r1, r3, #30
 8007076:	bf04      	itt	eq
 8007078:	089b      	lsreq	r3, r3, #2
 800707a:	3002      	addeq	r0, #2
 800707c:	07d9      	lsls	r1, r3, #31
 800707e:	d403      	bmi.n	8007088 <__lo0bits+0x4e>
 8007080:	085b      	lsrs	r3, r3, #1
 8007082:	f100 0001 	add.w	r0, r0, #1
 8007086:	d003      	beq.n	8007090 <__lo0bits+0x56>
 8007088:	6013      	str	r3, [r2, #0]
 800708a:	4770      	bx	lr
 800708c:	2000      	movs	r0, #0
 800708e:	4770      	bx	lr
 8007090:	2020      	movs	r0, #32
 8007092:	4770      	bx	lr

08007094 <__i2b>:
 8007094:	b510      	push	{r4, lr}
 8007096:	460c      	mov	r4, r1
 8007098:	2101      	movs	r1, #1
 800709a:	f7ff febd 	bl	8006e18 <_Balloc>
 800709e:	4602      	mov	r2, r0
 80070a0:	b928      	cbnz	r0, 80070ae <__i2b+0x1a>
 80070a2:	4b05      	ldr	r3, [pc, #20]	@ (80070b8 <__i2b+0x24>)
 80070a4:	4805      	ldr	r0, [pc, #20]	@ (80070bc <__i2b+0x28>)
 80070a6:	f240 1145 	movw	r1, #325	@ 0x145
 80070aa:	f001 fe01 	bl	8008cb0 <__assert_func>
 80070ae:	2301      	movs	r3, #1
 80070b0:	6144      	str	r4, [r0, #20]
 80070b2:	6103      	str	r3, [r0, #16]
 80070b4:	bd10      	pop	{r4, pc}
 80070b6:	bf00      	nop
 80070b8:	0800a3b5 	.word	0x0800a3b5
 80070bc:	0800a3c6 	.word	0x0800a3c6

080070c0 <__multiply>:
 80070c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070c4:	4617      	mov	r7, r2
 80070c6:	690a      	ldr	r2, [r1, #16]
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	429a      	cmp	r2, r3
 80070cc:	bfa8      	it	ge
 80070ce:	463b      	movge	r3, r7
 80070d0:	4689      	mov	r9, r1
 80070d2:	bfa4      	itt	ge
 80070d4:	460f      	movge	r7, r1
 80070d6:	4699      	movge	r9, r3
 80070d8:	693d      	ldr	r5, [r7, #16]
 80070da:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	6879      	ldr	r1, [r7, #4]
 80070e2:	eb05 060a 	add.w	r6, r5, sl
 80070e6:	42b3      	cmp	r3, r6
 80070e8:	b085      	sub	sp, #20
 80070ea:	bfb8      	it	lt
 80070ec:	3101      	addlt	r1, #1
 80070ee:	f7ff fe93 	bl	8006e18 <_Balloc>
 80070f2:	b930      	cbnz	r0, 8007102 <__multiply+0x42>
 80070f4:	4602      	mov	r2, r0
 80070f6:	4b41      	ldr	r3, [pc, #260]	@ (80071fc <__multiply+0x13c>)
 80070f8:	4841      	ldr	r0, [pc, #260]	@ (8007200 <__multiply+0x140>)
 80070fa:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80070fe:	f001 fdd7 	bl	8008cb0 <__assert_func>
 8007102:	f100 0414 	add.w	r4, r0, #20
 8007106:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800710a:	4623      	mov	r3, r4
 800710c:	2200      	movs	r2, #0
 800710e:	4573      	cmp	r3, lr
 8007110:	d320      	bcc.n	8007154 <__multiply+0x94>
 8007112:	f107 0814 	add.w	r8, r7, #20
 8007116:	f109 0114 	add.w	r1, r9, #20
 800711a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800711e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007122:	9302      	str	r3, [sp, #8]
 8007124:	1beb      	subs	r3, r5, r7
 8007126:	3b15      	subs	r3, #21
 8007128:	f023 0303 	bic.w	r3, r3, #3
 800712c:	3304      	adds	r3, #4
 800712e:	3715      	adds	r7, #21
 8007130:	42bd      	cmp	r5, r7
 8007132:	bf38      	it	cc
 8007134:	2304      	movcc	r3, #4
 8007136:	9301      	str	r3, [sp, #4]
 8007138:	9b02      	ldr	r3, [sp, #8]
 800713a:	9103      	str	r1, [sp, #12]
 800713c:	428b      	cmp	r3, r1
 800713e:	d80c      	bhi.n	800715a <__multiply+0x9a>
 8007140:	2e00      	cmp	r6, #0
 8007142:	dd03      	ble.n	800714c <__multiply+0x8c>
 8007144:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007148:	2b00      	cmp	r3, #0
 800714a:	d055      	beq.n	80071f8 <__multiply+0x138>
 800714c:	6106      	str	r6, [r0, #16]
 800714e:	b005      	add	sp, #20
 8007150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007154:	f843 2b04 	str.w	r2, [r3], #4
 8007158:	e7d9      	b.n	800710e <__multiply+0x4e>
 800715a:	f8b1 a000 	ldrh.w	sl, [r1]
 800715e:	f1ba 0f00 	cmp.w	sl, #0
 8007162:	d01f      	beq.n	80071a4 <__multiply+0xe4>
 8007164:	46c4      	mov	ip, r8
 8007166:	46a1      	mov	r9, r4
 8007168:	2700      	movs	r7, #0
 800716a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800716e:	f8d9 3000 	ldr.w	r3, [r9]
 8007172:	fa1f fb82 	uxth.w	fp, r2
 8007176:	b29b      	uxth	r3, r3
 8007178:	fb0a 330b 	mla	r3, sl, fp, r3
 800717c:	443b      	add	r3, r7
 800717e:	f8d9 7000 	ldr.w	r7, [r9]
 8007182:	0c12      	lsrs	r2, r2, #16
 8007184:	0c3f      	lsrs	r7, r7, #16
 8007186:	fb0a 7202 	mla	r2, sl, r2, r7
 800718a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800718e:	b29b      	uxth	r3, r3
 8007190:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007194:	4565      	cmp	r5, ip
 8007196:	f849 3b04 	str.w	r3, [r9], #4
 800719a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800719e:	d8e4      	bhi.n	800716a <__multiply+0xaa>
 80071a0:	9b01      	ldr	r3, [sp, #4]
 80071a2:	50e7      	str	r7, [r4, r3]
 80071a4:	9b03      	ldr	r3, [sp, #12]
 80071a6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80071aa:	3104      	adds	r1, #4
 80071ac:	f1b9 0f00 	cmp.w	r9, #0
 80071b0:	d020      	beq.n	80071f4 <__multiply+0x134>
 80071b2:	6823      	ldr	r3, [r4, #0]
 80071b4:	4647      	mov	r7, r8
 80071b6:	46a4      	mov	ip, r4
 80071b8:	f04f 0a00 	mov.w	sl, #0
 80071bc:	f8b7 b000 	ldrh.w	fp, [r7]
 80071c0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80071c4:	fb09 220b 	mla	r2, r9, fp, r2
 80071c8:	4452      	add	r2, sl
 80071ca:	b29b      	uxth	r3, r3
 80071cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071d0:	f84c 3b04 	str.w	r3, [ip], #4
 80071d4:	f857 3b04 	ldr.w	r3, [r7], #4
 80071d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80071dc:	f8bc 3000 	ldrh.w	r3, [ip]
 80071e0:	fb09 330a 	mla	r3, r9, sl, r3
 80071e4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80071e8:	42bd      	cmp	r5, r7
 80071ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80071ee:	d8e5      	bhi.n	80071bc <__multiply+0xfc>
 80071f0:	9a01      	ldr	r2, [sp, #4]
 80071f2:	50a3      	str	r3, [r4, r2]
 80071f4:	3404      	adds	r4, #4
 80071f6:	e79f      	b.n	8007138 <__multiply+0x78>
 80071f8:	3e01      	subs	r6, #1
 80071fa:	e7a1      	b.n	8007140 <__multiply+0x80>
 80071fc:	0800a3b5 	.word	0x0800a3b5
 8007200:	0800a3c6 	.word	0x0800a3c6

08007204 <__pow5mult>:
 8007204:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007208:	4615      	mov	r5, r2
 800720a:	f012 0203 	ands.w	r2, r2, #3
 800720e:	4607      	mov	r7, r0
 8007210:	460e      	mov	r6, r1
 8007212:	d007      	beq.n	8007224 <__pow5mult+0x20>
 8007214:	4c25      	ldr	r4, [pc, #148]	@ (80072ac <__pow5mult+0xa8>)
 8007216:	3a01      	subs	r2, #1
 8007218:	2300      	movs	r3, #0
 800721a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800721e:	f7ff fe5d 	bl	8006edc <__multadd>
 8007222:	4606      	mov	r6, r0
 8007224:	10ad      	asrs	r5, r5, #2
 8007226:	d03d      	beq.n	80072a4 <__pow5mult+0xa0>
 8007228:	69fc      	ldr	r4, [r7, #28]
 800722a:	b97c      	cbnz	r4, 800724c <__pow5mult+0x48>
 800722c:	2010      	movs	r0, #16
 800722e:	f7ff fd3d 	bl	8006cac <malloc>
 8007232:	4602      	mov	r2, r0
 8007234:	61f8      	str	r0, [r7, #28]
 8007236:	b928      	cbnz	r0, 8007244 <__pow5mult+0x40>
 8007238:	4b1d      	ldr	r3, [pc, #116]	@ (80072b0 <__pow5mult+0xac>)
 800723a:	481e      	ldr	r0, [pc, #120]	@ (80072b4 <__pow5mult+0xb0>)
 800723c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007240:	f001 fd36 	bl	8008cb0 <__assert_func>
 8007244:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007248:	6004      	str	r4, [r0, #0]
 800724a:	60c4      	str	r4, [r0, #12]
 800724c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007250:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007254:	b94c      	cbnz	r4, 800726a <__pow5mult+0x66>
 8007256:	f240 2171 	movw	r1, #625	@ 0x271
 800725a:	4638      	mov	r0, r7
 800725c:	f7ff ff1a 	bl	8007094 <__i2b>
 8007260:	2300      	movs	r3, #0
 8007262:	f8c8 0008 	str.w	r0, [r8, #8]
 8007266:	4604      	mov	r4, r0
 8007268:	6003      	str	r3, [r0, #0]
 800726a:	f04f 0900 	mov.w	r9, #0
 800726e:	07eb      	lsls	r3, r5, #31
 8007270:	d50a      	bpl.n	8007288 <__pow5mult+0x84>
 8007272:	4631      	mov	r1, r6
 8007274:	4622      	mov	r2, r4
 8007276:	4638      	mov	r0, r7
 8007278:	f7ff ff22 	bl	80070c0 <__multiply>
 800727c:	4631      	mov	r1, r6
 800727e:	4680      	mov	r8, r0
 8007280:	4638      	mov	r0, r7
 8007282:	f7ff fe09 	bl	8006e98 <_Bfree>
 8007286:	4646      	mov	r6, r8
 8007288:	106d      	asrs	r5, r5, #1
 800728a:	d00b      	beq.n	80072a4 <__pow5mult+0xa0>
 800728c:	6820      	ldr	r0, [r4, #0]
 800728e:	b938      	cbnz	r0, 80072a0 <__pow5mult+0x9c>
 8007290:	4622      	mov	r2, r4
 8007292:	4621      	mov	r1, r4
 8007294:	4638      	mov	r0, r7
 8007296:	f7ff ff13 	bl	80070c0 <__multiply>
 800729a:	6020      	str	r0, [r4, #0]
 800729c:	f8c0 9000 	str.w	r9, [r0]
 80072a0:	4604      	mov	r4, r0
 80072a2:	e7e4      	b.n	800726e <__pow5mult+0x6a>
 80072a4:	4630      	mov	r0, r6
 80072a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072aa:	bf00      	nop
 80072ac:	0800a4d8 	.word	0x0800a4d8
 80072b0:	0800a346 	.word	0x0800a346
 80072b4:	0800a3c6 	.word	0x0800a3c6

080072b8 <__lshift>:
 80072b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072bc:	460c      	mov	r4, r1
 80072be:	6849      	ldr	r1, [r1, #4]
 80072c0:	6923      	ldr	r3, [r4, #16]
 80072c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80072c6:	68a3      	ldr	r3, [r4, #8]
 80072c8:	4607      	mov	r7, r0
 80072ca:	4691      	mov	r9, r2
 80072cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80072d0:	f108 0601 	add.w	r6, r8, #1
 80072d4:	42b3      	cmp	r3, r6
 80072d6:	db0b      	blt.n	80072f0 <__lshift+0x38>
 80072d8:	4638      	mov	r0, r7
 80072da:	f7ff fd9d 	bl	8006e18 <_Balloc>
 80072de:	4605      	mov	r5, r0
 80072e0:	b948      	cbnz	r0, 80072f6 <__lshift+0x3e>
 80072e2:	4602      	mov	r2, r0
 80072e4:	4b28      	ldr	r3, [pc, #160]	@ (8007388 <__lshift+0xd0>)
 80072e6:	4829      	ldr	r0, [pc, #164]	@ (800738c <__lshift+0xd4>)
 80072e8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80072ec:	f001 fce0 	bl	8008cb0 <__assert_func>
 80072f0:	3101      	adds	r1, #1
 80072f2:	005b      	lsls	r3, r3, #1
 80072f4:	e7ee      	b.n	80072d4 <__lshift+0x1c>
 80072f6:	2300      	movs	r3, #0
 80072f8:	f100 0114 	add.w	r1, r0, #20
 80072fc:	f100 0210 	add.w	r2, r0, #16
 8007300:	4618      	mov	r0, r3
 8007302:	4553      	cmp	r3, sl
 8007304:	db33      	blt.n	800736e <__lshift+0xb6>
 8007306:	6920      	ldr	r0, [r4, #16]
 8007308:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800730c:	f104 0314 	add.w	r3, r4, #20
 8007310:	f019 091f 	ands.w	r9, r9, #31
 8007314:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007318:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800731c:	d02b      	beq.n	8007376 <__lshift+0xbe>
 800731e:	f1c9 0e20 	rsb	lr, r9, #32
 8007322:	468a      	mov	sl, r1
 8007324:	2200      	movs	r2, #0
 8007326:	6818      	ldr	r0, [r3, #0]
 8007328:	fa00 f009 	lsl.w	r0, r0, r9
 800732c:	4310      	orrs	r0, r2
 800732e:	f84a 0b04 	str.w	r0, [sl], #4
 8007332:	f853 2b04 	ldr.w	r2, [r3], #4
 8007336:	459c      	cmp	ip, r3
 8007338:	fa22 f20e 	lsr.w	r2, r2, lr
 800733c:	d8f3      	bhi.n	8007326 <__lshift+0x6e>
 800733e:	ebac 0304 	sub.w	r3, ip, r4
 8007342:	3b15      	subs	r3, #21
 8007344:	f023 0303 	bic.w	r3, r3, #3
 8007348:	3304      	adds	r3, #4
 800734a:	f104 0015 	add.w	r0, r4, #21
 800734e:	4560      	cmp	r0, ip
 8007350:	bf88      	it	hi
 8007352:	2304      	movhi	r3, #4
 8007354:	50ca      	str	r2, [r1, r3]
 8007356:	b10a      	cbz	r2, 800735c <__lshift+0xa4>
 8007358:	f108 0602 	add.w	r6, r8, #2
 800735c:	3e01      	subs	r6, #1
 800735e:	4638      	mov	r0, r7
 8007360:	612e      	str	r6, [r5, #16]
 8007362:	4621      	mov	r1, r4
 8007364:	f7ff fd98 	bl	8006e98 <_Bfree>
 8007368:	4628      	mov	r0, r5
 800736a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800736e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007372:	3301      	adds	r3, #1
 8007374:	e7c5      	b.n	8007302 <__lshift+0x4a>
 8007376:	3904      	subs	r1, #4
 8007378:	f853 2b04 	ldr.w	r2, [r3], #4
 800737c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007380:	459c      	cmp	ip, r3
 8007382:	d8f9      	bhi.n	8007378 <__lshift+0xc0>
 8007384:	e7ea      	b.n	800735c <__lshift+0xa4>
 8007386:	bf00      	nop
 8007388:	0800a3b5 	.word	0x0800a3b5
 800738c:	0800a3c6 	.word	0x0800a3c6

08007390 <__mcmp>:
 8007390:	690a      	ldr	r2, [r1, #16]
 8007392:	4603      	mov	r3, r0
 8007394:	6900      	ldr	r0, [r0, #16]
 8007396:	1a80      	subs	r0, r0, r2
 8007398:	b530      	push	{r4, r5, lr}
 800739a:	d10e      	bne.n	80073ba <__mcmp+0x2a>
 800739c:	3314      	adds	r3, #20
 800739e:	3114      	adds	r1, #20
 80073a0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80073a4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80073a8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80073ac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80073b0:	4295      	cmp	r5, r2
 80073b2:	d003      	beq.n	80073bc <__mcmp+0x2c>
 80073b4:	d205      	bcs.n	80073c2 <__mcmp+0x32>
 80073b6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80073ba:	bd30      	pop	{r4, r5, pc}
 80073bc:	42a3      	cmp	r3, r4
 80073be:	d3f3      	bcc.n	80073a8 <__mcmp+0x18>
 80073c0:	e7fb      	b.n	80073ba <__mcmp+0x2a>
 80073c2:	2001      	movs	r0, #1
 80073c4:	e7f9      	b.n	80073ba <__mcmp+0x2a>
	...

080073c8 <__mdiff>:
 80073c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073cc:	4689      	mov	r9, r1
 80073ce:	4606      	mov	r6, r0
 80073d0:	4611      	mov	r1, r2
 80073d2:	4648      	mov	r0, r9
 80073d4:	4614      	mov	r4, r2
 80073d6:	f7ff ffdb 	bl	8007390 <__mcmp>
 80073da:	1e05      	subs	r5, r0, #0
 80073dc:	d112      	bne.n	8007404 <__mdiff+0x3c>
 80073de:	4629      	mov	r1, r5
 80073e0:	4630      	mov	r0, r6
 80073e2:	f7ff fd19 	bl	8006e18 <_Balloc>
 80073e6:	4602      	mov	r2, r0
 80073e8:	b928      	cbnz	r0, 80073f6 <__mdiff+0x2e>
 80073ea:	4b3f      	ldr	r3, [pc, #252]	@ (80074e8 <__mdiff+0x120>)
 80073ec:	f240 2137 	movw	r1, #567	@ 0x237
 80073f0:	483e      	ldr	r0, [pc, #248]	@ (80074ec <__mdiff+0x124>)
 80073f2:	f001 fc5d 	bl	8008cb0 <__assert_func>
 80073f6:	2301      	movs	r3, #1
 80073f8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80073fc:	4610      	mov	r0, r2
 80073fe:	b003      	add	sp, #12
 8007400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007404:	bfbc      	itt	lt
 8007406:	464b      	movlt	r3, r9
 8007408:	46a1      	movlt	r9, r4
 800740a:	4630      	mov	r0, r6
 800740c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007410:	bfba      	itte	lt
 8007412:	461c      	movlt	r4, r3
 8007414:	2501      	movlt	r5, #1
 8007416:	2500      	movge	r5, #0
 8007418:	f7ff fcfe 	bl	8006e18 <_Balloc>
 800741c:	4602      	mov	r2, r0
 800741e:	b918      	cbnz	r0, 8007428 <__mdiff+0x60>
 8007420:	4b31      	ldr	r3, [pc, #196]	@ (80074e8 <__mdiff+0x120>)
 8007422:	f240 2145 	movw	r1, #581	@ 0x245
 8007426:	e7e3      	b.n	80073f0 <__mdiff+0x28>
 8007428:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800742c:	6926      	ldr	r6, [r4, #16]
 800742e:	60c5      	str	r5, [r0, #12]
 8007430:	f109 0310 	add.w	r3, r9, #16
 8007434:	f109 0514 	add.w	r5, r9, #20
 8007438:	f104 0e14 	add.w	lr, r4, #20
 800743c:	f100 0b14 	add.w	fp, r0, #20
 8007440:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007444:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007448:	9301      	str	r3, [sp, #4]
 800744a:	46d9      	mov	r9, fp
 800744c:	f04f 0c00 	mov.w	ip, #0
 8007450:	9b01      	ldr	r3, [sp, #4]
 8007452:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007456:	f853 af04 	ldr.w	sl, [r3, #4]!
 800745a:	9301      	str	r3, [sp, #4]
 800745c:	fa1f f38a 	uxth.w	r3, sl
 8007460:	4619      	mov	r1, r3
 8007462:	b283      	uxth	r3, r0
 8007464:	1acb      	subs	r3, r1, r3
 8007466:	0c00      	lsrs	r0, r0, #16
 8007468:	4463      	add	r3, ip
 800746a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800746e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007472:	b29b      	uxth	r3, r3
 8007474:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007478:	4576      	cmp	r6, lr
 800747a:	f849 3b04 	str.w	r3, [r9], #4
 800747e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007482:	d8e5      	bhi.n	8007450 <__mdiff+0x88>
 8007484:	1b33      	subs	r3, r6, r4
 8007486:	3b15      	subs	r3, #21
 8007488:	f023 0303 	bic.w	r3, r3, #3
 800748c:	3415      	adds	r4, #21
 800748e:	3304      	adds	r3, #4
 8007490:	42a6      	cmp	r6, r4
 8007492:	bf38      	it	cc
 8007494:	2304      	movcc	r3, #4
 8007496:	441d      	add	r5, r3
 8007498:	445b      	add	r3, fp
 800749a:	461e      	mov	r6, r3
 800749c:	462c      	mov	r4, r5
 800749e:	4544      	cmp	r4, r8
 80074a0:	d30e      	bcc.n	80074c0 <__mdiff+0xf8>
 80074a2:	f108 0103 	add.w	r1, r8, #3
 80074a6:	1b49      	subs	r1, r1, r5
 80074a8:	f021 0103 	bic.w	r1, r1, #3
 80074ac:	3d03      	subs	r5, #3
 80074ae:	45a8      	cmp	r8, r5
 80074b0:	bf38      	it	cc
 80074b2:	2100      	movcc	r1, #0
 80074b4:	440b      	add	r3, r1
 80074b6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80074ba:	b191      	cbz	r1, 80074e2 <__mdiff+0x11a>
 80074bc:	6117      	str	r7, [r2, #16]
 80074be:	e79d      	b.n	80073fc <__mdiff+0x34>
 80074c0:	f854 1b04 	ldr.w	r1, [r4], #4
 80074c4:	46e6      	mov	lr, ip
 80074c6:	0c08      	lsrs	r0, r1, #16
 80074c8:	fa1c fc81 	uxtah	ip, ip, r1
 80074cc:	4471      	add	r1, lr
 80074ce:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80074d2:	b289      	uxth	r1, r1
 80074d4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80074d8:	f846 1b04 	str.w	r1, [r6], #4
 80074dc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80074e0:	e7dd      	b.n	800749e <__mdiff+0xd6>
 80074e2:	3f01      	subs	r7, #1
 80074e4:	e7e7      	b.n	80074b6 <__mdiff+0xee>
 80074e6:	bf00      	nop
 80074e8:	0800a3b5 	.word	0x0800a3b5
 80074ec:	0800a3c6 	.word	0x0800a3c6

080074f0 <__ulp>:
 80074f0:	b082      	sub	sp, #8
 80074f2:	ed8d 0b00 	vstr	d0, [sp]
 80074f6:	9a01      	ldr	r2, [sp, #4]
 80074f8:	4b0f      	ldr	r3, [pc, #60]	@ (8007538 <__ulp+0x48>)
 80074fa:	4013      	ands	r3, r2
 80074fc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007500:	2b00      	cmp	r3, #0
 8007502:	dc08      	bgt.n	8007516 <__ulp+0x26>
 8007504:	425b      	negs	r3, r3
 8007506:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800750a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800750e:	da04      	bge.n	800751a <__ulp+0x2a>
 8007510:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007514:	4113      	asrs	r3, r2
 8007516:	2200      	movs	r2, #0
 8007518:	e008      	b.n	800752c <__ulp+0x3c>
 800751a:	f1a2 0314 	sub.w	r3, r2, #20
 800751e:	2b1e      	cmp	r3, #30
 8007520:	bfda      	itte	le
 8007522:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007526:	40da      	lsrle	r2, r3
 8007528:	2201      	movgt	r2, #1
 800752a:	2300      	movs	r3, #0
 800752c:	4619      	mov	r1, r3
 800752e:	4610      	mov	r0, r2
 8007530:	ec41 0b10 	vmov	d0, r0, r1
 8007534:	b002      	add	sp, #8
 8007536:	4770      	bx	lr
 8007538:	7ff00000 	.word	0x7ff00000

0800753c <__b2d>:
 800753c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007540:	6906      	ldr	r6, [r0, #16]
 8007542:	f100 0814 	add.w	r8, r0, #20
 8007546:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800754a:	1f37      	subs	r7, r6, #4
 800754c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007550:	4610      	mov	r0, r2
 8007552:	f7ff fd53 	bl	8006ffc <__hi0bits>
 8007556:	f1c0 0320 	rsb	r3, r0, #32
 800755a:	280a      	cmp	r0, #10
 800755c:	600b      	str	r3, [r1, #0]
 800755e:	491b      	ldr	r1, [pc, #108]	@ (80075cc <__b2d+0x90>)
 8007560:	dc15      	bgt.n	800758e <__b2d+0x52>
 8007562:	f1c0 0c0b 	rsb	ip, r0, #11
 8007566:	fa22 f30c 	lsr.w	r3, r2, ip
 800756a:	45b8      	cmp	r8, r7
 800756c:	ea43 0501 	orr.w	r5, r3, r1
 8007570:	bf34      	ite	cc
 8007572:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007576:	2300      	movcs	r3, #0
 8007578:	3015      	adds	r0, #21
 800757a:	fa02 f000 	lsl.w	r0, r2, r0
 800757e:	fa23 f30c 	lsr.w	r3, r3, ip
 8007582:	4303      	orrs	r3, r0
 8007584:	461c      	mov	r4, r3
 8007586:	ec45 4b10 	vmov	d0, r4, r5
 800758a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800758e:	45b8      	cmp	r8, r7
 8007590:	bf3a      	itte	cc
 8007592:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007596:	f1a6 0708 	subcc.w	r7, r6, #8
 800759a:	2300      	movcs	r3, #0
 800759c:	380b      	subs	r0, #11
 800759e:	d012      	beq.n	80075c6 <__b2d+0x8a>
 80075a0:	f1c0 0120 	rsb	r1, r0, #32
 80075a4:	fa23 f401 	lsr.w	r4, r3, r1
 80075a8:	4082      	lsls	r2, r0
 80075aa:	4322      	orrs	r2, r4
 80075ac:	4547      	cmp	r7, r8
 80075ae:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80075b2:	bf8c      	ite	hi
 80075b4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80075b8:	2200      	movls	r2, #0
 80075ba:	4083      	lsls	r3, r0
 80075bc:	40ca      	lsrs	r2, r1
 80075be:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80075c2:	4313      	orrs	r3, r2
 80075c4:	e7de      	b.n	8007584 <__b2d+0x48>
 80075c6:	ea42 0501 	orr.w	r5, r2, r1
 80075ca:	e7db      	b.n	8007584 <__b2d+0x48>
 80075cc:	3ff00000 	.word	0x3ff00000

080075d0 <__d2b>:
 80075d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80075d4:	460f      	mov	r7, r1
 80075d6:	2101      	movs	r1, #1
 80075d8:	ec59 8b10 	vmov	r8, r9, d0
 80075dc:	4616      	mov	r6, r2
 80075de:	f7ff fc1b 	bl	8006e18 <_Balloc>
 80075e2:	4604      	mov	r4, r0
 80075e4:	b930      	cbnz	r0, 80075f4 <__d2b+0x24>
 80075e6:	4602      	mov	r2, r0
 80075e8:	4b23      	ldr	r3, [pc, #140]	@ (8007678 <__d2b+0xa8>)
 80075ea:	4824      	ldr	r0, [pc, #144]	@ (800767c <__d2b+0xac>)
 80075ec:	f240 310f 	movw	r1, #783	@ 0x30f
 80075f0:	f001 fb5e 	bl	8008cb0 <__assert_func>
 80075f4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80075f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80075fc:	b10d      	cbz	r5, 8007602 <__d2b+0x32>
 80075fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007602:	9301      	str	r3, [sp, #4]
 8007604:	f1b8 0300 	subs.w	r3, r8, #0
 8007608:	d023      	beq.n	8007652 <__d2b+0x82>
 800760a:	4668      	mov	r0, sp
 800760c:	9300      	str	r3, [sp, #0]
 800760e:	f7ff fd14 	bl	800703a <__lo0bits>
 8007612:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007616:	b1d0      	cbz	r0, 800764e <__d2b+0x7e>
 8007618:	f1c0 0320 	rsb	r3, r0, #32
 800761c:	fa02 f303 	lsl.w	r3, r2, r3
 8007620:	430b      	orrs	r3, r1
 8007622:	40c2      	lsrs	r2, r0
 8007624:	6163      	str	r3, [r4, #20]
 8007626:	9201      	str	r2, [sp, #4]
 8007628:	9b01      	ldr	r3, [sp, #4]
 800762a:	61a3      	str	r3, [r4, #24]
 800762c:	2b00      	cmp	r3, #0
 800762e:	bf0c      	ite	eq
 8007630:	2201      	moveq	r2, #1
 8007632:	2202      	movne	r2, #2
 8007634:	6122      	str	r2, [r4, #16]
 8007636:	b1a5      	cbz	r5, 8007662 <__d2b+0x92>
 8007638:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800763c:	4405      	add	r5, r0
 800763e:	603d      	str	r5, [r7, #0]
 8007640:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007644:	6030      	str	r0, [r6, #0]
 8007646:	4620      	mov	r0, r4
 8007648:	b003      	add	sp, #12
 800764a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800764e:	6161      	str	r1, [r4, #20]
 8007650:	e7ea      	b.n	8007628 <__d2b+0x58>
 8007652:	a801      	add	r0, sp, #4
 8007654:	f7ff fcf1 	bl	800703a <__lo0bits>
 8007658:	9b01      	ldr	r3, [sp, #4]
 800765a:	6163      	str	r3, [r4, #20]
 800765c:	3020      	adds	r0, #32
 800765e:	2201      	movs	r2, #1
 8007660:	e7e8      	b.n	8007634 <__d2b+0x64>
 8007662:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007666:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800766a:	6038      	str	r0, [r7, #0]
 800766c:	6918      	ldr	r0, [r3, #16]
 800766e:	f7ff fcc5 	bl	8006ffc <__hi0bits>
 8007672:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007676:	e7e5      	b.n	8007644 <__d2b+0x74>
 8007678:	0800a3b5 	.word	0x0800a3b5
 800767c:	0800a3c6 	.word	0x0800a3c6

08007680 <__ratio>:
 8007680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007684:	b085      	sub	sp, #20
 8007686:	e9cd 1000 	strd	r1, r0, [sp]
 800768a:	a902      	add	r1, sp, #8
 800768c:	f7ff ff56 	bl	800753c <__b2d>
 8007690:	9800      	ldr	r0, [sp, #0]
 8007692:	a903      	add	r1, sp, #12
 8007694:	ec55 4b10 	vmov	r4, r5, d0
 8007698:	f7ff ff50 	bl	800753c <__b2d>
 800769c:	9b01      	ldr	r3, [sp, #4]
 800769e:	6919      	ldr	r1, [r3, #16]
 80076a0:	9b00      	ldr	r3, [sp, #0]
 80076a2:	691b      	ldr	r3, [r3, #16]
 80076a4:	1ac9      	subs	r1, r1, r3
 80076a6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80076aa:	1a9b      	subs	r3, r3, r2
 80076ac:	ec5b ab10 	vmov	sl, fp, d0
 80076b0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	bfce      	itee	gt
 80076b8:	462a      	movgt	r2, r5
 80076ba:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80076be:	465a      	movle	r2, fp
 80076c0:	462f      	mov	r7, r5
 80076c2:	46d9      	mov	r9, fp
 80076c4:	bfcc      	ite	gt
 80076c6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80076ca:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80076ce:	464b      	mov	r3, r9
 80076d0:	4652      	mov	r2, sl
 80076d2:	4620      	mov	r0, r4
 80076d4:	4639      	mov	r1, r7
 80076d6:	f7f9 f8c1 	bl	800085c <__aeabi_ddiv>
 80076da:	ec41 0b10 	vmov	d0, r0, r1
 80076de:	b005      	add	sp, #20
 80076e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080076e4 <__copybits>:
 80076e4:	3901      	subs	r1, #1
 80076e6:	b570      	push	{r4, r5, r6, lr}
 80076e8:	1149      	asrs	r1, r1, #5
 80076ea:	6914      	ldr	r4, [r2, #16]
 80076ec:	3101      	adds	r1, #1
 80076ee:	f102 0314 	add.w	r3, r2, #20
 80076f2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80076f6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80076fa:	1f05      	subs	r5, r0, #4
 80076fc:	42a3      	cmp	r3, r4
 80076fe:	d30c      	bcc.n	800771a <__copybits+0x36>
 8007700:	1aa3      	subs	r3, r4, r2
 8007702:	3b11      	subs	r3, #17
 8007704:	f023 0303 	bic.w	r3, r3, #3
 8007708:	3211      	adds	r2, #17
 800770a:	42a2      	cmp	r2, r4
 800770c:	bf88      	it	hi
 800770e:	2300      	movhi	r3, #0
 8007710:	4418      	add	r0, r3
 8007712:	2300      	movs	r3, #0
 8007714:	4288      	cmp	r0, r1
 8007716:	d305      	bcc.n	8007724 <__copybits+0x40>
 8007718:	bd70      	pop	{r4, r5, r6, pc}
 800771a:	f853 6b04 	ldr.w	r6, [r3], #4
 800771e:	f845 6f04 	str.w	r6, [r5, #4]!
 8007722:	e7eb      	b.n	80076fc <__copybits+0x18>
 8007724:	f840 3b04 	str.w	r3, [r0], #4
 8007728:	e7f4      	b.n	8007714 <__copybits+0x30>

0800772a <__any_on>:
 800772a:	f100 0214 	add.w	r2, r0, #20
 800772e:	6900      	ldr	r0, [r0, #16]
 8007730:	114b      	asrs	r3, r1, #5
 8007732:	4298      	cmp	r0, r3
 8007734:	b510      	push	{r4, lr}
 8007736:	db11      	blt.n	800775c <__any_on+0x32>
 8007738:	dd0a      	ble.n	8007750 <__any_on+0x26>
 800773a:	f011 011f 	ands.w	r1, r1, #31
 800773e:	d007      	beq.n	8007750 <__any_on+0x26>
 8007740:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007744:	fa24 f001 	lsr.w	r0, r4, r1
 8007748:	fa00 f101 	lsl.w	r1, r0, r1
 800774c:	428c      	cmp	r4, r1
 800774e:	d10b      	bne.n	8007768 <__any_on+0x3e>
 8007750:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007754:	4293      	cmp	r3, r2
 8007756:	d803      	bhi.n	8007760 <__any_on+0x36>
 8007758:	2000      	movs	r0, #0
 800775a:	bd10      	pop	{r4, pc}
 800775c:	4603      	mov	r3, r0
 800775e:	e7f7      	b.n	8007750 <__any_on+0x26>
 8007760:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007764:	2900      	cmp	r1, #0
 8007766:	d0f5      	beq.n	8007754 <__any_on+0x2a>
 8007768:	2001      	movs	r0, #1
 800776a:	e7f6      	b.n	800775a <__any_on+0x30>

0800776c <sulp>:
 800776c:	b570      	push	{r4, r5, r6, lr}
 800776e:	4604      	mov	r4, r0
 8007770:	460d      	mov	r5, r1
 8007772:	ec45 4b10 	vmov	d0, r4, r5
 8007776:	4616      	mov	r6, r2
 8007778:	f7ff feba 	bl	80074f0 <__ulp>
 800777c:	ec51 0b10 	vmov	r0, r1, d0
 8007780:	b17e      	cbz	r6, 80077a2 <sulp+0x36>
 8007782:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007786:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800778a:	2b00      	cmp	r3, #0
 800778c:	dd09      	ble.n	80077a2 <sulp+0x36>
 800778e:	051b      	lsls	r3, r3, #20
 8007790:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007794:	2400      	movs	r4, #0
 8007796:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800779a:	4622      	mov	r2, r4
 800779c:	462b      	mov	r3, r5
 800779e:	f7f8 ff33 	bl	8000608 <__aeabi_dmul>
 80077a2:	ec41 0b10 	vmov	d0, r0, r1
 80077a6:	bd70      	pop	{r4, r5, r6, pc}

080077a8 <_strtod_l>:
 80077a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077ac:	b09f      	sub	sp, #124	@ 0x7c
 80077ae:	460c      	mov	r4, r1
 80077b0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80077b2:	2200      	movs	r2, #0
 80077b4:	921a      	str	r2, [sp, #104]	@ 0x68
 80077b6:	9005      	str	r0, [sp, #20]
 80077b8:	f04f 0a00 	mov.w	sl, #0
 80077bc:	f04f 0b00 	mov.w	fp, #0
 80077c0:	460a      	mov	r2, r1
 80077c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80077c4:	7811      	ldrb	r1, [r2, #0]
 80077c6:	292b      	cmp	r1, #43	@ 0x2b
 80077c8:	d04a      	beq.n	8007860 <_strtod_l+0xb8>
 80077ca:	d838      	bhi.n	800783e <_strtod_l+0x96>
 80077cc:	290d      	cmp	r1, #13
 80077ce:	d832      	bhi.n	8007836 <_strtod_l+0x8e>
 80077d0:	2908      	cmp	r1, #8
 80077d2:	d832      	bhi.n	800783a <_strtod_l+0x92>
 80077d4:	2900      	cmp	r1, #0
 80077d6:	d03b      	beq.n	8007850 <_strtod_l+0xa8>
 80077d8:	2200      	movs	r2, #0
 80077da:	920e      	str	r2, [sp, #56]	@ 0x38
 80077dc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80077de:	782a      	ldrb	r2, [r5, #0]
 80077e0:	2a30      	cmp	r2, #48	@ 0x30
 80077e2:	f040 80b2 	bne.w	800794a <_strtod_l+0x1a2>
 80077e6:	786a      	ldrb	r2, [r5, #1]
 80077e8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80077ec:	2a58      	cmp	r2, #88	@ 0x58
 80077ee:	d16e      	bne.n	80078ce <_strtod_l+0x126>
 80077f0:	9302      	str	r3, [sp, #8]
 80077f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80077f4:	9301      	str	r3, [sp, #4]
 80077f6:	ab1a      	add	r3, sp, #104	@ 0x68
 80077f8:	9300      	str	r3, [sp, #0]
 80077fa:	4a8f      	ldr	r2, [pc, #572]	@ (8007a38 <_strtod_l+0x290>)
 80077fc:	9805      	ldr	r0, [sp, #20]
 80077fe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007800:	a919      	add	r1, sp, #100	@ 0x64
 8007802:	f001 faef 	bl	8008de4 <__gethex>
 8007806:	f010 060f 	ands.w	r6, r0, #15
 800780a:	4604      	mov	r4, r0
 800780c:	d005      	beq.n	800781a <_strtod_l+0x72>
 800780e:	2e06      	cmp	r6, #6
 8007810:	d128      	bne.n	8007864 <_strtod_l+0xbc>
 8007812:	3501      	adds	r5, #1
 8007814:	2300      	movs	r3, #0
 8007816:	9519      	str	r5, [sp, #100]	@ 0x64
 8007818:	930e      	str	r3, [sp, #56]	@ 0x38
 800781a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800781c:	2b00      	cmp	r3, #0
 800781e:	f040 858e 	bne.w	800833e <_strtod_l+0xb96>
 8007822:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007824:	b1cb      	cbz	r3, 800785a <_strtod_l+0xb2>
 8007826:	4652      	mov	r2, sl
 8007828:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800782c:	ec43 2b10 	vmov	d0, r2, r3
 8007830:	b01f      	add	sp, #124	@ 0x7c
 8007832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007836:	2920      	cmp	r1, #32
 8007838:	d1ce      	bne.n	80077d8 <_strtod_l+0x30>
 800783a:	3201      	adds	r2, #1
 800783c:	e7c1      	b.n	80077c2 <_strtod_l+0x1a>
 800783e:	292d      	cmp	r1, #45	@ 0x2d
 8007840:	d1ca      	bne.n	80077d8 <_strtod_l+0x30>
 8007842:	2101      	movs	r1, #1
 8007844:	910e      	str	r1, [sp, #56]	@ 0x38
 8007846:	1c51      	adds	r1, r2, #1
 8007848:	9119      	str	r1, [sp, #100]	@ 0x64
 800784a:	7852      	ldrb	r2, [r2, #1]
 800784c:	2a00      	cmp	r2, #0
 800784e:	d1c5      	bne.n	80077dc <_strtod_l+0x34>
 8007850:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007852:	9419      	str	r4, [sp, #100]	@ 0x64
 8007854:	2b00      	cmp	r3, #0
 8007856:	f040 8570 	bne.w	800833a <_strtod_l+0xb92>
 800785a:	4652      	mov	r2, sl
 800785c:	465b      	mov	r3, fp
 800785e:	e7e5      	b.n	800782c <_strtod_l+0x84>
 8007860:	2100      	movs	r1, #0
 8007862:	e7ef      	b.n	8007844 <_strtod_l+0x9c>
 8007864:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007866:	b13a      	cbz	r2, 8007878 <_strtod_l+0xd0>
 8007868:	2135      	movs	r1, #53	@ 0x35
 800786a:	a81c      	add	r0, sp, #112	@ 0x70
 800786c:	f7ff ff3a 	bl	80076e4 <__copybits>
 8007870:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007872:	9805      	ldr	r0, [sp, #20]
 8007874:	f7ff fb10 	bl	8006e98 <_Bfree>
 8007878:	3e01      	subs	r6, #1
 800787a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800787c:	2e04      	cmp	r6, #4
 800787e:	d806      	bhi.n	800788e <_strtod_l+0xe6>
 8007880:	e8df f006 	tbb	[pc, r6]
 8007884:	201d0314 	.word	0x201d0314
 8007888:	14          	.byte	0x14
 8007889:	00          	.byte	0x00
 800788a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800788e:	05e1      	lsls	r1, r4, #23
 8007890:	bf48      	it	mi
 8007892:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007896:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800789a:	0d1b      	lsrs	r3, r3, #20
 800789c:	051b      	lsls	r3, r3, #20
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d1bb      	bne.n	800781a <_strtod_l+0x72>
 80078a2:	f7fe fb2b 	bl	8005efc <__errno>
 80078a6:	2322      	movs	r3, #34	@ 0x22
 80078a8:	6003      	str	r3, [r0, #0]
 80078aa:	e7b6      	b.n	800781a <_strtod_l+0x72>
 80078ac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80078b0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80078b4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80078b8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80078bc:	e7e7      	b.n	800788e <_strtod_l+0xe6>
 80078be:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8007a40 <_strtod_l+0x298>
 80078c2:	e7e4      	b.n	800788e <_strtod_l+0xe6>
 80078c4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80078c8:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80078cc:	e7df      	b.n	800788e <_strtod_l+0xe6>
 80078ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80078d0:	1c5a      	adds	r2, r3, #1
 80078d2:	9219      	str	r2, [sp, #100]	@ 0x64
 80078d4:	785b      	ldrb	r3, [r3, #1]
 80078d6:	2b30      	cmp	r3, #48	@ 0x30
 80078d8:	d0f9      	beq.n	80078ce <_strtod_l+0x126>
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d09d      	beq.n	800781a <_strtod_l+0x72>
 80078de:	2301      	movs	r3, #1
 80078e0:	2700      	movs	r7, #0
 80078e2:	9308      	str	r3, [sp, #32]
 80078e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80078e6:	930c      	str	r3, [sp, #48]	@ 0x30
 80078e8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80078ea:	46b9      	mov	r9, r7
 80078ec:	220a      	movs	r2, #10
 80078ee:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80078f0:	7805      	ldrb	r5, [r0, #0]
 80078f2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80078f6:	b2d9      	uxtb	r1, r3
 80078f8:	2909      	cmp	r1, #9
 80078fa:	d928      	bls.n	800794e <_strtod_l+0x1a6>
 80078fc:	494f      	ldr	r1, [pc, #316]	@ (8007a3c <_strtod_l+0x294>)
 80078fe:	2201      	movs	r2, #1
 8007900:	f001 f97a 	bl	8008bf8 <strncmp>
 8007904:	2800      	cmp	r0, #0
 8007906:	d032      	beq.n	800796e <_strtod_l+0x1c6>
 8007908:	2000      	movs	r0, #0
 800790a:	462a      	mov	r2, r5
 800790c:	900a      	str	r0, [sp, #40]	@ 0x28
 800790e:	464d      	mov	r5, r9
 8007910:	4603      	mov	r3, r0
 8007912:	2a65      	cmp	r2, #101	@ 0x65
 8007914:	d001      	beq.n	800791a <_strtod_l+0x172>
 8007916:	2a45      	cmp	r2, #69	@ 0x45
 8007918:	d114      	bne.n	8007944 <_strtod_l+0x19c>
 800791a:	b91d      	cbnz	r5, 8007924 <_strtod_l+0x17c>
 800791c:	9a08      	ldr	r2, [sp, #32]
 800791e:	4302      	orrs	r2, r0
 8007920:	d096      	beq.n	8007850 <_strtod_l+0xa8>
 8007922:	2500      	movs	r5, #0
 8007924:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007926:	1c62      	adds	r2, r4, #1
 8007928:	9219      	str	r2, [sp, #100]	@ 0x64
 800792a:	7862      	ldrb	r2, [r4, #1]
 800792c:	2a2b      	cmp	r2, #43	@ 0x2b
 800792e:	d07a      	beq.n	8007a26 <_strtod_l+0x27e>
 8007930:	2a2d      	cmp	r2, #45	@ 0x2d
 8007932:	d07e      	beq.n	8007a32 <_strtod_l+0x28a>
 8007934:	f04f 0c00 	mov.w	ip, #0
 8007938:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800793c:	2909      	cmp	r1, #9
 800793e:	f240 8085 	bls.w	8007a4c <_strtod_l+0x2a4>
 8007942:	9419      	str	r4, [sp, #100]	@ 0x64
 8007944:	f04f 0800 	mov.w	r8, #0
 8007948:	e0a5      	b.n	8007a96 <_strtod_l+0x2ee>
 800794a:	2300      	movs	r3, #0
 800794c:	e7c8      	b.n	80078e0 <_strtod_l+0x138>
 800794e:	f1b9 0f08 	cmp.w	r9, #8
 8007952:	bfd8      	it	le
 8007954:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8007956:	f100 0001 	add.w	r0, r0, #1
 800795a:	bfda      	itte	le
 800795c:	fb02 3301 	mlale	r3, r2, r1, r3
 8007960:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8007962:	fb02 3707 	mlagt	r7, r2, r7, r3
 8007966:	f109 0901 	add.w	r9, r9, #1
 800796a:	9019      	str	r0, [sp, #100]	@ 0x64
 800796c:	e7bf      	b.n	80078ee <_strtod_l+0x146>
 800796e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007970:	1c5a      	adds	r2, r3, #1
 8007972:	9219      	str	r2, [sp, #100]	@ 0x64
 8007974:	785a      	ldrb	r2, [r3, #1]
 8007976:	f1b9 0f00 	cmp.w	r9, #0
 800797a:	d03b      	beq.n	80079f4 <_strtod_l+0x24c>
 800797c:	900a      	str	r0, [sp, #40]	@ 0x28
 800797e:	464d      	mov	r5, r9
 8007980:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007984:	2b09      	cmp	r3, #9
 8007986:	d912      	bls.n	80079ae <_strtod_l+0x206>
 8007988:	2301      	movs	r3, #1
 800798a:	e7c2      	b.n	8007912 <_strtod_l+0x16a>
 800798c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800798e:	1c5a      	adds	r2, r3, #1
 8007990:	9219      	str	r2, [sp, #100]	@ 0x64
 8007992:	785a      	ldrb	r2, [r3, #1]
 8007994:	3001      	adds	r0, #1
 8007996:	2a30      	cmp	r2, #48	@ 0x30
 8007998:	d0f8      	beq.n	800798c <_strtod_l+0x1e4>
 800799a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800799e:	2b08      	cmp	r3, #8
 80079a0:	f200 84d2 	bhi.w	8008348 <_strtod_l+0xba0>
 80079a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80079a6:	900a      	str	r0, [sp, #40]	@ 0x28
 80079a8:	2000      	movs	r0, #0
 80079aa:	930c      	str	r3, [sp, #48]	@ 0x30
 80079ac:	4605      	mov	r5, r0
 80079ae:	3a30      	subs	r2, #48	@ 0x30
 80079b0:	f100 0301 	add.w	r3, r0, #1
 80079b4:	d018      	beq.n	80079e8 <_strtod_l+0x240>
 80079b6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80079b8:	4419      	add	r1, r3
 80079ba:	910a      	str	r1, [sp, #40]	@ 0x28
 80079bc:	462e      	mov	r6, r5
 80079be:	f04f 0e0a 	mov.w	lr, #10
 80079c2:	1c71      	adds	r1, r6, #1
 80079c4:	eba1 0c05 	sub.w	ip, r1, r5
 80079c8:	4563      	cmp	r3, ip
 80079ca:	dc15      	bgt.n	80079f8 <_strtod_l+0x250>
 80079cc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80079d0:	182b      	adds	r3, r5, r0
 80079d2:	2b08      	cmp	r3, #8
 80079d4:	f105 0501 	add.w	r5, r5, #1
 80079d8:	4405      	add	r5, r0
 80079da:	dc1a      	bgt.n	8007a12 <_strtod_l+0x26a>
 80079dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80079de:	230a      	movs	r3, #10
 80079e0:	fb03 2301 	mla	r3, r3, r1, r2
 80079e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80079e6:	2300      	movs	r3, #0
 80079e8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80079ea:	1c51      	adds	r1, r2, #1
 80079ec:	9119      	str	r1, [sp, #100]	@ 0x64
 80079ee:	7852      	ldrb	r2, [r2, #1]
 80079f0:	4618      	mov	r0, r3
 80079f2:	e7c5      	b.n	8007980 <_strtod_l+0x1d8>
 80079f4:	4648      	mov	r0, r9
 80079f6:	e7ce      	b.n	8007996 <_strtod_l+0x1ee>
 80079f8:	2e08      	cmp	r6, #8
 80079fa:	dc05      	bgt.n	8007a08 <_strtod_l+0x260>
 80079fc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80079fe:	fb0e f606 	mul.w	r6, lr, r6
 8007a02:	960b      	str	r6, [sp, #44]	@ 0x2c
 8007a04:	460e      	mov	r6, r1
 8007a06:	e7dc      	b.n	80079c2 <_strtod_l+0x21a>
 8007a08:	2910      	cmp	r1, #16
 8007a0a:	bfd8      	it	le
 8007a0c:	fb0e f707 	mulle.w	r7, lr, r7
 8007a10:	e7f8      	b.n	8007a04 <_strtod_l+0x25c>
 8007a12:	2b0f      	cmp	r3, #15
 8007a14:	bfdc      	itt	le
 8007a16:	230a      	movle	r3, #10
 8007a18:	fb03 2707 	mlale	r7, r3, r7, r2
 8007a1c:	e7e3      	b.n	80079e6 <_strtod_l+0x23e>
 8007a1e:	2300      	movs	r3, #0
 8007a20:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a22:	2301      	movs	r3, #1
 8007a24:	e77a      	b.n	800791c <_strtod_l+0x174>
 8007a26:	f04f 0c00 	mov.w	ip, #0
 8007a2a:	1ca2      	adds	r2, r4, #2
 8007a2c:	9219      	str	r2, [sp, #100]	@ 0x64
 8007a2e:	78a2      	ldrb	r2, [r4, #2]
 8007a30:	e782      	b.n	8007938 <_strtod_l+0x190>
 8007a32:	f04f 0c01 	mov.w	ip, #1
 8007a36:	e7f8      	b.n	8007a2a <_strtod_l+0x282>
 8007a38:	0800a5ec 	.word	0x0800a5ec
 8007a3c:	0800a41f 	.word	0x0800a41f
 8007a40:	7ff00000 	.word	0x7ff00000
 8007a44:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007a46:	1c51      	adds	r1, r2, #1
 8007a48:	9119      	str	r1, [sp, #100]	@ 0x64
 8007a4a:	7852      	ldrb	r2, [r2, #1]
 8007a4c:	2a30      	cmp	r2, #48	@ 0x30
 8007a4e:	d0f9      	beq.n	8007a44 <_strtod_l+0x29c>
 8007a50:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007a54:	2908      	cmp	r1, #8
 8007a56:	f63f af75 	bhi.w	8007944 <_strtod_l+0x19c>
 8007a5a:	3a30      	subs	r2, #48	@ 0x30
 8007a5c:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a5e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007a60:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007a62:	f04f 080a 	mov.w	r8, #10
 8007a66:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007a68:	1c56      	adds	r6, r2, #1
 8007a6a:	9619      	str	r6, [sp, #100]	@ 0x64
 8007a6c:	7852      	ldrb	r2, [r2, #1]
 8007a6e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007a72:	f1be 0f09 	cmp.w	lr, #9
 8007a76:	d939      	bls.n	8007aec <_strtod_l+0x344>
 8007a78:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007a7a:	1a76      	subs	r6, r6, r1
 8007a7c:	2e08      	cmp	r6, #8
 8007a7e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007a82:	dc03      	bgt.n	8007a8c <_strtod_l+0x2e4>
 8007a84:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007a86:	4588      	cmp	r8, r1
 8007a88:	bfa8      	it	ge
 8007a8a:	4688      	movge	r8, r1
 8007a8c:	f1bc 0f00 	cmp.w	ip, #0
 8007a90:	d001      	beq.n	8007a96 <_strtod_l+0x2ee>
 8007a92:	f1c8 0800 	rsb	r8, r8, #0
 8007a96:	2d00      	cmp	r5, #0
 8007a98:	d14e      	bne.n	8007b38 <_strtod_l+0x390>
 8007a9a:	9908      	ldr	r1, [sp, #32]
 8007a9c:	4308      	orrs	r0, r1
 8007a9e:	f47f aebc 	bne.w	800781a <_strtod_l+0x72>
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	f47f aed4 	bne.w	8007850 <_strtod_l+0xa8>
 8007aa8:	2a69      	cmp	r2, #105	@ 0x69
 8007aaa:	d028      	beq.n	8007afe <_strtod_l+0x356>
 8007aac:	dc25      	bgt.n	8007afa <_strtod_l+0x352>
 8007aae:	2a49      	cmp	r2, #73	@ 0x49
 8007ab0:	d025      	beq.n	8007afe <_strtod_l+0x356>
 8007ab2:	2a4e      	cmp	r2, #78	@ 0x4e
 8007ab4:	f47f aecc 	bne.w	8007850 <_strtod_l+0xa8>
 8007ab8:	499a      	ldr	r1, [pc, #616]	@ (8007d24 <_strtod_l+0x57c>)
 8007aba:	a819      	add	r0, sp, #100	@ 0x64
 8007abc:	f001 fbb4 	bl	8009228 <__match>
 8007ac0:	2800      	cmp	r0, #0
 8007ac2:	f43f aec5 	beq.w	8007850 <_strtod_l+0xa8>
 8007ac6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007ac8:	781b      	ldrb	r3, [r3, #0]
 8007aca:	2b28      	cmp	r3, #40	@ 0x28
 8007acc:	d12e      	bne.n	8007b2c <_strtod_l+0x384>
 8007ace:	4996      	ldr	r1, [pc, #600]	@ (8007d28 <_strtod_l+0x580>)
 8007ad0:	aa1c      	add	r2, sp, #112	@ 0x70
 8007ad2:	a819      	add	r0, sp, #100	@ 0x64
 8007ad4:	f001 fbbc 	bl	8009250 <__hexnan>
 8007ad8:	2805      	cmp	r0, #5
 8007ada:	d127      	bne.n	8007b2c <_strtod_l+0x384>
 8007adc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007ade:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007ae2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007ae6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007aea:	e696      	b.n	800781a <_strtod_l+0x72>
 8007aec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007aee:	fb08 2101 	mla	r1, r8, r1, r2
 8007af2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007af6:	9209      	str	r2, [sp, #36]	@ 0x24
 8007af8:	e7b5      	b.n	8007a66 <_strtod_l+0x2be>
 8007afa:	2a6e      	cmp	r2, #110	@ 0x6e
 8007afc:	e7da      	b.n	8007ab4 <_strtod_l+0x30c>
 8007afe:	498b      	ldr	r1, [pc, #556]	@ (8007d2c <_strtod_l+0x584>)
 8007b00:	a819      	add	r0, sp, #100	@ 0x64
 8007b02:	f001 fb91 	bl	8009228 <__match>
 8007b06:	2800      	cmp	r0, #0
 8007b08:	f43f aea2 	beq.w	8007850 <_strtod_l+0xa8>
 8007b0c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007b0e:	4988      	ldr	r1, [pc, #544]	@ (8007d30 <_strtod_l+0x588>)
 8007b10:	3b01      	subs	r3, #1
 8007b12:	a819      	add	r0, sp, #100	@ 0x64
 8007b14:	9319      	str	r3, [sp, #100]	@ 0x64
 8007b16:	f001 fb87 	bl	8009228 <__match>
 8007b1a:	b910      	cbnz	r0, 8007b22 <_strtod_l+0x37a>
 8007b1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007b1e:	3301      	adds	r3, #1
 8007b20:	9319      	str	r3, [sp, #100]	@ 0x64
 8007b22:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8007d40 <_strtod_l+0x598>
 8007b26:	f04f 0a00 	mov.w	sl, #0
 8007b2a:	e676      	b.n	800781a <_strtod_l+0x72>
 8007b2c:	4881      	ldr	r0, [pc, #516]	@ (8007d34 <_strtod_l+0x58c>)
 8007b2e:	f001 f8b7 	bl	8008ca0 <nan>
 8007b32:	ec5b ab10 	vmov	sl, fp, d0
 8007b36:	e670      	b.n	800781a <_strtod_l+0x72>
 8007b38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b3a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8007b3c:	eba8 0303 	sub.w	r3, r8, r3
 8007b40:	f1b9 0f00 	cmp.w	r9, #0
 8007b44:	bf08      	it	eq
 8007b46:	46a9      	moveq	r9, r5
 8007b48:	2d10      	cmp	r5, #16
 8007b4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b4c:	462c      	mov	r4, r5
 8007b4e:	bfa8      	it	ge
 8007b50:	2410      	movge	r4, #16
 8007b52:	f7f8 fcdf 	bl	8000514 <__aeabi_ui2d>
 8007b56:	2d09      	cmp	r5, #9
 8007b58:	4682      	mov	sl, r0
 8007b5a:	468b      	mov	fp, r1
 8007b5c:	dc13      	bgt.n	8007b86 <_strtod_l+0x3de>
 8007b5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	f43f ae5a 	beq.w	800781a <_strtod_l+0x72>
 8007b66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b68:	dd78      	ble.n	8007c5c <_strtod_l+0x4b4>
 8007b6a:	2b16      	cmp	r3, #22
 8007b6c:	dc5f      	bgt.n	8007c2e <_strtod_l+0x486>
 8007b6e:	4972      	ldr	r1, [pc, #456]	@ (8007d38 <_strtod_l+0x590>)
 8007b70:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007b74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b78:	4652      	mov	r2, sl
 8007b7a:	465b      	mov	r3, fp
 8007b7c:	f7f8 fd44 	bl	8000608 <__aeabi_dmul>
 8007b80:	4682      	mov	sl, r0
 8007b82:	468b      	mov	fp, r1
 8007b84:	e649      	b.n	800781a <_strtod_l+0x72>
 8007b86:	4b6c      	ldr	r3, [pc, #432]	@ (8007d38 <_strtod_l+0x590>)
 8007b88:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007b8c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007b90:	f7f8 fd3a 	bl	8000608 <__aeabi_dmul>
 8007b94:	4682      	mov	sl, r0
 8007b96:	4638      	mov	r0, r7
 8007b98:	468b      	mov	fp, r1
 8007b9a:	f7f8 fcbb 	bl	8000514 <__aeabi_ui2d>
 8007b9e:	4602      	mov	r2, r0
 8007ba0:	460b      	mov	r3, r1
 8007ba2:	4650      	mov	r0, sl
 8007ba4:	4659      	mov	r1, fp
 8007ba6:	f7f8 fb79 	bl	800029c <__adddf3>
 8007baa:	2d0f      	cmp	r5, #15
 8007bac:	4682      	mov	sl, r0
 8007bae:	468b      	mov	fp, r1
 8007bb0:	ddd5      	ble.n	8007b5e <_strtod_l+0x3b6>
 8007bb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bb4:	1b2c      	subs	r4, r5, r4
 8007bb6:	441c      	add	r4, r3
 8007bb8:	2c00      	cmp	r4, #0
 8007bba:	f340 8093 	ble.w	8007ce4 <_strtod_l+0x53c>
 8007bbe:	f014 030f 	ands.w	r3, r4, #15
 8007bc2:	d00a      	beq.n	8007bda <_strtod_l+0x432>
 8007bc4:	495c      	ldr	r1, [pc, #368]	@ (8007d38 <_strtod_l+0x590>)
 8007bc6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007bca:	4652      	mov	r2, sl
 8007bcc:	465b      	mov	r3, fp
 8007bce:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007bd2:	f7f8 fd19 	bl	8000608 <__aeabi_dmul>
 8007bd6:	4682      	mov	sl, r0
 8007bd8:	468b      	mov	fp, r1
 8007bda:	f034 040f 	bics.w	r4, r4, #15
 8007bde:	d073      	beq.n	8007cc8 <_strtod_l+0x520>
 8007be0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007be4:	dd49      	ble.n	8007c7a <_strtod_l+0x4d2>
 8007be6:	2400      	movs	r4, #0
 8007be8:	46a0      	mov	r8, r4
 8007bea:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007bec:	46a1      	mov	r9, r4
 8007bee:	9a05      	ldr	r2, [sp, #20]
 8007bf0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8007d40 <_strtod_l+0x598>
 8007bf4:	2322      	movs	r3, #34	@ 0x22
 8007bf6:	6013      	str	r3, [r2, #0]
 8007bf8:	f04f 0a00 	mov.w	sl, #0
 8007bfc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	f43f ae0b 	beq.w	800781a <_strtod_l+0x72>
 8007c04:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007c06:	9805      	ldr	r0, [sp, #20]
 8007c08:	f7ff f946 	bl	8006e98 <_Bfree>
 8007c0c:	9805      	ldr	r0, [sp, #20]
 8007c0e:	4649      	mov	r1, r9
 8007c10:	f7ff f942 	bl	8006e98 <_Bfree>
 8007c14:	9805      	ldr	r0, [sp, #20]
 8007c16:	4641      	mov	r1, r8
 8007c18:	f7ff f93e 	bl	8006e98 <_Bfree>
 8007c1c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007c1e:	9805      	ldr	r0, [sp, #20]
 8007c20:	f7ff f93a 	bl	8006e98 <_Bfree>
 8007c24:	9805      	ldr	r0, [sp, #20]
 8007c26:	4621      	mov	r1, r4
 8007c28:	f7ff f936 	bl	8006e98 <_Bfree>
 8007c2c:	e5f5      	b.n	800781a <_strtod_l+0x72>
 8007c2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c30:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007c34:	4293      	cmp	r3, r2
 8007c36:	dbbc      	blt.n	8007bb2 <_strtod_l+0x40a>
 8007c38:	4c3f      	ldr	r4, [pc, #252]	@ (8007d38 <_strtod_l+0x590>)
 8007c3a:	f1c5 050f 	rsb	r5, r5, #15
 8007c3e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007c42:	4652      	mov	r2, sl
 8007c44:	465b      	mov	r3, fp
 8007c46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c4a:	f7f8 fcdd 	bl	8000608 <__aeabi_dmul>
 8007c4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c50:	1b5d      	subs	r5, r3, r5
 8007c52:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007c56:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007c5a:	e78f      	b.n	8007b7c <_strtod_l+0x3d4>
 8007c5c:	3316      	adds	r3, #22
 8007c5e:	dba8      	blt.n	8007bb2 <_strtod_l+0x40a>
 8007c60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c62:	eba3 0808 	sub.w	r8, r3, r8
 8007c66:	4b34      	ldr	r3, [pc, #208]	@ (8007d38 <_strtod_l+0x590>)
 8007c68:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007c6c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007c70:	4650      	mov	r0, sl
 8007c72:	4659      	mov	r1, fp
 8007c74:	f7f8 fdf2 	bl	800085c <__aeabi_ddiv>
 8007c78:	e782      	b.n	8007b80 <_strtod_l+0x3d8>
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	4f2f      	ldr	r7, [pc, #188]	@ (8007d3c <_strtod_l+0x594>)
 8007c7e:	1124      	asrs	r4, r4, #4
 8007c80:	4650      	mov	r0, sl
 8007c82:	4659      	mov	r1, fp
 8007c84:	461e      	mov	r6, r3
 8007c86:	2c01      	cmp	r4, #1
 8007c88:	dc21      	bgt.n	8007cce <_strtod_l+0x526>
 8007c8a:	b10b      	cbz	r3, 8007c90 <_strtod_l+0x4e8>
 8007c8c:	4682      	mov	sl, r0
 8007c8e:	468b      	mov	fp, r1
 8007c90:	492a      	ldr	r1, [pc, #168]	@ (8007d3c <_strtod_l+0x594>)
 8007c92:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007c96:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007c9a:	4652      	mov	r2, sl
 8007c9c:	465b      	mov	r3, fp
 8007c9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ca2:	f7f8 fcb1 	bl	8000608 <__aeabi_dmul>
 8007ca6:	4b26      	ldr	r3, [pc, #152]	@ (8007d40 <_strtod_l+0x598>)
 8007ca8:	460a      	mov	r2, r1
 8007caa:	400b      	ands	r3, r1
 8007cac:	4925      	ldr	r1, [pc, #148]	@ (8007d44 <_strtod_l+0x59c>)
 8007cae:	428b      	cmp	r3, r1
 8007cb0:	4682      	mov	sl, r0
 8007cb2:	d898      	bhi.n	8007be6 <_strtod_l+0x43e>
 8007cb4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007cb8:	428b      	cmp	r3, r1
 8007cba:	bf86      	itte	hi
 8007cbc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8007d48 <_strtod_l+0x5a0>
 8007cc0:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8007cc4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007cc8:	2300      	movs	r3, #0
 8007cca:	9308      	str	r3, [sp, #32]
 8007ccc:	e076      	b.n	8007dbc <_strtod_l+0x614>
 8007cce:	07e2      	lsls	r2, r4, #31
 8007cd0:	d504      	bpl.n	8007cdc <_strtod_l+0x534>
 8007cd2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007cd6:	f7f8 fc97 	bl	8000608 <__aeabi_dmul>
 8007cda:	2301      	movs	r3, #1
 8007cdc:	3601      	adds	r6, #1
 8007cde:	1064      	asrs	r4, r4, #1
 8007ce0:	3708      	adds	r7, #8
 8007ce2:	e7d0      	b.n	8007c86 <_strtod_l+0x4de>
 8007ce4:	d0f0      	beq.n	8007cc8 <_strtod_l+0x520>
 8007ce6:	4264      	negs	r4, r4
 8007ce8:	f014 020f 	ands.w	r2, r4, #15
 8007cec:	d00a      	beq.n	8007d04 <_strtod_l+0x55c>
 8007cee:	4b12      	ldr	r3, [pc, #72]	@ (8007d38 <_strtod_l+0x590>)
 8007cf0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007cf4:	4650      	mov	r0, sl
 8007cf6:	4659      	mov	r1, fp
 8007cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cfc:	f7f8 fdae 	bl	800085c <__aeabi_ddiv>
 8007d00:	4682      	mov	sl, r0
 8007d02:	468b      	mov	fp, r1
 8007d04:	1124      	asrs	r4, r4, #4
 8007d06:	d0df      	beq.n	8007cc8 <_strtod_l+0x520>
 8007d08:	2c1f      	cmp	r4, #31
 8007d0a:	dd1f      	ble.n	8007d4c <_strtod_l+0x5a4>
 8007d0c:	2400      	movs	r4, #0
 8007d0e:	46a0      	mov	r8, r4
 8007d10:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007d12:	46a1      	mov	r9, r4
 8007d14:	9a05      	ldr	r2, [sp, #20]
 8007d16:	2322      	movs	r3, #34	@ 0x22
 8007d18:	f04f 0a00 	mov.w	sl, #0
 8007d1c:	f04f 0b00 	mov.w	fp, #0
 8007d20:	6013      	str	r3, [r2, #0]
 8007d22:	e76b      	b.n	8007bfc <_strtod_l+0x454>
 8007d24:	0800a30d 	.word	0x0800a30d
 8007d28:	0800a5d8 	.word	0x0800a5d8
 8007d2c:	0800a305 	.word	0x0800a305
 8007d30:	0800a33c 	.word	0x0800a33c
 8007d34:	0800a475 	.word	0x0800a475
 8007d38:	0800a510 	.word	0x0800a510
 8007d3c:	0800a4e8 	.word	0x0800a4e8
 8007d40:	7ff00000 	.word	0x7ff00000
 8007d44:	7ca00000 	.word	0x7ca00000
 8007d48:	7fefffff 	.word	0x7fefffff
 8007d4c:	f014 0310 	ands.w	r3, r4, #16
 8007d50:	bf18      	it	ne
 8007d52:	236a      	movne	r3, #106	@ 0x6a
 8007d54:	4ea9      	ldr	r6, [pc, #676]	@ (8007ffc <_strtod_l+0x854>)
 8007d56:	9308      	str	r3, [sp, #32]
 8007d58:	4650      	mov	r0, sl
 8007d5a:	4659      	mov	r1, fp
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	07e7      	lsls	r7, r4, #31
 8007d60:	d504      	bpl.n	8007d6c <_strtod_l+0x5c4>
 8007d62:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007d66:	f7f8 fc4f 	bl	8000608 <__aeabi_dmul>
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	1064      	asrs	r4, r4, #1
 8007d6e:	f106 0608 	add.w	r6, r6, #8
 8007d72:	d1f4      	bne.n	8007d5e <_strtod_l+0x5b6>
 8007d74:	b10b      	cbz	r3, 8007d7a <_strtod_l+0x5d2>
 8007d76:	4682      	mov	sl, r0
 8007d78:	468b      	mov	fp, r1
 8007d7a:	9b08      	ldr	r3, [sp, #32]
 8007d7c:	b1b3      	cbz	r3, 8007dac <_strtod_l+0x604>
 8007d7e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007d82:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	4659      	mov	r1, fp
 8007d8a:	dd0f      	ble.n	8007dac <_strtod_l+0x604>
 8007d8c:	2b1f      	cmp	r3, #31
 8007d8e:	dd56      	ble.n	8007e3e <_strtod_l+0x696>
 8007d90:	2b34      	cmp	r3, #52	@ 0x34
 8007d92:	bfde      	ittt	le
 8007d94:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8007d98:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007d9c:	4093      	lslle	r3, r2
 8007d9e:	f04f 0a00 	mov.w	sl, #0
 8007da2:	bfcc      	ite	gt
 8007da4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007da8:	ea03 0b01 	andle.w	fp, r3, r1
 8007dac:	2200      	movs	r2, #0
 8007dae:	2300      	movs	r3, #0
 8007db0:	4650      	mov	r0, sl
 8007db2:	4659      	mov	r1, fp
 8007db4:	f7f8 fe90 	bl	8000ad8 <__aeabi_dcmpeq>
 8007db8:	2800      	cmp	r0, #0
 8007dba:	d1a7      	bne.n	8007d0c <_strtod_l+0x564>
 8007dbc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007dbe:	9300      	str	r3, [sp, #0]
 8007dc0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007dc2:	9805      	ldr	r0, [sp, #20]
 8007dc4:	462b      	mov	r3, r5
 8007dc6:	464a      	mov	r2, r9
 8007dc8:	f7ff f8ce 	bl	8006f68 <__s2b>
 8007dcc:	900b      	str	r0, [sp, #44]	@ 0x2c
 8007dce:	2800      	cmp	r0, #0
 8007dd0:	f43f af09 	beq.w	8007be6 <_strtod_l+0x43e>
 8007dd4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007dd6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007dd8:	2a00      	cmp	r2, #0
 8007dda:	eba3 0308 	sub.w	r3, r3, r8
 8007dde:	bfa8      	it	ge
 8007de0:	2300      	movge	r3, #0
 8007de2:	9312      	str	r3, [sp, #72]	@ 0x48
 8007de4:	2400      	movs	r4, #0
 8007de6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007dea:	9316      	str	r3, [sp, #88]	@ 0x58
 8007dec:	46a0      	mov	r8, r4
 8007dee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007df0:	9805      	ldr	r0, [sp, #20]
 8007df2:	6859      	ldr	r1, [r3, #4]
 8007df4:	f7ff f810 	bl	8006e18 <_Balloc>
 8007df8:	4681      	mov	r9, r0
 8007dfa:	2800      	cmp	r0, #0
 8007dfc:	f43f aef7 	beq.w	8007bee <_strtod_l+0x446>
 8007e00:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e02:	691a      	ldr	r2, [r3, #16]
 8007e04:	3202      	adds	r2, #2
 8007e06:	f103 010c 	add.w	r1, r3, #12
 8007e0a:	0092      	lsls	r2, r2, #2
 8007e0c:	300c      	adds	r0, #12
 8007e0e:	f000 ff37 	bl	8008c80 <memcpy>
 8007e12:	ec4b ab10 	vmov	d0, sl, fp
 8007e16:	9805      	ldr	r0, [sp, #20]
 8007e18:	aa1c      	add	r2, sp, #112	@ 0x70
 8007e1a:	a91b      	add	r1, sp, #108	@ 0x6c
 8007e1c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007e20:	f7ff fbd6 	bl	80075d0 <__d2b>
 8007e24:	901a      	str	r0, [sp, #104]	@ 0x68
 8007e26:	2800      	cmp	r0, #0
 8007e28:	f43f aee1 	beq.w	8007bee <_strtod_l+0x446>
 8007e2c:	9805      	ldr	r0, [sp, #20]
 8007e2e:	2101      	movs	r1, #1
 8007e30:	f7ff f930 	bl	8007094 <__i2b>
 8007e34:	4680      	mov	r8, r0
 8007e36:	b948      	cbnz	r0, 8007e4c <_strtod_l+0x6a4>
 8007e38:	f04f 0800 	mov.w	r8, #0
 8007e3c:	e6d7      	b.n	8007bee <_strtod_l+0x446>
 8007e3e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007e42:	fa02 f303 	lsl.w	r3, r2, r3
 8007e46:	ea03 0a0a 	and.w	sl, r3, sl
 8007e4a:	e7af      	b.n	8007dac <_strtod_l+0x604>
 8007e4c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007e4e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007e50:	2d00      	cmp	r5, #0
 8007e52:	bfab      	itete	ge
 8007e54:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007e56:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007e58:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007e5a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007e5c:	bfac      	ite	ge
 8007e5e:	18ef      	addge	r7, r5, r3
 8007e60:	1b5e      	sublt	r6, r3, r5
 8007e62:	9b08      	ldr	r3, [sp, #32]
 8007e64:	1aed      	subs	r5, r5, r3
 8007e66:	4415      	add	r5, r2
 8007e68:	4b65      	ldr	r3, [pc, #404]	@ (8008000 <_strtod_l+0x858>)
 8007e6a:	3d01      	subs	r5, #1
 8007e6c:	429d      	cmp	r5, r3
 8007e6e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007e72:	da50      	bge.n	8007f16 <_strtod_l+0x76e>
 8007e74:	1b5b      	subs	r3, r3, r5
 8007e76:	2b1f      	cmp	r3, #31
 8007e78:	eba2 0203 	sub.w	r2, r2, r3
 8007e7c:	f04f 0101 	mov.w	r1, #1
 8007e80:	dc3d      	bgt.n	8007efe <_strtod_l+0x756>
 8007e82:	fa01 f303 	lsl.w	r3, r1, r3
 8007e86:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007e88:	2300      	movs	r3, #0
 8007e8a:	9310      	str	r3, [sp, #64]	@ 0x40
 8007e8c:	18bd      	adds	r5, r7, r2
 8007e8e:	9b08      	ldr	r3, [sp, #32]
 8007e90:	42af      	cmp	r7, r5
 8007e92:	4416      	add	r6, r2
 8007e94:	441e      	add	r6, r3
 8007e96:	463b      	mov	r3, r7
 8007e98:	bfa8      	it	ge
 8007e9a:	462b      	movge	r3, r5
 8007e9c:	42b3      	cmp	r3, r6
 8007e9e:	bfa8      	it	ge
 8007ea0:	4633      	movge	r3, r6
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	bfc2      	ittt	gt
 8007ea6:	1aed      	subgt	r5, r5, r3
 8007ea8:	1af6      	subgt	r6, r6, r3
 8007eaa:	1aff      	subgt	r7, r7, r3
 8007eac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	dd16      	ble.n	8007ee0 <_strtod_l+0x738>
 8007eb2:	4641      	mov	r1, r8
 8007eb4:	9805      	ldr	r0, [sp, #20]
 8007eb6:	461a      	mov	r2, r3
 8007eb8:	f7ff f9a4 	bl	8007204 <__pow5mult>
 8007ebc:	4680      	mov	r8, r0
 8007ebe:	2800      	cmp	r0, #0
 8007ec0:	d0ba      	beq.n	8007e38 <_strtod_l+0x690>
 8007ec2:	4601      	mov	r1, r0
 8007ec4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007ec6:	9805      	ldr	r0, [sp, #20]
 8007ec8:	f7ff f8fa 	bl	80070c0 <__multiply>
 8007ecc:	900a      	str	r0, [sp, #40]	@ 0x28
 8007ece:	2800      	cmp	r0, #0
 8007ed0:	f43f ae8d 	beq.w	8007bee <_strtod_l+0x446>
 8007ed4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007ed6:	9805      	ldr	r0, [sp, #20]
 8007ed8:	f7fe ffde 	bl	8006e98 <_Bfree>
 8007edc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ede:	931a      	str	r3, [sp, #104]	@ 0x68
 8007ee0:	2d00      	cmp	r5, #0
 8007ee2:	dc1d      	bgt.n	8007f20 <_strtod_l+0x778>
 8007ee4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	dd23      	ble.n	8007f32 <_strtod_l+0x78a>
 8007eea:	4649      	mov	r1, r9
 8007eec:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007eee:	9805      	ldr	r0, [sp, #20]
 8007ef0:	f7ff f988 	bl	8007204 <__pow5mult>
 8007ef4:	4681      	mov	r9, r0
 8007ef6:	b9e0      	cbnz	r0, 8007f32 <_strtod_l+0x78a>
 8007ef8:	f04f 0900 	mov.w	r9, #0
 8007efc:	e677      	b.n	8007bee <_strtod_l+0x446>
 8007efe:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007f02:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007f06:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007f0a:	35e2      	adds	r5, #226	@ 0xe2
 8007f0c:	fa01 f305 	lsl.w	r3, r1, r5
 8007f10:	9310      	str	r3, [sp, #64]	@ 0x40
 8007f12:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007f14:	e7ba      	b.n	8007e8c <_strtod_l+0x6e4>
 8007f16:	2300      	movs	r3, #0
 8007f18:	9310      	str	r3, [sp, #64]	@ 0x40
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007f1e:	e7b5      	b.n	8007e8c <_strtod_l+0x6e4>
 8007f20:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007f22:	9805      	ldr	r0, [sp, #20]
 8007f24:	462a      	mov	r2, r5
 8007f26:	f7ff f9c7 	bl	80072b8 <__lshift>
 8007f2a:	901a      	str	r0, [sp, #104]	@ 0x68
 8007f2c:	2800      	cmp	r0, #0
 8007f2e:	d1d9      	bne.n	8007ee4 <_strtod_l+0x73c>
 8007f30:	e65d      	b.n	8007bee <_strtod_l+0x446>
 8007f32:	2e00      	cmp	r6, #0
 8007f34:	dd07      	ble.n	8007f46 <_strtod_l+0x79e>
 8007f36:	4649      	mov	r1, r9
 8007f38:	9805      	ldr	r0, [sp, #20]
 8007f3a:	4632      	mov	r2, r6
 8007f3c:	f7ff f9bc 	bl	80072b8 <__lshift>
 8007f40:	4681      	mov	r9, r0
 8007f42:	2800      	cmp	r0, #0
 8007f44:	d0d8      	beq.n	8007ef8 <_strtod_l+0x750>
 8007f46:	2f00      	cmp	r7, #0
 8007f48:	dd08      	ble.n	8007f5c <_strtod_l+0x7b4>
 8007f4a:	4641      	mov	r1, r8
 8007f4c:	9805      	ldr	r0, [sp, #20]
 8007f4e:	463a      	mov	r2, r7
 8007f50:	f7ff f9b2 	bl	80072b8 <__lshift>
 8007f54:	4680      	mov	r8, r0
 8007f56:	2800      	cmp	r0, #0
 8007f58:	f43f ae49 	beq.w	8007bee <_strtod_l+0x446>
 8007f5c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007f5e:	9805      	ldr	r0, [sp, #20]
 8007f60:	464a      	mov	r2, r9
 8007f62:	f7ff fa31 	bl	80073c8 <__mdiff>
 8007f66:	4604      	mov	r4, r0
 8007f68:	2800      	cmp	r0, #0
 8007f6a:	f43f ae40 	beq.w	8007bee <_strtod_l+0x446>
 8007f6e:	68c3      	ldr	r3, [r0, #12]
 8007f70:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007f72:	2300      	movs	r3, #0
 8007f74:	60c3      	str	r3, [r0, #12]
 8007f76:	4641      	mov	r1, r8
 8007f78:	f7ff fa0a 	bl	8007390 <__mcmp>
 8007f7c:	2800      	cmp	r0, #0
 8007f7e:	da45      	bge.n	800800c <_strtod_l+0x864>
 8007f80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f82:	ea53 030a 	orrs.w	r3, r3, sl
 8007f86:	d16b      	bne.n	8008060 <_strtod_l+0x8b8>
 8007f88:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d167      	bne.n	8008060 <_strtod_l+0x8b8>
 8007f90:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007f94:	0d1b      	lsrs	r3, r3, #20
 8007f96:	051b      	lsls	r3, r3, #20
 8007f98:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007f9c:	d960      	bls.n	8008060 <_strtod_l+0x8b8>
 8007f9e:	6963      	ldr	r3, [r4, #20]
 8007fa0:	b913      	cbnz	r3, 8007fa8 <_strtod_l+0x800>
 8007fa2:	6923      	ldr	r3, [r4, #16]
 8007fa4:	2b01      	cmp	r3, #1
 8007fa6:	dd5b      	ble.n	8008060 <_strtod_l+0x8b8>
 8007fa8:	4621      	mov	r1, r4
 8007faa:	2201      	movs	r2, #1
 8007fac:	9805      	ldr	r0, [sp, #20]
 8007fae:	f7ff f983 	bl	80072b8 <__lshift>
 8007fb2:	4641      	mov	r1, r8
 8007fb4:	4604      	mov	r4, r0
 8007fb6:	f7ff f9eb 	bl	8007390 <__mcmp>
 8007fba:	2800      	cmp	r0, #0
 8007fbc:	dd50      	ble.n	8008060 <_strtod_l+0x8b8>
 8007fbe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007fc2:	9a08      	ldr	r2, [sp, #32]
 8007fc4:	0d1b      	lsrs	r3, r3, #20
 8007fc6:	051b      	lsls	r3, r3, #20
 8007fc8:	2a00      	cmp	r2, #0
 8007fca:	d06a      	beq.n	80080a2 <_strtod_l+0x8fa>
 8007fcc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007fd0:	d867      	bhi.n	80080a2 <_strtod_l+0x8fa>
 8007fd2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007fd6:	f67f ae9d 	bls.w	8007d14 <_strtod_l+0x56c>
 8007fda:	4b0a      	ldr	r3, [pc, #40]	@ (8008004 <_strtod_l+0x85c>)
 8007fdc:	4650      	mov	r0, sl
 8007fde:	4659      	mov	r1, fp
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	f7f8 fb11 	bl	8000608 <__aeabi_dmul>
 8007fe6:	4b08      	ldr	r3, [pc, #32]	@ (8008008 <_strtod_l+0x860>)
 8007fe8:	400b      	ands	r3, r1
 8007fea:	4682      	mov	sl, r0
 8007fec:	468b      	mov	fp, r1
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	f47f ae08 	bne.w	8007c04 <_strtod_l+0x45c>
 8007ff4:	9a05      	ldr	r2, [sp, #20]
 8007ff6:	2322      	movs	r3, #34	@ 0x22
 8007ff8:	6013      	str	r3, [r2, #0]
 8007ffa:	e603      	b.n	8007c04 <_strtod_l+0x45c>
 8007ffc:	0800a600 	.word	0x0800a600
 8008000:	fffffc02 	.word	0xfffffc02
 8008004:	39500000 	.word	0x39500000
 8008008:	7ff00000 	.word	0x7ff00000
 800800c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008010:	d165      	bne.n	80080de <_strtod_l+0x936>
 8008012:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008014:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008018:	b35a      	cbz	r2, 8008072 <_strtod_l+0x8ca>
 800801a:	4a9f      	ldr	r2, [pc, #636]	@ (8008298 <_strtod_l+0xaf0>)
 800801c:	4293      	cmp	r3, r2
 800801e:	d12b      	bne.n	8008078 <_strtod_l+0x8d0>
 8008020:	9b08      	ldr	r3, [sp, #32]
 8008022:	4651      	mov	r1, sl
 8008024:	b303      	cbz	r3, 8008068 <_strtod_l+0x8c0>
 8008026:	4b9d      	ldr	r3, [pc, #628]	@ (800829c <_strtod_l+0xaf4>)
 8008028:	465a      	mov	r2, fp
 800802a:	4013      	ands	r3, r2
 800802c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008030:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008034:	d81b      	bhi.n	800806e <_strtod_l+0x8c6>
 8008036:	0d1b      	lsrs	r3, r3, #20
 8008038:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800803c:	fa02 f303 	lsl.w	r3, r2, r3
 8008040:	4299      	cmp	r1, r3
 8008042:	d119      	bne.n	8008078 <_strtod_l+0x8d0>
 8008044:	4b96      	ldr	r3, [pc, #600]	@ (80082a0 <_strtod_l+0xaf8>)
 8008046:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008048:	429a      	cmp	r2, r3
 800804a:	d102      	bne.n	8008052 <_strtod_l+0x8aa>
 800804c:	3101      	adds	r1, #1
 800804e:	f43f adce 	beq.w	8007bee <_strtod_l+0x446>
 8008052:	4b92      	ldr	r3, [pc, #584]	@ (800829c <_strtod_l+0xaf4>)
 8008054:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008056:	401a      	ands	r2, r3
 8008058:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800805c:	f04f 0a00 	mov.w	sl, #0
 8008060:	9b08      	ldr	r3, [sp, #32]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d1b9      	bne.n	8007fda <_strtod_l+0x832>
 8008066:	e5cd      	b.n	8007c04 <_strtod_l+0x45c>
 8008068:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800806c:	e7e8      	b.n	8008040 <_strtod_l+0x898>
 800806e:	4613      	mov	r3, r2
 8008070:	e7e6      	b.n	8008040 <_strtod_l+0x898>
 8008072:	ea53 030a 	orrs.w	r3, r3, sl
 8008076:	d0a2      	beq.n	8007fbe <_strtod_l+0x816>
 8008078:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800807a:	b1db      	cbz	r3, 80080b4 <_strtod_l+0x90c>
 800807c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800807e:	4213      	tst	r3, r2
 8008080:	d0ee      	beq.n	8008060 <_strtod_l+0x8b8>
 8008082:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008084:	9a08      	ldr	r2, [sp, #32]
 8008086:	4650      	mov	r0, sl
 8008088:	4659      	mov	r1, fp
 800808a:	b1bb      	cbz	r3, 80080bc <_strtod_l+0x914>
 800808c:	f7ff fb6e 	bl	800776c <sulp>
 8008090:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008094:	ec53 2b10 	vmov	r2, r3, d0
 8008098:	f7f8 f900 	bl	800029c <__adddf3>
 800809c:	4682      	mov	sl, r0
 800809e:	468b      	mov	fp, r1
 80080a0:	e7de      	b.n	8008060 <_strtod_l+0x8b8>
 80080a2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80080a6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80080aa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80080ae:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80080b2:	e7d5      	b.n	8008060 <_strtod_l+0x8b8>
 80080b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80080b6:	ea13 0f0a 	tst.w	r3, sl
 80080ba:	e7e1      	b.n	8008080 <_strtod_l+0x8d8>
 80080bc:	f7ff fb56 	bl	800776c <sulp>
 80080c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80080c4:	ec53 2b10 	vmov	r2, r3, d0
 80080c8:	f7f8 f8e6 	bl	8000298 <__aeabi_dsub>
 80080cc:	2200      	movs	r2, #0
 80080ce:	2300      	movs	r3, #0
 80080d0:	4682      	mov	sl, r0
 80080d2:	468b      	mov	fp, r1
 80080d4:	f7f8 fd00 	bl	8000ad8 <__aeabi_dcmpeq>
 80080d8:	2800      	cmp	r0, #0
 80080da:	d0c1      	beq.n	8008060 <_strtod_l+0x8b8>
 80080dc:	e61a      	b.n	8007d14 <_strtod_l+0x56c>
 80080de:	4641      	mov	r1, r8
 80080e0:	4620      	mov	r0, r4
 80080e2:	f7ff facd 	bl	8007680 <__ratio>
 80080e6:	ec57 6b10 	vmov	r6, r7, d0
 80080ea:	2200      	movs	r2, #0
 80080ec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80080f0:	4630      	mov	r0, r6
 80080f2:	4639      	mov	r1, r7
 80080f4:	f7f8 fd04 	bl	8000b00 <__aeabi_dcmple>
 80080f8:	2800      	cmp	r0, #0
 80080fa:	d06f      	beq.n	80081dc <_strtod_l+0xa34>
 80080fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d17a      	bne.n	80081f8 <_strtod_l+0xa50>
 8008102:	f1ba 0f00 	cmp.w	sl, #0
 8008106:	d158      	bne.n	80081ba <_strtod_l+0xa12>
 8008108:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800810a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800810e:	2b00      	cmp	r3, #0
 8008110:	d15a      	bne.n	80081c8 <_strtod_l+0xa20>
 8008112:	4b64      	ldr	r3, [pc, #400]	@ (80082a4 <_strtod_l+0xafc>)
 8008114:	2200      	movs	r2, #0
 8008116:	4630      	mov	r0, r6
 8008118:	4639      	mov	r1, r7
 800811a:	f7f8 fce7 	bl	8000aec <__aeabi_dcmplt>
 800811e:	2800      	cmp	r0, #0
 8008120:	d159      	bne.n	80081d6 <_strtod_l+0xa2e>
 8008122:	4630      	mov	r0, r6
 8008124:	4639      	mov	r1, r7
 8008126:	4b60      	ldr	r3, [pc, #384]	@ (80082a8 <_strtod_l+0xb00>)
 8008128:	2200      	movs	r2, #0
 800812a:	f7f8 fa6d 	bl	8000608 <__aeabi_dmul>
 800812e:	4606      	mov	r6, r0
 8008130:	460f      	mov	r7, r1
 8008132:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008136:	9606      	str	r6, [sp, #24]
 8008138:	9307      	str	r3, [sp, #28]
 800813a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800813e:	4d57      	ldr	r5, [pc, #348]	@ (800829c <_strtod_l+0xaf4>)
 8008140:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008144:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008146:	401d      	ands	r5, r3
 8008148:	4b58      	ldr	r3, [pc, #352]	@ (80082ac <_strtod_l+0xb04>)
 800814a:	429d      	cmp	r5, r3
 800814c:	f040 80b2 	bne.w	80082b4 <_strtod_l+0xb0c>
 8008150:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008152:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008156:	ec4b ab10 	vmov	d0, sl, fp
 800815a:	f7ff f9c9 	bl	80074f0 <__ulp>
 800815e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008162:	ec51 0b10 	vmov	r0, r1, d0
 8008166:	f7f8 fa4f 	bl	8000608 <__aeabi_dmul>
 800816a:	4652      	mov	r2, sl
 800816c:	465b      	mov	r3, fp
 800816e:	f7f8 f895 	bl	800029c <__adddf3>
 8008172:	460b      	mov	r3, r1
 8008174:	4949      	ldr	r1, [pc, #292]	@ (800829c <_strtod_l+0xaf4>)
 8008176:	4a4e      	ldr	r2, [pc, #312]	@ (80082b0 <_strtod_l+0xb08>)
 8008178:	4019      	ands	r1, r3
 800817a:	4291      	cmp	r1, r2
 800817c:	4682      	mov	sl, r0
 800817e:	d942      	bls.n	8008206 <_strtod_l+0xa5e>
 8008180:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008182:	4b47      	ldr	r3, [pc, #284]	@ (80082a0 <_strtod_l+0xaf8>)
 8008184:	429a      	cmp	r2, r3
 8008186:	d103      	bne.n	8008190 <_strtod_l+0x9e8>
 8008188:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800818a:	3301      	adds	r3, #1
 800818c:	f43f ad2f 	beq.w	8007bee <_strtod_l+0x446>
 8008190:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80082a0 <_strtod_l+0xaf8>
 8008194:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8008198:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800819a:	9805      	ldr	r0, [sp, #20]
 800819c:	f7fe fe7c 	bl	8006e98 <_Bfree>
 80081a0:	9805      	ldr	r0, [sp, #20]
 80081a2:	4649      	mov	r1, r9
 80081a4:	f7fe fe78 	bl	8006e98 <_Bfree>
 80081a8:	9805      	ldr	r0, [sp, #20]
 80081aa:	4641      	mov	r1, r8
 80081ac:	f7fe fe74 	bl	8006e98 <_Bfree>
 80081b0:	9805      	ldr	r0, [sp, #20]
 80081b2:	4621      	mov	r1, r4
 80081b4:	f7fe fe70 	bl	8006e98 <_Bfree>
 80081b8:	e619      	b.n	8007dee <_strtod_l+0x646>
 80081ba:	f1ba 0f01 	cmp.w	sl, #1
 80081be:	d103      	bne.n	80081c8 <_strtod_l+0xa20>
 80081c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	f43f ada6 	beq.w	8007d14 <_strtod_l+0x56c>
 80081c8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008278 <_strtod_l+0xad0>
 80081cc:	4f35      	ldr	r7, [pc, #212]	@ (80082a4 <_strtod_l+0xafc>)
 80081ce:	ed8d 7b06 	vstr	d7, [sp, #24]
 80081d2:	2600      	movs	r6, #0
 80081d4:	e7b1      	b.n	800813a <_strtod_l+0x992>
 80081d6:	4f34      	ldr	r7, [pc, #208]	@ (80082a8 <_strtod_l+0xb00>)
 80081d8:	2600      	movs	r6, #0
 80081da:	e7aa      	b.n	8008132 <_strtod_l+0x98a>
 80081dc:	4b32      	ldr	r3, [pc, #200]	@ (80082a8 <_strtod_l+0xb00>)
 80081de:	4630      	mov	r0, r6
 80081e0:	4639      	mov	r1, r7
 80081e2:	2200      	movs	r2, #0
 80081e4:	f7f8 fa10 	bl	8000608 <__aeabi_dmul>
 80081e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80081ea:	4606      	mov	r6, r0
 80081ec:	460f      	mov	r7, r1
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d09f      	beq.n	8008132 <_strtod_l+0x98a>
 80081f2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80081f6:	e7a0      	b.n	800813a <_strtod_l+0x992>
 80081f8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008280 <_strtod_l+0xad8>
 80081fc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008200:	ec57 6b17 	vmov	r6, r7, d7
 8008204:	e799      	b.n	800813a <_strtod_l+0x992>
 8008206:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800820a:	9b08      	ldr	r3, [sp, #32]
 800820c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008210:	2b00      	cmp	r3, #0
 8008212:	d1c1      	bne.n	8008198 <_strtod_l+0x9f0>
 8008214:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008218:	0d1b      	lsrs	r3, r3, #20
 800821a:	051b      	lsls	r3, r3, #20
 800821c:	429d      	cmp	r5, r3
 800821e:	d1bb      	bne.n	8008198 <_strtod_l+0x9f0>
 8008220:	4630      	mov	r0, r6
 8008222:	4639      	mov	r1, r7
 8008224:	f7f8 fd50 	bl	8000cc8 <__aeabi_d2lz>
 8008228:	f7f8 f9c0 	bl	80005ac <__aeabi_l2d>
 800822c:	4602      	mov	r2, r0
 800822e:	460b      	mov	r3, r1
 8008230:	4630      	mov	r0, r6
 8008232:	4639      	mov	r1, r7
 8008234:	f7f8 f830 	bl	8000298 <__aeabi_dsub>
 8008238:	460b      	mov	r3, r1
 800823a:	4602      	mov	r2, r0
 800823c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008240:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008244:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008246:	ea46 060a 	orr.w	r6, r6, sl
 800824a:	431e      	orrs	r6, r3
 800824c:	d06f      	beq.n	800832e <_strtod_l+0xb86>
 800824e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008288 <_strtod_l+0xae0>)
 8008250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008254:	f7f8 fc4a 	bl	8000aec <__aeabi_dcmplt>
 8008258:	2800      	cmp	r0, #0
 800825a:	f47f acd3 	bne.w	8007c04 <_strtod_l+0x45c>
 800825e:	a30c      	add	r3, pc, #48	@ (adr r3, 8008290 <_strtod_l+0xae8>)
 8008260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008264:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008268:	f7f8 fc5e 	bl	8000b28 <__aeabi_dcmpgt>
 800826c:	2800      	cmp	r0, #0
 800826e:	d093      	beq.n	8008198 <_strtod_l+0x9f0>
 8008270:	e4c8      	b.n	8007c04 <_strtod_l+0x45c>
 8008272:	bf00      	nop
 8008274:	f3af 8000 	nop.w
 8008278:	00000000 	.word	0x00000000
 800827c:	bff00000 	.word	0xbff00000
 8008280:	00000000 	.word	0x00000000
 8008284:	3ff00000 	.word	0x3ff00000
 8008288:	94a03595 	.word	0x94a03595
 800828c:	3fdfffff 	.word	0x3fdfffff
 8008290:	35afe535 	.word	0x35afe535
 8008294:	3fe00000 	.word	0x3fe00000
 8008298:	000fffff 	.word	0x000fffff
 800829c:	7ff00000 	.word	0x7ff00000
 80082a0:	7fefffff 	.word	0x7fefffff
 80082a4:	3ff00000 	.word	0x3ff00000
 80082a8:	3fe00000 	.word	0x3fe00000
 80082ac:	7fe00000 	.word	0x7fe00000
 80082b0:	7c9fffff 	.word	0x7c9fffff
 80082b4:	9b08      	ldr	r3, [sp, #32]
 80082b6:	b323      	cbz	r3, 8008302 <_strtod_l+0xb5a>
 80082b8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80082bc:	d821      	bhi.n	8008302 <_strtod_l+0xb5a>
 80082be:	a328      	add	r3, pc, #160	@ (adr r3, 8008360 <_strtod_l+0xbb8>)
 80082c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082c4:	4630      	mov	r0, r6
 80082c6:	4639      	mov	r1, r7
 80082c8:	f7f8 fc1a 	bl	8000b00 <__aeabi_dcmple>
 80082cc:	b1a0      	cbz	r0, 80082f8 <_strtod_l+0xb50>
 80082ce:	4639      	mov	r1, r7
 80082d0:	4630      	mov	r0, r6
 80082d2:	f7f8 fc71 	bl	8000bb8 <__aeabi_d2uiz>
 80082d6:	2801      	cmp	r0, #1
 80082d8:	bf38      	it	cc
 80082da:	2001      	movcc	r0, #1
 80082dc:	f7f8 f91a 	bl	8000514 <__aeabi_ui2d>
 80082e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80082e2:	4606      	mov	r6, r0
 80082e4:	460f      	mov	r7, r1
 80082e6:	b9fb      	cbnz	r3, 8008328 <_strtod_l+0xb80>
 80082e8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80082ec:	9014      	str	r0, [sp, #80]	@ 0x50
 80082ee:	9315      	str	r3, [sp, #84]	@ 0x54
 80082f0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80082f4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80082f8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80082fa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80082fe:	1b5b      	subs	r3, r3, r5
 8008300:	9311      	str	r3, [sp, #68]	@ 0x44
 8008302:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008306:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800830a:	f7ff f8f1 	bl	80074f0 <__ulp>
 800830e:	4650      	mov	r0, sl
 8008310:	ec53 2b10 	vmov	r2, r3, d0
 8008314:	4659      	mov	r1, fp
 8008316:	f7f8 f977 	bl	8000608 <__aeabi_dmul>
 800831a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800831e:	f7f7 ffbd 	bl	800029c <__adddf3>
 8008322:	4682      	mov	sl, r0
 8008324:	468b      	mov	fp, r1
 8008326:	e770      	b.n	800820a <_strtod_l+0xa62>
 8008328:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800832c:	e7e0      	b.n	80082f0 <_strtod_l+0xb48>
 800832e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008368 <_strtod_l+0xbc0>)
 8008330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008334:	f7f8 fbda 	bl	8000aec <__aeabi_dcmplt>
 8008338:	e798      	b.n	800826c <_strtod_l+0xac4>
 800833a:	2300      	movs	r3, #0
 800833c:	930e      	str	r3, [sp, #56]	@ 0x38
 800833e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008340:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008342:	6013      	str	r3, [r2, #0]
 8008344:	f7ff ba6d 	b.w	8007822 <_strtod_l+0x7a>
 8008348:	2a65      	cmp	r2, #101	@ 0x65
 800834a:	f43f ab68 	beq.w	8007a1e <_strtod_l+0x276>
 800834e:	2a45      	cmp	r2, #69	@ 0x45
 8008350:	f43f ab65 	beq.w	8007a1e <_strtod_l+0x276>
 8008354:	2301      	movs	r3, #1
 8008356:	f7ff bba0 	b.w	8007a9a <_strtod_l+0x2f2>
 800835a:	bf00      	nop
 800835c:	f3af 8000 	nop.w
 8008360:	ffc00000 	.word	0xffc00000
 8008364:	41dfffff 	.word	0x41dfffff
 8008368:	94a03595 	.word	0x94a03595
 800836c:	3fcfffff 	.word	0x3fcfffff

08008370 <_strtod_r>:
 8008370:	4b01      	ldr	r3, [pc, #4]	@ (8008378 <_strtod_r+0x8>)
 8008372:	f7ff ba19 	b.w	80077a8 <_strtod_l>
 8008376:	bf00      	nop
 8008378:	20000068 	.word	0x20000068

0800837c <_strtol_l.isra.0>:
 800837c:	2b24      	cmp	r3, #36	@ 0x24
 800837e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008382:	4686      	mov	lr, r0
 8008384:	4690      	mov	r8, r2
 8008386:	d801      	bhi.n	800838c <_strtol_l.isra.0+0x10>
 8008388:	2b01      	cmp	r3, #1
 800838a:	d106      	bne.n	800839a <_strtol_l.isra.0+0x1e>
 800838c:	f7fd fdb6 	bl	8005efc <__errno>
 8008390:	2316      	movs	r3, #22
 8008392:	6003      	str	r3, [r0, #0]
 8008394:	2000      	movs	r0, #0
 8008396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800839a:	4834      	ldr	r0, [pc, #208]	@ (800846c <_strtol_l.isra.0+0xf0>)
 800839c:	460d      	mov	r5, r1
 800839e:	462a      	mov	r2, r5
 80083a0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80083a4:	5d06      	ldrb	r6, [r0, r4]
 80083a6:	f016 0608 	ands.w	r6, r6, #8
 80083aa:	d1f8      	bne.n	800839e <_strtol_l.isra.0+0x22>
 80083ac:	2c2d      	cmp	r4, #45	@ 0x2d
 80083ae:	d110      	bne.n	80083d2 <_strtol_l.isra.0+0x56>
 80083b0:	782c      	ldrb	r4, [r5, #0]
 80083b2:	2601      	movs	r6, #1
 80083b4:	1c95      	adds	r5, r2, #2
 80083b6:	f033 0210 	bics.w	r2, r3, #16
 80083ba:	d115      	bne.n	80083e8 <_strtol_l.isra.0+0x6c>
 80083bc:	2c30      	cmp	r4, #48	@ 0x30
 80083be:	d10d      	bne.n	80083dc <_strtol_l.isra.0+0x60>
 80083c0:	782a      	ldrb	r2, [r5, #0]
 80083c2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80083c6:	2a58      	cmp	r2, #88	@ 0x58
 80083c8:	d108      	bne.n	80083dc <_strtol_l.isra.0+0x60>
 80083ca:	786c      	ldrb	r4, [r5, #1]
 80083cc:	3502      	adds	r5, #2
 80083ce:	2310      	movs	r3, #16
 80083d0:	e00a      	b.n	80083e8 <_strtol_l.isra.0+0x6c>
 80083d2:	2c2b      	cmp	r4, #43	@ 0x2b
 80083d4:	bf04      	itt	eq
 80083d6:	782c      	ldrbeq	r4, [r5, #0]
 80083d8:	1c95      	addeq	r5, r2, #2
 80083da:	e7ec      	b.n	80083b6 <_strtol_l.isra.0+0x3a>
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d1f6      	bne.n	80083ce <_strtol_l.isra.0+0x52>
 80083e0:	2c30      	cmp	r4, #48	@ 0x30
 80083e2:	bf14      	ite	ne
 80083e4:	230a      	movne	r3, #10
 80083e6:	2308      	moveq	r3, #8
 80083e8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80083ec:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 80083f0:	2200      	movs	r2, #0
 80083f2:	fbbc f9f3 	udiv	r9, ip, r3
 80083f6:	4610      	mov	r0, r2
 80083f8:	fb03 ca19 	mls	sl, r3, r9, ip
 80083fc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008400:	2f09      	cmp	r7, #9
 8008402:	d80f      	bhi.n	8008424 <_strtol_l.isra.0+0xa8>
 8008404:	463c      	mov	r4, r7
 8008406:	42a3      	cmp	r3, r4
 8008408:	dd1b      	ble.n	8008442 <_strtol_l.isra.0+0xc6>
 800840a:	1c57      	adds	r7, r2, #1
 800840c:	d007      	beq.n	800841e <_strtol_l.isra.0+0xa2>
 800840e:	4581      	cmp	r9, r0
 8008410:	d314      	bcc.n	800843c <_strtol_l.isra.0+0xc0>
 8008412:	d101      	bne.n	8008418 <_strtol_l.isra.0+0x9c>
 8008414:	45a2      	cmp	sl, r4
 8008416:	db11      	blt.n	800843c <_strtol_l.isra.0+0xc0>
 8008418:	fb00 4003 	mla	r0, r0, r3, r4
 800841c:	2201      	movs	r2, #1
 800841e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008422:	e7eb      	b.n	80083fc <_strtol_l.isra.0+0x80>
 8008424:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008428:	2f19      	cmp	r7, #25
 800842a:	d801      	bhi.n	8008430 <_strtol_l.isra.0+0xb4>
 800842c:	3c37      	subs	r4, #55	@ 0x37
 800842e:	e7ea      	b.n	8008406 <_strtol_l.isra.0+0x8a>
 8008430:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008434:	2f19      	cmp	r7, #25
 8008436:	d804      	bhi.n	8008442 <_strtol_l.isra.0+0xc6>
 8008438:	3c57      	subs	r4, #87	@ 0x57
 800843a:	e7e4      	b.n	8008406 <_strtol_l.isra.0+0x8a>
 800843c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008440:	e7ed      	b.n	800841e <_strtol_l.isra.0+0xa2>
 8008442:	1c53      	adds	r3, r2, #1
 8008444:	d108      	bne.n	8008458 <_strtol_l.isra.0+0xdc>
 8008446:	2322      	movs	r3, #34	@ 0x22
 8008448:	f8ce 3000 	str.w	r3, [lr]
 800844c:	4660      	mov	r0, ip
 800844e:	f1b8 0f00 	cmp.w	r8, #0
 8008452:	d0a0      	beq.n	8008396 <_strtol_l.isra.0+0x1a>
 8008454:	1e69      	subs	r1, r5, #1
 8008456:	e006      	b.n	8008466 <_strtol_l.isra.0+0xea>
 8008458:	b106      	cbz	r6, 800845c <_strtol_l.isra.0+0xe0>
 800845a:	4240      	negs	r0, r0
 800845c:	f1b8 0f00 	cmp.w	r8, #0
 8008460:	d099      	beq.n	8008396 <_strtol_l.isra.0+0x1a>
 8008462:	2a00      	cmp	r2, #0
 8008464:	d1f6      	bne.n	8008454 <_strtol_l.isra.0+0xd8>
 8008466:	f8c8 1000 	str.w	r1, [r8]
 800846a:	e794      	b.n	8008396 <_strtol_l.isra.0+0x1a>
 800846c:	0800a629 	.word	0x0800a629

08008470 <_strtol_r>:
 8008470:	f7ff bf84 	b.w	800837c <_strtol_l.isra.0>

08008474 <__ssputs_r>:
 8008474:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008478:	688e      	ldr	r6, [r1, #8]
 800847a:	461f      	mov	r7, r3
 800847c:	42be      	cmp	r6, r7
 800847e:	680b      	ldr	r3, [r1, #0]
 8008480:	4682      	mov	sl, r0
 8008482:	460c      	mov	r4, r1
 8008484:	4690      	mov	r8, r2
 8008486:	d82d      	bhi.n	80084e4 <__ssputs_r+0x70>
 8008488:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800848c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008490:	d026      	beq.n	80084e0 <__ssputs_r+0x6c>
 8008492:	6965      	ldr	r5, [r4, #20]
 8008494:	6909      	ldr	r1, [r1, #16]
 8008496:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800849a:	eba3 0901 	sub.w	r9, r3, r1
 800849e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80084a2:	1c7b      	adds	r3, r7, #1
 80084a4:	444b      	add	r3, r9
 80084a6:	106d      	asrs	r5, r5, #1
 80084a8:	429d      	cmp	r5, r3
 80084aa:	bf38      	it	cc
 80084ac:	461d      	movcc	r5, r3
 80084ae:	0553      	lsls	r3, r2, #21
 80084b0:	d527      	bpl.n	8008502 <__ssputs_r+0x8e>
 80084b2:	4629      	mov	r1, r5
 80084b4:	f7fe fc24 	bl	8006d00 <_malloc_r>
 80084b8:	4606      	mov	r6, r0
 80084ba:	b360      	cbz	r0, 8008516 <__ssputs_r+0xa2>
 80084bc:	6921      	ldr	r1, [r4, #16]
 80084be:	464a      	mov	r2, r9
 80084c0:	f000 fbde 	bl	8008c80 <memcpy>
 80084c4:	89a3      	ldrh	r3, [r4, #12]
 80084c6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80084ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084ce:	81a3      	strh	r3, [r4, #12]
 80084d0:	6126      	str	r6, [r4, #16]
 80084d2:	6165      	str	r5, [r4, #20]
 80084d4:	444e      	add	r6, r9
 80084d6:	eba5 0509 	sub.w	r5, r5, r9
 80084da:	6026      	str	r6, [r4, #0]
 80084dc:	60a5      	str	r5, [r4, #8]
 80084de:	463e      	mov	r6, r7
 80084e0:	42be      	cmp	r6, r7
 80084e2:	d900      	bls.n	80084e6 <__ssputs_r+0x72>
 80084e4:	463e      	mov	r6, r7
 80084e6:	6820      	ldr	r0, [r4, #0]
 80084e8:	4632      	mov	r2, r6
 80084ea:	4641      	mov	r1, r8
 80084ec:	f000 fb6a 	bl	8008bc4 <memmove>
 80084f0:	68a3      	ldr	r3, [r4, #8]
 80084f2:	1b9b      	subs	r3, r3, r6
 80084f4:	60a3      	str	r3, [r4, #8]
 80084f6:	6823      	ldr	r3, [r4, #0]
 80084f8:	4433      	add	r3, r6
 80084fa:	6023      	str	r3, [r4, #0]
 80084fc:	2000      	movs	r0, #0
 80084fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008502:	462a      	mov	r2, r5
 8008504:	f000 ff51 	bl	80093aa <_realloc_r>
 8008508:	4606      	mov	r6, r0
 800850a:	2800      	cmp	r0, #0
 800850c:	d1e0      	bne.n	80084d0 <__ssputs_r+0x5c>
 800850e:	6921      	ldr	r1, [r4, #16]
 8008510:	4650      	mov	r0, sl
 8008512:	f7fe fb81 	bl	8006c18 <_free_r>
 8008516:	230c      	movs	r3, #12
 8008518:	f8ca 3000 	str.w	r3, [sl]
 800851c:	89a3      	ldrh	r3, [r4, #12]
 800851e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008522:	81a3      	strh	r3, [r4, #12]
 8008524:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008528:	e7e9      	b.n	80084fe <__ssputs_r+0x8a>
	...

0800852c <_svfiprintf_r>:
 800852c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008530:	4698      	mov	r8, r3
 8008532:	898b      	ldrh	r3, [r1, #12]
 8008534:	061b      	lsls	r3, r3, #24
 8008536:	b09d      	sub	sp, #116	@ 0x74
 8008538:	4607      	mov	r7, r0
 800853a:	460d      	mov	r5, r1
 800853c:	4614      	mov	r4, r2
 800853e:	d510      	bpl.n	8008562 <_svfiprintf_r+0x36>
 8008540:	690b      	ldr	r3, [r1, #16]
 8008542:	b973      	cbnz	r3, 8008562 <_svfiprintf_r+0x36>
 8008544:	2140      	movs	r1, #64	@ 0x40
 8008546:	f7fe fbdb 	bl	8006d00 <_malloc_r>
 800854a:	6028      	str	r0, [r5, #0]
 800854c:	6128      	str	r0, [r5, #16]
 800854e:	b930      	cbnz	r0, 800855e <_svfiprintf_r+0x32>
 8008550:	230c      	movs	r3, #12
 8008552:	603b      	str	r3, [r7, #0]
 8008554:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008558:	b01d      	add	sp, #116	@ 0x74
 800855a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800855e:	2340      	movs	r3, #64	@ 0x40
 8008560:	616b      	str	r3, [r5, #20]
 8008562:	2300      	movs	r3, #0
 8008564:	9309      	str	r3, [sp, #36]	@ 0x24
 8008566:	2320      	movs	r3, #32
 8008568:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800856c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008570:	2330      	movs	r3, #48	@ 0x30
 8008572:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008710 <_svfiprintf_r+0x1e4>
 8008576:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800857a:	f04f 0901 	mov.w	r9, #1
 800857e:	4623      	mov	r3, r4
 8008580:	469a      	mov	sl, r3
 8008582:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008586:	b10a      	cbz	r2, 800858c <_svfiprintf_r+0x60>
 8008588:	2a25      	cmp	r2, #37	@ 0x25
 800858a:	d1f9      	bne.n	8008580 <_svfiprintf_r+0x54>
 800858c:	ebba 0b04 	subs.w	fp, sl, r4
 8008590:	d00b      	beq.n	80085aa <_svfiprintf_r+0x7e>
 8008592:	465b      	mov	r3, fp
 8008594:	4622      	mov	r2, r4
 8008596:	4629      	mov	r1, r5
 8008598:	4638      	mov	r0, r7
 800859a:	f7ff ff6b 	bl	8008474 <__ssputs_r>
 800859e:	3001      	adds	r0, #1
 80085a0:	f000 80a7 	beq.w	80086f2 <_svfiprintf_r+0x1c6>
 80085a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80085a6:	445a      	add	r2, fp
 80085a8:	9209      	str	r2, [sp, #36]	@ 0x24
 80085aa:	f89a 3000 	ldrb.w	r3, [sl]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	f000 809f 	beq.w	80086f2 <_svfiprintf_r+0x1c6>
 80085b4:	2300      	movs	r3, #0
 80085b6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80085ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085be:	f10a 0a01 	add.w	sl, sl, #1
 80085c2:	9304      	str	r3, [sp, #16]
 80085c4:	9307      	str	r3, [sp, #28]
 80085c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80085ca:	931a      	str	r3, [sp, #104]	@ 0x68
 80085cc:	4654      	mov	r4, sl
 80085ce:	2205      	movs	r2, #5
 80085d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085d4:	484e      	ldr	r0, [pc, #312]	@ (8008710 <_svfiprintf_r+0x1e4>)
 80085d6:	f7f7 fe03 	bl	80001e0 <memchr>
 80085da:	9a04      	ldr	r2, [sp, #16]
 80085dc:	b9d8      	cbnz	r0, 8008616 <_svfiprintf_r+0xea>
 80085de:	06d0      	lsls	r0, r2, #27
 80085e0:	bf44      	itt	mi
 80085e2:	2320      	movmi	r3, #32
 80085e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80085e8:	0711      	lsls	r1, r2, #28
 80085ea:	bf44      	itt	mi
 80085ec:	232b      	movmi	r3, #43	@ 0x2b
 80085ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80085f2:	f89a 3000 	ldrb.w	r3, [sl]
 80085f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80085f8:	d015      	beq.n	8008626 <_svfiprintf_r+0xfa>
 80085fa:	9a07      	ldr	r2, [sp, #28]
 80085fc:	4654      	mov	r4, sl
 80085fe:	2000      	movs	r0, #0
 8008600:	f04f 0c0a 	mov.w	ip, #10
 8008604:	4621      	mov	r1, r4
 8008606:	f811 3b01 	ldrb.w	r3, [r1], #1
 800860a:	3b30      	subs	r3, #48	@ 0x30
 800860c:	2b09      	cmp	r3, #9
 800860e:	d94b      	bls.n	80086a8 <_svfiprintf_r+0x17c>
 8008610:	b1b0      	cbz	r0, 8008640 <_svfiprintf_r+0x114>
 8008612:	9207      	str	r2, [sp, #28]
 8008614:	e014      	b.n	8008640 <_svfiprintf_r+0x114>
 8008616:	eba0 0308 	sub.w	r3, r0, r8
 800861a:	fa09 f303 	lsl.w	r3, r9, r3
 800861e:	4313      	orrs	r3, r2
 8008620:	9304      	str	r3, [sp, #16]
 8008622:	46a2      	mov	sl, r4
 8008624:	e7d2      	b.n	80085cc <_svfiprintf_r+0xa0>
 8008626:	9b03      	ldr	r3, [sp, #12]
 8008628:	1d19      	adds	r1, r3, #4
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	9103      	str	r1, [sp, #12]
 800862e:	2b00      	cmp	r3, #0
 8008630:	bfbb      	ittet	lt
 8008632:	425b      	neglt	r3, r3
 8008634:	f042 0202 	orrlt.w	r2, r2, #2
 8008638:	9307      	strge	r3, [sp, #28]
 800863a:	9307      	strlt	r3, [sp, #28]
 800863c:	bfb8      	it	lt
 800863e:	9204      	strlt	r2, [sp, #16]
 8008640:	7823      	ldrb	r3, [r4, #0]
 8008642:	2b2e      	cmp	r3, #46	@ 0x2e
 8008644:	d10a      	bne.n	800865c <_svfiprintf_r+0x130>
 8008646:	7863      	ldrb	r3, [r4, #1]
 8008648:	2b2a      	cmp	r3, #42	@ 0x2a
 800864a:	d132      	bne.n	80086b2 <_svfiprintf_r+0x186>
 800864c:	9b03      	ldr	r3, [sp, #12]
 800864e:	1d1a      	adds	r2, r3, #4
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	9203      	str	r2, [sp, #12]
 8008654:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008658:	3402      	adds	r4, #2
 800865a:	9305      	str	r3, [sp, #20]
 800865c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008720 <_svfiprintf_r+0x1f4>
 8008660:	7821      	ldrb	r1, [r4, #0]
 8008662:	2203      	movs	r2, #3
 8008664:	4650      	mov	r0, sl
 8008666:	f7f7 fdbb 	bl	80001e0 <memchr>
 800866a:	b138      	cbz	r0, 800867c <_svfiprintf_r+0x150>
 800866c:	9b04      	ldr	r3, [sp, #16]
 800866e:	eba0 000a 	sub.w	r0, r0, sl
 8008672:	2240      	movs	r2, #64	@ 0x40
 8008674:	4082      	lsls	r2, r0
 8008676:	4313      	orrs	r3, r2
 8008678:	3401      	adds	r4, #1
 800867a:	9304      	str	r3, [sp, #16]
 800867c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008680:	4824      	ldr	r0, [pc, #144]	@ (8008714 <_svfiprintf_r+0x1e8>)
 8008682:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008686:	2206      	movs	r2, #6
 8008688:	f7f7 fdaa 	bl	80001e0 <memchr>
 800868c:	2800      	cmp	r0, #0
 800868e:	d036      	beq.n	80086fe <_svfiprintf_r+0x1d2>
 8008690:	4b21      	ldr	r3, [pc, #132]	@ (8008718 <_svfiprintf_r+0x1ec>)
 8008692:	bb1b      	cbnz	r3, 80086dc <_svfiprintf_r+0x1b0>
 8008694:	9b03      	ldr	r3, [sp, #12]
 8008696:	3307      	adds	r3, #7
 8008698:	f023 0307 	bic.w	r3, r3, #7
 800869c:	3308      	adds	r3, #8
 800869e:	9303      	str	r3, [sp, #12]
 80086a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086a2:	4433      	add	r3, r6
 80086a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80086a6:	e76a      	b.n	800857e <_svfiprintf_r+0x52>
 80086a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80086ac:	460c      	mov	r4, r1
 80086ae:	2001      	movs	r0, #1
 80086b0:	e7a8      	b.n	8008604 <_svfiprintf_r+0xd8>
 80086b2:	2300      	movs	r3, #0
 80086b4:	3401      	adds	r4, #1
 80086b6:	9305      	str	r3, [sp, #20]
 80086b8:	4619      	mov	r1, r3
 80086ba:	f04f 0c0a 	mov.w	ip, #10
 80086be:	4620      	mov	r0, r4
 80086c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086c4:	3a30      	subs	r2, #48	@ 0x30
 80086c6:	2a09      	cmp	r2, #9
 80086c8:	d903      	bls.n	80086d2 <_svfiprintf_r+0x1a6>
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d0c6      	beq.n	800865c <_svfiprintf_r+0x130>
 80086ce:	9105      	str	r1, [sp, #20]
 80086d0:	e7c4      	b.n	800865c <_svfiprintf_r+0x130>
 80086d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80086d6:	4604      	mov	r4, r0
 80086d8:	2301      	movs	r3, #1
 80086da:	e7f0      	b.n	80086be <_svfiprintf_r+0x192>
 80086dc:	ab03      	add	r3, sp, #12
 80086de:	9300      	str	r3, [sp, #0]
 80086e0:	462a      	mov	r2, r5
 80086e2:	4b0e      	ldr	r3, [pc, #56]	@ (800871c <_svfiprintf_r+0x1f0>)
 80086e4:	a904      	add	r1, sp, #16
 80086e6:	4638      	mov	r0, r7
 80086e8:	f7fc fbc6 	bl	8004e78 <_printf_float>
 80086ec:	1c42      	adds	r2, r0, #1
 80086ee:	4606      	mov	r6, r0
 80086f0:	d1d6      	bne.n	80086a0 <_svfiprintf_r+0x174>
 80086f2:	89ab      	ldrh	r3, [r5, #12]
 80086f4:	065b      	lsls	r3, r3, #25
 80086f6:	f53f af2d 	bmi.w	8008554 <_svfiprintf_r+0x28>
 80086fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80086fc:	e72c      	b.n	8008558 <_svfiprintf_r+0x2c>
 80086fe:	ab03      	add	r3, sp, #12
 8008700:	9300      	str	r3, [sp, #0]
 8008702:	462a      	mov	r2, r5
 8008704:	4b05      	ldr	r3, [pc, #20]	@ (800871c <_svfiprintf_r+0x1f0>)
 8008706:	a904      	add	r1, sp, #16
 8008708:	4638      	mov	r0, r7
 800870a:	f7fc fe4d 	bl	80053a8 <_printf_i>
 800870e:	e7ed      	b.n	80086ec <_svfiprintf_r+0x1c0>
 8008710:	0800a421 	.word	0x0800a421
 8008714:	0800a42b 	.word	0x0800a42b
 8008718:	08004e79 	.word	0x08004e79
 800871c:	08008475 	.word	0x08008475
 8008720:	0800a427 	.word	0x0800a427

08008724 <__sfputc_r>:
 8008724:	6893      	ldr	r3, [r2, #8]
 8008726:	3b01      	subs	r3, #1
 8008728:	2b00      	cmp	r3, #0
 800872a:	b410      	push	{r4}
 800872c:	6093      	str	r3, [r2, #8]
 800872e:	da08      	bge.n	8008742 <__sfputc_r+0x1e>
 8008730:	6994      	ldr	r4, [r2, #24]
 8008732:	42a3      	cmp	r3, r4
 8008734:	db01      	blt.n	800873a <__sfputc_r+0x16>
 8008736:	290a      	cmp	r1, #10
 8008738:	d103      	bne.n	8008742 <__sfputc_r+0x1e>
 800873a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800873e:	f7fd baf6 	b.w	8005d2e <__swbuf_r>
 8008742:	6813      	ldr	r3, [r2, #0]
 8008744:	1c58      	adds	r0, r3, #1
 8008746:	6010      	str	r0, [r2, #0]
 8008748:	7019      	strb	r1, [r3, #0]
 800874a:	4608      	mov	r0, r1
 800874c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008750:	4770      	bx	lr

08008752 <__sfputs_r>:
 8008752:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008754:	4606      	mov	r6, r0
 8008756:	460f      	mov	r7, r1
 8008758:	4614      	mov	r4, r2
 800875a:	18d5      	adds	r5, r2, r3
 800875c:	42ac      	cmp	r4, r5
 800875e:	d101      	bne.n	8008764 <__sfputs_r+0x12>
 8008760:	2000      	movs	r0, #0
 8008762:	e007      	b.n	8008774 <__sfputs_r+0x22>
 8008764:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008768:	463a      	mov	r2, r7
 800876a:	4630      	mov	r0, r6
 800876c:	f7ff ffda 	bl	8008724 <__sfputc_r>
 8008770:	1c43      	adds	r3, r0, #1
 8008772:	d1f3      	bne.n	800875c <__sfputs_r+0xa>
 8008774:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008778 <_vfiprintf_r>:
 8008778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800877c:	460d      	mov	r5, r1
 800877e:	b09d      	sub	sp, #116	@ 0x74
 8008780:	4614      	mov	r4, r2
 8008782:	4698      	mov	r8, r3
 8008784:	4606      	mov	r6, r0
 8008786:	b118      	cbz	r0, 8008790 <_vfiprintf_r+0x18>
 8008788:	6a03      	ldr	r3, [r0, #32]
 800878a:	b90b      	cbnz	r3, 8008790 <_vfiprintf_r+0x18>
 800878c:	f7fd f9c4 	bl	8005b18 <__sinit>
 8008790:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008792:	07d9      	lsls	r1, r3, #31
 8008794:	d405      	bmi.n	80087a2 <_vfiprintf_r+0x2a>
 8008796:	89ab      	ldrh	r3, [r5, #12]
 8008798:	059a      	lsls	r2, r3, #22
 800879a:	d402      	bmi.n	80087a2 <_vfiprintf_r+0x2a>
 800879c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800879e:	f7fd fbd8 	bl	8005f52 <__retarget_lock_acquire_recursive>
 80087a2:	89ab      	ldrh	r3, [r5, #12]
 80087a4:	071b      	lsls	r3, r3, #28
 80087a6:	d501      	bpl.n	80087ac <_vfiprintf_r+0x34>
 80087a8:	692b      	ldr	r3, [r5, #16]
 80087aa:	b99b      	cbnz	r3, 80087d4 <_vfiprintf_r+0x5c>
 80087ac:	4629      	mov	r1, r5
 80087ae:	4630      	mov	r0, r6
 80087b0:	f7fd fafc 	bl	8005dac <__swsetup_r>
 80087b4:	b170      	cbz	r0, 80087d4 <_vfiprintf_r+0x5c>
 80087b6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80087b8:	07dc      	lsls	r4, r3, #31
 80087ba:	d504      	bpl.n	80087c6 <_vfiprintf_r+0x4e>
 80087bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80087c0:	b01d      	add	sp, #116	@ 0x74
 80087c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087c6:	89ab      	ldrh	r3, [r5, #12]
 80087c8:	0598      	lsls	r0, r3, #22
 80087ca:	d4f7      	bmi.n	80087bc <_vfiprintf_r+0x44>
 80087cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80087ce:	f7fd fbc1 	bl	8005f54 <__retarget_lock_release_recursive>
 80087d2:	e7f3      	b.n	80087bc <_vfiprintf_r+0x44>
 80087d4:	2300      	movs	r3, #0
 80087d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80087d8:	2320      	movs	r3, #32
 80087da:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80087de:	f8cd 800c 	str.w	r8, [sp, #12]
 80087e2:	2330      	movs	r3, #48	@ 0x30
 80087e4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008994 <_vfiprintf_r+0x21c>
 80087e8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80087ec:	f04f 0901 	mov.w	r9, #1
 80087f0:	4623      	mov	r3, r4
 80087f2:	469a      	mov	sl, r3
 80087f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087f8:	b10a      	cbz	r2, 80087fe <_vfiprintf_r+0x86>
 80087fa:	2a25      	cmp	r2, #37	@ 0x25
 80087fc:	d1f9      	bne.n	80087f2 <_vfiprintf_r+0x7a>
 80087fe:	ebba 0b04 	subs.w	fp, sl, r4
 8008802:	d00b      	beq.n	800881c <_vfiprintf_r+0xa4>
 8008804:	465b      	mov	r3, fp
 8008806:	4622      	mov	r2, r4
 8008808:	4629      	mov	r1, r5
 800880a:	4630      	mov	r0, r6
 800880c:	f7ff ffa1 	bl	8008752 <__sfputs_r>
 8008810:	3001      	adds	r0, #1
 8008812:	f000 80a7 	beq.w	8008964 <_vfiprintf_r+0x1ec>
 8008816:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008818:	445a      	add	r2, fp
 800881a:	9209      	str	r2, [sp, #36]	@ 0x24
 800881c:	f89a 3000 	ldrb.w	r3, [sl]
 8008820:	2b00      	cmp	r3, #0
 8008822:	f000 809f 	beq.w	8008964 <_vfiprintf_r+0x1ec>
 8008826:	2300      	movs	r3, #0
 8008828:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800882c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008830:	f10a 0a01 	add.w	sl, sl, #1
 8008834:	9304      	str	r3, [sp, #16]
 8008836:	9307      	str	r3, [sp, #28]
 8008838:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800883c:	931a      	str	r3, [sp, #104]	@ 0x68
 800883e:	4654      	mov	r4, sl
 8008840:	2205      	movs	r2, #5
 8008842:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008846:	4853      	ldr	r0, [pc, #332]	@ (8008994 <_vfiprintf_r+0x21c>)
 8008848:	f7f7 fcca 	bl	80001e0 <memchr>
 800884c:	9a04      	ldr	r2, [sp, #16]
 800884e:	b9d8      	cbnz	r0, 8008888 <_vfiprintf_r+0x110>
 8008850:	06d1      	lsls	r1, r2, #27
 8008852:	bf44      	itt	mi
 8008854:	2320      	movmi	r3, #32
 8008856:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800885a:	0713      	lsls	r3, r2, #28
 800885c:	bf44      	itt	mi
 800885e:	232b      	movmi	r3, #43	@ 0x2b
 8008860:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008864:	f89a 3000 	ldrb.w	r3, [sl]
 8008868:	2b2a      	cmp	r3, #42	@ 0x2a
 800886a:	d015      	beq.n	8008898 <_vfiprintf_r+0x120>
 800886c:	9a07      	ldr	r2, [sp, #28]
 800886e:	4654      	mov	r4, sl
 8008870:	2000      	movs	r0, #0
 8008872:	f04f 0c0a 	mov.w	ip, #10
 8008876:	4621      	mov	r1, r4
 8008878:	f811 3b01 	ldrb.w	r3, [r1], #1
 800887c:	3b30      	subs	r3, #48	@ 0x30
 800887e:	2b09      	cmp	r3, #9
 8008880:	d94b      	bls.n	800891a <_vfiprintf_r+0x1a2>
 8008882:	b1b0      	cbz	r0, 80088b2 <_vfiprintf_r+0x13a>
 8008884:	9207      	str	r2, [sp, #28]
 8008886:	e014      	b.n	80088b2 <_vfiprintf_r+0x13a>
 8008888:	eba0 0308 	sub.w	r3, r0, r8
 800888c:	fa09 f303 	lsl.w	r3, r9, r3
 8008890:	4313      	orrs	r3, r2
 8008892:	9304      	str	r3, [sp, #16]
 8008894:	46a2      	mov	sl, r4
 8008896:	e7d2      	b.n	800883e <_vfiprintf_r+0xc6>
 8008898:	9b03      	ldr	r3, [sp, #12]
 800889a:	1d19      	adds	r1, r3, #4
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	9103      	str	r1, [sp, #12]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	bfbb      	ittet	lt
 80088a4:	425b      	neglt	r3, r3
 80088a6:	f042 0202 	orrlt.w	r2, r2, #2
 80088aa:	9307      	strge	r3, [sp, #28]
 80088ac:	9307      	strlt	r3, [sp, #28]
 80088ae:	bfb8      	it	lt
 80088b0:	9204      	strlt	r2, [sp, #16]
 80088b2:	7823      	ldrb	r3, [r4, #0]
 80088b4:	2b2e      	cmp	r3, #46	@ 0x2e
 80088b6:	d10a      	bne.n	80088ce <_vfiprintf_r+0x156>
 80088b8:	7863      	ldrb	r3, [r4, #1]
 80088ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80088bc:	d132      	bne.n	8008924 <_vfiprintf_r+0x1ac>
 80088be:	9b03      	ldr	r3, [sp, #12]
 80088c0:	1d1a      	adds	r2, r3, #4
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	9203      	str	r2, [sp, #12]
 80088c6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80088ca:	3402      	adds	r4, #2
 80088cc:	9305      	str	r3, [sp, #20]
 80088ce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80089a4 <_vfiprintf_r+0x22c>
 80088d2:	7821      	ldrb	r1, [r4, #0]
 80088d4:	2203      	movs	r2, #3
 80088d6:	4650      	mov	r0, sl
 80088d8:	f7f7 fc82 	bl	80001e0 <memchr>
 80088dc:	b138      	cbz	r0, 80088ee <_vfiprintf_r+0x176>
 80088de:	9b04      	ldr	r3, [sp, #16]
 80088e0:	eba0 000a 	sub.w	r0, r0, sl
 80088e4:	2240      	movs	r2, #64	@ 0x40
 80088e6:	4082      	lsls	r2, r0
 80088e8:	4313      	orrs	r3, r2
 80088ea:	3401      	adds	r4, #1
 80088ec:	9304      	str	r3, [sp, #16]
 80088ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088f2:	4829      	ldr	r0, [pc, #164]	@ (8008998 <_vfiprintf_r+0x220>)
 80088f4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80088f8:	2206      	movs	r2, #6
 80088fa:	f7f7 fc71 	bl	80001e0 <memchr>
 80088fe:	2800      	cmp	r0, #0
 8008900:	d03f      	beq.n	8008982 <_vfiprintf_r+0x20a>
 8008902:	4b26      	ldr	r3, [pc, #152]	@ (800899c <_vfiprintf_r+0x224>)
 8008904:	bb1b      	cbnz	r3, 800894e <_vfiprintf_r+0x1d6>
 8008906:	9b03      	ldr	r3, [sp, #12]
 8008908:	3307      	adds	r3, #7
 800890a:	f023 0307 	bic.w	r3, r3, #7
 800890e:	3308      	adds	r3, #8
 8008910:	9303      	str	r3, [sp, #12]
 8008912:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008914:	443b      	add	r3, r7
 8008916:	9309      	str	r3, [sp, #36]	@ 0x24
 8008918:	e76a      	b.n	80087f0 <_vfiprintf_r+0x78>
 800891a:	fb0c 3202 	mla	r2, ip, r2, r3
 800891e:	460c      	mov	r4, r1
 8008920:	2001      	movs	r0, #1
 8008922:	e7a8      	b.n	8008876 <_vfiprintf_r+0xfe>
 8008924:	2300      	movs	r3, #0
 8008926:	3401      	adds	r4, #1
 8008928:	9305      	str	r3, [sp, #20]
 800892a:	4619      	mov	r1, r3
 800892c:	f04f 0c0a 	mov.w	ip, #10
 8008930:	4620      	mov	r0, r4
 8008932:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008936:	3a30      	subs	r2, #48	@ 0x30
 8008938:	2a09      	cmp	r2, #9
 800893a:	d903      	bls.n	8008944 <_vfiprintf_r+0x1cc>
 800893c:	2b00      	cmp	r3, #0
 800893e:	d0c6      	beq.n	80088ce <_vfiprintf_r+0x156>
 8008940:	9105      	str	r1, [sp, #20]
 8008942:	e7c4      	b.n	80088ce <_vfiprintf_r+0x156>
 8008944:	fb0c 2101 	mla	r1, ip, r1, r2
 8008948:	4604      	mov	r4, r0
 800894a:	2301      	movs	r3, #1
 800894c:	e7f0      	b.n	8008930 <_vfiprintf_r+0x1b8>
 800894e:	ab03      	add	r3, sp, #12
 8008950:	9300      	str	r3, [sp, #0]
 8008952:	462a      	mov	r2, r5
 8008954:	4b12      	ldr	r3, [pc, #72]	@ (80089a0 <_vfiprintf_r+0x228>)
 8008956:	a904      	add	r1, sp, #16
 8008958:	4630      	mov	r0, r6
 800895a:	f7fc fa8d 	bl	8004e78 <_printf_float>
 800895e:	4607      	mov	r7, r0
 8008960:	1c78      	adds	r0, r7, #1
 8008962:	d1d6      	bne.n	8008912 <_vfiprintf_r+0x19a>
 8008964:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008966:	07d9      	lsls	r1, r3, #31
 8008968:	d405      	bmi.n	8008976 <_vfiprintf_r+0x1fe>
 800896a:	89ab      	ldrh	r3, [r5, #12]
 800896c:	059a      	lsls	r2, r3, #22
 800896e:	d402      	bmi.n	8008976 <_vfiprintf_r+0x1fe>
 8008970:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008972:	f7fd faef 	bl	8005f54 <__retarget_lock_release_recursive>
 8008976:	89ab      	ldrh	r3, [r5, #12]
 8008978:	065b      	lsls	r3, r3, #25
 800897a:	f53f af1f 	bmi.w	80087bc <_vfiprintf_r+0x44>
 800897e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008980:	e71e      	b.n	80087c0 <_vfiprintf_r+0x48>
 8008982:	ab03      	add	r3, sp, #12
 8008984:	9300      	str	r3, [sp, #0]
 8008986:	462a      	mov	r2, r5
 8008988:	4b05      	ldr	r3, [pc, #20]	@ (80089a0 <_vfiprintf_r+0x228>)
 800898a:	a904      	add	r1, sp, #16
 800898c:	4630      	mov	r0, r6
 800898e:	f7fc fd0b 	bl	80053a8 <_printf_i>
 8008992:	e7e4      	b.n	800895e <_vfiprintf_r+0x1e6>
 8008994:	0800a421 	.word	0x0800a421
 8008998:	0800a42b 	.word	0x0800a42b
 800899c:	08004e79 	.word	0x08004e79
 80089a0:	08008753 	.word	0x08008753
 80089a4:	0800a427 	.word	0x0800a427

080089a8 <__sflush_r>:
 80089a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80089ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089b0:	0716      	lsls	r6, r2, #28
 80089b2:	4605      	mov	r5, r0
 80089b4:	460c      	mov	r4, r1
 80089b6:	d454      	bmi.n	8008a62 <__sflush_r+0xba>
 80089b8:	684b      	ldr	r3, [r1, #4]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	dc02      	bgt.n	80089c4 <__sflush_r+0x1c>
 80089be:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	dd48      	ble.n	8008a56 <__sflush_r+0xae>
 80089c4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80089c6:	2e00      	cmp	r6, #0
 80089c8:	d045      	beq.n	8008a56 <__sflush_r+0xae>
 80089ca:	2300      	movs	r3, #0
 80089cc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80089d0:	682f      	ldr	r7, [r5, #0]
 80089d2:	6a21      	ldr	r1, [r4, #32]
 80089d4:	602b      	str	r3, [r5, #0]
 80089d6:	d030      	beq.n	8008a3a <__sflush_r+0x92>
 80089d8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80089da:	89a3      	ldrh	r3, [r4, #12]
 80089dc:	0759      	lsls	r1, r3, #29
 80089de:	d505      	bpl.n	80089ec <__sflush_r+0x44>
 80089e0:	6863      	ldr	r3, [r4, #4]
 80089e2:	1ad2      	subs	r2, r2, r3
 80089e4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80089e6:	b10b      	cbz	r3, 80089ec <__sflush_r+0x44>
 80089e8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80089ea:	1ad2      	subs	r2, r2, r3
 80089ec:	2300      	movs	r3, #0
 80089ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80089f0:	6a21      	ldr	r1, [r4, #32]
 80089f2:	4628      	mov	r0, r5
 80089f4:	47b0      	blx	r6
 80089f6:	1c43      	adds	r3, r0, #1
 80089f8:	89a3      	ldrh	r3, [r4, #12]
 80089fa:	d106      	bne.n	8008a0a <__sflush_r+0x62>
 80089fc:	6829      	ldr	r1, [r5, #0]
 80089fe:	291d      	cmp	r1, #29
 8008a00:	d82b      	bhi.n	8008a5a <__sflush_r+0xb2>
 8008a02:	4a2a      	ldr	r2, [pc, #168]	@ (8008aac <__sflush_r+0x104>)
 8008a04:	40ca      	lsrs	r2, r1
 8008a06:	07d6      	lsls	r6, r2, #31
 8008a08:	d527      	bpl.n	8008a5a <__sflush_r+0xb2>
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	6062      	str	r2, [r4, #4]
 8008a0e:	04d9      	lsls	r1, r3, #19
 8008a10:	6922      	ldr	r2, [r4, #16]
 8008a12:	6022      	str	r2, [r4, #0]
 8008a14:	d504      	bpl.n	8008a20 <__sflush_r+0x78>
 8008a16:	1c42      	adds	r2, r0, #1
 8008a18:	d101      	bne.n	8008a1e <__sflush_r+0x76>
 8008a1a:	682b      	ldr	r3, [r5, #0]
 8008a1c:	b903      	cbnz	r3, 8008a20 <__sflush_r+0x78>
 8008a1e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008a20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008a22:	602f      	str	r7, [r5, #0]
 8008a24:	b1b9      	cbz	r1, 8008a56 <__sflush_r+0xae>
 8008a26:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008a2a:	4299      	cmp	r1, r3
 8008a2c:	d002      	beq.n	8008a34 <__sflush_r+0x8c>
 8008a2e:	4628      	mov	r0, r5
 8008a30:	f7fe f8f2 	bl	8006c18 <_free_r>
 8008a34:	2300      	movs	r3, #0
 8008a36:	6363      	str	r3, [r4, #52]	@ 0x34
 8008a38:	e00d      	b.n	8008a56 <__sflush_r+0xae>
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	4628      	mov	r0, r5
 8008a3e:	47b0      	blx	r6
 8008a40:	4602      	mov	r2, r0
 8008a42:	1c50      	adds	r0, r2, #1
 8008a44:	d1c9      	bne.n	80089da <__sflush_r+0x32>
 8008a46:	682b      	ldr	r3, [r5, #0]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d0c6      	beq.n	80089da <__sflush_r+0x32>
 8008a4c:	2b1d      	cmp	r3, #29
 8008a4e:	d001      	beq.n	8008a54 <__sflush_r+0xac>
 8008a50:	2b16      	cmp	r3, #22
 8008a52:	d11e      	bne.n	8008a92 <__sflush_r+0xea>
 8008a54:	602f      	str	r7, [r5, #0]
 8008a56:	2000      	movs	r0, #0
 8008a58:	e022      	b.n	8008aa0 <__sflush_r+0xf8>
 8008a5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a5e:	b21b      	sxth	r3, r3
 8008a60:	e01b      	b.n	8008a9a <__sflush_r+0xf2>
 8008a62:	690f      	ldr	r7, [r1, #16]
 8008a64:	2f00      	cmp	r7, #0
 8008a66:	d0f6      	beq.n	8008a56 <__sflush_r+0xae>
 8008a68:	0793      	lsls	r3, r2, #30
 8008a6a:	680e      	ldr	r6, [r1, #0]
 8008a6c:	bf08      	it	eq
 8008a6e:	694b      	ldreq	r3, [r1, #20]
 8008a70:	600f      	str	r7, [r1, #0]
 8008a72:	bf18      	it	ne
 8008a74:	2300      	movne	r3, #0
 8008a76:	eba6 0807 	sub.w	r8, r6, r7
 8008a7a:	608b      	str	r3, [r1, #8]
 8008a7c:	f1b8 0f00 	cmp.w	r8, #0
 8008a80:	dde9      	ble.n	8008a56 <__sflush_r+0xae>
 8008a82:	6a21      	ldr	r1, [r4, #32]
 8008a84:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008a86:	4643      	mov	r3, r8
 8008a88:	463a      	mov	r2, r7
 8008a8a:	4628      	mov	r0, r5
 8008a8c:	47b0      	blx	r6
 8008a8e:	2800      	cmp	r0, #0
 8008a90:	dc08      	bgt.n	8008aa4 <__sflush_r+0xfc>
 8008a92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a9a:	81a3      	strh	r3, [r4, #12]
 8008a9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008aa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008aa4:	4407      	add	r7, r0
 8008aa6:	eba8 0800 	sub.w	r8, r8, r0
 8008aaa:	e7e7      	b.n	8008a7c <__sflush_r+0xd4>
 8008aac:	20400001 	.word	0x20400001

08008ab0 <_fflush_r>:
 8008ab0:	b538      	push	{r3, r4, r5, lr}
 8008ab2:	690b      	ldr	r3, [r1, #16]
 8008ab4:	4605      	mov	r5, r0
 8008ab6:	460c      	mov	r4, r1
 8008ab8:	b913      	cbnz	r3, 8008ac0 <_fflush_r+0x10>
 8008aba:	2500      	movs	r5, #0
 8008abc:	4628      	mov	r0, r5
 8008abe:	bd38      	pop	{r3, r4, r5, pc}
 8008ac0:	b118      	cbz	r0, 8008aca <_fflush_r+0x1a>
 8008ac2:	6a03      	ldr	r3, [r0, #32]
 8008ac4:	b90b      	cbnz	r3, 8008aca <_fflush_r+0x1a>
 8008ac6:	f7fd f827 	bl	8005b18 <__sinit>
 8008aca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d0f3      	beq.n	8008aba <_fflush_r+0xa>
 8008ad2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008ad4:	07d0      	lsls	r0, r2, #31
 8008ad6:	d404      	bmi.n	8008ae2 <_fflush_r+0x32>
 8008ad8:	0599      	lsls	r1, r3, #22
 8008ada:	d402      	bmi.n	8008ae2 <_fflush_r+0x32>
 8008adc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008ade:	f7fd fa38 	bl	8005f52 <__retarget_lock_acquire_recursive>
 8008ae2:	4628      	mov	r0, r5
 8008ae4:	4621      	mov	r1, r4
 8008ae6:	f7ff ff5f 	bl	80089a8 <__sflush_r>
 8008aea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008aec:	07da      	lsls	r2, r3, #31
 8008aee:	4605      	mov	r5, r0
 8008af0:	d4e4      	bmi.n	8008abc <_fflush_r+0xc>
 8008af2:	89a3      	ldrh	r3, [r4, #12]
 8008af4:	059b      	lsls	r3, r3, #22
 8008af6:	d4e1      	bmi.n	8008abc <_fflush_r+0xc>
 8008af8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008afa:	f7fd fa2b 	bl	8005f54 <__retarget_lock_release_recursive>
 8008afe:	e7dd      	b.n	8008abc <_fflush_r+0xc>

08008b00 <__swhatbuf_r>:
 8008b00:	b570      	push	{r4, r5, r6, lr}
 8008b02:	460c      	mov	r4, r1
 8008b04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b08:	2900      	cmp	r1, #0
 8008b0a:	b096      	sub	sp, #88	@ 0x58
 8008b0c:	4615      	mov	r5, r2
 8008b0e:	461e      	mov	r6, r3
 8008b10:	da0d      	bge.n	8008b2e <__swhatbuf_r+0x2e>
 8008b12:	89a3      	ldrh	r3, [r4, #12]
 8008b14:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008b18:	f04f 0100 	mov.w	r1, #0
 8008b1c:	bf14      	ite	ne
 8008b1e:	2340      	movne	r3, #64	@ 0x40
 8008b20:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008b24:	2000      	movs	r0, #0
 8008b26:	6031      	str	r1, [r6, #0]
 8008b28:	602b      	str	r3, [r5, #0]
 8008b2a:	b016      	add	sp, #88	@ 0x58
 8008b2c:	bd70      	pop	{r4, r5, r6, pc}
 8008b2e:	466a      	mov	r2, sp
 8008b30:	f000 f874 	bl	8008c1c <_fstat_r>
 8008b34:	2800      	cmp	r0, #0
 8008b36:	dbec      	blt.n	8008b12 <__swhatbuf_r+0x12>
 8008b38:	9901      	ldr	r1, [sp, #4]
 8008b3a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008b3e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008b42:	4259      	negs	r1, r3
 8008b44:	4159      	adcs	r1, r3
 8008b46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008b4a:	e7eb      	b.n	8008b24 <__swhatbuf_r+0x24>

08008b4c <__smakebuf_r>:
 8008b4c:	898b      	ldrh	r3, [r1, #12]
 8008b4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b50:	079d      	lsls	r5, r3, #30
 8008b52:	4606      	mov	r6, r0
 8008b54:	460c      	mov	r4, r1
 8008b56:	d507      	bpl.n	8008b68 <__smakebuf_r+0x1c>
 8008b58:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008b5c:	6023      	str	r3, [r4, #0]
 8008b5e:	6123      	str	r3, [r4, #16]
 8008b60:	2301      	movs	r3, #1
 8008b62:	6163      	str	r3, [r4, #20]
 8008b64:	b003      	add	sp, #12
 8008b66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b68:	ab01      	add	r3, sp, #4
 8008b6a:	466a      	mov	r2, sp
 8008b6c:	f7ff ffc8 	bl	8008b00 <__swhatbuf_r>
 8008b70:	9f00      	ldr	r7, [sp, #0]
 8008b72:	4605      	mov	r5, r0
 8008b74:	4639      	mov	r1, r7
 8008b76:	4630      	mov	r0, r6
 8008b78:	f7fe f8c2 	bl	8006d00 <_malloc_r>
 8008b7c:	b948      	cbnz	r0, 8008b92 <__smakebuf_r+0x46>
 8008b7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b82:	059a      	lsls	r2, r3, #22
 8008b84:	d4ee      	bmi.n	8008b64 <__smakebuf_r+0x18>
 8008b86:	f023 0303 	bic.w	r3, r3, #3
 8008b8a:	f043 0302 	orr.w	r3, r3, #2
 8008b8e:	81a3      	strh	r3, [r4, #12]
 8008b90:	e7e2      	b.n	8008b58 <__smakebuf_r+0xc>
 8008b92:	89a3      	ldrh	r3, [r4, #12]
 8008b94:	6020      	str	r0, [r4, #0]
 8008b96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b9a:	81a3      	strh	r3, [r4, #12]
 8008b9c:	9b01      	ldr	r3, [sp, #4]
 8008b9e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008ba2:	b15b      	cbz	r3, 8008bbc <__smakebuf_r+0x70>
 8008ba4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ba8:	4630      	mov	r0, r6
 8008baa:	f000 f849 	bl	8008c40 <_isatty_r>
 8008bae:	b128      	cbz	r0, 8008bbc <__smakebuf_r+0x70>
 8008bb0:	89a3      	ldrh	r3, [r4, #12]
 8008bb2:	f023 0303 	bic.w	r3, r3, #3
 8008bb6:	f043 0301 	orr.w	r3, r3, #1
 8008bba:	81a3      	strh	r3, [r4, #12]
 8008bbc:	89a3      	ldrh	r3, [r4, #12]
 8008bbe:	431d      	orrs	r5, r3
 8008bc0:	81a5      	strh	r5, [r4, #12]
 8008bc2:	e7cf      	b.n	8008b64 <__smakebuf_r+0x18>

08008bc4 <memmove>:
 8008bc4:	4288      	cmp	r0, r1
 8008bc6:	b510      	push	{r4, lr}
 8008bc8:	eb01 0402 	add.w	r4, r1, r2
 8008bcc:	d902      	bls.n	8008bd4 <memmove+0x10>
 8008bce:	4284      	cmp	r4, r0
 8008bd0:	4623      	mov	r3, r4
 8008bd2:	d807      	bhi.n	8008be4 <memmove+0x20>
 8008bd4:	1e43      	subs	r3, r0, #1
 8008bd6:	42a1      	cmp	r1, r4
 8008bd8:	d008      	beq.n	8008bec <memmove+0x28>
 8008bda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008bde:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008be2:	e7f8      	b.n	8008bd6 <memmove+0x12>
 8008be4:	4402      	add	r2, r0
 8008be6:	4601      	mov	r1, r0
 8008be8:	428a      	cmp	r2, r1
 8008bea:	d100      	bne.n	8008bee <memmove+0x2a>
 8008bec:	bd10      	pop	{r4, pc}
 8008bee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008bf2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008bf6:	e7f7      	b.n	8008be8 <memmove+0x24>

08008bf8 <strncmp>:
 8008bf8:	b510      	push	{r4, lr}
 8008bfa:	b16a      	cbz	r2, 8008c18 <strncmp+0x20>
 8008bfc:	3901      	subs	r1, #1
 8008bfe:	1884      	adds	r4, r0, r2
 8008c00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c04:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008c08:	429a      	cmp	r2, r3
 8008c0a:	d103      	bne.n	8008c14 <strncmp+0x1c>
 8008c0c:	42a0      	cmp	r0, r4
 8008c0e:	d001      	beq.n	8008c14 <strncmp+0x1c>
 8008c10:	2a00      	cmp	r2, #0
 8008c12:	d1f5      	bne.n	8008c00 <strncmp+0x8>
 8008c14:	1ad0      	subs	r0, r2, r3
 8008c16:	bd10      	pop	{r4, pc}
 8008c18:	4610      	mov	r0, r2
 8008c1a:	e7fc      	b.n	8008c16 <strncmp+0x1e>

08008c1c <_fstat_r>:
 8008c1c:	b538      	push	{r3, r4, r5, lr}
 8008c1e:	4d07      	ldr	r5, [pc, #28]	@ (8008c3c <_fstat_r+0x20>)
 8008c20:	2300      	movs	r3, #0
 8008c22:	4604      	mov	r4, r0
 8008c24:	4608      	mov	r0, r1
 8008c26:	4611      	mov	r1, r2
 8008c28:	602b      	str	r3, [r5, #0]
 8008c2a:	f7f8 fe67 	bl	80018fc <_fstat>
 8008c2e:	1c43      	adds	r3, r0, #1
 8008c30:	d102      	bne.n	8008c38 <_fstat_r+0x1c>
 8008c32:	682b      	ldr	r3, [r5, #0]
 8008c34:	b103      	cbz	r3, 8008c38 <_fstat_r+0x1c>
 8008c36:	6023      	str	r3, [r4, #0]
 8008c38:	bd38      	pop	{r3, r4, r5, pc}
 8008c3a:	bf00      	nop
 8008c3c:	2000067c 	.word	0x2000067c

08008c40 <_isatty_r>:
 8008c40:	b538      	push	{r3, r4, r5, lr}
 8008c42:	4d06      	ldr	r5, [pc, #24]	@ (8008c5c <_isatty_r+0x1c>)
 8008c44:	2300      	movs	r3, #0
 8008c46:	4604      	mov	r4, r0
 8008c48:	4608      	mov	r0, r1
 8008c4a:	602b      	str	r3, [r5, #0]
 8008c4c:	f7f8 fe66 	bl	800191c <_isatty>
 8008c50:	1c43      	adds	r3, r0, #1
 8008c52:	d102      	bne.n	8008c5a <_isatty_r+0x1a>
 8008c54:	682b      	ldr	r3, [r5, #0]
 8008c56:	b103      	cbz	r3, 8008c5a <_isatty_r+0x1a>
 8008c58:	6023      	str	r3, [r4, #0]
 8008c5a:	bd38      	pop	{r3, r4, r5, pc}
 8008c5c:	2000067c 	.word	0x2000067c

08008c60 <_sbrk_r>:
 8008c60:	b538      	push	{r3, r4, r5, lr}
 8008c62:	4d06      	ldr	r5, [pc, #24]	@ (8008c7c <_sbrk_r+0x1c>)
 8008c64:	2300      	movs	r3, #0
 8008c66:	4604      	mov	r4, r0
 8008c68:	4608      	mov	r0, r1
 8008c6a:	602b      	str	r3, [r5, #0]
 8008c6c:	f7f8 fe80 	bl	8001970 <_sbrk>
 8008c70:	1c43      	adds	r3, r0, #1
 8008c72:	d102      	bne.n	8008c7a <_sbrk_r+0x1a>
 8008c74:	682b      	ldr	r3, [r5, #0]
 8008c76:	b103      	cbz	r3, 8008c7a <_sbrk_r+0x1a>
 8008c78:	6023      	str	r3, [r4, #0]
 8008c7a:	bd38      	pop	{r3, r4, r5, pc}
 8008c7c:	2000067c 	.word	0x2000067c

08008c80 <memcpy>:
 8008c80:	440a      	add	r2, r1
 8008c82:	4291      	cmp	r1, r2
 8008c84:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008c88:	d100      	bne.n	8008c8c <memcpy+0xc>
 8008c8a:	4770      	bx	lr
 8008c8c:	b510      	push	{r4, lr}
 8008c8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c96:	4291      	cmp	r1, r2
 8008c98:	d1f9      	bne.n	8008c8e <memcpy+0xe>
 8008c9a:	bd10      	pop	{r4, pc}
 8008c9c:	0000      	movs	r0, r0
	...

08008ca0 <nan>:
 8008ca0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008ca8 <nan+0x8>
 8008ca4:	4770      	bx	lr
 8008ca6:	bf00      	nop
 8008ca8:	00000000 	.word	0x00000000
 8008cac:	7ff80000 	.word	0x7ff80000

08008cb0 <__assert_func>:
 8008cb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008cb2:	4614      	mov	r4, r2
 8008cb4:	461a      	mov	r2, r3
 8008cb6:	4b09      	ldr	r3, [pc, #36]	@ (8008cdc <__assert_func+0x2c>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	4605      	mov	r5, r0
 8008cbc:	68d8      	ldr	r0, [r3, #12]
 8008cbe:	b14c      	cbz	r4, 8008cd4 <__assert_func+0x24>
 8008cc0:	4b07      	ldr	r3, [pc, #28]	@ (8008ce0 <__assert_func+0x30>)
 8008cc2:	9100      	str	r1, [sp, #0]
 8008cc4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008cc8:	4906      	ldr	r1, [pc, #24]	@ (8008ce4 <__assert_func+0x34>)
 8008cca:	462b      	mov	r3, r5
 8008ccc:	f000 fba8 	bl	8009420 <fiprintf>
 8008cd0:	f000 fbb8 	bl	8009444 <abort>
 8008cd4:	4b04      	ldr	r3, [pc, #16]	@ (8008ce8 <__assert_func+0x38>)
 8008cd6:	461c      	mov	r4, r3
 8008cd8:	e7f3      	b.n	8008cc2 <__assert_func+0x12>
 8008cda:	bf00      	nop
 8008cdc:	20000018 	.word	0x20000018
 8008ce0:	0800a43a 	.word	0x0800a43a
 8008ce4:	0800a447 	.word	0x0800a447
 8008ce8:	0800a475 	.word	0x0800a475

08008cec <_calloc_r>:
 8008cec:	b570      	push	{r4, r5, r6, lr}
 8008cee:	fba1 5402 	umull	r5, r4, r1, r2
 8008cf2:	b934      	cbnz	r4, 8008d02 <_calloc_r+0x16>
 8008cf4:	4629      	mov	r1, r5
 8008cf6:	f7fe f803 	bl	8006d00 <_malloc_r>
 8008cfa:	4606      	mov	r6, r0
 8008cfc:	b928      	cbnz	r0, 8008d0a <_calloc_r+0x1e>
 8008cfe:	4630      	mov	r0, r6
 8008d00:	bd70      	pop	{r4, r5, r6, pc}
 8008d02:	220c      	movs	r2, #12
 8008d04:	6002      	str	r2, [r0, #0]
 8008d06:	2600      	movs	r6, #0
 8008d08:	e7f9      	b.n	8008cfe <_calloc_r+0x12>
 8008d0a:	462a      	mov	r2, r5
 8008d0c:	4621      	mov	r1, r4
 8008d0e:	f7fd f8a3 	bl	8005e58 <memset>
 8008d12:	e7f4      	b.n	8008cfe <_calloc_r+0x12>

08008d14 <rshift>:
 8008d14:	6903      	ldr	r3, [r0, #16]
 8008d16:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008d1a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008d1e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008d22:	f100 0414 	add.w	r4, r0, #20
 8008d26:	dd45      	ble.n	8008db4 <rshift+0xa0>
 8008d28:	f011 011f 	ands.w	r1, r1, #31
 8008d2c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008d30:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008d34:	d10c      	bne.n	8008d50 <rshift+0x3c>
 8008d36:	f100 0710 	add.w	r7, r0, #16
 8008d3a:	4629      	mov	r1, r5
 8008d3c:	42b1      	cmp	r1, r6
 8008d3e:	d334      	bcc.n	8008daa <rshift+0x96>
 8008d40:	1a9b      	subs	r3, r3, r2
 8008d42:	009b      	lsls	r3, r3, #2
 8008d44:	1eea      	subs	r2, r5, #3
 8008d46:	4296      	cmp	r6, r2
 8008d48:	bf38      	it	cc
 8008d4a:	2300      	movcc	r3, #0
 8008d4c:	4423      	add	r3, r4
 8008d4e:	e015      	b.n	8008d7c <rshift+0x68>
 8008d50:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008d54:	f1c1 0820 	rsb	r8, r1, #32
 8008d58:	40cf      	lsrs	r7, r1
 8008d5a:	f105 0e04 	add.w	lr, r5, #4
 8008d5e:	46a1      	mov	r9, r4
 8008d60:	4576      	cmp	r6, lr
 8008d62:	46f4      	mov	ip, lr
 8008d64:	d815      	bhi.n	8008d92 <rshift+0x7e>
 8008d66:	1a9a      	subs	r2, r3, r2
 8008d68:	0092      	lsls	r2, r2, #2
 8008d6a:	3a04      	subs	r2, #4
 8008d6c:	3501      	adds	r5, #1
 8008d6e:	42ae      	cmp	r6, r5
 8008d70:	bf38      	it	cc
 8008d72:	2200      	movcc	r2, #0
 8008d74:	18a3      	adds	r3, r4, r2
 8008d76:	50a7      	str	r7, [r4, r2]
 8008d78:	b107      	cbz	r7, 8008d7c <rshift+0x68>
 8008d7a:	3304      	adds	r3, #4
 8008d7c:	1b1a      	subs	r2, r3, r4
 8008d7e:	42a3      	cmp	r3, r4
 8008d80:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008d84:	bf08      	it	eq
 8008d86:	2300      	moveq	r3, #0
 8008d88:	6102      	str	r2, [r0, #16]
 8008d8a:	bf08      	it	eq
 8008d8c:	6143      	streq	r3, [r0, #20]
 8008d8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008d92:	f8dc c000 	ldr.w	ip, [ip]
 8008d96:	fa0c fc08 	lsl.w	ip, ip, r8
 8008d9a:	ea4c 0707 	orr.w	r7, ip, r7
 8008d9e:	f849 7b04 	str.w	r7, [r9], #4
 8008da2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008da6:	40cf      	lsrs	r7, r1
 8008da8:	e7da      	b.n	8008d60 <rshift+0x4c>
 8008daa:	f851 cb04 	ldr.w	ip, [r1], #4
 8008dae:	f847 cf04 	str.w	ip, [r7, #4]!
 8008db2:	e7c3      	b.n	8008d3c <rshift+0x28>
 8008db4:	4623      	mov	r3, r4
 8008db6:	e7e1      	b.n	8008d7c <rshift+0x68>

08008db8 <__hexdig_fun>:
 8008db8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008dbc:	2b09      	cmp	r3, #9
 8008dbe:	d802      	bhi.n	8008dc6 <__hexdig_fun+0xe>
 8008dc0:	3820      	subs	r0, #32
 8008dc2:	b2c0      	uxtb	r0, r0
 8008dc4:	4770      	bx	lr
 8008dc6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008dca:	2b05      	cmp	r3, #5
 8008dcc:	d801      	bhi.n	8008dd2 <__hexdig_fun+0x1a>
 8008dce:	3847      	subs	r0, #71	@ 0x47
 8008dd0:	e7f7      	b.n	8008dc2 <__hexdig_fun+0xa>
 8008dd2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008dd6:	2b05      	cmp	r3, #5
 8008dd8:	d801      	bhi.n	8008dde <__hexdig_fun+0x26>
 8008dda:	3827      	subs	r0, #39	@ 0x27
 8008ddc:	e7f1      	b.n	8008dc2 <__hexdig_fun+0xa>
 8008dde:	2000      	movs	r0, #0
 8008de0:	4770      	bx	lr
	...

08008de4 <__gethex>:
 8008de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008de8:	b085      	sub	sp, #20
 8008dea:	468a      	mov	sl, r1
 8008dec:	9302      	str	r3, [sp, #8]
 8008dee:	680b      	ldr	r3, [r1, #0]
 8008df0:	9001      	str	r0, [sp, #4]
 8008df2:	4690      	mov	r8, r2
 8008df4:	1c9c      	adds	r4, r3, #2
 8008df6:	46a1      	mov	r9, r4
 8008df8:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008dfc:	2830      	cmp	r0, #48	@ 0x30
 8008dfe:	d0fa      	beq.n	8008df6 <__gethex+0x12>
 8008e00:	eba9 0303 	sub.w	r3, r9, r3
 8008e04:	f1a3 0b02 	sub.w	fp, r3, #2
 8008e08:	f7ff ffd6 	bl	8008db8 <__hexdig_fun>
 8008e0c:	4605      	mov	r5, r0
 8008e0e:	2800      	cmp	r0, #0
 8008e10:	d168      	bne.n	8008ee4 <__gethex+0x100>
 8008e12:	49a0      	ldr	r1, [pc, #640]	@ (8009094 <__gethex+0x2b0>)
 8008e14:	2201      	movs	r2, #1
 8008e16:	4648      	mov	r0, r9
 8008e18:	f7ff feee 	bl	8008bf8 <strncmp>
 8008e1c:	4607      	mov	r7, r0
 8008e1e:	2800      	cmp	r0, #0
 8008e20:	d167      	bne.n	8008ef2 <__gethex+0x10e>
 8008e22:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008e26:	4626      	mov	r6, r4
 8008e28:	f7ff ffc6 	bl	8008db8 <__hexdig_fun>
 8008e2c:	2800      	cmp	r0, #0
 8008e2e:	d062      	beq.n	8008ef6 <__gethex+0x112>
 8008e30:	4623      	mov	r3, r4
 8008e32:	7818      	ldrb	r0, [r3, #0]
 8008e34:	2830      	cmp	r0, #48	@ 0x30
 8008e36:	4699      	mov	r9, r3
 8008e38:	f103 0301 	add.w	r3, r3, #1
 8008e3c:	d0f9      	beq.n	8008e32 <__gethex+0x4e>
 8008e3e:	f7ff ffbb 	bl	8008db8 <__hexdig_fun>
 8008e42:	fab0 f580 	clz	r5, r0
 8008e46:	096d      	lsrs	r5, r5, #5
 8008e48:	f04f 0b01 	mov.w	fp, #1
 8008e4c:	464a      	mov	r2, r9
 8008e4e:	4616      	mov	r6, r2
 8008e50:	3201      	adds	r2, #1
 8008e52:	7830      	ldrb	r0, [r6, #0]
 8008e54:	f7ff ffb0 	bl	8008db8 <__hexdig_fun>
 8008e58:	2800      	cmp	r0, #0
 8008e5a:	d1f8      	bne.n	8008e4e <__gethex+0x6a>
 8008e5c:	498d      	ldr	r1, [pc, #564]	@ (8009094 <__gethex+0x2b0>)
 8008e5e:	2201      	movs	r2, #1
 8008e60:	4630      	mov	r0, r6
 8008e62:	f7ff fec9 	bl	8008bf8 <strncmp>
 8008e66:	2800      	cmp	r0, #0
 8008e68:	d13f      	bne.n	8008eea <__gethex+0x106>
 8008e6a:	b944      	cbnz	r4, 8008e7e <__gethex+0x9a>
 8008e6c:	1c74      	adds	r4, r6, #1
 8008e6e:	4622      	mov	r2, r4
 8008e70:	4616      	mov	r6, r2
 8008e72:	3201      	adds	r2, #1
 8008e74:	7830      	ldrb	r0, [r6, #0]
 8008e76:	f7ff ff9f 	bl	8008db8 <__hexdig_fun>
 8008e7a:	2800      	cmp	r0, #0
 8008e7c:	d1f8      	bne.n	8008e70 <__gethex+0x8c>
 8008e7e:	1ba4      	subs	r4, r4, r6
 8008e80:	00a7      	lsls	r7, r4, #2
 8008e82:	7833      	ldrb	r3, [r6, #0]
 8008e84:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008e88:	2b50      	cmp	r3, #80	@ 0x50
 8008e8a:	d13e      	bne.n	8008f0a <__gethex+0x126>
 8008e8c:	7873      	ldrb	r3, [r6, #1]
 8008e8e:	2b2b      	cmp	r3, #43	@ 0x2b
 8008e90:	d033      	beq.n	8008efa <__gethex+0x116>
 8008e92:	2b2d      	cmp	r3, #45	@ 0x2d
 8008e94:	d034      	beq.n	8008f00 <__gethex+0x11c>
 8008e96:	1c71      	adds	r1, r6, #1
 8008e98:	2400      	movs	r4, #0
 8008e9a:	7808      	ldrb	r0, [r1, #0]
 8008e9c:	f7ff ff8c 	bl	8008db8 <__hexdig_fun>
 8008ea0:	1e43      	subs	r3, r0, #1
 8008ea2:	b2db      	uxtb	r3, r3
 8008ea4:	2b18      	cmp	r3, #24
 8008ea6:	d830      	bhi.n	8008f0a <__gethex+0x126>
 8008ea8:	f1a0 0210 	sub.w	r2, r0, #16
 8008eac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008eb0:	f7ff ff82 	bl	8008db8 <__hexdig_fun>
 8008eb4:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8008eb8:	fa5f fc8c 	uxtb.w	ip, ip
 8008ebc:	f1bc 0f18 	cmp.w	ip, #24
 8008ec0:	f04f 030a 	mov.w	r3, #10
 8008ec4:	d91e      	bls.n	8008f04 <__gethex+0x120>
 8008ec6:	b104      	cbz	r4, 8008eca <__gethex+0xe6>
 8008ec8:	4252      	negs	r2, r2
 8008eca:	4417      	add	r7, r2
 8008ecc:	f8ca 1000 	str.w	r1, [sl]
 8008ed0:	b1ed      	cbz	r5, 8008f0e <__gethex+0x12a>
 8008ed2:	f1bb 0f00 	cmp.w	fp, #0
 8008ed6:	bf0c      	ite	eq
 8008ed8:	2506      	moveq	r5, #6
 8008eda:	2500      	movne	r5, #0
 8008edc:	4628      	mov	r0, r5
 8008ede:	b005      	add	sp, #20
 8008ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ee4:	2500      	movs	r5, #0
 8008ee6:	462c      	mov	r4, r5
 8008ee8:	e7b0      	b.n	8008e4c <__gethex+0x68>
 8008eea:	2c00      	cmp	r4, #0
 8008eec:	d1c7      	bne.n	8008e7e <__gethex+0x9a>
 8008eee:	4627      	mov	r7, r4
 8008ef0:	e7c7      	b.n	8008e82 <__gethex+0x9e>
 8008ef2:	464e      	mov	r6, r9
 8008ef4:	462f      	mov	r7, r5
 8008ef6:	2501      	movs	r5, #1
 8008ef8:	e7c3      	b.n	8008e82 <__gethex+0x9e>
 8008efa:	2400      	movs	r4, #0
 8008efc:	1cb1      	adds	r1, r6, #2
 8008efe:	e7cc      	b.n	8008e9a <__gethex+0xb6>
 8008f00:	2401      	movs	r4, #1
 8008f02:	e7fb      	b.n	8008efc <__gethex+0x118>
 8008f04:	fb03 0002 	mla	r0, r3, r2, r0
 8008f08:	e7ce      	b.n	8008ea8 <__gethex+0xc4>
 8008f0a:	4631      	mov	r1, r6
 8008f0c:	e7de      	b.n	8008ecc <__gethex+0xe8>
 8008f0e:	eba6 0309 	sub.w	r3, r6, r9
 8008f12:	3b01      	subs	r3, #1
 8008f14:	4629      	mov	r1, r5
 8008f16:	2b07      	cmp	r3, #7
 8008f18:	dc0a      	bgt.n	8008f30 <__gethex+0x14c>
 8008f1a:	9801      	ldr	r0, [sp, #4]
 8008f1c:	f7fd ff7c 	bl	8006e18 <_Balloc>
 8008f20:	4604      	mov	r4, r0
 8008f22:	b940      	cbnz	r0, 8008f36 <__gethex+0x152>
 8008f24:	4b5c      	ldr	r3, [pc, #368]	@ (8009098 <__gethex+0x2b4>)
 8008f26:	4602      	mov	r2, r0
 8008f28:	21e4      	movs	r1, #228	@ 0xe4
 8008f2a:	485c      	ldr	r0, [pc, #368]	@ (800909c <__gethex+0x2b8>)
 8008f2c:	f7ff fec0 	bl	8008cb0 <__assert_func>
 8008f30:	3101      	adds	r1, #1
 8008f32:	105b      	asrs	r3, r3, #1
 8008f34:	e7ef      	b.n	8008f16 <__gethex+0x132>
 8008f36:	f100 0a14 	add.w	sl, r0, #20
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	4655      	mov	r5, sl
 8008f3e:	469b      	mov	fp, r3
 8008f40:	45b1      	cmp	r9, r6
 8008f42:	d337      	bcc.n	8008fb4 <__gethex+0x1d0>
 8008f44:	f845 bb04 	str.w	fp, [r5], #4
 8008f48:	eba5 050a 	sub.w	r5, r5, sl
 8008f4c:	10ad      	asrs	r5, r5, #2
 8008f4e:	6125      	str	r5, [r4, #16]
 8008f50:	4658      	mov	r0, fp
 8008f52:	f7fe f853 	bl	8006ffc <__hi0bits>
 8008f56:	016d      	lsls	r5, r5, #5
 8008f58:	f8d8 6000 	ldr.w	r6, [r8]
 8008f5c:	1a2d      	subs	r5, r5, r0
 8008f5e:	42b5      	cmp	r5, r6
 8008f60:	dd54      	ble.n	800900c <__gethex+0x228>
 8008f62:	1bad      	subs	r5, r5, r6
 8008f64:	4629      	mov	r1, r5
 8008f66:	4620      	mov	r0, r4
 8008f68:	f7fe fbdf 	bl	800772a <__any_on>
 8008f6c:	4681      	mov	r9, r0
 8008f6e:	b178      	cbz	r0, 8008f90 <__gethex+0x1ac>
 8008f70:	1e6b      	subs	r3, r5, #1
 8008f72:	1159      	asrs	r1, r3, #5
 8008f74:	f003 021f 	and.w	r2, r3, #31
 8008f78:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008f7c:	f04f 0901 	mov.w	r9, #1
 8008f80:	fa09 f202 	lsl.w	r2, r9, r2
 8008f84:	420a      	tst	r2, r1
 8008f86:	d003      	beq.n	8008f90 <__gethex+0x1ac>
 8008f88:	454b      	cmp	r3, r9
 8008f8a:	dc36      	bgt.n	8008ffa <__gethex+0x216>
 8008f8c:	f04f 0902 	mov.w	r9, #2
 8008f90:	4629      	mov	r1, r5
 8008f92:	4620      	mov	r0, r4
 8008f94:	f7ff febe 	bl	8008d14 <rshift>
 8008f98:	442f      	add	r7, r5
 8008f9a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008f9e:	42bb      	cmp	r3, r7
 8008fa0:	da42      	bge.n	8009028 <__gethex+0x244>
 8008fa2:	9801      	ldr	r0, [sp, #4]
 8008fa4:	4621      	mov	r1, r4
 8008fa6:	f7fd ff77 	bl	8006e98 <_Bfree>
 8008faa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008fac:	2300      	movs	r3, #0
 8008fae:	6013      	str	r3, [r2, #0]
 8008fb0:	25a3      	movs	r5, #163	@ 0xa3
 8008fb2:	e793      	b.n	8008edc <__gethex+0xf8>
 8008fb4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008fb8:	2a2e      	cmp	r2, #46	@ 0x2e
 8008fba:	d012      	beq.n	8008fe2 <__gethex+0x1fe>
 8008fbc:	2b20      	cmp	r3, #32
 8008fbe:	d104      	bne.n	8008fca <__gethex+0x1e6>
 8008fc0:	f845 bb04 	str.w	fp, [r5], #4
 8008fc4:	f04f 0b00 	mov.w	fp, #0
 8008fc8:	465b      	mov	r3, fp
 8008fca:	7830      	ldrb	r0, [r6, #0]
 8008fcc:	9303      	str	r3, [sp, #12]
 8008fce:	f7ff fef3 	bl	8008db8 <__hexdig_fun>
 8008fd2:	9b03      	ldr	r3, [sp, #12]
 8008fd4:	f000 000f 	and.w	r0, r0, #15
 8008fd8:	4098      	lsls	r0, r3
 8008fda:	ea4b 0b00 	orr.w	fp, fp, r0
 8008fde:	3304      	adds	r3, #4
 8008fe0:	e7ae      	b.n	8008f40 <__gethex+0x15c>
 8008fe2:	45b1      	cmp	r9, r6
 8008fe4:	d8ea      	bhi.n	8008fbc <__gethex+0x1d8>
 8008fe6:	492b      	ldr	r1, [pc, #172]	@ (8009094 <__gethex+0x2b0>)
 8008fe8:	9303      	str	r3, [sp, #12]
 8008fea:	2201      	movs	r2, #1
 8008fec:	4630      	mov	r0, r6
 8008fee:	f7ff fe03 	bl	8008bf8 <strncmp>
 8008ff2:	9b03      	ldr	r3, [sp, #12]
 8008ff4:	2800      	cmp	r0, #0
 8008ff6:	d1e1      	bne.n	8008fbc <__gethex+0x1d8>
 8008ff8:	e7a2      	b.n	8008f40 <__gethex+0x15c>
 8008ffa:	1ea9      	subs	r1, r5, #2
 8008ffc:	4620      	mov	r0, r4
 8008ffe:	f7fe fb94 	bl	800772a <__any_on>
 8009002:	2800      	cmp	r0, #0
 8009004:	d0c2      	beq.n	8008f8c <__gethex+0x1a8>
 8009006:	f04f 0903 	mov.w	r9, #3
 800900a:	e7c1      	b.n	8008f90 <__gethex+0x1ac>
 800900c:	da09      	bge.n	8009022 <__gethex+0x23e>
 800900e:	1b75      	subs	r5, r6, r5
 8009010:	4621      	mov	r1, r4
 8009012:	9801      	ldr	r0, [sp, #4]
 8009014:	462a      	mov	r2, r5
 8009016:	f7fe f94f 	bl	80072b8 <__lshift>
 800901a:	1b7f      	subs	r7, r7, r5
 800901c:	4604      	mov	r4, r0
 800901e:	f100 0a14 	add.w	sl, r0, #20
 8009022:	f04f 0900 	mov.w	r9, #0
 8009026:	e7b8      	b.n	8008f9a <__gethex+0x1b6>
 8009028:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800902c:	42bd      	cmp	r5, r7
 800902e:	dd6f      	ble.n	8009110 <__gethex+0x32c>
 8009030:	1bed      	subs	r5, r5, r7
 8009032:	42ae      	cmp	r6, r5
 8009034:	dc34      	bgt.n	80090a0 <__gethex+0x2bc>
 8009036:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800903a:	2b02      	cmp	r3, #2
 800903c:	d022      	beq.n	8009084 <__gethex+0x2a0>
 800903e:	2b03      	cmp	r3, #3
 8009040:	d024      	beq.n	800908c <__gethex+0x2a8>
 8009042:	2b01      	cmp	r3, #1
 8009044:	d115      	bne.n	8009072 <__gethex+0x28e>
 8009046:	42ae      	cmp	r6, r5
 8009048:	d113      	bne.n	8009072 <__gethex+0x28e>
 800904a:	2e01      	cmp	r6, #1
 800904c:	d10b      	bne.n	8009066 <__gethex+0x282>
 800904e:	9a02      	ldr	r2, [sp, #8]
 8009050:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009054:	6013      	str	r3, [r2, #0]
 8009056:	2301      	movs	r3, #1
 8009058:	6123      	str	r3, [r4, #16]
 800905a:	f8ca 3000 	str.w	r3, [sl]
 800905e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009060:	2562      	movs	r5, #98	@ 0x62
 8009062:	601c      	str	r4, [r3, #0]
 8009064:	e73a      	b.n	8008edc <__gethex+0xf8>
 8009066:	1e71      	subs	r1, r6, #1
 8009068:	4620      	mov	r0, r4
 800906a:	f7fe fb5e 	bl	800772a <__any_on>
 800906e:	2800      	cmp	r0, #0
 8009070:	d1ed      	bne.n	800904e <__gethex+0x26a>
 8009072:	9801      	ldr	r0, [sp, #4]
 8009074:	4621      	mov	r1, r4
 8009076:	f7fd ff0f 	bl	8006e98 <_Bfree>
 800907a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800907c:	2300      	movs	r3, #0
 800907e:	6013      	str	r3, [r2, #0]
 8009080:	2550      	movs	r5, #80	@ 0x50
 8009082:	e72b      	b.n	8008edc <__gethex+0xf8>
 8009084:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009086:	2b00      	cmp	r3, #0
 8009088:	d1f3      	bne.n	8009072 <__gethex+0x28e>
 800908a:	e7e0      	b.n	800904e <__gethex+0x26a>
 800908c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800908e:	2b00      	cmp	r3, #0
 8009090:	d1dd      	bne.n	800904e <__gethex+0x26a>
 8009092:	e7ee      	b.n	8009072 <__gethex+0x28e>
 8009094:	0800a41f 	.word	0x0800a41f
 8009098:	0800a3b5 	.word	0x0800a3b5
 800909c:	0800a476 	.word	0x0800a476
 80090a0:	1e6f      	subs	r7, r5, #1
 80090a2:	f1b9 0f00 	cmp.w	r9, #0
 80090a6:	d130      	bne.n	800910a <__gethex+0x326>
 80090a8:	b127      	cbz	r7, 80090b4 <__gethex+0x2d0>
 80090aa:	4639      	mov	r1, r7
 80090ac:	4620      	mov	r0, r4
 80090ae:	f7fe fb3c 	bl	800772a <__any_on>
 80090b2:	4681      	mov	r9, r0
 80090b4:	117a      	asrs	r2, r7, #5
 80090b6:	2301      	movs	r3, #1
 80090b8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80090bc:	f007 071f 	and.w	r7, r7, #31
 80090c0:	40bb      	lsls	r3, r7
 80090c2:	4213      	tst	r3, r2
 80090c4:	4629      	mov	r1, r5
 80090c6:	4620      	mov	r0, r4
 80090c8:	bf18      	it	ne
 80090ca:	f049 0902 	orrne.w	r9, r9, #2
 80090ce:	f7ff fe21 	bl	8008d14 <rshift>
 80090d2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80090d6:	1b76      	subs	r6, r6, r5
 80090d8:	2502      	movs	r5, #2
 80090da:	f1b9 0f00 	cmp.w	r9, #0
 80090de:	d047      	beq.n	8009170 <__gethex+0x38c>
 80090e0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80090e4:	2b02      	cmp	r3, #2
 80090e6:	d015      	beq.n	8009114 <__gethex+0x330>
 80090e8:	2b03      	cmp	r3, #3
 80090ea:	d017      	beq.n	800911c <__gethex+0x338>
 80090ec:	2b01      	cmp	r3, #1
 80090ee:	d109      	bne.n	8009104 <__gethex+0x320>
 80090f0:	f019 0f02 	tst.w	r9, #2
 80090f4:	d006      	beq.n	8009104 <__gethex+0x320>
 80090f6:	f8da 3000 	ldr.w	r3, [sl]
 80090fa:	ea49 0903 	orr.w	r9, r9, r3
 80090fe:	f019 0f01 	tst.w	r9, #1
 8009102:	d10e      	bne.n	8009122 <__gethex+0x33e>
 8009104:	f045 0510 	orr.w	r5, r5, #16
 8009108:	e032      	b.n	8009170 <__gethex+0x38c>
 800910a:	f04f 0901 	mov.w	r9, #1
 800910e:	e7d1      	b.n	80090b4 <__gethex+0x2d0>
 8009110:	2501      	movs	r5, #1
 8009112:	e7e2      	b.n	80090da <__gethex+0x2f6>
 8009114:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009116:	f1c3 0301 	rsb	r3, r3, #1
 800911a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800911c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800911e:	2b00      	cmp	r3, #0
 8009120:	d0f0      	beq.n	8009104 <__gethex+0x320>
 8009122:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009126:	f104 0314 	add.w	r3, r4, #20
 800912a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800912e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009132:	f04f 0c00 	mov.w	ip, #0
 8009136:	4618      	mov	r0, r3
 8009138:	f853 2b04 	ldr.w	r2, [r3], #4
 800913c:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8009140:	d01b      	beq.n	800917a <__gethex+0x396>
 8009142:	3201      	adds	r2, #1
 8009144:	6002      	str	r2, [r0, #0]
 8009146:	2d02      	cmp	r5, #2
 8009148:	f104 0314 	add.w	r3, r4, #20
 800914c:	d13c      	bne.n	80091c8 <__gethex+0x3e4>
 800914e:	f8d8 2000 	ldr.w	r2, [r8]
 8009152:	3a01      	subs	r2, #1
 8009154:	42b2      	cmp	r2, r6
 8009156:	d109      	bne.n	800916c <__gethex+0x388>
 8009158:	1171      	asrs	r1, r6, #5
 800915a:	2201      	movs	r2, #1
 800915c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009160:	f006 061f 	and.w	r6, r6, #31
 8009164:	fa02 f606 	lsl.w	r6, r2, r6
 8009168:	421e      	tst	r6, r3
 800916a:	d13a      	bne.n	80091e2 <__gethex+0x3fe>
 800916c:	f045 0520 	orr.w	r5, r5, #32
 8009170:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009172:	601c      	str	r4, [r3, #0]
 8009174:	9b02      	ldr	r3, [sp, #8]
 8009176:	601f      	str	r7, [r3, #0]
 8009178:	e6b0      	b.n	8008edc <__gethex+0xf8>
 800917a:	4299      	cmp	r1, r3
 800917c:	f843 cc04 	str.w	ip, [r3, #-4]
 8009180:	d8d9      	bhi.n	8009136 <__gethex+0x352>
 8009182:	68a3      	ldr	r3, [r4, #8]
 8009184:	459b      	cmp	fp, r3
 8009186:	db17      	blt.n	80091b8 <__gethex+0x3d4>
 8009188:	6861      	ldr	r1, [r4, #4]
 800918a:	9801      	ldr	r0, [sp, #4]
 800918c:	3101      	adds	r1, #1
 800918e:	f7fd fe43 	bl	8006e18 <_Balloc>
 8009192:	4681      	mov	r9, r0
 8009194:	b918      	cbnz	r0, 800919e <__gethex+0x3ba>
 8009196:	4b1a      	ldr	r3, [pc, #104]	@ (8009200 <__gethex+0x41c>)
 8009198:	4602      	mov	r2, r0
 800919a:	2184      	movs	r1, #132	@ 0x84
 800919c:	e6c5      	b.n	8008f2a <__gethex+0x146>
 800919e:	6922      	ldr	r2, [r4, #16]
 80091a0:	3202      	adds	r2, #2
 80091a2:	f104 010c 	add.w	r1, r4, #12
 80091a6:	0092      	lsls	r2, r2, #2
 80091a8:	300c      	adds	r0, #12
 80091aa:	f7ff fd69 	bl	8008c80 <memcpy>
 80091ae:	4621      	mov	r1, r4
 80091b0:	9801      	ldr	r0, [sp, #4]
 80091b2:	f7fd fe71 	bl	8006e98 <_Bfree>
 80091b6:	464c      	mov	r4, r9
 80091b8:	6923      	ldr	r3, [r4, #16]
 80091ba:	1c5a      	adds	r2, r3, #1
 80091bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80091c0:	6122      	str	r2, [r4, #16]
 80091c2:	2201      	movs	r2, #1
 80091c4:	615a      	str	r2, [r3, #20]
 80091c6:	e7be      	b.n	8009146 <__gethex+0x362>
 80091c8:	6922      	ldr	r2, [r4, #16]
 80091ca:	455a      	cmp	r2, fp
 80091cc:	dd0b      	ble.n	80091e6 <__gethex+0x402>
 80091ce:	2101      	movs	r1, #1
 80091d0:	4620      	mov	r0, r4
 80091d2:	f7ff fd9f 	bl	8008d14 <rshift>
 80091d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80091da:	3701      	adds	r7, #1
 80091dc:	42bb      	cmp	r3, r7
 80091de:	f6ff aee0 	blt.w	8008fa2 <__gethex+0x1be>
 80091e2:	2501      	movs	r5, #1
 80091e4:	e7c2      	b.n	800916c <__gethex+0x388>
 80091e6:	f016 061f 	ands.w	r6, r6, #31
 80091ea:	d0fa      	beq.n	80091e2 <__gethex+0x3fe>
 80091ec:	4453      	add	r3, sl
 80091ee:	f1c6 0620 	rsb	r6, r6, #32
 80091f2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80091f6:	f7fd ff01 	bl	8006ffc <__hi0bits>
 80091fa:	42b0      	cmp	r0, r6
 80091fc:	dbe7      	blt.n	80091ce <__gethex+0x3ea>
 80091fe:	e7f0      	b.n	80091e2 <__gethex+0x3fe>
 8009200:	0800a3b5 	.word	0x0800a3b5

08009204 <L_shift>:
 8009204:	f1c2 0208 	rsb	r2, r2, #8
 8009208:	0092      	lsls	r2, r2, #2
 800920a:	b570      	push	{r4, r5, r6, lr}
 800920c:	f1c2 0620 	rsb	r6, r2, #32
 8009210:	6843      	ldr	r3, [r0, #4]
 8009212:	6804      	ldr	r4, [r0, #0]
 8009214:	fa03 f506 	lsl.w	r5, r3, r6
 8009218:	432c      	orrs	r4, r5
 800921a:	40d3      	lsrs	r3, r2
 800921c:	6004      	str	r4, [r0, #0]
 800921e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009222:	4288      	cmp	r0, r1
 8009224:	d3f4      	bcc.n	8009210 <L_shift+0xc>
 8009226:	bd70      	pop	{r4, r5, r6, pc}

08009228 <__match>:
 8009228:	b530      	push	{r4, r5, lr}
 800922a:	6803      	ldr	r3, [r0, #0]
 800922c:	3301      	adds	r3, #1
 800922e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009232:	b914      	cbnz	r4, 800923a <__match+0x12>
 8009234:	6003      	str	r3, [r0, #0]
 8009236:	2001      	movs	r0, #1
 8009238:	bd30      	pop	{r4, r5, pc}
 800923a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800923e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009242:	2d19      	cmp	r5, #25
 8009244:	bf98      	it	ls
 8009246:	3220      	addls	r2, #32
 8009248:	42a2      	cmp	r2, r4
 800924a:	d0f0      	beq.n	800922e <__match+0x6>
 800924c:	2000      	movs	r0, #0
 800924e:	e7f3      	b.n	8009238 <__match+0x10>

08009250 <__hexnan>:
 8009250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009254:	680b      	ldr	r3, [r1, #0]
 8009256:	6801      	ldr	r1, [r0, #0]
 8009258:	115e      	asrs	r6, r3, #5
 800925a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800925e:	f013 031f 	ands.w	r3, r3, #31
 8009262:	b087      	sub	sp, #28
 8009264:	bf18      	it	ne
 8009266:	3604      	addne	r6, #4
 8009268:	2500      	movs	r5, #0
 800926a:	1f37      	subs	r7, r6, #4
 800926c:	4682      	mov	sl, r0
 800926e:	4690      	mov	r8, r2
 8009270:	9301      	str	r3, [sp, #4]
 8009272:	f846 5c04 	str.w	r5, [r6, #-4]
 8009276:	46b9      	mov	r9, r7
 8009278:	463c      	mov	r4, r7
 800927a:	9502      	str	r5, [sp, #8]
 800927c:	46ab      	mov	fp, r5
 800927e:	784a      	ldrb	r2, [r1, #1]
 8009280:	1c4b      	adds	r3, r1, #1
 8009282:	9303      	str	r3, [sp, #12]
 8009284:	b342      	cbz	r2, 80092d8 <__hexnan+0x88>
 8009286:	4610      	mov	r0, r2
 8009288:	9105      	str	r1, [sp, #20]
 800928a:	9204      	str	r2, [sp, #16]
 800928c:	f7ff fd94 	bl	8008db8 <__hexdig_fun>
 8009290:	2800      	cmp	r0, #0
 8009292:	d151      	bne.n	8009338 <__hexnan+0xe8>
 8009294:	9a04      	ldr	r2, [sp, #16]
 8009296:	9905      	ldr	r1, [sp, #20]
 8009298:	2a20      	cmp	r2, #32
 800929a:	d818      	bhi.n	80092ce <__hexnan+0x7e>
 800929c:	9b02      	ldr	r3, [sp, #8]
 800929e:	459b      	cmp	fp, r3
 80092a0:	dd13      	ble.n	80092ca <__hexnan+0x7a>
 80092a2:	454c      	cmp	r4, r9
 80092a4:	d206      	bcs.n	80092b4 <__hexnan+0x64>
 80092a6:	2d07      	cmp	r5, #7
 80092a8:	dc04      	bgt.n	80092b4 <__hexnan+0x64>
 80092aa:	462a      	mov	r2, r5
 80092ac:	4649      	mov	r1, r9
 80092ae:	4620      	mov	r0, r4
 80092b0:	f7ff ffa8 	bl	8009204 <L_shift>
 80092b4:	4544      	cmp	r4, r8
 80092b6:	d952      	bls.n	800935e <__hexnan+0x10e>
 80092b8:	2300      	movs	r3, #0
 80092ba:	f1a4 0904 	sub.w	r9, r4, #4
 80092be:	f844 3c04 	str.w	r3, [r4, #-4]
 80092c2:	f8cd b008 	str.w	fp, [sp, #8]
 80092c6:	464c      	mov	r4, r9
 80092c8:	461d      	mov	r5, r3
 80092ca:	9903      	ldr	r1, [sp, #12]
 80092cc:	e7d7      	b.n	800927e <__hexnan+0x2e>
 80092ce:	2a29      	cmp	r2, #41	@ 0x29
 80092d0:	d157      	bne.n	8009382 <__hexnan+0x132>
 80092d2:	3102      	adds	r1, #2
 80092d4:	f8ca 1000 	str.w	r1, [sl]
 80092d8:	f1bb 0f00 	cmp.w	fp, #0
 80092dc:	d051      	beq.n	8009382 <__hexnan+0x132>
 80092de:	454c      	cmp	r4, r9
 80092e0:	d206      	bcs.n	80092f0 <__hexnan+0xa0>
 80092e2:	2d07      	cmp	r5, #7
 80092e4:	dc04      	bgt.n	80092f0 <__hexnan+0xa0>
 80092e6:	462a      	mov	r2, r5
 80092e8:	4649      	mov	r1, r9
 80092ea:	4620      	mov	r0, r4
 80092ec:	f7ff ff8a 	bl	8009204 <L_shift>
 80092f0:	4544      	cmp	r4, r8
 80092f2:	d936      	bls.n	8009362 <__hexnan+0x112>
 80092f4:	f1a8 0204 	sub.w	r2, r8, #4
 80092f8:	4623      	mov	r3, r4
 80092fa:	f853 1b04 	ldr.w	r1, [r3], #4
 80092fe:	f842 1f04 	str.w	r1, [r2, #4]!
 8009302:	429f      	cmp	r7, r3
 8009304:	d2f9      	bcs.n	80092fa <__hexnan+0xaa>
 8009306:	1b3b      	subs	r3, r7, r4
 8009308:	f023 0303 	bic.w	r3, r3, #3
 800930c:	3304      	adds	r3, #4
 800930e:	3401      	adds	r4, #1
 8009310:	3e03      	subs	r6, #3
 8009312:	42b4      	cmp	r4, r6
 8009314:	bf88      	it	hi
 8009316:	2304      	movhi	r3, #4
 8009318:	4443      	add	r3, r8
 800931a:	2200      	movs	r2, #0
 800931c:	f843 2b04 	str.w	r2, [r3], #4
 8009320:	429f      	cmp	r7, r3
 8009322:	d2fb      	bcs.n	800931c <__hexnan+0xcc>
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	b91b      	cbnz	r3, 8009330 <__hexnan+0xe0>
 8009328:	4547      	cmp	r7, r8
 800932a:	d128      	bne.n	800937e <__hexnan+0x12e>
 800932c:	2301      	movs	r3, #1
 800932e:	603b      	str	r3, [r7, #0]
 8009330:	2005      	movs	r0, #5
 8009332:	b007      	add	sp, #28
 8009334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009338:	3501      	adds	r5, #1
 800933a:	2d08      	cmp	r5, #8
 800933c:	f10b 0b01 	add.w	fp, fp, #1
 8009340:	dd06      	ble.n	8009350 <__hexnan+0x100>
 8009342:	4544      	cmp	r4, r8
 8009344:	d9c1      	bls.n	80092ca <__hexnan+0x7a>
 8009346:	2300      	movs	r3, #0
 8009348:	f844 3c04 	str.w	r3, [r4, #-4]
 800934c:	2501      	movs	r5, #1
 800934e:	3c04      	subs	r4, #4
 8009350:	6822      	ldr	r2, [r4, #0]
 8009352:	f000 000f 	and.w	r0, r0, #15
 8009356:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800935a:	6020      	str	r0, [r4, #0]
 800935c:	e7b5      	b.n	80092ca <__hexnan+0x7a>
 800935e:	2508      	movs	r5, #8
 8009360:	e7b3      	b.n	80092ca <__hexnan+0x7a>
 8009362:	9b01      	ldr	r3, [sp, #4]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d0dd      	beq.n	8009324 <__hexnan+0xd4>
 8009368:	f1c3 0320 	rsb	r3, r3, #32
 800936c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009370:	40da      	lsrs	r2, r3
 8009372:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009376:	4013      	ands	r3, r2
 8009378:	f846 3c04 	str.w	r3, [r6, #-4]
 800937c:	e7d2      	b.n	8009324 <__hexnan+0xd4>
 800937e:	3f04      	subs	r7, #4
 8009380:	e7d0      	b.n	8009324 <__hexnan+0xd4>
 8009382:	2004      	movs	r0, #4
 8009384:	e7d5      	b.n	8009332 <__hexnan+0xe2>

08009386 <__ascii_mbtowc>:
 8009386:	b082      	sub	sp, #8
 8009388:	b901      	cbnz	r1, 800938c <__ascii_mbtowc+0x6>
 800938a:	a901      	add	r1, sp, #4
 800938c:	b142      	cbz	r2, 80093a0 <__ascii_mbtowc+0x1a>
 800938e:	b14b      	cbz	r3, 80093a4 <__ascii_mbtowc+0x1e>
 8009390:	7813      	ldrb	r3, [r2, #0]
 8009392:	600b      	str	r3, [r1, #0]
 8009394:	7812      	ldrb	r2, [r2, #0]
 8009396:	1e10      	subs	r0, r2, #0
 8009398:	bf18      	it	ne
 800939a:	2001      	movne	r0, #1
 800939c:	b002      	add	sp, #8
 800939e:	4770      	bx	lr
 80093a0:	4610      	mov	r0, r2
 80093a2:	e7fb      	b.n	800939c <__ascii_mbtowc+0x16>
 80093a4:	f06f 0001 	mvn.w	r0, #1
 80093a8:	e7f8      	b.n	800939c <__ascii_mbtowc+0x16>

080093aa <_realloc_r>:
 80093aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093ae:	4607      	mov	r7, r0
 80093b0:	4614      	mov	r4, r2
 80093b2:	460d      	mov	r5, r1
 80093b4:	b921      	cbnz	r1, 80093c0 <_realloc_r+0x16>
 80093b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80093ba:	4611      	mov	r1, r2
 80093bc:	f7fd bca0 	b.w	8006d00 <_malloc_r>
 80093c0:	b92a      	cbnz	r2, 80093ce <_realloc_r+0x24>
 80093c2:	f7fd fc29 	bl	8006c18 <_free_r>
 80093c6:	4625      	mov	r5, r4
 80093c8:	4628      	mov	r0, r5
 80093ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093ce:	f000 f840 	bl	8009452 <_malloc_usable_size_r>
 80093d2:	4284      	cmp	r4, r0
 80093d4:	4606      	mov	r6, r0
 80093d6:	d802      	bhi.n	80093de <_realloc_r+0x34>
 80093d8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80093dc:	d8f4      	bhi.n	80093c8 <_realloc_r+0x1e>
 80093de:	4621      	mov	r1, r4
 80093e0:	4638      	mov	r0, r7
 80093e2:	f7fd fc8d 	bl	8006d00 <_malloc_r>
 80093e6:	4680      	mov	r8, r0
 80093e8:	b908      	cbnz	r0, 80093ee <_realloc_r+0x44>
 80093ea:	4645      	mov	r5, r8
 80093ec:	e7ec      	b.n	80093c8 <_realloc_r+0x1e>
 80093ee:	42b4      	cmp	r4, r6
 80093f0:	4622      	mov	r2, r4
 80093f2:	4629      	mov	r1, r5
 80093f4:	bf28      	it	cs
 80093f6:	4632      	movcs	r2, r6
 80093f8:	f7ff fc42 	bl	8008c80 <memcpy>
 80093fc:	4629      	mov	r1, r5
 80093fe:	4638      	mov	r0, r7
 8009400:	f7fd fc0a 	bl	8006c18 <_free_r>
 8009404:	e7f1      	b.n	80093ea <_realloc_r+0x40>

08009406 <__ascii_wctomb>:
 8009406:	4603      	mov	r3, r0
 8009408:	4608      	mov	r0, r1
 800940a:	b141      	cbz	r1, 800941e <__ascii_wctomb+0x18>
 800940c:	2aff      	cmp	r2, #255	@ 0xff
 800940e:	d904      	bls.n	800941a <__ascii_wctomb+0x14>
 8009410:	228a      	movs	r2, #138	@ 0x8a
 8009412:	601a      	str	r2, [r3, #0]
 8009414:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009418:	4770      	bx	lr
 800941a:	700a      	strb	r2, [r1, #0]
 800941c:	2001      	movs	r0, #1
 800941e:	4770      	bx	lr

08009420 <fiprintf>:
 8009420:	b40e      	push	{r1, r2, r3}
 8009422:	b503      	push	{r0, r1, lr}
 8009424:	4601      	mov	r1, r0
 8009426:	ab03      	add	r3, sp, #12
 8009428:	4805      	ldr	r0, [pc, #20]	@ (8009440 <fiprintf+0x20>)
 800942a:	f853 2b04 	ldr.w	r2, [r3], #4
 800942e:	6800      	ldr	r0, [r0, #0]
 8009430:	9301      	str	r3, [sp, #4]
 8009432:	f7ff f9a1 	bl	8008778 <_vfiprintf_r>
 8009436:	b002      	add	sp, #8
 8009438:	f85d eb04 	ldr.w	lr, [sp], #4
 800943c:	b003      	add	sp, #12
 800943e:	4770      	bx	lr
 8009440:	20000018 	.word	0x20000018

08009444 <abort>:
 8009444:	b508      	push	{r3, lr}
 8009446:	2006      	movs	r0, #6
 8009448:	f000 f834 	bl	80094b4 <raise>
 800944c:	2001      	movs	r0, #1
 800944e:	f7f8 fa05 	bl	800185c <_exit>

08009452 <_malloc_usable_size_r>:
 8009452:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009456:	1f18      	subs	r0, r3, #4
 8009458:	2b00      	cmp	r3, #0
 800945a:	bfbc      	itt	lt
 800945c:	580b      	ldrlt	r3, [r1, r0]
 800945e:	18c0      	addlt	r0, r0, r3
 8009460:	4770      	bx	lr

08009462 <_raise_r>:
 8009462:	291f      	cmp	r1, #31
 8009464:	b538      	push	{r3, r4, r5, lr}
 8009466:	4605      	mov	r5, r0
 8009468:	460c      	mov	r4, r1
 800946a:	d904      	bls.n	8009476 <_raise_r+0x14>
 800946c:	2316      	movs	r3, #22
 800946e:	6003      	str	r3, [r0, #0]
 8009470:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009474:	bd38      	pop	{r3, r4, r5, pc}
 8009476:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009478:	b112      	cbz	r2, 8009480 <_raise_r+0x1e>
 800947a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800947e:	b94b      	cbnz	r3, 8009494 <_raise_r+0x32>
 8009480:	4628      	mov	r0, r5
 8009482:	f000 f831 	bl	80094e8 <_getpid_r>
 8009486:	4622      	mov	r2, r4
 8009488:	4601      	mov	r1, r0
 800948a:	4628      	mov	r0, r5
 800948c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009490:	f000 b818 	b.w	80094c4 <_kill_r>
 8009494:	2b01      	cmp	r3, #1
 8009496:	d00a      	beq.n	80094ae <_raise_r+0x4c>
 8009498:	1c59      	adds	r1, r3, #1
 800949a:	d103      	bne.n	80094a4 <_raise_r+0x42>
 800949c:	2316      	movs	r3, #22
 800949e:	6003      	str	r3, [r0, #0]
 80094a0:	2001      	movs	r0, #1
 80094a2:	e7e7      	b.n	8009474 <_raise_r+0x12>
 80094a4:	2100      	movs	r1, #0
 80094a6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80094aa:	4620      	mov	r0, r4
 80094ac:	4798      	blx	r3
 80094ae:	2000      	movs	r0, #0
 80094b0:	e7e0      	b.n	8009474 <_raise_r+0x12>
	...

080094b4 <raise>:
 80094b4:	4b02      	ldr	r3, [pc, #8]	@ (80094c0 <raise+0xc>)
 80094b6:	4601      	mov	r1, r0
 80094b8:	6818      	ldr	r0, [r3, #0]
 80094ba:	f7ff bfd2 	b.w	8009462 <_raise_r>
 80094be:	bf00      	nop
 80094c0:	20000018 	.word	0x20000018

080094c4 <_kill_r>:
 80094c4:	b538      	push	{r3, r4, r5, lr}
 80094c6:	4d07      	ldr	r5, [pc, #28]	@ (80094e4 <_kill_r+0x20>)
 80094c8:	2300      	movs	r3, #0
 80094ca:	4604      	mov	r4, r0
 80094cc:	4608      	mov	r0, r1
 80094ce:	4611      	mov	r1, r2
 80094d0:	602b      	str	r3, [r5, #0]
 80094d2:	f7f8 f9b3 	bl	800183c <_kill>
 80094d6:	1c43      	adds	r3, r0, #1
 80094d8:	d102      	bne.n	80094e0 <_kill_r+0x1c>
 80094da:	682b      	ldr	r3, [r5, #0]
 80094dc:	b103      	cbz	r3, 80094e0 <_kill_r+0x1c>
 80094de:	6023      	str	r3, [r4, #0]
 80094e0:	bd38      	pop	{r3, r4, r5, pc}
 80094e2:	bf00      	nop
 80094e4:	2000067c 	.word	0x2000067c

080094e8 <_getpid_r>:
 80094e8:	f7f8 b9a0 	b.w	800182c <_getpid>

080094ec <asinf>:
 80094ec:	b508      	push	{r3, lr}
 80094ee:	ed2d 8b02 	vpush	{d8}
 80094f2:	eeb0 8a40 	vmov.f32	s16, s0
 80094f6:	f000 f88f 	bl	8009618 <__ieee754_asinf>
 80094fa:	eeb4 8a48 	vcmp.f32	s16, s16
 80094fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009502:	eef0 8a40 	vmov.f32	s17, s0
 8009506:	d615      	bvs.n	8009534 <asinf+0x48>
 8009508:	eeb0 0a48 	vmov.f32	s0, s16
 800950c:	f000 f873 	bl	80095f6 <fabsf>
 8009510:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8009514:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8009518:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800951c:	dd0a      	ble.n	8009534 <asinf+0x48>
 800951e:	f7fc fced 	bl	8005efc <__errno>
 8009522:	ecbd 8b02 	vpop	{d8}
 8009526:	2321      	movs	r3, #33	@ 0x21
 8009528:	6003      	str	r3, [r0, #0]
 800952a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800952e:	4804      	ldr	r0, [pc, #16]	@ (8009540 <asinf+0x54>)
 8009530:	f7fc bd12 	b.w	8005f58 <nanf>
 8009534:	eeb0 0a68 	vmov.f32	s0, s17
 8009538:	ecbd 8b02 	vpop	{d8}
 800953c:	bd08      	pop	{r3, pc}
 800953e:	bf00      	nop
 8009540:	0800a475 	.word	0x0800a475

08009544 <atan2f>:
 8009544:	f000 b94c 	b.w	80097e0 <__ieee754_atan2f>

08009548 <powf>:
 8009548:	b508      	push	{r3, lr}
 800954a:	ed2d 8b04 	vpush	{d8-d9}
 800954e:	eeb0 8a60 	vmov.f32	s16, s1
 8009552:	eeb0 9a40 	vmov.f32	s18, s0
 8009556:	f000 f9e3 	bl	8009920 <__ieee754_powf>
 800955a:	eeb4 8a48 	vcmp.f32	s16, s16
 800955e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009562:	eef0 8a40 	vmov.f32	s17, s0
 8009566:	d63e      	bvs.n	80095e6 <powf+0x9e>
 8009568:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800956c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009570:	d112      	bne.n	8009598 <powf+0x50>
 8009572:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8009576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800957a:	d039      	beq.n	80095f0 <powf+0xa8>
 800957c:	eeb0 0a48 	vmov.f32	s0, s16
 8009580:	f000 f840 	bl	8009604 <finitef>
 8009584:	b378      	cbz	r0, 80095e6 <powf+0x9e>
 8009586:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800958a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800958e:	d52a      	bpl.n	80095e6 <powf+0x9e>
 8009590:	f7fc fcb4 	bl	8005efc <__errno>
 8009594:	2322      	movs	r3, #34	@ 0x22
 8009596:	e014      	b.n	80095c2 <powf+0x7a>
 8009598:	f000 f834 	bl	8009604 <finitef>
 800959c:	b998      	cbnz	r0, 80095c6 <powf+0x7e>
 800959e:	eeb0 0a49 	vmov.f32	s0, s18
 80095a2:	f000 f82f 	bl	8009604 <finitef>
 80095a6:	b170      	cbz	r0, 80095c6 <powf+0x7e>
 80095a8:	eeb0 0a48 	vmov.f32	s0, s16
 80095ac:	f000 f82a 	bl	8009604 <finitef>
 80095b0:	b148      	cbz	r0, 80095c6 <powf+0x7e>
 80095b2:	eef4 8a68 	vcmp.f32	s17, s17
 80095b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095ba:	d7e9      	bvc.n	8009590 <powf+0x48>
 80095bc:	f7fc fc9e 	bl	8005efc <__errno>
 80095c0:	2321      	movs	r3, #33	@ 0x21
 80095c2:	6003      	str	r3, [r0, #0]
 80095c4:	e00f      	b.n	80095e6 <powf+0x9e>
 80095c6:	eef5 8a40 	vcmp.f32	s17, #0.0
 80095ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095ce:	d10a      	bne.n	80095e6 <powf+0x9e>
 80095d0:	eeb0 0a49 	vmov.f32	s0, s18
 80095d4:	f000 f816 	bl	8009604 <finitef>
 80095d8:	b128      	cbz	r0, 80095e6 <powf+0x9e>
 80095da:	eeb0 0a48 	vmov.f32	s0, s16
 80095de:	f000 f811 	bl	8009604 <finitef>
 80095e2:	2800      	cmp	r0, #0
 80095e4:	d1d4      	bne.n	8009590 <powf+0x48>
 80095e6:	eeb0 0a68 	vmov.f32	s0, s17
 80095ea:	ecbd 8b04 	vpop	{d8-d9}
 80095ee:	bd08      	pop	{r3, pc}
 80095f0:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80095f4:	e7f7      	b.n	80095e6 <powf+0x9e>

080095f6 <fabsf>:
 80095f6:	ee10 3a10 	vmov	r3, s0
 80095fa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80095fe:	ee00 3a10 	vmov	s0, r3
 8009602:	4770      	bx	lr

08009604 <finitef>:
 8009604:	ee10 3a10 	vmov	r3, s0
 8009608:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800960c:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8009610:	bfac      	ite	ge
 8009612:	2000      	movge	r0, #0
 8009614:	2001      	movlt	r0, #1
 8009616:	4770      	bx	lr

08009618 <__ieee754_asinf>:
 8009618:	b538      	push	{r3, r4, r5, lr}
 800961a:	ee10 5a10 	vmov	r5, s0
 800961e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8009622:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 8009626:	ed2d 8b04 	vpush	{d8-d9}
 800962a:	d10c      	bne.n	8009646 <__ieee754_asinf+0x2e>
 800962c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80097a0 <__ieee754_asinf+0x188>
 8009630:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 80097a4 <__ieee754_asinf+0x18c>
 8009634:	ee60 7a27 	vmul.f32	s15, s0, s15
 8009638:	eee0 7a07 	vfma.f32	s15, s0, s14
 800963c:	eeb0 0a67 	vmov.f32	s0, s15
 8009640:	ecbd 8b04 	vpop	{d8-d9}
 8009644:	bd38      	pop	{r3, r4, r5, pc}
 8009646:	d904      	bls.n	8009652 <__ieee754_asinf+0x3a>
 8009648:	ee70 7a40 	vsub.f32	s15, s0, s0
 800964c:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8009650:	e7f6      	b.n	8009640 <__ieee754_asinf+0x28>
 8009652:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8009656:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800965a:	d20b      	bcs.n	8009674 <__ieee754_asinf+0x5c>
 800965c:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 8009660:	d252      	bcs.n	8009708 <__ieee754_asinf+0xf0>
 8009662:	eddf 7a51 	vldr	s15, [pc, #324]	@ 80097a8 <__ieee754_asinf+0x190>
 8009666:	ee70 7a27 	vadd.f32	s15, s0, s15
 800966a:	eef4 7ae8 	vcmpe.f32	s15, s17
 800966e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009672:	dce5      	bgt.n	8009640 <__ieee754_asinf+0x28>
 8009674:	f7ff ffbf 	bl	80095f6 <fabsf>
 8009678:	ee38 8ac0 	vsub.f32	s16, s17, s0
 800967c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8009680:	ee28 8a27 	vmul.f32	s16, s16, s15
 8009684:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80097ac <__ieee754_asinf+0x194>
 8009688:	eddf 7a49 	vldr	s15, [pc, #292]	@ 80097b0 <__ieee754_asinf+0x198>
 800968c:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 80097b4 <__ieee754_asinf+0x19c>
 8009690:	eea8 7a27 	vfma.f32	s14, s16, s15
 8009694:	eddf 7a48 	vldr	s15, [pc, #288]	@ 80097b8 <__ieee754_asinf+0x1a0>
 8009698:	eee7 7a08 	vfma.f32	s15, s14, s16
 800969c:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 80097bc <__ieee754_asinf+0x1a4>
 80096a0:	eea7 7a88 	vfma.f32	s14, s15, s16
 80096a4:	eddf 7a46 	vldr	s15, [pc, #280]	@ 80097c0 <__ieee754_asinf+0x1a8>
 80096a8:	eee7 7a08 	vfma.f32	s15, s14, s16
 80096ac:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 80097c4 <__ieee754_asinf+0x1ac>
 80096b0:	eea7 9a88 	vfma.f32	s18, s15, s16
 80096b4:	eddf 7a44 	vldr	s15, [pc, #272]	@ 80097c8 <__ieee754_asinf+0x1b0>
 80096b8:	eee8 7a07 	vfma.f32	s15, s16, s14
 80096bc:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80097cc <__ieee754_asinf+0x1b4>
 80096c0:	eea7 7a88 	vfma.f32	s14, s15, s16
 80096c4:	eddf 7a42 	vldr	s15, [pc, #264]	@ 80097d0 <__ieee754_asinf+0x1b8>
 80096c8:	eee7 7a08 	vfma.f32	s15, s14, s16
 80096cc:	eeb0 0a48 	vmov.f32	s0, s16
 80096d0:	eee7 8a88 	vfma.f32	s17, s15, s16
 80096d4:	f000 fd52 	bl	800a17c <__ieee754_sqrtf>
 80096d8:	4b3e      	ldr	r3, [pc, #248]	@ (80097d4 <__ieee754_asinf+0x1bc>)
 80096da:	ee29 9a08 	vmul.f32	s18, s18, s16
 80096de:	429c      	cmp	r4, r3
 80096e0:	ee89 6a28 	vdiv.f32	s12, s18, s17
 80096e4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80096e8:	d93d      	bls.n	8009766 <__ieee754_asinf+0x14e>
 80096ea:	eea0 0a06 	vfma.f32	s0, s0, s12
 80096ee:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 80097d8 <__ieee754_asinf+0x1c0>
 80096f2:	eee0 7a26 	vfma.f32	s15, s0, s13
 80096f6:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 80097a4 <__ieee754_asinf+0x18c>
 80096fa:	ee30 0a67 	vsub.f32	s0, s0, s15
 80096fe:	2d00      	cmp	r5, #0
 8009700:	bfd8      	it	le
 8009702:	eeb1 0a40 	vnegle.f32	s0, s0
 8009706:	e79b      	b.n	8009640 <__ieee754_asinf+0x28>
 8009708:	ee60 7a00 	vmul.f32	s15, s0, s0
 800970c:	eddf 6a28 	vldr	s13, [pc, #160]	@ 80097b0 <__ieee754_asinf+0x198>
 8009710:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80097ac <__ieee754_asinf+0x194>
 8009714:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 80097c4 <__ieee754_asinf+0x1ac>
 8009718:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800971c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80097b8 <__ieee754_asinf+0x1a0>
 8009720:	eee7 6a27 	vfma.f32	s13, s14, s15
 8009724:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 80097bc <__ieee754_asinf+0x1a4>
 8009728:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800972c:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80097c0 <__ieee754_asinf+0x1a8>
 8009730:	eee7 6a27 	vfma.f32	s13, s14, s15
 8009734:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80097b4 <__ieee754_asinf+0x19c>
 8009738:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800973c:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80097c8 <__ieee754_asinf+0x1b0>
 8009740:	eee7 6a86 	vfma.f32	s13, s15, s12
 8009744:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 80097cc <__ieee754_asinf+0x1b4>
 8009748:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800974c:	eddf 6a20 	vldr	s13, [pc, #128]	@ 80097d0 <__ieee754_asinf+0x1b8>
 8009750:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009754:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009758:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800975c:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8009760:	eea0 0a27 	vfma.f32	s0, s0, s15
 8009764:	e76c      	b.n	8009640 <__ieee754_asinf+0x28>
 8009766:	ee10 3a10 	vmov	r3, s0
 800976a:	f36f 030b 	bfc	r3, #0, #12
 800976e:	ee07 3a10 	vmov	s14, r3
 8009772:	eea7 8a47 	vfms.f32	s16, s14, s14
 8009776:	ee70 5a00 	vadd.f32	s11, s0, s0
 800977a:	ee30 0a07 	vadd.f32	s0, s0, s14
 800977e:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80097a0 <__ieee754_asinf+0x188>
 8009782:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8009786:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 80097dc <__ieee754_asinf+0x1c4>
 800978a:	eee5 7a66 	vfms.f32	s15, s10, s13
 800978e:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8009792:	eeb0 6a40 	vmov.f32	s12, s0
 8009796:	eea7 6a66 	vfms.f32	s12, s14, s13
 800979a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800979e:	e7ac      	b.n	80096fa <__ieee754_asinf+0xe2>
 80097a0:	b33bbd2e 	.word	0xb33bbd2e
 80097a4:	3fc90fdb 	.word	0x3fc90fdb
 80097a8:	7149f2ca 	.word	0x7149f2ca
 80097ac:	3a4f7f04 	.word	0x3a4f7f04
 80097b0:	3811ef08 	.word	0x3811ef08
 80097b4:	3e2aaaab 	.word	0x3e2aaaab
 80097b8:	bd241146 	.word	0xbd241146
 80097bc:	3e4e0aa8 	.word	0x3e4e0aa8
 80097c0:	bea6b090 	.word	0xbea6b090
 80097c4:	3d9dc62e 	.word	0x3d9dc62e
 80097c8:	bf303361 	.word	0xbf303361
 80097cc:	4001572d 	.word	0x4001572d
 80097d0:	c019d139 	.word	0xc019d139
 80097d4:	3f799999 	.word	0x3f799999
 80097d8:	333bbd2e 	.word	0x333bbd2e
 80097dc:	3f490fdb 	.word	0x3f490fdb

080097e0 <__ieee754_atan2f>:
 80097e0:	ee10 2a90 	vmov	r2, s1
 80097e4:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 80097e8:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80097ec:	b510      	push	{r4, lr}
 80097ee:	eef0 7a40 	vmov.f32	s15, s0
 80097f2:	d806      	bhi.n	8009802 <__ieee754_atan2f+0x22>
 80097f4:	ee10 0a10 	vmov	r0, s0
 80097f8:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80097fc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009800:	d904      	bls.n	800980c <__ieee754_atan2f+0x2c>
 8009802:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8009806:	eeb0 0a67 	vmov.f32	s0, s15
 800980a:	bd10      	pop	{r4, pc}
 800980c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8009810:	d103      	bne.n	800981a <__ieee754_atan2f+0x3a>
 8009812:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009816:	f000 bb51 	b.w	8009ebc <atanf>
 800981a:	1794      	asrs	r4, r2, #30
 800981c:	f004 0402 	and.w	r4, r4, #2
 8009820:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8009824:	b943      	cbnz	r3, 8009838 <__ieee754_atan2f+0x58>
 8009826:	2c02      	cmp	r4, #2
 8009828:	d05e      	beq.n	80098e8 <__ieee754_atan2f+0x108>
 800982a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80098fc <__ieee754_atan2f+0x11c>
 800982e:	2c03      	cmp	r4, #3
 8009830:	bf08      	it	eq
 8009832:	eef0 7a47 	vmoveq.f32	s15, s14
 8009836:	e7e6      	b.n	8009806 <__ieee754_atan2f+0x26>
 8009838:	b941      	cbnz	r1, 800984c <__ieee754_atan2f+0x6c>
 800983a:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8009900 <__ieee754_atan2f+0x120>
 800983e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8009904 <__ieee754_atan2f+0x124>
 8009842:	2800      	cmp	r0, #0
 8009844:	bfa8      	it	ge
 8009846:	eef0 7a47 	vmovge.f32	s15, s14
 800984a:	e7dc      	b.n	8009806 <__ieee754_atan2f+0x26>
 800984c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8009850:	d110      	bne.n	8009874 <__ieee754_atan2f+0x94>
 8009852:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009856:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 800985a:	d107      	bne.n	800986c <__ieee754_atan2f+0x8c>
 800985c:	2c02      	cmp	r4, #2
 800985e:	d846      	bhi.n	80098ee <__ieee754_atan2f+0x10e>
 8009860:	4b29      	ldr	r3, [pc, #164]	@ (8009908 <__ieee754_atan2f+0x128>)
 8009862:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8009866:	edd3 7a00 	vldr	s15, [r3]
 800986a:	e7cc      	b.n	8009806 <__ieee754_atan2f+0x26>
 800986c:	2c02      	cmp	r4, #2
 800986e:	d841      	bhi.n	80098f4 <__ieee754_atan2f+0x114>
 8009870:	4b26      	ldr	r3, [pc, #152]	@ (800990c <__ieee754_atan2f+0x12c>)
 8009872:	e7f6      	b.n	8009862 <__ieee754_atan2f+0x82>
 8009874:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009878:	d0df      	beq.n	800983a <__ieee754_atan2f+0x5a>
 800987a:	1a5b      	subs	r3, r3, r1
 800987c:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8009880:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8009884:	da1a      	bge.n	80098bc <__ieee754_atan2f+0xdc>
 8009886:	2a00      	cmp	r2, #0
 8009888:	da01      	bge.n	800988e <__ieee754_atan2f+0xae>
 800988a:	313c      	adds	r1, #60	@ 0x3c
 800988c:	db19      	blt.n	80098c2 <__ieee754_atan2f+0xe2>
 800988e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8009892:	f7ff feb0 	bl	80095f6 <fabsf>
 8009896:	f000 fb11 	bl	8009ebc <atanf>
 800989a:	eef0 7a40 	vmov.f32	s15, s0
 800989e:	2c01      	cmp	r4, #1
 80098a0:	d012      	beq.n	80098c8 <__ieee754_atan2f+0xe8>
 80098a2:	2c02      	cmp	r4, #2
 80098a4:	d017      	beq.n	80098d6 <__ieee754_atan2f+0xf6>
 80098a6:	2c00      	cmp	r4, #0
 80098a8:	d0ad      	beq.n	8009806 <__ieee754_atan2f+0x26>
 80098aa:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8009910 <__ieee754_atan2f+0x130>
 80098ae:	ee77 7a87 	vadd.f32	s15, s15, s14
 80098b2:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8009914 <__ieee754_atan2f+0x134>
 80098b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80098ba:	e7a4      	b.n	8009806 <__ieee754_atan2f+0x26>
 80098bc:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8009904 <__ieee754_atan2f+0x124>
 80098c0:	e7ed      	b.n	800989e <__ieee754_atan2f+0xbe>
 80098c2:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8009918 <__ieee754_atan2f+0x138>
 80098c6:	e7ea      	b.n	800989e <__ieee754_atan2f+0xbe>
 80098c8:	ee17 3a90 	vmov	r3, s15
 80098cc:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80098d0:	ee07 3a90 	vmov	s15, r3
 80098d4:	e797      	b.n	8009806 <__ieee754_atan2f+0x26>
 80098d6:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8009910 <__ieee754_atan2f+0x130>
 80098da:	ee77 7a87 	vadd.f32	s15, s15, s14
 80098de:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8009914 <__ieee754_atan2f+0x134>
 80098e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80098e6:	e78e      	b.n	8009806 <__ieee754_atan2f+0x26>
 80098e8:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8009914 <__ieee754_atan2f+0x134>
 80098ec:	e78b      	b.n	8009806 <__ieee754_atan2f+0x26>
 80098ee:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800991c <__ieee754_atan2f+0x13c>
 80098f2:	e788      	b.n	8009806 <__ieee754_atan2f+0x26>
 80098f4:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8009918 <__ieee754_atan2f+0x138>
 80098f8:	e785      	b.n	8009806 <__ieee754_atan2f+0x26>
 80098fa:	bf00      	nop
 80098fc:	c0490fdb 	.word	0xc0490fdb
 8009900:	bfc90fdb 	.word	0xbfc90fdb
 8009904:	3fc90fdb 	.word	0x3fc90fdb
 8009908:	0800a738 	.word	0x0800a738
 800990c:	0800a72c 	.word	0x0800a72c
 8009910:	33bbbd2e 	.word	0x33bbbd2e
 8009914:	40490fdb 	.word	0x40490fdb
 8009918:	00000000 	.word	0x00000000
 800991c:	3f490fdb 	.word	0x3f490fdb

08009920 <__ieee754_powf>:
 8009920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009924:	ee10 4a90 	vmov	r4, s1
 8009928:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800992c:	ed2d 8b02 	vpush	{d8}
 8009930:	ee10 6a10 	vmov	r6, s0
 8009934:	eeb0 8a40 	vmov.f32	s16, s0
 8009938:	eef0 8a60 	vmov.f32	s17, s1
 800993c:	d10c      	bne.n	8009958 <__ieee754_powf+0x38>
 800993e:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 8009942:	0076      	lsls	r6, r6, #1
 8009944:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8009948:	f240 8274 	bls.w	8009e34 <__ieee754_powf+0x514>
 800994c:	ee38 0a28 	vadd.f32	s0, s16, s17
 8009950:	ecbd 8b02 	vpop	{d8}
 8009954:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009958:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800995c:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8009960:	d802      	bhi.n	8009968 <__ieee754_powf+0x48>
 8009962:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8009966:	d908      	bls.n	800997a <__ieee754_powf+0x5a>
 8009968:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800996c:	d1ee      	bne.n	800994c <__ieee754_powf+0x2c>
 800996e:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8009972:	0064      	lsls	r4, r4, #1
 8009974:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8009978:	e7e6      	b.n	8009948 <__ieee754_powf+0x28>
 800997a:	2e00      	cmp	r6, #0
 800997c:	da1f      	bge.n	80099be <__ieee754_powf+0x9e>
 800997e:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 8009982:	f080 8260 	bcs.w	8009e46 <__ieee754_powf+0x526>
 8009986:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800998a:	d32f      	bcc.n	80099ec <__ieee754_powf+0xcc>
 800998c:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8009990:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8009994:	fa49 f503 	asr.w	r5, r9, r3
 8009998:	fa05 f303 	lsl.w	r3, r5, r3
 800999c:	454b      	cmp	r3, r9
 800999e:	d123      	bne.n	80099e8 <__ieee754_powf+0xc8>
 80099a0:	f005 0501 	and.w	r5, r5, #1
 80099a4:	f1c5 0502 	rsb	r5, r5, #2
 80099a8:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 80099ac:	d11f      	bne.n	80099ee <__ieee754_powf+0xce>
 80099ae:	2c00      	cmp	r4, #0
 80099b0:	f280 8246 	bge.w	8009e40 <__ieee754_powf+0x520>
 80099b4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80099b8:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80099bc:	e7c8      	b.n	8009950 <__ieee754_powf+0x30>
 80099be:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80099c2:	d111      	bne.n	80099e8 <__ieee754_powf+0xc8>
 80099c4:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 80099c8:	f000 8234 	beq.w	8009e34 <__ieee754_powf+0x514>
 80099cc:	d906      	bls.n	80099dc <__ieee754_powf+0xbc>
 80099ce:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 8009ce4 <__ieee754_powf+0x3c4>
 80099d2:	2c00      	cmp	r4, #0
 80099d4:	bfa8      	it	ge
 80099d6:	eeb0 0a68 	vmovge.f32	s0, s17
 80099da:	e7b9      	b.n	8009950 <__ieee754_powf+0x30>
 80099dc:	2c00      	cmp	r4, #0
 80099de:	f280 822c 	bge.w	8009e3a <__ieee754_powf+0x51a>
 80099e2:	eeb1 0a68 	vneg.f32	s0, s17
 80099e6:	e7b3      	b.n	8009950 <__ieee754_powf+0x30>
 80099e8:	2500      	movs	r5, #0
 80099ea:	e7dd      	b.n	80099a8 <__ieee754_powf+0x88>
 80099ec:	2500      	movs	r5, #0
 80099ee:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 80099f2:	d102      	bne.n	80099fa <__ieee754_powf+0xda>
 80099f4:	ee28 0a08 	vmul.f32	s0, s16, s16
 80099f8:	e7aa      	b.n	8009950 <__ieee754_powf+0x30>
 80099fa:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80099fe:	f040 8227 	bne.w	8009e50 <__ieee754_powf+0x530>
 8009a02:	2e00      	cmp	r6, #0
 8009a04:	f2c0 8224 	blt.w	8009e50 <__ieee754_powf+0x530>
 8009a08:	eeb0 0a48 	vmov.f32	s0, s16
 8009a0c:	ecbd 8b02 	vpop	{d8}
 8009a10:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a14:	f000 bbb2 	b.w	800a17c <__ieee754_sqrtf>
 8009a18:	2d01      	cmp	r5, #1
 8009a1a:	d199      	bne.n	8009950 <__ieee754_powf+0x30>
 8009a1c:	eeb1 0a40 	vneg.f32	s0, s0
 8009a20:	e796      	b.n	8009950 <__ieee754_powf+0x30>
 8009a22:	0ff0      	lsrs	r0, r6, #31
 8009a24:	3801      	subs	r0, #1
 8009a26:	ea55 0300 	orrs.w	r3, r5, r0
 8009a2a:	d104      	bne.n	8009a36 <__ieee754_powf+0x116>
 8009a2c:	ee38 8a48 	vsub.f32	s16, s16, s16
 8009a30:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8009a34:	e78c      	b.n	8009950 <__ieee754_powf+0x30>
 8009a36:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 8009a3a:	d96d      	bls.n	8009b18 <__ieee754_powf+0x1f8>
 8009a3c:	4baa      	ldr	r3, [pc, #680]	@ (8009ce8 <__ieee754_powf+0x3c8>)
 8009a3e:	4598      	cmp	r8, r3
 8009a40:	d808      	bhi.n	8009a54 <__ieee754_powf+0x134>
 8009a42:	2c00      	cmp	r4, #0
 8009a44:	da0b      	bge.n	8009a5e <__ieee754_powf+0x13e>
 8009a46:	2000      	movs	r0, #0
 8009a48:	ecbd 8b02 	vpop	{d8}
 8009a4c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a50:	f000 bb8e 	b.w	800a170 <__math_oflowf>
 8009a54:	4ba5      	ldr	r3, [pc, #660]	@ (8009cec <__ieee754_powf+0x3cc>)
 8009a56:	4598      	cmp	r8, r3
 8009a58:	d908      	bls.n	8009a6c <__ieee754_powf+0x14c>
 8009a5a:	2c00      	cmp	r4, #0
 8009a5c:	dcf3      	bgt.n	8009a46 <__ieee754_powf+0x126>
 8009a5e:	2000      	movs	r0, #0
 8009a60:	ecbd 8b02 	vpop	{d8}
 8009a64:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a68:	f000 bb7c 	b.w	800a164 <__math_uflowf>
 8009a6c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8009a70:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009a74:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8009cf0 <__ieee754_powf+0x3d0>
 8009a78:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8009a7c:	eee0 6a67 	vfms.f32	s13, s0, s15
 8009a80:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8009a84:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8009a88:	ee20 7a00 	vmul.f32	s14, s0, s0
 8009a8c:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8009cf4 <__ieee754_powf+0x3d4>
 8009a90:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009a94:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8009cf8 <__ieee754_powf+0x3d8>
 8009a98:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8009a9c:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8009cfc <__ieee754_powf+0x3dc>
 8009aa0:	eee0 7a07 	vfma.f32	s15, s0, s14
 8009aa4:	eeb0 7a67 	vmov.f32	s14, s15
 8009aa8:	eea0 7a26 	vfma.f32	s14, s0, s13
 8009aac:	ee17 3a10 	vmov	r3, s14
 8009ab0:	f36f 030b 	bfc	r3, #0, #12
 8009ab4:	ee07 3a10 	vmov	s14, r3
 8009ab8:	eeb0 6a47 	vmov.f32	s12, s14
 8009abc:	eea0 6a66 	vfms.f32	s12, s0, s13
 8009ac0:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8009ac4:	3d01      	subs	r5, #1
 8009ac6:	4305      	orrs	r5, r0
 8009ac8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009acc:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8009ad0:	f36f 040b 	bfc	r4, #0, #12
 8009ad4:	bf18      	it	ne
 8009ad6:	eeb0 8a66 	vmovne.f32	s16, s13
 8009ada:	ee06 4a90 	vmov	s13, r4
 8009ade:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8009ae2:	ee38 6ae6 	vsub.f32	s12, s17, s13
 8009ae6:	ee67 7a26 	vmul.f32	s15, s14, s13
 8009aea:	eee6 0a07 	vfma.f32	s1, s12, s14
 8009aee:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8009af2:	ee17 1a10 	vmov	r1, s14
 8009af6:	2900      	cmp	r1, #0
 8009af8:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009afc:	f340 80dd 	ble.w	8009cba <__ieee754_powf+0x39a>
 8009b00:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8009b04:	f240 80ca 	bls.w	8009c9c <__ieee754_powf+0x37c>
 8009b08:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b10:	bf4c      	ite	mi
 8009b12:	2001      	movmi	r0, #1
 8009b14:	2000      	movpl	r0, #0
 8009b16:	e797      	b.n	8009a48 <__ieee754_powf+0x128>
 8009b18:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8009b1c:	bf01      	itttt	eq
 8009b1e:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8009d00 <__ieee754_powf+0x3e0>
 8009b22:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8009b26:	f06f 0317 	mvneq.w	r3, #23
 8009b2a:	ee17 7a90 	vmoveq	r7, s15
 8009b2e:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8009b32:	bf18      	it	ne
 8009b34:	2300      	movne	r3, #0
 8009b36:	3a7f      	subs	r2, #127	@ 0x7f
 8009b38:	441a      	add	r2, r3
 8009b3a:	4b72      	ldr	r3, [pc, #456]	@ (8009d04 <__ieee754_powf+0x3e4>)
 8009b3c:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8009b40:	429f      	cmp	r7, r3
 8009b42:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8009b46:	dd06      	ble.n	8009b56 <__ieee754_powf+0x236>
 8009b48:	4b6f      	ldr	r3, [pc, #444]	@ (8009d08 <__ieee754_powf+0x3e8>)
 8009b4a:	429f      	cmp	r7, r3
 8009b4c:	f340 80a4 	ble.w	8009c98 <__ieee754_powf+0x378>
 8009b50:	3201      	adds	r2, #1
 8009b52:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8009b56:	2600      	movs	r6, #0
 8009b58:	4b6c      	ldr	r3, [pc, #432]	@ (8009d0c <__ieee754_powf+0x3ec>)
 8009b5a:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8009b5e:	ee07 1a10 	vmov	s14, r1
 8009b62:	edd3 5a00 	vldr	s11, [r3]
 8009b66:	4b6a      	ldr	r3, [pc, #424]	@ (8009d10 <__ieee754_powf+0x3f0>)
 8009b68:	ee75 7a87 	vadd.f32	s15, s11, s14
 8009b6c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009b70:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8009b74:	1049      	asrs	r1, r1, #1
 8009b76:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8009b7a:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8009b7e:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8009b82:	ee37 6a65 	vsub.f32	s12, s14, s11
 8009b86:	ee07 1a90 	vmov	s15, r1
 8009b8a:	ee26 5a24 	vmul.f32	s10, s12, s9
 8009b8e:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8009b92:	ee15 7a10 	vmov	r7, s10
 8009b96:	401f      	ands	r7, r3
 8009b98:	ee06 7a90 	vmov	s13, r7
 8009b9c:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8009ba0:	ee37 7a65 	vsub.f32	s14, s14, s11
 8009ba4:	ee65 7a05 	vmul.f32	s15, s10, s10
 8009ba8:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8009bac:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8009d14 <__ieee754_powf+0x3f4>
 8009bb0:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8009d18 <__ieee754_powf+0x3f8>
 8009bb4:	eee7 5a87 	vfma.f32	s11, s15, s14
 8009bb8:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8009d1c <__ieee754_powf+0x3fc>
 8009bbc:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8009bc0:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8009cf0 <__ieee754_powf+0x3d0>
 8009bc4:	eee7 5a27 	vfma.f32	s11, s14, s15
 8009bc8:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8009d20 <__ieee754_powf+0x400>
 8009bcc:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8009bd0:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8009d24 <__ieee754_powf+0x404>
 8009bd4:	ee26 6a24 	vmul.f32	s12, s12, s9
 8009bd8:	eee7 5a27 	vfma.f32	s11, s14, s15
 8009bdc:	ee35 7a26 	vadd.f32	s14, s10, s13
 8009be0:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8009be4:	ee27 7a06 	vmul.f32	s14, s14, s12
 8009be8:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8009bec:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8009bf0:	eef0 5a67 	vmov.f32	s11, s15
 8009bf4:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8009bf8:	ee75 5a87 	vadd.f32	s11, s11, s14
 8009bfc:	ee15 1a90 	vmov	r1, s11
 8009c00:	4019      	ands	r1, r3
 8009c02:	ee05 1a90 	vmov	s11, r1
 8009c06:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8009c0a:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8009c0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009c12:	ee67 7a85 	vmul.f32	s15, s15, s10
 8009c16:	eee6 7a25 	vfma.f32	s15, s12, s11
 8009c1a:	eeb0 6a67 	vmov.f32	s12, s15
 8009c1e:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8009c22:	ee16 1a10 	vmov	r1, s12
 8009c26:	4019      	ands	r1, r3
 8009c28:	ee06 1a10 	vmov	s12, r1
 8009c2c:	eeb0 7a46 	vmov.f32	s14, s12
 8009c30:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8009c34:	493c      	ldr	r1, [pc, #240]	@ (8009d28 <__ieee754_powf+0x408>)
 8009c36:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8009c3a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009c3e:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8009d2c <__ieee754_powf+0x40c>
 8009c42:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8009d30 <__ieee754_powf+0x410>
 8009c46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009c4a:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8009d34 <__ieee754_powf+0x414>
 8009c4e:	eee6 7a07 	vfma.f32	s15, s12, s14
 8009c52:	ed91 7a00 	vldr	s14, [r1]
 8009c56:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009c5a:	ee07 2a10 	vmov	s14, r2
 8009c5e:	4a36      	ldr	r2, [pc, #216]	@ (8009d38 <__ieee754_powf+0x418>)
 8009c60:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8009c64:	eeb0 7a67 	vmov.f32	s14, s15
 8009c68:	eea6 7a25 	vfma.f32	s14, s12, s11
 8009c6c:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8009c70:	ed92 5a00 	vldr	s10, [r2]
 8009c74:	ee37 7a05 	vadd.f32	s14, s14, s10
 8009c78:	ee37 7a26 	vadd.f32	s14, s14, s13
 8009c7c:	ee17 2a10 	vmov	r2, s14
 8009c80:	401a      	ands	r2, r3
 8009c82:	ee07 2a10 	vmov	s14, r2
 8009c86:	ee77 6a66 	vsub.f32	s13, s14, s13
 8009c8a:	ee76 6ac5 	vsub.f32	s13, s13, s10
 8009c8e:	eee6 6a65 	vfms.f32	s13, s12, s11
 8009c92:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009c96:	e715      	b.n	8009ac4 <__ieee754_powf+0x1a4>
 8009c98:	2601      	movs	r6, #1
 8009c9a:	e75d      	b.n	8009b58 <__ieee754_powf+0x238>
 8009c9c:	d152      	bne.n	8009d44 <__ieee754_powf+0x424>
 8009c9e:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8009d3c <__ieee754_powf+0x41c>
 8009ca2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009ca6:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8009caa:	eef4 6ac7 	vcmpe.f32	s13, s14
 8009cae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cb2:	f73f af29 	bgt.w	8009b08 <__ieee754_powf+0x1e8>
 8009cb6:	2386      	movs	r3, #134	@ 0x86
 8009cb8:	e048      	b.n	8009d4c <__ieee754_powf+0x42c>
 8009cba:	4a21      	ldr	r2, [pc, #132]	@ (8009d40 <__ieee754_powf+0x420>)
 8009cbc:	4293      	cmp	r3, r2
 8009cbe:	d907      	bls.n	8009cd0 <__ieee754_powf+0x3b0>
 8009cc0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009cc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cc8:	bf4c      	ite	mi
 8009cca:	2001      	movmi	r0, #1
 8009ccc:	2000      	movpl	r0, #0
 8009cce:	e6c7      	b.n	8009a60 <__ieee754_powf+0x140>
 8009cd0:	d138      	bne.n	8009d44 <__ieee754_powf+0x424>
 8009cd2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009cd6:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8009cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cde:	dbea      	blt.n	8009cb6 <__ieee754_powf+0x396>
 8009ce0:	e7ee      	b.n	8009cc0 <__ieee754_powf+0x3a0>
 8009ce2:	bf00      	nop
 8009ce4:	00000000 	.word	0x00000000
 8009ce8:	3f7ffff3 	.word	0x3f7ffff3
 8009cec:	3f800007 	.word	0x3f800007
 8009cf0:	3eaaaaab 	.word	0x3eaaaaab
 8009cf4:	3fb8aa00 	.word	0x3fb8aa00
 8009cf8:	3fb8aa3b 	.word	0x3fb8aa3b
 8009cfc:	36eca570 	.word	0x36eca570
 8009d00:	4b800000 	.word	0x4b800000
 8009d04:	001cc471 	.word	0x001cc471
 8009d08:	005db3d6 	.word	0x005db3d6
 8009d0c:	0800a754 	.word	0x0800a754
 8009d10:	fffff000 	.word	0xfffff000
 8009d14:	3e6c3255 	.word	0x3e6c3255
 8009d18:	3e53f142 	.word	0x3e53f142
 8009d1c:	3e8ba305 	.word	0x3e8ba305
 8009d20:	3edb6db7 	.word	0x3edb6db7
 8009d24:	3f19999a 	.word	0x3f19999a
 8009d28:	0800a744 	.word	0x0800a744
 8009d2c:	3f76384f 	.word	0x3f76384f
 8009d30:	3f763800 	.word	0x3f763800
 8009d34:	369dc3a0 	.word	0x369dc3a0
 8009d38:	0800a74c 	.word	0x0800a74c
 8009d3c:	3338aa3c 	.word	0x3338aa3c
 8009d40:	43160000 	.word	0x43160000
 8009d44:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8009d48:	d96f      	bls.n	8009e2a <__ieee754_powf+0x50a>
 8009d4a:	15db      	asrs	r3, r3, #23
 8009d4c:	3b7e      	subs	r3, #126	@ 0x7e
 8009d4e:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8009d52:	4118      	asrs	r0, r3
 8009d54:	4408      	add	r0, r1
 8009d56:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8009d5a:	4a4e      	ldr	r2, [pc, #312]	@ (8009e94 <__ieee754_powf+0x574>)
 8009d5c:	3b7f      	subs	r3, #127	@ 0x7f
 8009d5e:	411a      	asrs	r2, r3
 8009d60:	4002      	ands	r2, r0
 8009d62:	ee07 2a10 	vmov	s14, r2
 8009d66:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8009d6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8009d6e:	f1c3 0317 	rsb	r3, r3, #23
 8009d72:	4118      	asrs	r0, r3
 8009d74:	2900      	cmp	r1, #0
 8009d76:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009d7a:	bfb8      	it	lt
 8009d7c:	4240      	neglt	r0, r0
 8009d7e:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8009d82:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8009e98 <__ieee754_powf+0x578>
 8009d86:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 8009e9c <__ieee754_powf+0x57c>
 8009d8a:	ee16 3a90 	vmov	r3, s13
 8009d8e:	f36f 030b 	bfc	r3, #0, #12
 8009d92:	ee06 3a90 	vmov	s13, r3
 8009d96:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8009d9a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8009d9e:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8009da2:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8009ea0 <__ieee754_powf+0x580>
 8009da6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009daa:	eee0 7a87 	vfma.f32	s15, s1, s14
 8009dae:	eeb0 7a67 	vmov.f32	s14, s15
 8009db2:	eea6 7a86 	vfma.f32	s14, s13, s12
 8009db6:	eef0 5a47 	vmov.f32	s11, s14
 8009dba:	eee6 5ac6 	vfms.f32	s11, s13, s12
 8009dbe:	ee67 6a07 	vmul.f32	s13, s14, s14
 8009dc2:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8009dc6:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8009ea4 <__ieee754_powf+0x584>
 8009dca:	eddf 5a37 	vldr	s11, [pc, #220]	@ 8009ea8 <__ieee754_powf+0x588>
 8009dce:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8009dd2:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8009eac <__ieee754_powf+0x58c>
 8009dd6:	eee6 5a26 	vfma.f32	s11, s12, s13
 8009dda:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 8009eb0 <__ieee754_powf+0x590>
 8009dde:	eea5 6aa6 	vfma.f32	s12, s11, s13
 8009de2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009eb4 <__ieee754_powf+0x594>
 8009de6:	eee6 5a26 	vfma.f32	s11, s12, s13
 8009dea:	eeb0 6a47 	vmov.f32	s12, s14
 8009dee:	eea5 6ae6 	vfms.f32	s12, s11, s13
 8009df2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8009df6:	ee67 5a06 	vmul.f32	s11, s14, s12
 8009dfa:	ee36 6a66 	vsub.f32	s12, s12, s13
 8009dfe:	eee7 7a27 	vfma.f32	s15, s14, s15
 8009e02:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8009e06:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8009e0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009e0e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009e12:	ee10 3a10 	vmov	r3, s0
 8009e16:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8009e1a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009e1e:	da06      	bge.n	8009e2e <__ieee754_powf+0x50e>
 8009e20:	f000 f920 	bl	800a064 <scalbnf>
 8009e24:	ee20 0a08 	vmul.f32	s0, s0, s16
 8009e28:	e592      	b.n	8009950 <__ieee754_powf+0x30>
 8009e2a:	2000      	movs	r0, #0
 8009e2c:	e7a7      	b.n	8009d7e <__ieee754_powf+0x45e>
 8009e2e:	ee00 3a10 	vmov	s0, r3
 8009e32:	e7f7      	b.n	8009e24 <__ieee754_powf+0x504>
 8009e34:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8009e38:	e58a      	b.n	8009950 <__ieee754_powf+0x30>
 8009e3a:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8009eb8 <__ieee754_powf+0x598>
 8009e3e:	e587      	b.n	8009950 <__ieee754_powf+0x30>
 8009e40:	eeb0 0a48 	vmov.f32	s0, s16
 8009e44:	e584      	b.n	8009950 <__ieee754_powf+0x30>
 8009e46:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8009e4a:	f43f adbb 	beq.w	80099c4 <__ieee754_powf+0xa4>
 8009e4e:	2502      	movs	r5, #2
 8009e50:	eeb0 0a48 	vmov.f32	s0, s16
 8009e54:	f7ff fbcf 	bl	80095f6 <fabsf>
 8009e58:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8009e5c:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8009e60:	4647      	mov	r7, r8
 8009e62:	d003      	beq.n	8009e6c <__ieee754_powf+0x54c>
 8009e64:	f1b8 0f00 	cmp.w	r8, #0
 8009e68:	f47f addb 	bne.w	8009a22 <__ieee754_powf+0x102>
 8009e6c:	2c00      	cmp	r4, #0
 8009e6e:	bfbc      	itt	lt
 8009e70:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8009e74:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8009e78:	2e00      	cmp	r6, #0
 8009e7a:	f6bf ad69 	bge.w	8009950 <__ieee754_powf+0x30>
 8009e7e:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8009e82:	ea58 0805 	orrs.w	r8, r8, r5
 8009e86:	f47f adc7 	bne.w	8009a18 <__ieee754_powf+0xf8>
 8009e8a:	ee70 7a40 	vsub.f32	s15, s0, s0
 8009e8e:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8009e92:	e55d      	b.n	8009950 <__ieee754_powf+0x30>
 8009e94:	ff800000 	.word	0xff800000
 8009e98:	3f317218 	.word	0x3f317218
 8009e9c:	3f317200 	.word	0x3f317200
 8009ea0:	35bfbe8c 	.word	0x35bfbe8c
 8009ea4:	b5ddea0e 	.word	0xb5ddea0e
 8009ea8:	3331bb4c 	.word	0x3331bb4c
 8009eac:	388ab355 	.word	0x388ab355
 8009eb0:	bb360b61 	.word	0xbb360b61
 8009eb4:	3e2aaaab 	.word	0x3e2aaaab
 8009eb8:	00000000 	.word	0x00000000

08009ebc <atanf>:
 8009ebc:	b538      	push	{r3, r4, r5, lr}
 8009ebe:	ee10 5a10 	vmov	r5, s0
 8009ec2:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8009ec6:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8009eca:	eef0 7a40 	vmov.f32	s15, s0
 8009ece:	d310      	bcc.n	8009ef2 <atanf+0x36>
 8009ed0:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8009ed4:	d904      	bls.n	8009ee0 <atanf+0x24>
 8009ed6:	ee70 7a00 	vadd.f32	s15, s0, s0
 8009eda:	eeb0 0a67 	vmov.f32	s0, s15
 8009ede:	bd38      	pop	{r3, r4, r5, pc}
 8009ee0:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800a018 <atanf+0x15c>
 8009ee4:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800a01c <atanf+0x160>
 8009ee8:	2d00      	cmp	r5, #0
 8009eea:	bfc8      	it	gt
 8009eec:	eef0 7a47 	vmovgt.f32	s15, s14
 8009ef0:	e7f3      	b.n	8009eda <atanf+0x1e>
 8009ef2:	4b4b      	ldr	r3, [pc, #300]	@ (800a020 <atanf+0x164>)
 8009ef4:	429c      	cmp	r4, r3
 8009ef6:	d810      	bhi.n	8009f1a <atanf+0x5e>
 8009ef8:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8009efc:	d20a      	bcs.n	8009f14 <atanf+0x58>
 8009efe:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800a024 <atanf+0x168>
 8009f02:	ee30 7a07 	vadd.f32	s14, s0, s14
 8009f06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009f0a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8009f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f12:	dce2      	bgt.n	8009eda <atanf+0x1e>
 8009f14:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009f18:	e013      	b.n	8009f42 <atanf+0x86>
 8009f1a:	f7ff fb6c 	bl	80095f6 <fabsf>
 8009f1e:	4b42      	ldr	r3, [pc, #264]	@ (800a028 <atanf+0x16c>)
 8009f20:	429c      	cmp	r4, r3
 8009f22:	d84f      	bhi.n	8009fc4 <atanf+0x108>
 8009f24:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8009f28:	429c      	cmp	r4, r3
 8009f2a:	d841      	bhi.n	8009fb0 <atanf+0xf4>
 8009f2c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8009f30:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8009f34:	eea0 7a27 	vfma.f32	s14, s0, s15
 8009f38:	2300      	movs	r3, #0
 8009f3a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009f3e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009f42:	1c5a      	adds	r2, r3, #1
 8009f44:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8009f48:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800a02c <atanf+0x170>
 8009f4c:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800a030 <atanf+0x174>
 8009f50:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800a034 <atanf+0x178>
 8009f54:	ee66 6a06 	vmul.f32	s13, s12, s12
 8009f58:	eee6 5a87 	vfma.f32	s11, s13, s14
 8009f5c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800a038 <atanf+0x17c>
 8009f60:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8009f64:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800a03c <atanf+0x180>
 8009f68:	eee7 5a26 	vfma.f32	s11, s14, s13
 8009f6c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800a040 <atanf+0x184>
 8009f70:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8009f74:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800a044 <atanf+0x188>
 8009f78:	eee7 5a26 	vfma.f32	s11, s14, s13
 8009f7c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800a048 <atanf+0x18c>
 8009f80:	eea6 5a87 	vfma.f32	s10, s13, s14
 8009f84:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800a04c <atanf+0x190>
 8009f88:	eea5 7a26 	vfma.f32	s14, s10, s13
 8009f8c:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800a050 <atanf+0x194>
 8009f90:	eea7 5a26 	vfma.f32	s10, s14, s13
 8009f94:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800a054 <atanf+0x198>
 8009f98:	eea5 7a26 	vfma.f32	s14, s10, s13
 8009f9c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8009fa0:	eea5 7a86 	vfma.f32	s14, s11, s12
 8009fa4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009fa8:	d121      	bne.n	8009fee <atanf+0x132>
 8009faa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009fae:	e794      	b.n	8009eda <atanf+0x1e>
 8009fb0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8009fb4:	ee30 7a67 	vsub.f32	s14, s0, s15
 8009fb8:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009fc2:	e7be      	b.n	8009f42 <atanf+0x86>
 8009fc4:	4b24      	ldr	r3, [pc, #144]	@ (800a058 <atanf+0x19c>)
 8009fc6:	429c      	cmp	r4, r3
 8009fc8:	d80b      	bhi.n	8009fe2 <atanf+0x126>
 8009fca:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8009fce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009fd2:	eea0 7a27 	vfma.f32	s14, s0, s15
 8009fd6:	2302      	movs	r3, #2
 8009fd8:	ee70 6a67 	vsub.f32	s13, s0, s15
 8009fdc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009fe0:	e7af      	b.n	8009f42 <atanf+0x86>
 8009fe2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8009fe6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009fea:	2303      	movs	r3, #3
 8009fec:	e7a9      	b.n	8009f42 <atanf+0x86>
 8009fee:	4a1b      	ldr	r2, [pc, #108]	@ (800a05c <atanf+0x1a0>)
 8009ff0:	491b      	ldr	r1, [pc, #108]	@ (800a060 <atanf+0x1a4>)
 8009ff2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8009ff6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8009ffa:	edd3 6a00 	vldr	s13, [r3]
 8009ffe:	ee37 7a66 	vsub.f32	s14, s14, s13
 800a002:	2d00      	cmp	r5, #0
 800a004:	ee37 7a67 	vsub.f32	s14, s14, s15
 800a008:	edd2 7a00 	vldr	s15, [r2]
 800a00c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a010:	bfb8      	it	lt
 800a012:	eef1 7a67 	vneglt.f32	s15, s15
 800a016:	e760      	b.n	8009eda <atanf+0x1e>
 800a018:	bfc90fdb 	.word	0xbfc90fdb
 800a01c:	3fc90fdb 	.word	0x3fc90fdb
 800a020:	3edfffff 	.word	0x3edfffff
 800a024:	7149f2ca 	.word	0x7149f2ca
 800a028:	3f97ffff 	.word	0x3f97ffff
 800a02c:	3c8569d7 	.word	0x3c8569d7
 800a030:	3d4bda59 	.word	0x3d4bda59
 800a034:	bd6ef16b 	.word	0xbd6ef16b
 800a038:	3d886b35 	.word	0x3d886b35
 800a03c:	3dba2e6e 	.word	0x3dba2e6e
 800a040:	3e124925 	.word	0x3e124925
 800a044:	3eaaaaab 	.word	0x3eaaaaab
 800a048:	bd15a221 	.word	0xbd15a221
 800a04c:	bd9d8795 	.word	0xbd9d8795
 800a050:	bde38e38 	.word	0xbde38e38
 800a054:	be4ccccd 	.word	0xbe4ccccd
 800a058:	401bffff 	.word	0x401bffff
 800a05c:	0800a76c 	.word	0x0800a76c
 800a060:	0800a75c 	.word	0x0800a75c

0800a064 <scalbnf>:
 800a064:	ee10 3a10 	vmov	r3, s0
 800a068:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800a06c:	d02b      	beq.n	800a0c6 <scalbnf+0x62>
 800a06e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800a072:	d302      	bcc.n	800a07a <scalbnf+0x16>
 800a074:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a078:	4770      	bx	lr
 800a07a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800a07e:	d123      	bne.n	800a0c8 <scalbnf+0x64>
 800a080:	4b24      	ldr	r3, [pc, #144]	@ (800a114 <scalbnf+0xb0>)
 800a082:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800a118 <scalbnf+0xb4>
 800a086:	4298      	cmp	r0, r3
 800a088:	ee20 0a27 	vmul.f32	s0, s0, s15
 800a08c:	db17      	blt.n	800a0be <scalbnf+0x5a>
 800a08e:	ee10 3a10 	vmov	r3, s0
 800a092:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800a096:	3a19      	subs	r2, #25
 800a098:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800a09c:	4288      	cmp	r0, r1
 800a09e:	dd15      	ble.n	800a0cc <scalbnf+0x68>
 800a0a0:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800a11c <scalbnf+0xb8>
 800a0a4:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800a120 <scalbnf+0xbc>
 800a0a8:	ee10 3a10 	vmov	r3, s0
 800a0ac:	eeb0 7a67 	vmov.f32	s14, s15
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	bfb8      	it	lt
 800a0b4:	eef0 7a66 	vmovlt.f32	s15, s13
 800a0b8:	ee27 0a87 	vmul.f32	s0, s15, s14
 800a0bc:	4770      	bx	lr
 800a0be:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800a124 <scalbnf+0xc0>
 800a0c2:	ee27 0a80 	vmul.f32	s0, s15, s0
 800a0c6:	4770      	bx	lr
 800a0c8:	0dd2      	lsrs	r2, r2, #23
 800a0ca:	e7e5      	b.n	800a098 <scalbnf+0x34>
 800a0cc:	4410      	add	r0, r2
 800a0ce:	28fe      	cmp	r0, #254	@ 0xfe
 800a0d0:	dce6      	bgt.n	800a0a0 <scalbnf+0x3c>
 800a0d2:	2800      	cmp	r0, #0
 800a0d4:	dd06      	ble.n	800a0e4 <scalbnf+0x80>
 800a0d6:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800a0da:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800a0de:	ee00 3a10 	vmov	s0, r3
 800a0e2:	4770      	bx	lr
 800a0e4:	f110 0f16 	cmn.w	r0, #22
 800a0e8:	da09      	bge.n	800a0fe <scalbnf+0x9a>
 800a0ea:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800a124 <scalbnf+0xc0>
 800a0ee:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800a128 <scalbnf+0xc4>
 800a0f2:	ee10 3a10 	vmov	r3, s0
 800a0f6:	eeb0 7a67 	vmov.f32	s14, s15
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	e7d9      	b.n	800a0b2 <scalbnf+0x4e>
 800a0fe:	3019      	adds	r0, #25
 800a100:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800a104:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800a108:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800a12c <scalbnf+0xc8>
 800a10c:	ee07 3a90 	vmov	s15, r3
 800a110:	e7d7      	b.n	800a0c2 <scalbnf+0x5e>
 800a112:	bf00      	nop
 800a114:	ffff3cb0 	.word	0xffff3cb0
 800a118:	4c000000 	.word	0x4c000000
 800a11c:	7149f2ca 	.word	0x7149f2ca
 800a120:	f149f2ca 	.word	0xf149f2ca
 800a124:	0da24260 	.word	0x0da24260
 800a128:	8da24260 	.word	0x8da24260
 800a12c:	33000000 	.word	0x33000000

0800a130 <with_errnof>:
 800a130:	b510      	push	{r4, lr}
 800a132:	ed2d 8b02 	vpush	{d8}
 800a136:	eeb0 8a40 	vmov.f32	s16, s0
 800a13a:	4604      	mov	r4, r0
 800a13c:	f7fb fede 	bl	8005efc <__errno>
 800a140:	eeb0 0a48 	vmov.f32	s0, s16
 800a144:	ecbd 8b02 	vpop	{d8}
 800a148:	6004      	str	r4, [r0, #0]
 800a14a:	bd10      	pop	{r4, pc}

0800a14c <xflowf>:
 800a14c:	b130      	cbz	r0, 800a15c <xflowf+0x10>
 800a14e:	eef1 7a40 	vneg.f32	s15, s0
 800a152:	ee27 0a80 	vmul.f32	s0, s15, s0
 800a156:	2022      	movs	r0, #34	@ 0x22
 800a158:	f7ff bfea 	b.w	800a130 <with_errnof>
 800a15c:	eef0 7a40 	vmov.f32	s15, s0
 800a160:	e7f7      	b.n	800a152 <xflowf+0x6>
	...

0800a164 <__math_uflowf>:
 800a164:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800a16c <__math_uflowf+0x8>
 800a168:	f7ff bff0 	b.w	800a14c <xflowf>
 800a16c:	10000000 	.word	0x10000000

0800a170 <__math_oflowf>:
 800a170:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800a178 <__math_oflowf+0x8>
 800a174:	f7ff bfea 	b.w	800a14c <xflowf>
 800a178:	70000000 	.word	0x70000000

0800a17c <__ieee754_sqrtf>:
 800a17c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a180:	4770      	bx	lr
	...

0800a184 <_init>:
 800a184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a186:	bf00      	nop
 800a188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a18a:	bc08      	pop	{r3}
 800a18c:	469e      	mov	lr, r3
 800a18e:	4770      	bx	lr

0800a190 <_fini>:
 800a190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a192:	bf00      	nop
 800a194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a196:	bc08      	pop	{r3}
 800a198:	469e      	mov	lr, r3
 800a19a:	4770      	bx	lr
