Loading plugins phase: Elapsed time ==> 0s.250ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Documents\DPEA_Projects\RpiMIB\Start1.cydsn\Start1.cyprj -d CY8C5888LTI-LP097 -s D:\Documents\DPEA_Projects\RpiMIB\Start1.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 7s.953ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.203ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Start1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Documents\DPEA_Projects\RpiMIB\Start1.cydsn\Start1.cyprj -dcpsoc3 Start1.v -verilog
======================================================================

======================================================================
Compiling:  Start1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Documents\DPEA_Projects\RpiMIB\Start1.cydsn\Start1.cyprj -dcpsoc3 Start1.v -verilog
======================================================================

======================================================================
Compiling:  Start1.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Documents\DPEA_Projects\RpiMIB\Start1.cydsn\Start1.cyprj -dcpsoc3 -verilog Start1.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Mar 22 21:27:44 2018


======================================================================
Compiling:  Start1.v
Program  :   vpp
Options  :    -yv2 -q10 Start1.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Mar 22 21:27:44 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxSeq_v1_80\AMuxSeq_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Start1.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Start1.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Documents\DPEA_Projects\RpiMIB\Start1.cydsn\Start1.cyprj -dcpsoc3 -verilog Start1.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Mar 22 21:27:45 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Documents\DPEA_Projects\RpiMIB\Start1.cydsn\codegentemp\Start1.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Documents\DPEA_Projects\RpiMIB\Start1.cydsn\codegentemp\Start1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxSeq_v1_80\AMuxSeq_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Start1.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Documents\DPEA_Projects\RpiMIB\Start1.cydsn\Start1.cyprj -dcpsoc3 -verilog Start1.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Mar 22 21:27:47 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Documents\DPEA_Projects\RpiMIB\Start1.cydsn\codegentemp\Start1.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Documents\DPEA_Projects\RpiMIB\Start1.cydsn\codegentemp\Start1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxSeq_v1_80\AMuxSeq_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SPIM:BSPIM:mosi_after_ld\
	\SPIM:BSPIM:so_send\
	\SPIM:BSPIM:mosi_fin\
	\SPIM:BSPIM:mosi_cpha_0\
	\SPIM:BSPIM:mosi_cpha_1\
	\SPIM:BSPIM:pre_mosi\
	\SPIM:BSPIM:dpcounter_zero\
	\SPIM:BSPIM:control_7\
	\SPIM:BSPIM:control_6\
	\SPIM:BSPIM:control_5\
	\SPIM:BSPIM:control_4\
	\SPIM:BSPIM:control_3\
	\SPIM:BSPIM:control_2\
	\SPIM:BSPIM:control_1\
	\SPIM:BSPIM:control_0\
	\SPIM:Net_294\
	\SPIM_Mux:control_bus_7\
	\SPIM_Mux:control_bus_6\
	\SPIM_Mux:control_bus_5\
	\SPIM_Mux:control_bus_4\
	\SPIM_Mux:control_bus_3\
	\SPIM_Mux:control_bus_2\
	\RPi_SPIS:BSPIS:dpMISO_fifo_not_empty\
	\RPi_SPIS:BSPIS:control_7\
	\RPi_SPIS:BSPIS:control_6\
	\RPi_SPIS:BSPIS:control_5\
	\RPi_SPIS:BSPIS:control_4\
	\RPi_SPIS:BSPIS:control_3\
	\RPi_SPIS:BSPIS:control_2\
	\RPi_SPIS:BSPIS:control_1\
	\RPi_SPIS:BSPIS:control_0\
	\RPi_SPIS:Net_182\
	\RPi_SPIS:BSPIS:dpcounter_zero\
	Net_183
	Net_184
	Net_186
	Net_187
	Net_188
	Net_189
	\I2C_2:bI2C_UDB:ctrl_hw_addr_en\
	\I2C_2:bI2C_UDB:scl_went_high\
	\I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_1:lt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_1:eq\
	\I2C_2:bI2C_UDB:genblk6:MODULE_1:gt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_1:gte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_1:lte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_2:lt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_2:gt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_2:gte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_2:lte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_2:neq\
	Net_158
	\I2C_2:Net_973\
	Net_159
	\I2C_2:Net_974\
	\I2C_2:timeout_clk\
	Net_164
	\I2C_2:Net_975\
	Net_162
	Net_163
	\I2C_1:bI2C_UDB:ctrl_hw_addr_en\
	\I2C_1:bI2C_UDB:scl_went_high\
	\I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:albi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:agbi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:lt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:gt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:lti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:gti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:albi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:agbi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:xeq\
	\I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:xlt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:xlte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:xgt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:xgte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_3:lt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_3:eq\
	\I2C_1:bI2C_UDB:genblk6:MODULE_3:gt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_3:gte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_3:lte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:albi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:agbi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:lt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:gt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:lti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:gti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:albi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:agbi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:xneq\
	\I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:xlt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:xlte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:xgt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:xgte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_4:lt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_4:gt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_4:gte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_4:lte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_4:neq\
	Net_171
	\I2C_1:Net_973\
	Net_173
	\I2C_1:Net_974\
	\I2C_1:timeout_clk\
	Net_178
	\I2C_1:Net_975\
	Net_176
	Net_177
	\SPIM_1:BSPIM:mosi_after_ld\
	\SPIM_1:BSPIM:so_send\
	\SPIM_1:BSPIM:mosi_fin\
	\SPIM_1:BSPIM:mosi_cpha_0\
	\SPIM_1:BSPIM:mosi_cpha_1\
	\SPIM_1:BSPIM:pre_mosi\
	\SPIM_1:BSPIM:dpcounter_zero\
	\SPIM_1:BSPIM:control_7\
	\SPIM_1:BSPIM:control_6\
	\SPIM_1:BSPIM:control_5\
	\SPIM_1:BSPIM:control_4\
	\SPIM_1:BSPIM:control_3\
	\SPIM_1:BSPIM:control_2\
	\SPIM_1:BSPIM:control_1\
	\SPIM_1:BSPIM:control_0\
	\SPIM_1:Net_294\
	\SPIM_1_Mux:control_bus_7\
	\SPIM_1_Mux:control_bus_6\
	\SPIM_1_Mux:control_bus_5\
	\SPIM_1_Mux:control_bus_4\
	\SPIM_1_Mux:control_bus_3\
	\SPIM_1_Mux:control_bus_2\
	Net_261
	Net_262
	Net_264
	Net_265
	Net_266
	Net_267
	Net_271
	Net_272
	Net_274
	Net_275
	Net_276
	Net_277
	\Slush_I2C_interrupts:status_7\
	Net_303
	\Comp_1:Net_9\
	\ADC_DelSig_1:Net_268\
	\ADC_DelSig_1:Net_270\
	Net_500
	Net_497
	\PWM_1:Net_114\
	Net_806
	Net_803
	\PWM_2:Net_114\
	Net_516
	Net_517
	Net_519
	Net_520
	Net_521
	Net_522
	Net_813
	Net_814
	Net_815
	Net_817
	Net_818
	Net_819
	Net_820
	\Status_Reg_1:status_7\


Deleted 192 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SDA_2_net_0
Aliasing \SPIM:BSPIM:pol_supprt\ to zero
Aliasing \SPIM:BSPIM:tx_status_3\ to \SPIM:BSPIM:load_rx_data\
Aliasing \SPIM:BSPIM:tx_status_6\ to zero
Aliasing \SPIM:BSPIM:tx_status_5\ to zero
Aliasing \SPIM:BSPIM:rx_status_3\ to zero
Aliasing \SPIM:BSPIM:rx_status_2\ to zero
Aliasing \SPIM:BSPIM:rx_status_1\ to zero
Aliasing \SPIM:BSPIM:rx_status_0\ to zero
Aliasing \SPIM:Net_289\ to zero
Aliasing tmpOE__sclk_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__mosi_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__miso_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__cs_a_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__cs_b_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__cs_c_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__cs_d_net_0 to tmpOE__SDA_2_net_0
Aliasing \SPIM_Mux:clk\ to zero
Aliasing \SPIM_Mux:rst\ to zero
Aliasing \RPi_SPIS:BSPIS:tx_status_5\ to zero
Aliasing \RPi_SPIS:BSPIS:tx_status_4\ to zero
Aliasing \RPi_SPIS:BSPIS:tx_status_3\ to zero
Aliasing \RPi_SPIS:BSPIS:rx_status_2\ to zero
Aliasing \RPi_SPIS:BSPIS:rx_status_1\ to zero
Aliasing \RPi_SPIS:BSPIS:rx_status_0\ to zero
Aliasing \RPi_SPIS:BSPIS:reset\ to zero
Aliasing \RPi_SPIS:BSPIS:sR8:Dp:cs_addr_1\ to zero
Aliasing Net_126 to \RPi_SPIS:BSPIS:inv_ss\
Aliasing tmpOE__Rpi_mosi_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__Rpi_sclk_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__Rpi_ss_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__SDA_1_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__SCL_1_net_0 to tmpOE__SDA_2_net_0
Aliasing \Control_Reg_2:clk\ to zero
Aliasing \Control_Reg_2:rst\ to zero
Aliasing tmpOE__MISO_1_net_0 to tmpOE__SDA_2_net_0
Aliasing \I2C_2:bI2C_UDB:status_6\ to zero
Aliasing \I2C_2:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \I2C_2:bI2C_UDB:cs_addr_clkgen_2\ to zero
Aliasing \I2C_2:bI2C_UDB:bus_busy\ to zero
Aliasing \I2C_2:bI2C_UDB:lost_arb\ to zero
Aliasing \I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \I2C_2:sda_x_wire\
Aliasing \I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__SDA_2_net_0
Aliasing \I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__SDA_2_net_0
Aliasing \I2C_2:scl_x_wire\ to \I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\
Aliasing \I2C_2:Net_969\ to tmpOE__SDA_2_net_0
Aliasing \I2C_2:Net_968\ to tmpOE__SDA_2_net_0
Aliasing tmpOE__SCL_2_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__SCLK_1_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__MOSI_1_net_0 to tmpOE__SDA_2_net_0
Aliasing \I2C_1:bI2C_UDB:status_6\ to zero
Aliasing \I2C_1:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \I2C_1:bI2C_UDB:cs_addr_clkgen_2\ to zero
Aliasing \I2C_1:bI2C_UDB:bus_busy\ to zero
Aliasing \I2C_1:bI2C_UDB:lost_arb\ to zero
Aliasing \I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:newa_0\ to \I2C_1:sda_x_wire\
Aliasing \I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_0\ to tmpOE__SDA_2_net_0
Aliasing \I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:aeqb_0\ to tmpOE__SDA_2_net_0
Aliasing \I2C_1:scl_x_wire\ to \I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:newa_0\
Aliasing \I2C_1:Net_969\ to tmpOE__SDA_2_net_0
Aliasing \I2C_1:Net_968\ to tmpOE__SDA_2_net_0
Aliasing \SPIM_1:BSPIM:pol_supprt\ to zero
Aliasing \SPIM_1:BSPIM:tx_status_3\ to \SPIM_1:BSPIM:load_rx_data\
Aliasing \SPIM_1:BSPIM:tx_status_6\ to zero
Aliasing \SPIM_1:BSPIM:tx_status_5\ to zero
Aliasing \SPIM_1:BSPIM:rx_status_3\ to zero
Aliasing \SPIM_1:BSPIM:rx_status_2\ to zero
Aliasing \SPIM_1:BSPIM:rx_status_1\ to zero
Aliasing \SPIM_1:BSPIM:rx_status_0\ to zero
Aliasing \SPIM_1:Net_289\ to zero
Aliasing \SPIM_1_Mux:clk\ to zero
Aliasing \SPIM_1_Mux:rst\ to zero
Aliasing tmpOE__cs_1d_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__cs_1c_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__cs_1b_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__cs_1a_net_0 to tmpOE__SDA_2_net_0
Aliasing \EnableBattery:clk\ to zero
Aliasing \EnableBattery:rst\ to zero
Aliasing \Slush_Interrupts:clk\ to zero
Aliasing \Slush_Interrupts:rst\ to zero
Aliasing \Slush_I2C_interrupts:status_2\ to zero
Aliasing \Slush_I2C_interrupts:status_3\ to zero
Aliasing \Slush_I2C_interrupts:status_4\ to zero
Aliasing \Slush_I2C_interrupts:status_5\ to zero
Aliasing \Slush_I2C_interrupts:status_6\ to zero
Aliasing tmpOE__slush_inta_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__slush_intb_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__rpi_inta_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__rpi_intb_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__enable_battery_net_0 to tmpOE__SDA_2_net_0
Aliasing Net_12 to zero
Aliasing \Timer_1:Net_260\ to zero
Aliasing \Timer_1:Net_102\ to tmpOE__SDA_2_net_0
Aliasing tmpOE__Supply_monitor_net_0 to tmpOE__SDA_2_net_0
Aliasing \ADC_SAR_1:vp_ctl_0\ to zero
Aliasing \ADC_SAR_1:vp_ctl_2\ to zero
Aliasing \ADC_SAR_1:vn_ctl_1\ to zero
Aliasing \ADC_SAR_1:vn_ctl_3\ to zero
Aliasing \ADC_SAR_1:vp_ctl_1\ to zero
Aliasing \ADC_SAR_1:vp_ctl_3\ to zero
Aliasing \ADC_SAR_1:vn_ctl_0\ to zero
Aliasing \ADC_SAR_1:vn_ctl_2\ to zero
Aliasing \ADC_SAR_1:soc\ to zero
Aliasing \ADC_SAR_1:tmpOE__Bypass_net_0\ to tmpOE__SDA_2_net_0
Aliasing \ADC_SAR_1:Net_381\ to zero
Aliasing \ADC_DelSig_1:Net_482\ to zero
Aliasing \ADC_DelSig_1:tmpOE__Bypass_P03_net_0\ to tmpOE__SDA_2_net_0
Aliasing \ADC_DelSig_1:Net_252\ to zero
Aliasing \ADC_DelSig_1:soc\ to tmpOE__SDA_2_net_0
Aliasing tmpOE__delta_sig_in_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__sar_in1_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__sar_in2_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__sar_in3_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__sar_in4_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__en_level_shift_net_0 to tmpOE__SDA_2_net_0
Aliasing \PWM_1:Net_113\ to tmpOE__SDA_2_net_0
Aliasing tmpOE__pwm_a_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__pwm_b_net_0 to tmpOE__SDA_2_net_0
Aliasing \PWM_2:Net_107\ to \PWM_1:Net_107\
Aliasing \PWM_2:Net_113\ to tmpOE__SDA_2_net_0
Aliasing \PWM_ControlReg:clk\ to zero
Aliasing \PWM_ControlReg:rst\ to zero
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing tmpOE__RESET_net_0 to tmpOE__SDA_2_net_0
Aliasing \Status_Reg_1:status_2\ to zero
Aliasing \Status_Reg_1:status_3\ to zero
Aliasing \Status_Reg_1:status_4\ to zero
Aliasing \Status_Reg_1:status_5\ to zero
Aliasing \Status_Reg_1:status_6\ to zero
Aliasing tmpOE__INT_1_net_0 to tmpOE__SDA_2_net_0
Aliasing tmpOE__INT_2_net_0 to tmpOE__SDA_2_net_0
Aliasing \SPIM:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPIM:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPIM:BSPIM:dpcounter_one_reg\\D\ to \SPIM:BSPIM:load_rx_data\
Aliasing \I2C_2:bI2C_UDB:scl_in_reg\\D\ to \I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \I2C_2:bI2C_UDB:sda_in_last_reg\\D\ to \I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Aliasing \I2C_1:bI2C_UDB:scl_in_reg\\D\ to \I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:newb_0\
Aliasing \I2C_1:bI2C_UDB:sda_in_last_reg\\D\ to \I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:newb_0\
Aliasing \SPIM_1:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPIM_1:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPIM_1:BSPIM:dpcounter_one_reg\\D\ to \SPIM_1:BSPIM:load_rx_data\
Removing Lhs of wire one[6] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire \SPIM:Net_276\[13] = Net_11[14]
Removing Rhs of wire \SPIM:BSPIM:load_rx_data\[17] = \SPIM:BSPIM:dpcounter_one\[18]
Removing Lhs of wire \SPIM:BSPIM:pol_supprt\[19] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:miso_to_dp\[20] = \SPIM:Net_244\[21]
Removing Lhs of wire \SPIM:Net_244\[21] = Net_13[113]
Removing Rhs of wire Net_30[25] = \SPIM:BSPIM:mosi_reg\[26]
Removing Rhs of wire \SPIM:BSPIM:tx_status_1\[48] = \SPIM:BSPIM:dpMOSI_fifo_empty\[49]
Removing Rhs of wire \SPIM:BSPIM:tx_status_2\[50] = \SPIM:BSPIM:dpMOSI_fifo_not_full\[51]
Removing Lhs of wire \SPIM:BSPIM:tx_status_3\[52] = \SPIM:BSPIM:load_rx_data\[17]
Removing Rhs of wire \SPIM:BSPIM:rx_status_4\[54] = \SPIM:BSPIM:dpMISO_fifo_full\[55]
Removing Rhs of wire \SPIM:BSPIM:rx_status_5\[56] = \SPIM:BSPIM:dpMISO_fifo_not_empty\[57]
Removing Lhs of wire \SPIM:BSPIM:tx_status_6\[59] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:tx_status_5\[60] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:rx_status_3\[61] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:rx_status_2\[62] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:rx_status_1\[63] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:rx_status_0\[64] = zero[2]
Removing Lhs of wire \SPIM:Net_273\[74] = zero[2]
Removing Lhs of wire \SPIM:Net_289\[114] = zero[2]
Removing Lhs of wire tmpOE__sclk_net_0[118] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__mosi_net_0[124] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__miso_net_0[130] = tmpOE__SDA_2_net_0[1]
Removing Rhs of wire Net_92_1[136] = \SPIM_Mux:control_out_1\[188]
Removing Rhs of wire Net_92_1[136] = \SPIM_Mux:control_1\[197]
Removing Rhs of wire Net_92_0[137] = \SPIM_Mux:control_out_0\[189]
Removing Rhs of wire Net_92_0[137] = \SPIM_Mux:control_0\[198]
Removing Rhs of wire Net_87[142] = \demux_1:tmp__demux_1_0_reg\[135]
Removing Rhs of wire Net_88[143] = \demux_1:tmp__demux_1_1_reg\[139]
Removing Rhs of wire Net_89[144] = \demux_1:tmp__demux_1_2_reg\[140]
Removing Rhs of wire Net_90[145] = \demux_1:tmp__demux_1_3_reg\[141]
Removing Lhs of wire tmpOE__cs_a_net_0[151] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__cs_b_net_0[157] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__cs_c_net_0[163] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__cs_d_net_0[169] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire \SPIM_Mux:clk\[174] = zero[2]
Removing Lhs of wire \SPIM_Mux:rst\[175] = zero[2]
Removing Lhs of wire \RPi_SPIS:BSPIS:cnt_reset\[199] = Net_120[200]
Removing Rhs of wire \RPi_SPIS:BSPIS:tx_load\[202] = \RPi_SPIS:BSPIS:load\[203]
Removing Rhs of wire \RPi_SPIS:BSPIS:tx_load\[202] = \RPi_SPIS:BSPIS:dpcounter_one\[221]
Removing Lhs of wire \RPi_SPIS:BSPIS:prc_clk_src\[210] = Net_119[211]
Removing Lhs of wire \RPi_SPIS:Net_81\[214] = Net_122[306]
Removing Lhs of wire \RPi_SPIS:BSPIS:tx_status_2\[234] = \RPi_SPIS:BSPIS:miso_tx_empty_reg_fin\[224]
Removing Rhs of wire \RPi_SPIS:BSPIS:tx_status_1\[235] = \RPi_SPIS:BSPIS:dpMISO_fifo_not_full\[236]
Removing Lhs of wire \RPi_SPIS:BSPIS:tx_status_6\[237] = \RPi_SPIS:BSPIS:byte_complete\[204]
Removing Lhs of wire \RPi_SPIS:BSPIS:rx_status_3\[240] = \RPi_SPIS:BSPIS:dpMOSI_fifo_not_empty\[239]
Removing Lhs of wire \RPi_SPIS:BSPIS:rx_status_5\[241] = \RPi_SPIS:BSPIS:rx_buf_overrun\[207]
Removing Lhs of wire \RPi_SPIS:BSPIS:rx_status_6\[242] = \RPi_SPIS:BSPIS:dpMOSI_fifo_full_reg\[229]
Removing Lhs of wire \RPi_SPIS:BSPIS:tx_status_5\[243] = zero[2]
Removing Lhs of wire \RPi_SPIS:BSPIS:tx_status_4\[244] = zero[2]
Removing Lhs of wire \RPi_SPIS:BSPIS:tx_status_3\[245] = zero[2]
Removing Lhs of wire \RPi_SPIS:BSPIS:rx_status_2\[246] = zero[2]
Removing Lhs of wire \RPi_SPIS:BSPIS:rx_status_1\[247] = zero[2]
Removing Lhs of wire \RPi_SPIS:BSPIS:rx_status_0\[248] = zero[2]
Removing Lhs of wire \RPi_SPIS:BSPIS:mosi_fin\[249] = \RPi_SPIS:Net_75\[250]
Removing Lhs of wire \RPi_SPIS:Net_75\[250] = Net_118[305]
Removing Lhs of wire \RPi_SPIS:BSPIS:reset\[275] = zero[2]
Removing Lhs of wire \RPi_SPIS:BSPIS:sR8:Dp:cs_addr_1\[276] = zero[2]
Removing Rhs of wire Net_126[307] = \RPi_SPIS:BSPIS:inv_ss\[201]
Removing Lhs of wire tmpOE__Rpi_mosi_net_0[309] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__Rpi_miso_net_0[314] = Net_126[307]
Removing Lhs of wire tmpOE__Rpi_sclk_net_0[320] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__Rpi_ss_net_0[325] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__SDA_1_net_0[331] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__SCL_1_net_0[337] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire \Control_Reg_2:clk\[342] = zero[2]
Removing Lhs of wire \Control_Reg_2:rst\[343] = zero[2]
Removing Rhs of wire Net_185[344] = \Control_Reg_2:control_out_0\[345]
Removing Rhs of wire Net_185[344] = \Control_Reg_2:control_0\[368]
Removing Rhs of wire Net_157[346] = \Control_Reg_2:control_out_1\[347]
Removing Rhs of wire Net_157[346] = \Control_Reg_2:control_1\[367]
Removing Lhs of wire tmpOE__MISO_1_net_0[370] = tmpOE__SDA_2_net_0[1]
Removing Rhs of wire \I2C_2:sda_x_wire\[375] = \I2C_2:Net_643_4\[376]
Removing Rhs of wire \I2C_2:sda_x_wire\[375] = \I2C_2:bI2C_UDB:m_sda_out_reg\[588]
Removing Rhs of wire \I2C_2:Net_697\[378] = \I2C_2:Net_643_5\[379]
Removing Rhs of wire \I2C_2:Net_697\[378] = \I2C_2:bI2C_UDB:sts_irq\[402]
Removing Lhs of wire \I2C_2:udb_clk\[383] = \I2C_2:Net_970\[381]
Removing Lhs of wire \I2C_2:bI2C_UDB:status_6\[395] = zero[2]
Removing Rhs of wire \I2C_2:bI2C_UDB:status_5\[396] = \I2C_2:bI2C_UDB:stop_detect\[484]
Removing Rhs of wire \I2C_2:bI2C_UDB:status_3\[398] = \I2C_2:bI2C_UDB:m_address_reg\[490]
Removing Rhs of wire \I2C_2:bI2C_UDB:status_2\[399] = \I2C_2:bI2C_UDB:master_mode_reg\[491]
Removing Rhs of wire \I2C_2:bI2C_UDB:status_1\[400] = \I2C_2:bI2C_UDB:m_lrb_reg\[492]
Removing Rhs of wire \I2C_2:bI2C_UDB:status_0\[401] = \I2C_2:bI2C_UDB:m_byte_complete_reg\[493]
Removing Lhs of wire \I2C_2:bI2C_UDB:cs_addr_shifter_2\[404] = zero[2]
Removing Rhs of wire \I2C_2:bI2C_UDB:cs_addr_shifter_1\[405] = \I2C_2:bI2C_UDB:m_load_dummy\[513]
Removing Rhs of wire \I2C_2:bI2C_UDB:cs_addr_shifter_0\[406] = \I2C_2:bI2C_UDB:m_shift_en\[526]
Removing Lhs of wire \I2C_2:bI2C_UDB:cs_addr_clkgen_2\[441] = zero[2]
Removing Rhs of wire \I2C_2:bI2C_UDB:cs_addr_clkgen_0\[443] = \I2C_2:bI2C_UDB:clkgen_en\[525]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_start_gen\[476] = \I2C_2:bI2C_UDB:control_7\[386]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_stop_gen\[477] = \I2C_2:bI2C_UDB:control_6\[387]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_restart_gen\[478] = \I2C_2:bI2C_UDB:control_5\[388]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_nack\[479] = \I2C_2:bI2C_UDB:control_4\[389]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_transmit\[481] = \I2C_2:bI2C_UDB:control_2\[391]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_master_en\[482] = \I2C_2:bI2C_UDB:control_1\[392]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_slave_en\[483] = \I2C_2:bI2C_UDB:control_0\[393]
Removing Rhs of wire \I2C_2:Net_1109_0\[495] = \I2C_2:scl_yfb\[599]
Removing Rhs of wire \I2C_2:Net_1109_1\[498] = \I2C_2:sda_yfb\[600]
Removing Rhs of wire \I2C_2:bI2C_UDB:m_reset\[506] = \I2C_2:bI2C_UDB:master_rst_reg\[590]
Removing Lhs of wire \I2C_2:bI2C_UDB:bus_busy\[508] = zero[2]
Removing Lhs of wire cmp_vv_vv_MODGEN_1[516] = \I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[547]
Removing Lhs of wire \I2C_2:bI2C_UDB:lost_arb\[518] = zero[2]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[523] = \I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[576]
Removing Rhs of wire \I2C_2:Net_643_3\[524] = \I2C_2:bI2C_UDB:m_scl_out_reg\[587]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[527] = \I2C_2:sda_x_wire\[375]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[528] = \I2C_2:bI2C_UDB:sda_in_reg\[407]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[529] = \I2C_2:sda_x_wire\[375]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[530] = \I2C_2:bI2C_UDB:sda_in_reg\[407]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[531] = \I2C_2:sda_x_wire\[375]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[532] = \I2C_2:bI2C_UDB:sda_in_reg\[407]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[534] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[535] = \I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[533]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[536] = \I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[533]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[557] = \I2C_2:Net_643_3\[524]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[558] = \I2C_2:Net_1109_0\[495]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[559] = \I2C_2:Net_643_3\[524]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[560] = \I2C_2:Net_1109_0\[495]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[561] = \I2C_2:Net_643_3\[524]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[562] = \I2C_2:Net_1109_0\[495]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[564] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[565] = \I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[563]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[566] = \I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[563]
Removing Rhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[576] = \I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[567]
Removing Lhs of wire \I2C_2:scl_x_wire\[591] = \I2C_2:Net_643_3\[524]
Removing Lhs of wire \I2C_2:Net_969\[592] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire \I2C_2:Net_968\[593] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire \I2C_2:tmpOE__Bufoe_scl_net_0\[602] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire \I2C_2:tmpOE__Bufoe_sda_net_0\[604] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__SCL_2_net_0[611] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__SCLK_1_net_0[617] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__MOSI_1_net_0[624] = tmpOE__SDA_2_net_0[1]
Removing Rhs of wire Net_23[625] = \SPIM_1:BSPIM:mosi_reg\[878]
Removing Rhs of wire \I2C_1:sda_x_wire\[630] = \I2C_1:Net_643_4\[631]
Removing Rhs of wire \I2C_1:sda_x_wire\[630] = \I2C_1:bI2C_UDB:m_sda_out_reg\[843]
Removing Rhs of wire \I2C_1:Net_697\[633] = \I2C_1:Net_643_5\[634]
Removing Rhs of wire \I2C_1:Net_697\[633] = \I2C_1:bI2C_UDB:sts_irq\[657]
Removing Lhs of wire \I2C_1:udb_clk\[638] = \I2C_1:Net_970\[636]
Removing Lhs of wire \I2C_1:bI2C_UDB:status_6\[650] = zero[2]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_5\[651] = \I2C_1:bI2C_UDB:stop_detect\[739]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_3\[653] = \I2C_1:bI2C_UDB:m_address_reg\[745]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_2\[654] = \I2C_1:bI2C_UDB:master_mode_reg\[746]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_1\[655] = \I2C_1:bI2C_UDB:m_lrb_reg\[747]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_0\[656] = \I2C_1:bI2C_UDB:m_byte_complete_reg\[748]
Removing Lhs of wire \I2C_1:bI2C_UDB:cs_addr_shifter_2\[659] = zero[2]
Removing Rhs of wire \I2C_1:bI2C_UDB:cs_addr_shifter_1\[660] = \I2C_1:bI2C_UDB:m_load_dummy\[768]
Removing Rhs of wire \I2C_1:bI2C_UDB:cs_addr_shifter_0\[661] = \I2C_1:bI2C_UDB:m_shift_en\[781]
Removing Lhs of wire \I2C_1:bI2C_UDB:cs_addr_clkgen_2\[696] = zero[2]
Removing Rhs of wire \I2C_1:bI2C_UDB:cs_addr_clkgen_0\[698] = \I2C_1:bI2C_UDB:clkgen_en\[780]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_start_gen\[731] = \I2C_1:bI2C_UDB:control_7\[641]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_stop_gen\[732] = \I2C_1:bI2C_UDB:control_6\[642]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_restart_gen\[733] = \I2C_1:bI2C_UDB:control_5\[643]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_nack\[734] = \I2C_1:bI2C_UDB:control_4\[644]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_transmit\[736] = \I2C_1:bI2C_UDB:control_2\[646]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_master_en\[737] = \I2C_1:bI2C_UDB:control_1\[647]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_slave_en\[738] = \I2C_1:bI2C_UDB:control_0\[648]
Removing Rhs of wire \I2C_1:Net_1109_0\[750] = \I2C_1:scl_yfb\[854]
Removing Rhs of wire \I2C_1:Net_1109_1\[753] = \I2C_1:sda_yfb\[855]
Removing Rhs of wire \I2C_1:bI2C_UDB:m_reset\[761] = \I2C_1:bI2C_UDB:master_rst_reg\[845]
Removing Lhs of wire \I2C_1:bI2C_UDB:bus_busy\[763] = zero[2]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_3\[771] = \I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:xneq\[802]
Removing Lhs of wire \I2C_1:bI2C_UDB:lost_arb\[773] = zero[2]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_4\[778] = \I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:xeq\[831]
Removing Rhs of wire \I2C_1:Net_643_3\[779] = \I2C_1:bI2C_UDB:m_scl_out_reg\[842]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:newa_0\[782] = \I2C_1:sda_x_wire\[630]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:newb_0\[783] = \I2C_1:bI2C_UDB:sda_in_reg\[662]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:dataa_0\[784] = \I2C_1:sda_x_wire\[630]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:datab_0\[785] = \I2C_1:bI2C_UDB:sda_in_reg\[662]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:a_0\[786] = \I2C_1:sda_x_wire\[630]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:b_0\[787] = \I2C_1:bI2C_UDB:sda_in_reg\[662]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_0\[789] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:eq_0\[790] = \I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:xnor_array_0\[788]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:eqi_0\[791] = \I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:xnor_array_0\[788]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:newa_0\[812] = \I2C_1:Net_643_3\[779]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:newb_0\[813] = \I2C_1:Net_1109_0\[750]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:dataa_0\[814] = \I2C_1:Net_643_3\[779]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:datab_0\[815] = \I2C_1:Net_1109_0\[750]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:a_0\[816] = \I2C_1:Net_643_3\[779]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:b_0\[817] = \I2C_1:Net_1109_0\[750]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:aeqb_0\[819] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:eq_0\[820] = \I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:xnor_array_0\[818]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:eqi_0\[821] = \I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:xnor_array_0\[818]
Removing Rhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:xeq\[831] = \I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:aeqb_1\[822]
Removing Lhs of wire \I2C_1:scl_x_wire\[846] = \I2C_1:Net_643_3\[779]
Removing Lhs of wire \I2C_1:Net_969\[847] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire \I2C_1:Net_968\[848] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_scl_net_0\[857] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_sda_net_0\[859] = tmpOE__SDA_2_net_0[1]
Removing Rhs of wire \SPIM_1:Net_276\[865] = \SPIM_1:Net_288\[866]
Removing Rhs of wire \SPIM_1:BSPIM:load_rx_data\[870] = \SPIM_1:BSPIM:dpcounter_one\[871]
Removing Lhs of wire \SPIM_1:BSPIM:pol_supprt\[872] = zero[2]
Removing Lhs of wire \SPIM_1:BSPIM:miso_to_dp\[873] = \SPIM_1:Net_244\[874]
Removing Lhs of wire \SPIM_1:Net_244\[874] = Net_19[371]
Removing Rhs of wire \SPIM_1:BSPIM:tx_status_1\[900] = \SPIM_1:BSPIM:dpMOSI_fifo_empty\[901]
Removing Rhs of wire \SPIM_1:BSPIM:tx_status_2\[902] = \SPIM_1:BSPIM:dpMOSI_fifo_not_full\[903]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_3\[904] = \SPIM_1:BSPIM:load_rx_data\[870]
Removing Rhs of wire \SPIM_1:BSPIM:rx_status_4\[906] = \SPIM_1:BSPIM:dpMISO_fifo_full\[907]
Removing Rhs of wire \SPIM_1:BSPIM:rx_status_5\[908] = \SPIM_1:BSPIM:dpMISO_fifo_not_empty\[909]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_6\[911] = zero[2]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_5\[912] = zero[2]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_3\[913] = zero[2]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_2\[914] = zero[2]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_1\[915] = zero[2]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_0\[916] = zero[2]
Removing Lhs of wire \SPIM_1:Net_273\[926] = zero[2]
Removing Lhs of wire \SPIM_1:Net_289\[965] = zero[2]
Removing Rhs of wire Net_233_1[968] = \SPIM_1_Mux:control_out_1\[991]
Removing Rhs of wire Net_233_1[968] = \SPIM_1_Mux:control_1\[1000]
Removing Rhs of wire Net_233_0[969] = \SPIM_1_Mux:control_out_0\[992]
Removing Rhs of wire Net_233_0[969] = \SPIM_1_Mux:control_0\[1001]
Removing Rhs of wire Net_228[973] = \demux_2:tmp__demux_2_0_reg\[967]
Removing Rhs of wire Net_247[974] = \demux_2:tmp__demux_2_1_reg\[970]
Removing Rhs of wire Net_249[975] = \demux_2:tmp__demux_2_2_reg\[971]
Removing Rhs of wire Net_251[976] = \demux_2:tmp__demux_2_3_reg\[972]
Removing Lhs of wire \SPIM_1_Mux:clk\[977] = zero[2]
Removing Lhs of wire \SPIM_1_Mux:rst\[978] = zero[2]
Removing Lhs of wire tmpOE__cs_1d_net_0[1007] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__cs_1c_net_0[1013] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__cs_1b_net_0[1019] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__cs_1a_net_0[1025] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire \EnableBattery:clk\[1034] = zero[2]
Removing Lhs of wire \EnableBattery:rst\[1035] = zero[2]
Removing Rhs of wire Net_263[1036] = \EnableBattery:control_out_0\[1037]
Removing Rhs of wire Net_263[1036] = \EnableBattery:control_0\[1060]
Removing Rhs of wire Net_260[1038] = \EnableBattery:control_out_1\[1039]
Removing Rhs of wire Net_260[1038] = \EnableBattery:control_1\[1059]
Removing Lhs of wire \Slush_Interrupts:clk\[1061] = zero[2]
Removing Lhs of wire \Slush_Interrupts:rst\[1062] = zero[2]
Removing Rhs of wire Net_273[1063] = \Slush_Interrupts:control_out_0\[1064]
Removing Rhs of wire Net_273[1063] = \Slush_Interrupts:control_0\[1087]
Removing Rhs of wire Net_270[1065] = \Slush_Interrupts:control_out_1\[1066]
Removing Rhs of wire Net_270[1065] = \Slush_Interrupts:control_1\[1086]
Removing Lhs of wire \Slush_I2C_interrupts:status_0\[1088] = Net_280[1089]
Removing Lhs of wire \Slush_I2C_interrupts:status_1\[1090] = Net_281[1091]
Removing Lhs of wire \Slush_I2C_interrupts:status_2\[1092] = zero[2]
Removing Lhs of wire \Slush_I2C_interrupts:status_3\[1093] = zero[2]
Removing Lhs of wire \Slush_I2C_interrupts:status_4\[1094] = zero[2]
Removing Lhs of wire \Slush_I2C_interrupts:status_5\[1095] = zero[2]
Removing Lhs of wire \Slush_I2C_interrupts:status_6\[1096] = zero[2]
Removing Lhs of wire tmpOE__slush_inta_net_0[1102] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__slush_intb_net_0[1107] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__rpi_inta_net_0[1113] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__rpi_intb_net_0[1119] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__enable_battery_net_0[1125] = tmpOE__SDA_2_net_0[1]
Removing Rhs of wire Net_298[1132] = \Timer_1:Net_57\[1141]
Removing Lhs of wire Net_12[1135] = zero[2]
Removing Lhs of wire \Timer_1:Net_260\[1137] = zero[2]
Removing Lhs of wire \Timer_1:Net_266\[1138] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire \Timer_1:Net_102\[1143] = tmpOE__SDA_2_net_0[1]
Removing Rhs of wire Net_333[1149] = \Comp_1:Net_1\[1148]
Removing Lhs of wire tmpOE__Supply_monitor_net_0[1153] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[1165] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[1166] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[1167] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[1168] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[1169] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[1170] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[1171] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[1172] = zero[2]
Removing Rhs of wire \ADC_SAR_1:Net_188\[1175] = \ADC_SAR_1:Net_221\[1176]
Removing Lhs of wire \ADC_SAR_1:soc\[1182] = zero[2]
Removing Lhs of wire \ADC_SAR_1:tmpOE__Bypass_net_0\[1200] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire \ADC_SAR_1:Net_381\[1215] = zero[2]
Removing Rhs of wire \ADC_DelSig_1:Net_488\[1228] = \ADC_DelSig_1:Net_250\[1271]
Removing Lhs of wire \ADC_DelSig_1:Net_481\[1231] = zero[2]
Removing Lhs of wire \ADC_DelSig_1:Net_482\[1232] = zero[2]
Removing Lhs of wire \ADC_DelSig_1:tmpOE__Bypass_P03_net_0\[1256] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire \ADC_DelSig_1:Net_252\[1273] = zero[2]
Removing Lhs of wire \ADC_DelSig_1:soc\[1275] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__delta_sig_in_net_0[1279] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__sar_in1_net_0[1285] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__sar_in2_net_0[1294] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__sar_in3_net_0[1301] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__sar_in4_net_0[1308] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__en_level_shift_net_0[1316] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire \PWM_1:Net_107\[1323] = Net_530[1332]
Removing Lhs of wire \PWM_1:Net_113\[1324] = tmpOE__SDA_2_net_0[1]
Removing Rhs of wire Net_495[1325] = \PWM_ControlReg:control_out_1\[1360]
Removing Rhs of wire Net_495[1325] = \PWM_ControlReg:control_1\[1380]
Removing Rhs of wire Net_506[1329] = \PWM_1:Net_57\[1327]
Removing Rhs of wire Net_530[1332] = \PWM_ControlReg:control_out_0\[1359]
Removing Rhs of wire Net_530[1332] = \PWM_ControlReg:control_0\[1381]
Removing Lhs of wire tmpOE__pwm_a_net_0[1336] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__pwm_b_net_0[1342] = tmpOE__SDA_2_net_0[1]
Removing Rhs of wire Net_620[1343] = \PWM_2:Net_57\[1352]
Removing Lhs of wire \PWM_2:Net_107\[1349] = Net_530[1332]
Removing Lhs of wire \PWM_2:Net_113\[1350] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire \PWM_ControlReg:clk\[1357] = zero[2]
Removing Lhs of wire \PWM_ControlReg:rst\[1358] = zero[2]
Removing Lhs of wire \Control_Reg_1:clk\[1382] = zero[2]
Removing Lhs of wire \Control_Reg_1:rst\[1383] = zero[2]
Removing Rhs of wire Net_816[1384] = \Control_Reg_1:control_out_0\[1385]
Removing Rhs of wire Net_816[1384] = \Control_Reg_1:control_0\[1408]
Removing Lhs of wire tmpOE__RESET_net_0[1410] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire \Status_Reg_1:status_0\[1415] = Net_823[1416]
Removing Lhs of wire \Status_Reg_1:status_1\[1417] = Net_824[1418]
Removing Lhs of wire \Status_Reg_1:status_2\[1419] = zero[2]
Removing Lhs of wire \Status_Reg_1:status_3\[1420] = zero[2]
Removing Lhs of wire \Status_Reg_1:status_4\[1421] = zero[2]
Removing Lhs of wire \Status_Reg_1:status_5\[1422] = zero[2]
Removing Lhs of wire \Status_Reg_1:status_6\[1423] = zero[2]
Removing Lhs of wire tmpOE__INT_1_net_0[1431] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire tmpOE__INT_2_net_0[1436] = tmpOE__SDA_2_net_0[1]
Removing Lhs of wire \SPIM:BSPIM:so_send_reg\\D\[1440] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:mosi_pre_reg\\D\[1446] = zero[2]
Removing Lhs of wire \SPIM:BSPIM:dpcounter_one_reg\\D\[1448] = \SPIM:BSPIM:load_rx_data\[17]
Removing Lhs of wire \SPIM:BSPIM:mosi_from_dp_reg\\D\[1449] = \SPIM:BSPIM:mosi_from_dp\[32]
Removing Lhs of wire \RPi_SPIS:BSPIS:dpcounter_one_reg\\D\[1453] = \RPi_SPIS:BSPIS:dpcounter_one_fin\[205]
Removing Lhs of wire \RPi_SPIS:BSPIS:mosi_buf_overrun_fin\\D\[1454] = \RPi_SPIS:BSPIS:mosi_buf_overrun_reg\[208]
Removing Lhs of wire \RPi_SPIS:BSPIS:mosi_tmp\\D\[1455] = Net_118[305]
Removing Lhs of wire \I2C_2:bI2C_UDB:sda_in_reg\\D\[1456] = \I2C_2:Net_1109_1\[498]
Removing Lhs of wire \I2C_2:bI2C_UDB:scl_in_reg\\D\[1466] = \I2C_2:Net_1109_0\[495]
Removing Lhs of wire \I2C_2:bI2C_UDB:scl_in_last_reg\\D\[1467] = \I2C_2:bI2C_UDB:scl_in_reg\[494]
Removing Lhs of wire \I2C_2:bI2C_UDB:scl_in_last2_reg\\D\[1468] = \I2C_2:bI2C_UDB:scl_in_last_reg\[496]
Removing Lhs of wire \I2C_2:bI2C_UDB:sda_in_last_reg\\D\[1469] = \I2C_2:bI2C_UDB:sda_in_reg\[407]
Removing Lhs of wire \I2C_2:bI2C_UDB:sda_in_last2_reg\\D\[1470] = \I2C_2:bI2C_UDB:sda_in_last_reg\[499]
Removing Lhs of wire \I2C_2:bI2C_UDB:clk_eq_reg\\D\[1477] = \I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[576]
Removing Lhs of wire \I2C_1:bI2C_UDB:sda_in_reg\\D\[1483] = \I2C_1:Net_1109_1\[753]
Removing Lhs of wire \I2C_1:bI2C_UDB:scl_in_reg\\D\[1493] = \I2C_1:Net_1109_0\[750]
Removing Lhs of wire \I2C_1:bI2C_UDB:scl_in_last_reg\\D\[1494] = \I2C_1:bI2C_UDB:scl_in_reg\[749]
Removing Lhs of wire \I2C_1:bI2C_UDB:scl_in_last2_reg\\D\[1495] = \I2C_1:bI2C_UDB:scl_in_last_reg\[751]
Removing Lhs of wire \I2C_1:bI2C_UDB:sda_in_last_reg\\D\[1496] = \I2C_1:bI2C_UDB:sda_in_reg\[662]
Removing Lhs of wire \I2C_1:bI2C_UDB:sda_in_last2_reg\\D\[1497] = \I2C_1:bI2C_UDB:sda_in_last_reg\[754]
Removing Lhs of wire \I2C_1:bI2C_UDB:clk_eq_reg\\D\[1504] = \I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:xeq\[831]
Removing Lhs of wire \SPIM_1:BSPIM:so_send_reg\\D\[1509] = zero[2]
Removing Lhs of wire \SPIM_1:BSPIM:mosi_pre_reg\\D\[1515] = zero[2]
Removing Lhs of wire \SPIM_1:BSPIM:dpcounter_one_reg\\D\[1517] = \SPIM_1:BSPIM:load_rx_data\[870]
Removing Lhs of wire \SPIM_1:BSPIM:mosi_from_dp_reg\\D\[1518] = \SPIM_1:BSPIM:mosi_from_dp\[884]

------------------------------------------------------
Aliased 0 equations, 326 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SDA_2_net_0' (cost = 0):
tmpOE__SDA_2_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\SPIM:BSPIM:load_rx_data\' (cost = 1):
\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));

Note:  Expanding virtual equation for 'Net_91' (cost = 0):
Net_91 <= (not Net_15);

Note:  Expanding virtual equation for 'Net_87' (cost = 3):
Net_87 <= ((not Net_15 and not Net_92_1 and not Net_92_0));

Note:  Expanding virtual equation for 'Net_88' (cost = 3):
Net_88 <= ((not Net_15 and not Net_92_1 and Net_92_0));

Note:  Expanding virtual equation for 'Net_89' (cost = 3):
Net_89 <= ((not Net_15 and not Net_92_0 and Net_92_1));

Note:  Expanding virtual equation for 'Net_90' (cost = 3):
Net_90 <= ((not Net_15 and Net_92_1 and Net_92_0));

Note:  Expanding virtual equation for '\RPi_SPIS:BSPIS:tx_load\' (cost = 6):
\RPi_SPIS:BSPIS:tx_load\ <= ((not \RPi_SPIS:BSPIS:count_3\ and not \RPi_SPIS:BSPIS:count_2\ and not \RPi_SPIS:BSPIS:count_1\ and \RPi_SPIS:BSPIS:count_0\));

Note:  Expanding virtual equation for '\RPi_SPIS:BSPIS:byte_complete\' (cost = 1):
\RPi_SPIS:BSPIS:byte_complete\ <= ((not \RPi_SPIS:BSPIS:dpcounter_one_reg\ and \RPi_SPIS:BSPIS:dpcounter_one_fin\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:sda_went_high\' (cost = 1):
\I2C_2:bI2C_UDB:sda_went_high\ <= ((not \I2C_2:bI2C_UDB:sda_in_last2_reg\ and \I2C_2:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_2:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2C_2:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:txdata\' (cost = 54):
\I2C_2:bI2C_UDB:txdata\ <= ((not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:rxdata\' (cost = 2):
\I2C_2:bI2C_UDB:rxdata\ <= ((not \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:sda_went_low\' (cost = 1):
\I2C_2:bI2C_UDB:sda_went_low\ <= ((not \I2C_2:bI2C_UDB:sda_in_last_reg\ and \I2C_2:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:scl_went_low\' (cost = 4):
\I2C_2:bI2C_UDB:scl_went_low\ <= ((not \I2C_2:bI2C_UDB:scl_in_reg\ and \I2C_2:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:start_detect\' (cost = 2):
\I2C_2:bI2C_UDB:start_detect\ <= ((not \I2C_2:bI2C_UDB:sda_in_last_reg\ and \I2C_2:bI2C_UDB:scl_in_reg\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:bI2C_UDB:scl_in_last2_reg\ and \I2C_2:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:stalled\' (cost = 16):
\I2C_2:bI2C_UDB:stalled\ <= ((not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:sda_in_reg\)
	OR (\I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:sda_in_reg\)
	OR (\I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_2:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_2:Net_1109_0\ and not \I2C_2:Net_643_3\)
	OR (\I2C_2:Net_1109_0\ and \I2C_2:Net_643_3\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:sda_went_high\' (cost = 1):
\I2C_1:bI2C_UDB:sda_went_high\ <= ((not \I2C_1:bI2C_UDB:sda_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_1:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2C_1:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:txdata\' (cost = 54):
\I2C_1:bI2C_UDB:txdata\ <= ((not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:rxdata\' (cost = 2):
\I2C_1:bI2C_UDB:rxdata\ <= ((not \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:sda_went_low\' (cost = 1):
\I2C_1:bI2C_UDB:sda_went_low\ <= ((not \I2C_1:bI2C_UDB:sda_in_last_reg\ and \I2C_1:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:scl_went_low\' (cost = 4):
\I2C_1:bI2C_UDB:scl_went_low\ <= ((not \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:start_detect\' (cost = 2):
\I2C_1:bI2C_UDB:start_detect\ <= ((not \I2C_1:bI2C_UDB:sda_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:stalled\' (cost = 16):
\I2C_1:bI2C_UDB:stalled\ <= ((not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:sda_in_reg\)
	OR (\I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_1\ <= ((not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:sda_in_reg\)
	OR (\I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_1:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_1:Net_1109_0\ and not \I2C_1:Net_643_3\)
	OR (\I2C_1:Net_1109_0\ and \I2C_1:Net_643_3\));

Note:  Expanding virtual equation for '\SPIM_1:BSPIM:load_rx_data\' (cost = 1):
\SPIM_1:BSPIM:load_rx_data\ <= ((not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:count_0\));

Note:  Expanding virtual equation for 'Net_232' (cost = 0):
Net_232 <= (not Net_220);

Note:  Expanding virtual equation for 'Net_228' (cost = 3):
Net_228 <= ((not Net_220 and not Net_233_1 and not Net_233_0));

Note:  Expanding virtual equation for 'Net_247' (cost = 3):
Net_247 <= ((not Net_220 and not Net_233_1 and Net_233_0));

Note:  Expanding virtual equation for 'Net_249' (cost = 3):
Net_249 <= ((not Net_220 and not Net_233_0 and Net_233_1));

Note:  Expanding virtual equation for 'Net_251' (cost = 3):
Net_251 <= ((not Net_220 and Net_233_1 and Net_233_0));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:status_5\' (cost = 10):
\I2C_2:bI2C_UDB:status_5\ <= ((not \I2C_2:bI2C_UDB:sda_in_last2_reg\ and \I2C_2:bI2C_UDB:scl_in_reg\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:bI2C_UDB:scl_in_last2_reg\ and \I2C_2:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_2:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2C_2:bI2C_UDB:cnt_reset\ <= ((not \I2C_2:bI2C_UDB:scl_in_reg\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:Net_643_3\)
	OR (not \I2C_2:bI2C_UDB:scl_in_reg\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:Net_643_3\)
	OR (not \I2C_2:bI2C_UDB:scl_in_reg\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:Net_643_3\)
	OR (not \I2C_2:bI2C_UDB:scl_in_reg\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:Net_643_3\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\I2C_2:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:sda_x_wire\)
	OR (not \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:status_5\' (cost = 10):
\I2C_1:bI2C_UDB:status_5\ <= ((not \I2C_1:bI2C_UDB:sda_in_last2_reg\ and \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_1:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2C_1:bI2C_UDB:cnt_reset\ <= ((not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:xneq\' (cost = 8):
\I2C_1:bI2C_UDB:genblk6:MODULE_3:g1:a0:xneq\ <= ((not \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:sda_x_wire\)
	OR (not \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:sda_in_reg\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:contention\' (cost = 8):
\I2C_2:bI2C_UDB:contention\ <= ((not \I2C_2:bI2C_UDB:sda_in_reg\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:bI2C_UDB:sda_in_reg\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:clkgen_tc\ and \I2C_2:bI2C_UDB:m_state_3\)
	OR (not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:bI2C_UDB:clkgen_tc\ and \I2C_2:bI2C_UDB:m_state_3\)
	OR (not \I2C_2:bI2C_UDB:sda_in_reg\ and not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:bI2C_UDB:sda_in_reg\ and not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:clkgen_tc\ and \I2C_2:bI2C_UDB:m_state_3\)
	OR (not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:bI2C_UDB:clkgen_tc\ and \I2C_2:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:contention\' (cost = 8):
\I2C_1:bI2C_UDB:contention\ <= ((not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 42 signals.
	Turned 4 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \I2C_2:bI2C_UDB:lost_arb2_reg\\D\ to zero
Aliasing \I2C_1:bI2C_UDB:lost_arb2_reg\\D\ to zero
Removing Lhs of wire \ADC_SAR_1:Net_188\[1175] = \ADC_SAR_1:Net_376\[1174]
Removing Lhs of wire \I2C_2:bI2C_UDB:lost_arb2_reg\\D\[1473] = zero[2]
Removing Lhs of wire \I2C_1:bI2C_UDB:lost_arb2_reg\\D\[1500] = zero[2]

------------------------------------------------------
Aliased 0 equations, 3 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Documents\DPEA_Projects\RpiMIB\Start1.cydsn\Start1.cyprj -dcpsoc3 Start1.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.484ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Thursday, 22 March 2018 21:27:48
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Documents\DPEA_Projects\RpiMIB\Start1.cydsn\Start1.cyprj -d CY8C5888LTI-LP097 Start1.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \SPIM:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \I2C_2:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
    Converted constant MacroCell: \I2C_1:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_1:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_1:BSPIM:mosi_pre_reg\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
Assigning clock Clock_4 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_1:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_122
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=0, Signal=Net_284
    Analog  Clock 0: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_317
    Digital Clock 3: Automatic-assigning  clock 'I2C_1_IntClock'. Fanout=1, Signal=\I2C_1:Net_970\
    Digital Clock 4: Automatic-assigning  clock 'I2C_2_IntClock'. Fanout=1, Signal=\I2C_2:Net_970\
    Analog  Clock 1: Automatic-assigning  clock 'ADC_DelSig_1_theACLK'. Fanout=1, Signal=\ADC_DelSig_1:Net_488\
    Digital Clock 5: Automatic-assigning  clock 'Clock'. Fanout=1, Signal=Net_11
    Digital Clock 6: Automatic-assigning  clock 'SPIM_1_IntClock'. Fanout=1, Signal=\SPIM_1:Net_276\
    Digital Clock 7: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=1, Signal=\ADC_SAR_1:Net_376\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SPIM:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Constant 1
    UDB Clk/Enable \RPi_SPIS:BSPIS:ClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \RPi_SPIS:BSPIS:PrcClkEn\: with output requested to be asynchronous
        ClockIn: Rpi_sclk(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Rpi_sclk(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \RPi_SPIS:BSPIS:DpClkEn\: with output requested to be asynchronous
        ClockIn: Rpi_sclk(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Rpi_sclk(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \I2C_2:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: I2C_2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2C_2_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \I2C_1:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: I2C_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2C_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPIM_1:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPIM_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIM_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 41 pin(s) will be assigned a location by the fitter: \ADC_DelSig_1:Bypass_P03(0)\, \ADC_SAR_1:Bypass(0)\, cs_1a(0), cs_1b(0), cs_1c(0), cs_1d(0), cs_a(0), cs_b(0), cs_c(0), cs_d(0), delta_sig_in(0), en_level_shift(0), enable_battery(0), INT_1(0), INT_2(0), miso(0), MISO_1(0), mosi(0), MOSI_1(0), pwm_a(0), pwm_b(0), RESET(0), rpi_inta(0), rpi_intb(0), Rpi_miso(0), Rpi_mosi(0), Rpi_sclk(0), Rpi_ss(0), sar_in1(0), sar_in2(0), sar_in3(0), sar_in4(0), SCL_1(0), SCL_2(0), sclk(0), SCLK_1(0), SDA_1(0), SDA_2(0), slush_inta(0), slush_intb(0), Supply_monitor(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SDA_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_2(0)__PA ,
            fb => \I2C_1:Net_1109_1\ ,
            pin_input => \I2C_1:sda_x_wire\ ,
            pad => SDA_2(0)_PAD );

    Pin : Name = sclk(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sclk(0)__PA ,
            pin_input => Net_31 ,
            pad => sclk(0)_PAD );

    Pin : Name = mosi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => mosi(0)__PA ,
            pin_input => Net_30 ,
            pad => mosi(0)_PAD );

    Pin : Name = miso(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => miso(0)__PA ,
            fb => Net_13 ,
            pad => miso(0)_PAD );

    Pin : Name = cs_a(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cs_a(0)__PA ,
            pin_input => Net_103 ,
            pad => cs_a(0)_PAD );

    Pin : Name = cs_b(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cs_b(0)__PA ,
            pin_input => Net_104 ,
            pad => cs_b(0)_PAD );

    Pin : Name = cs_c(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cs_c(0)__PA ,
            pin_input => Net_105 ,
            pad => cs_c(0)_PAD );

    Pin : Name = cs_d(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cs_d(0)__PA ,
            pin_input => Net_106 ,
            pad => cs_d(0)_PAD );

    Pin : Name = Rpi_mosi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rpi_mosi(0)__PA ,
            fb => Net_118 ,
            pad => Rpi_mosi(0)_PAD );

    Pin : Name = Rpi_miso(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rpi_miso(0)__PA ,
            oe => Net_126 ,
            pin_input => Net_138 ,
            pad => Rpi_miso(0)_PAD );

    Pin : Name = Rpi_sclk(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rpi_sclk(0)__PA ,
            fb => Net_119 ,
            pad => Rpi_sclk(0)_PAD );

    Pin : Name = Rpi_ss(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rpi_ss(0)__PA ,
            fb => Net_120 ,
            pad => Rpi_ss(0)_PAD );

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C_2:Net_1109_1\ ,
            pin_input => \I2C_2:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C_2:Net_1109_0\ ,
            pin_input => \I2C_2:Net_643_3\ ,
            pad => SCL_1(0)_PAD );

    Pin : Name = MISO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO_1(0)__PA ,
            fb => Net_19 ,
            pad => MISO_1(0)_PAD );

    Pin : Name = SCL_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_2(0)__PA ,
            fb => \I2C_1:Net_1109_0\ ,
            pin_input => \I2C_1:Net_643_3\ ,
            pad => SCL_2(0)_PAD );

    Pin : Name = SCLK_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK_1(0)__PA ,
            pin_input => Net_25 ,
            pad => SCLK_1(0)_PAD );

    Pin : Name = MOSI_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI_1(0)__PA ,
            pin_input => Net_23 ,
            pad => MOSI_1(0)_PAD );

    Pin : Name = cs_1d(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cs_1d(0)__PA ,
            pin_input => Net_252 ,
            pad => cs_1d(0)_PAD );

    Pin : Name = cs_1c(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cs_1c(0)__PA ,
            pin_input => Net_250 ,
            pad => cs_1c(0)_PAD );

    Pin : Name = cs_1b(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cs_1b(0)__PA ,
            pin_input => Net_248 ,
            pad => cs_1b(0)_PAD );

    Pin : Name = cs_1a(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cs_1a(0)__PA ,
            pin_input => Net_246 ,
            pad => cs_1a(0)_PAD );

    Pin : Name = slush_inta(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => slush_inta(0)__PA ,
            fb => Net_280 ,
            pad => slush_inta(0)_PAD );

    Pin : Name = slush_intb(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => slush_intb(0)__PA ,
            fb => Net_281 ,
            pad => slush_intb(0)_PAD );

    Pin : Name = rpi_inta(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => rpi_inta(0)__PA ,
            pin_input => Net_273 ,
            pad => rpi_inta(0)_PAD );

    Pin : Name = rpi_intb(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => rpi_intb(0)__PA ,
            pin_input => Net_270 ,
            pad => rpi_intb(0)_PAD );

    Pin : Name = enable_battery(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => enable_battery(0)__PA ,
            pin_input => Net_263 ,
            pad => enable_battery(0)_PAD );

    Pin : Name = Supply_monitor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Supply_monitor(0)__PA ,
            analog_term => Net_323 ,
            pad => Supply_monitor(0)_PAD );

    Pin : Name = \ADC_SAR_1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_1:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_1:Net_210\ ,
            pad => \ADC_SAR_1:Bypass(0)_PAD\ );

    Pin : Name = \ADC_DelSig_1:Bypass_P03(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_DelSig_1:Bypass_P03(0)\__PA ,
            analog_term => \ADC_DelSig_1:Net_248\ ,
            pad => \ADC_DelSig_1:Bypass_P03(0)_PAD\ );

    Pin : Name = delta_sig_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => delta_sig_in(0)__PA ,
            analog_term => Net_348 ,
            pad => delta_sig_in(0)_PAD );

    Pin : Name = sar_in1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sar_in1(0)__PA ,
            analog_term => Net_396 ,
            pad => sar_in1(0)_PAD );

    Pin : Name = sar_in2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sar_in2(0)__PA ,
            analog_term => Net_397 ,
            pad => sar_in2(0)_PAD );

    Pin : Name = sar_in3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sar_in3(0)__PA ,
            analog_term => Net_398 ,
            pad => sar_in3(0)_PAD );

    Pin : Name = sar_in4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sar_in4(0)__PA ,
            analog_term => Net_399 ,
            pad => sar_in4(0)_PAD );

    Pin : Name = en_level_shift(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => en_level_shift(0)__PA ,
            pin_input => Net_260 ,
            pad => en_level_shift(0)_PAD );

    Pin : Name = pwm_a(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pwm_a(0)__PA ,
            pin_input => Net_506 ,
            pad => pwm_a(0)_PAD );

    Pin : Name = pwm_b(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pwm_b(0)__PA ,
            pin_input => Net_620 ,
            pad => pwm_b(0)_PAD );

    Pin : Name = RESET(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RESET(0)__PA ,
            pin_input => Net_816 ,
            pad => RESET(0)_PAD );

    Pin : Name = INT_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => INT_1(0)__PA ,
            fb => Net_823 ,
            pad => INT_1(0)_PAD );

    Pin : Name = INT_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => INT_2(0)__PA ,
            fb => Net_824 ,
            pad => INT_2(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              !\I2C_2:bI2C_UDB:control_2\ * !\I2C_2:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_105, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_15 * Net_92_1 * !Net_92_0
        );
        Output = Net_105 (fanout=1)

    MacroCell: Name=Net_106, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_15 * Net_92_1 * Net_92_0
        );
        Output = Net_106 (fanout=1)

    MacroCell: Name=Net_103, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_15 * !Net_92_1 * !Net_92_0
        );
        Output = Net_103 (fanout=1)

    MacroCell: Name=Net_104, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_15 * !Net_92_1 * Net_92_0
        );
        Output = Net_104 (fanout=1)

    MacroCell: Name=\RPi_SPIS:BSPIS:tx_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RPi_SPIS:BSPIS:count_3\ * !\RPi_SPIS:BSPIS:count_2\ * 
              !\RPi_SPIS:BSPIS:count_1\ * \RPi_SPIS:BSPIS:count_0\
        );
        Output = \RPi_SPIS:BSPIS:tx_load\ (fanout=3)

    MacroCell: Name=\RPi_SPIS:BSPIS:byte_complete\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPi_SPIS:BSPIS:dpcounter_one_fin\ * 
              !\RPi_SPIS:BSPIS:dpcounter_one_reg\
        );
        Output = \RPi_SPIS:BSPIS:byte_complete\ (fanout=1)

    MacroCell: Name=\RPi_SPIS:BSPIS:rx_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPi_SPIS:BSPIS:mosi_buf_overrun_reg\ * 
              !\RPi_SPIS:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \RPi_SPIS:BSPIS:rx_buf_overrun\ (fanout=1)

    MacroCell: Name=Net_138, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_120 * \RPi_SPIS:BSPIS:miso_from_dp\
        );
        Output = Net_138 (fanout=1)

    MacroCell: Name=\RPi_SPIS:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPi_SPIS:BSPIS:dpMOSI_fifo_full\ * !\RPi_SPIS:BSPIS:count_3\ * 
              !\RPi_SPIS:BSPIS:count_2\ * !\RPi_SPIS:BSPIS:count_1\ * 
              \RPi_SPIS:BSPIS:count_0\
        );
        Output = \RPi_SPIS:BSPIS:mosi_buf_overrun\ (fanout=1)

    MacroCell: Name=\RPi_SPIS:BSPIS:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPi_SPIS:BSPIS:dpcounter_one_fin\ * 
              !\RPi_SPIS:BSPIS:dpcounter_one_reg\ * 
              \RPi_SPIS:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \RPi_SPIS:BSPIS:tx_status_0\ (fanout=1)

    MacroCell: Name=\RPi_SPIS:BSPIS:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RPi_SPIS:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \RPi_SPIS:BSPIS:rx_status_4\ (fanout=1)

    MacroCell: Name=\RPi_SPIS:BSPIS:mosi_to_dp\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\RPi_SPIS:BSPIS:count_3\ * !\RPi_SPIS:BSPIS:count_2\ * 
              !\RPi_SPIS:BSPIS:count_1\ * \RPi_SPIS:BSPIS:count_0\ * Net_118
            + \RPi_SPIS:BSPIS:count_3\ * \RPi_SPIS:BSPIS:mosi_tmp\
            + \RPi_SPIS:BSPIS:count_2\ * \RPi_SPIS:BSPIS:mosi_tmp\
            + \RPi_SPIS:BSPIS:count_1\ * \RPi_SPIS:BSPIS:mosi_tmp\
            + !\RPi_SPIS:BSPIS:count_0\ * \RPi_SPIS:BSPIS:mosi_tmp\
        );
        Output = \RPi_SPIS:BSPIS:mosi_to_dp\ (fanout=1)

    MacroCell: Name=Net_126, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_120
        );
        Output = Net_126 (fanout=3)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_2:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\
        );
        Output = \I2C_2:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
        );
        Output = \I2C_2:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + !\I2C_2:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_2:bI2C_UDB:tx_reg_empty\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\
            + !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:cnt_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_1:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
        );
        Output = \I2C_1:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM_1:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:rx_status_4\
        );
        Output = \SPIM_1:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:control_7\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:control_5\ * \I2C_1:bI2C_UDB:control_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=Net_246, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_220 * !Net_233_1 * !Net_233_0
        );
        Output = Net_246 (fanout=1)

    MacroCell: Name=Net_248, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_220 * !Net_233_1 * Net_233_0
        );
        Output = Net_248 (fanout=1)

    MacroCell: Name=Net_250, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_220 * Net_233_1 * !Net_233_0
        );
        Output = Net_250 (fanout=1)

    MacroCell: Name=Net_252, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_220 * Net_233_1 * Net_233_0
        );
        Output = Net_252 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=Net_30, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_11) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_30 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_30 (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_11) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_11) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_15, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_15
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !Net_15
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * !Net_15
        );
        Output = Net_15 (fanout=5)

    MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_11) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_31, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_11) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * Net_31
        );
        Output = Net_31 (fanout=2)

    MacroCell: Name=\RPi_SPIS:BSPIS:dpcounter_one_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_122) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPi_SPIS:BSPIS:dpcounter_one_fin\
        );
        Output = \RPi_SPIS:BSPIS:dpcounter_one_reg\ (fanout=2)

    MacroCell: Name=\RPi_SPIS:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_122) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPi_SPIS:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \RPi_SPIS:BSPIS:mosi_buf_overrun_fin\ (fanout=1)

    MacroCell: Name=\RPi_SPIS:BSPIS:mosi_tmp\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_119)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_118
        );
        Output = \RPi_SPIS:BSPIS:mosi_tmp\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:Net_1109_1\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              \I2C_2:bI2C_UDB:control_2\ * !\I2C_2:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_2:bI2C_UDB:status_3\ * 
              !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:status_3\ * \I2C_2:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_2:bI2C_UDB:status_3\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_3\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_2\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              \I2C_2:Net_1109_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:Net_1109_1\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_2:bI2C_UDB:status_0\ * !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:Net_1109_0\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2C_2:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_2:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_2:bI2C_UDB:control_7\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:control_5\ * \I2C_2:bI2C_UDB:control_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last2_reg\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:bus_busy_reg\
            + \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:bus_busy_reg\
            + \I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_2:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_2:Net_1109_0\ * !\I2C_2:Net_643_3\
            + \I2C_2:Net_1109_0\ * \I2C_2:Net_643_3\
        );
        Output = \I2C_2:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2C_2:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2C_2:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_2:sda_x_wire\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:lost_arb_reg\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:shift_data_out\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_2:sda_x_wire\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_157 * \I2C_2:bI2C_UDB:control_1\
        );
        Output = \I2C_2:bI2C_UDB:m_reset\ (fanout=18)

    MacroCell: Name=Net_25, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_25 * \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = Net_25 (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_1\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              \I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_3\ * 
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_1:bI2C_UDB:status_3\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              \I2C_1:Net_1109_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:Net_1109_1\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_1:bI2C_UDB:status_0\ * !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_0\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2C_1:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_1:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last2_reg\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_1:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:Net_1109_0\ * !\I2C_1:Net_643_3\
            + \I2C_1:Net_1109_0\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2C_1:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2C_1:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_1:sda_x_wire\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:shift_data_out\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_1:sda_x_wire\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_185 * \I2C_1:bI2C_UDB:control_1\
        );
        Output = \I2C_1:bI2C_UDB:m_reset\ (fanout=18)

    MacroCell: Name=Net_23, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_23 * !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:mosi_from_dp\
            + !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:mosi_from_dp\
        );
        Output = Net_23 (fanout=2)

    MacroCell: Name=\SPIM_1:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              \SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              !\SPIM_1:BSPIM:ld_ident\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPIM_1:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:ld_ident\
        );
        Output = \SPIM_1:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPIM_1:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\
            + !\SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_220, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * !Net_220
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !Net_220
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * !Net_220
        );
        Output = Net_220 (fanout=5)

    MacroCell: Name=\SPIM_1:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
        );
        Output = \SPIM_1:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:ld_ident\
        );
        Output = \SPIM_1:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM_1:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
        );
        Output = \SPIM_1:BSPIM:cnt_enable\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => Net_11 ,
            cs_addr_2 => \SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM:BSPIM:state_0\ ,
            route_si => Net_13 ,
            f1_load => \SPIM:BSPIM:load_rx_data\ ,
            so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RPi_SPIS:BSPIS:sR8:Dp:u0\
        PORT MAP (
            clock => Net_119 ,
            cs_addr_2 => Net_126 ,
            cs_addr_0 => \RPi_SPIS:BSPIS:tx_load\ ,
            route_si => \RPi_SPIS:BSPIS:mosi_to_dp\ ,
            f1_load => \RPi_SPIS:BSPIS:tx_load\ ,
            so_comb => \RPi_SPIS:BSPIS:miso_from_dp\ ,
            f0_bus_stat_comb => \RPi_SPIS:BSPIS:tx_status_1\ ,
            f0_blk_stat_comb => \RPi_SPIS:BSPIS:dpMISO_fifo_empty\ ,
            f1_bus_stat_comb => \RPi_SPIS:BSPIS:dpMOSI_fifo_not_empty\ ,
            f1_blk_stat_comb => \RPi_SPIS:BSPIS:dpMOSI_fifo_full\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True

    datapathcell: Name =\I2C_2:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => \I2C_2:Net_970\ ,
            cs_addr_1 => \I2C_2:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2C_2:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2C_2:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2C_2:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2C_2:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C_2:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => \I2C_2:Net_970\ ,
            cs_addr_1 => \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2C_2:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2C_2:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C_1:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => \I2C_1:Net_970\ ,
            cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2C_1:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2C_1:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2C_1:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C_1:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => \I2C_1:Net_970\ ,
            cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2C_1:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2C_1:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIM_1:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
            route_si => Net_19 ,
            f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
            so_comb => \SPIM_1:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM_1:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM_1:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM_1:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM_1:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPIM:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_11 ,
            status_4 => \SPIM:BSPIM:tx_status_4\ ,
            status_3 => \SPIM:BSPIM:load_rx_data\ ,
            status_2 => \SPIM:BSPIM:tx_status_2\ ,
            status_1 => \SPIM:BSPIM:tx_status_1\ ,
            status_0 => \SPIM:BSPIM:tx_status_0\ ,
            interrupt => Net_172 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_11 ,
            status_6 => \SPIM:BSPIM:rx_status_6\ ,
            status_5 => \SPIM:BSPIM:rx_status_5\ ,
            status_4 => \SPIM:BSPIM:rx_status_4\ ,
            interrupt => Net_137 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RPi_SPIS:BSPIS:TxStsReg\
        PORT MAP (
            clock => Net_122 ,
            status_6 => \RPi_SPIS:BSPIS:byte_complete\ ,
            status_2 => \RPi_SPIS:BSPIS:miso_tx_empty_reg_fin\ ,
            status_1 => \RPi_SPIS:BSPIS:tx_status_1\ ,
            status_0 => \RPi_SPIS:BSPIS:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RPi_SPIS:BSPIS:RxStsReg\
        PORT MAP (
            clock => Net_122 ,
            status_6 => \RPi_SPIS:BSPIS:dpMOSI_fifo_full_reg\ ,
            status_5 => \RPi_SPIS:BSPIS:rx_buf_overrun\ ,
            status_4 => \RPi_SPIS:BSPIS:rx_status_4\ ,
            status_3 => \RPi_SPIS:BSPIS:dpMOSI_fifo_not_empty\ ,
            interrupt => Net_295 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2C_2:bI2C_UDB:StsReg\
        PORT MAP (
            clock => \I2C_2:Net_970\ ,
            status_5 => \I2C_2:bI2C_UDB:status_5\ ,
            status_4 => \I2C_2:bI2C_UDB:status_4\ ,
            status_3 => \I2C_2:bI2C_UDB:status_3\ ,
            status_2 => \I2C_2:bI2C_UDB:status_2\ ,
            status_1 => \I2C_2:bI2C_UDB:status_1\ ,
            status_0 => \I2C_2:bI2C_UDB:status_0\ ,
            interrupt => \I2C_2:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2C_1:bI2C_UDB:StsReg\
        PORT MAP (
            clock => \I2C_1:Net_970\ ,
            status_5 => \I2C_1:bI2C_UDB:status_5\ ,
            status_4 => \I2C_1:bI2C_UDB:status_4\ ,
            status_3 => \I2C_1:bI2C_UDB:status_3\ ,
            status_2 => \I2C_1:bI2C_UDB:status_2\ ,
            status_1 => \I2C_1:bI2C_UDB:status_1\ ,
            status_0 => \I2C_1:bI2C_UDB:status_0\ ,
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_1:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            status_4 => \SPIM_1:BSPIM:tx_status_4\ ,
            status_3 => \SPIM_1:BSPIM:load_rx_data\ ,
            status_2 => \SPIM_1:BSPIM:tx_status_2\ ,
            status_1 => \SPIM_1:BSPIM:tx_status_1\ ,
            status_0 => \SPIM_1:BSPIM:tx_status_0\ ,
            interrupt => Net_257 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_1:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            status_6 => \SPIM_1:BSPIM:rx_status_6\ ,
            status_5 => \SPIM_1:BSPIM:rx_status_5\ ,
            status_4 => \SPIM_1:BSPIM:rx_status_4\ ,
            interrupt => Net_254 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Slush_I2C_interrupts:sts_intr:sts_reg\
        PORT MAP (
            status_1 => Net_281 ,
            status_0 => Net_280 ,
            interrupt => Net_289 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000000"
        }
        Clock Enable: True

    statusicell: Name =\Status_Reg_1:sts_intr:sts_reg\
        PORT MAP (
            status_1 => Net_824 ,
            status_0 => Net_823 ,
            interrupt => Net_839 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\RPi_SPIS:BSPIS:sync_1\
        PORT MAP (
            clock => Net_122 ,
            in => \RPi_SPIS:BSPIS:tx_load\ ,
            out => \RPi_SPIS:BSPIS:dpcounter_one_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\RPi_SPIS:BSPIS:sync_2\
        PORT MAP (
            clock => Net_122 ,
            in => \RPi_SPIS:BSPIS:dpMISO_fifo_empty\ ,
            out => \RPi_SPIS:BSPIS:miso_tx_empty_reg_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\RPi_SPIS:BSPIS:sync_3\
        PORT MAP (
            clock => Net_122 ,
            in => \RPi_SPIS:BSPIS:mosi_buf_overrun\ ,
            out => \RPi_SPIS:BSPIS:mosi_buf_overrun_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\RPi_SPIS:BSPIS:sync_4\
        PORT MAP (
            clock => Net_122 ,
            in => \RPi_SPIS:BSPIS:dpMOSI_fifo_full\ ,
            out => \RPi_SPIS:BSPIS:dpMOSI_fifo_full_reg\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\SPIM_Mux:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SPIM_Mux:control_7\ ,
            control_6 => \SPIM_Mux:control_6\ ,
            control_5 => \SPIM_Mux:control_5\ ,
            control_4 => \SPIM_Mux:control_4\ ,
            control_3 => \SPIM_Mux:control_3\ ,
            control_2 => \SPIM_Mux:control_2\ ,
            control_1 => Net_92_1 ,
            control_0 => Net_92_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_2:control_7\ ,
            control_6 => \Control_Reg_2:control_6\ ,
            control_5 => \Control_Reg_2:control_5\ ,
            control_4 => \Control_Reg_2:control_4\ ,
            control_3 => \Control_Reg_2:control_3\ ,
            control_2 => \Control_Reg_2:control_2\ ,
            control_1 => Net_157 ,
            control_0 => Net_185 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \I2C_2:Net_970\ ,
            control_7 => \I2C_2:bI2C_UDB:control_7\ ,
            control_6 => \I2C_2:bI2C_UDB:control_6\ ,
            control_5 => \I2C_2:bI2C_UDB:control_5\ ,
            control_4 => \I2C_2:bI2C_UDB:control_4\ ,
            control_3 => \I2C_2:bI2C_UDB:control_3\ ,
            control_2 => \I2C_2:bI2C_UDB:control_2\ ,
            control_1 => \I2C_2:bI2C_UDB:control_1\ ,
            control_0 => \I2C_2:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \I2C_1:Net_970\ ,
            control_7 => \I2C_1:bI2C_UDB:control_7\ ,
            control_6 => \I2C_1:bI2C_UDB:control_6\ ,
            control_5 => \I2C_1:bI2C_UDB:control_5\ ,
            control_4 => \I2C_1:bI2C_UDB:control_4\ ,
            control_3 => \I2C_1:bI2C_UDB:control_3\ ,
            control_2 => \I2C_1:bI2C_UDB:control_2\ ,
            control_1 => \I2C_1:bI2C_UDB:control_1\ ,
            control_0 => \I2C_1:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SPIM_1_Mux:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SPIM_1_Mux:control_7\ ,
            control_6 => \SPIM_1_Mux:control_6\ ,
            control_5 => \SPIM_1_Mux:control_5\ ,
            control_4 => \SPIM_1_Mux:control_4\ ,
            control_3 => \SPIM_1_Mux:control_3\ ,
            control_2 => \SPIM_1_Mux:control_2\ ,
            control_1 => Net_233_1 ,
            control_0 => Net_233_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\EnableBattery:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \EnableBattery:control_7\ ,
            control_6 => \EnableBattery:control_6\ ,
            control_5 => \EnableBattery:control_5\ ,
            control_4 => \EnableBattery:control_4\ ,
            control_3 => \EnableBattery:control_3\ ,
            control_2 => \EnableBattery:control_2\ ,
            control_1 => Net_260 ,
            control_0 => Net_263 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Slush_Interrupts:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Slush_Interrupts:control_7\ ,
            control_6 => \Slush_Interrupts:control_6\ ,
            control_5 => \Slush_Interrupts:control_5\ ,
            control_4 => \Slush_Interrupts:control_4\ ,
            control_3 => \Slush_Interrupts:control_3\ ,
            control_2 => \Slush_Interrupts:control_2\ ,
            control_1 => Net_270 ,
            control_0 => Net_273 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_ControlReg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \PWM_ControlReg:control_7\ ,
            control_6 => \PWM_ControlReg:control_6\ ,
            control_5 => \PWM_ControlReg:control_5\ ,
            control_4 => \PWM_ControlReg:control_4\ ,
            control_3 => \PWM_ControlReg:control_3\ ,
            control_2 => \PWM_ControlReg:control_2\ ,
            control_1 => Net_495 ,
            control_0 => Net_530 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => \Control_Reg_1:control_2\ ,
            control_1 => \Control_Reg_1:control_1\ ,
            control_0 => Net_816 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIM:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_11 ,
            enable => \SPIM:BSPIM:cnt_enable\ ,
            count_6 => \SPIM:BSPIM:count_6\ ,
            count_5 => \SPIM:BSPIM:count_5\ ,
            count_4 => \SPIM:BSPIM:count_4\ ,
            count_3 => \SPIM:BSPIM:count_3\ ,
            count_2 => \SPIM:BSPIM:count_2\ ,
            count_1 => \SPIM:BSPIM:count_1\ ,
            count_0 => \SPIM:BSPIM:count_0\ ,
            tc => \SPIM:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\RPi_SPIS:BSPIS:BitCounter\
        PORT MAP (
            clock => Net_119 ,
            reset => Net_120 ,
            enable => Net_126 ,
            count_6 => \RPi_SPIS:BSPIS:count_6\ ,
            count_5 => \RPi_SPIS:BSPIS:count_5\ ,
            count_4 => \RPi_SPIS:BSPIS:count_4\ ,
            count_3 => \RPi_SPIS:BSPIS:count_3\ ,
            count_2 => \RPi_SPIS:BSPIS:count_2\ ,
            count_1 => \RPi_SPIS:BSPIS:count_1\ ,
            count_0 => \RPi_SPIS:BSPIS:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active Low
        Clock Enable: True

    count7cell: Name =\SPIM_1:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            enable => \SPIM_1:BSPIM:cnt_enable\ ,
            count_6 => \SPIM_1:BSPIM:count_6\ ,
            count_5 => \SPIM_1:BSPIM:count_5\ ,
            count_4 => \SPIM_1:BSPIM:count_4\ ,
            count_3 => \SPIM_1:BSPIM:count_3\ ,
            count_2 => \SPIM_1:BSPIM:count_2\ ,
            count_1 => \SPIM_1:BSPIM:count_1\ ,
            count_0 => \SPIM_1:BSPIM:count_0\ ,
            tc => \SPIM_1:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_RX
        PORT MAP (
            dmareq => Net_137 ,
            termin => zero ,
            termout => Net_81 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =DMA_TX
        PORT MAP (
            dmareq => Net_172 ,
            termin => zero ,
            termout => Net_85 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =DMA_RX_1
        PORT MAP (
            dmareq => Net_254 ,
            termin => zero ,
            termout => Net_256 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =DMA_TX_1
        PORT MAP (
            dmareq => Net_257 ,
            termin => zero ,
            termout => Net_259 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_295 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\RPi_SPIS:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_295 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C_2:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_2:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_289 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_3
        PORT MAP (
            interrupt => Net_298 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_4
        PORT MAP (
            interrupt => Net_333 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_342 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_351 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_5
        PORT MAP (
            interrupt => Net_342 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_6
        PORT MAP (
            interrupt => Net_425 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_7
        PORT MAP (
            interrupt => Net_839 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    2 :    2 :    4 : 50.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   12 :   20 :   32 : 37.50 %
IO                            :   44 :    4 :   48 : 91.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    4 :   20 :   24 : 16.67 %
Timer                         :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :  113 :   79 :  192 : 58.85 %
  Unique P-terms              :  286 :   98 :  384 : 74.48 %
  Total P-terms               :  300 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :   14 :   10 :   24 : 58.33 %
    StatusI Registers         :   10 :      :      :        
    Sync Cells (x4)           :    1 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :   12 :   12 :   24 : 50.00 %
    Control Registers         :    9 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.781ms
Tech Mapping phase: Elapsed time ==> 0s.906ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC_DelSig_1:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\ (fixed, DSM-ExtVrefL)
IO_3@[IOP=(0)][IoId=(3)] : \ADC_DelSig_1:Bypass_P03(0)\ (fixed, DSM-ExtVrefL)
IO_5@[IOP=(2)][IoId=(5)] : Supply_monitor(0)
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\ (SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_1:Bypass(0)\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
Comparator[3]@[FFB(Comparator,3)] : \Comp_1:ctComp\
IO_0@[IOP=(15)][IoId=(0)] : delta_sig_in(0)
IO_6@[IOP=(0)][IoId=(6)] : sar_in1(0)
IO_2@[IOP=(2)][IoId=(2)] : sar_in2(0)
IO_6@[IOP=(3)][IoId=(6)] : sar_in3(0)
IO_6@[IOP=(2)][IoId=(6)] : sar_in4(0)
Vref[3]@[FFB(Vref,3)] : vRef_1
Log: apr.M0058: The analog placement iterative improvement is 35% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 64% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 96% done. (App=cydsfit)
Analog Placement Results:
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\ (fixed, DSM-ExtVrefL)
IO_3@[IOP=(0)][IoId=(3)] : \ADC_DelSig_1:Bypass_P03(0)\ (fixed, DSM-ExtVrefL)
IO_2@[IOP=(0)][IoId=(2)] : Supply_monitor(0)
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\ (SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_1:Bypass(0)\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
Comparator[0]@[FFB(Comparator,0)] : \Comp_1:ctComp\
IO_0@[IOP=(0)][IoId=(0)] : delta_sig_in(0)
IO_5@[IOP=(3)][IoId=(5)] : sar_in1(0)
IO_1@[IOP=(3)][IoId=(1)] : sar_in2(0)
IO_5@[IOP=(0)][IoId=(5)] : sar_in3(0)
IO_1@[IOP=(0)][IoId=(1)] : sar_in4(0)
Vref[3]@[FFB(Vref,3)] : vRef_1

Analog Placement phase: Elapsed time ==> 4s.984ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_339 {
    sar_0_vplus
  }
  Net: Net_396 {
    p3_3
  }
  Net: Net_397 {
    p15_3
  }
  Net: Net_398 {
    p0_0
  }
  Net: Net_399 {
    p0_7
  }
  Net: \ADC_DelSig_1:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig_1:Net_244\ {
    common_vssa
  }
  Net: \ADC_DelSig_1:Net_35\ {
  }
  Net: Net_323 {
    comp_0_vplus
    agl6_x_comp_0_vplus
    agl6
    agl6_x_p0_6
    p0_6
  }
  Net: \ADC_DelSig_1:Net_248\ {
    p0_3_exvref
    p0_3
  }
  Net: Net_348 {
    dsm_0_vplus
    agl5_x_dsm_0_vplus
    agl5
    agl5_x_p0_1
    p0_1
  }
  Net: \ADC_DelSig_1:Net_257\ {
  }
  Net: \ADC_DelSig_1:Net_109\ {
  }
  Net: \ADC_DelSig_1:Net_34\ {
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_1:Net_210\ {
    p0_4
    p0_4_exvref
  }
  Net: \ADC_SAR_1:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: Net_316 {
    common_vref_1024
    comp_02_vref_1024
    comp_0_vminus_x_comp_02_vref_1024
    comp_0_vminus
  }
  Net: AmuxNet::AMuxSeq_1 {
    sar_0_vplus
    agl7_x_sar_0_vplus
    agl7
    agl7_x_p0_7
    agl4_x_sar_0_vplus
    agl4
    agl4_x_p0_0
    agl7_x_agr7
    agr7
    agr7_x_p15_3
    agr7_x_p3_3
    p0_7
    p0_0
    p15_3
    p3_3
  }
  Net: AmuxNet::\ADC_DelSig_1:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  comp_0_vplus                                     -> Net_323
  agl6_x_comp_0_vplus                              -> Net_323
  agl6                                             -> Net_323
  agl6_x_p0_6                                      -> Net_323
  p0_6                                             -> Net_323
  p0_3_exvref                                      -> \ADC_DelSig_1:Net_248\
  p0_3                                             -> \ADC_DelSig_1:Net_248\
  dsm_0_vplus                                      -> Net_348
  agl5_x_dsm_0_vplus                               -> Net_348
  agl5                                             -> Net_348
  agl5_x_p0_1                                      -> Net_348
  p0_1                                             -> Net_348
  sar_0_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_1:Net_126\
  p0_4                                             -> \ADC_SAR_1:Net_210\
  p0_4_exvref                                      -> \ADC_SAR_1:Net_210\
  common_sar_vref_vdda/2                           -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_235\
  sar_0_vref                                       -> \ADC_SAR_1:Net_235\
  common_vref_1024                                 -> Net_316
  comp_02_vref_1024                                -> Net_316
  comp_0_vminus_x_comp_02_vref_1024                -> Net_316
  comp_0_vminus                                    -> Net_316
  sar_0_vplus                                      -> Net_339
  p3_3                                             -> Net_396
  p15_3                                            -> Net_397
  p0_0                                             -> Net_398
  p0_7                                             -> Net_399
  dsm_0_vminus                                     -> \ADC_DelSig_1:Net_20\
  common_vssa                                      -> \ADC_DelSig_1:Net_244\
  agl7_x_sar_0_vplus                               -> AmuxNet::AMuxSeq_1
  agl7                                             -> AmuxNet::AMuxSeq_1
  agl7_x_p0_7                                      -> AmuxNet::AMuxSeq_1
  agl4_x_sar_0_vplus                               -> AmuxNet::AMuxSeq_1
  agl4                                             -> AmuxNet::AMuxSeq_1
  agl4_x_p0_0                                      -> AmuxNet::AMuxSeq_1
  agl7_x_agr7                                      -> AmuxNet::AMuxSeq_1
  agr7                                             -> AmuxNet::AMuxSeq_1
  agr7_x_p15_3                                     -> AmuxNet::AMuxSeq_1
  agr7_x_p3_3                                      -> AmuxNet::AMuxSeq_1
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_DelSig_1:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_DelSig_1:AMux\
}
Mux Info {
  Mux: AMuxSeq_1 {
     Mouth: Net_339
     Guts:  AmuxNet::AMuxSeq_1
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_396
      Outer: agr7_x_p3_3
      Inner: __open__
      Path {
        p3_3
        agr7_x_p3_3
        agr7
        agl7_x_agr7
        agl7
        agl7_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_397
      Outer: agr7_x_p15_3
      Inner: __open__
      Path {
        p15_3
        agr7_x_p15_3
        agr7
        agl7_x_agr7
        agl7
        agl7_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_398
      Outer: agl4_x_p0_0
      Inner: agl4_x_sar_0_vplus
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_399
      Outer: agl7_x_p0_7
      Inner: __open__
      Path {
        p0_7
        agl7_x_p0_7
        agl7
        agl7_x_sar_0_vplus
        sar_0_vplus
      }
    }
  }
  Mux: \ADC_DelSig_1:AMux\ {
     Mouth: \ADC_DelSig_1:Net_20\
     Guts:  AmuxNet::\ADC_DelSig_1:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig_1:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig_1:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.453ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 9.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   47 :    1 :   48 :  97.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.11
                   Pterms :            6.26
               Macrocells :            2.40
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.875ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      12.58 :       4.71
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last2_reg\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_1:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_1:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_138, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_120 * \RPi_SPIS:BSPIS:miso_from_dp\
        );
        Output = Net_138 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_126, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_120
        );
        Output = Net_126 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2C_2:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => \I2C_2:Net_970\ ,
        cs_addr_1 => \I2C_2:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2C_2:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2C_2:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2C_2:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2C_2:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_ControlReg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \PWM_ControlReg:control_7\ ,
        control_6 => \PWM_ControlReg:control_6\ ,
        control_5 => \PWM_ControlReg:control_5\ ,
        control_4 => \PWM_ControlReg:control_4\ ,
        control_3 => \PWM_ControlReg:control_3\ ,
        control_2 => \PWM_ControlReg:control_2\ ,
        control_1 => Net_495 ,
        control_0 => Net_530 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last2_reg\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:bus_busy_reg\
            + \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:bus_busy_reg\
            + \I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_2:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_2:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:Net_1109_1\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              \I2C_2:Net_1109_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:Net_1109_1\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_2\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C_2:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:sda_x_wire\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_2:sda_x_wire\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:lost_arb_reg\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:shift_data_out\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_2:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              \I2C_2:bI2C_UDB:control_2\ * !\I2C_2:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_2:bI2C_UDB:tx_reg_empty\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\
            + !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              !\I2C_2:bI2C_UDB:control_2\ * !\I2C_2:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\Status_Reg_1:sts_intr:sts_reg\
    PORT MAP (
        status_1 => Net_824 ,
        status_0 => Net_823 ,
        interrupt => Net_839 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000000"
    }
    Clock Enable: True

controlcell: Name =\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \I2C_2:Net_970\ ,
        control_7 => \I2C_2:bI2C_UDB:control_7\ ,
        control_6 => \I2C_2:bI2C_UDB:control_6\ ,
        control_5 => \I2C_2:bI2C_UDB:control_5\ ,
        control_4 => \I2C_2:bI2C_UDB:control_4\ ,
        control_3 => \I2C_2:bI2C_UDB:control_3\ ,
        control_2 => \I2C_2:bI2C_UDB:control_2\ ,
        control_1 => \I2C_2:bI2C_UDB:control_1\ ,
        control_0 => \I2C_2:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_250, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_220 * Net_233_1 * !Net_233_0
        );
        Output = Net_250 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_248, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_220 * !Net_233_1 * Net_233_0
        );
        Output = Net_248 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_252, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_220 * Net_233_1 * Net_233_0
        );
        Output = Net_252 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_246, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_220 * !Net_233_1 * !Net_233_0
        );
        Output = Net_246 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_2:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\I2C_2:bI2C_UDB:StsReg\
    PORT MAP (
        clock => \I2C_2:Net_970\ ,
        status_5 => \I2C_2:bI2C_UDB:status_5\ ,
        status_4 => \I2C_2:bI2C_UDB:status_4\ ,
        status_3 => \I2C_2:bI2C_UDB:status_3\ ,
        status_2 => \I2C_2:bI2C_UDB:status_2\ ,
        status_1 => \I2C_2:bI2C_UDB:status_1\ ,
        status_0 => \I2C_2:bI2C_UDB:status_0\ ,
        interrupt => \I2C_2:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SPIM_1_Mux:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SPIM_1_Mux:control_7\ ,
        control_6 => \SPIM_1_Mux:control_6\ ,
        control_5 => \SPIM_1_Mux:control_5\ ,
        control_4 => \SPIM_1_Mux:control_4\ ,
        control_3 => \SPIM_1_Mux:control_3\ ,
        control_2 => \SPIM_1_Mux:control_2\ ,
        control_1 => Net_233_1 ,
        control_0 => Net_233_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_2:bI2C_UDB:status_3\ * 
              !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:status_3\ * \I2C_2:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_2:bI2C_UDB:status_3\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_3\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_2:bI2C_UDB:status_0\ * !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_157 * \I2C_2:bI2C_UDB:control_1\
        );
        Output = \I2C_2:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\
        );
        Output = \I2C_2:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + !\I2C_2:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C_2:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
        );
        Output = \I2C_2:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }
}

controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_2:control_7\ ,
        control_6 => \Control_Reg_2:control_6\ ,
        control_5 => \Control_Reg_2:control_5\ ,
        control_4 => \Control_Reg_2:control_4\ ,
        control_3 => \Control_Reg_2:control_3\ ,
        control_2 => \Control_Reg_2:control_2\ ,
        control_1 => Net_157 ,
        control_0 => Net_185 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
        );
        Output = \I2C_1:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_3\ * 
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_1:bI2C_UDB:status_3\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_1:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }
}

statusicell: Name =\I2C_1:bI2C_UDB:StsReg\
    PORT MAP (
        clock => \I2C_1:Net_970\ ,
        status_5 => \I2C_1:bI2C_UDB:status_5\ ,
        status_4 => \I2C_1:bI2C_UDB:status_4\ ,
        status_3 => \I2C_1:bI2C_UDB:status_3\ ,
        status_2 => \I2C_1:bI2C_UDB:status_2\ ,
        status_1 => \I2C_1:bI2C_UDB:status_1\ ,
        status_0 => \I2C_1:bI2C_UDB:status_0\ ,
        interrupt => \I2C_1:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_0\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:Net_1109_0\ * !\I2C_1:Net_643_3\
            + \I2C_1:Net_1109_0\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RPi_SPIS:BSPIS:mosi_to_dp\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\RPi_SPIS:BSPIS:count_3\ * !\RPi_SPIS:BSPIS:count_2\ * 
              !\RPi_SPIS:BSPIS:count_1\ * \RPi_SPIS:BSPIS:count_0\ * Net_118
            + \RPi_SPIS:BSPIS:count_3\ * \RPi_SPIS:BSPIS:mosi_tmp\
            + \RPi_SPIS:BSPIS:count_2\ * \RPi_SPIS:BSPIS:mosi_tmp\
            + \RPi_SPIS:BSPIS:count_1\ * \RPi_SPIS:BSPIS:mosi_tmp\
            + !\RPi_SPIS:BSPIS:count_0\ * \RPi_SPIS:BSPIS:mosi_tmp\
        );
        Output = \RPi_SPIS:BSPIS:mosi_to_dp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RPi_SPIS:BSPIS:tx_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RPi_SPIS:BSPIS:count_3\ * !\RPi_SPIS:BSPIS:count_2\ * 
              !\RPi_SPIS:BSPIS:count_1\ * \RPi_SPIS:BSPIS:count_0\
        );
        Output = \RPi_SPIS:BSPIS:tx_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RPi_SPIS:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPi_SPIS:BSPIS:dpMOSI_fifo_full\ * !\RPi_SPIS:BSPIS:count_3\ * 
              !\RPi_SPIS:BSPIS:count_2\ * !\RPi_SPIS:BSPIS:count_1\ * 
              \RPi_SPIS:BSPIS:count_0\
        );
        Output = \RPi_SPIS:BSPIS:mosi_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RPi_SPIS:BSPIS:mosi_tmp\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_119)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_118
        );
        Output = \RPi_SPIS:BSPIS:mosi_tmp\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RPi_SPIS:BSPIS:sR8:Dp:u0\
    PORT MAP (
        clock => Net_119 ,
        cs_addr_2 => Net_126 ,
        cs_addr_0 => \RPi_SPIS:BSPIS:tx_load\ ,
        route_si => \RPi_SPIS:BSPIS:mosi_to_dp\ ,
        f1_load => \RPi_SPIS:BSPIS:tx_load\ ,
        so_comb => \RPi_SPIS:BSPIS:miso_from_dp\ ,
        f0_bus_stat_comb => \RPi_SPIS:BSPIS:tx_status_1\ ,
        f0_blk_stat_comb => \RPi_SPIS:BSPIS:dpMISO_fifo_empty\ ,
        f1_bus_stat_comb => \RPi_SPIS:BSPIS:dpMOSI_fifo_not_empty\ ,
        f1_blk_stat_comb => \RPi_SPIS:BSPIS:dpMOSI_fifo_full\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True

count7cell: Name =\RPi_SPIS:BSPIS:BitCounter\
    PORT MAP (
        clock => Net_119 ,
        reset => Net_120 ,
        enable => Net_126 ,
        count_6 => \RPi_SPIS:BSPIS:count_6\ ,
        count_5 => \RPi_SPIS:BSPIS:count_5\ ,
        count_4 => \RPi_SPIS:BSPIS:count_4\ ,
        count_3 => \RPi_SPIS:BSPIS:count_3\ ,
        count_2 => \RPi_SPIS:BSPIS:count_2\ ,
        count_1 => \RPi_SPIS:BSPIS:count_1\ ,
        count_0 => \RPi_SPIS:BSPIS:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_2:bI2C_UDB:control_7\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:control_5\ * \I2C_2:bI2C_UDB:control_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =\RPi_SPIS:BSPIS:sync_4\
    PORT MAP (
        clock => Net_122 ,
        in => \RPi_SPIS:BSPIS:dpMOSI_fifo_full\ ,
        out => \RPi_SPIS:BSPIS:dpMOSI_fifo_full_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RPi_SPIS:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_122) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPi_SPIS:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \RPi_SPIS:BSPIS:mosi_buf_overrun_fin\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RPi_SPIS:BSPIS:rx_buf_overrun\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPi_SPIS:BSPIS:mosi_buf_overrun_reg\ * 
              !\RPi_SPIS:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \RPi_SPIS:BSPIS:rx_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:cnt_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }
}

synccell: Name =\RPi_SPIS:BSPIS:sync_2\
    PORT MAP (
        clock => Net_122 ,
        in => \RPi_SPIS:BSPIS:dpMISO_fifo_empty\ ,
        out => \RPi_SPIS:BSPIS:miso_tx_empty_reg_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\RPi_SPIS:BSPIS:sync_1\
    PORT MAP (
        clock => Net_122 ,
        in => \RPi_SPIS:BSPIS:tx_load\ ,
        out => \RPi_SPIS:BSPIS:dpcounter_one_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\RPi_SPIS:BSPIS:sync_3\
    PORT MAP (
        clock => Net_122 ,
        in => \RPi_SPIS:BSPIS:mosi_buf_overrun\ ,
        out => \RPi_SPIS:BSPIS:mosi_buf_overrun_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_220, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * !Net_220
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !Net_220
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * !Net_220
        );
        Output = Net_220 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_25, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_25 * \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = Net_25 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RPi_SPIS:BSPIS:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RPi_SPIS:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \RPi_SPIS:BSPIS:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:Net_643_3\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2C_2:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => \I2C_2:Net_970\ ,
        cs_addr_1 => \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2C_2:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2C_2:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\RPi_SPIS:BSPIS:RxStsReg\
    PORT MAP (
        clock => Net_122 ,
        status_6 => \RPi_SPIS:BSPIS:dpMOSI_fifo_full_reg\ ,
        status_5 => \RPi_SPIS:BSPIS:rx_buf_overrun\ ,
        status_4 => \RPi_SPIS:BSPIS:rx_status_4\ ,
        status_3 => \RPi_SPIS:BSPIS:dpMOSI_fifo_not_empty\ ,
        interrupt => Net_295 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_103, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_15 * !Net_92_1 * !Net_92_0
        );
        Output = Net_103 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_106, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_15 * Net_92_1 * Net_92_0
        );
        Output = Net_106 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_185 * \I2C_1:bI2C_UDB:control_1\
        );
        Output = \I2C_1:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:Net_1109_0\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_2:Net_1109_0\ * !\I2C_2:Net_643_3\
            + \I2C_2:Net_1109_0\ * \I2C_2:Net_643_3\
        );
        Output = \I2C_2:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_104, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_15 * !Net_92_1 * Net_92_0
        );
        Output = Net_104 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_105, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_15 * Net_92_1 * !Net_92_0
        );
        Output = Net_105 (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\SPIM_1:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        status_6 => \SPIM_1:BSPIM:rx_status_6\ ,
        status_5 => \SPIM_1:BSPIM:rx_status_5\ ,
        status_4 => \SPIM_1:BSPIM:rx_status_4\ ,
        interrupt => Net_254 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SPIM_Mux:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SPIM_Mux:control_7\ ,
        control_6 => \SPIM_Mux:control_6\ ,
        control_5 => \SPIM_Mux:control_5\ ,
        control_4 => \SPIM_Mux:control_4\ ,
        control_3 => \SPIM_Mux:control_3\ ,
        control_2 => \SPIM_Mux:control_2\ ,
        control_1 => Net_92_1 ,
        control_0 => Net_92_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_1\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C_1:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => \I2C_1:Net_970\ ,
        cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2C_1:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2C_1:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2C_1:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              \I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:Net_643_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_1:bI2C_UDB:status_0\ * !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C_1:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => \I2C_1:Net_970\ ,
        cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2C_1:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2C_1:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\RPi_SPIS:BSPIS:byte_complete\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPi_SPIS:BSPIS:dpcounter_one_fin\ * 
              !\RPi_SPIS:BSPIS:dpcounter_one_reg\
        );
        Output = \RPi_SPIS:BSPIS:byte_complete\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RPi_SPIS:BSPIS:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPi_SPIS:BSPIS:dpcounter_one_fin\ * 
              !\RPi_SPIS:BSPIS:dpcounter_one_reg\ * 
              \RPi_SPIS:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \RPi_SPIS:BSPIS:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\RPi_SPIS:BSPIS:dpcounter_one_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_122) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPi_SPIS:BSPIS:dpcounter_one_fin\
        );
        Output = \RPi_SPIS:BSPIS:dpcounter_one_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\RPi_SPIS:BSPIS:TxStsReg\
    PORT MAP (
        clock => Net_122 ,
        status_6 => \RPi_SPIS:BSPIS:byte_complete\ ,
        status_2 => \RPi_SPIS:BSPIS:miso_tx_empty_reg_fin\ ,
        status_1 => \RPi_SPIS:BSPIS:tx_status_1\ ,
        status_0 => \RPi_SPIS:BSPIS:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\EnableBattery:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \EnableBattery:control_7\ ,
        control_6 => \EnableBattery:control_6\ ,
        control_5 => \EnableBattery:control_5\ ,
        control_4 => \EnableBattery:control_4\ ,
        control_3 => \EnableBattery:control_3\ ,
        control_2 => \EnableBattery:control_2\ ,
        control_1 => Net_260 ,
        control_0 => Net_263 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_23, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_23 * !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:mosi_from_dp\
            + !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:mosi_from_dp\
        );
        Output = Net_23 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_1:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIM_1:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
        );
        Output = \SPIM_1:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_1:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIM_1:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        status_4 => \SPIM_1:BSPIM:tx_status_4\ ,
        status_3 => \SPIM_1:BSPIM:load_rx_data\ ,
        status_2 => \SPIM_1:BSPIM:tx_status_2\ ,
        status_1 => \SPIM_1:BSPIM:tx_status_1\ ,
        status_0 => \SPIM_1:BSPIM:tx_status_0\ ,
        interrupt => Net_257 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
        );
        Output = \SPIM_1:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_1:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\
            + !\SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:rx_status_4\
        );
        Output = \SPIM_1:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:ld_ident\
        );
        Output = \SPIM_1:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_1:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:ld_ident\
        );
        Output = \SPIM_1:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              \SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              !\SPIM_1:BSPIM:ld_ident\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIM_1:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
        route_si => Net_19 ,
        f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
        so_comb => \SPIM_1:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM_1:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM_1:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM_1:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM_1:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SPIM_1:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        enable => \SPIM_1:BSPIM:cnt_enable\ ,
        count_6 => \SPIM_1:BSPIM:count_6\ ,
        count_5 => \SPIM_1:BSPIM:count_5\ ,
        count_4 => \SPIM_1:BSPIM:count_4\ ,
        count_3 => \SPIM_1:BSPIM:count_3\ ,
        count_2 => \SPIM_1:BSPIM:count_2\ ,
        count_1 => \SPIM_1:BSPIM:count_1\ ,
        count_0 => \SPIM_1:BSPIM:count_0\ ,
        tc => \SPIM_1:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:sda_x_wire\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_1:sda_x_wire\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:shift_data_out\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_1:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\Slush_I2C_interrupts:sts_intr:sts_reg\
    PORT MAP (
        status_1 => Net_281 ,
        status_0 => Net_280 ,
        interrupt => Net_289 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000000"
    }
    Clock Enable: True

controlcell: Name =\Slush_Interrupts:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Slush_Interrupts:control_7\ ,
        control_6 => \Slush_Interrupts:control_6\ ,
        control_5 => \Slush_Interrupts:control_5\ ,
        control_4 => \Slush_Interrupts:control_4\ ,
        control_3 => \Slush_Interrupts:control_3\ ,
        control_2 => \Slush_Interrupts:control_2\ ,
        control_1 => Net_270 ,
        control_0 => Net_273 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:control_7\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:control_5\ * \I2C_1:bI2C_UDB:control_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              \I2C_1:Net_1109_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:Net_1109_1\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \I2C_1:Net_970\ ,
        control_7 => \I2C_1:bI2C_UDB:control_7\ ,
        control_6 => \I2C_1:bI2C_UDB:control_6\ ,
        control_5 => \I2C_1:bI2C_UDB:control_5\ ,
        control_4 => \I2C_1:bI2C_UDB:control_4\ ,
        control_3 => \I2C_1:bI2C_UDB:control_3\ ,
        control_2 => \I2C_1:bI2C_UDB:control_2\ ,
        control_1 => \I2C_1:bI2C_UDB:control_1\ ,
        control_0 => \I2C_1:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_30, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_11) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_30 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_30 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIM:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_11 ,
        status_6 => \SPIM:BSPIM:rx_status_6\ ,
        status_5 => \SPIM:BSPIM:rx_status_5\ ,
        status_4 => \SPIM:BSPIM:rx_status_4\ ,
        interrupt => Net_137 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_11) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_31, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_11) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * Net_31
        );
        Output = Net_31 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => Net_11 ,
        cs_addr_2 => \SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM:BSPIM:state_0\ ,
        route_si => Net_13 ,
        f1_load => \SPIM:BSPIM:load_rx_data\ ,
        so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIM:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_11 ,
        status_4 => \SPIM:BSPIM:tx_status_4\ ,
        status_3 => \SPIM:BSPIM:load_rx_data\ ,
        status_2 => \SPIM:BSPIM:tx_status_2\ ,
        status_1 => \SPIM:BSPIM:tx_status_1\ ,
        status_0 => \SPIM:BSPIM:tx_status_0\ ,
        interrupt => Net_172 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => \Control_Reg_1:control_2\ ,
        control_1 => \Control_Reg_1:control_1\ ,
        control_0 => Net_816 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_15, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_15
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !Net_15
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * !Net_15
        );
        Output = Net_15 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_11) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_11) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\SPIM:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_11 ,
        enable => \SPIM:BSPIM:cnt_enable\ ,
        count_6 => \SPIM:BSPIM:count_6\ ,
        count_5 => \SPIM:BSPIM:count_5\ ,
        count_4 => \SPIM:BSPIM:count_4\ ,
        count_3 => \SPIM:BSPIM:count_3\ ,
        count_2 => \SPIM:BSPIM:count_2\ ,
        count_1 => \SPIM:BSPIM:count_1\ ,
        count_0 => \SPIM:BSPIM:count_0\ ,
        tc => \SPIM:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_342 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\I2C_2:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_2:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\RPi_SPIS:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_295 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_295 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_289 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_4
        PORT MAP (
            interrupt => Net_333 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_5
        PORT MAP (
            interrupt => Net_342 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =isr_6
        PORT MAP (
            interrupt => Net_425 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =isr_7
        PORT MAP (
            interrupt => Net_839 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(19)] 
    interrupt: Name =isr_3
        PORT MAP (
            interrupt => Net_298 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_351 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA_RX
        PORT MAP (
            dmareq => Net_137 ,
            termin => zero ,
            termout => Net_81 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =DMA_RX_1
        PORT MAP (
            dmareq => Net_254 ,
            termin => zero ,
            termout => Net_256 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =DMA_TX
        PORT MAP (
            dmareq => Net_172 ,
            termin => zero ,
            termout => Net_85 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =DMA_TX_1
        PORT MAP (
            dmareq => Net_257 ,
            termin => zero ,
            termout => Net_259 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = sar_in3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sar_in3(0)__PA ,
        analog_term => Net_398 ,
        pad => sar_in3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = delta_sig_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => delta_sig_in(0)__PA ,
        analog_term => Net_348 ,
        pad => delta_sig_in(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = cs_b(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cs_b(0)__PA ,
        pin_input => Net_104 ,
        pad => cs_b(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \ADC_DelSig_1:Bypass_P03(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_DelSig_1:Bypass_P03(0)\__PA ,
        analog_term => \ADC_DelSig_1:Net_248\ ,
        pad => \ADC_DelSig_1:Bypass_P03(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \ADC_SAR_1:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_1:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_1:Net_210\ ,
        pad => \ADC_SAR_1:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = cs_c(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cs_c(0)__PA ,
        pin_input => Net_105 ,
        pad => cs_c(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Supply_monitor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Supply_monitor(0)__PA ,
        analog_term => Net_323 ,
        pad => Supply_monitor(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = sar_in4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sar_in4(0)__PA ,
        analog_term => Net_399 ,
        pad => sar_in4(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = INT_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => INT_1(0)__PA ,
        fb => Net_823 ,
        pad => INT_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = cs_1d(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cs_1d(0)__PA ,
        pin_input => Net_252 ,
        pad => cs_1d(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCL_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_2(0)__PA ,
        fb => \I2C_1:Net_1109_0\ ,
        pin_input => \I2C_1:Net_643_3\ ,
        pad => SCL_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rpi_mosi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rpi_mosi(0)__PA ,
        fb => Net_118 ,
        pad => Rpi_mosi(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C_2:Net_1109_1\ ,
        pin_input => \I2C_2:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = cs_1b(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cs_1b(0)__PA ,
        pin_input => Net_248 ,
        pad => cs_1b(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MOSI_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI_1(0)__PA ,
        pin_input => Net_23 ,
        pad => MOSI_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Rpi_sclk(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rpi_sclk(0)__PA ,
        fb => Net_119 ,
        pad => Rpi_sclk(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SCLK_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK_1(0)__PA ,
        pin_input => Net_25 ,
        pad => SCLK_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = cs_1c(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cs_1c(0)__PA ,
        pin_input => Net_250 ,
        pad => cs_1c(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = cs_1a(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cs_1a(0)__PA ,
        pin_input => Net_246 ,
        pad => cs_1a(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = cs_a(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cs_a(0)__PA ,
        pin_input => Net_103 ,
        pad => cs_a(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = slush_intb(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => slush_intb(0)__PA ,
        fb => Net_281 ,
        pad => slush_intb(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = slush_inta(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => slush_inta(0)__PA ,
        fb => Net_280 ,
        pad => slush_inta(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SDA_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_2(0)__PA ,
        fb => \I2C_1:Net_1109_1\ ,
        pin_input => \I2C_1:sda_x_wire\ ,
        pad => SDA_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = sar_in1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sar_in1(0)__PA ,
        analog_term => Net_396 ,
        pad => sar_in1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = rpi_inta(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => rpi_inta(0)__PA ,
        pin_input => Net_273 ,
        pad => rpi_inta(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = pwm_a(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pwm_a(0)__PA ,
        pin_input => Net_506 ,
        pad => pwm_a(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = en_level_shift(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => en_level_shift(0)__PA ,
        pin_input => Net_260 ,
        pad => en_level_shift(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = mosi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => mosi(0)__PA ,
        pin_input => Net_30 ,
        pad => mosi(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = pwm_b(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pwm_b(0)__PA ,
        pin_input => Net_620 ,
        pad => pwm_b(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MISO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO_1(0)__PA ,
        fb => Net_19 ,
        pad => MISO_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = rpi_intb(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => rpi_intb(0)__PA ,
        pin_input => Net_270 ,
        pad => rpi_intb(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = miso(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => miso(0)__PA ,
        fb => Net_13 ,
        pad => miso(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C_2:Net_1109_0\ ,
        pin_input => \I2C_2:Net_643_3\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rpi_miso(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rpi_miso(0)__PA ,
        oe => Net_126 ,
        pin_input => Net_138 ,
        pad => Rpi_miso(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Rpi_ss(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rpi_ss(0)__PA ,
        fb => Net_120 ,
        pad => Rpi_ss(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = RESET(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RESET(0)__PA ,
        pin_input => Net_816 ,
        pad => RESET(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = cs_d(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cs_d(0)__PA ,
        pin_input => Net_106 ,
        pad => cs_d(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = sclk(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sclk(0)__PA ,
        pin_input => Net_31 ,
        pad => sclk(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = sar_in2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sar_in2(0)__PA ,
        analog_term => Net_397 ,
        pad => sar_in2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = enable_battery(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => enable_battery(0)__PA ,
        pin_input => Net_263 ,
        pad => enable_battery(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = INT_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => INT_2(0)__PA ,
        fb => Net_824 ,
        pad => INT_2(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_DelSig_1:Net_93\ ,
            dclk_0 => \ADC_DelSig_1:Net_93_local\ ,
            dclk_glb_1 => Net_122 ,
            dclk_1 => Net_122_local ,
            dclk_glb_2 => Net_284 ,
            dclk_2 => Net_284_local ,
            aclk_glb_0 => Net_317 ,
            aclk_0 => Net_317_local ,
            clk_a_dig_glb_0 => Net_317_adig ,
            clk_a_dig_0 => Net_317_adig_local ,
            dclk_glb_3 => \I2C_1:Net_970\ ,
            dclk_3 => \I2C_1:Net_970_local\ ,
            dclk_glb_4 => \I2C_2:Net_970\ ,
            dclk_4 => \I2C_2:Net_970_local\ ,
            aclk_glb_1 => \ADC_DelSig_1:Net_488\ ,
            aclk_1 => \ADC_DelSig_1:Net_488_local\ ,
            clk_a_dig_glb_1 => \ADC_DelSig_1:Net_488_adig\ ,
            clk_a_dig_1 => \ADC_DelSig_1:Net_488_adig_local\ ,
            dclk_glb_5 => Net_11 ,
            dclk_5 => Net_11_local ,
            dclk_glb_6 => \SPIM_1:Net_276\ ,
            dclk_6 => \SPIM_1:Net_276_local\ ,
            dclk_glb_7 => \ADC_SAR_1:Net_376\ ,
            dclk_7 => \ADC_SAR_1:Net_376_local\ );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\Comp_1:ctComp\
        PORT MAP (
            vplus => Net_323 ,
            vminus => Net_316 ,
            clock => Net_317 ,
            out => Net_333 );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig_1:DSM\
        PORT MAP (
            aclock => \ADC_DelSig_1:Net_488\ ,
            vplus => Net_348 ,
            vminus => \ADC_DelSig_1:Net_20\ ,
            reset_dec => \ADC_DelSig_1:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig_1:Net_248\ ,
            ext_pin_2 => \ADC_DelSig_1:Net_257\ ,
            ext_vssa => \ADC_DelSig_1:Net_109\ ,
            qtz_ref => \ADC_DelSig_1:Net_34\ ,
            dec_clock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig_1:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_1:mod_reset\ ,
            interrupt => Net_351 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_1:PWMHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            kill => Net_530 ,
            enable => __ONE__ ,
            timer_reset => Net_495 ,
            tc => \PWM_1:Net_63\ ,
            cmp => Net_506 ,
            irq => \PWM_1:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\PWM_2:PWMHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            kill => Net_530 ,
            enable => __ONE__ ,
            timer_reset => Net_495 ,
            tc => \PWM_2:Net_63\ ,
            cmp => Net_620 ,
            irq => \PWM_2:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\Timer_1:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \Timer_1:Net_51\ ,
            cmp => \Timer_1:Net_261\ ,
            irq => Net_298 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_316 );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC_DelSig_1:vRef_2\
        PORT MAP (
            vout => \ADC_DelSig_1:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_SAR_1:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_SAR_1:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_339 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_210\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_235\ ,
            clk_udb => \ADC_SAR_1:Net_376_local\ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_425 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_342 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig_1:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig_1:Net_35\ ,
            muxin_0 => \ADC_DelSig_1:Net_244\ ,
            vout => \ADC_DelSig_1:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxSeq_1
        PORT MAP (
            muxin_3 => Net_399 ,
            muxin_2 => Net_398 ,
            muxin_1 => Net_397 ,
            muxin_0 => Net_396 ,
            vout => Net_339 );
        Properties:
        {
            api_type = 1
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                              | 
Port | Pin | Fixed |      Type |       Drive Mode |                         Name | Connections
-----+-----+-------+-----------+------------------+------------------------------+-----------------------------------------------
   0 |   0 |       |      NONE |      HI_Z_ANALOG |                   sar_in3(0) | Analog(Net_398)
     |   1 |       |      NONE |      HI_Z_ANALOG |              delta_sig_in(0) | Analog(Net_348)
     |   2 |       |      NONE |         CMOS_OUT |                      cs_b(0) | In(Net_104)
     |   3 |       |      NONE |      HI_Z_ANALOG | \ADC_DelSig_1:Bypass_P03(0)\ | Analog(\ADC_DelSig_1:Net_248\)
     |   4 |       |      NONE |      HI_Z_ANALOG |        \ADC_SAR_1:Bypass(0)\ | Analog(\ADC_SAR_1:Net_210\)
     |   5 |       |      NONE |         CMOS_OUT |                      cs_c(0) | In(Net_105)
     |   6 |       |      NONE |      HI_Z_ANALOG |            Supply_monitor(0) | Analog(Net_323)
     |   7 |       |      NONE |      HI_Z_ANALOG |                   sar_in4(0) | Analog(Net_399)
-----+-----+-------+-----------+------------------+------------------------------+-----------------------------------------------
   1 |   2 |       |      NONE |     HI_Z_DIGITAL |                     INT_1(0) | FB(Net_823)
     |   4 |       |      NONE |         CMOS_OUT |                     cs_1d(0) | In(Net_252)
     |   5 |       |      NONE |    OPEN_DRAIN_LO |                     SCL_2(0) | FB(\I2C_1:Net_1109_0\), In(\I2C_1:Net_643_3\)
     |   6 |       |      NONE |     HI_Z_DIGITAL |                  Rpi_mosi(0) | FB(Net_118)
     |   7 |       |      NONE |    OPEN_DRAIN_LO |                     SDA_1(0) | FB(\I2C_2:Net_1109_1\), In(\I2C_2:sda_x_wire\)
-----+-----+-------+-----------+------------------+------------------------------+-----------------------------------------------
   2 |   0 |       |      NONE |         CMOS_OUT |                     cs_1b(0) | In(Net_248)
     |   1 |       |      NONE |         CMOS_OUT |                    MOSI_1(0) | In(Net_23)
     |   2 |       |      NONE |     HI_Z_DIGITAL |                  Rpi_sclk(0) | FB(Net_119)
     |   3 |       |      NONE |         CMOS_OUT |                    SCLK_1(0) | In(Net_25)
     |   4 |       |      NONE |         CMOS_OUT |                     cs_1c(0) | In(Net_250)
     |   6 |       |      NONE |         CMOS_OUT |                     cs_1a(0) | In(Net_246)
     |   7 |       |      NONE |         CMOS_OUT |                      cs_a(0) | In(Net_103)
-----+-----+-------+-----------+------------------+------------------------------+-----------------------------------------------
   3 |   0 |       |      NONE |     HI_Z_DIGITAL |                slush_intb(0) | FB(Net_281)
     |   1 |       |      NONE |     HI_Z_DIGITAL |                slush_inta(0) | FB(Net_280)
     |   2 |       |      NONE |    OPEN_DRAIN_LO |                     SDA_2(0) | FB(\I2C_1:Net_1109_1\), In(\I2C_1:sda_x_wire\)
     |   3 |       |      NONE |      HI_Z_ANALOG |                   sar_in1(0) | Analog(Net_396)
     |   4 |       |      NONE |         CMOS_OUT |                  rpi_inta(0) | In(Net_273)
     |   5 |       |      NONE |         CMOS_OUT |                     pwm_a(0) | In(Net_506)
     |   6 |       |      NONE |         CMOS_OUT |            en_level_shift(0) | In(Net_260)
     |   7 |       |      NONE |         CMOS_OUT |                      mosi(0) | In(Net_30)
-----+-----+-------+-----------+------------------+------------------------------+-----------------------------------------------
  12 |   0 |       |      NONE |         CMOS_OUT |                     pwm_b(0) | In(Net_620)
     |   1 |       |      NONE |     HI_Z_DIGITAL |                    MISO_1(0) | FB(Net_19)
     |   2 |       |      NONE |         CMOS_OUT |                  rpi_intb(0) | In(Net_270)
     |   3 |       |      NONE |     HI_Z_DIGITAL |                      miso(0) | FB(Net_13)
     |   5 |       |      NONE |    OPEN_DRAIN_LO |                     SCL_1(0) | FB(\I2C_2:Net_1109_0\), In(\I2C_2:Net_643_3\)
     |   6 |       |      NONE |         CMOS_OUT |                  Rpi_miso(0) | In(Net_138), OE(Net_126)
     |   7 |       |      NONE |     HI_Z_DIGITAL |                    Rpi_ss(0) | FB(Net_120)
-----+-----+-------+-----------+------------------+------------------------------+-----------------------------------------------
  15 |   0 |       |      NONE |         CMOS_OUT |                     RESET(0) | In(Net_816)
     |   1 |       |      NONE |         CMOS_OUT |                      cs_d(0) | In(Net_106)
     |   2 |       |      NONE |         CMOS_OUT |                      sclk(0) | In(Net_31)
     |   3 |       |      NONE |      HI_Z_ANALOG |                   sar_in2(0) | Analog(Net_397)
     |   4 |       |      NONE |         CMOS_OUT |            enable_battery(0) | In(Net_263)
     |   5 |       |      NONE |     HI_Z_DIGITAL |                     INT_2(0) | FB(Net_824)
---------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.203ms
Digital Placement phase: Elapsed time ==> 11s.656ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Start1_r.vh2" --pcf-path "Start1.pco" --des-name "Start1" --dsf-path "Start1.dsf" --sdc-path "Start1.sdc" --lib-path "Start1_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 9s.343ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.468ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Start1_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.375ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.593ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 31s.047ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 31s.047ms
API generation phase: Elapsed time ==> 7s.562ms
Dependency generation phase: Elapsed time ==> 0s.078ms
Cleanup phase: Elapsed time ==> 0s.000ms
