$date
  Tue Jan 24 14:29:42 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module ctr_1_to_6_tb $end
$var reg 1 ! clk $end
$var reg 1 " clk_enable $end
$var reg 3 # ctr_value[2:0] $end
$scope module the_instance $end
$var reg 1 $ clk $end
$var reg 1 % clk_enable $end
$var reg 3 & ctr_value[2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
bUUU #
0$
1%
bUUU &
#1
1!
1$
#2
0!
b010 #
0$
b010 &
#3
1!
1$
#4
0!
b011 #
0$
b011 &
#5
1!
1$
#6
0!
b100 #
0$
b100 &
#7
1!
1$
#8
0!
b101 #
0$
b101 &
#9
1!
1$
#10
0!
b110 #
0$
b110 &
#11
1!
1$
#12
0!
b001 #
0$
b001 &
#13
1!
1$
#14
0!
b010 #
0$
b010 &
#15
1!
1$
#16
0!
b011 #
0$
b011 &
#17
1!
1$
#18
0!
b100 #
0$
b100 &
#19
1!
1$
#20
0!
b101 #
0$
b101 &
#21
1!
1$
#22
0!
b110 #
0$
b110 &
#23
1!
1$
#24
0!
b001 #
0$
b001 &
#25
1!
1$
#26
0!
b010 #
0$
b010 &
#27
1!
1$
#28
0!
b011 #
0$
b011 &
#29
1!
1$
#30
0!
b100 #
0$
b100 &
#31
1!
1$
#32
0!
b101 #
0$
b101 &
#33
1!
1$
#34
0!
b110 #
0$
b110 &
#35
1!
1$
#36
0!
b001 #
0$
b001 &
#37
1!
1$
#38
0!
b010 #
0$
b010 &
#39
1!
1$
#40
0!
b011 #
0$
b011 &
#41
1!
1$
#42
0!
b100 #
0$
b100 &
#43
1!
0"
1$
0%
#44
0!
0$
#45
1!
1$
#46
0!
0$
#47
1!
1$
#48
0!
0$
#49
1!
1$
#50
0!
0$
#51
1!
1$
#52
0!
0$
#53
1!
1$
#54
0!
0$
#55
1!
1$
#56
0!
0$
#57
1!
1$
#58
0!
0$
#59
1!
1$
#60
0!
0$
#61
1!
1$
#62
0!
0$
#63
1!
1$
#64
0!
0$
#65
1!
1$
#66
0!
0$
#67
1!
1$
#68
0!
0$
#69
1!
1$
#70
0!
0$
#71
1!
1$
#72
0!
0$
#73
1!
1$
#74
0!
0$
#75
1!
1$
#76
0!
0$
#77
1!
1$
#78
0!
0$
#79
1!
1$
#80
0!
0$
#81
1!
1$
#82
0!
0$
#83
