#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun 26 22:56:50 2018
# Process ID: 32061
# Current directory: /home/leviathan/SauMauPing1/vivado
# Command line: vivado
# Log file: /home/leviathan/SauMauPing1/vivado/vivado.log
# Journal file: /home/leviathan/SauMauPing1/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project mia702 /home/leviathan/SauMauPing1/vivado/mia702 -part xc7a100tfgg484-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
add_files -norecurse /home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v
update_compile_order -fileset sources_1
add_files -norecurse {/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/sdio.v /home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v}
update_compile_order -fileset sources_1
add_files -norecurse /home/leviathan/SauMauPing1/fpga-shells/xilinx/common/vsrc/PowerOnResetFPGAOnly.v
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name vc707_sys_clock_mmcm0
set_property -dict [list CONFIG.Component_Name {vc707_sys_clock_mmcm0}] [get_ips vc707_sys_clock_mmcm0]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'vc707_sys_clock_mmcm0' to 'vc707_sys_clock_mmcm0' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm0/vc707_sys_clock_mmcm0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vc707_sys_clock_mmcm0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm0/vc707_sys_clock_mmcm0.xci]
generate_target all [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm0/vc707_sys_clock_mmcm0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vc707_sys_clock_mmcm0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vc707_sys_clock_mmcm0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vc707_sys_clock_mmcm0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'vc707_sys_clock_mmcm0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vc707_sys_clock_mmcm0'...
export_ip_user_files -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm0/vc707_sys_clock_mmcm0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm0/vc707_sys_clock_mmcm0.xci] -directory /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/sim_scripts -ip_user_files_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files -ipstatic_source_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/modelsim} {questa=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/questa} {ies=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/ies} {xcelium=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/xcelium} {vcs=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/vcs} {riviera=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm0/vc707_sys_clock_mmcm0.xci] -no_script -reset -force -quiet
remove_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm0/vc707_sys_clock_mmcm0.xci
file delete -force /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm0
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v] -no_script -reset -force -quiet
remove_files  /home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/fpga-shells/xilinx/common/vsrc/PowerOnResetFPGAOnly.v] -no_script -reset -force -quiet
remove_files  /home/leviathan/SauMauPing1/fpga-shells/xilinx/common/vsrc/PowerOnResetFPGAOnly.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/sdio.v] -no_script -reset -force -quiet
remove_files  {/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v /home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/sdio.v}
add_files -norecurse /home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name vc707_sys_clock_mmcm2
set_property -dict [list CONFIG.Component_Name {vc707_sys_clock_mmcm2}] [get_ips vc707_sys_clock_mmcm2]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'vc707_sys_clock_mmcm2' to 'vc707_sys_clock_mmcm2' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vc707_sys_clock_mmcm2'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xci]
generate_target all [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vc707_sys_clock_mmcm2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vc707_sys_clock_mmcm2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vc707_sys_clock_mmcm2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'vc707_sys_clock_mmcm2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vc707_sys_clock_mmcm2'...
export_ip_user_files -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xci] -directory /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/sim_scripts -ip_user_files_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files -ipstatic_source_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/modelsim} {questa=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/questa} {ies=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/ies} {xcelium=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/xcelium} {vcs=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/vcs} {riviera=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
copy_ip -name vc707_sys_clock_mmcm1 -dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip [get_ips  vc707_sys_clock_mmcm2]
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.ENABLE_CLOCK_MONITOR {false} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {500.000} CONFIG.PRIMITIVE {MMCM} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {2.000} CONFIG.CLKOUT1_JITTER {97.082}] [get_ips vc707_sys_clock_mmcm1]
generate_target all [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vc707_sys_clock_mmcm1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vc707_sys_clock_mmcm1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vc707_sys_clock_mmcm1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'vc707_sys_clock_mmcm1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vc707_sys_clock_mmcm1'...
export_ip_user_files -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.xci] -directory /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/sim_scripts -ip_user_files_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files -ipstatic_source_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/modelsim} {questa=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/questa} {ies=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/ies} {xcelium=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/xcelium} {vcs=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/vcs} {riviera=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {500.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {2.000} CONFIG.CLKOUT1_JITTER {97.082}] [get_ips vc707_sys_clock_mmcm2]
generate_target all [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vc707_sys_clock_mmcm2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vc707_sys_clock_mmcm2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vc707_sys_clock_mmcm2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'vc707_sys_clock_mmcm2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vc707_sys_clock_mmcm2'...
export_ip_user_files -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xci] -directory /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/sim_scripts -ip_user_files_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files -ipstatic_source_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/modelsim} {questa=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/questa} {ies=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/ies} {xcelium=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/xcelium} {vcs=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/vcs} {riviera=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
add_files -norecurse /home/leviathan/SauMauPing1/fpga-shells/xilinx/common/vsrc/PowerOnResetFPGAOnly.v
update_compile_order -fileset sources_1
add_files -norecurse {/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/sdio.v /home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-2
Top: U500VC707DevKitFPGAChip
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 6889.387 ; gain = 144.340 ; free physical = 3800 ; free virtual = 23336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'U500VC707DevKitFPGAChip' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:422859]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:70]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' (5#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2' (6#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:70]
ERROR: [Synth 8-448] named port connection 'clk_out7' does not exist for instance 'vc707_sys_clock_mmcm0' of module 'vc707_sys_clock_mmcm2' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:423035]
ERROR: [Synth 8-448] named port connection 'clk_out6' does not exist for instance 'vc707_sys_clock_mmcm0' of module 'vc707_sys_clock_mmcm2' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:423036]
ERROR: [Synth 8-448] named port connection 'clk_out5' does not exist for instance 'vc707_sys_clock_mmcm0' of module 'vc707_sys_clock_mmcm2' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:423037]
ERROR: [Synth 8-448] named port connection 'clk_out4' does not exist for instance 'vc707_sys_clock_mmcm0' of module 'vc707_sys_clock_mmcm2' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:423038]
ERROR: [Synth 8-448] named port connection 'clk_out3' does not exist for instance 'vc707_sys_clock_mmcm0' of module 'vc707_sys_clock_mmcm2' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:423039]
ERROR: [Synth 8-448] named port connection 'clk_out2' does not exist for instance 'vc707_sys_clock_mmcm0' of module 'vc707_sys_clock_mmcm2' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:423040]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:70]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:68]
ERROR: [Synth 8-6156] failed synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:68]
ERROR: [Synth 8-6156] failed synthesizing module 'vc707_sys_clock_mmcm1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:70]
ERROR: [Synth 8-6156] failed synthesizing module 'U500VC707DevKitFPGAChip' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:422859]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 6987.996 ; gain = 242.949 ; free physical = 3856 ; free virtual = 23395
---------------------------------------------------------------------------------
RTL Elaboration failed
15 Infos, 0 Warnings, 0 Critical Warnings and 10 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT5_USED {true} CONFIG.CLKOUT6_USED {true} CONFIG.CLKOUT7_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {500.000} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {500.000} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {500.000} CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {500.000} CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {500.000} CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {500.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {2} CONFIG.MMCM_CLKOUT2_DIVIDE {2} CONFIG.MMCM_CLKOUT3_DIVIDE {2} CONFIG.MMCM_CLKOUT4_DIVIDE {2} CONFIG.MMCM_CLKOUT5_DIVIDE {2} CONFIG.MMCM_CLKOUT6_DIVIDE {2} CONFIG.NUM_OUT_CLKS {7} CONFIG.CLKOUT2_JITTER {97.082} CONFIG.CLKOUT2_PHASE_ERROR {98.575} CONFIG.CLKOUT3_JITTER {97.082} CONFIG.CLKOUT3_PHASE_ERROR {98.575} CONFIG.CLKOUT4_JITTER {97.082} CONFIG.CLKOUT4_PHASE_ERROR {98.575} CONFIG.CLKOUT5_JITTER {97.082} CONFIG.CLKOUT5_PHASE_ERROR {98.575} CONFIG.CLKOUT6_JITTER {97.082} CONFIG.CLKOUT6_PHASE_ERROR {98.575} CONFIG.CLKOUT7_JITTER {97.082} CONFIG.CLKOUT7_PHASE_ERROR {98.575}] [get_ips vc707_sys_clock_mmcm2]
generate_target all [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vc707_sys_clock_mmcm2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vc707_sys_clock_mmcm2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vc707_sys_clock_mmcm2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'vc707_sys_clock_mmcm2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vc707_sys_clock_mmcm2'...
export_ip_user_files -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xci] -directory /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/sim_scripts -ip_user_files_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files -ipstatic_source_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/modelsim} {questa=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/questa} {ies=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/ies} {xcelium=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/xcelium} {vcs=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/vcs} {riviera=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-2
Top: U500VC707DevKitFPGAChip
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 7004.004 ; gain = 0.000 ; free physical = 3766 ; free virtual = 23302
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'U500VC707DevKitFPGAChip' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:422859]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' (5#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2' (6#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:70]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (6#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' (7#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1' (8#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:70]
ERROR: [Synth 8-448] named port connection 'clk_out2' does not exist for instance 'vc707_sys_clock_mmcm1' of module 'vc707_sys_clock_mmcm1' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:423047]
INFO: [Synth 8-6157] synthesizing module 'vc707reset' [/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_hold' [/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v:46]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_sync' [/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v:30]
ERROR: [Synth 8-6156] failed synthesizing module 'sifive_reset_sync' [/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v:30]
ERROR: [Synth 8-6156] failed synthesizing module 'sifive_reset_hold' [/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v:46]
ERROR: [Synth 8-6156] failed synthesizing module 'vc707reset' [/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v:7]
ERROR: [Synth 8-6156] failed synthesizing module 'U500VC707DevKitFPGAChip' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:422859]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 7036.004 ; gain = 32.000 ; free physical = 3837 ; free virtual = 23373
---------------------------------------------------------------------------------
RTL Elaboration failed
22 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {500.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {2} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {97.082} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_ips vc707_sys_clock_mmcm1]
generate_target all [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vc707_sys_clock_mmcm1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vc707_sys_clock_mmcm1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vc707_sys_clock_mmcm1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'vc707_sys_clock_mmcm1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vc707_sys_clock_mmcm1'...
export_ip_user_files -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.xci] -directory /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/sim_scripts -ip_user_files_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files -ipstatic_source_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/modelsim} {questa=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/questa} {ies=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/ies} {xcelium=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/xcelium} {vcs=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/vcs} {riviera=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-2
Top: U500VC707DevKitFPGAChip
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 7040.660 ; gain = 0.000 ; free physical = 3757 ; free virtual = 23294
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'U500VC707DevKitFPGAChip' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:422859]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' (5#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2' (6#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (6#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' (7#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1' (8#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707reset' [/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_hold' [/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v:46]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_sync' [/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v:30]
INFO: [Synth 8-6155] done synthesizing module 'sifive_reset_sync' (9#1) [/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v:30]
INFO: [Synth 8-6155] done synthesizing module 'sifive_reset_hold' (10#1) [/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v:46]
INFO: [Synth 8-6155] done synthesizing module 'vc707reset' (11#1) [/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'U500VC707DevKitSystem' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:417877]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (12#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:1]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:149740]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:9061]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:12156]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:25]
ERROR: [Synth 8-439] module 'plusarg_reader' not found [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:754]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 32'sb00000000000000000000000000000000 
ERROR: [Synth 8-6156] failed synthesizing module 'TLMonitor' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:25]
ERROR: [Synth 8-6156] failed synthesizing module 'TLXbar' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:9061]
ERROR: [Synth 8-6156] failed synthesizing module 'SystemBus' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:149740]
ERROR: [Synth 8-6156] failed synthesizing module 'U500VC707DevKitSystem' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:417877]
ERROR: [Synth 8-6156] failed synthesizing module 'U500VC707DevKitFPGAChip' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:422859]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 7044.660 ; gain = 4.000 ; free physical = 3821 ; free virtual = 23357
---------------------------------------------------------------------------------
RTL Elaboration failed
31 Infos, 1 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
add_files -norecurse {/home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/SimDTM.v /home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/plusarg_reader.v /home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/ClockDivider2.v /home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v /home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/TestDriver.v /home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/ClockDivider3.v /home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/SimJTAG.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/SimDTM.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/SimJTAG.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/TestDriver.v] -no_script -reset -force -quiet
remove_files  {/home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/SimDTM.v /home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/SimJTAG.v /home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/TestDriver.v}
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-2
Top: U500VC707DevKitFPGAChip
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 7126.168 ; gain = 0.000 ; free physical = 3438 ; free virtual = 23077
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'U500VC707DevKitFPGAChip' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:422859]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' (5#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2' (6#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (6#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' (7#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1' (8#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707reset' [/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_hold' [/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v:46]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_sync' [/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v:30]
INFO: [Synth 8-6155] done synthesizing module 'sifive_reset_sync' (9#1) [/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v:30]
INFO: [Synth 8-6155] done synthesizing module 'sifive_reset_hold' (10#1) [/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v:46]
INFO: [Synth 8-6155] done synthesizing module 'vc707reset' (11#1) [/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'U500VC707DevKitSystem' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:417877]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (12#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:1]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:149740]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:9061]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:12156]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:25]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (13#1) [/home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (14#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:25]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:12194]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:12232]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:12270]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:12308]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:5951]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (15#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:5951]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (16#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:9061]
INFO: [Synth 8-6157] synthesizing module 'TLSplitter' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:26227]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:26731]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:17191]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (17#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:17191]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:26769]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:26807]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:26845]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:26883]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:23117]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (18#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:23117]
INFO: [Synth 8-6155] done synthesizing module 'TLSplitter' (19#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:26227]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:82209]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_1' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:30346]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:30658]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:27238]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (20#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:27238]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_1' (21#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:30346]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:50787]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:34997]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:35105]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:31275]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (22#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:31275]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:34417]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (23#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:34417]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:34707]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (24#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:34707]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (25#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:34997]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:38390]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:39203]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:35240]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (26#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:35240]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata' (27#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:38390]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:43443]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:43624]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:40293]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (28#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:40293]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (29#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:43443]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:47383]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:47447]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:44233]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (30#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:44233]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget' (31#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:47383]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_1' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:50660]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:50724]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:47510]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (32#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:47510]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_1' (33#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:50660]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule' (34#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:50787]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_1' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:58162]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:54558]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:54727]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:51392]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (35#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:51392]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:54409]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (36#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:54409]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (37#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:54558]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_2' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:58059]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:58111]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:55042]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (38#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:55042]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_2' (39#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:58059]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_1' (40#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:58162]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_2' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:65093]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:61523]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:61692]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:58391]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (41#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:58391]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:61374]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (42#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:61374]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (43#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:61523]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:64990]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:65042]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:62007]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (44#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:62007]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (45#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:64990]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_2' (46#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:65093]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_3' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:72020]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_2' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:68452]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:68621]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:65322]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (47#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:65322]
INFO: [Synth 8-6157] synthesizing module 'Repeater_2' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:68303]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_2' (48#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:68303]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_2' (49#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:68452]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:71917]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:71969]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:68936]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (50#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:68936]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (51#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:71917]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_3' (52#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:72020]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_8' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:81919]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_3' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:75237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:75383]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:72249]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (53#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:72249]
INFO: [Synth 8-6157] synthesizing module 'Repeater_3' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:75088]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_3' (54#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:75088]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_3' (55#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:75237]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_1' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:78650]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:78747]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:75676]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (56#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:75676]
INFO: [Synth 8-6157] synthesizing module 'Repeater_4' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:78579]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_4' (57#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:78579]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_1' (58#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:78650]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_9' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:81822]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:81871]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_24' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:78919]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (59#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:78919]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_9' (60#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:81822]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_8' (61#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:81919]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (62#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:82209]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_9' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:93397]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_1' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:86127]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:86299]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_25' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:83005]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_25' (63#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:83005]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_1' (64#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:86127]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_2' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:90021]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:90085]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_26' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:86899]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_26' (65#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:86899]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_2' (66#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:90021]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_10' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:93270]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:93334]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_27' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:90148]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_27' (67#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:90148]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_10' (68#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:93270]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_9' (69#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:93397]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_11' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:93786]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_11' (70#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:93786]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_12' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:106437]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_11' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:100047]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:100165]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_28' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:93897]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_28' (71#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:93897]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_11' (72#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:100047]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_2' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:106211]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:106325]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_29' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:100285]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_29' (73#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:100285]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_2' (74#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:106211]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_12' (75#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:106437]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_13' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:107165]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_3' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:106939]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:107053]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_3' (76#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:106939]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_13' (77#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:107165]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_14' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:107893]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_4' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:107667]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:107781]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_4' (78#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:107667]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_14' (79#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:107893]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_15' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:108621]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_5' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:108395]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:108509]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_5' (80#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:108395]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_15' (81#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:108621]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_16' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:112725]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_15' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:112494]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:112594]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_36' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:109123]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_36' (82#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:109123]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:112229]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (83#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:112229]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_15' (84#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:112494]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_16' (85#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:112725]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_17' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:122523]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_16' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:115984]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:116048]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_37' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:112874]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_37' (86#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:112874]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_16' (87#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:115984]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_6' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:119221]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:119417]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_38' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:116111]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_38' (88#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:116111]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_6' (89#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:119221]
INFO: [Synth 8-6157] synthesizing module 'TLAsyncCrossingSink' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:121862]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:120450]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w4_i0' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:120041]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetReg' [/home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:40]
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetReg' (90#1) [/home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w4_i0' (91#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:120041]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:120118]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' (92#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:120118]
INFO: [Synth 8-6157] synthesizing module 'SynchronizerShiftReg_w124_d1' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:120174]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'SynchronizerShiftReg_w124_d1' (93#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:120174]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w1_i0' (94#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:120210]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' (95#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:120235]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync' (96#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:120307]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' (97#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:120328]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync_1' (98#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:120352]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' (99#1) [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:120373]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:128294]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:131839]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:135406]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:141244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:145017]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:148736]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:158339]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:162076]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:166147]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:170749]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:174185]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:177535]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:180967]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:184317]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:187749]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:191099]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:200211]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:204438]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:207542]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:210737]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:213834]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:217212]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:221715]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:226255]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:229654]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:233315]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:236827]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:248065]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:248083]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:265999]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:266041]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:298180]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:310538]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element _T_1738_reg was removed.  [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:312708]
WARNING: [Synth 8-6014] Unused sequential element _T_1740_reg was removed.  [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:312723]
WARNING: [Synth 8-6014] Unused sequential element _T_1743_reg was removed.  [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:312726]
WARNING: [Synth 8-6014] Unused sequential element _T_1745_reg was removed.  [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:312741]
WARNING: [Synth 8-4767] Trying to implement RAM 'regfile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regfile_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:331344]
ERROR: [Synth 8-439] module 'BootROM' not found [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:331361]
ERROR: [Synth 8-6156] failed synthesizing module 'TLMaskROM' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:331288]
ERROR: [Synth 8-6156] failed synthesizing module 'U500VC707DevKitSystem' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:417877]
ERROR: [Synth 8-6156] failed synthesizing module 'U500VC707DevKitFPGAChip' [/home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v:422859]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 7404.332 ; gain = 278.164 ; free physical = 3364 ; free virtual = 23025
---------------------------------------------------------------------------------
RTL Elaboration failed
202 Infos, 80 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 26 23:31:38 2018...
