
entity time_mux is
    Port ( clk : in STD_LOGIC;
           d0 : in STD_LOGIC_VECTOR (3 downto 0);
           d1 : in STD_LOGIC_VECTOR (3 downto 0);
           data : out STD_LOGIC_VECTOR (3 downto 0);
           d_select : out STD_LOGIC);
end time_mux;

architecture Behavioral of time_mux is
signal count :integer  :=0;
signal dselect :std_logic :='0';

begin
process (clk)
begin
if (clk' event and clk ='1') then
    if (count >=1000000) then 
    count<=0;
    dselect<=not dselect;
    
    else
     count <=count+1;
     
     
     
     if (dselect='0')then data<=d0;
     else data<= d1;
    end if;
    end if;
end if;
end process;


d_select<=dselect;


end Behavioral;
