// Seed: 1072427330
module module_0 #(
    parameter id_4 = 32'd15,
    parameter id_5 = 32'd96
);
  logic [7:0] id_1;
  ;
  logic id_2;
  assign id_1 = id_1[1 : ~-1];
  logic id_3;
  tri   _id_4 = 1'b0;
  wire  _id_5;
  assign id_1 = id_4;
  bit id_6;
  for (id_7 = 1; -1; id_7 = id_6) begin : LABEL_0
    logic [id_4 : -1 'h0] id_8;
  end
  initial id_6 <= id_3;
  wire [id_5 : 1] id_9;
  assign id_1[-1] = 1;
  wire [1 : 1] id_10;
endmodule
module module_1 #(
    parameter id_12 = 32'd4
) (
    output uwire id_0,
    output wire id_1,
    input wor id_2,
    input uwire id_3,
    output wor id_4,
    input supply0 id_5,
    input tri0 id_6,
    input supply0 id_7,
    input uwire id_8,
    input tri id_9,
    input supply1 id_10,
    input tri id_11,
    input tri0 _id_12,
    input tri id_13,
    inout tri1 id_14,
    input wire id_15,
    output wire id_16,
    input tri id_17
);
  wire [id_12  /  1 'd0 : $realtime] id_19;
  module_0 modCall_1 ();
endmodule
