// Seed: 3120519092
module module_0;
  wire id_1;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input wand id_2,
    output wor id_3,
    input wor id_4,
    input wire id_5,
    input tri1 id_6,
    output tri1 id_7,
    input wand id_8,
    input tri0 id_9
);
  assign id_3 = id_4;
  id_11 :
  assert property (@(1'b0) id_3++)
  else begin
    if (id_8) disable id_12;
  end
  always @(1) id_7 = id_11;
  wire id_13;
  id_14(
      .id_0(1), .id_1(id_4), .id_2(id_8), .id_3(id_13), .id_4(1)
  ); module_0();
endmodule
