// <copyright file="Cpu65C02.cs" company="Bad Mango Solutions">
// Copyright (c) Bad Mango Solutions. All rights reserved.
// </copyright>

namespace BadMango.Emulator.Emulation.Cpu;

using System.Runtime.CompilerServices;

using Core;

/// <summary>
/// WDC 65C02 CPU emulator with cycle-accurate execution.
/// </summary>
/// <remarks>
/// The 65C02 is an enhanced version of the 6502 with additional instructions,
/// addressing modes, and bug fixes. This implementation provides a minimal but
/// functional CPU core with basic instruction support.
/// Optimized with aggressive inlining for maximum performance.
/// </remarks>
public class Cpu65C02 : ICpu
{
    /// <summary>
    /// Lookup table for instruction operand lengths.
    /// Each index corresponds to an opcode (0x00-0xFF).
    /// Values are 0, 1, or 2 indicating the number of operand bytes.
    /// </summary>
    /// <remarks>
    /// <para>The table is organized in rows of 16 opcodes ($x0-$xF).</para>
    /// <para>$00-$0F: BRK/ORA/TSB/ASL family.</para>
    /// <para>$10-$1F: BPL/ORA/TRB/CLC family.</para>
    /// <para>$20-$2F: JSR/AND/BIT/ROL family.</para>
    /// <para>$30-$3F: BMI/AND/SEC family.</para>
    /// <para>$40-$4F: RTI/EOR/LSR/JMP family.</para>
    /// <para>$50-$5F: BVC/EOR/CLI/PHY family.</para>
    /// <para>$60-$6F: RTS/ADC/ROR/PLA family.</para>
    /// <para>$70-$7F: BVS/ADC/SEI/PLY family.</para>
    /// <para>$80-$8F: BRA/STA/STY/STX family.</para>
    /// <para>$90-$9F: BCC/STA/STZ/TYA family.</para>
    /// <para>$A0-$AF: LDY/LDA/LDX family.</para>
    /// <para>$B0-$BF: BCS/LDA/CLV family.</para>
    /// <para>$C0-$CF: CPY/CMP/DEC/WAI family.</para>
    /// <para>$D0-$DF: BNE/CMP/CLD/STP family.</para>
    /// <para>$E0-$EF: CPX/SBC/INC/NOP family.</para>
    /// <para>$F0-$FF: BEQ/SBC/SED family.</para>
    /// </remarks>
    private static readonly byte[] OperandLengths =
    [
        0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 2, 2, 2, 0,
        1, 1, 0, 0, 1, 1, 1, 0, 0, 2, 0, 0, 2, 2, 2, 0,
        2, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 2, 2, 2, 0,
        1, 1, 0, 0, 1, 1, 1, 0, 0, 2, 0, 0, 2, 2, 2, 0,
        0, 1, 0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 2, 2, 2, 0,
        1, 1, 0, 0, 0, 1, 1, 0, 0, 2, 0, 0, 0, 2, 2, 0,
        0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 2, 2, 2, 0,
        1, 1, 0, 0, 1, 1, 1, 0, 0, 2, 0, 0, 2, 2, 2, 0,
        1, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 2, 2, 2, 0,
        1, 1, 0, 0, 1, 1, 1, 0, 0, 2, 0, 0, 2, 2, 2, 0,
        1, 1, 1, 0, 1, 1, 1, 0, 0, 1, 0, 0, 2, 2, 2, 0,
        1, 1, 0, 0, 1, 1, 1, 0, 0, 2, 0, 0, 2, 2, 2, 0,
        1, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 2, 2, 2, 0,
        1, 1, 0, 0, 0, 1, 1, 0, 0, 2, 0, 0, 0, 2, 2, 0,
        1, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 2, 2, 2, 0,
        1, 1, 0, 0, 0, 1, 1, 0, 0, 2, 0, 0, 0, 2, 2, 0,
    ];

    private readonly IMemory memory;
    private readonly OpcodeTable opcodeTable;

    private CpuState state; // CPU state including all registers, cycles, and halt state
    private bool irqPending;
    private bool nmiPending;
    private bool stopRequested;
    private IDebugStepListener? debugListener;

    /// <summary>
    /// Initializes a new instance of the <see cref="Cpu65C02"/> class.
    /// </summary>
    /// <param name="memory">The memory interface for the CPU.</param>
    public Cpu65C02(IMemory memory)
    {
        this.memory = memory ?? throw new ArgumentNullException(nameof(memory));
        opcodeTable = Cpu65C02OpcodeTableBuilder.Build();
    }

    /// <inheritdoc/>
    public bool Halted
    {
        [MethodImpl(MethodImplOptions.AggressiveInlining)]
        get => state.Halted;
    }

    /// <inheritdoc/>
    public bool IsDebuggerAttached
    {
        [MethodImpl(MethodImplOptions.AggressiveInlining)]
        get => debugListener is not null;
    }

    /// <inheritdoc/>
    public bool IsStopRequested
    {
        [MethodImpl(MethodImplOptions.AggressiveInlining)]
        get => stopRequested;
    }

    /// <inheritdoc/>
    public void Reset()
    {
        state = new()
        {
            Registers = new(true, memory.ReadWord(Cpu65C02Constants.ResetVector)),
            Cycles = 0,
            HaltReason = HaltState.None,
        };
        irqPending = false;
        nmiPending = false;
        stopRequested = false;
    }

    /// <inheritdoc/>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public int Step()
    {
        ulong cyclesBefore = state.Cycles;

        // Check for pending interrupts at instruction boundary
        // Note: We check even when halted because WAI can resume on interrupts
        bool interruptProcessed = CheckInterrupts();
        if (interruptProcessed)
        {
            // Interrupt was processed, cycles were updated by ProcessInterrupt
            return (int)(state.Cycles - cyclesBefore);
        }

        if (Halted)
        {
            return 0;
        }

        // Capture state before execution for debug listener
        Addr pcBefore = state.Registers.PC.GetAddr();
        byte opcode = FetchByte();

        // Peek ahead to get operand bytes for debug (does not cost cycles)
        byte operand1 = 0;
        byte operand2 = 0;
        byte operandLength = GetOperandLength(opcode);

        if (operandLength >= 1)
        {
            operand1 = memory.Read(pcBefore + 1);
        }

        if (operandLength >= 2)
        {
            operand2 = memory.Read(pcBefore + 2);
        }

        // Notify debug listener before execution
        if (debugListener is not null)
        {
            var beforeArgs = new DebugStepEventArgs
            {
                PC = pcBefore,
                Opcode = opcode,
                OperandLength = operandLength,
                Operand1 = operand1,
                Operand2 = operand2,
                Registers = state.Registers,
                Cycles = state.Cycles,
                Halted = false,
                HaltReason = HaltState.None,
            };
            debugListener.OnBeforeStep(in beforeArgs);
        }

        // Execute opcode with state
        opcodeTable.Execute(opcode, memory, ref state);

        // Notify debug listener after execution
        if (debugListener is not null)
        {
            var afterArgs = new DebugStepEventArgs
            {
                PC = pcBefore,
                Opcode = opcode,
                OperandLength = operandLength,
                Operand1 = operand1,
                Operand2 = operand2,
                Registers = state.Registers,
                Cycles = state.Cycles,
                Halted = state.Halted,
                HaltReason = state.HaltReason,
            };
            debugListener.OnAfterStep(in afterArgs);
        }

        return (int)(state.Cycles - cyclesBefore);
    }

    /// <inheritdoc/>
    public void Execute(uint startAddress)
    {
        state.Registers.PC.SetAddr(startAddress);
        state.HaltReason = HaltState.None;
        stopRequested = false;

        while (!Halted && !stopRequested)
        {
            Step();
        }
    }

    /// <inheritdoc/>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Registers GetRegisters()
    {
        return state.Registers;
    }

    /// <inheritdoc/>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public ref CpuState GetState()
    {
        return ref state;
    }

    /// <inheritdoc/>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public void SetState(CpuState newState)
    {
        state = newState;
    }

    /// <inheritdoc/>
    public void SignalIRQ()
    {
        irqPending = true;
    }

    /// <inheritdoc/>
    public void SignalNMI()
    {
        nmiPending = true;
    }

    /// <inheritdoc/>
    public void AttachDebugger(IDebugStepListener listener)
    {
        ArgumentNullException.ThrowIfNull(listener);
        debugListener = listener;
    }

    /// <inheritdoc/>
    public void DetachDebugger()
    {
        debugListener = null;
    }

    /// <inheritdoc/>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public void SetPC(Addr address)
    {
        state.Registers.PC.SetAddr(address);
    }

    /// <inheritdoc/>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Addr GetPC()
    {
        return state.Registers.PC.GetAddr();
    }

    /// <inheritdoc/>
    public void RequestStop()
    {
        stopRequested = true;
    }

    /// <inheritdoc/>
    public void ClearStopRequest()
    {
        stopRequested = false;
    }

    /// <summary>
    /// Gets the operand length in bytes for the given opcode.
    /// </summary>
    /// <param name="opcode">The opcode to check.</param>
    /// <returns>The number of operand bytes (0, 1, or 2).</returns>
    /// <remarks>
    /// This method does not cost cycles - it's used for debug purposes only.
    /// It uses a precomputed lookup table for O(1) access.
    /// </remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    private static byte GetOperandLength(byte opcode) => OperandLengths[opcode];

    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    private byte FetchByte()
    {
        var pc = state.Registers.PC.GetAddr();
        state.Registers.PC.Advance();
        byte value = memory.Read(pc);
        state.Cycles++;
        return value;
    }

    /// <summary>
    /// Checks for pending interrupts and processes them if applicable.
    /// </summary>
    /// <returns>True if an interrupt was processed, false otherwise.</returns>
    /// <remarks>
    /// NMI has priority over IRQ. IRQ is maskable via the I flag.
    /// If the CPU is in WAI state, interrupts will resume execution.
    /// STP state cannot be resumed by interrupts.
    /// </remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    private bool CheckInterrupts()
    {
        // STP cannot be resumed by interrupts
        if (state.HaltReason == HaltState.Stp)
        {
            return false;
        }

        // Check for NMI (non-maskable, highest priority)
        if (nmiPending)
        {
            nmiPending = false;

            // Resume from WAI if halted
            if (state.HaltReason == HaltState.Wai)
            {
                state.HaltReason = HaltState.None;
            }

            ProcessInterrupt(Cpu65C02Constants.NmiVector);
            return true;
        }

        // Check for IRQ (maskable by I flag)
        if (!irqPending || state.Registers.P.IsInterruptDisabled()) { return false; }

        irqPending = false;

        // Resume from WAI if halted
        if (state.HaltReason == HaltState.Wai)
        {
            state.HaltReason = HaltState.None;
        }

        ProcessInterrupt(Cpu65C02Constants.IrqVector);
        return true;
    }

    /// <summary>
    /// Processes an interrupt by pushing state to the stack and loading the interrupt vector.
    /// </summary>
    /// <param name="vector">The address of the interrupt vector to load.</param>
    /// <remarks>
    /// Interrupt processing:
    /// 1. Push PC high byte to stack
    /// 2. Push PC low byte to stack
    /// 3. Push processor status (with B flag clear) to stack
    /// 4. Set I flag to disable interrupts
    /// 5. Load PC from interrupt vector
    /// Total: 7 cycles (handled by caller).
    /// </remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    private void ProcessInterrupt(Addr vector)
    {
        var pc = state.Registers.PC.GetWord();

        // Push PC to stack (high byte first)
        memory.Write(state.PushByte(Cpu65C02Constants.StackBase), pc.HighByte());
        memory.Write(state.PushByte(Cpu65C02Constants.StackBase), pc.LowByte());

        // Push processor status (with B flag clear for hardware interrupts)
        memory.Write(state.PushByte(Cpu65C02Constants.StackBase), (byte)(state.Registers.P & ~ProcessorStatusFlags.B));

        // Set I flag to disable further IRQs
        state.Registers.P.SetInterruptDisable(true);

        // Load PC from interrupt vector
        state.Registers.PC.SetAddr(memory.ReadWord(vector));

        // Account for 7 cycles for interrupt processing
        state.Cycles += 7;
    }
}