<html xmlns:v="urn:schemas-microsoft-com:vml"
xmlns:o="urn:schemas-microsoft-com:office:office"
xmlns:w="urn:schemas-microsoft-com:office:word"
xmlns:m="http://schemas.microsoft.com/office/2004/12/omml"
xmlns:css="http://macVmlSchemaUri" xmlns="http://www.w3.org/TR/REC-html40">

<head>
<meta name=Title content="Using VHDL to Design a Sequential Circuit">
<meta name=Keywords content="">
<meta http-equiv=Content-Type content="text/html; charset=macintosh">
<meta name=ProgId content=Word.Document>
<meta name=Generator content="Microsoft Word 2008">
<meta name=Originator content="Microsoft Word 2008">
<link rel=File-List href="lab2_files/filelist.xml">
<link rel=Edit-Time-Data href="lab2_files/editdata.mso">
<!--[if !mso]>
<style>
v\:* {behavior:url(#default#VML);}
o\:* {behavior:url(#default#VML);}
w\:* {behavior:url(#default#VML);}
.shape {behavior:url(#default#VML);}
</style>
<![endif]-->
<title>Using VHDL to Design a Sequential Circuit</title>
<!--[if gte mso 9]><xml>
 <o:DocumentProperties>
  <o:Author>Dang,Nga Thi Thanh</o:Author>
  <o:Template>Normal</o:Template>
  <o:LastAuthor>Alex Veidenbaum</o:LastAuthor>
  <o:Revision>7</o:Revision>
  <o:TotalTime>50</o:TotalTime>
  <o:Created>2014-04-13T23:33:00Z</o:Created>
  <o:LastSaved>2016-04-13T18:54:00Z</o:LastSaved>
  <o:Pages>1</o:Pages>
  <o:Words>415</o:Words>
  <o:Characters>2371</o:Characters>
  <o:Company>Bren School of Information and Computer Sciences</o:Company>
  <o:Lines>19</o:Lines>
  <o:Paragraphs>4</o:Paragraphs>
  <o:CharactersWithSpaces>2911</o:CharactersWithSpaces>
  <o:Version>12.0</o:Version>
 </o:DocumentProperties>
 <o:OfficeDocumentSettings>
  <o:AllowPNG/>
 </o:OfficeDocumentSettings>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:WordDocument>
  <w:Zoom>125</w:Zoom>
  <w:SpellingState>Clean</w:SpellingState>
  <w:GrammarState>Clean</w:GrammarState>
  <w:TrackMoves>false</w:TrackMoves>
  <w:TrackFormatting/>
  <w:ValidateAgainstSchemas/>
  <w:SaveIfXMLInvalid>false</w:SaveIfXMLInvalid>
  <w:IgnoreMixedContent>false</w:IgnoreMixedContent>
  <w:AlwaysShowPlaceholderText>false</w:AlwaysShowPlaceholderText>
  <w:Compatibility>
   <w:BreakWrappedTables/>
   <w:SplitPgBreakAndParaMark/>
   <w:DontGrowAutofit/>
   <w:DontVertAlignCellWithSp/>
   <w:DontBreakConstrainedForcedTables/>
   <w:DontVertAlignInTxbx/>
   <w:Word11KerningPairs/>
   <w:CachedColBalance/>
   <w:UseFELayout/>
  </w:Compatibility>
 </w:WordDocument>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:LatentStyles DefLockedState="false" LatentStyleCount="276">
 </w:LatentStyles>
</xml><![endif]-->
<style>
<!--p.MSONORMAL
	{mso-style-qformat:yes;
	mso-style-unhide:no;}
li.MSONORMAL
	{mso-style-qformat:yes;
	mso-style-unhide:no;}
div.MSONORMAL
	{mso-style-qformat:yes;
	mso-style-unhide:no;}
h1
	{mso-style-priority:9;
	mso-style-qformat:yes;
	mso-style-unhide:no;}
h2
	{mso-style-priority:9;
	mso-style-qformat:yes;
	mso-style-unhide:no;}
a:link
	{mso-style-priority:99;}
span.MSOHYPERLINK
	{mso-style-priority:99;}
a:visited
	{mso-style-priority:99;}
span.MSOHYPERLINKFOLLOWED
	{mso-style-priority:99;}
p
	{mso-style-priority:99;}
span.HEADING1CHAR
	{mso-bidi-font-size:14pt;
	mso-style-locked:yes;
	mso-style-priority:9;
	mso-style-unhide:no;
	mso-themecolor:accent1;
	mso-themeshade:191;}
span.HEADING2CHAR
	{mso-bidi-font-size:13pt;
	mso-style-locked:yes;
	mso-style-priority:9;
	mso-style-unhide:no;
	mso-themecolor:accent1;}
.MSOCHPDEFAULT
	{mso-default-props:yes;
	mso-bidi-font-size:10pt;}
table.MSONORMALTABLE
	{mso-style-priority:99;}
span.HEADING1CHAR
	{mso-style-locked:yes;}
span.HEADING2CHAR
	{mso-style-locked:yes;}

 /* Style Definitions */
p.MsoNormal, li.MsoNormal, div.MsoNormal
	{mso-style-parent:"";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	mso-bidi-font-family:"Times New Roman";
	mso-bidi-theme-font:minor-bidi;}
h1
	{mso-style-link:"Heading 1 Char";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	mso-outline-level:1;
	font-size:24.0pt;
	font-family:"Times New Roman";
	mso-bidi-font-family:"Times New Roman";
	mso-bidi-theme-font:minor-bidi;
	font-weight:bold;}
h2
	{mso-style-link:"Heading 2 Char";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	mso-outline-level:2;
	font-size:18.0pt;
	font-family:"Times New Roman";
	mso-bidi-font-family:"Times New Roman";
	mso-bidi-theme-font:minor-bidi;
	font-weight:bold;}
a:link, span.MsoHyperlink
	{color:blue;
	text-decoration:underline;
	text-underline:single;}
a:visited, span.MsoHyperlinkFollowed
	{color:purple;
	text-decoration:underline;
	text-underline:single;}
p
	{margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	mso-bidi-font-family:"Times New Roman";}
span.Heading1Char
	{mso-style-name:"Heading 1 Char";
	mso-style-locked:yes;
	mso-style-link:"Heading 1";
	mso-ansi-font-size:14.0pt;
	font-family:Calibri;
	mso-ascii-font-family:Calibri;
	mso-ascii-theme-font:major-latin;
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:major-fareast;
	mso-hansi-font-family:Calibri;
	mso-hansi-theme-font:major-latin;
	mso-bidi-font-family:"Times New Roman";
	mso-bidi-theme-font:major-bidi;
	color:#365F91;
	font-weight:bold;}
span.Heading2Char
	{mso-style-name:"Heading 2 Char";
	mso-style-locked:yes;
	mso-style-link:"Heading 2";
	mso-ansi-font-size:13.0pt;
	font-family:Calibri;
	mso-ascii-font-family:Calibri;
	mso-ascii-theme-font:major-latin;
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:major-fareast;
	mso-hansi-font-family:Calibri;
	mso-hansi-theme-font:major-latin;
	mso-bidi-font-family:"Times New Roman";
	mso-bidi-theme-font:major-bidi;
	color:#4F81BD;
	font-weight:bold;}
span.style2
	{mso-style-name:style2;}
span.style1
	{mso-style-name:style1;}
span.SpellE
	{mso-style-name:"";
	mso-spl-e:yes;}
span.GramE
	{mso-style-name:"";
	mso-gram-e:yes;}
@page Section1
	{size:8.5in 11.0in;
	margin:1.0in 1.0in 1.0in 1.0in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-paper-source:0;}
div.Section1
	{page:Section1;}
-->
</style>
<!--[if gte mso 10]>
<style>
 /* Style Definitions */
table.MsoNormalTable
	{mso-style-name:"Table Normal";
	mso-tstyle-rowband-size:0;
	mso-tstyle-colband-size:0;
	mso-style-noshow:yes;
	mso-style-parent:"";
	mso-padding-alt:0in 5.4pt 0in 5.4pt;
	mso-para-margin:0in;
	mso-para-margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-ascii-font-family:Cambria;
	mso-ascii-theme-font:minor-latin;
	mso-hansi-font-family:Cambria;
	mso-hansi-theme-font:minor-latin;}
</style>
<![endif]-->
<link rel=themeData
href="file://localhost/Volumes/alexv/public_html/154/Labs/lab2_files:themedata.xml">
<link rel=themeData
href="file://localhost/Volumes/alexv/public_html/154/Labs/lab2_files:themedata.xml">
<!--[if gte mso 9]><xml>
 <o:shapedefaults v:ext="edit" spidmax="1027"/>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <o:shapelayout v:ext="edit">
  <o:idmap v:ext="edit" data="1"/>
 </o:shapelayout></xml><![endif]-->
<link rel=themeData
href="file://localhost/Volumes/alexv/public_html/154/Labs/lab2_files:themedata.xml">
<link rel=themeData
href="file://localhost/Volumes/alexv/public_html/154/Labs/lab2_files:themedata.xml">
</head>

<body lang=EN-US link=blue vlink=purple style='tab-interval:.5in'>

<div class=Section1>

<h1 align=center style='text-align:center'><span style='mso-fareast-font-family:
"Times New Roman";mso-bidi-font-family:"Times New Roman"'>Lab 2<o:p></o:p></span></h1>

<h1 align=center style='text-align:center'><span style='mso-fareast-font-family:
"Times New Roman";mso-bidi-font-family:"Times New Roman"'>Sequential Circuit
Design<o:p></o:p></span></h1>

<h1 align=center style='text-align:center'><span class=style1><u><span><span
style='font-size:18.0pt;font-weight:normal'><o:p><span style='text-decoration:
 none'>&nbsp;</span></o:p></span></u></span></h1>

</span>

<h1 align=center style='text-align:center'><span class=style1><u><span><span
style='font-size:18.0pt;mso-bidi-font-size:24.0pt;font-weight:normal;
mso-bidi-font-weight:bold'>Due</span></u></span><span class=style1><u><span
style='font-size:18.0pt;mso-bidi-font-size:24.0pt'> </span></span><span></u></span><u><span
style='font-size:18.0pt;font-weight:normal'>dates:<span style="mso-spacerun:
yes">&nbsp; </span>see Labs table</span></span></u><span><u><span
style='font-size:18.0pt;mso-bidi-font-size:24.0pt;mso-fareast-font-family:"Times New Roman";
mso-bidi-font-family:"Times New Roman"'><o:p></o:p></span></u></h1>

</span>

<h1 align=center style='text-align:center'><span style='mso-fareast-font-family:
"Times New Roman";mso-bidi-font-family:"Times New Roman"'><o:p>&nbsp;</o:p></span></h1>

<p><o:p>&nbsp;</o:p></p>

<p>The objective of this lab assignment is to design a sequential circuit. You
will submit your specification&nbsp;and your VHDL code through EEE, as in Lab
1. </p>

<p><o:p>&nbsp;</o:p></p>

<p>Please read <b style='mso-bidi-font-weight:normal;mso-bidi-font-weight:normal'>ALL</b>
instructions carefully. <b style='mso-bidi-font-weight:normal;mso-bidi-font-weight:
normal'>Only </b><a href="index.html#SUBMISSION">properly submitted</a>
assignments will be graded.</p>

<p><o:p>&nbsp;</o:p></p>

<p><span class=style2><b style='mso-bidi-font-weight:normal;mso-bidi-font-weight:
normal'><u>Specification</u></b></span><u><o:p></o:p></u></p>

<p class=MsoNormal><span style='mso-fareast-font-family:"Times New Roman";
mso-bidi-font-family:"Times New Roman"'>Your task is to design a 3-bit counter
that counts by 5 (increments by 5). The initial value is 0, the next value is 5
after the clock, etc. The output value on clock I <span class=GramE>is</span>
(5*I) modulo 8. <o:p></o:p></span></p>

<p>The design should consist of 2 parts, a combinational circuit that
&quot;computes&quot; the next counter value based on the current value (e.g.
function F) and a D flip-flop based 4-bit register storing the count.</p>

<p>First, specify the counter logic with a truth table, e.g. Next = <span
class=GramE>F(</span>Current) as in Next and Current state. Write down sum of
products expression for F. Feel free to simplify the expression. </p>

<p>Second, draw a diagram connecting F to the register, the reset and clock signals.
</p>

<p><o:p>&nbsp;</o:p></p>

<p><b style='mso-bidi-font-weight:normal;mso-bidi-font-weight:normal'><u>Design</u></b></p>

<p>Download<b style='mso-bidi-font-weight:normal;mso-bidi-font-weight:normal'> <a
href="lab2.zip">lab2.zip</a></b> and unpack it. </p>

<p>The by-5 counter module (that is, the lab2 entity) has two 1-bit inputs (<span
class=SpellE>clk</span> and <span class=SpellE>reset_N</span>) and one 3-bit
output (count). The rising edge of the clock signal increments the counter to
the next value. The reset signal <span class=SpellE><b style='mso-bidi-font-weight:
normal;mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:normal;
mso-bidi-font-style:normal'>reset_N</i></b></span> sets the output of the
counter to 0 <i style='mso-bidi-font-style:normal;mso-bidi-font-style:normal'>asynchronously</i>,
which means counter value changes to 0 immediately after reset signal arrives,
regardless of the clock. Remember, <span class=SpellE>reset_N</span> is a
low-active signal.</p>

<p class=MsoNormal><span style='mso-fareast-font-family:"Times New Roman";
mso-bidi-font-family:"Times New Roman"'>Your VHDL design should consist of
combinational logic implemented using concurrent signal assignments in the
architecture body and a register update process. <o:p></o:p></span></p>

<p>The top level of your design should be called <b style='mso-bidi-font-weight:
normal;mso-bidi-font-weight:normal'>lab2</b> and needs to have the following
ports (in <b style='mso-bidi-font-weight:normal;mso-bidi-font-weight:normal'>the
same order</b> as given here, with <b style='mso-bidi-font-weight:normal;
mso-bidi-font-weight:normal'>the same names</b>): <o:p></o:p></p>

<p style='margin-left:.2in'><b style='mso-bidi-font-weight:normal;mso-bidi-font-weight:
normal'>Inputs</b>:<br>
<span class=SpellE>clk</span>: <span class=SpellE>std_logic</span><br>
<span class=SpellE>reset_N</span>: <span class=SpellE>std_logic</span><o:p></o:p></p>

<p style='margin-left:.2in'><b style='mso-bidi-font-weight:normal;mso-bidi-font-weight:
normal'>Outputs</b>:<br>
count: <span class=SpellE>std_logic_vector</span> (2 <span class=SpellE>downto</span>
0) </p>

<p>Name and order of the ports in your design is important. <b
style='mso-bidi-font-weight:normal;mso-bidi-font-weight:normal'>To receive full
credit please follow the order and assign names as above.<o:p></o:p></b></p>

<p><o:p>&nbsp;</o:p></p>

<p><span class=GramE><b style='mso-bidi-font-weight:normal;mso-bidi-font-weight:
normal'><u>Verification</u> </b>Due together with the design.</span><u><o:p></o:p></u></p>

<p>Your test bench should generate a clock signal. The clock cycle period
should be 10 ns.&nbsp;</p>

<p>First, verify the counting functionality by applying at least 10 clock
signals to the counter. You should try to start counting from different values.
Take 2 screen shots for 2 different initial values.</p>

<p>Second, verify the reset signal can reset the counter to zero
asynchronously. Also verify that the counter would start counting again after
the reset signal is removed. The reset signal may not necessarily change at the
same time as the clock. Take a screen shot of the waveform.</p>


<div class=MsoNormal align=center style='text-align:center'><span
style='mso-fareast-font-family:"Times New Roman";mso-bidi-font-family:"Times New Roman"'>

<hr size=2 width="100%" align=center>

</span></div>


<p class=MsoNormal><b style='mso-bidi-font-weight:normal;mso-bidi-font-weight:
normal'><span style='mso-fareast-font-family:"Times New Roman";mso-bidi-font-family:
"Times New Roman"'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal;mso-bidi-font-weight:
normal'><span style='mso-fareast-font-family:"Times New Roman";mso-bidi-font-family:
"Times New Roman"'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal;mso-bidi-font-weight:
normal'><span style='mso-fareast-font-family:"Times New Roman";mso-bidi-font-family:
"Times New Roman"'>What you should produce in this lab:</span></b><span
style='mso-fareast-font-family:"Times New Roman";mso-bidi-font-family:"Times New Roman"'>
<o:p></o:p></span></p>

<p class=MsoNormal><span style='mso-fareast-font-family:"Times New Roman";
mso-bidi-font-family:"Times New Roman"'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal><span style='mso-fareast-font-family:"Times New Roman";
mso-bidi-font-family:"Times New Roman"'>Please submit the specification,
including the&nbsp;<span class=GramE>truth-table</span>, the logic expressions
and a block diagram.<o:p></o:p></span></p>

<p>Please submit t<span style='mso-fareast-font-family:"Times New Roman"'>he
VHDL design and test-bench and 3 screen shots. <o:p></o:p></span></p>

</div>

</body>

</html>
