{
  "version": 3,
  "sources": ["../../refractor/lang/verilog.js"],
  "sourcesContent": ["'use strict'\r\n\r\nmodule.exports = verilog\r\nverilog.displayName = 'verilog'\r\nverilog.aliases = []\r\nfunction verilog(Prism) {\r\n  Prism.languages.verilog = {\r\n    comment: {\r\n      pattern: /\\/\\/.*|\\/\\*[\\s\\S]*?\\*\\//,\r\n      greedy: true\r\n    },\r\n    string: {\r\n      pattern: /\"(?:\\\\(?:\\r\\n|[\\s\\S])|[^\"\\\\\\r\\n])*\"/,\r\n      greedy: true\r\n    },\r\n    'kernel-function': {\r\n      // support for any kernel function (ex: $display())\r\n      pattern: /\\B\\$\\w+\\b/,\r\n      alias: 'property'\r\n    },\r\n    // support for user defined constants (ex: `define)\r\n    constant: /\\B`\\w+\\b/,\r\n    function: /\\b\\w+(?=\\()/,\r\n    // support for verilog and system verilog keywords\r\n    keyword:\r\n      /\\b(?:alias|and|assert|assign|assume|automatic|before|begin|bind|bins|binsof|bit|break|buf|bufif0|bufif1|byte|case|casex|casez|cell|chandle|class|clocking|cmos|config|const|constraint|context|continue|cover|covergroup|coverpoint|cross|deassign|default|defparam|design|disable|dist|do|edge|else|end|endcase|endclass|endclocking|endconfig|endfunction|endgenerate|endgroup|endinterface|endmodule|endpackage|endprimitive|endprogram|endproperty|endsequence|endspecify|endtable|endtask|enum|event|expect|export|extends|extern|final|first_match|for|force|foreach|forever|fork|forkjoin|function|generate|genvar|highz0|highz1|if|iff|ifnone|ignore_bins|illegal_bins|import|incdir|include|initial|inout|input|inside|instance|int|integer|interface|intersect|join|join_any|join_none|large|liblist|library|local|localparam|logic|longint|macromodule|matches|medium|modport|module|nand|negedge|new|nmos|nor|noshowcancelled|not|notif0|notif1|null|or|output|package|packed|parameter|pmos|posedge|primitive|priority|program|property|protected|pull0|pull1|pulldown|pullup|pulsestyle_ondetect|pulsestyle_onevent|pure|rand|randc|randcase|randsequence|rcmos|real|realtime|ref|reg|release|repeat|return|rnmos|rpmos|rtran|rtranif0|rtranif1|scalared|sequence|shortint|shortreal|showcancelled|signed|small|solve|specify|specparam|static|string|strong0|strong1|struct|super|supply0|supply1|table|tagged|task|this|throughout|time|timeprecision|timeunit|tran|tranif0|tranif1|tri|tri0|tri1|triand|trior|trireg|type|typedef|union|unique|unsigned|use|uwire|var|vectored|virtual|void|wait|wait_order|wand|weak0|weak1|while|wildcard|wire|with|within|wor|xnor|xor)\\b/,\r\n    // bold highlighting for all verilog and system verilog logic blocks\r\n    important: /\\b(?:always|always_comb|always_ff|always_latch)\\b(?: *@)?/,\r\n    // support for time ticks, vectors, and real numbers\r\n    number:\r\n      /\\B##?\\d+|(?:\\b\\d+)?'[odbh] ?[\\da-fzx_?]+|\\b(?:\\d*[._])?\\d+(?:e[-+]?\\d+)?/i,\r\n    operator: /[-+{}^~%*\\/?=!<>&|]+/,\r\n    punctuation: /[[\\];(),.:]/\r\n  }\r\n}\r\n"],
  "mappings": ";;;;;AAAA;AAAA;AAEA,WAAO,UAAU;AACjB,YAAQ,cAAc;AACtB,YAAQ,UAAU,CAAC;AACnB,aAAS,QAAQ,OAAO;AACtB,YAAM,UAAU,UAAU;AAAA,QACxB,SAAS;AAAA,UACP,SAAS;AAAA,UACT,QAAQ;AAAA,QACV;AAAA,QACA,QAAQ;AAAA,UACN,SAAS;AAAA,UACT,QAAQ;AAAA,QACV;AAAA,QACA,mBAAmB;AAAA;AAAA,UAEjB,SAAS;AAAA,UACT,OAAO;AAAA,QACT;AAAA;AAAA,QAEA,UAAU;AAAA,QACV,UAAU;AAAA;AAAA,QAEV,SACE;AAAA;AAAA,QAEF,WAAW;AAAA;AAAA,QAEX,QACE;AAAA,QACF,UAAU;AAAA,QACV,aAAa;AAAA,MACf;AAAA,IACF;AAAA;AAAA;",
  "names": []
}
