/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [14:0] _05_;
  wire [16:0] _06_;
  wire [6:0] _07_;
  reg [16:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_41z;
  wire [4:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_53z;
  wire [9:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire celloutsig_0_96z;
  wire celloutsig_0_97z;
  wire celloutsig_0_9z;
  wire [40:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = ~(celloutsig_0_31z & _00_);
  assign celloutsig_1_7z = ~(celloutsig_1_2z & celloutsig_1_4z);
  assign celloutsig_1_19z = ~(celloutsig_1_5z[3] & celloutsig_1_11z);
  assign celloutsig_0_25z = ~(in_data[66] & _01_);
  assign celloutsig_0_50z = !(in_data[22] ? celloutsig_0_29z : celloutsig_0_1z);
  assign celloutsig_0_67z = !(celloutsig_0_7z ? celloutsig_0_31z : celloutsig_0_5z);
  assign celloutsig_0_7z = !(celloutsig_0_5z ? celloutsig_0_1z : celloutsig_0_1z);
  assign celloutsig_1_3z = !(in_data[153] ? in_data[137] : in_data[114]);
  assign celloutsig_0_11z = !(celloutsig_0_2z ? celloutsig_0_4z : celloutsig_0_9z);
  assign celloutsig_0_29z = !(celloutsig_0_25z ? celloutsig_0_28z : celloutsig_0_8z);
  assign celloutsig_0_31z = ~(celloutsig_0_8z | celloutsig_0_8z);
  assign celloutsig_0_8z = ~(in_data[26] | celloutsig_0_7z);
  assign celloutsig_0_17z = ~(celloutsig_0_11z | in_data[21]);
  assign celloutsig_0_2z = ~(in_data[74] | celloutsig_0_1z);
  assign celloutsig_0_30z = ~(celloutsig_0_29z | _02_);
  assign celloutsig_0_4z = ~in_data[77];
  assign celloutsig_0_20z = ~celloutsig_0_19z;
  assign celloutsig_0_1z = ~((in_data[38] | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_13z = ~((celloutsig_0_4z | celloutsig_0_5z) & celloutsig_0_8z);
  assign celloutsig_0_32z = celloutsig_0_11z | ~(celloutsig_0_0z);
  assign celloutsig_0_77z = celloutsig_0_0z | ~(celloutsig_0_36z);
  assign celloutsig_0_96z = celloutsig_0_89z | ~(celloutsig_0_77z);
  assign celloutsig_1_6z = celloutsig_1_5z[0] | ~(celloutsig_1_3z);
  assign celloutsig_0_97z = celloutsig_0_23z | _03_;
  assign celloutsig_1_2z = celloutsig_1_1z | in_data[107];
  assign celloutsig_1_9z = celloutsig_1_2z | celloutsig_1_6z;
  assign celloutsig_0_18z = _04_ | celloutsig_0_6z;
  assign celloutsig_0_0z = in_data[48] ^ in_data[67];
  assign celloutsig_0_89z = celloutsig_0_75z ^ celloutsig_0_42z[2];
  assign celloutsig_0_24z = celloutsig_0_11z ^ celloutsig_0_18z;
  reg [16:0] _39_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _39_ <= 17'h00000;
    else _39_ <= { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_3z };
  assign { _06_[16:3], _02_, _06_[1:0] } = _39_;
  reg [6:0] _40_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _40_ <= 7'h00;
    else _40_ <= { _06_[13:8], celloutsig_0_5z };
  assign { _04_, _03_, _07_[4:3], _01_, _07_[1:0] } = _40_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _08_ <= 17'h00000;
    else _08_ <= { _06_[13:3], _02_, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_1z };
  reg [9:0] _42_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _42_ <= 10'h000;
    else _42_ <= { celloutsig_0_21z[4:1], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_6z };
  assign { _05_[14], _00_, _05_[12:5] } = _42_;
  assign celloutsig_0_36z = { _06_[7], celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_23z } == { celloutsig_0_0z, celloutsig_0_35z, celloutsig_0_35z, celloutsig_0_21z };
  assign celloutsig_0_75z = { celloutsig_0_67z, celloutsig_0_33z, celloutsig_0_24z } == { celloutsig_0_55z[5], celloutsig_0_53z, celloutsig_0_74z };
  assign celloutsig_1_1z = celloutsig_1_0z[31:6] == celloutsig_1_0z[33:8];
  assign celloutsig_1_4z = in_data[105:100] == { celloutsig_1_0z[13:11], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_12z = { in_data[11:7], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_8z } == { _06_[13:3], _02_, _06_[1:0] };
  assign celloutsig_0_38z = { celloutsig_0_21z[2:1], celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_17z } && { in_data[5:2], celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_36z, celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_30z };
  assign celloutsig_0_23z = { _08_[14:6], celloutsig_0_7z } && { _08_[9:1], celloutsig_0_18z };
  assign celloutsig_0_33z = { celloutsig_0_21z[4:3], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_18z } || { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_28z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_9z };
  assign celloutsig_1_18z = celloutsig_1_10z[2:0] || { celloutsig_1_8z[2:1], celloutsig_1_6z };
  assign celloutsig_0_28z = { _05_[8], celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_11z } || _06_[16:10];
  assign celloutsig_0_6z = { in_data[69:68], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z } < { in_data[53:51], celloutsig_0_3z };
  assign celloutsig_0_74z = { _08_[7:6], celloutsig_0_23z } < { celloutsig_0_36z, celloutsig_0_38z, celloutsig_0_13z };
  assign celloutsig_0_19z = { celloutsig_0_7z, celloutsig_0_3z } < { _01_, _07_[1], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_5z = celloutsig_0_3z[1] & ~(celloutsig_0_4z);
  assign celloutsig_0_53z = celloutsig_0_9z & ~(celloutsig_0_50z);
  assign celloutsig_0_9z = celloutsig_0_4z & ~(celloutsig_0_4z);
  assign celloutsig_1_11z = celloutsig_1_0z[40] & ~(celloutsig_1_4z);
  assign celloutsig_0_14z = celloutsig_0_0z & ~(celloutsig_0_8z);
  assign celloutsig_0_41z = in_data[90] ? { _06_[3], _02_, _06_[1:0] } : { celloutsig_0_35z, celloutsig_0_30z, celloutsig_0_30z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[150] ? in_data[136:96] : in_data[146:106];
  assign celloutsig_1_10z = - { in_data[165:161], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_0_21z = - { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_27z = - { _05_[11:10], celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_1_8z = ~ { celloutsig_1_0z[30], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_22z = | { in_data[94:82], _04_, _03_, _07_[4:3], _01_, _07_[1:0], celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_3z = { in_data[13], celloutsig_0_2z, celloutsig_0_0z } >>> { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_42z = { celloutsig_0_41z[2], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_32z } >>> { celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_30z, celloutsig_0_12z, celloutsig_0_30z };
  assign celloutsig_1_5z = in_data[155:152] >>> celloutsig_1_0z[3:0];
  assign { celloutsig_0_55z[5:2], celloutsig_0_55z[9], celloutsig_0_55z[7], celloutsig_0_55z[8], celloutsig_0_55z[0], celloutsig_0_55z[6] } = ~ { celloutsig_0_41z, celloutsig_0_38z, celloutsig_0_36z, celloutsig_0_29z, celloutsig_0_20z, celloutsig_0_19z };
  assign { _05_[13], _05_[3], _05_[0] } = { _00_, celloutsig_0_20z, celloutsig_0_2z };
  assign _06_[2] = _02_;
  assign { _07_[6:5], _07_[2] } = { _04_, _03_, _01_ };
  assign celloutsig_0_55z[1] = celloutsig_0_55z[8];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_96z, celloutsig_0_97z };
endmodule
