#-----------------------------------------------------------
# Vivado v2012.2.1 (64-bit)
# Build 200253 by xbuild on Wed Aug 29 11:42:44 MDT 2012
# Start of session at: Tue Sep 25 13:35:03 2012
# Process ID: 8083
# Log file: /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.runs/synth_1/fpgaTop.rds
# Journal file: /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.runs/synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]

source fpgaTop.tcl
# set_param iopl.termPlaceClean 1
# read_verilog {
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncResetA.v
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncFIFO.v
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncBit.v
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/ResetInverter.v
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/rtl/mkCRC32.v
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncHandshake.v
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/FIFO2.v
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkGMAC.v
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/TriState.v
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncRegister.v
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SizedFIFO.v
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/MakeResetA.v
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/FIFO1.v
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/Counter.v
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/BRAM1Load.v
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkQBGMAC.v
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkLCDController.v
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkOCCP.v
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkLCDWorker.v
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkGbeQABS.v
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkEDCPAdapter.v
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkFTop_kc705.v
#   /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/fpgaTop_kc705.v
# }
# set_property webtalk.parent_dir /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.data/wt [current_project]
# synth_design -top fpgaTop -part xc7k325tffg900-1

Starting synthesis...

INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-290] Got license for Synthesis
INFO: [Common 17-291] Device 'xc7k325t' license available: Synthesis
Using Coregen IP in: /opt/Xilinx/14.2/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
starting synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 171.859 ; gain = 72.656
INFO: [Synth 8-638] synthesizing module 'fpgaTop' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/fpgaTop_kc705.v:5]

INFO: [Synth 8-638] synthesizing module 'mkFTop_kc705' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkFTop_kc705.v:271]

INFO: [Synth 8-638] synthesizing module 'mkOCCP' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkOCCP.v:25482]

INFO: [Synth 8-638] synthesizing module 'FIFO1' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/FIFO1.v:33]

	Parameter width bound to: 33 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO1' (1#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/FIFO1.v:33]

INFO: [Synth 8-638] synthesizing module 'FIFO2' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/FIFO2.v:32]

	Parameter width bound to: 59 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (2#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/FIFO2.v:32]

INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized0' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/FIFO2.v:32]

	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized0' (2#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/FIFO2.v:32]

INFO: [Synth 8-638] synthesizing module 'BRAM1Load' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/BRAM1Load.v:30]

	Parameter FILENAME bound to: ramprom.data - type: string 
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 11'b10000000000 
	Parameter BINARY bound to: 1'b0 
INFO: [Synth 8-328] inferring memory (1024x32 bits) for variable 'RAM' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/BRAM1Load.v:52]
INFO: [Synth 8-284] extracting RAM hierarchy for 'RAM_reg'
INFO: [Synth 8-256] done synthesizing module 'BRAM1Load' (3#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/BRAM1Load.v:30]

INFO: [Synth 8-638] synthesizing module 'SizedFIFO' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SizedFIFO.v:32]

	Parameter p1width bound to: 32 - type: integer 
	Parameter p2depth bound to: 3 - type: integer 
	Parameter p3cntr_width bound to: 1 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
	Parameter p2depth2 bound to: 1 - type: integer 
INFO: [Synth 8-328] inferring memory (2x32 bits) for variable 'arr' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SizedFIFO.v:62]
INFO: [Synth 8-284] extracting RAM hierarchy for 'arr_reg'
INFO: [Synth 8-256] done synthesizing module 'SizedFIFO' (4#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SizedFIFO.v:32]

INFO: [Synth 8-638] synthesizing module 'SyncRegister' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncRegister.v:35]

	Parameter width bound to: 1 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SyncHandshake' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncHandshake.v:32]

	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SyncHandshake' (5#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncHandshake.v:32]

INFO: [Synth 8-256] done synthesizing module 'SyncRegister' (6#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncRegister.v:35]

INFO: [Synth 8-638] synthesizing module 'SyncRegister__parameterized0' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncRegister.v:35]

	Parameter width bound to: 64 - type: integer 
	Parameter init bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SyncRegister__parameterized0' (6#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncRegister.v:35]

INFO: [Synth 8-638] synthesizing module 'SyncRegister__parameterized1' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncRegister.v:35]

	Parameter width bound to: 2 - type: integer 
	Parameter init bound to: 2'b00 
INFO: [Synth 8-256] done synthesizing module 'SyncRegister__parameterized1' (6#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncRegister.v:35]

INFO: [Synth 8-638] synthesizing module 'SyncRegister__parameterized2' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncRegister.v:35]

	Parameter width bound to: 28 - type: integer 
	Parameter init bound to: 28'b0000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SyncRegister__parameterized2' (6#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncRegister.v:35]

INFO: [Synth 8-638] synthesizing module 'SyncRegister__parameterized3' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncRegister.v:35]

	Parameter width bound to: 8 - type: integer 
	Parameter init bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'SyncRegister__parameterized3' (6#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncRegister.v:35]

INFO: [Synth 8-638] synthesizing module 'SyncFIFO' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

	Parameter dataWidth bound to: 64 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter indxWidth bound to: 1 - type: integer 
INFO: [Synth 8-328] inferring memory (2x64 bits) for variable 'fifoMem' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncFIFO.v:74]
INFO: [Synth 8-284] extracting RAM hierarchy for 'fifoMem_reg'
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO' (7#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

INFO: [Synth 8-638] synthesizing module 'MakeResetA' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/MakeResetA.v:31]

	Parameter RSTDELAY bound to: 1 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SyncResetA' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

	Parameter RSTDELAY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA' (8#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

INFO: [Synth 8-256] done synthesizing module 'MakeResetA' (9#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/MakeResetA.v:31]

INFO: [Synth 8-638] synthesizing module 'MakeResetA__parameterized0' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/MakeResetA.v:31]

	Parameter RSTDELAY bound to: 16 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized0' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

	Parameter RSTDELAY bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized0' (9#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

INFO: [Synth 8-256] done synthesizing module 'MakeResetA__parameterized0' (9#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/MakeResetA.v:31]

INFO: [Synth 8-638] synthesizing module 'FIFO1__parameterized0' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/FIFO1.v:33]

	Parameter width bound to: 34 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO1__parameterized0' (9#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/FIFO1.v:33]

INFO: [Synth 8-256] done synthesizing module 'mkOCCP' (10#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkOCCP.v:25482]

INFO: [Synth 8-638] synthesizing module 'mkEDCPAdapter' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkEDCPAdapter.v:72]

INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized1' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/FIFO2.v:32]

	Parameter width bound to: 79 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized1' (10#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/FIFO2.v:32]

INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized2' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/FIFO2.v:32]

	Parameter width bound to: 45 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized2' (10#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/FIFO2.v:32]

INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized3' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/FIFO2.v:32]

	Parameter width bound to: 48 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized3' (10#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/FIFO2.v:32]

INFO: [Synth 8-256] done synthesizing module 'mkEDCPAdapter' (11#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkEDCPAdapter.v:72]

INFO: [Synth 8-638] synthesizing module 'mkGbeQABS' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkGbeQABS.v:216]

	Parameter hasDebugLogic bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized4' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/FIFO2.v:32]

	Parameter width bound to: 27 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized4' (11#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/FIFO2.v:32]

INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized5' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/FIFO2.v:32]

	Parameter width bound to: 17 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized5' (11#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/FIFO2.v:32]

INFO: [Synth 8-638] synthesizing module 'Counter' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/Counter.v:31]

	Parameter width bound to: 8 - type: integer 
	Parameter init bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'Counter' (12#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/Counter.v:31]

INFO: [Synth 8-638] synthesizing module 'Counter__parameterized0' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/Counter.v:31]

	Parameter width bound to: 4 - type: integer 
	Parameter init bound to: 4'b0110 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized0' (12#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/Counter.v:31]

INFO: [Synth 8-638] synthesizing module 'TriState' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/TriState.v:30]

	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TriState' (13#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/TriState.v:30]

INFO: [Synth 8-638] synthesizing module 'mkQBGMAC' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkQBGMAC.v:378]

INFO: [Synth 8-638] synthesizing module 'mkGMAC' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkGMAC.v:377]

INFO: [Synth 8-638] synthesizing module 'SyncBit' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncBit.v:33]

	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SyncBit' (14#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncBit.v:33]

INFO: [Synth 8-638] synthesizing module 'BUFIO' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:717]

INFO: [Synth 8-256] done synthesizing module 'BUFIO' (15#31) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:717]

INFO: [Synth 8-638] synthesizing module 'IODELAY' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:14953]

	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'IODELAY' (16#31) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:14953]

INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized1' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

	Parameter RSTDELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized1' (16#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

INFO: [Synth 8-638] synthesizing module 'BUFR' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:856]

	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: VIRTEX4 - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (17#31) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:856]

INFO: [Synth 8-638] synthesizing module 'mkCRC32' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/rtl/mkCRC32.v:47]

INFO: [Synth 8-256] done synthesizing module 'mkCRC32' (18#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/rtl/mkCRC32.v:47]

INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized0' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

	Parameter dataWidth bound to: 10 - type: integer 
	Parameter depth bound to: 8 - type: integer 
	Parameter indxWidth bound to: 3 - type: integer 
INFO: [Synth 8-328] inferring memory (8x10 bits) for variable 'fifoMem' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncFIFO.v:74]
INFO: [Synth 8-284] extracting RAM hierarchy for 'fifoMem_reg'
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized0' (18#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:20991]

	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (19#31) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:20991]

INFO: [Synth 8-638] synthesizing module 'ResetInverter' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/ResetInverter.v:30]

INFO: [Synth 8-256] done synthesizing module 'ResetInverter' (20#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/ResetInverter.v:30]

INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized1' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

	Parameter dataWidth bound to: 10 - type: integer 
	Parameter depth bound to: 16 - type: integer 
	Parameter indxWidth bound to: 4 - type: integer 
INFO: [Synth 8-328] inferring memory (16x10 bits) for variable 'fifoMem' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncFIFO.v:74]
INFO: [Synth 8-284] extracting RAM hierarchy for 'fifoMem_reg'
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized1' (20#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

INFO: [Synth 8-256] done synthesizing module 'mkGMAC' (21#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkGMAC.v:377]

INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized2' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

	Parameter dataWidth bound to: 40 - type: integer 
	Parameter depth bound to: 8 - type: integer 
	Parameter indxWidth bound to: 3 - type: integer 
INFO: [Synth 8-328] inferring memory (8x40 bits) for variable 'fifoMem' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncFIFO.v:74]
INFO: [Synth 8-284] extracting RAM hierarchy for 'fifoMem_reg'
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized2' (21#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized6' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/FIFO2.v:32]

	Parameter width bound to: 10 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized6' (21#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/FIFO2.v:32]

INFO: [Synth 8-256] done synthesizing module 'mkQBGMAC' (22#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkQBGMAC.v:378]

INFO: [Synth 8-256] done synthesizing module 'mkGbeQABS' (23#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkGbeQABS.v:216]

INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:12717]

INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (24#31) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:12717]

INFO: [Synth 8-638] synthesizing module 'mkLCDWorker' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkLCDWorker.v:260]

	Parameter hasDebugLogic bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'mkLCDController' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkLCDController.v:50]

INFO: [Synth 8-256] done synthesizing module 'mkLCDController' (25#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkLCDController.v:50]

INFO: [Synth 8-638] synthesizing module 'SizedFIFO__parameterized0' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SizedFIFO.v:32]

	Parameter p1width bound to: 72 - type: integer 
	Parameter p2depth bound to: 3 - type: integer 
	Parameter p3cntr_width bound to: 1 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
	Parameter p2depth2 bound to: 1 - type: integer 
INFO: [Synth 8-328] inferring memory (2x72 bits) for variable 'arr' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SizedFIFO.v:62]
INFO: [Synth 8-284] extracting RAM hierarchy for 'arr_reg'
INFO: [Synth 8-256] done synthesizing module 'SizedFIFO__parameterized0' (25#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SizedFIFO.v:32]

INFO: [Synth 8-256] done synthesizing module 'mkLCDWorker' (26#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkLCDWorker.v:260]

INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:10834]

	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (27#31) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:10834]

INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized2' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

	Parameter RSTDELAY bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized2' (27#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:529]

INFO: [Synth 8-256] done synthesizing module 'BUFG' (28#31) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:529]

INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:10935]

	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (29#31) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:10935]

INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized3' [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

	Parameter RSTDELAY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized3' (29#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

INFO: [Synth 8-256] done synthesizing module 'mkFTop_kc705' (30#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/mkFTop_kc705.v:271]

WARNING: [Synth 8-350] instance 'ftop' of module 'mkFTop_kc705' requires 27 connections, but only 24 given [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/fpgaTop_kc705.v:39]
INFO: [Synth 8-256] done synthesizing module 'fpgaTop' (31#31) [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/sources_1/imports/blue7cp/fpgaTop_kc705.v:5]

finished synthesize : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 455.844 ; gain = 356.641
Report RTL Partitions: 
-----+-------------+-----------+---------
     |RTL Partition|Replication|Instances
-----+-------------+-----------+---------
-----+-------------+-----------+---------

---------------------------------------------------------------------------------
Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-1
Loading clock regions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/drc.xml
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB8 0 RAMB16 0 RAMB18 140 RAMB36 70
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 539.414 ; gain = 440.211
---------------------------------------------------------------------------------

No constraint files found.

---------------------------------------------------------------------------------
RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   3 Input     50 Bit       Adders := 1     
	   2 Input     50 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 3     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 6     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input     25 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 12    
	   2 Input      3 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 4     
+---Registers : 
	              320 Bit    Registers := 2     
	              160 Bit    Registers := 1     
	              144 Bit    Registers := 1     
	              128 Bit    Registers := 3     
	               80 Bit    Registers := 1     
	               79 Bit    Registers := 2     
	               72 Bit    Registers := 2     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 6     
	               59 Bit    Registers := 4     
	               50 Bit    Registers := 5     
	               48 Bit    Registers := 7     
	               45 Bit    Registers := 3     
	               40 Bit    Registers := 18    
	               34 Bit    Registers := 3     
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 27    
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 7     
	               27 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 19    
	                4 Bit    Registers := 26    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 256   
+---RAMs : 
	              32K Bit         RAMs := 1     
	              320 Bit         RAMs := 2     
	              160 Bit         RAMs := 1     
	              144 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
	               80 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input    108 Bit        Muxes := 1     
	   3 Input     79 Bit        Muxes := 1     
	   4 Input     72 Bit        Muxes := 2     
	   2 Input     72 Bit        Muxes := 7     
	   2 Input     65 Bit        Muxes := 1     
	   4 Input     65 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 3     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     45 Bit        Muxes := 1     
	   3 Input     45 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   8 Input     40 Bit        Muxes := 1     
	   9 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 4     
	   4 Input     34 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 3     
	   4 Input     33 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 2     
	  16 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 31    
	   2 Input     25 Bit        Muxes := 3     
	   8 Input     24 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	 140 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	  16 Input      8 Bit        Muxes := 2     
	  27 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 120   
	   4 Input      1 Bit        Muxes := 5     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\wci_respF/D_OUT_reg[33] ) is unused and will be removed from module reg__42.
INFO: [Synth 8-3332] Sequential element (\wci_respF/D_OUT_reg[32] ) is unused and will be removed from module reg__42.
INFO: [Synth 8-3332] Sequential element (\wci_respF/D_OUT_reg[33] ) is unused and will be removed from module mkOCCP.
INFO: [Synth 8-3332] Sequential element (\wci_respF/D_OUT_reg[32] ) is unused and will be removed from module mkOCCP.
INFO: [Synth 8-3332] Sequential element (\lastResp_reg[1] ) is unused and will be removed from module reg__111.
INFO: [Synth 8-3332] Sequential element (\lastResp_reg[0] ) is unused and will be removed from module reg__111.
INFO: [Synth 8-3332] Sequential element (\eAddr_reg[31] ) is unused and will be removed from module reg__123.
INFO: [Synth 8-3332] Sequential element (\eAddr_reg[30] ) is unused and will be removed from module reg__123.
INFO: [Synth 8-3332] Sequential element (\eAddr_reg[29] ) is unused and will be removed from module reg__123.
INFO: [Synth 8-3332] Sequential element (\eAddr_reg[28] ) is unused and will be removed from module reg__123.
INFO: [Synth 8-3332] Sequential element (\eAddr_reg[27] ) is unused and will be removed from module reg__123.
INFO: [Synth 8-3332] Sequential element (\eAddr_reg[26] ) is unused and will be removed from module reg__123.
INFO: [Synth 8-3332] Sequential element (\eAddr_reg[25] ) is unused and will be removed from module reg__123.
INFO: [Synth 8-3332] Sequential element (\eAddr_reg[24] ) is unused and will be removed from module reg__123.
INFO: [Synth 8-3332] Sequential element (\eAddr_reg[1] ) is unused and will be removed from module reg__123.
INFO: [Synth 8-3332] Sequential element (\eAddr_reg[0] ) is unused and will be removed from module reg__123.
INFO: [Synth 8-3332] Sequential element (\eAddr_reg[31] ) is unused and will be removed from module mkEDCPAdapter.
INFO: [Synth 8-3332] Sequential element (\eAddr_reg[30] ) is unused and will be removed from module mkEDCPAdapter.
INFO: [Synth 8-3332] Sequential element (\eAddr_reg[29] ) is unused and will be removed from module mkEDCPAdapter.
INFO: [Synth 8-3332] Sequential element (\eAddr_reg[28] ) is unused and will be removed from module mkEDCPAdapter.
INFO: [Synth 8-3332] Sequential element (\eAddr_reg[27] ) is unused and will be removed from module mkEDCPAdapter.
INFO: [Synth 8-3332] Sequential element (\eAddr_reg[26] ) is unused and will be removed from module mkEDCPAdapter.
INFO: [Synth 8-3332] Sequential element (\eAddr_reg[25] ) is unused and will be removed from module mkEDCPAdapter.
INFO: [Synth 8-3332] Sequential element (\eAddr_reg[24] ) is unused and will be removed from module mkEDCPAdapter.
INFO: [Synth 8-3332] Sequential element (\eAddr_reg[1] ) is unused and will be removed from module mkEDCPAdapter.
INFO: [Synth 8-3332] Sequential element (\eAddr_reg[0] ) is unused and will be removed from module mkEDCPAdapter.
INFO: [Synth 8-3332] Sequential element (\lastResp_reg[1] ) is unused and will be removed from module mkEDCPAdapter.
INFO: [Synth 8-3332] Sequential element (\lastResp_reg[0] ) is unused and will be removed from module mkEDCPAdapter.
INFO: [Synth 8-3332] Sequential element (\col_cc/sSyncReg_reg ) is unused and will be removed from module reg__331.
INFO: [Synth 8-3332] Sequential element (\col_cc/dSyncReg1_reg ) is unused and will be removed from module reg__330.
INFO: [Synth 8-3332] Sequential element (\col_cc/dSyncReg2_reg ) is unused and will be removed from module reg__329.
INFO: [Synth 8-3332] Sequential element (\crs_cc/sSyncReg_reg ) is unused and will be removed from module reg__334.
INFO: [Synth 8-3332] Sequential element (\crs_cc/dSyncReg1_reg ) is unused and will be removed from module reg__333.
INFO: [Synth 8-3332] Sequential element (\crs_cc/dSyncReg2_reg ) is unused and will be removed from module reg__332.
INFO: [Synth 8-3332] Sequential element (\txRS_txF/dGDeqPtr_reg[0] ) is unused and will be removed from module reg__159.
INFO: [Synth 8-3332] Sequential element (\txRS_txF/dGDeqPtr_reg_rep[5] ) is unused and will be removed from module mkGMAC.
INFO: [Synth 8-3332] Sequential element (\txRS_txF/dGDeqPtr_reg_rep[4] ) is unused and will be removed from module mkGMAC.
INFO: [Synth 8-3332] Sequential element (\txRS_txF/dGDeqPtr_reg[0] ) is unused and will be removed from module mkGMAC.
INFO: [Synth 8-3332] Sequential element (\ovfBit/sSyncReg_reg ) is unused and will be removed from module reg__352.
INFO: [Synth 8-3332] Sequential element (\ovfBit/dSyncReg1_reg ) is unused and will be removed from module reg__351.
INFO: [Synth 8-3332] Sequential element (\ovfBit/dSyncReg2_reg ) is unused and will be removed from module reg__350.
INFO: [Synth 8-3332] Sequential element (\unfBit/sSyncReg_reg ) is unused and will be removed from module reg__142.
INFO: [Synth 8-3332] Sequential element (\unfBit/dSyncReg1_reg ) is unused and will be removed from module reg__143.
INFO: [Synth 8-3332] Sequential element (\unfBit/dSyncReg2_reg ) is unused and will be removed from module reg__144.
INFO: [Synth 8-3332] Sequential element (\mdi_fResponse/data1_reg_reg[16] ) is unused and will be removed from module reg__138.
INFO: [Synth 8-3332] Sequential element (\mdi_fResponse/data1_reg_reg[15] ) is unused and will be removed from module reg__138.
INFO: [Synth 8-3332] Sequential element (\mdi_fResponse/data1_reg_reg[14] ) is unused and will be removed from module reg__138.
INFO: [Synth 8-3332] Sequential element (\mdi_fResponse/data1_reg_reg[13] ) is unused and will be removed from module reg__138.
INFO: [Synth 8-3332] Sequential element (\mdi_fResponse/data1_reg_reg[12] ) is unused and will be removed from module reg__138.
WARNING: [Common 17-14] Message 'Synth 8-3332' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-3332] Sequential element (\mdi_fResponse/data1_reg_reg[11] ) is unused and will be removed from module reg__138.
-------> Message [OPT-118] suppressed 160 times
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 553.453 ; gain = 454.250
---------------------------------------------------------------------------------

INFO: [Synth 8-284] extracting RAM hierarchy for 'arr_reg'
INFO: [Synth 8-284] extracting RAM hierarchy for 'fifoMem_reg'
INFO: [Synth 8-284] extracting RAM hierarchy for 'qbgmac/gmac/rxRS_rxF/fifoMem_reg'
INFO: [Synth 8-284] extracting RAM hierarchy for 'qbgmac/gmac/txRS_txF/fifoMem_reg'
INFO: [Synth 8-284] extracting RAM hierarchy for 'qbgmac/rxF/fifoMem_reg'
INFO: [Synth 8-284] extracting RAM hierarchy for 'qbgmac/txF/fifoMem_reg'
INFO: [Synth 8-284] extracting RAM hierarchy for 'wci_wslv_reqF/arr_reg'

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\timeServ_jamFracVal_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\timeServ_jamFracVal_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/timeServ_ppsExtSync_d1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\timeServ_jamFracVal_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\timeServ_jamFracVal_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\timeServ_jamFracVal_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\timeServ_jamFracVal_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\timeServ_jamFracVal_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\timeServ_jamFracVal_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\timeServ_jamFracVal_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\timeServ_jamFracVal_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\timeServ_jamFracVal_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\timeServ_jamFracVal_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\timeServ_jamFracVal_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\timeServ_jamFracVal_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\timeServ_jamFracVal_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\timeServ_jamFracVal_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\timeServ_jamFracVal_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\timeServ_jamFracVal_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\rogueTLP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/lcdWrk/sFlagState_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ftop/lcdWrk/\b1A_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/timeServ_gpsInSticky_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/lcdWrk/\b1B_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\wci_wStatus_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\wci_wStatus_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\wci_wStatus_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\wci_wStatus_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\wci_wStatus_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\wci_wStatus_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\wci_wStatus_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\wci_wStatus_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\wci_wStatus_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\wci_lastConfigAddr_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\adminResp3F/D_OUT_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ftop/cp/\adminResp4F/D_OUT_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/cp/\wci_wStatus_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/edcp/\lastResp_reg[43] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ftop/edcp/\lastResp_reg[44] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ftop/edcp/\eeDmh_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/edcp/\ecpRespF/data1_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/edcp/\eeDmh_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ftop/edcp/\uMAddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ftop/edcp/\uMAddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/edcp/\uMAddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/edcp/\uMAddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ftop/edcp/\uMAddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ftop/edcp/\uMAddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/edcp/\uMAddr_reg[6] )
WARNING: [Common 17-14] Message 'Synth 8-3333' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ftop/edcp/\uMAddr_reg[7] )
-------> Message [OPT-119] suppressed 340 times
-------> Message [OPT-118] suppressed 885 times
No constraint files found.
info: Area reduced by  1.0%
info: Area reduced by  14.2%
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 589.715 ; gain = 490.512
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 589.715 ; gain = 490.512
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
-------> Message [OPT-118] suppressed 97 times
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 631.828 ; gain = 532.625
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 631.828 ; gain = 532.625
---------------------------------------------------------------------------------

Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

---------------------------------------------------------------------------------
Rebuilding User Hierarchy
---------------------------------------------------------------------------------
Rebuild netlist hierarchy Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 631.828 ; gain = 0.000

---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Writing Synthesis Report
---------------------------------------------------------------------------------
Report BlackBoxes: 
-----+-------------+---------
     |BlackBox name|Instances
-----+-------------+---------
-----+-------------+---------
Report Cell Usage: 
-----+-----------+-----
     |Cell       |Count
-----+-----------+-----
1    |BUFG       |    2
2    |BUFIO      |    1
3    |BUFR       |    1
4    |CARRY4     |   79
5    |IBUFDS_GTE2|    1
6    |IDELAYCTRL |    1
7    |INV        |    1
8    |IODELAY    |    1
9    |LUT1       |  138
10   |LUT2       |  542
11   |LUT3       |  486
12   |LUT4       |  432
13   |LUT5       |  770
14   |LUT6       | 1604
15   |MUXCY_L    |    1
16   |MUXF7      |    3
17   |ODDR       |   11
18   |RAM32M     |   44
19   |RAMB36E1   |    1
20   |XORCY      |    1
21   |FD         |  799
22   |FDC        |  139
23   |FDCE       |  205
24   |FDE        | 1768
25   |FDP        |    2
26   |FDPE       |   21
27   |FDR        |   88
28   |FDRE       |  853
29   |FDS        |   10
30   |FDSE       |  168
31   |IBUF       |   14
32   |IBUFDS     |    1
33   |OBUF       |   20
34   |OBUFT      |    1
-----+-----------+-----
Report Instance Areas: 
-----+-----------------------------------+----------------------------+-----
     |Instance                           |Module                      |Cells
-----+-----------------------------------+----------------------------+-----
1    |top                                |                            | 8209
2    |  ftop                             |mkFTop_kc705                | 8088
3    |    idc_idcRst                     |MakeResetA                  |    8
4    |      rstSync                      |SyncResetA_18               |    5
5    |    edcp                           |mkEDCPAdapter               | 1871
6    |      cpReqF                       |FIFO2_14                    |  184
7    |      ecpReqF                      |FIFO2__parameterized0_15    |  240
8    |      dcpReqF                      |FIFO2__parameterized1       |  428
9    |      dcpRespF                     |FIFO2__parameterized2       |  149
10   |      ecpRespF                     |FIFO2__parameterized0_16    |  191
11   |      eMAddrF                      |FIFO2__parameterized3       |  152
12   |      cpRespF                      |FIFO2__parameterized0_17    |  130
13   |    sys1_rst                       |SyncResetA__parameterized3  |    3
14   |    lcdWrk                         |mkLCDWorker                 | 2038
15   |      lcd_ctrl                     |mkLCDController             | 1329
16   |      wci_wslv_reqF                |SizedFIFO__parameterized0   |  257
17   |    cp                             |mkOCCP                      | 2430
18   |      rom_memory                   |BRAM1Load                   |    3
19   |      rom_serverAdapter_outDataCore|SizedFIFO                   |  123
20   |      cpReqF                       |FIFO2                       |  256
21   |      timeServ_setRefF             |SyncFIFO                    |  181
22   |      adminResp1F                  |FIFO1                       |  147
23   |      wci_mReset_1                 |MakeResetA__parameterized0  |   20
24   |        rstSync                    |SyncResetA__parameterized0  |   19
25   |      adminResp2F                  |FIFO1_9                     |   70
26   |      adminResp3F                  |FIFO1_10                    |    4
27   |      timeServ_nowInCC             |SyncRegister__parameterized0|  275
28   |        sync                       |SyncHandshake               |    9
29   |      wci_respF                    |FIFO1__parameterized0       |  176
30   |      adminResp4F                  |FIFO1_11                    |   33
31   |      adminRespF                   |FIFO1_12                    |  110
32   |      cpRespF                      |FIFO2__parameterized0_13    |  132
33   |    gbe                            |mkGbeQABS                   | 1700
34   |      mdi_fResponse                |FIFO2__parameterized5       |    4
35   |      eRespF                       |FIFO2__parameterized0       |  129
36   |      mdi_fRequest                 |FIFO2__parameterized4       |   61
37   |      qbgmac                       |mkQBGMAC                    | 1180
38   |        txfun_inF                  |FIFO2__parameterized0_1     |  145
39   |        rxfun_inF                  |FIFO2__parameterized6       |   41
40   |        txF                        |SyncFIFO__parameterized2    |  103
41   |        txfun_outF                 |FIFO2__parameterized6_2     |   37
42   |        gmac                       |mkGMAC                      |  584
43   |          txRS_txRst               |SyncResetA                  |    3
44   |          txRS_txF                 |SyncFIFO__parameterized1    |  104
45   |          txRS_crc                 |mkCRC32                     |   81
46   |          rxRS_rxOperateS          |SyncBit_5                   |    6
47   |          txRS_txOperateS          |SyncBit_6                   |    9
48   |          rxRS_rxRst               |SyncResetA_7                |    5
49   |          rxRS_rxF                 |SyncFIFO__parameterized0    |   70
50   |          rxRS_crc                 |mkCRC32_8                   |   78
51   |        rxfun_outF                 |FIFO2__parameterized0_3     |  126
52   |        rxF                        |SyncFIFO__parameterized2_4  |  103
53   |        txOper                     |SyncBit                     |    3
54   |      mdi_rPrescaler               |Counter__parameterized0     |   13
55   |      eReqF                        |FIFO2__parameterized0_0     |  127
56   |      mdi_rPlayIndex               |Counter                     |   74
57   |    sys0_rst                       |SyncResetA__parameterized2  |   17
-----+-----------------------------------+----------------------------+-----
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 631.828 ; gain = 532.625
---------------------------------------------------------------------------------

Synthesis Optimization Complete: Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 631.828 ; gain = 482.250
INFO: [Netlist 29-17] Analyzing 2864 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-510] IO constraint IOSTANDARD with a setting of GTE2 for cell ftop/sys1_clki will not be propagated through the buffer.  The constraint should be associated with the net that is connected to the top level port.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2853 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  FD => FDCE: 799 instances
  FDC => FDCE: 139 instances
  FDE => FDCE: 1768 instances
  FDP => FDPE: 2 instances
  FDR => FDRE: 88 instances
  FDS => FDSE: 10 instances
  INV => LUT1: 1 instances
  IODELAY => IDELAYE2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 44 instances

Phase 0 | Netlist Checksum: 7947df89
INFO: [Common 17-83] Releasing license: Synthesis
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 731.016 ; gain = 581.438
# write_checkpoint fpgaTop.dcp
# report_utilization -file fpgaTop_utilization_synth.rpt
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 731.016 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado...
