$date
	Thu Jul 28 01:07:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module xor1_tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module u0_DUT $end
$var wire 1 " a_i $end
$var wire 1 # b_i $end
$var wire 1 ! c_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
x!
$end
#10
0"
#50
1!
1#
#100
0!
1"
#2100
