Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: memory_segment.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "memory_segment.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "memory_segment"
Output Format                      : NGC
Target Device                      : xc3s100e-5-vq100

---- Source Options
Top Module Name                    : memory_segment
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/PC/Documents/Obsidian Vault/University Courses/Year 3/Semester 1/EEE40002/Labs/Lab 3/VHDL/Lab3/Part_1.vhd" in Library work.
Architecture arch of Entity memory_segment is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <memory_segment> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <memory_segment> in library <work> (Architecture <arch>).
INFO:Xst:1561 - "C:/Users/PC/Documents/Obsidian Vault/University Courses/Year 3/Semester 1/EEE40002/Labs/Lab 3/VHDL/Lab3/Part_1.vhd" line 49: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/PC/Documents/Obsidian Vault/University Courses/Year 3/Semester 1/EEE40002/Labs/Lab 3/VHDL/Lab3/Part_1.vhd" line 83: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/PC/Documents/Obsidian Vault/University Courses/Year 3/Semester 1/EEE40002/Labs/Lab 3/VHDL/Lab3/Part_1.vhd" line 107: Mux is complete : default of case is discarded
WARNING:Xst:819 - "C:/Users/PC/Documents/Obsidian Vault/University Courses/Year 3/Semester 1/EEE40002/Labs/Lab 3/VHDL/Lab3/Part_1.vhd" line 18: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <address>, <D_in>, <RAM1>
Entity <memory_segment> analyzed. Unit <memory_segment> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <memory_segment>.
    Related source file is "C:/Users/PC/Documents/Obsidian Vault/University Courses/Year 3/Semester 1/EEE40002/Labs/Lab 3/VHDL/Lab3/Part_1.vhd".
WARNING:Xst:737 - Found 4-bit latch for signal <RAM1_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <RAM1_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <RAM1_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <RAM1_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <RAM1_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <RAM1_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <RAM1_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <RAM1_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <seg7$mux0003>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16x7-bit ROM for signal <LEDout>.
    Summary:
	inferred   1 ROM(s).
Unit <memory_segment> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Latches                                              : 9
 4-bit latch                                           : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Latches                                              : 9
 4-bit latch                                           : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <memory_segment> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block memory_segment, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : memory_segment.ngr
Top Level Output File Name         : memory_segment
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 48
#      LUT2                        : 1
#      LUT3                        : 8
#      LUT4                        : 31
#      MUXF5                       : 8
# FlipFlops/Latches                : 36
#      LD_1                        : 4
#      LDCE                        : 32
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 17
#      IBUF                        : 10
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-5 

 Number of Slices:                       31  out of    960     3%  
 Number of Slice Flip Flops:             36  out of   1920     1%  
 Number of 4 input LUTs:                 40  out of   1920     2%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of     66    25%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF+BUFG              | 4     |
RAM1_0_and00001(RAM1_0_and00001:O) | BUFG(*)(RAM1_7_0)      | 32    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 32    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.114ns (Maximum Frequency: 472.936MHz)
   Minimum input arrival time before clock: 5.517ns
   Maximum output required time after clock: 5.521ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset'
  Clock period: 2.114ns (frequency: 472.936MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               2.114ns (Levels of Logic = 1)
  Source:            seg7_mux0003_0 (LATCH)
  Destination:       seg7_mux0003_0 (LATCH)
  Source Clock:      reset rising
  Destination Clock: reset rising

  Data Path: seg7_mux0003_0 to seg7_mux0003_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             8   0.588   0.646  seg7_mux0003_0 (seg7_mux0003_0)
     LUT4:I3->O            1   0.612   0.000  seg7_mux0004<0>147 (seg7_mux0004<0>)
     LD_1:D                    0.268          seg7_mux0003_0
    ----------------------------------------
    Total                      2.114ns (1.468ns logic, 0.646ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset'
  Total number of paths / destination ports: 56 / 4
-------------------------------------------------------------------------
Offset:              5.517ns (Levels of Logic = 5)
  Source:            address<0> (PAD)
  Destination:       seg7_mux0003_0 (LATCH)
  Destination Clock: reset rising

  Data Path: address<0> to seg7_mux0003_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   1.106   1.216  address_0_IBUF (address_0_IBUF)
     LUT4:I0->O            1   0.612   0.000  seg7_mux0004<3>50_F (N33)
     MUXF5:I0->O           1   0.278   0.387  seg7_mux0004<3>50 (seg7_mux0004<3>50)
     LUT4:I2->O            1   0.612   0.426  seg7_mux0004<3>5_SW0 (N25)
     LUT4:I1->O            1   0.612   0.000  seg7_mux0004<3>147 (seg7_mux0004<3>)
     LD_1:D                    0.268          seg7_mux0003_3
    ----------------------------------------
    Total                      5.517ns (3.488ns logic, 2.029ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RAM1_0_and00001'
  Total number of paths / destination ports: 128 / 64
-------------------------------------------------------------------------
Offset:              3.916ns (Levels of Logic = 2)
  Source:            address<2> (PAD)
  Destination:       RAM1_6_0 (LATCH)
  Destination Clock: RAM1_0_and00001 falling

  Data Path: address<2> to RAM1_6_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   1.106   1.216  address_2_IBUF (address_2_IBUF)
     LUT3:I0->O            4   0.612   0.499  seg7_mux0004<0>181 (RAM1_6_cmp_eq0000)
     LDCE:GE                   0.483          RAM1_6_3
    ----------------------------------------
    Total                      3.916ns (2.201ns logic, 1.715ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              5.521ns (Levels of Logic = 2)
  Source:            seg7_mux0003_0 (LATCH)
  Destination:       LEDout<6> (PAD)
  Source Clock:      reset rising

  Data Path: seg7_mux0003_0 to LEDout<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             8   0.588   0.795  seg7_mux0003_0 (seg7_mux0003_0)
     LUT4:I0->O            1   0.612   0.357  Mrom_LEDout31 (LEDout_3_OBUF)
     OBUF:I->O                 3.169          LEDout_3_OBUF (LEDout<3>)
    ----------------------------------------
    Total                      5.521ns (4.369ns logic, 1.152ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.69 secs
 
--> 

Total memory usage is 4514960 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    3 (   0 filtered)

