Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: Procesador_uno.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Procesador_uno.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Procesador_uno"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Procesador_uno
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/Adder_p1/Adder_p1.vhd" in Library work.
Architecture behavioral of Entity adder_p1 is up to date.
Compiling vhdl file "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/Program_Counter/Program_Counter.vhd" in Library work.
Architecture behavioral of Entity program_counter is up to date.
Compiling vhdl file "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/instructionMermory/InstructionMemory_p1.vhd" in Library work.
Architecture behavioral of Entity instructionmemory_p1 is up to date.
Compiling vhdl file "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/RegisterFile/RegisteFile.vhd" in Library work.
Architecture behavioral of Entity registefile is up to date.
Compiling vhdl file "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/Control_Unity/Control_Unity.vhd" in Library work.
Architecture behavioral of Entity control_unity is up to date.
Compiling vhdl file "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/SCU/SCU.vhd" in Library work.
Architecture behavioral of Entity scu is up to date.
Compiling vhdl file "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/MUX/MUX.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/ALU/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/Procesador_uno/Procesador_uno.vhd" in Library work.
Architecture behavioral of Entity procesador_uno is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Procesador_uno> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Adder_p1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Program_Counter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <InstructionMemory_p1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RegisteFile> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Control_Unity> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SCU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Procesador_uno> in library <work> (Architecture <behavioral>).
Entity <Procesador_uno> analyzed. Unit <Procesador_uno> generated.

Analyzing Entity <Adder_p1> in library <work> (Architecture <behavioral>).
Entity <Adder_p1> analyzed. Unit <Adder_p1> generated.

Analyzing Entity <Program_Counter> in library <work> (Architecture <behavioral>).
Entity <Program_Counter> analyzed. Unit <Program_Counter> generated.

Analyzing Entity <InstructionMemory_p1> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/instructionMermory/InstructionMemory_p1.vhd" line 36: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <instructions>
Entity <InstructionMemory_p1> analyzed. Unit <InstructionMemory_p1> generated.

Analyzing Entity <RegisteFile> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/RegisterFile/RegisteFile.vhd" line 30: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registros> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/RegisterFile/RegisteFile.vhd" line 32: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registros> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/RegisterFile/RegisteFile.vhd" line 33: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registros> may be accessed with an index that does not cover the full array size.
WARNING:Xst:819 - "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/RegisterFile/RegisteFile.vhd" line 22: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <registros>
Entity <RegisteFile> analyzed. Unit <RegisteFile> generated.

Analyzing Entity <Control_Unity> in library <work> (Architecture <behavioral>).
Entity <Control_Unity> analyzed. Unit <Control_Unity> generated.

Analyzing Entity <SCU> in library <work> (Architecture <behavioral>).
Entity <SCU> analyzed. Unit <SCU> generated.

Analyzing Entity <MUX> in library <work> (Architecture <behavioral>).
Entity <MUX> analyzed. Unit <MUX> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <registros<32>> in unit <RegisteFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<33>> in unit <RegisteFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<34>> in unit <RegisteFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<35>> in unit <RegisteFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<36>> in unit <RegisteFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<37>> in unit <RegisteFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<38>> in unit <RegisteFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<39>> in unit <RegisteFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Adder_p1>.
    Related source file is "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/Adder_p1/Adder_p1.vhd".
    Found 32-bit adder for signal <addout>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder_p1> synthesized.


Synthesizing Unit <Program_Counter>.
    Related source file is "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/Program_Counter/Program_Counter.vhd".
    Found 32-bit register for signal <addresout>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Program_Counter> synthesized.


Synthesizing Unit <InstructionMemory_p1>.
    Related source file is "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/instructionMermory/InstructionMemory_p1.vhd".
WARNING:Xst:647 - Input <pc<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 64x32-bit ROM for signal <$varindex0000> created at line 41.
    Summary:
	inferred   1 ROM(s).
Unit <InstructionMemory_p1> synthesized.


Synthesizing Unit <RegisteFile>.
    Related source file is "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/RegisterFile/RegisteFile.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <registros_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 32.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0001> created at line 33.
    Summary:
	inferred  64 Multiplexer(s).
Unit <RegisteFile> synthesized.


Synthesizing Unit <Control_Unity>.
    Related source file is "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/Control_Unity/Control_Unity.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <CU_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <Control_Unity> synthesized.


Synthesizing Unit <SCU>.
    Related source file is "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/SCU/SCU.vhd".
Unit <SCU> synthesized.


Synthesizing Unit <MUX>.
    Related source file is "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/MUX/MUX.vhd".
Unit <MUX> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/ALU/ALU.vhd".
    Found 32-bit addsub for signal <ALUout$addsub0000>.
    Found 32-bit xor2 for signal <ALUout$xor0000> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <Procesador_uno>.
    Related source file is "C:/Users/FAMILIA-ESCOBAR/Documents/Alejandro docs/1UTP/Arquitectura de computadores/Project1/Procesador_uno/Procesador_uno.vhd".
Unit <Procesador_uno> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 2
 32-bit register                                       : 2
# Latches                                              : 33
 32-bit latch                                          : 32
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <addresout_6> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_7> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_8> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_9> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_10> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_11> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_12> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_13> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_14> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_15> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_16> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_17> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_18> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_19> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_20> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_21> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_22> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_23> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_24> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_25> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_26> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_27> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_28> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_29> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_30> of sequential type is unconnected in block <Inst_Program_Counter>.
WARNING:Xst:2677 - Node <addresout_31> of sequential type is unconnected in block <Inst_Program_Counter>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Latches                                              : 33
 32-bit latch                                          : 32
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <CU_out_3> in Unit <Control_Unity> is equivalent to the following 2 FFs/Latches, which will be removed : <CU_out_4> <CU_out_5> 

Optimizing unit <Procesador_uno> ...

Optimizing unit <Program_Counter> ...

Optimizing unit <InstructionMemory_p1> ...

Optimizing unit <ALU> ...

Optimizing unit <RegisteFile> ...

Optimizing unit <Control_Unity> ...
WARNING:Xst:1293 - FF/Latch <Inst_RegisteFile/registros_22_0> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_1> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_2> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_3> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_4> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_5> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_6> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_7> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_8> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_9> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_10> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_11> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_12> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_13> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_14> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_15> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_16> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_17> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_18> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_19> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_20> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_21> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_22> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_23> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_24> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_25> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_26> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_27> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_28> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_29> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_30> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_22_31> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_0> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_1> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_2> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_3> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_4> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_5> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_6> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_7> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_8> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_9> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_10> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_11> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_12> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_13> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_14> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_15> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_16> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_17> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_18> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_19> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_20> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_21> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_22> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_23> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_24> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_25> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_26> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_27> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_28> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_29> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_30> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_23_31> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_0> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_1> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_2> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_3> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_4> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_5> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_6> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_7> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_8> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_9> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_10> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_11> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_12> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_13> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_14> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_15> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_16> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_17> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_18> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_19> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_20> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_21> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_22> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_23> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_24> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_25> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_26> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_27> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_28> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_29> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_30> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_15_31> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_0> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_1> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_2> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_3> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_4> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_5> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_6> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_7> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_8> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_9> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_10> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_11> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_12> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_13> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_14> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_15> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_16> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_17> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_18> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_19> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_20> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_21> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_22> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_23> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_24> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_25> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_26> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_27> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_28> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_29> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_30> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_21_31> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_0> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_1> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_2> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_3> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_4> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_5> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_6> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_7> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_8> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_9> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_10> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_11> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_12> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_13> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_14> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_15> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_16> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_17> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_18> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_19> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_20> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_21> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_22> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_23> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_24> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_25> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_26> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_27> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_28> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_29> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_30> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_28_31> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_0> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_1> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_2> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_3> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_4> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_5> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_6> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_7> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_8> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_9> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_10> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_11> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_12> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_13> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_14> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_15> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_16> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_17> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_18> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_19> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_20> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_21> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_22> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_23> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_24> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_25> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_26> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_27> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_28> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_29> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_30> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_29_31> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_0> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_1> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_2> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_3> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_4> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_5> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_6> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_7> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_8> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_9> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_10> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_11> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_12> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_13> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_14> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_15> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_16> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_17> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_18> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_19> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_20> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_21> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_22> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_23> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_24> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_25> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_26> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_27> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_28> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_29> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_30> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_30_31> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_0> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_1> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_2> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_3> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_4> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_5> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_6> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_7> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_8> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_9> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_10> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_11> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_12> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_13> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_14> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_15> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_16> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_17> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_18> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_19> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_20> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_21> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_22> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_23> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_24> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_25> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_26> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_27> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_28> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_29> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_30> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_31_31> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_0> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_1> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_2> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_3> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_4> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_5> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_6> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_7> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_8> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_9> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_10> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_11> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_12> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_13> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_14> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_15> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_16> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_17> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_18> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_19> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_20> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_21> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_22> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_23> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_24> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_25> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_26> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_27> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_28> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_29> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_30> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_13_31> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_0> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_1> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_2> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_3> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_4> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_5> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_6> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_7> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_8> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_9> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_10> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_11> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_12> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_13> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_14> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_15> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_16> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_17> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_18> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_19> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_20> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_21> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_22> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_23> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_24> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_25> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_26> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_27> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_28> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_29> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_30> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_5_31> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_0> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_1> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_2> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_3> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_4> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_5> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_6> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_7> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_8> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_9> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_10> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_11> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_12> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_13> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_14> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_15> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_16> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_17> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_18> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_19> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_20> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_21> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_22> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_23> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_24> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_25> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_26> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_27> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_28> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_29> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_30> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_12_31> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_0> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_1> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_2> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_3> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_4> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_5> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_6> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_7> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_8> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_9> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_10> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_11> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_12> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_13> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_14> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_15> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_16> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_17> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_18> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_19> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_20> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_21> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_22> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_23> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_24> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_25> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_26> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_27> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_28> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_29> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_30> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_4_31> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_0> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_1> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_2> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_3> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_4> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_5> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_6> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_7> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_8> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_9> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_10> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_11> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_12> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_13> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_14> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_15> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_16> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_17> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_18> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_19> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_20> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_21> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_22> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_23> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_24> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_25> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_26> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_27> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_28> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_29> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_30> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_20_31> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_0> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_1> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_2> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_3> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_4> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_5> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_6> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_7> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_8> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_9> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_10> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_11> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_12> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_13> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_14> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_15> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_16> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_17> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_18> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_19> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_20> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_21> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_22> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_23> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_24> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_25> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_26> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_27> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_28> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_29> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_30> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_7_31> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_0> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_1> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_2> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_3> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_4> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_5> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_6> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_7> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_8> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_9> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_10> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_11> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_12> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_13> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_14> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_15> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_16> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_17> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_18> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_19> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_20> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_21> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_22> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_23> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_24> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_25> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_26> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_27> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_28> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_29> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_30> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_14_31> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_0> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_1> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_2> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_3> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_4> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_5> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_6> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_7> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_8> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_9> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_10> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_11> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_12> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_13> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_14> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_15> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_16> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_17> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_18> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_19> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_20> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_21> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_22> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_23> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_24> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_25> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_26> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_27> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_28> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_29> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_30> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RegisteFile/registros_6_31> has a constant value of 0 in block <Procesador_uno>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_31> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_30> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_29> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_28> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_27> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_26> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_25> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_24> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_23> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_22> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_21> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_20> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_19> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_18> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_17> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_16> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_15> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_14> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_13> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_12> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_11> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_10> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_9> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_8> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_7> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Program_Counter/addresout_6> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_31> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_30> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_29> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_28> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_27> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_26> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_25> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_24> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_23> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_22> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_21> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_20> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_19> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_18> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_17> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_16> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_15> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_14> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_13> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_12> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_11> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_10> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_9> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_8> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_7> of sequential type is unconnected in block <Procesador_uno>.
WARNING:Xst:2677 - Node <Inst_Next_Program_Counter/addresout_6> of sequential type is unconnected in block <Procesador_uno>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Inst_Control_Unity/CU_out_3> in Unit <Procesador_uno> is equivalent to the following FF/Latch, which will be removed : <Inst_Control_Unity/CU_out_0> 
Found area constraint ratio of 100 (+ 5) on block Procesador_uno, actual ratio is 13.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Procesador_uno.ngr
Top Level Output File Name         : Procesador_uno
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 1310
#      BUF                         : 1
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 261
#      LUT2                        : 21
#      LUT3                        : 302
#      LUT3_L                      : 6
#      LUT4                        : 159
#      LUT4_D                      : 24
#      LUT4_L                      : 12
#      MUXCY                       : 36
#      MUXF5                       : 270
#      MUXF6                       : 128
#      MUXF7                       : 49
#      VCC                         : 1
#      XORCY                       : 38
# FlipFlops/Latches                : 527
#      FDC                         : 12
#      LD                          : 3
#      LDCE                        : 512
# Clock Buffers                    : 17
#      BUFG                        : 16
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      629  out of   4656    13%  
 Number of Slice Flip Flops:            527  out of   9312     5%  
 Number of 4 input LUTs:                786  out of   9312     8%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  
 Number of GCLKs:                        17  out of     24    70%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------+------------------------------------------+-------+
Clock Signal                                                                          | Clock buffer(FF name)                    | Load  |
--------------------------------------------------------------------------------------+------------------------------------------+-------+
clk                                                                                   | BUFGP                                    | 12    |
Inst_RegisteFile/registros_0_cmp_eq00001(Inst_RegisteFile/registros_0_cmp_eq00001:O)  | BUFG(*)(Inst_RegisteFile/registros_0_31) | 32    |
Inst_RegisteFile/registros_1_cmp_eq00001(Inst_RegisteFile/registros_1_cmp_eq00001:O)  | BUFG(*)(Inst_RegisteFile/registros_1_31) | 32    |
Inst_RegisteFile/registros_10_cmp_eq00001(Inst_RegisteFile/registros_10_cmp_eq00001:O)| BUFG(*)(Inst_RegisteFile/registros_10_31)| 32    |
Inst_RegisteFile/registros_2_cmp_eq00001(Inst_RegisteFile/registros_2_cmp_eq00001:O)  | BUFG(*)(Inst_RegisteFile/registros_2_31) | 32    |
Inst_RegisteFile/registros_11_cmp_eq00001(Inst_RegisteFile/registros_11_cmp_eq00001:O)| BUFG(*)(Inst_RegisteFile/registros_11_31)| 32    |
Inst_RegisteFile/registros_3_cmp_eq00001(Inst_RegisteFile/registros_3_cmp_eq00001:O)  | BUFG(*)(Inst_RegisteFile/registros_3_31) | 32    |
Inst_RegisteFile/registros_8_cmp_eq00001(Inst_RegisteFile/registros_8_cmp_eq00001:O)  | BUFG(*)(Inst_RegisteFile/registros_8_31) | 32    |
Inst_RegisteFile/registros_16_cmp_eq00001(Inst_RegisteFile/registros_16_cmp_eq00001:O)| BUFG(*)(Inst_RegisteFile/registros_16_31)| 32    |
Inst_RegisteFile/registros_9_cmp_eq00001(Inst_RegisteFile/registros_9_cmp_eq00001:O)  | BUFG(*)(Inst_RegisteFile/registros_9_31) | 32    |
Inst_RegisteFile/registros_17_cmp_eq00001(Inst_RegisteFile/registros_17_cmp_eq00001:O)| BUFG(*)(Inst_RegisteFile/registros_17_31)| 32    |
Inst_RegisteFile/registros_18_cmp_eq00001(Inst_RegisteFile/registros_18_cmp_eq00001:O)| BUFG(*)(Inst_RegisteFile/registros_18_31)| 32    |
Inst_RegisteFile/registros_24_cmp_eq00001(Inst_RegisteFile/registros_24_cmp_eq00001:O)| BUFG(*)(Inst_RegisteFile/registros_24_31)| 32    |
Inst_RegisteFile/registros_19_cmp_eq00001(Inst_RegisteFile/registros_19_cmp_eq00001:O)| BUFG(*)(Inst_RegisteFile/registros_19_31)| 32    |
Inst_RegisteFile/registros_25_cmp_eq00001(Inst_RegisteFile/registros_25_cmp_eq00001:O)| BUFG(*)(Inst_RegisteFile/registros_25_31)| 32    |
Inst_RegisteFile/registros_26_cmp_eq00001(Inst_RegisteFile/registros_26_cmp_eq00001:O)| BUFG(*)(Inst_RegisteFile/registros_26_31)| 32    |
Inst_RegisteFile/registros_27_cmp_eq00001(Inst_RegisteFile/registros_27_cmp_eq00001:O)| BUFG(*)(Inst_RegisteFile/registros_27_31)| 32    |
Inst_Control_Unity/CU_out_cmp_eq0000(Inst_InstructionMemory_p1/instructionout<31>:O)  | NONE(*)(Inst_Control_Unity/CU_out_3)     | 3     |
--------------------------------------------------------------------------------------+------------------------------------------+-------+
(*) These 17 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+---------------------------------------+-------+
Control Signal                     | Buffer(FF name)                       | Load  |
-----------------------------------+---------------------------------------+-------+
rst_IBUF_1(rst_IBUF_1:O)           | NONE(Inst_RegisteFile/registros_19_10)| 318   |
rst                                | IBUF                                  | 206   |
-----------------------------------+---------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.030ns (Maximum Frequency: 99.701MHz)
   Minimum input arrival time before clock: 14.008ns
   Maximum output required time after clock: 18.061ns
   Maximum combinational path delay: 18.023ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.670ns (frequency: 272.480MHz)
  Total number of paths / destination ports: 27 / 12
-------------------------------------------------------------------------
Delay:               3.670ns (Levels of Logic = 6)
  Source:            Inst_Next_Program_Counter/addresout_1 (FF)
  Destination:       Inst_Next_Program_Counter/addresout_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_Next_Program_Counter/addresout_1 to Inst_Next_Program_Counter/addresout_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  Inst_Next_Program_Counter/addresout_1 (Inst_Next_Program_Counter/addresout_1)
     LUT1:I0->O            1   0.704   0.000  Inst_Adder_p1/Madd_addout_cy<1>_rt (Inst_Adder_p1/Madd_addout_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Inst_Adder_p1/Madd_addout_cy<1> (Inst_Adder_p1/Madd_addout_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Adder_p1/Madd_addout_cy<2> (Inst_Adder_p1/Madd_addout_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Adder_p1/Madd_addout_cy<3> (Inst_Adder_p1/Madd_addout_cy<3>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Adder_p1/Madd_addout_cy<4> (Inst_Adder_p1/Madd_addout_cy<4>)
     XORCY:CI->O           1   0.804   0.000  Inst_Adder_p1/Madd_addout_xor<5> (outadd<5>)
     FDC:D                     0.308          Inst_Next_Program_Counter/addresout_5
    ----------------------------------------
    Total                      3.670ns (3.048ns logic, 0.622ns route)
                                       (83.1% logic, 16.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisteFile/registros_0_cmp_eq00001'
  Clock period: 10.013ns (frequency: 99.870MHz)
  Total number of paths / destination ports: 1647 / 32
-------------------------------------------------------------------------
Delay:               10.013ns (Levels of Logic = 39)
  Source:            Inst_RegisteFile/registros_0_0 (LATCH)
  Destination:       Inst_RegisteFile/registros_0_31 (LATCH)
  Source Clock:      Inst_RegisteFile/registros_0_cmp_eq00001 falling
  Destination Clock: Inst_RegisteFile/registros_0_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_0_0 to Inst_RegisteFile/registros_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisteFile/registros_0_0 (Inst_RegisteFile/registros_0_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_10 (Inst_RegisteFile/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_8_f5 (Inst_RegisteFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f6 (Inst_RegisteFile/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_0_31
    ----------------------------------------
    Total                     10.013ns (8.201ns logic, 1.812ns route)
                                       (81.9% logic, 18.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisteFile/registros_1_cmp_eq00001'
  Clock period: 10.013ns (frequency: 99.870MHz)
  Total number of paths / destination ports: 1647 / 32
-------------------------------------------------------------------------
Delay:               10.013ns (Levels of Logic = 39)
  Source:            Inst_RegisteFile/registros_1_0 (LATCH)
  Destination:       Inst_RegisteFile/registros_1_31 (LATCH)
  Source Clock:      Inst_RegisteFile/registros_1_cmp_eq00001 falling
  Destination Clock: Inst_RegisteFile/registros_1_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_1_0 to Inst_RegisteFile/registros_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisteFile/registros_1_0 (Inst_RegisteFile/registros_1_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_92 (Inst_RegisteFile/Mmux__varindex0001_92)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_7_f5_1 (Inst_RegisteFile/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f6 (Inst_RegisteFile/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_1_31
    ----------------------------------------
    Total                     10.013ns (8.201ns logic, 1.812ns route)
                                       (81.9% logic, 18.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisteFile/registros_10_cmp_eq00001'
  Clock period: 10.030ns (frequency: 99.701MHz)
  Total number of paths / destination ports: 590 / 32
-------------------------------------------------------------------------
Delay:               10.030ns (Levels of Logic = 39)
  Source:            Inst_RegisteFile/registros_10_0 (LATCH)
  Destination:       Inst_RegisteFile/registros_10_31 (LATCH)
  Source Clock:      Inst_RegisteFile/registros_10_cmp_eq00001 falling
  Destination Clock: Inst_RegisteFile/registros_10_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_10_0 to Inst_RegisteFile/registros_10_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_RegisteFile/registros_10_0 (Inst_RegisteFile/registros_10_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_91 (Inst_RegisteFile/Mmux__varindex0001_91)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_7_f5_0 (Inst_RegisteFile/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_10_31
    ----------------------------------------
    Total                     10.030ns (8.201ns logic, 1.829ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisteFile/registros_2_cmp_eq00001'
  Clock period: 10.013ns (frequency: 99.870MHz)
  Total number of paths / destination ports: 1647 / 32
-------------------------------------------------------------------------
Delay:               10.013ns (Levels of Logic = 39)
  Source:            Inst_RegisteFile/registros_2_0 (LATCH)
  Destination:       Inst_RegisteFile/registros_2_31 (LATCH)
  Source Clock:      Inst_RegisteFile/registros_2_cmp_eq00001 falling
  Destination Clock: Inst_RegisteFile/registros_2_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_2_0 to Inst_RegisteFile/registros_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisteFile/registros_2_0 (Inst_RegisteFile/registros_2_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_91 (Inst_RegisteFile/Mmux__varindex0001_91)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_7_f5_0 (Inst_RegisteFile/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_2_31
    ----------------------------------------
    Total                     10.013ns (8.201ns logic, 1.812ns route)
                                       (81.9% logic, 18.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisteFile/registros_11_cmp_eq00001'
  Clock period: 10.030ns (frequency: 99.701MHz)
  Total number of paths / destination ports: 590 / 32
-------------------------------------------------------------------------
Delay:               10.030ns (Levels of Logic = 39)
  Source:            Inst_RegisteFile/registros_11_0 (LATCH)
  Destination:       Inst_RegisteFile/registros_11_31 (LATCH)
  Source Clock:      Inst_RegisteFile/registros_11_cmp_eq00001 falling
  Destination Clock: Inst_RegisteFile/registros_11_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_11_0 to Inst_RegisteFile/registros_11_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_RegisteFile/registros_11_0 (Inst_RegisteFile/registros_11_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_83 (Inst_RegisteFile/Mmux__varindex0001_83)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f5_1 (Inst_RegisteFile/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_11_31
    ----------------------------------------
    Total                     10.030ns (8.201ns logic, 1.829ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisteFile/registros_3_cmp_eq00001'
  Clock period: 10.013ns (frequency: 99.870MHz)
  Total number of paths / destination ports: 1647 / 32
-------------------------------------------------------------------------
Delay:               10.013ns (Levels of Logic = 39)
  Source:            Inst_RegisteFile/registros_3_0 (LATCH)
  Destination:       Inst_RegisteFile/registros_3_31 (LATCH)
  Source Clock:      Inst_RegisteFile/registros_3_cmp_eq00001 falling
  Destination Clock: Inst_RegisteFile/registros_3_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_3_0 to Inst_RegisteFile/registros_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisteFile/registros_3_0 (Inst_RegisteFile/registros_3_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_83 (Inst_RegisteFile/Mmux__varindex0001_83)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f5_1 (Inst_RegisteFile/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_3_31
    ----------------------------------------
    Total                     10.013ns (8.201ns logic, 1.812ns route)
                                       (81.9% logic, 18.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisteFile/registros_8_cmp_eq00001'
  Clock period: 10.030ns (frequency: 99.701MHz)
  Total number of paths / destination ports: 590 / 32
-------------------------------------------------------------------------
Delay:               10.030ns (Levels of Logic = 39)
  Source:            Inst_RegisteFile/registros_8_0 (LATCH)
  Destination:       Inst_RegisteFile/registros_8_31 (LATCH)
  Source Clock:      Inst_RegisteFile/registros_8_cmp_eq00001 falling
  Destination Clock: Inst_RegisteFile/registros_8_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_8_0 to Inst_RegisteFile/registros_8_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_RegisteFile/registros_8_0 (Inst_RegisteFile/registros_8_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_10 (Inst_RegisteFile/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_8_f5 (Inst_RegisteFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f6 (Inst_RegisteFile/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_8_31
    ----------------------------------------
    Total                     10.030ns (8.201ns logic, 1.829ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisteFile/registros_16_cmp_eq00001'
  Clock period: 10.013ns (frequency: 99.870MHz)
  Total number of paths / destination ports: 1647 / 32
-------------------------------------------------------------------------
Delay:               10.013ns (Levels of Logic = 39)
  Source:            Inst_RegisteFile/registros_16_0 (LATCH)
  Destination:       Inst_RegisteFile/registros_16_31 (LATCH)
  Source Clock:      Inst_RegisteFile/registros_16_cmp_eq00001 falling
  Destination Clock: Inst_RegisteFile/registros_16_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_16_0 to Inst_RegisteFile/registros_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisteFile/registros_16_0 (Inst_RegisteFile/registros_16_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_93 (Inst_RegisteFile/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_8_f5 (Inst_RegisteFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f6 (Inst_RegisteFile/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_16_31
    ----------------------------------------
    Total                     10.013ns (8.201ns logic, 1.812ns route)
                                       (81.9% logic, 18.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisteFile/registros_9_cmp_eq00001'
  Clock period: 10.030ns (frequency: 99.701MHz)
  Total number of paths / destination ports: 590 / 32
-------------------------------------------------------------------------
Delay:               10.030ns (Levels of Logic = 39)
  Source:            Inst_RegisteFile/registros_9_0 (LATCH)
  Destination:       Inst_RegisteFile/registros_9_31 (LATCH)
  Source Clock:      Inst_RegisteFile/registros_9_cmp_eq00001 falling
  Destination Clock: Inst_RegisteFile/registros_9_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_9_0 to Inst_RegisteFile/registros_9_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_RegisteFile/registros_9_0 (Inst_RegisteFile/registros_9_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_92 (Inst_RegisteFile/Mmux__varindex0001_92)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_7_f5_1 (Inst_RegisteFile/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f6 (Inst_RegisteFile/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_9_31
    ----------------------------------------
    Total                     10.030ns (8.201ns logic, 1.829ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisteFile/registros_17_cmp_eq00001'
  Clock period: 10.013ns (frequency: 99.870MHz)
  Total number of paths / destination ports: 1647 / 32
-------------------------------------------------------------------------
Delay:               10.013ns (Levels of Logic = 39)
  Source:            Inst_RegisteFile/registros_17_0 (LATCH)
  Destination:       Inst_RegisteFile/registros_17_31 (LATCH)
  Source Clock:      Inst_RegisteFile/registros_17_cmp_eq00001 falling
  Destination Clock: Inst_RegisteFile/registros_17_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_17_0 to Inst_RegisteFile/registros_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisteFile/registros_17_0 (Inst_RegisteFile/registros_17_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_85 (Inst_RegisteFile/Mmux__varindex0001_85)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_7_f5_1 (Inst_RegisteFile/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f6 (Inst_RegisteFile/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_17_31
    ----------------------------------------
    Total                     10.013ns (8.201ns logic, 1.812ns route)
                                       (81.9% logic, 18.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisteFile/registros_18_cmp_eq00001'
  Clock period: 10.013ns (frequency: 99.870MHz)
  Total number of paths / destination ports: 1647 / 32
-------------------------------------------------------------------------
Delay:               10.013ns (Levels of Logic = 39)
  Source:            Inst_RegisteFile/registros_18_0 (LATCH)
  Destination:       Inst_RegisteFile/registros_18_31 (LATCH)
  Source Clock:      Inst_RegisteFile/registros_18_cmp_eq00001 falling
  Destination Clock: Inst_RegisteFile/registros_18_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_18_0 to Inst_RegisteFile/registros_18_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisteFile/registros_18_0 (Inst_RegisteFile/registros_18_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_84 (Inst_RegisteFile/Mmux__varindex0001_84)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_7_f5_0 (Inst_RegisteFile/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_18_31
    ----------------------------------------
    Total                     10.013ns (8.201ns logic, 1.812ns route)
                                       (81.9% logic, 18.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisteFile/registros_24_cmp_eq00001'
  Clock period: 10.030ns (frequency: 99.701MHz)
  Total number of paths / destination ports: 590 / 32
-------------------------------------------------------------------------
Delay:               10.030ns (Levels of Logic = 39)
  Source:            Inst_RegisteFile/registros_24_0 (LATCH)
  Destination:       Inst_RegisteFile/registros_24_31 (LATCH)
  Source Clock:      Inst_RegisteFile/registros_24_cmp_eq00001 falling
  Destination Clock: Inst_RegisteFile/registros_24_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_24_0 to Inst_RegisteFile/registros_24_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_RegisteFile/registros_24_0 (Inst_RegisteFile/registros_24_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_93 (Inst_RegisteFile/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_8_f5 (Inst_RegisteFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f6 (Inst_RegisteFile/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_24_31
    ----------------------------------------
    Total                     10.030ns (8.201ns logic, 1.829ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisteFile/registros_19_cmp_eq00001'
  Clock period: 10.013ns (frequency: 99.870MHz)
  Total number of paths / destination ports: 1647 / 32
-------------------------------------------------------------------------
Delay:               10.013ns (Levels of Logic = 39)
  Source:            Inst_RegisteFile/registros_19_0 (LATCH)
  Destination:       Inst_RegisteFile/registros_19_31 (LATCH)
  Source Clock:      Inst_RegisteFile/registros_19_cmp_eq00001 falling
  Destination Clock: Inst_RegisteFile/registros_19_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_19_0 to Inst_RegisteFile/registros_19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisteFile/registros_19_0 (Inst_RegisteFile/registros_19_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_73 (Inst_RegisteFile/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f5_1 (Inst_RegisteFile/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_19_31
    ----------------------------------------
    Total                     10.013ns (8.201ns logic, 1.812ns route)
                                       (81.9% logic, 18.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisteFile/registros_25_cmp_eq00001'
  Clock period: 10.030ns (frequency: 99.701MHz)
  Total number of paths / destination ports: 590 / 32
-------------------------------------------------------------------------
Delay:               10.030ns (Levels of Logic = 39)
  Source:            Inst_RegisteFile/registros_25_0 (LATCH)
  Destination:       Inst_RegisteFile/registros_25_31 (LATCH)
  Source Clock:      Inst_RegisteFile/registros_25_cmp_eq00001 falling
  Destination Clock: Inst_RegisteFile/registros_25_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_25_0 to Inst_RegisteFile/registros_25_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_RegisteFile/registros_25_0 (Inst_RegisteFile/registros_25_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_85 (Inst_RegisteFile/Mmux__varindex0001_85)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_7_f5_1 (Inst_RegisteFile/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f6 (Inst_RegisteFile/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_25_31
    ----------------------------------------
    Total                     10.030ns (8.201ns logic, 1.829ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisteFile/registros_26_cmp_eq00001'
  Clock period: 10.030ns (frequency: 99.701MHz)
  Total number of paths / destination ports: 590 / 32
-------------------------------------------------------------------------
Delay:               10.030ns (Levels of Logic = 39)
  Source:            Inst_RegisteFile/registros_26_0 (LATCH)
  Destination:       Inst_RegisteFile/registros_26_31 (LATCH)
  Source Clock:      Inst_RegisteFile/registros_26_cmp_eq00001 falling
  Destination Clock: Inst_RegisteFile/registros_26_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_26_0 to Inst_RegisteFile/registros_26_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_RegisteFile/registros_26_0 (Inst_RegisteFile/registros_26_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_84 (Inst_RegisteFile/Mmux__varindex0001_84)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_7_f5_0 (Inst_RegisteFile/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_26_31
    ----------------------------------------
    Total                     10.030ns (8.201ns logic, 1.829ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegisteFile/registros_27_cmp_eq00001'
  Clock period: 10.030ns (frequency: 99.701MHz)
  Total number of paths / destination ports: 590 / 32
-------------------------------------------------------------------------
Delay:               10.030ns (Levels of Logic = 39)
  Source:            Inst_RegisteFile/registros_27_0 (LATCH)
  Destination:       Inst_RegisteFile/registros_27_31 (LATCH)
  Source Clock:      Inst_RegisteFile/registros_27_cmp_eq00001 falling
  Destination Clock: Inst_RegisteFile/registros_27_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_27_0 to Inst_RegisteFile/registros_27_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_RegisteFile/registros_27_0 (Inst_RegisteFile/registros_27_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_73 (Inst_RegisteFile/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f5_1 (Inst_RegisteFile/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_27_31
    ----------------------------------------
    Total                     10.030ns (8.201ns logic, 1.829ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisteFile/registros_0_cmp_eq00001'
  Total number of paths / destination ports: 19503 / 64
-------------------------------------------------------------------------
Offset:              14.008ns (Levels of Logic = 40)
  Source:            rst (PAD)
  Destination:       Inst_RegisteFile/registros_0_31 (LATCH)
  Destination Clock: Inst_RegisteFile/registros_0_cmp_eq00001 falling

  Data Path: rst to Inst_RegisteFile/registros_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           328   1.218   1.360  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.704   0.591  Inst_InstructionMemory_p1/instructionout<31>_SW1 (N103)
     LUT4:I3->O           65   0.704   1.273  Inst_InstructionMemory_p1/instructionout<0> (imout<0>)
     MUXF6:S->O            1   0.850   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_0_31
    ----------------------------------------
    Total                     14.008ns (9.455ns logic, 4.553ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisteFile/registros_1_cmp_eq00001'
  Total number of paths / destination ports: 19503 / 64
-------------------------------------------------------------------------
Offset:              14.008ns (Levels of Logic = 40)
  Source:            rst (PAD)
  Destination:       Inst_RegisteFile/registros_1_31 (LATCH)
  Destination Clock: Inst_RegisteFile/registros_1_cmp_eq00001 falling

  Data Path: rst to Inst_RegisteFile/registros_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           328   1.218   1.360  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.704   0.591  Inst_InstructionMemory_p1/instructionout<31>_SW1 (N103)
     LUT4:I3->O           65   0.704   1.273  Inst_InstructionMemory_p1/instructionout<0> (imout<0>)
     MUXF6:S->O            1   0.850   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_1_31
    ----------------------------------------
    Total                     14.008ns (9.455ns logic, 4.553ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisteFile/registros_10_cmp_eq00001'
  Total number of paths / destination ports: 19503 / 64
-------------------------------------------------------------------------
Offset:              14.008ns (Levels of Logic = 40)
  Source:            rst (PAD)
  Destination:       Inst_RegisteFile/registros_10_31 (LATCH)
  Destination Clock: Inst_RegisteFile/registros_10_cmp_eq00001 falling

  Data Path: rst to Inst_RegisteFile/registros_10_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           328   1.218   1.360  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.704   0.591  Inst_InstructionMemory_p1/instructionout<31>_SW1 (N103)
     LUT4:I3->O           65   0.704   1.273  Inst_InstructionMemory_p1/instructionout<0> (imout<0>)
     MUXF6:S->O            1   0.850   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_10_31
    ----------------------------------------
    Total                     14.008ns (9.455ns logic, 4.553ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisteFile/registros_2_cmp_eq00001'
  Total number of paths / destination ports: 19503 / 64
-------------------------------------------------------------------------
Offset:              14.008ns (Levels of Logic = 40)
  Source:            rst (PAD)
  Destination:       Inst_RegisteFile/registros_2_31 (LATCH)
  Destination Clock: Inst_RegisteFile/registros_2_cmp_eq00001 falling

  Data Path: rst to Inst_RegisteFile/registros_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           328   1.218   1.360  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.704   0.591  Inst_InstructionMemory_p1/instructionout<31>_SW1 (N103)
     LUT4:I3->O           65   0.704   1.273  Inst_InstructionMemory_p1/instructionout<0> (imout<0>)
     MUXF6:S->O            1   0.850   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_2_31
    ----------------------------------------
    Total                     14.008ns (9.455ns logic, 4.553ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisteFile/registros_11_cmp_eq00001'
  Total number of paths / destination ports: 19503 / 64
-------------------------------------------------------------------------
Offset:              14.008ns (Levels of Logic = 40)
  Source:            rst (PAD)
  Destination:       Inst_RegisteFile/registros_11_31 (LATCH)
  Destination Clock: Inst_RegisteFile/registros_11_cmp_eq00001 falling

  Data Path: rst to Inst_RegisteFile/registros_11_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           328   1.218   1.360  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.704   0.591  Inst_InstructionMemory_p1/instructionout<31>_SW1 (N103)
     LUT4:I3->O           65   0.704   1.273  Inst_InstructionMemory_p1/instructionout<0> (imout<0>)
     MUXF6:S->O            1   0.850   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_11_31
    ----------------------------------------
    Total                     14.008ns (9.455ns logic, 4.553ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisteFile/registros_3_cmp_eq00001'
  Total number of paths / destination ports: 19503 / 64
-------------------------------------------------------------------------
Offset:              14.008ns (Levels of Logic = 40)
  Source:            rst (PAD)
  Destination:       Inst_RegisteFile/registros_3_31 (LATCH)
  Destination Clock: Inst_RegisteFile/registros_3_cmp_eq00001 falling

  Data Path: rst to Inst_RegisteFile/registros_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           328   1.218   1.360  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.704   0.591  Inst_InstructionMemory_p1/instructionout<31>_SW1 (N103)
     LUT4:I3->O           65   0.704   1.273  Inst_InstructionMemory_p1/instructionout<0> (imout<0>)
     MUXF6:S->O            1   0.850   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_3_31
    ----------------------------------------
    Total                     14.008ns (9.455ns logic, 4.553ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisteFile/registros_8_cmp_eq00001'
  Total number of paths / destination ports: 19503 / 64
-------------------------------------------------------------------------
Offset:              14.008ns (Levels of Logic = 40)
  Source:            rst (PAD)
  Destination:       Inst_RegisteFile/registros_8_31 (LATCH)
  Destination Clock: Inst_RegisteFile/registros_8_cmp_eq00001 falling

  Data Path: rst to Inst_RegisteFile/registros_8_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           328   1.218   1.360  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.704   0.591  Inst_InstructionMemory_p1/instructionout<31>_SW1 (N103)
     LUT4:I3->O           65   0.704   1.273  Inst_InstructionMemory_p1/instructionout<0> (imout<0>)
     MUXF6:S->O            1   0.850   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_8_31
    ----------------------------------------
    Total                     14.008ns (9.455ns logic, 4.553ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisteFile/registros_16_cmp_eq00001'
  Total number of paths / destination ports: 19503 / 64
-------------------------------------------------------------------------
Offset:              14.008ns (Levels of Logic = 40)
  Source:            rst (PAD)
  Destination:       Inst_RegisteFile/registros_16_31 (LATCH)
  Destination Clock: Inst_RegisteFile/registros_16_cmp_eq00001 falling

  Data Path: rst to Inst_RegisteFile/registros_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           328   1.218   1.360  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.704   0.591  Inst_InstructionMemory_p1/instructionout<31>_SW1 (N103)
     LUT4:I3->O           65   0.704   1.273  Inst_InstructionMemory_p1/instructionout<0> (imout<0>)
     MUXF6:S->O            1   0.850   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_16_31
    ----------------------------------------
    Total                     14.008ns (9.455ns logic, 4.553ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisteFile/registros_9_cmp_eq00001'
  Total number of paths / destination ports: 19503 / 64
-------------------------------------------------------------------------
Offset:              14.008ns (Levels of Logic = 40)
  Source:            rst (PAD)
  Destination:       Inst_RegisteFile/registros_9_31 (LATCH)
  Destination Clock: Inst_RegisteFile/registros_9_cmp_eq00001 falling

  Data Path: rst to Inst_RegisteFile/registros_9_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           328   1.218   1.360  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.704   0.591  Inst_InstructionMemory_p1/instructionout<31>_SW1 (N103)
     LUT4:I3->O           65   0.704   1.273  Inst_InstructionMemory_p1/instructionout<0> (imout<0>)
     MUXF6:S->O            1   0.850   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_9_31
    ----------------------------------------
    Total                     14.008ns (9.455ns logic, 4.553ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisteFile/registros_17_cmp_eq00001'
  Total number of paths / destination ports: 19503 / 64
-------------------------------------------------------------------------
Offset:              14.008ns (Levels of Logic = 40)
  Source:            rst (PAD)
  Destination:       Inst_RegisteFile/registros_17_31 (LATCH)
  Destination Clock: Inst_RegisteFile/registros_17_cmp_eq00001 falling

  Data Path: rst to Inst_RegisteFile/registros_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           328   1.218   1.360  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.704   0.591  Inst_InstructionMemory_p1/instructionout<31>_SW1 (N103)
     LUT4:I3->O           65   0.704   1.273  Inst_InstructionMemory_p1/instructionout<0> (imout<0>)
     MUXF6:S->O            1   0.850   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_17_31
    ----------------------------------------
    Total                     14.008ns (9.455ns logic, 4.553ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisteFile/registros_18_cmp_eq00001'
  Total number of paths / destination ports: 19503 / 64
-------------------------------------------------------------------------
Offset:              14.008ns (Levels of Logic = 40)
  Source:            rst (PAD)
  Destination:       Inst_RegisteFile/registros_18_31 (LATCH)
  Destination Clock: Inst_RegisteFile/registros_18_cmp_eq00001 falling

  Data Path: rst to Inst_RegisteFile/registros_18_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           328   1.218   1.360  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.704   0.591  Inst_InstructionMemory_p1/instructionout<31>_SW1 (N103)
     LUT4:I3->O           65   0.704   1.273  Inst_InstructionMemory_p1/instructionout<0> (imout<0>)
     MUXF6:S->O            1   0.850   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_18_31
    ----------------------------------------
    Total                     14.008ns (9.455ns logic, 4.553ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisteFile/registros_24_cmp_eq00001'
  Total number of paths / destination ports: 19503 / 64
-------------------------------------------------------------------------
Offset:              14.008ns (Levels of Logic = 40)
  Source:            rst (PAD)
  Destination:       Inst_RegisteFile/registros_24_31 (LATCH)
  Destination Clock: Inst_RegisteFile/registros_24_cmp_eq00001 falling

  Data Path: rst to Inst_RegisteFile/registros_24_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           328   1.218   1.360  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.704   0.591  Inst_InstructionMemory_p1/instructionout<31>_SW1 (N103)
     LUT4:I3->O           65   0.704   1.273  Inst_InstructionMemory_p1/instructionout<0> (imout<0>)
     MUXF6:S->O            1   0.850   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_24_31
    ----------------------------------------
    Total                     14.008ns (9.455ns logic, 4.553ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisteFile/registros_19_cmp_eq00001'
  Total number of paths / destination ports: 19503 / 64
-------------------------------------------------------------------------
Offset:              14.008ns (Levels of Logic = 40)
  Source:            rst (PAD)
  Destination:       Inst_RegisteFile/registros_19_31 (LATCH)
  Destination Clock: Inst_RegisteFile/registros_19_cmp_eq00001 falling

  Data Path: rst to Inst_RegisteFile/registros_19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           328   1.218   1.360  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.704   0.591  Inst_InstructionMemory_p1/instructionout<31>_SW1 (N103)
     LUT4:I3->O           65   0.704   1.273  Inst_InstructionMemory_p1/instructionout<0> (imout<0>)
     MUXF6:S->O            1   0.850   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_19_31
    ----------------------------------------
    Total                     14.008ns (9.455ns logic, 4.553ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisteFile/registros_25_cmp_eq00001'
  Total number of paths / destination ports: 19503 / 64
-------------------------------------------------------------------------
Offset:              14.008ns (Levels of Logic = 40)
  Source:            rst (PAD)
  Destination:       Inst_RegisteFile/registros_25_31 (LATCH)
  Destination Clock: Inst_RegisteFile/registros_25_cmp_eq00001 falling

  Data Path: rst to Inst_RegisteFile/registros_25_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           328   1.218   1.360  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.704   0.591  Inst_InstructionMemory_p1/instructionout<31>_SW1 (N103)
     LUT4:I3->O           65   0.704   1.273  Inst_InstructionMemory_p1/instructionout<0> (imout<0>)
     MUXF6:S->O            1   0.850   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_25_31
    ----------------------------------------
    Total                     14.008ns (9.455ns logic, 4.553ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisteFile/registros_26_cmp_eq00001'
  Total number of paths / destination ports: 19503 / 64
-------------------------------------------------------------------------
Offset:              14.008ns (Levels of Logic = 40)
  Source:            rst (PAD)
  Destination:       Inst_RegisteFile/registros_26_31 (LATCH)
  Destination Clock: Inst_RegisteFile/registros_26_cmp_eq00001 falling

  Data Path: rst to Inst_RegisteFile/registros_26_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           328   1.218   1.360  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.704   0.591  Inst_InstructionMemory_p1/instructionout<31>_SW1 (N103)
     LUT4:I3->O           65   0.704   1.273  Inst_InstructionMemory_p1/instructionout<0> (imout<0>)
     MUXF6:S->O            1   0.850   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_26_31
    ----------------------------------------
    Total                     14.008ns (9.455ns logic, 4.553ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegisteFile/registros_27_cmp_eq00001'
  Total number of paths / destination ports: 19503 / 64
-------------------------------------------------------------------------
Offset:              14.008ns (Levels of Logic = 40)
  Source:            rst (PAD)
  Destination:       Inst_RegisteFile/registros_27_31 (LATCH)
  Destination Clock: Inst_RegisteFile/registros_27_cmp_eq00001 falling

  Data Path: rst to Inst_RegisteFile/registros_27_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           328   1.218   1.360  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.704   0.591  Inst_InstructionMemory_p1/instructionout<31>_SW1 (N103)
     LUT4:I3->O           65   0.704   1.273  Inst_InstructionMemory_p1/instructionout<0> (imout<0>)
     MUXF6:S->O            1   0.850   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   0.000  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     LDCE:D                    0.308          Inst_RegisteFile/registros_27_31
    ----------------------------------------
    Total                     14.008ns (9.455ns logic, 4.553ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Control_Unity/CU_out_cmp_eq0000'
  Total number of paths / destination ports: 5 / 3
-------------------------------------------------------------------------
Offset:              6.933ns (Levels of Logic = 4)
  Source:            rst (PAD)
  Destination:       Inst_Control_Unity/CU_out_1 (LATCH)
  Destination Clock: Inst_Control_Unity/CU_out_cmp_eq0000 falling

  Data Path: rst to Inst_Control_Unity/CU_out_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           328   1.218   1.360  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.704   0.591  Inst_InstructionMemory_p1/instructionout<31>_SW1 (N103)
     LUT4:I3->O           41   0.704   1.344  Inst_InstructionMemory_p1/instructionout<13>1 (imout<13>)
     LUT2:I1->O            1   0.704   0.000  Inst_Control_Unity/CU_out_mux0001<4>1 (Inst_Control_Unity/CU_out_mux0001<4>)
     LD:D                      0.308          Inst_Control_Unity/CU_out_1
    ----------------------------------------
    Total                      6.933ns (3.638ns logic, 3.295ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Control_Unity/CU_out_cmp_eq0000'
  Total number of paths / destination ports: 2500 / 32
-------------------------------------------------------------------------
Offset:              14.610ns (Levels of Logic = 34)
  Source:            Inst_Control_Unity/CU_out_3 (LATCH)
  Destination:       ALUout<31> (PAD)
  Source Clock:      Inst_Control_Unity/CU_out_cmp_eq0000 falling

  Data Path: Inst_Control_Unity/CU_out_3 to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              73   0.676   1.450  Inst_Control_Unity/CU_out_3 (Inst_Control_Unity/CU_out_3)
     LUT3:I0->O           33   0.704   1.298  Inst_ALU/ALUout_mux000021 (Inst_ALU/ALUout_mux0000)
     LUT3:I2->O            4   0.704   0.762  Inst_MUX/MUXout<3>1_SW0 (N24)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<3> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<3>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   1.051  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     OBUF:I->O                 3.272          ALUout_31_OBUF (ALUout<31>)
    ----------------------------------------
    Total                     14.610ns (9.625ns logic, 4.985ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisteFile/registros_0_cmp_eq00001'
  Total number of paths / destination ports: 1647 / 32
-------------------------------------------------------------------------
Offset:              14.028ns (Levels of Logic = 40)
  Source:            Inst_RegisteFile/registros_0_0 (LATCH)
  Destination:       ALUout<31> (PAD)
  Source Clock:      Inst_RegisteFile/registros_0_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_0_0 to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisteFile/registros_0_0 (Inst_RegisteFile/registros_0_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_10 (Inst_RegisteFile/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_8_f5 (Inst_RegisteFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f6 (Inst_RegisteFile/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   1.051  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     OBUF:I->O                 3.272          ALUout_31_OBUF (ALUout<31>)
    ----------------------------------------
    Total                     14.028ns (11.165ns logic, 2.863ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisteFile/registros_16_cmp_eq00001'
  Total number of paths / destination ports: 1647 / 32
-------------------------------------------------------------------------
Offset:              14.028ns (Levels of Logic = 40)
  Source:            Inst_RegisteFile/registros_16_0 (LATCH)
  Destination:       ALUout<31> (PAD)
  Source Clock:      Inst_RegisteFile/registros_16_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_16_0 to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisteFile/registros_16_0 (Inst_RegisteFile/registros_16_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_93 (Inst_RegisteFile/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_8_f5 (Inst_RegisteFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f6 (Inst_RegisteFile/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   1.051  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     OBUF:I->O                 3.272          ALUout_31_OBUF (ALUout<31>)
    ----------------------------------------
    Total                     14.028ns (11.165ns logic, 2.863ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 110742 / 32
-------------------------------------------------------------------------
Offset:              18.061ns (Levels of Logic = 42)
  Source:            Inst_Program_Counter/addresout_5 (FF)
  Destination:       ALUout<31> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_Program_Counter/addresout_5 to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.591   0.883  Inst_Program_Counter/addresout_5 (Inst_Program_Counter/addresout_5)
     LUT2:I0->O            8   0.704   0.792  Inst_InstructionMemory_p1/Mrom__varindex0000121111 (Inst_InstructionMemory_p1/N21)
     LUT4:I2->O          286   0.704   1.517  Inst_InstructionMemory_p1/instructionout<10>11 (imout<10>)
     LUT3:I0->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_73 (Inst_RegisteFile/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f5_1 (Inst_RegisteFile/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   1.051  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     OBUF:I->O                 3.272          ALUout_31_OBUF (ALUout<31>)
    ----------------------------------------
    Total                     18.061ns (12.488ns logic, 5.573ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisteFile/registros_1_cmp_eq00001'
  Total number of paths / destination ports: 1647 / 32
-------------------------------------------------------------------------
Offset:              14.028ns (Levels of Logic = 40)
  Source:            Inst_RegisteFile/registros_1_0 (LATCH)
  Destination:       ALUout<31> (PAD)
  Source Clock:      Inst_RegisteFile/registros_1_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_1_0 to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisteFile/registros_1_0 (Inst_RegisteFile/registros_1_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_92 (Inst_RegisteFile/Mmux__varindex0001_92)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_7_f5_1 (Inst_RegisteFile/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f6 (Inst_RegisteFile/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   1.051  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     OBUF:I->O                 3.272          ALUout_31_OBUF (ALUout<31>)
    ----------------------------------------
    Total                     14.028ns (11.165ns logic, 2.863ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisteFile/registros_17_cmp_eq00001'
  Total number of paths / destination ports: 1647 / 32
-------------------------------------------------------------------------
Offset:              14.028ns (Levels of Logic = 40)
  Source:            Inst_RegisteFile/registros_17_0 (LATCH)
  Destination:       ALUout<31> (PAD)
  Source Clock:      Inst_RegisteFile/registros_17_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_17_0 to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisteFile/registros_17_0 (Inst_RegisteFile/registros_17_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_85 (Inst_RegisteFile/Mmux__varindex0001_85)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_7_f5_1 (Inst_RegisteFile/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f6 (Inst_RegisteFile/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   1.051  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     OBUF:I->O                 3.272          ALUout_31_OBUF (ALUout<31>)
    ----------------------------------------
    Total                     14.028ns (11.165ns logic, 2.863ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisteFile/registros_2_cmp_eq00001'
  Total number of paths / destination ports: 1647 / 32
-------------------------------------------------------------------------
Offset:              14.028ns (Levels of Logic = 40)
  Source:            Inst_RegisteFile/registros_2_0 (LATCH)
  Destination:       ALUout<31> (PAD)
  Source Clock:      Inst_RegisteFile/registros_2_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_2_0 to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisteFile/registros_2_0 (Inst_RegisteFile/registros_2_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_91 (Inst_RegisteFile/Mmux__varindex0001_91)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_7_f5_0 (Inst_RegisteFile/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   1.051  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     OBUF:I->O                 3.272          ALUout_31_OBUF (ALUout<31>)
    ----------------------------------------
    Total                     14.028ns (11.165ns logic, 2.863ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisteFile/registros_18_cmp_eq00001'
  Total number of paths / destination ports: 1647 / 32
-------------------------------------------------------------------------
Offset:              14.028ns (Levels of Logic = 40)
  Source:            Inst_RegisteFile/registros_18_0 (LATCH)
  Destination:       ALUout<31> (PAD)
  Source Clock:      Inst_RegisteFile/registros_18_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_18_0 to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisteFile/registros_18_0 (Inst_RegisteFile/registros_18_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_84 (Inst_RegisteFile/Mmux__varindex0001_84)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_7_f5_0 (Inst_RegisteFile/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   1.051  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     OBUF:I->O                 3.272          ALUout_31_OBUF (ALUout<31>)
    ----------------------------------------
    Total                     14.028ns (11.165ns logic, 2.863ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisteFile/registros_3_cmp_eq00001'
  Total number of paths / destination ports: 1647 / 32
-------------------------------------------------------------------------
Offset:              14.028ns (Levels of Logic = 40)
  Source:            Inst_RegisteFile/registros_3_0 (LATCH)
  Destination:       ALUout<31> (PAD)
  Source Clock:      Inst_RegisteFile/registros_3_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_3_0 to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisteFile/registros_3_0 (Inst_RegisteFile/registros_3_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_83 (Inst_RegisteFile/Mmux__varindex0001_83)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f5_1 (Inst_RegisteFile/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   1.051  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     OBUF:I->O                 3.272          ALUout_31_OBUF (ALUout<31>)
    ----------------------------------------
    Total                     14.028ns (11.165ns logic, 2.863ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisteFile/registros_19_cmp_eq00001'
  Total number of paths / destination ports: 1647 / 32
-------------------------------------------------------------------------
Offset:              14.028ns (Levels of Logic = 40)
  Source:            Inst_RegisteFile/registros_19_0 (LATCH)
  Destination:       ALUout<31> (PAD)
  Source Clock:      Inst_RegisteFile/registros_19_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_19_0 to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RegisteFile/registros_19_0 (Inst_RegisteFile/registros_19_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_73 (Inst_RegisteFile/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f5_1 (Inst_RegisteFile/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   1.051  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     OBUF:I->O                 3.272          ALUout_31_OBUF (ALUout<31>)
    ----------------------------------------
    Total                     14.028ns (11.165ns logic, 2.863ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisteFile/registros_8_cmp_eq00001'
  Total number of paths / destination ports: 590 / 32
-------------------------------------------------------------------------
Offset:              14.045ns (Levels of Logic = 40)
  Source:            Inst_RegisteFile/registros_8_0 (LATCH)
  Destination:       ALUout<31> (PAD)
  Source Clock:      Inst_RegisteFile/registros_8_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_8_0 to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_RegisteFile/registros_8_0 (Inst_RegisteFile/registros_8_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_10 (Inst_RegisteFile/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_8_f5 (Inst_RegisteFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f6 (Inst_RegisteFile/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   1.051  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     OBUF:I->O                 3.272          ALUout_31_OBUF (ALUout<31>)
    ----------------------------------------
    Total                     14.045ns (11.165ns logic, 2.880ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisteFile/registros_24_cmp_eq00001'
  Total number of paths / destination ports: 590 / 32
-------------------------------------------------------------------------
Offset:              14.045ns (Levels of Logic = 40)
  Source:            Inst_RegisteFile/registros_24_0 (LATCH)
  Destination:       ALUout<31> (PAD)
  Source Clock:      Inst_RegisteFile/registros_24_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_24_0 to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_RegisteFile/registros_24_0 (Inst_RegisteFile/registros_24_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_93 (Inst_RegisteFile/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_8_f5 (Inst_RegisteFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f6 (Inst_RegisteFile/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   1.051  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     OBUF:I->O                 3.272          ALUout_31_OBUF (ALUout<31>)
    ----------------------------------------
    Total                     14.045ns (11.165ns logic, 2.880ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisteFile/registros_9_cmp_eq00001'
  Total number of paths / destination ports: 590 / 32
-------------------------------------------------------------------------
Offset:              14.045ns (Levels of Logic = 40)
  Source:            Inst_RegisteFile/registros_9_0 (LATCH)
  Destination:       ALUout<31> (PAD)
  Source Clock:      Inst_RegisteFile/registros_9_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_9_0 to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_RegisteFile/registros_9_0 (Inst_RegisteFile/registros_9_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_92 (Inst_RegisteFile/Mmux__varindex0001_92)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_7_f5_1 (Inst_RegisteFile/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f6 (Inst_RegisteFile/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   1.051  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     OBUF:I->O                 3.272          ALUout_31_OBUF (ALUout<31>)
    ----------------------------------------
    Total                     14.045ns (11.165ns logic, 2.880ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisteFile/registros_25_cmp_eq00001'
  Total number of paths / destination ports: 590 / 32
-------------------------------------------------------------------------
Offset:              14.045ns (Levels of Logic = 40)
  Source:            Inst_RegisteFile/registros_25_0 (LATCH)
  Destination:       ALUout<31> (PAD)
  Source Clock:      Inst_RegisteFile/registros_25_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_25_0 to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_RegisteFile/registros_25_0 (Inst_RegisteFile/registros_25_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_85 (Inst_RegisteFile/Mmux__varindex0001_85)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_7_f5_1 (Inst_RegisteFile/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f6 (Inst_RegisteFile/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   1.051  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     OBUF:I->O                 3.272          ALUout_31_OBUF (ALUout<31>)
    ----------------------------------------
    Total                     14.045ns (11.165ns logic, 2.880ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisteFile/registros_10_cmp_eq00001'
  Total number of paths / destination ports: 590 / 32
-------------------------------------------------------------------------
Offset:              14.045ns (Levels of Logic = 40)
  Source:            Inst_RegisteFile/registros_10_0 (LATCH)
  Destination:       ALUout<31> (PAD)
  Source Clock:      Inst_RegisteFile/registros_10_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_10_0 to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_RegisteFile/registros_10_0 (Inst_RegisteFile/registros_10_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_91 (Inst_RegisteFile/Mmux__varindex0001_91)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_7_f5_0 (Inst_RegisteFile/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   1.051  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     OBUF:I->O                 3.272          ALUout_31_OBUF (ALUout<31>)
    ----------------------------------------
    Total                     14.045ns (11.165ns logic, 2.880ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisteFile/registros_26_cmp_eq00001'
  Total number of paths / destination ports: 590 / 32
-------------------------------------------------------------------------
Offset:              14.045ns (Levels of Logic = 40)
  Source:            Inst_RegisteFile/registros_26_0 (LATCH)
  Destination:       ALUout<31> (PAD)
  Source Clock:      Inst_RegisteFile/registros_26_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_26_0 to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_RegisteFile/registros_26_0 (Inst_RegisteFile/registros_26_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_84 (Inst_RegisteFile/Mmux__varindex0001_84)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_7_f5_0 (Inst_RegisteFile/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   1.051  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     OBUF:I->O                 3.272          ALUout_31_OBUF (ALUout<31>)
    ----------------------------------------
    Total                     14.045ns (11.165ns logic, 2.880ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisteFile/registros_11_cmp_eq00001'
  Total number of paths / destination ports: 590 / 32
-------------------------------------------------------------------------
Offset:              14.045ns (Levels of Logic = 40)
  Source:            Inst_RegisteFile/registros_11_0 (LATCH)
  Destination:       ALUout<31> (PAD)
  Source Clock:      Inst_RegisteFile/registros_11_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_11_0 to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_RegisteFile/registros_11_0 (Inst_RegisteFile/registros_11_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_83 (Inst_RegisteFile/Mmux__varindex0001_83)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f5_1 (Inst_RegisteFile/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   1.051  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     OBUF:I->O                 3.272          ALUout_31_OBUF (ALUout<31>)
    ----------------------------------------
    Total                     14.045ns (11.165ns logic, 2.880ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegisteFile/registros_27_cmp_eq00001'
  Total number of paths / destination ports: 590 / 32
-------------------------------------------------------------------------
Offset:              14.045ns (Levels of Logic = 40)
  Source:            Inst_RegisteFile/registros_27_0 (LATCH)
  Destination:       ALUout<31> (PAD)
  Source Clock:      Inst_RegisteFile/registros_27_cmp_eq00001 falling

  Data Path: Inst_RegisteFile/registros_27_0 to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_RegisteFile/registros_27_0 (Inst_RegisteFile/registros_27_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegisteFile/Mmux__varindex0001_73 (Inst_RegisteFile/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.321   0.000  Inst_RegisteFile/Mmux__varindex0001_6_f5_1 (Inst_RegisteFile/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   1.051  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     OBUF:I->O                 3.272          ALUout_31_OBUF (ALUout<31>)
    ----------------------------------------
    Total                     14.045ns (11.165ns logic, 2.880ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 19407 / 32
-------------------------------------------------------------------------
Delay:               18.023ns (Levels of Logic = 41)
  Source:            rst (PAD)
  Destination:       ALUout<31> (PAD)

  Data Path: rst to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           328   1.218   1.360  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.704   0.591  Inst_InstructionMemory_p1/instructionout<31>_SW1 (N103)
     LUT4:I3->O           65   0.704   1.273  Inst_InstructionMemory_p1/instructionout<0> (imout<0>)
     MUXF6:S->O            1   0.850   0.000  Inst_RegisteFile/Mmux__varindex0001_5_f6_0 (Inst_RegisteFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegisteFile/Mmux__varindex0001_4_f7 (Inst_RegisteFile/Mmux__varindex0001_4_f7)
     LUT4_D:I3->O          2   0.704   0.482  Inst_MUX/MUXout<0>1 (outMUX<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_lut<0> (Inst_ALU/Maddsub_ALUout_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<0> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<1> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<2> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<3> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<4> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<5> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<6> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<7> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<8> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<9> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<10> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<11> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<12> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<13> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<14> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<15> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<16> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<17> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<18> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<19> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<20> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<21> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<22> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<23> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<24> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<25> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<26> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<27> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<28> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<29> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALUout_addsub0000_cy<30> (Inst_ALU/Maddsub_ALUout_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALUout_addsub0000_xor<31> (Inst_ALU/ALUout_addsub0000<31>)
     LUT4:I3->O           17   0.704   1.051  Inst_ALU/ALUout<31>62 (ALUout_31_OBUF)
     OBUF:I->O                 3.272          ALUout_31_OBUF (ALUout<31>)
    ----------------------------------------
    Total                     18.023ns (12.419ns logic, 5.604ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 33.44 secs
 
--> 

Total memory usage is 484128 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  630 (   0 filtered)
Number of infos    :   15 (   0 filtered)

