

================================================================
== Synthesis Summary Report of 'histogram'
================================================================
+ General Information: 
    * Date:           Sun Mar 27 23:39:44 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        hls_Histogram
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |       Modules      |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |        |    |           |           |     |
    |       & Loops      |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF    |    LUT    | URAM|
    +--------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |+ histogram         |  Timing|  -0.00|    15371|  1.537e+05|         -|    15372|     -|        no|  4 (1%)|   -|  1077 (1%)|  1266 (2%)|    -|
    | o VITIS_LOOP_41_1  |      II|   7.30|    15369|  1.537e+05|        25|       15|  1024|       yes|       -|   -|          -|          -|    -|
    +--------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                               |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                 |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN             |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST             |
| s_axi_control | in_r_1   | 0x10   | 32    | W      | Data signal of in_r              |                                                          |
| s_axi_control | in_r_2   | 0x14   | 32    | W      | Data signal of in_r              |                                                          |
| s_axi_control | hist_1   | 0x1c   | 32    | W      | Data signal of hist              |                                                          |
| s_axi_control | hist_2   | 0x20   | 32    | W      | Data signal of hist              |                                                          |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| in       | inout     | int*     |
| hist     | inout     | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| in       | m_axi_gmem    | interface |          |                                  |
| in       | s_axi_control | interface | offset   |                                  |
| hist     | m_axi_gmem    | interface |          |                                  |
| hist     | s_axi_control | register  | offset   | name=hist_1 offset=0x1c range=32 |
| hist     | s_axi_control | register  | offset   | name=hist_2 offset=0x20 range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------+
| HW Interface | Variable | Loop            | Problem                                                                                                           | Resolution | Location                          |
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------+
| m_axi_gmem   | hist     | VITIS_LOOP_41_1 | Could not analyze pattern                                                                                         | 214-229    | hls_Histogram/Histogram.cpp:41:22 |
| m_axi_gmem   | hist     | VITIS_LOOP_41_1 | Could not analyze pattern                                                                                         | 214-229    | hls_Histogram/Histogram.cpp:41:22 |
| m_axi_gmem   | in       |                 | Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | hls_Histogram/Histogram.cpp:41:22 |
| m_axi_gmem   |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                            | 214-224    | hls_Histogram/Histogram.cpp:41:22 |
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------+-----+--------+------------+-----+--------+---------+
| Name                   | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------+-----+--------+------------+-----+--------+---------+
| + histogram            | 0   |        |            |     |        |         |
|   add_ln41_fu_162_p2   | -   |        | add_ln41   | add | fabric | 0       |
|   add_ln43_fu_172_p2   | -   |        | add_ln43   | add | fabric | 0       |
|   add_ln44_fu_203_p2   | -   |        | add_ln44   | add | fabric | 0       |
|   add_ln44_1_fu_228_p2 | -   |        | add_ln44_1 | add | fabric | 0       |
+------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------------+---------------------------------------------+
| Type      | Options                                | Location                                    |
+-----------+----------------------------------------+---------------------------------------------+
| pipeline  |                                        | hls_Histogram/Histogram.cpp:42 in histogram |
| interface | m_axi depth=128 port=hist offset=slave | DIRECTIVE in histogram, hist                |
| interface | m_axi depth=1024 port=in offset=slave  | DIRECTIVE in histogram, in                  |
| interface | s_axilite port=return                  | DIRECTIVE in histogram, return              |
+-----------+----------------------------------------+---------------------------------------------+


