Analysis & Synthesis report for ba22_top
Tue Oct  2 13:52:03 2012
Quartus II 64-Bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Source assignments for ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix56310z16887|altsyncram_11j2:auto_generated
 14. Source assignments for ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix51175z16888|altsyncram_11j2:auto_generated
 15. Source assignments for ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated
 16. Source assignments for ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated
 17. Parameter Settings for User Entity Instance: ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix56310z16887
 18. Parameter Settings for User Entity Instance: ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix51175z16888
 19. Parameter Settings for User Entity Instance: ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647
 20. Parameter Settings for User Entity Instance: ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575
 21. altsyncram Parameter Settings by Entity Instance
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct  2 13:52:03 2012          ;
; Quartus II 64-Bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Full Version ;
; Revision Name                      ; ba22_top                                       ;
; Top-level Entity Name              ; ba22_top                                       ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 19,801                                         ;
;     Total combinational functions  ; 16,978                                         ;
;     Dedicated logic registers      ; 4,997                                          ;
; Total registers                    ; 4997                                           ;
; Total pins                         ; 522                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 313,968                                        ;
; Embedded Multiplier 9-bit elements ; 8                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C8L     ;                    ;
; Top-level entity name                                                      ; ba22_top           ; ba22_top           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                            ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------+
; ba22_top.vqm                     ; yes             ; User Verilog Quartus Mapping File  ; /home/juliani/BA22/Customer_Deliveries/ba22_de_fpu32_dfchip/run/altera_cycloneiv/ba22_top.vqm           ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; /apps/Altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf                                        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; /apps/Altera/11.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                 ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; /apps/Altera/11.1/quartus/libraries/megafunctions/lpm_mux.inc                                           ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; /apps/Altera/11.1/quartus/libraries/megafunctions/lpm_decode.inc                                        ;
; aglobal111.inc                   ; yes             ; Megafunction                       ; /apps/Altera/11.1/quartus/libraries/megafunctions/aglobal111.inc                                        ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; /apps/Altera/11.1/quartus/libraries/megafunctions/a_rdenreg.inc                                         ;
; altrom.inc                       ; yes             ; Megafunction                       ; /apps/Altera/11.1/quartus/libraries/megafunctions/altrom.inc                                            ;
; altram.inc                       ; yes             ; Megafunction                       ; /apps/Altera/11.1/quartus/libraries/megafunctions/altram.inc                                            ;
; altdpram.inc                     ; yes             ; Megafunction                       ; /apps/Altera/11.1/quartus/libraries/megafunctions/altdpram.inc                                          ;
; db/altsyncram_11j2.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/juliani/BA22/Customer_Deliveries/ba22_de_fpu32_dfchip/run/altera_cycloneiv/db/altsyncram_11j2.tdf ;
; db/altsyncram_c3k2.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/juliani/BA22/Customer_Deliveries/ba22_de_fpu32_dfchip/run/altera_cycloneiv/db/altsyncram_c3k2.tdf ;
; db/altsyncram_anj2.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/juliani/BA22/Customer_Deliveries/ba22_de_fpu32_dfchip/run/altera_cycloneiv/db/altsyncram_anj2.tdf ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 19,801    ;
;                                             ;           ;
; Total combinational functions               ; 16978     ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 10146     ;
;     -- 3 input functions                    ; 5294      ;
;     -- <=2 input functions                  ; 1538      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 14732     ;
;     -- arithmetic mode                      ; 2246      ;
;                                             ;           ;
; Total registers                             ; 4997      ;
;     -- Dedicated logic registers            ; 4997      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 522       ;
; Total memory bits                           ; 313968    ;
; Embedded Multiplier 9-bit elements          ; 8         ;
; Maximum fan-out node                        ; clk_i_int ;
; Maximum fan-out                             ; 3091      ;
; Total fan-out                               ; 79993     ;
; Average fan-out                             ; 3.44      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Library Name ;
+----------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ba22_top                                                            ; 16978 (2573)      ; 4997 (1330)  ; 313968      ; 8            ; 0       ; 4         ; 522  ; 0            ; |ba22_top                                                                                                                                     ;              ;
;    |add_32_3:i_cpu_i_mdb_nxt_daddr_add32_0|                          ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|add_32_3:i_cpu_i_mdb_nxt_daddr_add32_0                                                                                              ;              ;
;    |add_64_0:i_cpu_i_ba22_mac_nxt_sub_addsub65_0|                    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|add_64_0:i_cpu_i_ba22_mac_nxt_sub_addsub65_0                                                                                        ;              ;
;    |ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|                           ; 13021 (5783)      ; 2643 (1312)  ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe                                                                                               ;              ;
;       |add_32_0:i_ftc_w_next_pc_add32_0i4|                           ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|add_32_0:i_ftc_w_next_pc_add32_0i4                                                            ;              ;
;       |add_32_1:i_exe_next_pc_add32_0|                               ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|add_32_1:i_exe_next_pc_add32_0                                                                ;              ;
;       |add_32_2:i_exe_i_alu_addsub_semipar_add_add32_0i18|           ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|add_32_2:i_exe_i_alu_addsub_semipar_add_add32_0i18                                            ;              ;
;       |ba22_fpu32_iface:i_fpu32|                                     ; 6816 (3192)       ; 1331 (1107)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32                                                                      ;              ;
;          |add_24_0:i_fpu32_top_U_DIV_U_DRS_SGNDS_DR3_add24_0|        ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_24_0:i_fpu32_top_U_DIV_U_DRS_SGNDS_DR3_add24_0                   ;              ;
;          |add_25_0:i_fpu32_top_U_ADD_U_SUMF_XP1_add25_0|             ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_25_0:i_fpu32_top_U_ADD_U_SUMF_XP1_add25_0                        ;              ;
;          |add_25_1:i_fpu32_top_U_ADD_U_CLOG1_SUM12_C_add25_4|        ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_25_1:i_fpu32_top_U_ADD_U_CLOG1_SUM12_C_add25_4                   ;              ;
;          |add_25_2:i_fpu32_top_U_ADD_U_CLOG1_SUM21_C_add25_5|        ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_25_2:i_fpu32_top_U_ADD_U_CLOG1_SUM21_C_add25_5                   ;              ;
;          |add_25_3:i_fpu32_top_U_ADD_U_CLOG1_SUM12_CS1_add26_0|      ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_25_3:i_fpu32_top_U_ADD_U_CLOG1_SUM12_CS1_add26_0                 ;              ;
;          |add_25_4:i_fpu32_top_U_ADD_U_CLOG1_SUM21_CS2_add26_3|      ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_25_4:i_fpu32_top_U_ADD_U_CLOG1_SUM21_CS2_add26_3                 ;              ;
;          |add_26_0:i_fpu32_top_U_ADD_U_CLOG1_SUM21_CS1_add26_1|      ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_26_0:i_fpu32_top_U_ADD_U_CLOG1_SUM21_CS1_add26_1                 ;              ;
;          |add_26_1:i_fpu32_top_U_ADD_U_CLOG1_SUM12_CS2_add26_2|      ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_26_1:i_fpu32_top_U_ADD_U_CLOG1_SUM12_CS2_add26_2                 ;              ;
;          |add_26_2:i_fpu32_top_U_DIV_U_DIV_U_DR42_U_ADD2_R_add28_0|  ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_26_2:i_fpu32_top_U_DIV_U_DIV_U_DR42_U_ADD2_R_add28_0             ;              ;
;          |add_27_0:i_fpu32_top_U_DIV_U_DIV_U_DR42_U_ADD1_R_add28_0|  ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_27_0:i_fpu32_top_U_DIV_U_DIV_U_DR42_U_ADD1_R_add28_0             ;              ;
;          |add_27_1:i_fpu32_top_U_DIV_U_DIV_U_DR42_U_ADD3_R_add28_0|  ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_27_1:i_fpu32_top_U_DIV_U_DIV_U_DR42_U_ADD3_R_add28_0             ;              ;
;          |addsub_32_0:i_fpu32_top_U_CNV_U_OPILOG_INT_addsub32_0|     ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|addsub_32_0:i_fpu32_top_U_CNV_U_OPILOG_INT_addsub32_0                ;              ;
;          |addsub_32_1:i_fpu32_top_U_CNV_U_MUXF_RES_NRM_addsub32_0|   ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|addsub_32_1:i_fpu32_top_U_CNV_U_MUXF_RES_NRM_addsub32_0              ;              ;
;          |fpu32_fpmul_top:i_fpu32_top_U_MUL|                         ; 2979 (2817)       ; 224 (224)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL                                    ;              ;
;             |add_31_0:U_CPA_PROD_add32_1|                            ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|add_31_0:U_CPA_PROD_add32_1        ;              ;
;             |add_36_0:U_CPA_SUMP_add40_0|                            ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|add_36_0:U_CPA_SUMP_add40_0        ;              ;
;             |inc_10_0:U_XPNT3_modgen_inc_2135|                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|inc_10_0:U_XPNT3_modgen_inc_2135   ;              ;
;             |inc_10_1:U_XPNT1_XPNTR_inc10_2|                         ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|inc_10_1:U_XPNT1_XPNTR_inc10_2     ;              ;
;             |inc_10_2:U_XPNT1_XPNTR_N_inc10_0i2|                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|inc_10_2:U_XPNT1_XPNTR_N_inc10_0i2 ;              ;
;             |inc_24_0:U_RBAS_rtlc_390_inc_2134|                      ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|inc_24_0:U_RBAS_rtlc_390_inc_2134  ;              ;
;             |inc_24_1:U_RBAS_modgen_inc_2133|                        ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|inc_24_1:U_RBAS_modgen_inc_2133    ;              ;
;             |inc_5_0:U_XPNT1_modgen_inc_1555|                        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|inc_5_0:U_XPNT1_modgen_inc_1555    ;              ;
;             |inc_8_0:U_RSMX_NRM_RES_inc8_1i1|                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|inc_8_0:U_RSMX_NRM_RES_inc8_1i1    ;              ;
;          |inc_24_3:i_fpu32_top_U_ADD_U_RBASF_modgen_inc_1442|        ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_24_3:i_fpu32_top_U_ADD_U_RBASF_modgen_inc_1442                   ;              ;
;          |inc_24_4:i_fpu32_top_U_DIV_U_NLOGX_SGND_RX_TMP_inc24_0i11| ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_24_4:i_fpu32_top_U_DIV_U_NLOGX_SGND_RX_TMP_inc24_0i11            ;              ;
;          |inc_24_5:i_fpu32_top_U_DIV_U_NLOGS_SGND_RS_TMP_inc24_0i42| ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_24_5:i_fpu32_top_U_DIV_U_NLOGS_SGND_RS_TMP_inc24_0i42            ;              ;
;          |inc_24_6:i_fpu32_top_U_DIV_U_DLOG_SGND_RD_inc24_0|         ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_24_6:i_fpu32_top_U_DIV_U_DLOG_SGND_RD_inc24_0                    ;              ;
;          |inc_25_0:i_fpu32_top_U_ADD_U_RBASC_A_modgen_inc_1461|      ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_25_0:i_fpu32_top_U_ADD_U_RBASC_A_modgen_inc_1461                 ;              ;
;          |inc_25_1:i_fpu32_top_U_ADD_U_SUMF_SUML_F_inc25_1|          ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_25_1:i_fpu32_top_U_ADD_U_SUMF_SUML_F_inc25_1                     ;              ;
;          |inc_25_2:i_fpu32_top_U_ADD_U_RBASF_modgen_inc_1441|        ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_25_2:i_fpu32_top_U_ADD_U_RBASF_modgen_inc_1441                   ;              ;
;          |inc_25_3:i_fpu32_top_U_CNV_U_MUXI_CY_I_inc25_1|            ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_25_3:i_fpu32_top_U_CNV_U_MUXI_CY_I_inc25_1                       ;              ;
;          |inc_32_0:i_fpu32_top_U_CNV_U_MUXF_RES_NRM_inc32_1i1|       ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_32_0:i_fpu32_top_U_CNV_U_MUXF_RES_NRM_inc32_1i1                  ;              ;
;          |inc_5_1:i_fpu32_top_U_CNV_U_MUXI_XPNT_IR_R2_inc8_0|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_5_1:i_fpu32_top_U_CNV_U_MUXI_XPNT_IR_R2_inc8_0                   ;              ;
;          |inc_6_0:i_fpu32_top_U_DIV_U_NRM_LZD_E_inc6_0|              ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_6_0:i_fpu32_top_U_DIV_U_NRM_LZD_E_inc6_0                         ;              ;
;          |inc_7_0:i_fpu32_top_U_ADD_U_XPNT3_XPNTR_RP2_inc9_0|        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_7_0:i_fpu32_top_U_ADD_U_XPNT3_XPNTR_RP2_inc9_0                   ;              ;
;          |inc_8_1:i_fpu32_top_U_ADD_U_XPNT3_rtlc_143_inc_1454|       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_8_1:i_fpu32_top_U_ADD_U_XPNT3_rtlc_143_inc_1454                  ;              ;
;          |inc_8_2:i_fpu32_top_U_ADD_U_ASCMX_XPNTR_CC_inc8_0i1|       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_8_2:i_fpu32_top_U_ADD_U_ASCMX_XPNTR_CC_inc8_0i1                  ;              ;
;          |inc_8_3:i_fpu32_top_U_ADD_U_CLOG2_XEFF_AC_inc9_3i2|        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_8_3:i_fpu32_top_U_ADD_U_CLOG2_XEFF_AC_inc9_3i2                   ;              ;
;          |inc_8_4:i_fpu32_top_U_DIV_U_XPNT_XPNT_N_inc8_1|            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_8_4:i_fpu32_top_U_DIV_U_XPNT_XPNT_N_inc8_1                       ;              ;
;          |inc_8_5:i_fpu32_top_U_DIV_U_XPNT_XPNT_FP1_inc10_3|         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_8_5:i_fpu32_top_U_DIV_U_XPNT_XPNT_FP1_inc10_3                    ;              ;
;       |inc_29_0:i_ftc_modgen_inc_79|                                 ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|inc_29_0:i_ftc_modgen_inc_79                                                                  ;              ;
;       |inc_30_0:i_idc_i_ba22_id_reg_alu_imm_l_inc30_2|               ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|inc_30_0:i_idc_i_ba22_id_reg_alu_imm_l_inc30_2                                                ;              ;
;       |inc_32_1:i_div_x_abs_inc32_0|                                 ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|inc_32_1:i_div_x_abs_inc32_0                                                                  ;              ;
;       |inc_32_2:i_div_y_abs_inc32_1|                                 ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|inc_32_2:i_div_y_abs_inc32_1                                                                  ;              ;
;       |inc_32_3:i_div_z_o_inc32_0i3|                                 ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|inc_32_3:i_div_z_o_inc32_0i3                                                                  ;              ;
;       |inc_5_2:i_exe_i_alu_ror_y_inc5_0|                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|inc_5_2:i_exe_i_alu_ror_y_inc5_0                                                              ;              ;
;       |inc_6_1:i_exe_i_alu_ff1_add_inc6_1|                           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|inc_6_1:i_exe_i_alu_ff1_add_inc6_1                                                            ;              ;
;       |sub_24_0:i_exe_i_fpu32_fpcmp_top_U_CMPLOG_SDIFF_sub24_0|      ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|sub_24_0:i_exe_i_fpu32_fpcmp_top_U_CMPLOG_SDIFF_sub24_0                                       ;              ;
;       |sub_32_0:i_exe_i_alu_addsub_semipar_sub_sub32_2|              ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|sub_32_0:i_exe_i_alu_addsub_semipar_sub_sub32_2                                               ;              ;
;       |sub_33_0:i_div_adder0_sub33_0i1|                              ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|sub_33_0:i_div_adder0_sub33_0i1                                                               ;              ;
;       |sub_33_1:i_div_adder1_sub33_0i2|                              ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|sub_33_1:i_div_adder1_sub33_0i2                                                               ;              ;
;       |sub_33_2:i_exe_i_cmp_lim_o_sub33_1|                           ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|sub_33_2:i_exe_i_cmp_lim_o_sub33_1                                                            ;              ;
;    |inc_32_4:i_cpu_i_ba22_tt_rtlc_872_inc_2749|                      ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|inc_32_4:i_cpu_i_ba22_tt_rtlc_872_inc_2749                                                                                          ;              ;
;    |inc_8_6:i_cpu_i_ba22_du_i_trp_nxt_cnt_syp_inc8_0|                ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|inc_8_6:i_cpu_i_ba22_du_i_trp_nxt_cnt_syp_inc8_0                                                                                    ;              ;
;    |ram_dq_160_0:i_cpu_i_ba22_du_merged|                             ; 0 (0)             ; 0 (0)        ; 311296      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged                                                                                                 ;              ;
;       |altsyncram:ix61212z62647|                                     ; 0 (0)             ; 0 (0)        ; 311296      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647                                                                        ;              ;
;          |altsyncram_c3k2:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 311296      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated                                         ;              ;
;    |ram_dq_32_0:i_cpu_reg_rf|                                        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ram_dq_32_0:i_cpu_reg_rf                                                                                                            ;              ;
;       |altsyncram:ix51175z16888|                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix51175z16888                                                                                   ;              ;
;          |altsyncram_11j2:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix51175z16888|altsyncram_11j2:auto_generated                                                    ;              ;
;       |altsyncram:ix56310z16887|                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix56310z16887                                                                                   ;              ;
;          |altsyncram_11j2:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix56310z16887|altsyncram_11j2:auto_generated                                                    ;              ;
;    |ram_dq_32_1:i_cpu_i_ba22_rf_reg_rf|                              ; 709 (709)         ; 1024 (1024)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ram_dq_32_1:i_cpu_i_ba22_rf_reg_rf                                                                                                  ;              ;
;    |ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|                          ; 0 (0)             ; 0 (0)        ; 624         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo                                                                                              ;              ;
;       |altsyncram:ix63289z33575|                                     ; 0 (0)             ; 0 (0)        ; 624         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575                                                                     ;              ;
;          |altsyncram_anj2:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 624         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated                                      ;              ;
;    |sub_33_10:i_cpu_i_ba22_du_subyx3_sub33_7|                        ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|sub_33_10:i_cpu_i_ba22_du_subyx3_sub33_7                                                                                            ;              ;
;    |sub_33_11:i_cpu_i_ba22_du_subxy4_sub33_8|                        ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|sub_33_11:i_cpu_i_ba22_du_subxy4_sub33_8                                                                                            ;              ;
;    |sub_33_12:i_cpu_i_ba22_du_subyx4_sub33_9|                        ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|sub_33_12:i_cpu_i_ba22_du_subyx4_sub33_9                                                                                            ;              ;
;    |sub_33_13:i_cpu_i_ba22_du_subxy5_sub33_10|                       ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|sub_33_13:i_cpu_i_ba22_du_subxy5_sub33_10                                                                                           ;              ;
;    |sub_33_14:i_cpu_i_ba22_du_subyx5_sub33_11|                       ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|sub_33_14:i_cpu_i_ba22_du_subyx5_sub33_11                                                                                           ;              ;
;    |sub_33_15:i_cpu_i_ba22_du_subxy6_sub33_12|                       ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|sub_33_15:i_cpu_i_ba22_du_subxy6_sub33_12                                                                                           ;              ;
;    |sub_33_16:i_cpu_i_ba22_du_subyx6_sub33_13|                       ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|sub_33_16:i_cpu_i_ba22_du_subyx6_sub33_13                                                                                           ;              ;
;    |sub_33_17:i_cpu_i_ba22_du_subxy7_sub33_14|                       ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|sub_33_17:i_cpu_i_ba22_du_subxy7_sub33_14                                                                                           ;              ;
;    |sub_33_18:i_cpu_i_ba22_du_subyx7_sub33_15|                       ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|sub_33_18:i_cpu_i_ba22_du_subyx7_sub33_15                                                                                           ;              ;
;    |sub_33_3:i_cpu_i_ba22_du_subxy0_sub33_0|                         ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|sub_33_3:i_cpu_i_ba22_du_subxy0_sub33_0                                                                                             ;              ;
;    |sub_33_4:i_cpu_i_ba22_du_subyx0_sub33_1|                         ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|sub_33_4:i_cpu_i_ba22_du_subyx0_sub33_1                                                                                             ;              ;
;    |sub_33_5:i_cpu_i_ba22_du_subxy1_sub33_2|                         ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|sub_33_5:i_cpu_i_ba22_du_subxy1_sub33_2                                                                                             ;              ;
;    |sub_33_6:i_cpu_i_ba22_du_subyx1_sub33_3|                         ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|sub_33_6:i_cpu_i_ba22_du_subyx1_sub33_3                                                                                             ;              ;
;    |sub_33_7:i_cpu_i_ba22_du_subxy2_sub33_4|                         ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|sub_33_7:i_cpu_i_ba22_du_subxy2_sub33_4                                                                                             ;              ;
;    |sub_33_8:i_cpu_i_ba22_du_subyx2_sub33_5|                         ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|sub_33_8:i_cpu_i_ba22_du_subyx2_sub33_5                                                                                             ;              ;
;    |sub_33_9:i_cpu_i_ba22_du_subxy3_sub33_6|                         ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ba22_top|sub_33_9:i_cpu_i_ba22_du_subxy3_sub33_6                                                                                             ;              ;
+----------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 2048         ; 152          ; 2048         ; 152          ; 311296 ; None ;
; ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix51175z16888|altsyncram_11j2:auto_generated|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix56310z16887|altsyncram_11j2:auto_generated|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 39           ; 16           ; 39           ; 624    ; None ;
+-----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                   ;
+----------------------------------------------------------------------------+---+
; Logic Cell Name                                                            ;   ;
+----------------------------------------------------------------------------+---+
; ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|nx28594z1~0 ;   ;
; Number of logic cells representing combinational loops                     ; 1 ;
+----------------------------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                          ; Reason for Removal                                                                                                   ;
+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_RG2_reg_XPNT_F_Q_0_ ; Merged with ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_RG2_reg_XPNT_FM1_Q_0_ ;
; Total Number of Removed Registers = 1                                                                  ;                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4997  ;
; Number of registers using Synchronous Clear  ; 158   ;
; Number of registers using Synchronous Load   ; 547   ;
; Number of registers using Asynchronous Clear ; 655   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4151  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix56310z16887|altsyncram_11j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix51175z16888|altsyncram_11j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix56310z16887 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 32                   ; Untyped                            ;
; WIDTHAD_A                          ; 5                    ; Untyped                            ;
; NUMWORDS_A                         ; 32                   ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 32                   ; Untyped                            ;
; WIDTHAD_B                          ; 5                    ; Untyped                            ;
; NUMWORDS_B                         ; 32                   ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_11j2      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix51175z16888 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 32                   ; Untyped                            ;
; WIDTHAD_A                          ; 5                    ; Untyped                            ;
; NUMWORDS_A                         ; 32                   ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 32                   ; Untyped                            ;
; WIDTHAD_B                          ; 5                    ; Untyped                            ;
; NUMWORDS_B                         ; 32                   ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_11j2      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 152                  ; Untyped                                       ;
; WIDTHAD_A                          ; 11                   ; Untyped                                       ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 152                  ; Untyped                                       ;
; WIDTHAD_B                          ; 11                   ; Untyped                                       ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_c3k2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 39                   ; Untyped                                          ;
; WIDTHAD_A                          ; 4                    ; Untyped                                          ;
; NUMWORDS_A                         ; 16                   ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 39                   ; Untyped                                          ;
; WIDTHAD_B                          ; 4                    ; Untyped                                          ;
; NUMWORDS_B                         ; 16                   ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_anj2      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 4                                                               ;
; Entity Instance                           ; ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix56310z16887               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 32                                                              ;
;     -- NUMWORDS_A                         ; 32                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 32                                                              ;
;     -- NUMWORDS_B                         ; 32                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix51175z16888               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 32                                                              ;
;     -- NUMWORDS_A                         ; 32                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 32                                                              ;
;     -- NUMWORDS_B                         ; 32                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 152                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 152                                                             ;
;     -- NUMWORDS_B                         ; 2048                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                        ;
; Entity Instance                           ; ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 39                                                              ;
;     -- NUMWORDS_A                         ; 16                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 39                                                              ;
;     -- NUMWORDS_B                         ; 16                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                        ;
+-------------------------------------------+-----------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Oct  2 13:51:41 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ba22_top -c ba22_top
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 83 design units, including 83 entities, in source file ba22_top.vqm
    Info (12023): Found entity 1: ba22_top
    Info (12023): Found entity 2: ram_dq_39_0
    Info (12023): Found entity 3: inc_8_6
    Info (12023): Found entity 4: ram_dq_160_0
    Info (12023): Found entity 5: sub_33_18
    Info (12023): Found entity 6: sub_33_17
    Info (12023): Found entity 7: sub_33_16
    Info (12023): Found entity 8: sub_33_15
    Info (12023): Found entity 9: sub_33_14
    Info (12023): Found entity 10: sub_33_13
    Info (12023): Found entity 11: sub_33_12
    Info (12023): Found entity 12: sub_33_11
    Info (12023): Found entity 13: sub_33_10
    Info (12023): Found entity 14: sub_33_9
    Info (12023): Found entity 15: sub_33_8
    Info (12023): Found entity 16: sub_33_7
    Info (12023): Found entity 17: sub_33_6
    Info (12023): Found entity 18: sub_33_5
    Info (12023): Found entity 19: sub_33_4
    Info (12023): Found entity 20: sub_33_3
    Info (12023): Found entity 21: inc_32_4
    Info (12023): Found entity 22: add_64_0
    Info (12023): Found entity 23: add_32_3
    Info (12023): Found entity 24: ram_dq_32_1
    Info (12023): Found entity 25: ram_dq_32_0
    Info (12023): Found entity 26: ba22_pipe_unfolded0
    Info (12023): Found entity 27: inc_30_0
    Info (12023): Found entity 28: add_32_2
    Info (12023): Found entity 29: sub_32_0
    Info (12023): Found entity 30: inc_6_1
    Info (12023): Found entity 31: inc_5_2
    Info (12023): Found entity 32: sub_24_0
    Info (12023): Found entity 33: sub_33_2
    Info (12023): Found entity 34: add_32_1
    Info (12023): Found entity 35: inc_29_0
    Info (12023): Found entity 36: add_32_0
    Info (12023): Found entity 37: inc_32_3
    Info (12023): Found entity 38: sub_33_1
    Info (12023): Found entity 39: sub_33_0
    Info (12023): Found entity 40: inc_32_2
    Info (12023): Found entity 41: inc_32_1
    Info (12023): Found entity 42: ba22_fpu32_iface
    Info (12023): Found entity 43: inc_6_0
    Info (12023): Found entity 44: inc_24_6
    Info (12023): Found entity 45: add_27_1
    Info (12023): Found entity 46: add_27_0
    Info (12023): Found entity 47: add_26_2
    Info (12023): Found entity 48: inc_24_5
    Info (12023): Found entity 49: inc_8_5
    Info (12023): Found entity 50: inc_8_4
    Info (12023): Found entity 51: add_24_0
    Info (12023): Found entity 52: inc_24_4
    Info (12023): Found entity 53: inc_32_0
    Info (12023): Found entity 54: addsub_32_1
    Info (12023): Found entity 55: inc_5_1
    Info (12023): Found entity 56: inc_25_3
    Info (12023): Found entity 57: addsub_32_0
    Info (12023): Found entity 58: add_25_4
    Info (12023): Found entity 59: add_25_3
    Info (12023): Found entity 60: add_25_2
    Info (12023): Found entity 61: add_25_1
    Info (12023): Found entity 62: add_26_1
    Info (12023): Found entity 63: add_26_0
    Info (12023): Found entity 64: inc_8_3
    Info (12023): Found entity 65: inc_24_3
    Info (12023): Found entity 66: inc_25_2
    Info (12023): Found entity 67: inc_25_1
    Info (12023): Found entity 68: add_25_0
    Info (12023): Found entity 69: inc_24_2
    Info (12023): Found entity 70: inc_25_0
    Info (12023): Found entity 71: inc_8_2
    Info (12023): Found entity 72: inc_8_1
    Info (12023): Found entity 73: inc_7_0
    Info (12023): Found entity 74: fpu32_fpmul_top
    Info (12023): Found entity 75: inc_5_0
    Info (12023): Found entity 76: inc_10_2
    Info (12023): Found entity 77: inc_10_1
    Info (12023): Found entity 78: inc_24_1
    Info (12023): Found entity 79: inc_24_0
    Info (12023): Found entity 80: add_31_0
    Info (12023): Found entity 81: add_36_0
    Info (12023): Found entity 82: inc_8_0
    Info (12023): Found entity 83: inc_10_0
Warning (12162): EDA synthesis tool is specified as "Custom", but Library Mapping File is not specified
Warning (12163): EDA synthesis tool is specified as "Custom", but VCC is not specified
Warning (12164): EDA synthesis tool is specified as "Custom", but GND is not specified
Info (12127): Elaborating entity "ba22_top" for the top level hierarchy
Info (12128): Elaborating entity "ba22_pipe_unfolded0" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe"
Info (12128): Elaborating entity "ba22_fpu32_iface" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32"
Info (12128): Elaborating entity "fpu32_fpmul_top" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL"
Info (12128): Elaborating entity "inc_10_0" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|inc_10_0:U_XPNT3_modgen_inc_2135"
Info (12128): Elaborating entity "inc_8_0" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|inc_8_0:U_RSMX_NRM_RES_inc8_1i1"
Info (12128): Elaborating entity "add_36_0" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|add_36_0:U_CPA_SUMP_add40_0"
Info (12128): Elaborating entity "add_31_0" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|add_31_0:U_CPA_PROD_add32_1"
Info (12128): Elaborating entity "inc_24_0" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|inc_24_0:U_RBAS_rtlc_390_inc_2134"
Info (12128): Elaborating entity "inc_24_1" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|inc_24_1:U_RBAS_modgen_inc_2133"
Info (12128): Elaborating entity "inc_10_1" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|inc_10_1:U_XPNT1_XPNTR_inc10_2"
Info (12128): Elaborating entity "inc_10_2" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|inc_10_2:U_XPNT1_XPNTR_N_inc10_0i2"
Info (12128): Elaborating entity "inc_5_0" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|inc_5_0:U_XPNT1_modgen_inc_1555"
Info (12128): Elaborating entity "inc_7_0" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_7_0:i_fpu32_top_U_ADD_U_XPNT3_XPNTR_RP2_inc9_0"
Info (12128): Elaborating entity "inc_8_1" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_8_1:i_fpu32_top_U_ADD_U_XPNT3_rtlc_143_inc_1454"
Info (12128): Elaborating entity "inc_8_2" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_8_2:i_fpu32_top_U_ADD_U_ASCMX_XPNTR_CC_inc8_0i1"
Info (12128): Elaborating entity "inc_25_0" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_25_0:i_fpu32_top_U_ADD_U_RBASC_A_modgen_inc_1461"
Info (12128): Elaborating entity "inc_24_2" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_24_2:i_fpu32_top_U_ADD_U_RBASC_A_rtlc_598_inc_1462"
Info (12128): Elaborating entity "add_25_0" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_25_0:i_fpu32_top_U_ADD_U_SUMF_XP1_add25_0"
Info (12128): Elaborating entity "inc_25_1" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_25_1:i_fpu32_top_U_ADD_U_SUMF_SUML_F_inc25_1"
Info (12128): Elaborating entity "inc_25_2" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_25_2:i_fpu32_top_U_ADD_U_RBASF_modgen_inc_1441"
Info (12128): Elaborating entity "inc_24_3" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_24_3:i_fpu32_top_U_ADD_U_RBASF_modgen_inc_1442"
Info (12128): Elaborating entity "inc_8_3" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_8_3:i_fpu32_top_U_ADD_U_CLOG2_XEFF_AC_inc9_3i2"
Info (12128): Elaborating entity "add_26_0" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_26_0:i_fpu32_top_U_ADD_U_CLOG1_SUM21_CS1_add26_1"
Info (12128): Elaborating entity "add_26_1" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_26_1:i_fpu32_top_U_ADD_U_CLOG1_SUM12_CS2_add26_2"
Info (12128): Elaborating entity "add_25_1" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_25_1:i_fpu32_top_U_ADD_U_CLOG1_SUM12_C_add25_4"
Info (12128): Elaborating entity "add_25_2" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_25_2:i_fpu32_top_U_ADD_U_CLOG1_SUM21_C_add25_5"
Info (12128): Elaborating entity "add_25_3" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_25_3:i_fpu32_top_U_ADD_U_CLOG1_SUM12_CS1_add26_0"
Info (12128): Elaborating entity "add_25_4" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_25_4:i_fpu32_top_U_ADD_U_CLOG1_SUM21_CS2_add26_3"
Info (12128): Elaborating entity "addsub_32_0" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|addsub_32_0:i_fpu32_top_U_CNV_U_OPILOG_INT_addsub32_0"
Info (12128): Elaborating entity "inc_25_3" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_25_3:i_fpu32_top_U_CNV_U_MUXI_CY_I_inc25_1"
Info (12128): Elaborating entity "inc_5_1" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_5_1:i_fpu32_top_U_CNV_U_MUXI_XPNT_IR_R2_inc8_0"
Info (12128): Elaborating entity "addsub_32_1" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|addsub_32_1:i_fpu32_top_U_CNV_U_MUXF_RES_NRM_addsub32_0"
Info (12128): Elaborating entity "inc_32_0" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_32_0:i_fpu32_top_U_CNV_U_MUXF_RES_NRM_inc32_1i1"
Info (12128): Elaborating entity "inc_24_4" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_24_4:i_fpu32_top_U_DIV_U_NLOGX_SGND_RX_TMP_inc24_0i11"
Info (12128): Elaborating entity "add_24_0" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_24_0:i_fpu32_top_U_DIV_U_DRS_SGNDS_DR3_add24_0"
Info (12128): Elaborating entity "inc_8_4" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_8_4:i_fpu32_top_U_DIV_U_XPNT_XPNT_N_inc8_1"
Info (12128): Elaborating entity "inc_8_5" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_8_5:i_fpu32_top_U_DIV_U_XPNT_XPNT_FP1_inc10_3"
Info (12128): Elaborating entity "inc_24_5" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_24_5:i_fpu32_top_U_DIV_U_NLOGS_SGND_RS_TMP_inc24_0i42"
Info (12128): Elaborating entity "add_26_2" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_26_2:i_fpu32_top_U_DIV_U_DIV_U_DR42_U_ADD2_R_add28_0"
Info (12128): Elaborating entity "add_27_0" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_27_0:i_fpu32_top_U_DIV_U_DIV_U_DR42_U_ADD1_R_add28_0"
Info (12128): Elaborating entity "add_27_1" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_27_1:i_fpu32_top_U_DIV_U_DIV_U_DR42_U_ADD3_R_add28_0"
Info (12128): Elaborating entity "inc_24_6" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_24_6:i_fpu32_top_U_DIV_U_DLOG_SGND_RD_inc24_0"
Info (12128): Elaborating entity "inc_6_0" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_6_0:i_fpu32_top_U_DIV_U_NRM_LZD_E_inc6_0"
Info (12128): Elaborating entity "inc_32_1" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|inc_32_1:i_div_x_abs_inc32_0"
Info (12128): Elaborating entity "inc_32_2" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|inc_32_2:i_div_y_abs_inc32_1"
Info (12128): Elaborating entity "sub_33_0" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|sub_33_0:i_div_adder0_sub33_0i1"
Info (12128): Elaborating entity "sub_33_1" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|sub_33_1:i_div_adder1_sub33_0i2"
Info (12128): Elaborating entity "inc_32_3" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|inc_32_3:i_div_z_o_inc32_0i3"
Info (12128): Elaborating entity "add_32_0" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|add_32_0:i_ftc_w_next_pc_add32_0i4"
Info (12128): Elaborating entity "inc_29_0" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|inc_29_0:i_ftc_modgen_inc_79"
Info (12128): Elaborating entity "add_32_1" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|add_32_1:i_exe_next_pc_add32_0"
Info (12128): Elaborating entity "sub_33_2" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|sub_33_2:i_exe_i_cmp_lim_o_sub33_1"
Info (12128): Elaborating entity "sub_24_0" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|sub_24_0:i_exe_i_fpu32_fpcmp_top_U_CMPLOG_SDIFF_sub24_0"
Info (12128): Elaborating entity "inc_5_2" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|inc_5_2:i_exe_i_alu_ror_y_inc5_0"
Info (12128): Elaborating entity "inc_6_1" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|inc_6_1:i_exe_i_alu_ff1_add_inc6_1"
Info (12128): Elaborating entity "sub_32_0" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|sub_32_0:i_exe_i_alu_addsub_semipar_sub_sub32_2"
Info (12128): Elaborating entity "add_32_2" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|add_32_2:i_exe_i_alu_addsub_semipar_add_add32_0i18"
Info (12128): Elaborating entity "inc_30_0" for hierarchy "ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|inc_30_0:i_idc_i_ba22_id_reg_alu_imm_l_inc30_2"
Info (12128): Elaborating entity "ram_dq_32_0" for hierarchy "ram_dq_32_0:i_cpu_reg_rf"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix56310z16887"
Info (12130): Elaborated megafunction instantiation "ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix56310z16887"
Info (12133): Instantiated megafunction "ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix56310z16887" with the following parameter:
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Stratix III"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "byteena_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_11j2.tdf
    Info (12023): Found entity 1: altsyncram_11j2
Info (12128): Elaborating entity "altsyncram_11j2" for hierarchy "ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix56310z16887|altsyncram_11j2:auto_generated"
Info (12128): Elaborating entity "ram_dq_32_1" for hierarchy "ram_dq_32_1:i_cpu_i_ba22_rf_reg_rf"
Info (12128): Elaborating entity "add_32_3" for hierarchy "add_32_3:i_cpu_i_mdb_nxt_daddr_add32_0"
Info (12128): Elaborating entity "add_64_0" for hierarchy "add_64_0:i_cpu_i_ba22_mac_nxt_sub_addsub65_0"
Info (12128): Elaborating entity "inc_32_4" for hierarchy "inc_32_4:i_cpu_i_ba22_tt_rtlc_872_inc_2749"
Info (12128): Elaborating entity "sub_33_3" for hierarchy "sub_33_3:i_cpu_i_ba22_du_subxy0_sub33_0"
Info (12128): Elaborating entity "sub_33_4" for hierarchy "sub_33_4:i_cpu_i_ba22_du_subyx0_sub33_1"
Info (12128): Elaborating entity "sub_33_5" for hierarchy "sub_33_5:i_cpu_i_ba22_du_subxy1_sub33_2"
Info (12128): Elaborating entity "sub_33_6" for hierarchy "sub_33_6:i_cpu_i_ba22_du_subyx1_sub33_3"
Info (12128): Elaborating entity "sub_33_7" for hierarchy "sub_33_7:i_cpu_i_ba22_du_subxy2_sub33_4"
Info (12128): Elaborating entity "sub_33_8" for hierarchy "sub_33_8:i_cpu_i_ba22_du_subyx2_sub33_5"
Info (12128): Elaborating entity "sub_33_9" for hierarchy "sub_33_9:i_cpu_i_ba22_du_subxy3_sub33_6"
Info (12128): Elaborating entity "sub_33_10" for hierarchy "sub_33_10:i_cpu_i_ba22_du_subyx3_sub33_7"
Info (12128): Elaborating entity "sub_33_11" for hierarchy "sub_33_11:i_cpu_i_ba22_du_subxy4_sub33_8"
Info (12128): Elaborating entity "sub_33_12" for hierarchy "sub_33_12:i_cpu_i_ba22_du_subyx4_sub33_9"
Info (12128): Elaborating entity "sub_33_13" for hierarchy "sub_33_13:i_cpu_i_ba22_du_subxy5_sub33_10"
Info (12128): Elaborating entity "sub_33_14" for hierarchy "sub_33_14:i_cpu_i_ba22_du_subyx5_sub33_11"
Info (12128): Elaborating entity "sub_33_15" for hierarchy "sub_33_15:i_cpu_i_ba22_du_subxy6_sub33_12"
Info (12128): Elaborating entity "sub_33_16" for hierarchy "sub_33_16:i_cpu_i_ba22_du_subyx6_sub33_13"
Info (12128): Elaborating entity "sub_33_17" for hierarchy "sub_33_17:i_cpu_i_ba22_du_subxy7_sub33_14"
Info (12128): Elaborating entity "sub_33_18" for hierarchy "sub_33_18:i_cpu_i_ba22_du_subyx7_sub33_15"
Info (12128): Elaborating entity "ram_dq_160_0" for hierarchy "ram_dq_160_0:i_cpu_i_ba22_du_merged"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647"
Info (12130): Elaborated megafunction instantiation "ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647"
Info (12133): Instantiated megafunction "ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647" with the following parameter:
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Stratix III"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_b" = "152"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "byteena_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "152"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c3k2.tdf
    Info (12023): Found entity 1: altsyncram_c3k2
Info (12128): Elaborating entity "altsyncram_c3k2" for hierarchy "ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated"
Info (12128): Elaborating entity "inc_8_6" for hierarchy "inc_8_6:i_cpu_i_ba22_du_i_trp_nxt_cnt_syp_inc8_0"
Info (12128): Elaborating entity "ram_dq_39_0" for hierarchy "ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575"
Info (12130): Elaborated megafunction instantiation "ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575"
Info (12133): Instantiated megafunction "ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575" with the following parameter:
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Stratix III"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_b" = "39"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "byteena_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "39"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_anj2.tdf
    Info (12023): Found entity 1: altsyncram_anj2
Info (12128): Elaborating entity "altsyncram_anj2" for hierarchy "ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated"
Info (13005): Duplicate registers merged to single register
Warning (12162): EDA synthesis tool is specified as "Custom", but Library Mapping File is not specified
Warning (12163): EDA synthesis tool is specified as "Custom", but VCC is not specified
Warning (12164): EDA synthesis tool is specified as "Custom", but GND is not specified
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "dbg_ewt_i"
    Warning (15610): No output dependent on input pin "pm_clmode_i[0]"
    Warning (15610): No output dependent on input pin "pm_clmode_i[1]"
    Warning (15610): No output dependent on input pin "pm_clmode_i[2]"
    Warning (15610): No output dependent on input pin "pm_clmode_i[3]"
    Warning (15610): No output dependent on input pin "pm_clmode_i[4]"
    Warning (15610): No output dependent on input pin "pm_clmode_i[5]"
    Warning (15610): No output dependent on input pin "pm_clmode_i[6]"
    Warning (15610): No output dependent on input pin "pm_clmode_i[7]"
Info (21057): Implemented 21273 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 274 input pins
    Info (21059): Implemented 248 output pins
    Info (21061): Implemented 20488 logic cells
    Info (21064): Implemented 255 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 632 megabytes
    Info: Processing ended: Tue Oct  2 13:52:03 2012
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:23


