PPA Report for clk_gen_with_enable.v (Module: clk_gen_with_enable)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 7
IO Count: 4
Cell Count: 22

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1250.00 MHz
Reg-to-Reg Critical Path Delay: 0.681 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
