Analysis & Synthesis report for claptonver1
Fri May 31 16:00:40 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (No Restructuring Performed)
 14. Source assignments for IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|altsyncram_lga2:altsyncram1
 15. Source assignments for DM:dm|altsyncram:altsyncram_component|altsyncram_hjk1:auto_generated|altsyncram_fta2:altsyncram1
 16. Parameter Settings for User Entity Instance: pllclk:pllclk_inst|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: processor:proc|flopenablepc:pcreg
 18. Parameter Settings for User Entity Instance: processor:proc|mux2:pcbrmux
 19. Parameter Settings for User Entity Instance: processor:proc|mux2:pcjumpmux
 20. Parameter Settings for User Entity Instance: processor:proc|flopenable:IFID
 21. Parameter Settings for User Entity Instance: processor:proc|mux2:rsmux
 22. Parameter Settings for User Entity Instance: processor:proc|flopenableEX:IDEX
 23. Parameter Settings for User Entity Instance: processor:proc|mux3:aemux
 24. Parameter Settings for User Entity Instance: processor:proc|mux3:bemux
 25. Parameter Settings for User Entity Instance: processor:proc|mux2:srcbmux
 26. Parameter Settings for User Entity Instance: processor:proc|mux2:writeregdestination
 27. Parameter Settings for User Entity Instance: processor:proc|flopr:EXMEM
 28. Parameter Settings for User Entity Instance: processor:proc|mux2:limux
 29. Parameter Settings for User Entity Instance: processor:proc|mux2:exinput
 30. Parameter Settings for User Entity Instance: processor:proc|flopr:MEMWB1
 31. Parameter Settings for User Entity Instance: processor:proc|flopr:MEMWB2
 32. Parameter Settings for User Entity Instance: processor:proc|mux2:regwritemux
 33. Parameter Settings for User Entity Instance: IM:im|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: DM:dm|altsyncram:altsyncram_component
 35. altpll Parameter Settings by Entity Instance
 36. altsyncram Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "IM:im"
 38. Port Connectivity Checks: "processor:proc|hazard:haz"
 39. Port Connectivity Checks: "processor:proc|flopr:MEMWB2"
 40. Port Connectivity Checks: "processor:proc|ALU:alu"
 41. Port Connectivity Checks: "processor:proc|flopenableEX:IDEX"
 42. Port Connectivity Checks: "processor:proc|adder:pcadd1"
 43. Port Connectivity Checks: "processor:proc|flopenablepc:pcreg"
 44. Port Connectivity Checks: "processor:proc|controller:c|maindec:md"
 45. Port Connectivity Checks: "processor:proc"
 46. In-System Memory Content Editor Settings
 47. Post-Synthesis Netlist Statistics for Top Partition
 48. Elapsed Time Per Partition
 49. Analysis & Synthesis Messages
 50. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 31 16:00:40 2019           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; claptonver1                                     ;
; Top-level Entity Name              ; claptonver1                                     ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,409                                           ;
;     Total combinational functions  ; 1,228                                           ;
;     Dedicated logic registers      ; 557                                             ;
; Total registers                    ; 557                                             ;
; Total pins                         ; 180                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 131,072                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23I7       ;                    ;
; Top-level entity name                                                      ; claptonver1        ; claptonver1        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; claptonver1.v                                                      ; yes             ; User Verilog HDL File                        ; /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v                                                      ;             ;
; ../controller/flopenableEX.v                                       ; yes             ; User Verilog HDL File                        ; /export/home/016/a0163072/CPU/git/controller/flopenableEX.v                                                      ;             ;
; switch.v                                                           ; yes             ; User Verilog HDL File                        ; /export/home/016/a0163072/CPU/git/claptonver1/switch.v                                                           ;             ;
; cyclecounter.v                                                     ; yes             ; User Verilog HDL File                        ; /export/home/016/a0163072/CPU/git/claptonver1/cyclecounter.v                                                     ;             ;
; pllclk.v                                                           ; yes             ; User Wizard-Generated File                   ; /export/home/016/a0163072/CPU/git/claptonver1/pllclk.v                                                           ;             ;
; chat.v                                                             ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/016/a0163072/CPU/git/claptonver1/chat.v                                                             ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/altpll.tdf                                          ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/aglobal171.inc                                      ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                     ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                   ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                   ;             ;
; db/pllclk_altpll.v                                                 ; yes             ; Auto-Generated Megafunction                  ; /export/home/016/a0163072/CPU/git/claptonver1/db/pllclk_altpll.v                                                 ;             ;
; processor.v                                                        ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/016/a0163072/CPU/git/processor/processor.v                                                          ;             ;
; controller.v                                                       ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/016/a0163072/CPU/git/controller/controller.v                                                        ;             ;
; maindec.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/016/a0163072/CPU/git/controller/maindec.v                                                           ;             ;
; aludec.v                                                           ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/016/a0163072/CPU/git/controller/aludec.v                                                            ;             ;
; flopenablepc.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/016/a0163072/CPU/git/processor/flopenablepc.v                                                       ;             ;
; adder.v                                                            ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/016/a0163072/CPU/git/processor/adder.v                                                              ;             ;
; mux2.v                                                             ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/016/a0163072/CPU/git/claptonver1/mux2.v                                                             ;             ;
; flopenable.v                                                       ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/016/a0163072/CPU/git/processor/flopenable.v                                                         ;             ;
; regfile.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/016/a0163072/CPU/git/processor/regfile.v                                                            ;             ;
; signext.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/016/a0163072/CPU/git/processor/signext.v                                                            ;             ;
; mux3.v                                                             ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/016/a0163072/CPU/git/processor/mux3.v                                                               ;             ;
; ALU.v                                                              ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/016/a0163072/CPU/git/ALU.v                                                                          ;             ;
; flopr.v                                                            ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/016/a0163072/CPU/git/claptonver1/flopr.v                                                            ;             ;
; pcbranch.v                                                         ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/016/a0163072/CPU/git/processor/pcbranch.v                                                           ;             ;
; hazard.v                                                           ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/016/a0163072/CPU/git/processor/hazard.v                                                             ;             ;
; IM.v                                                               ; yes             ; Auto-Found Wizard-Generated File             ; /export/home/016/a0163072/CPU/git/IM.v                                                                           ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/altrom.inc                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/altram.inc                                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/altdpram.inc                                        ;             ;
; db/altsyncram_n6k1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_n6k1.tdf                                             ;             ;
; db/altsyncram_lga2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_lga2.tdf                                             ;             ;
; sort.mif                                                           ; yes             ; Auto-Found Memory Initialization File        ; /export/home/016/a0163072/CPU/git/sort.mif                                                                       ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                   ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                      ;             ;
; DM.v                                                               ; yes             ; Auto-Found Wizard-Generated File             ; /export/home/016/a0163072/CPU/git/DM.v                                                                           ;             ;
; db/altsyncram_hjk1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_hjk1.tdf                                             ;             ;
; db/altsyncram_fta2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_fta2.tdf                                             ;             ;
; r_sorted.mif                                                       ; yes             ; Auto-Found Memory Initialization File        ; /export/home/016/a0163072/CPU/git/r_sorted.mif                                                                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                         ; altera_sld  ;
; db/ip/sldb74b3a92/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,409       ;
;                                             ;             ;
; Total combinational functions               ; 1228        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 704         ;
;     -- 3 input functions                    ; 356         ;
;     -- <=2 input functions                  ; 168         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1113        ;
;     -- arithmetic mode                      ; 115         ;
;                                             ;             ;
; Total registers                             ; 557         ;
;     -- Dedicated logic registers            ; 557         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 180         ;
; Total memory bits                           ; 131072      ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 341         ;
; Total fan-out                               ; 7395        ;
; Average fan-out                             ; 3.38        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |claptonver1                                                                                                                            ; 1228 (4)            ; 557 (0)                   ; 131072      ; 0            ; 0       ; 0         ; 180  ; 0            ; |claptonver1                                                                                                                                                                                                                                                                                                                                            ; claptonver1                       ; work         ;
;    |DM:dm|                                                                                                                              ; 67 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|DM:dm                                                                                                                                                                                                                                                                                                                                      ; DM                                ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 67 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|DM:dm|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;          |altsyncram_hjk1:auto_generated|                                                                                               ; 67 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|DM:dm|altsyncram:altsyncram_component|altsyncram_hjk1:auto_generated                                                                                                                                                                                                                                                                       ; altsyncram_hjk1                   ; work         ;
;             |altsyncram_fta2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|DM:dm|altsyncram:altsyncram_component|altsyncram_hjk1:auto_generated|altsyncram_fta2:altsyncram1                                                                                                                                                                                                                                           ; altsyncram_fta2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 67 (50)             ; 50 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|DM:dm|altsyncram:altsyncram_component|altsyncram_hjk1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                             ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|DM:dm|altsyncram:altsyncram_component|altsyncram_hjk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;    |IM:im|                                                                                                                              ; 67 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|IM:im                                                                                                                                                                                                                                                                                                                                      ; IM                                ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 67 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|IM:im|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;          |altsyncram_n6k1:auto_generated|                                                                                               ; 67 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated                                                                                                                                                                                                                                                                       ; altsyncram_n6k1                   ; work         ;
;             |altsyncram_lga2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|altsyncram_lga2:altsyncram1                                                                                                                                                                                                                                           ; altsyncram_lga2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 67 (50)             ; 50 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                             ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;    |chat:chatremove|                                                                                                                    ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|chat:chatremove                                                                                                                                                                                                                                                                                                                            ; chat                              ; work         ;
;    |cyclecounter:cyclecount|                                                                                                            ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|cyclecounter:cyclecount                                                                                                                                                                                                                                                                                                                    ; cyclecounter                      ; work         ;
;    |pllclk:pllclk_inst|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|pllclk:pllclk_inst                                                                                                                                                                                                                                                                                                                         ; pllclk                            ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|pllclk:pllclk_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                 ; altpll                            ; work         ;
;          |pllclk_altpll:auto_generated|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|pllclk:pllclk_inst|altpll:altpll_component|pllclk_altpll:auto_generated                                                                                                                                                                                                                                                                    ; pllclk_altpll                     ; work         ;
;    |processor:proc|                                                                                                                     ; 873 (0)             ; 304 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc                                                                                                                                                                                                                                                                                                                             ; processor                         ; work         ;
;       |ALU:alu|                                                                                                                         ; 382 (382)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc|ALU:alu                                                                                                                                                                                                                                                                                                                     ; ALU                               ; work         ;
;       |adder:pcadd1|                                                                                                                    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc|adder:pcadd1                                                                                                                                                                                                                                                                                                                ; adder                             ; work         ;
;       |adder:pcadd2|                                                                                                                    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc|adder:pcadd2                                                                                                                                                                                                                                                                                                                ; adder                             ; work         ;
;       |controller:c|                                                                                                                    ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc|controller:c                                                                                                                                                                                                                                                                                                                ; controller                        ; work         ;
;          |maindec:md|                                                                                                                   ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc|controller:c|maindec:md                                                                                                                                                                                                                                                                                                     ; maindec                           ; work         ;
;       |flopenable:IFID|                                                                                                                 ; 24 (24)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc|flopenable:IFID                                                                                                                                                                                                                                                                                                             ; flopenable                        ; work         ;
;       |flopenableEX:IDEX|                                                                                                               ; 141 (141)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc|flopenableEX:IDEX                                                                                                                                                                                                                                                                                                           ; flopenableEX                      ; work         ;
;       |flopenablepc:pcreg|                                                                                                              ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc|flopenablepc:pcreg                                                                                                                                                                                                                                                                                                          ; flopenablepc                      ; work         ;
;       |flopr:EXMEM|                                                                                                                     ; 0 (0)               ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc|flopr:EXMEM                                                                                                                                                                                                                                                                                                                 ; flopr                             ; work         ;
;       |flopr:MEMWB1|                                                                                                                    ; 0 (0)               ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc|flopr:MEMWB1                                                                                                                                                                                                                                                                                                                ; flopr                             ; work         ;
;       |flopr:MEMWB2|                                                                                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc|flopr:MEMWB2                                                                                                                                                                                                                                                                                                                ; flopr                             ; work         ;
;       |hazard:haz|                                                                                                                      ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc|hazard:haz                                                                                                                                                                                                                                                                                                                  ; hazard                            ; work         ;
;       |mux2:exinput|                                                                                                                    ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc|mux2:exinput                                                                                                                                                                                                                                                                                                                ; mux2                              ; work         ;
;       |mux2:regwritemux|                                                                                                                ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc|mux2:regwritemux                                                                                                                                                                                                                                                                                                            ; mux2                              ; work         ;
;       |mux2:rsmux|                                                                                                                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc|mux2:rsmux                                                                                                                                                                                                                                                                                                                  ; mux2                              ; work         ;
;       |mux2:srcbmux|                                                                                                                    ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc|mux2:srcbmux                                                                                                                                                                                                                                                                                                                ; mux2                              ; work         ;
;       |mux2:writeregdestination|                                                                                                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc|mux2:writeregdestination                                                                                                                                                                                                                                                                                                    ; mux2                              ; work         ;
;       |mux3:aemux|                                                                                                                      ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc|mux3:aemux                                                                                                                                                                                                                                                                                                                  ; mux3                              ; work         ;
;       |mux3:bemux|                                                                                                                      ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc|mux3:bemux                                                                                                                                                                                                                                                                                                                  ; mux3                              ; work         ;
;       |pcbranch:pcbr|                                                                                                                   ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc|pcbranch:pcbr                                                                                                                                                                                                                                                                                                               ; pcbranch                          ; work         ;
;       |regfile:re|                                                                                                                      ; 100 (100)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc|regfile:re                                                                                                                                                                                                                                                                                                                  ; regfile                           ; work         ;
;       |signext:se|                                                                                                                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|processor:proc|signext:se                                                                                                                                                                                                                                                                                                                  ; signext                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 177 (1)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 176 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 176 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 176 (1)             ; 114 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                    ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                ; alt_sld_fab_alt_sld_fab_ident     ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 163 (0)             ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 163 (121)           ; 108 (80)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |switch:sw|                                                                                                                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |claptonver1|switch:sw                                                                                                                                                                                                                                                                                                                                  ; switch                            ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+--------------+
; Name                                                                                                        ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF          ;
+-------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+--------------+
; DM:dm|altsyncram:altsyncram_component|altsyncram_hjk1:auto_generated|altsyncram_fta2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; r_sorted.mif ;
; IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|altsyncram_lga2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; sort.mif     ;
+-------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |claptonver1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |claptonver1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |claptonver1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |claptonver1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |claptonver1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |claptonver1|pllclk:pllclk_inst                                                                                                                                                                                                                                                  ; pllclk.v        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                   ;
+-------------------------------------------------+----------------------------------------------------+
; Register name                                   ; Reason for Removal                                 ;
+-------------------------------------------------+----------------------------------------------------+
; processor:proc|flopenable:IFID|q[8..15]         ; Lost fanout                                        ;
; processor:proc|flopenableEX:IDEX|q[7..9,11..15] ; Merged with processor:proc|flopenableEX:IDEX|q[10] ;
; processor:proc|flopr:EXMEM|q[11..18]            ; Merged with processor:proc|flopr:EXMEM|q[10]       ;
; Total Number of Removed Registers = 24          ;                                                    ;
+-------------------------------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 557   ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 81    ;
; Number of registers using Asynchronous Clear ; 454   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 242   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; processor:proc|flopenable:IFID|q[26]                                                                                                                                                                                                                                                                                            ; 27      ;
; processor:proc|flopenable:IFID|q[27]                                                                                                                                                                                                                                                                                            ; 13      ;
; processor:proc|flopenable:IFID|q[28]                                                                                                                                                                                                                                                                                            ; 12      ;
; processor:proc|flopenable:IFID|q[29]                                                                                                                                                                                                                                                                                            ; 13      ;
; processor:proc|flopenable:IFID|q[31]                                                                                                                                                                                                                                                                                            ; 11      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 7                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |claptonver1|processor:proc|flopenableEX:IDEX|q[65]                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |claptonver1|processor:proc|flopenablepc:pcreg|q[7]                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |claptonver1|IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |claptonver1|IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |claptonver1|DM:dm|altsyncram:altsyncram_component|altsyncram_hjk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |claptonver1|DM:dm|altsyncram:altsyncram_component|altsyncram_hjk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |claptonver1|DM:dm|altsyncram:altsyncram_component|altsyncram_hjk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |claptonver1|IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |claptonver1|processor:proc|flopenableEX:IDEX|q[62]                                                                                                                               ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |claptonver1|processor:proc|flopenable:IFID|q[2]                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |claptonver1|IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |claptonver1|DM:dm|altsyncram:altsyncram_component|altsyncram_hjk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |claptonver1|processor:proc|flopenableEX:IDEX|q[53]                                                                                                                               ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |claptonver1|processor:proc|flopenableEX:IDEX|q[31]                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |claptonver1|IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |claptonver1|DM:dm|altsyncram:altsyncram_component|altsyncram_hjk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |claptonver1|IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |claptonver1|DM:dm|altsyncram:altsyncram_component|altsyncram_hjk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |claptonver1|processor:proc|flopenable:IFID|q[31]                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |claptonver1|processor:proc|mux2:exinput|y[11]                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |claptonver1|processor:proc|controller:c|maindec:md|blt                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |claptonver1|processor:proc|mux3:bemux|Mux1                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |claptonver1|processor:proc|mux3:aemux|Mux2                                                                                                                                       ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |claptonver1|processor:proc|ALU:alu|Mux4                                                                                                                                          ;
; 24:1               ; 3 bits    ; 48 LEs        ; 27 LEs               ; 21 LEs                 ; No         ; |claptonver1|processor:proc|ALU:alu|Mux13                                                                                                                                         ;
; 24:1               ; 2 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |claptonver1|processor:proc|ALU:alu|Mux9                                                                                                                                          ;
; 25:1               ; 2 bits    ; 32 LEs        ; 18 LEs               ; 14 LEs                 ; No         ; |claptonver1|processor:proc|ALU:alu|Mux11                                                                                                                                         ;
; 27:1               ; 2 bits    ; 36 LEs        ; 20 LEs               ; 16 LEs                 ; No         ; |claptonver1|processor:proc|ALU:alu|Mux0                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|altsyncram_lga2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DM:dm|altsyncram:altsyncram_component|altsyncram_hjk1:auto_generated|altsyncram_fta2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pllclk:pllclk_inst|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------+
; Parameter Name                ; Value                    ; Type                         ;
+-------------------------------+--------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                      ;
; PLL_TYPE                      ; AUTO                     ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pllclk ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 25000                    ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                      ;
; LOCK_HIGH                     ; 1                        ; Untyped                      ;
; LOCK_LOW                      ; 1                        ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                      ;
; SKIP_VCO                      ; OFF                      ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                      ;
; BANDWIDTH                     ; 0                        ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                      ;
; DOWN_SPREAD                   ; 0                        ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 37                       ; Signed Integer               ;
; CLK1_MULTIPLY_BY              ; 37                       ; Signed Integer               ;
; CLK0_MULTIPLY_BY              ; 37                       ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 20                       ; Signed Integer               ;
; CLK1_DIVIDE_BY                ; 20                       ; Signed Integer               ;
; CLK0_DIVIDE_BY                ; 20                       ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 6757                     ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 7601                     ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                      ;
; DPA_DIVIDER                   ; 0                        ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; VCO_MIN                       ; 0                        ; Untyped                      ;
; VCO_MAX                       ; 0                        ; Untyped                      ;
; VCO_CENTER                    ; 0                        ; Untyped                      ;
; PFD_MIN                       ; 0                        ; Untyped                      ;
; PFD_MAX                       ; 0                        ; Untyped                      ;
; M_INITIAL                     ; 0                        ; Untyped                      ;
; M                             ; 0                        ; Untyped                      ;
; N                             ; 1                        ; Untyped                      ;
; M2                            ; 1                        ; Untyped                      ;
; N2                            ; 1                        ; Untyped                      ;
; SS                            ; 1                        ; Untyped                      ;
; C0_HIGH                       ; 0                        ; Untyped                      ;
; C1_HIGH                       ; 0                        ; Untyped                      ;
; C2_HIGH                       ; 0                        ; Untyped                      ;
; C3_HIGH                       ; 0                        ; Untyped                      ;
; C4_HIGH                       ; 0                        ; Untyped                      ;
; C5_HIGH                       ; 0                        ; Untyped                      ;
; C6_HIGH                       ; 0                        ; Untyped                      ;
; C7_HIGH                       ; 0                        ; Untyped                      ;
; C8_HIGH                       ; 0                        ; Untyped                      ;
; C9_HIGH                       ; 0                        ; Untyped                      ;
; C0_LOW                        ; 0                        ; Untyped                      ;
; C1_LOW                        ; 0                        ; Untyped                      ;
; C2_LOW                        ; 0                        ; Untyped                      ;
; C3_LOW                        ; 0                        ; Untyped                      ;
; C4_LOW                        ; 0                        ; Untyped                      ;
; C5_LOW                        ; 0                        ; Untyped                      ;
; C6_LOW                        ; 0                        ; Untyped                      ;
; C7_LOW                        ; 0                        ; Untyped                      ;
; C8_LOW                        ; 0                        ; Untyped                      ;
; C9_LOW                        ; 0                        ; Untyped                      ;
; C0_INITIAL                    ; 0                        ; Untyped                      ;
; C1_INITIAL                    ; 0                        ; Untyped                      ;
; C2_INITIAL                    ; 0                        ; Untyped                      ;
; C3_INITIAL                    ; 0                        ; Untyped                      ;
; C4_INITIAL                    ; 0                        ; Untyped                      ;
; C5_INITIAL                    ; 0                        ; Untyped                      ;
; C6_INITIAL                    ; 0                        ; Untyped                      ;
; C7_INITIAL                    ; 0                        ; Untyped                      ;
; C8_INITIAL                    ; 0                        ; Untyped                      ;
; C9_INITIAL                    ; 0                        ; Untyped                      ;
; C0_MODE                       ; BYPASS                   ; Untyped                      ;
; C1_MODE                       ; BYPASS                   ; Untyped                      ;
; C2_MODE                       ; BYPASS                   ; Untyped                      ;
; C3_MODE                       ; BYPASS                   ; Untyped                      ;
; C4_MODE                       ; BYPASS                   ; Untyped                      ;
; C5_MODE                       ; BYPASS                   ; Untyped                      ;
; C6_MODE                       ; BYPASS                   ; Untyped                      ;
; C7_MODE                       ; BYPASS                   ; Untyped                      ;
; C8_MODE                       ; BYPASS                   ; Untyped                      ;
; C9_MODE                       ; BYPASS                   ; Untyped                      ;
; C0_PH                         ; 0                        ; Untyped                      ;
; C1_PH                         ; 0                        ; Untyped                      ;
; C2_PH                         ; 0                        ; Untyped                      ;
; C3_PH                         ; 0                        ; Untyped                      ;
; C4_PH                         ; 0                        ; Untyped                      ;
; C5_PH                         ; 0                        ; Untyped                      ;
; C6_PH                         ; 0                        ; Untyped                      ;
; C7_PH                         ; 0                        ; Untyped                      ;
; C8_PH                         ; 0                        ; Untyped                      ;
; C9_PH                         ; 0                        ; Untyped                      ;
; L0_HIGH                       ; 1                        ; Untyped                      ;
; L1_HIGH                       ; 1                        ; Untyped                      ;
; G0_HIGH                       ; 1                        ; Untyped                      ;
; G1_HIGH                       ; 1                        ; Untyped                      ;
; G2_HIGH                       ; 1                        ; Untyped                      ;
; G3_HIGH                       ; 1                        ; Untyped                      ;
; E0_HIGH                       ; 1                        ; Untyped                      ;
; E1_HIGH                       ; 1                        ; Untyped                      ;
; E2_HIGH                       ; 1                        ; Untyped                      ;
; E3_HIGH                       ; 1                        ; Untyped                      ;
; L0_LOW                        ; 1                        ; Untyped                      ;
; L1_LOW                        ; 1                        ; Untyped                      ;
; G0_LOW                        ; 1                        ; Untyped                      ;
; G1_LOW                        ; 1                        ; Untyped                      ;
; G2_LOW                        ; 1                        ; Untyped                      ;
; G3_LOW                        ; 1                        ; Untyped                      ;
; E0_LOW                        ; 1                        ; Untyped                      ;
; E1_LOW                        ; 1                        ; Untyped                      ;
; E2_LOW                        ; 1                        ; Untyped                      ;
; E3_LOW                        ; 1                        ; Untyped                      ;
; L0_INITIAL                    ; 1                        ; Untyped                      ;
; L1_INITIAL                    ; 1                        ; Untyped                      ;
; G0_INITIAL                    ; 1                        ; Untyped                      ;
; G1_INITIAL                    ; 1                        ; Untyped                      ;
; G2_INITIAL                    ; 1                        ; Untyped                      ;
; G3_INITIAL                    ; 1                        ; Untyped                      ;
; E0_INITIAL                    ; 1                        ; Untyped                      ;
; E1_INITIAL                    ; 1                        ; Untyped                      ;
; E2_INITIAL                    ; 1                        ; Untyped                      ;
; E3_INITIAL                    ; 1                        ; Untyped                      ;
; L0_MODE                       ; BYPASS                   ; Untyped                      ;
; L1_MODE                       ; BYPASS                   ; Untyped                      ;
; G0_MODE                       ; BYPASS                   ; Untyped                      ;
; G1_MODE                       ; BYPASS                   ; Untyped                      ;
; G2_MODE                       ; BYPASS                   ; Untyped                      ;
; G3_MODE                       ; BYPASS                   ; Untyped                      ;
; E0_MODE                       ; BYPASS                   ; Untyped                      ;
; E1_MODE                       ; BYPASS                   ; Untyped                      ;
; E2_MODE                       ; BYPASS                   ; Untyped                      ;
; E3_MODE                       ; BYPASS                   ; Untyped                      ;
; L0_PH                         ; 0                        ; Untyped                      ;
; L1_PH                         ; 0                        ; Untyped                      ;
; G0_PH                         ; 0                        ; Untyped                      ;
; G1_PH                         ; 0                        ; Untyped                      ;
; G2_PH                         ; 0                        ; Untyped                      ;
; G3_PH                         ; 0                        ; Untyped                      ;
; E0_PH                         ; 0                        ; Untyped                      ;
; E1_PH                         ; 0                        ; Untyped                      ;
; E2_PH                         ; 0                        ; Untyped                      ;
; E3_PH                         ; 0                        ; Untyped                      ;
; M_PH                          ; 0                        ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; CLK0_COUNTER                  ; G0                       ; Untyped                      ;
; CLK1_COUNTER                  ; G0                       ; Untyped                      ;
; CLK2_COUNTER                  ; G0                       ; Untyped                      ;
; CLK3_COUNTER                  ; G0                       ; Untyped                      ;
; CLK4_COUNTER                  ; G0                       ; Untyped                      ;
; CLK5_COUNTER                  ; G0                       ; Untyped                      ;
; CLK6_COUNTER                  ; E0                       ; Untyped                      ;
; CLK7_COUNTER                  ; E1                       ; Untyped                      ;
; CLK8_COUNTER                  ; E2                       ; Untyped                      ;
; CLK9_COUNTER                  ; E3                       ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; M_TIME_DELAY                  ; 0                        ; Untyped                      ;
; N_TIME_DELAY                  ; 0                        ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                      ;
; VCO_POST_SCALE                ; 0                        ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK2                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                      ;
; CBXI_PARAMETER                ; pllclk_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE               ;
+-------------------------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|flopenablepc:pcreg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|mux2:pcbrmux ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|mux2:pcjumpmux ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|flopenable:IFID ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|mux2:rsmux ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|flopenableEX:IDEX ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 66    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|mux3:aemux ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|mux3:bemux ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|mux2:srcbmux ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|mux2:writeregdestination ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|flopr:EXMEM ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 57    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|mux2:limux ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|mux2:exinput ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|flopr:MEMWB1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 36    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|flopr:MEMWB2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|mux2:regwritemux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IM:im|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                ;
; WIDTH_A                            ; 16                   ; Signed Integer         ;
; WIDTHAD_A                          ; 12                   ; Signed Integer         ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 1                    ; Untyped                ;
; WIDTHAD_B                          ; 1                    ; Untyped                ;
; NUMWORDS_B                         ; 1                    ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; sort.mif             ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_n6k1      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DM:dm|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                ;
; WIDTH_A                            ; 16                   ; Signed Integer         ;
; WIDTHAD_A                          ; 12                   ; Signed Integer         ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 1                    ; Untyped                ;
; WIDTHAD_B                          ; 1                    ; Untyped                ;
; NUMWORDS_B                         ; 1                    ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; r_sorted.mif         ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_hjk1      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; pllclk:pllclk_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 25000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                  ;
+-------------------------------------------+---------------------------------------+
; Name                                      ; Value                                 ;
+-------------------------------------------+---------------------------------------+
; Number of entity instances                ; 2                                     ;
; Entity Instance                           ; IM:im|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                           ;
;     -- WIDTH_A                            ; 16                                    ;
;     -- NUMWORDS_A                         ; 4096                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 1                                     ;
;     -- NUMWORDS_B                         ; 1                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ;
; Entity Instance                           ; DM:dm|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                           ;
;     -- WIDTH_A                            ; 16                                    ;
;     -- NUMWORDS_A                         ; 4096                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 1                                     ;
;     -- NUMWORDS_B                         ; 1                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ;
+-------------------------------------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IM:im"                                                                                                                                                                                ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:proc|hazard:haz"                                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; writeregM ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (3 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:proc|flopr:MEMWB2"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q[2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:proc|ALU:alu"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; C    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:proc|flopenableEX:IDEX"                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; q[60] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "processor:proc|adder:pcadd1" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; b[15..1] ; Input ; Info     ; Stuck at GND              ;
; b[0]     ; Input ; Info     ; Stuck at VCC              ;
+----------+-------+----------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:proc|flopenablepc:pcreg"                                                                                                                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:proc|controller:c|maindec:md"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:proc"                                                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; aluaE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alubE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; srcaD ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; srcbD ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                         ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                   ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------+
; 0              ; NONE        ; 16    ; 4096  ; Read/Write ; IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated ;
; 1              ; NONE        ; 16    ; 4096  ; Read/Write ; DM:dm|altsyncram:altsyncram_component|altsyncram_hjk1:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 234                         ;
; cycloneiii_ff         ; 443                         ;
;     CLR               ; 209                         ;
;     CLR SCLR          ; 10                          ;
;     CLR SLD           ; 24                          ;
;     ENA               ; 14                          ;
;     ENA CLR           ; 142                         ;
;     ENA CLR SLD       ; 8                           ;
;     SLD               ; 32                          ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 1057                        ;
;     arith             ; 107                         ;
;         2 data inputs ; 64                          ;
;         3 data inputs ; 43                          ;
;     normal            ; 950                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 246                         ;
;         4 data inputs ; 634                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 8.51                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Fri May 31 16:00:16 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off claptonver1 -c claptonver1
Warning (125092): Tcl Script File regclk.qip not found
    Info (125063): set_global_assignment -name QIP_FILE regclk.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file claptonver1.v
    Info (12023): Found entity 1: claptonver1 File: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v Line: 1
Warning (12019): Can't analyze file -- file ../../LED/pcdis.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file output_files/phasecounter.v
    Info (12023): Found entity 1: phasecounter File: /export/home/016/a0163072/CPU/git/claptonver1/output_files/phasecounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /export/home/016/a0163072/CPU/git/controller/flopenableEX.v
    Info (12023): Found entity 1: flopenableEX File: /export/home/016/a0163072/CPU/git/controller/flopenableEX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file switch.v
    Info (12023): Found entity 1: switch File: /export/home/016/a0163072/CPU/git/claptonver1/switch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cyclecounter.v
    Info (12023): Found entity 1: cyclecounter File: /export/home/016/a0163072/CPU/git/claptonver1/cyclecounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pllclk.v
    Info (12023): Found entity 1: pllclk File: /export/home/016/a0163072/CPU/git/claptonver1/pllclk.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at claptonver1.v(19): created implicit net for "instrex" File: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v Line: 19
Info (12127): Elaborating entity "claptonver1" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at claptonver1.v(19): object "instrex" assigned a value but never read File: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v Line: 19
Warning (10230): Verilog HDL assignment warning at claptonver1.v(19): truncated value with size 16 to match size of target (1) File: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v Line: 19
Info (12128): Elaborating entity "cyclecounter" for hierarchy "cyclecounter:cyclecount" File: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v Line: 24
Warning (12125): Using design file chat.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: chat File: /export/home/016/a0163072/CPU/git/claptonver1/chat.v Line: 1
Info (12128): Elaborating entity "chat" for hierarchy "chat:chatremove" File: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v Line: 26
Warning (10230): Verilog HDL assignment warning at chat.v(11): truncated value with size 32 to match size of target (5) File: /export/home/016/a0163072/CPU/git/claptonver1/chat.v Line: 11
Info (12128): Elaborating entity "switch" for hierarchy "switch:sw" File: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v Line: 31
Info (12128): Elaborating entity "pllclk" for hierarchy "pllclk:pllclk_inst" File: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v Line: 60
Info (12128): Elaborating entity "altpll" for hierarchy "pllclk:pllclk_inst|altpll:altpll_component" File: /export/home/016/a0163072/CPU/git/claptonver1/pllclk.v Line: 98
Info (12130): Elaborated megafunction instantiation "pllclk:pllclk_inst|altpll:altpll_component" File: /export/home/016/a0163072/CPU/git/claptonver1/pllclk.v Line: 98
Info (12133): Instantiated megafunction "pllclk:pllclk_inst|altpll:altpll_component" with the following parameter: File: /export/home/016/a0163072/CPU/git/claptonver1/pllclk.v Line: 98
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "20"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "37"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "20"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "37"
    Info (12134): Parameter "clk1_phase_shift" = "7601"
    Info (12134): Parameter "clk2_divide_by" = "20"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "37"
    Info (12134): Parameter "clk2_phase_shift" = "6757"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "25000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pllclk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pllclk_altpll.v
    Info (12023): Found entity 1: pllclk_altpll File: /export/home/016/a0163072/CPU/git/claptonver1/db/pllclk_altpll.v Line: 29
Info (12128): Elaborating entity "pllclk_altpll" for hierarchy "pllclk:pllclk_inst|altpll:altpll_component|pllclk_altpll:auto_generated" File: /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (12125): Using design file /export/home/016/a0163072/CPU/git/processor/processor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: processor File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 1
Info (12128): Elaborating entity "processor" for hierarchy "processor:proc" File: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v Line: 63
Warning (10036): Verilog HDL or VHDL warning at processor.v(32): object "jumpE" assigned a value but never read File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 32
Warning (10036): Verilog HDL or VHDL warning at processor.v(48): object "inW" assigned a value but never read File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 48
Warning (10034): Output port "outW" at processor.v(14) has no driver File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 14
Warning (12125): Using design file /export/home/016/a0163072/CPU/git/controller/controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: controller File: /export/home/016/a0163072/CPU/git/controller/controller.v Line: 1
Info (12128): Elaborating entity "controller" for hierarchy "processor:proc|controller:c" File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 56
Warning (12125): Using design file /export/home/016/a0163072/CPU/git/controller/maindec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: maindec File: /export/home/016/a0163072/CPU/git/controller/maindec.v Line: 1
Info (12128): Elaborating entity "maindec" for hierarchy "processor:proc|controller:c|maindec:md" File: /export/home/016/a0163072/CPU/git/controller/controller.v Line: 17
Warning (12125): Using design file /export/home/016/a0163072/CPU/git/controller/aludec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: aludec File: /export/home/016/a0163072/CPU/git/controller/aludec.v Line: 1
Info (12128): Elaborating entity "aludec" for hierarchy "processor:proc|controller:c|aludec:ad" File: /export/home/016/a0163072/CPU/git/controller/controller.v Line: 18
Warning (12125): Using design file /export/home/016/a0163072/CPU/git/processor/flopenablepc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: flopenablepc File: /export/home/016/a0163072/CPU/git/processor/flopenablepc.v Line: 1
Info (12128): Elaborating entity "flopenablepc" for hierarchy "processor:proc|flopenablepc:pcreg" File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 65
Warning (12125): Using design file /export/home/016/a0163072/CPU/git/processor/adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: adder File: /export/home/016/a0163072/CPU/git/processor/adder.v Line: 1
Info (12128): Elaborating entity "adder" for hierarchy "processor:proc|adder:pcadd1" File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 66
Warning (12125): Using design file mux2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux2 File: /export/home/016/a0163072/CPU/git/claptonver1/mux2.v Line: 1
Info (12128): Elaborating entity "mux2" for hierarchy "processor:proc|mux2:pcbrmux" File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 68
Warning (12125): Using design file /export/home/016/a0163072/CPU/git/processor/flopenable.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: flopenable File: /export/home/016/a0163072/CPU/git/processor/flopenable.v Line: 1
Info (12128): Elaborating entity "flopenable" for hierarchy "processor:proc|flopenable:IFID" File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 71
Info (12128): Elaborating entity "mux2" for hierarchy "processor:proc|mux2:rsmux" File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 77
Warning (12125): Using design file /export/home/016/a0163072/CPU/git/processor/regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: regfile File: /export/home/016/a0163072/CPU/git/processor/regfile.v Line: 1
Info (12128): Elaborating entity "regfile" for hierarchy "processor:proc|regfile:re" File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 78
Warning (12125): Using design file /export/home/016/a0163072/CPU/git/processor/signext.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: signext File: /export/home/016/a0163072/CPU/git/processor/signext.v Line: 1
Info (12128): Elaborating entity "signext" for hierarchy "processor:proc|signext:se" File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 79
Info (12128): Elaborating entity "flopenableEX" for hierarchy "processor:proc|flopenableEX:IDEX" File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 85
Warning (12125): Using design file /export/home/016/a0163072/CPU/git/processor/mux3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux3 File: /export/home/016/a0163072/CPU/git/processor/mux3.v Line: 1
Info (12128): Elaborating entity "mux3" for hierarchy "processor:proc|mux3:aemux" File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 89
Warning (12125): Using design file /export/home/016/a0163072/CPU/git/ALU.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ALU File: /export/home/016/a0163072/CPU/git/ALU.v Line: 1
Info (12128): Elaborating entity "ALU" for hierarchy "processor:proc|ALU:alu" File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 96
Warning (10230): Verilog HDL assignment warning at ALU.v(27): truncated value with size 32 to match size of target (16) File: /export/home/016/a0163072/CPU/git/ALU.v Line: 27
Warning (12125): Using design file flopr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: flopr File: /export/home/016/a0163072/CPU/git/claptonver1/flopr.v Line: 1
Info (12128): Elaborating entity "flopr" for hierarchy "processor:proc|flopr:EXMEM" File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 106
Warning (12125): Using design file /export/home/016/a0163072/CPU/git/processor/pcbranch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pcbranch File: /export/home/016/a0163072/CPU/git/processor/pcbranch.v Line: 1
Info (12128): Elaborating entity "pcbranch" for hierarchy "processor:proc|pcbranch:pcbr" File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 112
Info (12128): Elaborating entity "flopr" for hierarchy "processor:proc|flopr:MEMWB1" File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 133
Info (12128): Elaborating entity "flopr" for hierarchy "processor:proc|flopr:MEMWB2" File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 134
Warning (12125): Using design file /export/home/016/a0163072/CPU/git/processor/hazard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: hazard File: /export/home/016/a0163072/CPU/git/processor/hazard.v Line: 1
Info (12128): Elaborating entity "hazard" for hierarchy "processor:proc|hazard:haz" File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 141
Warning (10036): Verilog HDL or VHDL warning at hazard.v(10): object "branchstall" assigned a value but never read File: /export/home/016/a0163072/CPU/git/processor/hazard.v Line: 10
Warning (12125): Using design file /export/home/016/a0163072/CPU/git/IM.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: IM File: /export/home/016/a0163072/CPU/git/IM.v Line: 39
Info (12128): Elaborating entity "IM" for hierarchy "IM:im" File: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v Line: 64
Info (12128): Elaborating entity "altsyncram" for hierarchy "IM:im|altsyncram:altsyncram_component" File: /export/home/016/a0163072/CPU/git/IM.v Line: 85
Info (12130): Elaborated megafunction instantiation "IM:im|altsyncram:altsyncram_component" File: /export/home/016/a0163072/CPU/git/IM.v Line: 85
Info (12133): Instantiated megafunction "IM:im|altsyncram:altsyncram_component" with the following parameter: File: /export/home/016/a0163072/CPU/git/IM.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sort.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n6k1.tdf
    Info (12023): Found entity 1: altsyncram_n6k1 File: /export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_n6k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n6k1" for hierarchy "IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated" File: /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lga2.tdf
    Info (12023): Found entity 1: altsyncram_lga2 File: /export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_lga2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lga2" for hierarchy "IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|altsyncram_lga2:altsyncram1" File: /export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_n6k1.tdf Line: 36
Warning (113028): 1 out of 159 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: /export/home/016/a0163072/CPU/git/sort.mif Line: 1
    Warning (113026): Memory Initialization File Address 0 is not initialized File: /export/home/016/a0163072/CPU/git/sort.mif Line: 1
Critical Warning (127005): Memory depth (4096) in the design file differs from memory depth (159) in the Memory Initialization File "/export/home/016/a0163072/CPU/git/sort.mif" -- setting initial value for remaining addresses to 0 File: /export/home/016/a0163072/CPU/git/IM.v Line: 85
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_n6k1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_n6k1.tdf Line: 37
Info (12133): Instantiated megafunction "IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_n6k1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Warning (12125): Using design file /export/home/016/a0163072/CPU/git/DM.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DM File: /export/home/016/a0163072/CPU/git/DM.v Line: 39
Info (12128): Elaborating entity "DM" for hierarchy "DM:dm" File: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v Line: 65
Info (12128): Elaborating entity "altsyncram" for hierarchy "DM:dm|altsyncram:altsyncram_component" File: /export/home/016/a0163072/CPU/git/DM.v Line: 85
Info (12130): Elaborated megafunction instantiation "DM:dm|altsyncram:altsyncram_component" File: /export/home/016/a0163072/CPU/git/DM.v Line: 85
Info (12133): Instantiated megafunction "DM:dm|altsyncram:altsyncram_component" with the following parameter: File: /export/home/016/a0163072/CPU/git/DM.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "r_sorted.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hjk1.tdf
    Info (12023): Found entity 1: altsyncram_hjk1 File: /export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_hjk1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hjk1" for hierarchy "DM:dm|altsyncram:altsyncram_component|altsyncram_hjk1:auto_generated" File: /home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fta2.tdf
    Info (12023): Found entity 1: altsyncram_fta2 File: /export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_fta2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fta2" for hierarchy "DM:dm|altsyncram:altsyncram_component|altsyncram_hjk1:auto_generated|altsyncram_fta2:altsyncram1" File: /export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_hjk1.tdf Line: 36
Critical Warning (127005): Memory depth (4096) in the design file differs from memory depth (2048) in the Memory Initialization File "/export/home/016/a0163072/CPU/git/r_sorted.mif" -- setting initial value for remaining addresses to 0 File: /export/home/016/a0163072/CPU/git/DM.v Line: 85
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "processor:proc|pcF[15]" is missing source, defaulting to GND File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 4
    Warning (12110): Net "processor:proc|pcF[14]" is missing source, defaulting to GND File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 4
    Warning (12110): Net "processor:proc|pcF[13]" is missing source, defaulting to GND File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 4
    Warning (12110): Net "processor:proc|pcF[12]" is missing source, defaulting to GND File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 4
    Warning (12110): Net "processor:proc|pcF[11]" is missing source, defaulting to GND File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 4
    Warning (12110): Net "processor:proc|pcF[10]" is missing source, defaulting to GND File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 4
    Warning (12110): Net "processor:proc|pcF[9]" is missing source, defaulting to GND File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 4
    Warning (12110): Net "processor:proc|pcF[8]" is missing source, defaulting to GND File: /export/home/016/a0163072/CPU/git/processor/processor.v Line: 4
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.05.31.16:00:30 Progress: Loading sldb74b3a92/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb74b3a92/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (13000): Registers with preset signals will power-up high File: /export/home/016/a0163072/CPU/git/processor/flopenable.v Line: 9
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pc[8]" is stuck at GND File: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v Line: 6
    Warning (13410): Pin "pc[9]" is stuck at GND File: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v Line: 6
    Warning (13410): Pin "pc[10]" is stuck at GND File: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v Line: 6
    Warning (13410): Pin "pc[11]" is stuck at GND File: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v Line: 6
    Warning (13410): Pin "pc[12]" is stuck at GND File: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v Line: 6
    Warning (13410): Pin "pc[13]" is stuck at GND File: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v Line: 6
    Warning (13410): Pin "pc[14]" is stuck at GND File: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v Line: 6
    Warning (13410): Pin "pc[15]" is stuck at GND File: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v Line: 6
    Warning (13410): Pin "selecter1" is stuck at VCC File: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v Line: 11
    Warning (13410): Pin "outW" is stuck at GND File: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v Line: 13
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   25.000          clk
    Info (332111):   10.000          exe
    Info (332111):   10.000       notclk
    Info (332111):   13.513 pllclk_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   13.513 pllclk_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   13.513 pllclk_inst|altpll_component|auto_generated|pll1|clk[2]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file /export/home/016/a0163072/CPU/git/claptonver1/output_files/claptonver1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1680 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 162 output pins
    Info (21061): Implemented 1462 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 1126 megabytes
    Info: Processing ended: Fri May 31 16:00:40 2019
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:52


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /export/home/016/a0163072/CPU/git/claptonver1/output_files/claptonver1.map.smsg.


