Flow report for FPGC4
Sun Dec  8 15:52:39 2019
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Sun Dec  8 15:52:39 2019       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; FPGC4                                       ;
; Top-level Entity Name              ; FPGC4                                       ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE15F23C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 5,454 / 15,408 ( 35 % )                     ;
;     Total combinational functions  ; 4,277 / 15,408 ( 28 % )                     ;
;     Dedicated logic registers      ; 3,195 / 15,408 ( 21 % )                     ;
; Total registers                    ; 3195                                        ;
; Total pins                         ; 64 / 344 ( 19 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 115,072 / 516,096 ( 22 % )                  ;
; Embedded Multiplier 9-bit elements ; 6 / 112 ( 5 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 12/08/2019 15:51:15 ;
; Main task         ; Compilation         ;
; Revision Name     ; FPGC4               ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                             ;
+--------------------------------------+----------------------------------------+---------------+-------------+----------------+
; Assignment Name                      ; Value                                  ; Default Value ; Entity Name ; Section Id     ;
+--------------------------------------+----------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                ; 167537335015154.157581667527124        ; --            ; --          ; --             ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; led_test_tb    ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; led_test_tb                            ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                            ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                  ; ModelSim (Verilog)                     ; <None>        ; --          ; --             ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                        ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_FILE                  ; simulation/modelsim/led_test.vt        ; --            ; --          ; led_test_tb    ;
; EDA_TEST_BENCH_MODULE_NAME           ; led_test_tb                            ; --            ; --          ; led_test_tb    ;
; EDA_TEST_BENCH_NAME                  ; led_test_tb                            ; --            ; --          ; eda_simulation ;
; EDA_TIME_SCALE                       ; 1 ps                                   ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                     ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                      ; --            ; --          ; --             ;
; MISC_FILE                            ; pll_bb.v                               ; --            ; --          ; --             ;
; MISC_FILE                            ; pll.ppf                                ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS       ; Half Signal Swing                      ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS       ; Half Signal Swing                      ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS      ; Half Vccio                             ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS      ; Half Vccio                             ; --            ; --          ; --             ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                    ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                           ; --            ; --          ; --             ;
+--------------------------------------+----------------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:32     ; 1.0                     ; 995 MB              ; 00:00:46                           ;
; Fitter               ; 00:00:39     ; 1.1                     ; 1339 MB             ; 00:00:53                           ;
; Assembler            ; 00:00:01     ; 1.0                     ; 850 MB              ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:04     ; 1.2                     ; 877 MB              ; 00:00:05                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 1085 MB             ; 00:00:02                           ;
; Total                ; 00:01:18     ; --                      ; --                  ; 00:01:47                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+----------------------+------------------+----------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+----------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis ; SurfaceLinux     ; Ubuntu 18.04.3 ; 18         ; x86_64         ;
; Fitter               ; SurfaceLinux     ; Ubuntu 18.04.3 ; 18         ; x86_64         ;
; Assembler            ; SurfaceLinux     ; Ubuntu 18.04.3 ; 18         ; x86_64         ;
; Timing Analyzer      ; SurfaceLinux     ; Ubuntu 18.04.3 ; 18         ; x86_64         ;
; EDA Netlist Writer   ; SurfaceLinux     ; Ubuntu 18.04.3 ; 18         ; x86_64         ;
+----------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off FPGC4 -c FPGC4
quartus_fit --read_settings_files=off --write_settings_files=off FPGC4 -c FPGC4
quartus_asm --read_settings_files=off --write_settings_files=off FPGC4 -c FPGC4
quartus_sta FPGC4 -c FPGC4
quartus_eda --read_settings_files=off --write_settings_files=off FPGC4 -c FPGC4



