/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  reg [4:0] celloutsig_1_11z;
  wire [14:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [16:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_0z[2] | ~(celloutsig_0_2z[0]);
  assign celloutsig_1_19z = celloutsig_1_1z | ~(celloutsig_1_16z[1]);
  assign celloutsig_0_6z = celloutsig_0_2z[1] | ~(in_data[14]);
  assign celloutsig_0_9z = celloutsig_0_6z | ~(celloutsig_0_0z[0]);
  assign celloutsig_0_10z = celloutsig_0_0z[0] | ~(in_data[16]);
  assign celloutsig_1_4z = celloutsig_1_0z[0] | ~(celloutsig_1_2z[9]);
  assign celloutsig_1_6z = celloutsig_1_5z[1] | ~(celloutsig_1_3z);
  reg [15:0] _07_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _07_ <= 16'h0000;
    else _07_ <= { celloutsig_0_2z[1], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_11z };
  assign out_data[47:32] = _07_;
  assign celloutsig_0_5z = celloutsig_0_0z[0] == celloutsig_0_1z;
  assign celloutsig_1_1z = in_data[171:162] == in_data[137:128];
  assign celloutsig_1_3z = { celloutsig_1_2z[10:5], celloutsig_1_0z } == { in_data[118:111], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_13z = celloutsig_1_12z[4:1] == { celloutsig_1_12z[8:6], celloutsig_1_1z };
  assign celloutsig_0_4z = celloutsig_0_0z[3:0] > celloutsig_0_0z[4:1];
  assign celloutsig_0_12z = celloutsig_0_8z[14:6] > { in_data[80], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_1z = in_data[45:36] > in_data[32:23];
  assign celloutsig_1_15z = { celloutsig_1_8z[4:3], celloutsig_1_12z } * { celloutsig_1_11z[3], celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_1_16z = { celloutsig_1_9z, celloutsig_1_7z } * celloutsig_1_12z[7:2];
  assign celloutsig_0_8z = in_data[51:35] * { celloutsig_0_7z[5:4], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_15z = { out_data[38:37], celloutsig_0_9z } * { out_data[43:42], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[170:166] * in_data[153:149];
  assign celloutsig_1_5z = celloutsig_1_2z[8:2] * { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_7z = celloutsig_1_5z[2:0] * { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_9z = celloutsig_1_2z[3:1] * celloutsig_1_0z[2:0];
  assign celloutsig_0_0z = in_data[31] ? in_data[89:85] : in_data[42:38];
  assign celloutsig_1_2z = celloutsig_1_0z[4] ? in_data[114:104] : { in_data[107:102], 1'h0, celloutsig_1_0z[3:0] };
  assign celloutsig_1_8z = celloutsig_1_5z[0] ? { in_data[106:96], celloutsig_1_4z } : in_data[191:180];
  assign celloutsig_1_12z = celloutsig_1_5z[0] ? { celloutsig_1_5z[6:1], 1'h1, celloutsig_1_4z, celloutsig_1_5z[6:1], 1'h1 } : { celloutsig_1_2z[6:0], celloutsig_1_5z[6:1], 1'h0, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_15z[14:12], celloutsig_1_9z } <<< { celloutsig_1_8z[10:6], celloutsig_1_13z };
  assign celloutsig_0_7z = { in_data[81], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z } <<< { celloutsig_0_2z[1:0], celloutsig_0_0z };
  assign celloutsig_0_11z = in_data[37:26] <<< { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[80:77] <<< in_data[21:18];
  always_latch
    if (!clkin_data[32]) celloutsig_1_11z = 5'h00;
    else if (clkin_data[64]) celloutsig_1_11z = { celloutsig_1_2z[1], celloutsig_1_9z, celloutsig_1_3z };
  assign { out_data[133:128], out_data[96], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z };
endmodule
