[2025-09-17 12:14:27] START suite=qualcomm_srv trace=srv502_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv502_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2818193 heartbeat IPC: 3.548 cumulative IPC: 3.548 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5381625 heartbeat IPC: 3.901 cumulative IPC: 3.716 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5381625 cumulative IPC: 3.716 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5381625 cumulative IPC: 3.716 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 14643568 heartbeat IPC: 1.08 cumulative IPC: 1.08 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 23955170 heartbeat IPC: 1.074 cumulative IPC: 1.077 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 33160745 heartbeat IPC: 1.086 cumulative IPC: 1.08 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 42437403 heartbeat IPC: 1.078 cumulative IPC: 1.079 (Simulation time: 00 hr 05 min 51 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 51696583 heartbeat IPC: 1.08 cumulative IPC: 1.08 (Simulation time: 00 hr 06 min 58 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 60820254 heartbeat IPC: 1.096 cumulative IPC: 1.082 (Simulation time: 00 hr 08 min 11 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv502_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000015 cycles: 70219245 heartbeat IPC: 1.064 cumulative IPC: 1.08 (Simulation time: 00 hr 09 min 18 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 79336487 heartbeat IPC: 1.097 cumulative IPC: 1.082 (Simulation time: 00 hr 10 min 22 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 88426016 heartbeat IPC: 1.1 cumulative IPC: 1.084 (Simulation time: 00 hr 11 min 31 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 92187156 cumulative IPC: 1.085 (Simulation time: 00 hr 12 min 36 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 92187156 cumulative IPC: 1.085 (Simulation time: 00 hr 12 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv502_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.085 instructions: 100000004 cycles: 92187156
CPU 0 Branch Prediction Accuracy: 92.2% MPKI: 13.96 Average ROB Occupancy at Mispredict: 29.37
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06963
BRANCH_INDIRECT: 0.3412
BRANCH_CONDITIONAL: 12.26
BRANCH_DIRECT_CALL: 0.4122
BRANCH_INDIRECT_CALL: 0.4901
BRANCH_RETURN: 0.3857


====Backend Stall Breakdown====
ROB_STALL: 255939
LQ_STALL: 0
SQ_STALL: 937158


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 124.15343
REPLAY_LOAD: 59.74162
NON_REPLAY_LOAD: 20.362917

== Total ==
ADDR_TRANS: 45316
REPLAY_LOAD: 30289
NON_REPLAY_LOAD: 180334

== Counts ==
ADDR_TRANS: 365
REPLAY_LOAD: 507
NON_REPLAY_LOAD: 8856

cpu0->cpu0_STLB TOTAL        ACCESS:    2132940 HIT:    2105877 MISS:      27063 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2132940 HIT:    2105877 MISS:      27063 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 163.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9347588 HIT:    8426073 MISS:     921515 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7575446 HIT:    6830597 MISS:     744849 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     588082 HIT:     478862 MISS:     109220 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1121943 HIT:    1102407 MISS:      19536 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      62117 HIT:      14207 MISS:      47910 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.23 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15444287 HIT:    7749969 MISS:    7694318 MSHR_MERGE:    1892257
cpu0->cpu0_L1I LOAD         ACCESS:   15444287 HIT:    7749969 MISS:    7694318 MSHR_MERGE:    1892257
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.68 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30245877 HIT:   26105203 MISS:    4140674 MSHR_MERGE:    1717036
cpu0->cpu0_L1D LOAD         ACCESS:   16676685 HIT:   14388072 MISS:    2288613 MSHR_MERGE:     515225
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13502290 HIT:   11712495 MISS:    1789795 MSHR_MERGE:    1201662
cpu0->cpu0_L1D TRANSLATION  ACCESS:      66902 HIT:       4636 MISS:      62266 MSHR_MERGE:        149
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.68 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12680090 HIT:   10544777 MISS:    2135313 MSHR_MERGE:    1071705
cpu0->cpu0_ITLB LOAD         ACCESS:   12680090 HIT:   10544777 MISS:    2135313 MSHR_MERGE:    1071705
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.335 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28731905 HIT:   27279300 MISS:    1452605 MSHR_MERGE:     383273
cpu0->cpu0_DTLB LOAD         ACCESS:   28731905 HIT:   27279300 MISS:    1452605 MSHR_MERGE:     383273
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.76 cycles
cpu0->LLC TOTAL        ACCESS:    1088612 HIT:     998148 MISS:      90464 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     744849 HIT:     681455 MISS:      63394 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     109219 HIT:     100070 MISS:       9149 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     186634 HIT:     186116 MISS:        518 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      47910 HIT:      30507 MISS:      17403 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2480
  ROW_BUFFER_MISS:      87464
  AVG DBUS CONGESTED CYCLE: 4.76
Channel 0 WQ ROW_BUFFER_HIT:       1436
  ROW_BUFFER_MISS:       9612
  FULL:          0
Channel 0 REFRESHES ISSUED:       7682

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       552877       539251        89293        10115
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5         1774         3211         1889
  STLB miss resolved @ L2C                0          534         3886         6990         5454
  STLB miss resolved @ LLC                0          102         6076        14762        11249
  STLB miss resolved @ MEM                0            0         2741         8572        13600

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             199990        56365      1443374       117604          609
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          582          694           81
  STLB miss resolved @ L2C                0          143         2132         1379           40
  STLB miss resolved @ LLC                0           87         2435         3043          138
  STLB miss resolved @ MEM                0            1          415          657          259
[2025-09-17 12:27:04] END   suite=qualcomm_srv trace=srv502_ap (rc=0)
