$date
	Sun Oct 23 09:27:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#445041
b11000 !
1"
#445042
b11000 &
b11000 %
1$
#445043
0"
#445046
b1100 &
b1100 %
#445050
b110 &
b110 %
#445054
b11 &
b11 %
#445058
b1010 &
b1010 %
#445062
b101 &
b101 %
#445066
b10000 &
b10000 %
#445070
b1000 &
b1000 %
#445074
b100 &
b100 %
#445078
b10 &
b10 %
#445082
b1 &
b1 %
1#
#445086
b0 &
0#
b0 %
0$
#1429595
b10 !
1"
#1429598
b10 &
b10 %
1$
#1429599
0"
#1429602
b1 &
b1 %
1#
#1429606
b0 &
0#
b0 %
0$
#2351127
b10001 !
1"
#2351130
b10001 &
b10001 %
1$
#2351131
0"
#2351134
b110100 &
b110100 %
#2351138
b11010 &
b11010 %
#2351142
b1101 &
b1101 %
#2351146
b101000 &
b101000 %
#2351150
b10100 &
b10100 %
#2351154
b1010 &
b1010 %
#2351158
b101 &
b101 %
#2351162
b10000 &
b10000 %
#2351166
b1000 &
b1000 %
#2351170
b100 &
b100 %
#2351174
b10 &
b10 %
#2351178
b1 &
b1 %
1#
#2351182
b0 &
0#
b0 %
0$
#4500012
