INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UoM/Sem05/DSD/Project/Project-repo/alu_individual/floating-point-alu-dsd-individual/add_sub_v2/add_sub_v2.srcs/sources_1/new/adder_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_float
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/UoM/Sem05/DSD/Project/Project-repo/alu_individual/floating-point-alu-dsd-individual/add_sub_v2/add_sub_v2.srcs/sim_1/new/adder_float_tb_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_float_tb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UoM/Sem05/DSD/Project/Project-repo/alu_individual/floating-point-alu-dsd-individual/add_sub_v2/add_sub_v2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
