# arithmetic-logic-unit
A simple arithmetic logic unit (ALU) with System verilog 

![Figure](https://github.com/roscibely/arithmetic-logic-unit/blob/master/ula.jpg)
