0.6
2019.2
Nov  6 2019
21:57:16
D:/Project/FPGA/FPGA/EDAdesign/Vivado/Trotter/Trotter.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Project/FPGA/FPGA/EDAdesign/Vivado/Trotter/Trotter.srcs/sources_1/new/Trotter.v,1687332998,verilog,,D:/Project/FPGA/FPGA/EDAdesign/Vivado/Trotter/Trotter.srcs/sources_1/new/Trotter_top.v,,Trotter,,,,,,,,
D:/Project/FPGA/FPGA/EDAdesign/Vivado/Trotter/Trotter.srcs/sources_1/new/Trotter_top.v,1687334687,verilog,,,,Trotter_top,,,,,,,,
