mem_init(pri_mem, 0x80808e00, 0x40c0, ALL_ZERO);
mem_load(pri_mem, 0x80808e00, "pdp_16x6x16_4x2_split_max_int8_0_in.dat");
mem_init(pri_mem, 0x80000080, 0x114c0, ALL_ZERO);
reg_write(NVDLA_PDP.S_POINTER_0, 0x0);
reg_write(NVDLA_PDP.D_RECIP_KERNEL_WIDTH_0, 0xf307);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_7_CFG_0, 0x72af9);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_CHANNEL_0, 0xf);
reg_write(NVDLA_PDP.D_OPERATION_MODE_CFG_0, 0x211);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_WIDTH_0, 0x8);
reg_write(NVDLA_PDP.D_PARTIAL_WIDTH_IN_0, 0xb00401);
reg_write(NVDLA_PDP.D_NAN_FLUSH_TO_ZERO_0, 0x0);
reg_write(NVDLA_PDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_PDP.D_PERF_WRITE_STALL_0, 0x0);
reg_write(NVDLA_PDP.D_DST_BASE_ADDR_LOW_0, 0x80000080);
reg_write(NVDLA_PDP.D_SRC_LINE_STRIDE_0, 0x340);
reg_write(NVDLA_PDP.D_NAN_OUTPUT_NUM_0, 0x0);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_WIDTH_0, 0xf);
reg_write(NVDLA_PDP.D_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_5_CFG_0, 0x6f586);
reg_write(NVDLA_PDP.D_DST_RAM_CFG_0, 0x1);
reg_write(NVDLA_PDP.D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_PDP.D_DST_LINE_STRIDE_0, 0x2100);
reg_write(NVDLA_PDP.D_SRC_BASE_ADDR_LOW_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_KERNEL_CFG_0, 0x110103);
reg_write(NVDLA_PDP.D_RECIP_KERNEL_HEIGHT_0, 0x4971);
reg_write(NVDLA_PDP.D_PERF_ENABLE_0, 0x0);
reg_write(NVDLA_PDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_2_CFG_0, 0x1db74);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_CHANNEL_0, 0xf);
reg_write(NVDLA_PDP.D_CYA_0, 0x68b2216b);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_6_CFG_0, 0x714ff);
reg_write(NVDLA_PDP.D_DST_SURFACE_STRIDE_0, 0x8a60);
reg_write(NVDLA_PDP.D_PARTIAL_WIDTH_OUT_0, 0x500400);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_HEIGHT_0, 0x5);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_1_CFG_0, 0x52098);
reg_write(NVDLA_PDP.D_POOLING_PADDING_CFG_0, 0x1212);
reg_write(NVDLA_PDP.S_STATUS_0, 0x0);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_HEIGHT_0, 0x3);
reg_write(NVDLA_PDP.D_SRC_SURFACE_STRIDE_0, 0x2060);
reg_write(NVDLA_PDP.D_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_4_CFG_0, 0x602b3);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_3_CFG_0, 0x44c29);
reg_write(NVDLA_PDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_FLYING_MODE_0, 0x1);
reg_write(NVDLA_PDP_RDMA.D_SRC_RAM_CFG_0, 0x1);
reg_write(NVDLA_PDP_RDMA.D_SRC_BASE_ADDR_LOW_0, 0x80808e00);
reg_write(NVDLA_PDP_RDMA.D_POOLING_PADDING_CFG_0, 0x6);
reg_write(NVDLA_PDP_RDMA.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_PDP_RDMA.S_STATUS_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_PERF_ENABLE_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_DATA_CUBE_IN_HEIGHT_0, 0x5);
reg_write(NVDLA_PDP_RDMA.D_CYA_0, 0x81e7f8f3);
reg_write(NVDLA_PDP_RDMA.D_POOLING_KERNEL_CFG_0, 0x13);
reg_write(NVDLA_PDP_RDMA.D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_SRC_LINE_STRIDE_0, 0x340);
reg_write(NVDLA_PDP_RDMA.D_PERF_READ_STALL_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_DATA_CUBE_IN_CHANNEL_0, 0xf);
reg_write(NVDLA_PDP_RDMA.D_OPERATION_MODE_CFG_0, 0x2);
reg_write(NVDLA_PDP_RDMA.D_SRC_SURFACE_STRIDE_0, 0x2060);
reg_write(NVDLA_PDP_RDMA.D_DATA_CUBE_IN_WIDTH_0, 0xf);
reg_write(NVDLA_PDP_RDMA.D_PARTIAL_WIDTH_IN_0, 0xb00401);
reg_write(NVDLA_PDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_PDP_RDMA.D_OP_ENABLE_0, 0x1);
intr_notify(PDP_0, sync_id_0);
check_crc(sync_id_0, 1, 0x80000080, 0x114c0, 0xf0ca2c1b);
