**** Tlsim Version 16.2 ****

**** Tlsim command line ****
 tlsim -e 2.050000e+03 -r 0.100000 -o waveforms.sim -dl delay.dl -dst distortion.dst -log tlsim.log -ocycle cycle.msm main.spc


Number of Nodes in this circuit = 20


Statistics on N-line elements:
 Number of 'n' type multi-conductor elements = 2
 Type-of-N-element  #elms Max_Length TotalLength

 1-line-N-elm     2   1e-06    2e-06
 Total Interconnect Length = 2e-06
 Total Coupled Length = 0

 Following is some statistics on Model usage
   Model-Type      Model-Name     Number-of-Models-in-this-circuit

   bdrvr         SPARTAN7_LVCMOS33_S_12_HR_Typ_27degC               1 
   bdrvr         CDSDefaultTristate_5v_Typ_27degC               1 
  No of 'Bdrvr' type model instance = 2

 Time Step at Start = 9.997e-11



 Simulation will start at t=0 and end at t=2.0501e-06. 



 Simulation Complete 


**** Transient Simulation Statistics ****

    Number Of time step solutions = 20508

**** Tlsim Run Times ****

    Start time = Fri Dec 22 00:21:25 2023

    Finish time = Fri Dec 22 00:21:26 2023

    Elapsed time = 0 hours, 0 minutes, and 1 seconds