---
title: Synopsys Discovery Seminar
author: babyworm
type: post
date: 2007-05-02T14:21:02+00:00
categories:
  - Uncategorized
tags:
  - seminar
  - synopsys
  - SystemVerilog
  - VMM

---
<DIV style="BORDER-RIGHT: #fff200 1px solid; PADDING-RIGHT: 10px; BORDER-TOP: #fff200 1px solid; PADDING-LEFT: 10px; PADDING-BOTTOM: 10px; BORDER-LEFT: #fff200 1px solid; PADDING-TOP: 10px; BORDER-BOTTOM: #fff200 1px solid; BACKGROUND-COLOR: #ffffcc">
  5월 11일에 Discovery seminar가 COEX에서 있습니다. <br>개인적으로는 요즘 최대의 관심 분야가 저전력과 functional verification인데, VMM에 대해서 집중적으로 다룰 예정이라 아주 구미를 자극하고 있습니다.  대략 90%는 참석할 예정입니다. (10%는 회사의 사고에 대비해서..^^;)<br> 
  
  <P>
    참석하고 나서, 대충 요약해서 올리도록 하지요.
  </P>
</DIV>

등록은:  <http://www.synopsys.com/news/events/seminars/veri_sem.html>

**≫ Primary Multi Track Agenda** 

Track A1 Abstract<br>
**Introduction to SystemVerilog testbench with the VMM Methodology**<br>
– Making the move from directed tests to constrained-random verification<br>
– SystemVerilog testbench basics<br>
– Strategies for adopting SystemVerilog testbench and the Verification Methodology Manual (VMM)<br>

**Debug and Analysis with DVE**<br>
– An overview of DVE (Discovery Visualization Environment)<br>
– Using DVE for assertion, testbench and SystemC debug<br>
– Using DVE with analog simulatioins<br>

Track A2 Abstract<br>
**Formal Verification with Megellan**<br>
– Making the move from directed tests to constrained-random verification<br>
– SystemVerilog testbench basics<br>
– Strategies for adopting SystemVerilog testbench and the Verification Methodology Manual (VMM)<br>

**Verification of Low Power Designs**<br>
– An overview of DVE (Discovery Visualization Environment)<br>
– Using DVE for assertion, testbench and SystemC debug<br>
– Using DVE with analog simulatioins<br>

Track B1 Abstract<br>
**Introduction to VMM Applications**<br>
– Register modeling and verification<br>
– Block-to-system reuse and memory allocation techniques<br>
– Data stream scoreboarding<br>

**Using Verification IP in a VMM Environment**<br>
– Using transaction-level SystemC models in a SystemVerilog environment<br>
– Transaction-level Interface techniques in VCS<br>
– Debugging mixed-abstraction, mixed-language environments in DVE<br>

Track B2 Abstract<br>
**SystemC and SystemVerilog Design Verification with VCS**<br>
– Using transaction-level SystemC models in a SystemVerilog environment<br>
– Transaction-level Interface techniques in VCS<br>
– Debugging mixed-abstraction, mixed-language environments in DVE<br>

**Accelerating Verification using the VMM Hardware Abstraction Layer with ZeBu**<br>
– Introduction to hardware-assisted acceleration with the EVE ZeBu platform<br>
– Using the VMM HAL to reuse a common testbench for simulation and acceleration<br>
– Implementing acceleration-friendly checkers, monitors and data generators<br>

Track C1 Abstract<br>
**Verifying Performance and Reliability of Nanometer Designs with HSIMplus**<br>
– Solutions for post-layout analysis with millions of extracted RC parasitics<br>
– Verifying performance and reliability for IR drop effects and electromigration<br>

**Mixed-Signal Verification (MSV) challenges and solutions**<br>
– Bottom-up, mixed-signal Verification w/ Verilog, VHDL, & SPICE<br>
– Mixed-language / Mixed-level simulation top down design and verification<br>
– Transistor-level sign-off: why is this important?<br>

Track C2 Abstract<br>
**Advanced high-accuracy circuit simulation with HSPICE**<br>
– Performing faster simulations<br>
– Ensuring silicon accuracy with advanced models<br>
– Improving productivity with behavioral modeling<br>
– Employing high-speed signal integrity analysis capabilities<br>
– Simulating process variability effects<br>
– Accurately predicting PLL and VCO performance
